
ECU08 NSIL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014100  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bb4  080143d0  080143d0  000153d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08014f84  08014f84  00015f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08014f8c  08014f8c  00015f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08014f90  08014f90  00015f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000064  24000000  08014f94  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005508  24000064  08014ff8  00016064  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400556c  08014ff8  0001656c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00016064  2**0
                  CONTENTS, READONLY
 10 .debug_info   00037d08  00000000  00000000  00016092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006c07  00000000  00000000  0004dd9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000029b0  00000000  00000000  000549a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00002032  00000000  00000000  00057358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ea39  00000000  00000000  0005938a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00039e8a  00000000  00000000  00097dc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018ab9c  00000000  00000000  000d1c4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0025c7e9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000b504  00000000  00000000  0025c82c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000065  00000000  00000000  00267d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000064 	.word	0x24000064
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080143b8 	.word	0x080143b8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000068 	.word	0x24000068
 800030c:	080143b8 	.word	0x080143b8

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08a      	sub	sp, #40	@ 0x28
 8000640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	2224      	movs	r2, #36	@ 0x24
 8000646:	2100      	movs	r1, #0
 8000648:	4618      	mov	r0, r3
 800064a:	f013 fdc5 	bl	80141d8 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800064e:	4b30      	ldr	r3, [pc, #192]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000650:	4a30      	ldr	r2, [pc, #192]	@ (8000714 <MX_ADC3_Init+0xd8>)
 8000652:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000654:	4b2e      	ldr	r3, [pc, #184]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000656:	2200      	movs	r2, #0
 8000658:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800065a:	4b2d      	ldr	r3, [pc, #180]	@ (8000710 <MX_ADC3_Init+0xd4>)
 800065c:	2208      	movs	r2, #8
 800065e:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8000660:	4b2b      	ldr	r3, [pc, #172]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000666:	4b2a      	ldr	r3, [pc, #168]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000668:	2200      	movs	r2, #0
 800066a:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800066c:	4b28      	ldr	r3, [pc, #160]	@ (8000710 <MX_ADC3_Init+0xd4>)
 800066e:	2204      	movs	r2, #4
 8000670:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000672:	4b27      	ldr	r3, [pc, #156]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000674:	2200      	movs	r2, #0
 8000676:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000678:	4b25      	ldr	r3, [pc, #148]	@ (8000710 <MX_ADC3_Init+0xd4>)
 800067a:	2200      	movs	r2, #0
 800067c:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 800067e:	4b24      	ldr	r3, [pc, #144]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000680:	2201      	movs	r2, #1
 8000682:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000684:	4b22      	ldr	r3, [pc, #136]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000686:	2200      	movs	r2, #0
 8000688:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800068c:	4b20      	ldr	r3, [pc, #128]	@ (8000710 <MX_ADC3_Init+0xd4>)
 800068e:	2200      	movs	r2, #0
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000692:	4b1f      	ldr	r3, [pc, #124]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000694:	2200      	movs	r2, #0
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000698:	4b1d      	ldr	r3, [pc, #116]	@ (8000710 <MX_ADC3_Init+0xd4>)
 800069a:	2200      	movs	r2, #0
 800069c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80006a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80006a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006ac:	4b18      	ldr	r3, [pc, #96]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80006b2:	4b17      	ldr	r3, [pc, #92]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 80006b8:	4b15      	ldr	r3, [pc, #84]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 80006c0:	4b13      	ldr	r3, [pc, #76]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80006c6:	4812      	ldr	r0, [pc, #72]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006c8:	f003 fd9c 	bl	8004204 <HAL_ADC_Init>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 80006d2:	f001 fa73 	bl	8001bbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80006d6:	4b10      	ldr	r3, [pc, #64]	@ (8000718 <MX_ADC3_Init+0xdc>)
 80006d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006da:	2306      	movs	r3, #6
 80006dc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 80006de:	2300      	movs	r3, #0
 80006e0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006e2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80006e6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006e8:	2304      	movs	r3, #4
 80006ea:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80006f0:	2300      	movs	r3, #0
 80006f2:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	4619      	mov	r1, r3
 80006f8:	4805      	ldr	r0, [pc, #20]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006fa:	f003 ff8b 	bl	8004614 <HAL_ADC_ConfigChannel>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 8000704:	f001 fa5a 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000708:	bf00      	nop
 800070a:	3728      	adds	r7, #40	@ 0x28
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	24000080 	.word	0x24000080
 8000714:	58026000 	.word	0x58026000
 8000718:	0c900008 	.word	0x0c900008

0800071c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08a      	sub	sp, #40	@ 0x28
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000724:	f107 0314 	add.w	r3, r7, #20
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a26      	ldr	r2, [pc, #152]	@ (80007d4 <HAL_ADC_MspInit+0xb8>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d145      	bne.n	80007ca <HAL_ADC_MspInit+0xae>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 800073e:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 8000740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000744:	4a24      	ldr	r2, [pc, #144]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 8000746:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800074a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800074e:	4b22      	ldr	r3, [pc, #136]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 8000750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000754:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000758:	613b      	str	r3, [r7, #16]
 800075a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800075c:	4b1e      	ldr	r3, [pc, #120]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 800075e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000762:	4a1d      	ldr	r2, [pc, #116]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 8000764:	f043 0320 	orr.w	r3, r3, #32
 8000768:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800076c:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 800076e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000772:	f003 0320 	and.w	r3, r3, #32
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800077a:	4b17      	ldr	r3, [pc, #92]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 800077c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000780:	4a15      	ldr	r2, [pc, #84]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 8000782:	f043 0304 	orr.w	r3, r3, #4
 8000786:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800078a:	4b13      	ldr	r3, [pc, #76]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 800078c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000790:	f003 0304 	and.w	r3, r3, #4
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	68bb      	ldr	r3, [r7, #8]
    PF9     ------> ADC3_INP2
    PF10     ------> ADC3_INP6
    PC0     ------> ADC3_INP10
    PC1     ------> ADC3_INP11
    */
    GPIO_InitStruct.Pin = A1_Pin|A2_Pin|A3_Pin|A4_Pin;
 8000798:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 800079c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800079e:	2303      	movs	r3, #3
 80007a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a2:	2300      	movs	r3, #0
 80007a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007a6:	f107 0314 	add.w	r3, r7, #20
 80007aa:	4619      	mov	r1, r3
 80007ac:	480b      	ldr	r0, [pc, #44]	@ (80007dc <HAL_ADC_MspInit+0xc0>)
 80007ae:	f006 fc1b 	bl	8006fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = A5_Pin|A6_Pin;
 80007b2:	2303      	movs	r3, #3
 80007b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007b6:	2303      	movs	r3, #3
 80007b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ba:	2300      	movs	r3, #0
 80007bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007be:	f107 0314 	add.w	r3, r7, #20
 80007c2:	4619      	mov	r1, r3
 80007c4:	4806      	ldr	r0, [pc, #24]	@ (80007e0 <HAL_ADC_MspInit+0xc4>)
 80007c6:	f006 fc0f 	bl	8006fe8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80007ca:	bf00      	nop
 80007cc:	3728      	adds	r7, #40	@ 0x28
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	58026000 	.word	0x58026000
 80007d8:	58024400 	.word	0x58024400
 80007dc:	58021400 	.word	0x58021400
 80007e0:	58020800 	.word	0x58020800

080007e4 <AppState_Init>:
/* Defined/created in freertos.c USER CODE (so CubeMX keeps it). */
osMutexId_t  g_inMutex;
app_inputs_t g_in;

void AppState_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  memset(&g_in, 0, sizeof(g_in));
 80007e8:	221a      	movs	r2, #26
 80007ea:	2100      	movs	r1, #0
 80007ec:	4802      	ldr	r0, [pc, #8]	@ (80007f8 <AppState_Init+0x14>)
 80007ee:	f013 fcf3 	bl	80141d8 <memset>
}
 80007f2:	bf00      	nop
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	240000f4 	.word	0x240000f4

080007fc <AppState_Snapshot>:

void AppState_Snapshot(app_inputs_t *out)
{
 80007fc:	b5b0      	push	{r4, r5, r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  if (!out) return;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d022      	beq.n	8000850 <AppState_Snapshot+0x54>
  if (g_inMutex) (void)osMutexAcquire(g_inMutex, osWaitForever);
 800080a:	4b13      	ldr	r3, [pc, #76]	@ (8000858 <AppState_Snapshot+0x5c>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d006      	beq.n	8000820 <AppState_Snapshot+0x24>
 8000812:	4b11      	ldr	r3, [pc, #68]	@ (8000858 <AppState_Snapshot+0x5c>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	f04f 31ff 	mov.w	r1, #4294967295
 800081a:	4618      	mov	r0, r3
 800081c:	f010 fa81 	bl	8010d22 <osMutexAcquire>
  *out = g_in;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	4a0e      	ldr	r2, [pc, #56]	@ (800085c <AppState_Snapshot+0x60>)
 8000824:	461d      	mov	r5, r3
 8000826:	4614      	mov	r4, r2
 8000828:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800082a:	6028      	str	r0, [r5, #0]
 800082c:	6069      	str	r1, [r5, #4]
 800082e:	60aa      	str	r2, [r5, #8]
 8000830:	60eb      	str	r3, [r5, #12]
 8000832:	cc03      	ldmia	r4!, {r0, r1}
 8000834:	6128      	str	r0, [r5, #16]
 8000836:	6169      	str	r1, [r5, #20]
 8000838:	8823      	ldrh	r3, [r4, #0]
 800083a:	832b      	strh	r3, [r5, #24]
  if (g_inMutex) (void)osMutexRelease(g_inMutex);
 800083c:	4b06      	ldr	r3, [pc, #24]	@ (8000858 <AppState_Snapshot+0x5c>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d006      	beq.n	8000852 <AppState_Snapshot+0x56>
 8000844:	4b04      	ldr	r3, [pc, #16]	@ (8000858 <AppState_Snapshot+0x5c>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4618      	mov	r0, r3
 800084a:	f010 fab5 	bl	8010db8 <osMutexRelease>
 800084e:	e000      	b.n	8000852 <AppState_Snapshot+0x56>
  if (!out) return;
 8000850:	bf00      	nop
}
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bdb0      	pop	{r4, r5, r7, pc}
 8000858:	240000f0 	.word	0x240000f0
 800085c:	240000f4 	.word	0x240000f4

08000860 <pack_u32_le>:
 * w1 = (dlc) | (bus<<8) | (ide<<16)
 * w2 = data[0..3] packed little-endian
 * w3 = data[4..7] packed little-endian
 */
static uint32_t pack_u32_le(const uint8_t b[4])
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  return ((uint32_t)b[0]) | ((uint32_t)b[1] << 8) | ((uint32_t)b[2] << 16) | ((uint32_t)b[3] << 24);
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	461a      	mov	r2, r3
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	3301      	adds	r3, #1
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	021b      	lsls	r3, r3, #8
 8000876:	431a      	orrs	r2, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	3302      	adds	r3, #2
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	041b      	lsls	r3, r3, #16
 8000880:	431a      	orrs	r2, r3
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	3303      	adds	r3, #3
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	061b      	lsls	r3, r3, #24
 800088a:	4313      	orrs	r3, r2
}
 800088c:	4618      	mov	r0, r3
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr

08000898 <unpack_u32_le>:
static void unpack_u32_le(uint32_t w, uint8_t b[4])
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]
  b[0] = (uint8_t)(w & 0xFFu);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	b2da      	uxtb	r2, r3
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	701a      	strb	r2, [r3, #0]
  b[1] = (uint8_t)((w >> 8) & 0xFFu);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	0a1a      	lsrs	r2, r3, #8
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	3301      	adds	r3, #1
 80008b2:	b2d2      	uxtb	r2, r2
 80008b4:	701a      	strb	r2, [r3, #0]
  b[2] = (uint8_t)((w >> 16) & 0xFFu);
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	0c1a      	lsrs	r2, r3, #16
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	3302      	adds	r3, #2
 80008be:	b2d2      	uxtb	r2, r2
 80008c0:	701a      	strb	r2, [r3, #0]
  b[3] = (uint8_t)((w >> 24) & 0xFFu);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	0e1a      	lsrs	r2, r3, #24
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	3303      	adds	r3, #3
 80008ca:	b2d2      	uxtb	r2, r2
 80008cc:	701a      	strb	r2, [r3, #0]
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr

080008da <CAN_Pack16>:

void CAN_Pack16(const can_msg_t *m, can_qitem16_t *q)
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	b082      	sub	sp, #8
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]
 80008e2:	6039      	str	r1, [r7, #0]
  if (!m || !q) return;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d027      	beq.n	800093a <CAN_Pack16+0x60>
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d024      	beq.n	800093a <CAN_Pack16+0x60>
  q->w[0] = m->id;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	685a      	ldr	r2, [r3, #4]
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	601a      	str	r2, [r3, #0]
  q->w[1] = ((uint32_t)(m->dlc & 0xFu)) | (((uint32_t)m->bus & 0xFFu) << 8) | (((uint32_t)m->ide & 0x1u) << 16);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	7a1b      	ldrb	r3, [r3, #8]
 80008fc:	f003 020f 	and.w	r2, r3, #15
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	021b      	lsls	r3, r3, #8
 8000906:	431a      	orrs	r2, r3
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	7a5b      	ldrb	r3, [r3, #9]
 800090c:	041b      	lsls	r3, r3, #16
 800090e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000912:	431a      	orrs	r2, r3
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	605a      	str	r2, [r3, #4]
  q->w[2] = pack_u32_le(&m->data[0]);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	330a      	adds	r3, #10
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff ff9f 	bl	8000860 <pack_u32_le>
 8000922:	4602      	mov	r2, r0
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	609a      	str	r2, [r3, #8]
  q->w[3] = pack_u32_le(&m->data[4]);
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	330e      	adds	r3, #14
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff ff97 	bl	8000860 <pack_u32_le>
 8000932:	4602      	mov	r2, r0
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	60da      	str	r2, [r3, #12]
 8000938:	e000      	b.n	800093c <CAN_Pack16+0x62>
  if (!m || !q) return;
 800093a:	bf00      	nop
}
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <CAN_Unpack16>:

void CAN_Unpack16(const can_qitem16_t *q, can_msg_t *m)
{
 8000942:	b580      	push	{r7, lr}
 8000944:	b082      	sub	sp, #8
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
 800094a:	6039      	str	r1, [r7, #0]
  if (!m || !q) return;
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d033      	beq.n	80009ba <CAN_Unpack16+0x78>
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d030      	beq.n	80009ba <CAN_Unpack16+0x78>
  memset(m, 0, sizeof(*m));
 8000958:	2214      	movs	r2, #20
 800095a:	2100      	movs	r1, #0
 800095c:	6838      	ldr	r0, [r7, #0]
 800095e:	f013 fc3b 	bl	80141d8 <memset>
  m->id  = q->w[0];
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681a      	ldr	r2, [r3, #0]
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	605a      	str	r2, [r3, #4]
  m->dlc = (uint8_t)(q->w[1] & 0xFu);
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	b2db      	uxtb	r3, r3
 8000970:	f003 030f 	and.w	r3, r3, #15
 8000974:	b2da      	uxtb	r2, r3
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	721a      	strb	r2, [r3, #8]
  m->bus = (can_bus_t)((q->w[1] >> 8) & 0xFFu);
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	0a1b      	lsrs	r3, r3, #8
 8000980:	b2da      	uxtb	r2, r3
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	701a      	strb	r2, [r3, #0]
  m->ide = (uint8_t)((q->w[1] >> 16) & 0x1u);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	0c1b      	lsrs	r3, r3, #16
 800098c:	b2db      	uxtb	r3, r3
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	b2da      	uxtb	r2, r3
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	725a      	strb	r2, [r3, #9]
  unpack_u32_le(q->w[2], &m->data[0]);
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	689a      	ldr	r2, [r3, #8]
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	330a      	adds	r3, #10
 80009a0:	4619      	mov	r1, r3
 80009a2:	4610      	mov	r0, r2
 80009a4:	f7ff ff78 	bl	8000898 <unpack_u32_le>
  unpack_u32_le(q->w[3], &m->data[4]);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	68da      	ldr	r2, [r3, #12]
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	330e      	adds	r3, #14
 80009b0:	4619      	mov	r1, r3
 80009b2:	4610      	mov	r0, r2
 80009b4:	f7ff ff70 	bl	8000898 <unpack_u32_le>
 80009b8:	e000      	b.n	80009bc <CAN_Unpack16+0x7a>
  if (!m || !q) return;
 80009ba:	bf00      	nop
}
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
	...

080009c4 <CanRx_ParseAndUpdate>:

/* === RX parser: move your ISR switch() here === */
void CanRx_ParseAndUpdate(const can_msg_t *m, app_inputs_t *st)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	6039      	str	r1, [r7, #0]
  if (!m || !st) return;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	f000 8085 	beq.w	8000ae0 <CanRx_ParseAndUpdate+0x11c>
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	f000 8081 	beq.w	8000ae0 <CanRx_ParseAndUpdate+0x11c>

  switch (m->id)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	f240 4266 	movw	r2, #1126	@ 0x466
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d87c      	bhi.n	8000ae4 <CanRx_ParseAndUpdate+0x120>
 80009ea:	f240 4263 	movw	r2, #1123	@ 0x463
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d271      	bcs.n	8000ad6 <CanRx_ParseAndUpdate+0x112>
 80009f2:	f240 4261 	movw	r2, #1121	@ 0x461
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d06d      	beq.n	8000ad6 <CanRx_ParseAndUpdate+0x112>
 80009fa:	f240 4261 	movw	r2, #1121	@ 0x461
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d870      	bhi.n	8000ae4 <CanRx_ParseAndUpdate+0x120>
 8000a02:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000a06:	d058      	beq.n	8000aba <CanRx_ParseAndUpdate+0xf6>
 8000a08:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000a0c:	d86a      	bhi.n	8000ae4 <CanRx_ParseAndUpdate+0x120>
 8000a0e:	2b20      	cmp	r3, #32
 8000a10:	d016      	beq.n	8000a40 <CanRx_ParseAndUpdate+0x7c>
 8000a12:	2b20      	cmp	r3, #32
 8000a14:	d366      	bcc.n	8000ae4 <CanRx_ParseAndUpdate+0x120>
 8000a16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8000a1a:	d263      	bcs.n	8000ae4 <CanRx_ParseAndUpdate+0x120>
 8000a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a20:	d360      	bcc.n	8000ae4 <CanRx_ParseAndUpdate+0x120>
 8000a22:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000a26:	2b03      	cmp	r3, #3
 8000a28:	d85c      	bhi.n	8000ae4 <CanRx_ParseAndUpdate+0x120>
 8000a2a:	a201      	add	r2, pc, #4	@ (adr r2, 8000a30 <CanRx_ParseAndUpdate+0x6c>)
 8000a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a30:	08000a4b 	.word	0x08000a4b
 8000a34:	08000a67 	.word	0x08000a67
 8000a38:	08000a83 	.word	0x08000a83
 8000a3c:	08000a9f 	.word	0x08000a9f
  {
    case ID_ACK_PRECARGA:
      st->ok_precarga = m->data[0];
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	7a9a      	ldrb	r2, [r3, #10]
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	751a      	strb	r2, [r3, #20]
      break;
 8000a48:	e04d      	b.n	8000ae6 <CanRx_ParseAndUpdate+0x122>

    case ID_DC_BUS_VOLTAGE:
      /* Example: voltage in first two bytes (little endian). Adjust to your real format. */
      st->inv_dc_bus_voltage = (uint16_t)((uint16_t)m->data[0] | ((uint16_t)m->data[1] << 8));
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	7a9b      	ldrb	r3, [r3, #10]
 8000a4e:	b21a      	sxth	r2, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	7adb      	ldrb	r3, [r3, #11]
 8000a54:	b21b      	sxth	r3, r3
 8000a56:	021b      	lsls	r3, r3, #8
 8000a58:	b21b      	sxth	r3, r3
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	b21b      	sxth	r3, r3
 8000a5e:	b29a      	uxth	r2, r3
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	811a      	strh	r2, [r3, #8]
      break;
 8000a64:	e03f      	b.n	8000ae6 <CanRx_ParseAndUpdate+0x122>

    case ID_S1_ACELERACION:
      st->s1_aceleracion = (uint16_t)((uint16_t)m->data[0] | ((uint16_t)m->data[1] << 8));
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	7a9b      	ldrb	r3, [r3, #10]
 8000a6a:	b21a      	sxth	r2, r3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	7adb      	ldrb	r3, [r3, #11]
 8000a70:	b21b      	sxth	r3, r3
 8000a72:	021b      	lsls	r3, r3, #8
 8000a74:	b21b      	sxth	r3, r3
 8000a76:	4313      	orrs	r3, r2
 8000a78:	b21b      	sxth	r3, r3
 8000a7a:	b29a      	uxth	r2, r3
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	801a      	strh	r2, [r3, #0]
      break;
 8000a80:	e031      	b.n	8000ae6 <CanRx_ParseAndUpdate+0x122>

    case ID_S2_ACELERACION:
      st->s2_aceleracion = (uint16_t)((uint16_t)m->data[0] | ((uint16_t)m->data[1] << 8));
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	7a9b      	ldrb	r3, [r3, #10]
 8000a86:	b21a      	sxth	r2, r3
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	7adb      	ldrb	r3, [r3, #11]
 8000a8c:	b21b      	sxth	r3, r3
 8000a8e:	021b      	lsls	r3, r3, #8
 8000a90:	b21b      	sxth	r3, r3
 8000a92:	4313      	orrs	r3, r2
 8000a94:	b21b      	sxth	r3, r3
 8000a96:	b29a      	uxth	r2, r3
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	805a      	strh	r2, [r3, #2]
      break;
 8000a9c:	e023      	b.n	8000ae6 <CanRx_ParseAndUpdate+0x122>

    case ID_S_FRENO:
      st->s_freno = (uint16_t)((uint16_t)m->data[0] | ((uint16_t)m->data[1] << 8));
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	7a9b      	ldrb	r3, [r3, #10]
 8000aa2:	b21a      	sxth	r2, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	7adb      	ldrb	r3, [r3, #11]
 8000aa8:	b21b      	sxth	r3, r3
 8000aaa:	021b      	lsls	r3, r3, #8
 8000aac:	b21b      	sxth	r3, r3
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	b21b      	sxth	r3, r3
 8000ab2:	b29a      	uxth	r2, r3
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	809a      	strh	r2, [r3, #4]
      break;
 8000ab8:	e015      	b.n	8000ae6 <CanRx_ParseAndUpdate+0x122>

    case ID_V_CELDA_MIN:
      st->v_celda_min = (uint16_t)((uint16_t)m->data[0] | ((uint16_t)m->data[1] << 8));
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	7a9b      	ldrb	r3, [r3, #10]
 8000abe:	b21a      	sxth	r2, r3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	7adb      	ldrb	r3, [r3, #11]
 8000ac4:	b21b      	sxth	r3, r3
 8000ac6:	021b      	lsls	r3, r3, #8
 8000ac8:	b21b      	sxth	r3, r3
 8000aca:	4313      	orrs	r3, r2
 8000acc:	b21b      	sxth	r3, r3
 8000ace:	b29a      	uxth	r2, r3
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	825a      	strh	r2, [r3, #18]
      break;
 8000ad4:	e007      	b.n	8000ae6 <CanRx_ParseAndUpdate+0x122>
    case TX_STATE_4:
    case TX_STATE_5:
    case TX_STATE_6:
    case TX_STATE_7:
      /* Example: state in byte0. Adjust to your real mapping. */
      st->inv_state = m->data[0];
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	7a9a      	ldrb	r2, [r3, #10]
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	71da      	strb	r2, [r3, #7]
      break;
 8000ade:	e002      	b.n	8000ae6 <CanRx_ParseAndUpdate+0x122>
  if (!m || !st) return;
 8000ae0:	bf00      	nop
 8000ae2:	e000      	b.n	8000ae6 <CanRx_ParseAndUpdate+0x122>

    default:
      /* TODO: add remaining IDs from your current callback */
      break;
 8000ae4:	bf00      	nop
  }
}
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <bus_to_hfdcan>:

/* === Central TX === */
static FDCAN_HandleTypeDef* bus_to_hfdcan(can_bus_t bus)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	71fb      	strb	r3, [r7, #7]
  switch (bus)
 8000afa:	79fb      	ldrb	r3, [r7, #7]
 8000afc:	2b03      	cmp	r3, #3
 8000afe:	d00a      	beq.n	8000b16 <bus_to_hfdcan+0x26>
 8000b00:	2b03      	cmp	r3, #3
 8000b02:	dc0a      	bgt.n	8000b1a <bus_to_hfdcan+0x2a>
 8000b04:	2b01      	cmp	r3, #1
 8000b06:	d002      	beq.n	8000b0e <bus_to_hfdcan+0x1e>
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	d002      	beq.n	8000b12 <bus_to_hfdcan+0x22>
 8000b0c:	e005      	b.n	8000b1a <bus_to_hfdcan+0x2a>
  {
    case CAN_BUS_INV:  return &hfdcan1;
 8000b0e:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <bus_to_hfdcan+0x38>)
 8000b10:	e004      	b.n	8000b1c <bus_to_hfdcan+0x2c>
    case CAN_BUS_ACU:  return &hfdcan2;
 8000b12:	4b06      	ldr	r3, [pc, #24]	@ (8000b2c <bus_to_hfdcan+0x3c>)
 8000b14:	e002      	b.n	8000b1c <bus_to_hfdcan+0x2c>
    case CAN_BUS_DASH: return &hfdcan3;
 8000b16:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <bus_to_hfdcan+0x40>)
 8000b18:	e000      	b.n	8000b1c <bus_to_hfdcan+0x2c>
    default:           return &hfdcan1;
 8000b1a:	4b03      	ldr	r3, [pc, #12]	@ (8000b28 <bus_to_hfdcan+0x38>)
  }
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	24000118 	.word	0x24000118
 8000b2c:	240001b8 	.word	0x240001b8
 8000b30:	24000258 	.word	0x24000258

08000b34 <CanTx_SendHal>:

HAL_StatusTypeDef CanTx_SendHal(const can_msg_t *m)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08c      	sub	sp, #48	@ 0x30
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  if (!m) return HAL_ERROR;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d101      	bne.n	8000b46 <CanTx_SendHal+0x12>
 8000b42:	2301      	movs	r3, #1
 8000b44:	e036      	b.n	8000bb4 <CanTx_SendHal+0x80>

  FDCAN_TxHeaderTypeDef txh;
  memset(&txh, 0, sizeof(txh));
 8000b46:	f107 030c 	add.w	r3, r7, #12
 8000b4a:	2224      	movs	r2, #36	@ 0x24
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f013 fb42 	bl	80141d8 <memset>

  txh.Identifier = m->id;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	60fb      	str	r3, [r7, #12]
  txh.IdType     = (m->ide ? FDCAN_EXTENDED_ID : FDCAN_STANDARD_ID);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	7a5b      	ldrb	r3, [r3, #9]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d002      	beq.n	8000b68 <CanTx_SendHal+0x34>
 8000b62:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b66:	e000      	b.n	8000b6a <CanTx_SendHal+0x36>
 8000b68:	2300      	movs	r3, #0
 8000b6a:	613b      	str	r3, [r7, #16]
  txh.TxFrameType= FDCAN_DATA_FRAME;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	617b      	str	r3, [r7, #20]
  txh.DataLength = (m->dlc <= 8) ? ((uint32_t)m->dlc << 16) : FDCAN_DLC_BYTES_8; /* Cube HAL expects DLC enum; adjust if needed */
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	7a1b      	ldrb	r3, [r3, #8]
 8000b74:	2b08      	cmp	r3, #8
 8000b76:	d803      	bhi.n	8000b80 <CanTx_SendHal+0x4c>
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	7a1b      	ldrb	r3, [r3, #8]
 8000b7c:	041b      	lsls	r3, r3, #16
 8000b7e:	e000      	b.n	8000b82 <CanTx_SendHal+0x4e>
 8000b80:	2308      	movs	r3, #8
 8000b82:	61bb      	str	r3, [r7, #24]
  txh.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000b84:	2300      	movs	r3, #0
 8000b86:	61fb      	str	r3, [r7, #28]
  txh.BitRateSwitch       = FDCAN_BRS_OFF;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	623b      	str	r3, [r7, #32]
  txh.FDFormat            = FDCAN_CLASSIC_CAN;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  txh.TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 8000b90:	2300      	movs	r3, #0
 8000b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  txh.MessageMarker       = 0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* NOTE: Some Cube HALs require DataLength to be one of FDCAN_DLC_BYTES_x.
   * If your HAL complains, replace the DataLength assignment with a small mapping table.
   */

  return HAL_FDCAN_AddMessageToTxFifoQ(bus_to_hfdcan(m->bus), &txh, (uint8_t*)m->data);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f7ff ffa7 	bl	8000af0 <bus_to_hfdcan>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	f103 020a 	add.w	r2, r3, #10
 8000ba8:	f107 030c 	add.w	r3, r7, #12
 8000bac:	4619      	mov	r1, r3
 8000bae:	f005 fb45 	bl	800623c <HAL_FDCAN_AddMessageToTxFifoQ>
 8000bb2:	4603      	mov	r3, r0
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3730      	adds	r7, #48	@ 0x30
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <Can_ISR_PushRxFifo0>:

/* === ISR helper === */
void Can_ISR_PushRxFifo0(FDCAN_HandleTypeDef *hfdcan)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b098      	sub	sp, #96	@ 0x60
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  if (!hfdcan || !canRxQueueHandle) return;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f000 8092 	beq.w	8000cf0 <Can_ISR_PushRxFifo0+0x134>
 8000bcc:	4b4b      	ldr	r3, [pc, #300]	@ (8000cfc <Can_ISR_PushRxFifo0+0x140>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	f000 808d 	beq.w	8000cf0 <Can_ISR_PushRxFifo0+0x134>

  FDCAN_RxHeaderTypeDef rxh;
  uint8_t data[8];
  if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxh, data) != HAL_OK) return;
 8000bd6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000bda:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000bde:	2140      	movs	r1, #64	@ 0x40
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f005 fb87 	bl	80062f4 <HAL_FDCAN_GetRxMessage>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	f040 8083 	bne.w	8000cf4 <Can_ISR_PushRxFifo0+0x138>

  can_msg_t m;
  memset(&m, 0, sizeof(m));
 8000bee:	f107 031c 	add.w	r3, r7, #28
 8000bf2:	2214      	movs	r2, #20
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f013 faee 	bl	80141d8 <memset>

  if (hfdcan == &hfdcan1) m.bus = CAN_BUS_INV;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	4a40      	ldr	r2, [pc, #256]	@ (8000d00 <Can_ISR_PushRxFifo0+0x144>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d102      	bne.n	8000c0a <Can_ISR_PushRxFifo0+0x4e>
 8000c04:	2301      	movs	r3, #1
 8000c06:	773b      	strb	r3, [r7, #28]
 8000c08:	e00f      	b.n	8000c2a <Can_ISR_PushRxFifo0+0x6e>
  else if (hfdcan == &hfdcan2) m.bus = CAN_BUS_ACU;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4a3d      	ldr	r2, [pc, #244]	@ (8000d04 <Can_ISR_PushRxFifo0+0x148>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d102      	bne.n	8000c18 <Can_ISR_PushRxFifo0+0x5c>
 8000c12:	2302      	movs	r3, #2
 8000c14:	773b      	strb	r3, [r7, #28]
 8000c16:	e008      	b.n	8000c2a <Can_ISR_PushRxFifo0+0x6e>
  else if (hfdcan == &hfdcan3) m.bus = CAN_BUS_DASH;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	4a3b      	ldr	r2, [pc, #236]	@ (8000d08 <Can_ISR_PushRxFifo0+0x14c>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d102      	bne.n	8000c26 <Can_ISR_PushRxFifo0+0x6a>
 8000c20:	2303      	movs	r3, #3
 8000c22:	773b      	strb	r3, [r7, #28]
 8000c24:	e001      	b.n	8000c2a <Can_ISR_PushRxFifo0+0x6e>
  else m.bus = CAN_BUS_INV;
 8000c26:	2301      	movs	r3, #1
 8000c28:	773b      	strb	r3, [r7, #28]

  m.id  = rxh.Identifier;
 8000c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c2c:	623b      	str	r3, [r7, #32]
  m.ide = (rxh.IdType == FDCAN_EXTENDED_ID) ? 1u : 0u;
 8000c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c34:	d101      	bne.n	8000c3a <Can_ISR_PushRxFifo0+0x7e>
 8000c36:	2301      	movs	r3, #1
 8000c38:	e000      	b.n	8000c3c <Can_ISR_PushRxFifo0+0x80>
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  /* DLC extraction varies by HAL; this is a common pattern for classic CAN <=8 bytes. */
  switch (rxh.DataLength)
 8000c40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c42:	2b08      	cmp	r3, #8
 8000c44:	d838      	bhi.n	8000cb8 <Can_ISR_PushRxFifo0+0xfc>
 8000c46:	a201      	add	r2, pc, #4	@ (adr r2, 8000c4c <Can_ISR_PushRxFifo0+0x90>)
 8000c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c4c:	08000c71 	.word	0x08000c71
 8000c50:	08000c79 	.word	0x08000c79
 8000c54:	08000c81 	.word	0x08000c81
 8000c58:	08000c89 	.word	0x08000c89
 8000c5c:	08000c91 	.word	0x08000c91
 8000c60:	08000c99 	.word	0x08000c99
 8000c64:	08000ca1 	.word	0x08000ca1
 8000c68:	08000ca9 	.word	0x08000ca9
 8000c6c:	08000cb1 	.word	0x08000cb1
  {
    case FDCAN_DLC_BYTES_0: m.dlc = 0; break;
 8000c70:	2300      	movs	r3, #0
 8000c72:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000c76:	e023      	b.n	8000cc0 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_1: m.dlc = 1; break;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000c7e:	e01f      	b.n	8000cc0 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_2: m.dlc = 2; break;
 8000c80:	2302      	movs	r3, #2
 8000c82:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000c86:	e01b      	b.n	8000cc0 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_3: m.dlc = 3; break;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000c8e:	e017      	b.n	8000cc0 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_4: m.dlc = 4; break;
 8000c90:	2304      	movs	r3, #4
 8000c92:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000c96:	e013      	b.n	8000cc0 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_5: m.dlc = 5; break;
 8000c98:	2305      	movs	r3, #5
 8000c9a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000c9e:	e00f      	b.n	8000cc0 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_6: m.dlc = 6; break;
 8000ca0:	2306      	movs	r3, #6
 8000ca2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000ca6:	e00b      	b.n	8000cc0 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_7: m.dlc = 7; break;
 8000ca8:	2307      	movs	r3, #7
 8000caa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000cae:	e007      	b.n	8000cc0 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_8: m.dlc = 8; break;
 8000cb0:	2308      	movs	r3, #8
 8000cb2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000cb6:	e003      	b.n	8000cc0 <Can_ISR_PushRxFifo0+0x104>
    default: m.dlc = 8; break;
 8000cb8:	2308      	movs	r3, #8
 8000cba:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000cbe:	bf00      	nop
  }

  memcpy(m.data, data, 8);
 8000cc0:	f107 0226 	add.w	r2, r7, #38	@ 0x26
 8000cc4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000cc8:	cb03      	ldmia	r3!, {r0, r1}
 8000cca:	6010      	str	r0, [r2, #0]
 8000ccc:	6051      	str	r1, [r2, #4]

  can_qitem16_t q;
  CAN_Pack16(&m, &q);
 8000cce:	f107 020c 	add.w	r2, r7, #12
 8000cd2:	f107 031c 	add.w	r3, r7, #28
 8000cd6:	4611      	mov	r1, r2
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff fdfe 	bl	80008da <CAN_Pack16>

  (void)osMessageQueuePut(canRxQueueHandle, &q, 0, 0);
 8000cde:	4b07      	ldr	r3, [pc, #28]	@ (8000cfc <Can_ISR_PushRxFifo0+0x140>)
 8000ce0:	6818      	ldr	r0, [r3, #0]
 8000ce2:	f107 010c 	add.w	r1, r7, #12
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	2200      	movs	r2, #0
 8000cea:	f010 f915 	bl	8010f18 <osMessageQueuePut>
 8000cee:	e002      	b.n	8000cf6 <Can_ISR_PushRxFifo0+0x13a>
  if (!hfdcan || !canRxQueueHandle) return;
 8000cf0:	bf00      	nop
 8000cf2:	e000      	b.n	8000cf6 <Can_ISR_PushRxFifo0+0x13a>
  if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxh, data) != HAL_OK) return;
 8000cf4:	bf00      	nop
}
 8000cf6:	3760      	adds	r7, #96	@ 0x60
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	2400031c 	.word	0x2400031c
 8000d00:	24000118 	.word	0x24000118
 8000d04:	240001b8 	.word	0x240001b8
 8000d08:	24000258 	.word	0x24000258

08000d0c <out_push>:
/* Thresholds from your VCU header */
#define UMBRAL_FRENO_APPS 3000u

/* Very small helper */
static void out_push(control_out_t *out, const can_msg_t *m)
{
 8000d0c:	b4b0      	push	{r4, r5, r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	6039      	str	r1, [r7, #0]
  if (!out || !m) return;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d01e      	beq.n	8000d5a <out_push+0x4e>
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d01b      	beq.n	8000d5a <out_push+0x4e>
  if (out->count >= (uint8_t)(sizeof(out->msgs)/sizeof(out->msgs[0]))) return;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8000d28:	2b07      	cmp	r3, #7
 8000d2a:	d818      	bhi.n	8000d5e <out_push+0x52>
  out->msgs[out->count++] = *m;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8000d32:	1c5a      	adds	r2, r3, #1
 8000d34:	b2d1      	uxtb	r1, r2
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	f882 10a0 	strb.w	r1, [r2, #160]	@ 0xa0
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	460b      	mov	r3, r1
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	440b      	add	r3, r1
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	441a      	add	r2, r3
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	4614      	mov	r4, r2
 8000d4e:	461d      	mov	r5, r3
 8000d50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d54:	682b      	ldr	r3, [r5, #0]
 8000d56:	6023      	str	r3, [r4, #0]
 8000d58:	e002      	b.n	8000d60 <out_push+0x54>
  if (!out || !m) return;
 8000d5a:	bf00      	nop
 8000d5c:	e000      	b.n	8000d60 <out_push+0x54>
  if (out->count >= (uint8_t)(sizeof(out->msgs)/sizeof(out->msgs[0]))) return;
 8000d5e:	bf00      	nop
}
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bcb0      	pop	{r4, r5, r7}
 8000d66:	4770      	bx	lr

08000d68 <Control_Init>:

static ctrl_state_t s_state;
static uint32_t s_r2d_start_tick;

void Control_Init(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  s_state = CTRL_ST_BOOT;
 8000d6c:	4b05      	ldr	r3, [pc, #20]	@ (8000d84 <Control_Init+0x1c>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	701a      	strb	r2, [r3, #0]
  s_r2d_start_tick = 0;
 8000d72:	4b05      	ldr	r3, [pc, #20]	@ (8000d88 <Control_Init+0x20>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	2400010e 	.word	0x2400010e
 8000d88:	24000110 	.word	0x24000110

08000d8c <Control_ComputeTorque>:

/* Port of your torque mapping (simplified but consistent shape). */
uint16_t Control_ComputeTorque(const app_inputs_t *in, uint8_t *flag_ev_2_3, uint8_t *flag_t11_8_9)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b089      	sub	sp, #36	@ 0x24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	60f8      	str	r0, [r7, #12]
 8000d94:	60b9      	str	r1, [r7, #8]
 8000d96:	607a      	str	r2, [r7, #4]
  if (!in) return 0;
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d101      	bne.n	8000da2 <Control_ComputeTorque+0x16>
 8000d9e:	2300      	movs	r3, #0
 8000da0:	e0a7      	b.n	8000ef2 <Control_ComputeTorque+0x166>

  float s1_pct = ((float)in->s1_aceleracion - 2050.0f) / (29.5f - 20.5f);
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	881b      	ldrh	r3, [r3, #0]
 8000da6:	ee07 3a90 	vmov	s15, r3
 8000daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dae:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8000f00 <Control_ComputeTorque+0x174>
 8000db2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000db6:	eef2 6a02 	vmov.f32	s13, #34	@ 0x41100000  9.0
 8000dba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dbe:	edc7 7a07 	vstr	s15, [r7, #28]
  float s2_pct = ((float)in->s2_aceleracion - 1915.0f) / (25.70f - 19.15f);
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	885b      	ldrh	r3, [r3, #2]
 8000dc6:	ee07 3a90 	vmov	s15, r3
 8000dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dce:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8000f04 <Control_ComputeTorque+0x178>
 8000dd2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000dd6:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8000f08 <Control_ComputeTorque+0x17c>
 8000dda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dde:	edc7 7a06 	vstr	s15, [r7, #24]

  if (s1_pct < 0) s1_pct = 0;
 8000de2:	edd7 7a07 	vldr	s15, [r7, #28]
 8000de6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dee:	d502      	bpl.n	8000df6 <Control_ComputeTorque+0x6a>
 8000df0:	f04f 0300 	mov.w	r3, #0
 8000df4:	61fb      	str	r3, [r7, #28]
  if (s1_pct > 100) s1_pct = 100;
 8000df6:	edd7 7a07 	vldr	s15, [r7, #28]
 8000dfa:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8000f0c <Control_ComputeTorque+0x180>
 8000dfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e06:	dd01      	ble.n	8000e0c <Control_ComputeTorque+0x80>
 8000e08:	4b41      	ldr	r3, [pc, #260]	@ (8000f10 <Control_ComputeTorque+0x184>)
 8000e0a:	61fb      	str	r3, [r7, #28]
  if (s2_pct < 0) s2_pct = 0;
 8000e0c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e18:	d502      	bpl.n	8000e20 <Control_ComputeTorque+0x94>
 8000e1a:	f04f 0300 	mov.w	r3, #0
 8000e1e:	61bb      	str	r3, [r7, #24]
  if (s2_pct > 100) s2_pct = 100;
 8000e20:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e24:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8000f0c <Control_ComputeTorque+0x180>
 8000e28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e30:	dd01      	ble.n	8000e36 <Control_ComputeTorque+0xaa>
 8000e32:	4b37      	ldr	r3, [pc, #220]	@ (8000f10 <Control_ComputeTorque+0x184>)
 8000e34:	61bb      	str	r3, [r7, #24]

  uint16_t torque = 0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	82fb      	strh	r3, [r7, #22]
  if (s1_pct > 8 && s2_pct > 8) torque = (uint16_t)((s1_pct + s2_pct) * 0.5f);
 8000e3a:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e3e:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8000e42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e4a:	dd18      	ble.n	8000e7e <Control_ComputeTorque+0xf2>
 8000e4c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e50:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8000e54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e5c:	dd0f      	ble.n	8000e7e <Control_ComputeTorque+0xf2>
 8000e5e:	ed97 7a07 	vldr	s14, [r7, #28]
 8000e62:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e6a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000e6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e76:	ee17 3a90 	vmov	r3, s15
 8000e7a:	82fb      	strh	r3, [r7, #22]
 8000e7c:	e001      	b.n	8000e82 <Control_ComputeTorque+0xf6>
  else torque = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	82fb      	strh	r3, [r7, #22]

  if (torque < 10) torque = 0;
 8000e82:	8afb      	ldrh	r3, [r7, #22]
 8000e84:	2b09      	cmp	r3, #9
 8000e86:	d802      	bhi.n	8000e8e <Control_ComputeTorque+0x102>
 8000e88:	2300      	movs	r3, #0
 8000e8a:	82fb      	strh	r3, [r7, #22]
 8000e8c:	e004      	b.n	8000e98 <Control_ComputeTorque+0x10c>
  else if (torque > 90) torque = 100;
 8000e8e:	8afb      	ldrh	r3, [r7, #22]
 8000e90:	2b5a      	cmp	r3, #90	@ 0x5a
 8000e92:	d901      	bls.n	8000e98 <Control_ComputeTorque+0x10c>
 8000e94:	2364      	movs	r3, #100	@ 0x64
 8000e96:	82fb      	strh	r3, [r7, #22]

  /* EV 2.3: brake + >25% throttle => latch until throttle <5% and brake released */
  static uint8_t lat_ev23 = 0;
  if (in->s_freno > UMBRAL_FRENO_APPS && torque > 25) lat_ev23 = 1;
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	889b      	ldrh	r3, [r3, #4]
 8000e9c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d906      	bls.n	8000eb2 <Control_ComputeTorque+0x126>
 8000ea4:	8afb      	ldrh	r3, [r7, #22]
 8000ea6:	2b19      	cmp	r3, #25
 8000ea8:	d903      	bls.n	8000eb2 <Control_ComputeTorque+0x126>
 8000eaa:	4b1a      	ldr	r3, [pc, #104]	@ (8000f14 <Control_ComputeTorque+0x188>)
 8000eac:	2201      	movs	r2, #1
 8000eae:	701a      	strb	r2, [r3, #0]
 8000eb0:	e00b      	b.n	8000eca <Control_ComputeTorque+0x13e>
  else if (in->s_freno < UMBRAL_FRENO_APPS && torque < 5) lat_ev23 = 0;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	889b      	ldrh	r3, [r3, #4]
 8000eb6:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d805      	bhi.n	8000eca <Control_ComputeTorque+0x13e>
 8000ebe:	8afb      	ldrh	r3, [r7, #22]
 8000ec0:	2b04      	cmp	r3, #4
 8000ec2:	d802      	bhi.n	8000eca <Control_ComputeTorque+0x13e>
 8000ec4:	4b13      	ldr	r3, [pc, #76]	@ (8000f14 <Control_ComputeTorque+0x188>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	701a      	strb	r2, [r3, #0]

  if (flag_ev_2_3) *flag_ev_2_3 = lat_ev23;
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d003      	beq.n	8000ed8 <Control_ComputeTorque+0x14c>
 8000ed0:	4b10      	ldr	r3, [pc, #64]	@ (8000f14 <Control_ComputeTorque+0x188>)
 8000ed2:	781a      	ldrb	r2, [r3, #0]
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	701a      	strb	r2, [r3, #0]

  /* Placeholder for T11.8.9 logic; keep 0 unless you implement full plausibility checks. */
  if (flag_t11_8_9) *flag_t11_8_9 = 0;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d002      	beq.n	8000ee4 <Control_ComputeTorque+0x158>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	701a      	strb	r2, [r3, #0]

  if (lat_ev23) torque = 0;
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f14 <Control_ComputeTorque+0x188>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <Control_ComputeTorque+0x164>
 8000eec:	2300      	movs	r3, #0
 8000eee:	82fb      	strh	r3, [r7, #22]
  return torque;
 8000ef0:	8afb      	ldrh	r3, [r7, #22]
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3724      	adds	r7, #36	@ 0x24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	45002000 	.word	0x45002000
 8000f04:	44ef6000 	.word	0x44ef6000
 8000f08:	40d1999c 	.word	0x40d1999c
 8000f0c:	42c80000 	.word	0x42c80000
 8000f10:	42c80000 	.word	0x42c80000
 8000f14:	24000114 	.word	0x24000114

08000f18 <build_inv_cmd>:

/* Build example inverter command frame: ID/format must be aligned to your inverter protocol. */
static void build_inv_cmd(uint16_t torque_pct, can_msg_t *m)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	6039      	str	r1, [r7, #0]
 8000f22:	80fb      	strh	r3, [r7, #6]
  memset(m, 0, sizeof(*m));
 8000f24:	2214      	movs	r2, #20
 8000f26:	2100      	movs	r1, #0
 8000f28:	6838      	ldr	r0, [r7, #0]
 8000f2a:	f013 f955 	bl	80141d8 <memset>
  m->bus = CAN_BUS_INV;
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	2201      	movs	r2, #1
 8000f32:	701a      	strb	r2, [r3, #0]
  m->id  = 0x181u;    /* txID_inversor from vcu.txt */
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	f240 1281 	movw	r2, #385	@ 0x181
 8000f3a:	605a      	str	r2, [r3, #4]
  m->dlc = 8;
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	2208      	movs	r2, #8
 8000f40:	721a      	strb	r2, [r3, #8]
  /* Example payload: [torque_pct, ...] - adjust to your real inverter protocol */
  m->data[0] = (uint8_t)torque_pct;
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	729a      	strb	r2, [r3, #10]
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <Control_Step10ms>:

/* Main 10ms step */
void Control_Step10ms(const app_inputs_t *in, control_out_t *out)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b088      	sub	sp, #32
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
  if (!in || !out) return;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d071      	beq.n	8001048 <Control_Step10ms+0xf4>
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d06e      	beq.n	8001048 <Control_Step10ms+0xf4>
  memset(out, 0, sizeof(*out));
 8000f6a:	22a4      	movs	r2, #164	@ 0xa4
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	6838      	ldr	r0, [r7, #0]
 8000f70:	f013 f932 	bl	80141d8 <memset>

  /* Torque computation from inputs */
  uint8_t ev23 = 0, t1189 = 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	777b      	strb	r3, [r7, #29]
 8000f78:	2300      	movs	r3, #0
 8000f7a:	773b      	strb	r3, [r7, #28]
  uint16_t torque = Control_ComputeTorque(in, &ev23, &t1189);
 8000f7c:	f107 021c 	add.w	r2, r7, #28
 8000f80:	f107 031d 	add.w	r3, r7, #29
 8000f84:	4619      	mov	r1, r3
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff ff00 	bl	8000d8c <Control_ComputeTorque>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	83fb      	strh	r3, [r7, #30]
  out->torque_pct = torque;
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	8bfa      	ldrh	r2, [r7, #30]
 8000f94:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
   * - Wait for precharge ack
   * - Require brake + start button
   * - R2D delay of 2000ms
   * - Then send torque commands
   */
  switch (s_state)
 8000f98:	4b30      	ldr	r3, [pc, #192]	@ (800105c <Control_Step10ms+0x108>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b04      	cmp	r3, #4
 8000f9e:	d845      	bhi.n	800102c <Control_Step10ms+0xd8>
 8000fa0:	a201      	add	r2, pc, #4	@ (adr r2, 8000fa8 <Control_Step10ms+0x54>)
 8000fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa6:	bf00      	nop
 8000fa8:	08000fbd 	.word	0x08000fbd
 8000fac:	08000fd5 	.word	0x08000fd5
 8000fb0:	08000fe5 	.word	0x08000fe5
 8000fb4:	0800100b 	.word	0x0800100b
 8000fb8:	08001025 	.word	0x08001025
  {
    case CTRL_ST_BOOT:
      if (in->ok_precarga) s_state = CTRL_ST_WAIT_START_BRAKE;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	7d1b      	ldrb	r3, [r3, #20]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d003      	beq.n	8000fcc <Control_Step10ms+0x78>
 8000fc4:	4b25      	ldr	r3, [pc, #148]	@ (800105c <Control_Step10ms+0x108>)
 8000fc6:	2202      	movs	r2, #2
 8000fc8:	701a      	strb	r2, [r3, #0]
      else s_state = CTRL_ST_WAIT_PRECHARGE_ACK;
      break;
 8000fca:	e044      	b.n	8001056 <Control_Step10ms+0x102>
      else s_state = CTRL_ST_WAIT_PRECHARGE_ACK;
 8000fcc:	4b23      	ldr	r3, [pc, #140]	@ (800105c <Control_Step10ms+0x108>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
      break;
 8000fd2:	e040      	b.n	8001056 <Control_Step10ms+0x102>

    case CTRL_ST_WAIT_PRECHARGE_ACK:
      /* TODO: enqueue precharge request frames here if required by your ACU. */
      if (in->ok_precarga) s_state = CTRL_ST_WAIT_START_BRAKE;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	7d1b      	ldrb	r3, [r3, #20]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d037      	beq.n	800104c <Control_Step10ms+0xf8>
 8000fdc:	4b1f      	ldr	r3, [pc, #124]	@ (800105c <Control_Step10ms+0x108>)
 8000fde:	2202      	movs	r2, #2
 8000fe0:	701a      	strb	r2, [r3, #0]
      break;
 8000fe2:	e033      	b.n	800104c <Control_Step10ms+0xf8>

    case CTRL_ST_WAIT_START_BRAKE:
      if (in->boton_arranque && in->s_freno > UMBRAL_FRENO_APPS)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	799b      	ldrb	r3, [r3, #6]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d031      	beq.n	8001050 <Control_Step10ms+0xfc>
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	889b      	ldrh	r3, [r3, #4]
 8000ff0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d92b      	bls.n	8001050 <Control_Step10ms+0xfc>
      {
        s_r2d_start_tick = osKernelGetTickCount();
 8000ff8:	f00f fdca 	bl	8010b90 <osKernelGetTickCount>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	4a18      	ldr	r2, [pc, #96]	@ (8001060 <Control_Step10ms+0x10c>)
 8001000:	6013      	str	r3, [r2, #0]
        s_state = CTRL_ST_R2D_DELAY;
 8001002:	4b16      	ldr	r3, [pc, #88]	@ (800105c <Control_Step10ms+0x108>)
 8001004:	2203      	movs	r2, #3
 8001006:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001008:	e022      	b.n	8001050 <Control_Step10ms+0xfc>

    case CTRL_ST_R2D_DELAY:
      if ((osKernelGetTickCount() - s_r2d_start_tick) >= 2000u)
 800100a:	f00f fdc1 	bl	8010b90 <osKernelGetTickCount>
 800100e:	4602      	mov	r2, r0
 8001010:	4b13      	ldr	r3, [pc, #76]	@ (8001060 <Control_Step10ms+0x10c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800101a:	d31b      	bcc.n	8001054 <Control_Step10ms+0x100>
      {
        s_state = CTRL_ST_READY;
 800101c:	4b0f      	ldr	r3, [pc, #60]	@ (800105c <Control_Step10ms+0x108>)
 800101e:	2204      	movs	r2, #4
 8001020:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001022:	e017      	b.n	8001054 <Control_Step10ms+0x100>

    case CTRL_ST_READY:
      /* TODO: send "ready" inverter command if needed. */
      s_state = CTRL_ST_RUN;
 8001024:	4b0d      	ldr	r3, [pc, #52]	@ (800105c <Control_Step10ms+0x108>)
 8001026:	2205      	movs	r2, #5
 8001028:	701a      	strb	r2, [r3, #0]
      break;
 800102a:	e014      	b.n	8001056 <Control_Step10ms+0x102>

    case CTRL_ST_RUN:
    default:
    {
      can_msg_t cmd;
      build_inv_cmd(torque, &cmd);
 800102c:	f107 0208 	add.w	r2, r7, #8
 8001030:	8bfb      	ldrh	r3, [r7, #30]
 8001032:	4611      	mov	r1, r2
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff6f 	bl	8000f18 <build_inv_cmd>
      out_push(out, &cmd);
 800103a:	f107 0308 	add.w	r3, r7, #8
 800103e:	4619      	mov	r1, r3
 8001040:	6838      	ldr	r0, [r7, #0]
 8001042:	f7ff fe63 	bl	8000d0c <out_push>
      break;
 8001046:	e006      	b.n	8001056 <Control_Step10ms+0x102>
  if (!in || !out) return;
 8001048:	bf00      	nop
 800104a:	e004      	b.n	8001056 <Control_Step10ms+0x102>
      break;
 800104c:	bf00      	nop
 800104e:	e002      	b.n	8001056 <Control_Step10ms+0x102>
      break;
 8001050:	bf00      	nop
 8001052:	e000      	b.n	8001056 <Control_Step10ms+0x102>
      break;
 8001054:	bf00      	nop
    }
  }
}
 8001056:	3720      	adds	r7, #32
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	2400010e 	.word	0x2400010e
 8001060:	24000110 	.word	0x24000110

08001064 <Diag_Log>:
                 (unsigned)free_heap, (unsigned)min_ever);
  Diag_Log("%s", buf);
}

__attribute__((weak)) void Diag_Log(const char *fmt, ...)
{
 8001064:	b40f      	push	{r0, r1, r2, r3}
 8001066:	b480      	push	{r7}
 8001068:	af00      	add	r7, sp, #0
  (void)fmt;
  /* Implement UART logging in your project. */
}
 800106a:	bf00      	nop
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	b004      	add	sp, #16
 8001074:	4770      	bx	lr
	...

08001078 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan2;
FDCAN_HandleTypeDef hfdcan3;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800107c:	4b2e      	ldr	r3, [pc, #184]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 800107e:	4a2f      	ldr	r2, [pc, #188]	@ (800113c <MX_FDCAN1_Init+0xc4>)
 8001080:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001082:	4b2d      	ldr	r3, [pc, #180]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001088:	4b2b      	ldr	r3, [pc, #172]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800108e:	4b2a      	ldr	r3, [pc, #168]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 8001090:	2201      	movs	r2, #1
 8001092:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001094:	4b28      	ldr	r3, [pc, #160]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 8001096:	2200      	movs	r2, #0
 8001098:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800109a:	4b27      	ldr	r3, [pc, #156]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 800109c:	2200      	movs	r2, #0
 800109e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 6;
 80010a0:	4b25      	ldr	r3, [pc, #148]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010a2:	2206      	movs	r2, #6
 80010a4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80010a6:	4b24      	ldr	r3, [pc, #144]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 80010ac:	4b22      	ldr	r3, [pc, #136]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010ae:	2202      	movs	r2, #2
 80010b0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 80010b2:	4b21      	ldr	r3, [pc, #132]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010b4:	2205      	movs	r2, #5
 80010b6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80010b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80010be:	4b1e      	ldr	r3, [pc, #120]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80010c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80010ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80010d0:	4b19      	ldr	r3, [pc, #100]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80010d6:	4b18      	ldr	r3, [pc, #96]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010d8:	2201      	movs	r2, #1
 80010da:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 1;
 80010dc:	4b16      	ldr	r3, [pc, #88]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010de:	2201      	movs	r2, #1
 80010e0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 32;
 80010e2:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010e4:	2220      	movs	r2, #32
 80010e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80010e8:	4b13      	ldr	r3, [pc, #76]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010ea:	2204      	movs	r2, #4
 80010ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 32;
 80010ee:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010f0:	2220      	movs	r2, #32
 80010f2:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80010f4:	4b10      	ldr	r3, [pc, #64]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010f6:	2204      	movs	r2, #4
 80010f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80010fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001100:	4b0d      	ldr	r3, [pc, #52]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 8001102:	2204      	movs	r2, #4
 8001104:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001106:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 8001108:	2200      	movs	r2, #0
 800110a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800110c:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 800110e:	2200      	movs	r2, #0
 8001110:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 8001112:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 8001114:	2220      	movs	r2, #32
 8001116:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001118:	4b07      	ldr	r3, [pc, #28]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 800111a:	2200      	movs	r2, #0
 800111c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800111e:	4b06      	ldr	r3, [pc, #24]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 8001120:	2204      	movs	r2, #4
 8001122:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001124:	4804      	ldr	r0, [pc, #16]	@ (8001138 <MX_FDCAN1_Init+0xc0>)
 8001126:	f004 feab 	bl	8005e80 <HAL_FDCAN_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8001130:	f000 fd44 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}
 8001138:	24000118 	.word	0x24000118
 800113c:	4000a000 	.word	0x4000a000

08001140 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001144:	4b2e      	ldr	r3, [pc, #184]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 8001146:	4a2f      	ldr	r2, [pc, #188]	@ (8001204 <MX_FDCAN2_Init+0xc4>)
 8001148:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800114a:	4b2d      	ldr	r3, [pc, #180]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001150:	4b2b      	ldr	r3, [pc, #172]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 8001152:	2200      	movs	r2, #0
 8001154:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8001156:	4b2a      	ldr	r3, [pc, #168]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 8001158:	2200      	movs	r2, #0
 800115a:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800115c:	4b28      	ldr	r3, [pc, #160]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 800115e:	2200      	movs	r2, #0
 8001160:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001162:	4b27      	ldr	r3, [pc, #156]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 8001164:	2200      	movs	r2, #0
 8001166:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 6;
 8001168:	4b25      	ldr	r3, [pc, #148]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 800116a:	2206      	movs	r2, #6
 800116c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800116e:	4b24      	ldr	r3, [pc, #144]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 8001170:	2201      	movs	r2, #1
 8001172:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8001174:	4b22      	ldr	r3, [pc, #136]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 8001176:	2202      	movs	r2, #2
 8001178:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 5;
 800117a:	4b21      	ldr	r3, [pc, #132]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 800117c:	2205      	movs	r2, #5
 800117e:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001180:	4b1f      	ldr	r3, [pc, #124]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 8001182:	2201      	movs	r2, #1
 8001184:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001186:	4b1e      	ldr	r3, [pc, #120]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 8001188:	2201      	movs	r2, #1
 800118a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 800118c:	4b1c      	ldr	r3, [pc, #112]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 800118e:	2201      	movs	r2, #1
 8001190:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8001192:	4b1b      	ldr	r3, [pc, #108]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 8001194:	2201      	movs	r2, #1
 8001196:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8001198:	4b19      	ldr	r3, [pc, #100]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 800119a:	2200      	movs	r2, #0
 800119c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 800119e:	4b18      	ldr	r3, [pc, #96]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011a0:	2201      	movs	r2, #1
 80011a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 1;
 80011a4:	4b16      	ldr	r3, [pc, #88]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 80011aa:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011ac:	2210      	movs	r2, #16
 80011ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80011b0:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011b2:	2204      	movs	r2, #4
 80011b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 16;
 80011b6:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011b8:	2210      	movs	r2, #16
 80011ba:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80011bc:	4b10      	ldr	r3, [pc, #64]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011be:	2204      	movs	r2, #4
 80011c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80011c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80011c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011ca:	2204      	movs	r2, #4
 80011cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 80011d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 16;
 80011da:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011dc:	2210      	movs	r2, #16
 80011de:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80011e0:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011e8:	2204      	movs	r2, #4
 80011ea:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MX_FDCAN2_Init+0xc0>)
 80011ee:	f004 fe47 	bl	8005e80 <HAL_FDCAN_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 80011f8:	f000 fce0 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	240001b8 	.word	0x240001b8
 8001204:	4000a400 	.word	0x4000a400

08001208 <MX_FDCAN3_Init>:
/* FDCAN3 init function */
void MX_FDCAN3_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 800120c:	4b2e      	ldr	r3, [pc, #184]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 800120e:	4a2f      	ldr	r2, [pc, #188]	@ (80012cc <MX_FDCAN3_Init+0xc4>)
 8001210:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001212:	4b2d      	ldr	r3, [pc, #180]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8001218:	4b2b      	ldr	r3, [pc, #172]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 800121a:	2200      	movs	r2, #0
 800121c:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 800121e:	4b2a      	ldr	r3, [pc, #168]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001220:	2200      	movs	r2, #0
 8001222:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8001224:	4b28      	ldr	r3, [pc, #160]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001226:	2200      	movs	r2, #0
 8001228:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 800122a:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 800122c:	2200      	movs	r2, #0
 800122e:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 6;
 8001230:	4b25      	ldr	r3, [pc, #148]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001232:	2206      	movs	r2, #6
 8001234:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 8001236:	4b24      	ldr	r3, [pc, #144]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001238:	2201      	movs	r2, #1
 800123a:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 2;
 800123c:	4b22      	ldr	r3, [pc, #136]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 800123e:	2202      	movs	r2, #2
 8001240:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 5;
 8001242:	4b21      	ldr	r3, [pc, #132]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001244:	2205      	movs	r2, #5
 8001246:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8001248:	4b1f      	ldr	r3, [pc, #124]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 800124a:	2201      	movs	r2, #1
 800124c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 800124e:	4b1e      	ldr	r3, [pc, #120]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001250:	2201      	movs	r2, #1
 8001252:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8001254:	4b1c      	ldr	r3, [pc, #112]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001256:	2201      	movs	r2, #1
 8001258:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 800125a:	4b1b      	ldr	r3, [pc, #108]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 800125c:	2201      	movs	r2, #1
 800125e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.MessageRAMOffset = 0;
 8001260:	4b19      	ldr	r3, [pc, #100]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001262:	2200      	movs	r2, #0
 8001264:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.StdFiltersNbr = 1;
 8001266:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001268:	2201      	movs	r2, #1
 800126a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.ExtFiltersNbr = 1;
 800126c:	4b16      	ldr	r3, [pc, #88]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 800126e:	2201      	movs	r2, #1
 8001270:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 16;
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001274:	2210      	movs	r2, #16
 8001276:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001278:	4b13      	ldr	r3, [pc, #76]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 800127a:	2204      	movs	r2, #4
 800127c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 16;
 800127e:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001280:	2210      	movs	r2, #16
 8001282:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001284:	4b10      	ldr	r3, [pc, #64]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001286:	2204      	movs	r2, #4
 8001288:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan3.Init.RxBuffersNbr = 0;
 800128a:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 800128c:	2200      	movs	r2, #0
 800128e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001290:	4b0d      	ldr	r3, [pc, #52]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001292:	2204      	movs	r2, #4
 8001294:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan3.Init.TxEventsNbr = 0;
 8001296:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 8001298:	2200      	movs	r2, #0
 800129a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan3.Init.TxBuffersNbr = 0;
 800129c:	4b0a      	ldr	r3, [pc, #40]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 800129e:	2200      	movs	r2, #0
 80012a0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 16;
 80012a2:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 80012a4:	2210      	movs	r2, #16
 80012a6:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80012a8:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80012ae:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 80012b0:	2204      	movs	r2, #4
 80012b2:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 80012b4:	4804      	ldr	r0, [pc, #16]	@ (80012c8 <MX_FDCAN3_Init+0xc0>)
 80012b6:	f004 fde3 	bl	8005e80 <HAL_FDCAN_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_FDCAN3_Init+0xbc>
  {
    Error_Handler();
 80012c0:	f000 fc7c 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	24000258 	.word	0x24000258
 80012cc:	4000d400 	.word	0x4000d400

080012d0 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b0bc      	sub	sp, #240	@ 0xf0
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012e8:	f107 0320 	add.w	r3, r7, #32
 80012ec:	22b8      	movs	r2, #184	@ 0xb8
 80012ee:	2100      	movs	r1, #0
 80012f0:	4618      	mov	r0, r3
 80012f2:	f012 ff71 	bl	80141d8 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a8d      	ldr	r2, [pc, #564]	@ (8001530 <HAL_FDCAN_MspInit+0x260>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d157      	bne.n	80013b0 <HAL_FDCAN_MspInit+0xe0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001300:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001304:	f04f 0300 	mov.w	r3, #0
 8001308:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 800130c:	2300      	movs	r3, #0
 800130e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001312:	f107 0320 	add.w	r3, r7, #32
 8001316:	4618      	mov	r0, r3
 8001318:	f007 f908 	bl	800852c <HAL_RCCEx_PeriphCLKConfig>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8001322:	f000 fc4b 	bl	8001bbc <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001326:	4b83      	ldr	r3, [pc, #524]	@ (8001534 <HAL_FDCAN_MspInit+0x264>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	3301      	adds	r3, #1
 800132c:	4a81      	ldr	r2, [pc, #516]	@ (8001534 <HAL_FDCAN_MspInit+0x264>)
 800132e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001330:	4b80      	ldr	r3, [pc, #512]	@ (8001534 <HAL_FDCAN_MspInit+0x264>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d10e      	bne.n	8001356 <HAL_FDCAN_MspInit+0x86>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001338:	4b7f      	ldr	r3, [pc, #508]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 800133a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800133e:	4a7e      	ldr	r2, [pc, #504]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 8001340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001344:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001348:	4b7b      	ldr	r3, [pc, #492]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 800134a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800134e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001352:	61fb      	str	r3, [r7, #28]
 8001354:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001356:	4b78      	ldr	r3, [pc, #480]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 8001358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800135c:	4a76      	ldr	r2, [pc, #472]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 800135e:	f043 0308 	orr.w	r3, r3, #8
 8001362:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001366:	4b74      	ldr	r3, [pc, #464]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 8001368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800136c:	f003 0308 	and.w	r3, r3, #8
 8001370:	61bb      	str	r3, [r7, #24]
 8001372:	69bb      	ldr	r3, [r7, #24]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001374:	2303      	movs	r3, #3
 8001376:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137a:	2302      	movs	r3, #2
 800137c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2300      	movs	r3, #0
 8001388:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800138c:	2309      	movs	r3, #9
 800138e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001392:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001396:	4619      	mov	r1, r3
 8001398:	4868      	ldr	r0, [pc, #416]	@ (800153c <HAL_FDCAN_MspInit+0x26c>)
 800139a:	f005 fe25 	bl	8006fe8 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 800139e:	2200      	movs	r2, #0
 80013a0:	2105      	movs	r1, #5
 80013a2:	2013      	movs	r0, #19
 80013a4:	f003 ffd3 	bl	800534e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80013a8:	2013      	movs	r0, #19
 80013aa:	f003 ffea 	bl	8005382 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }
}
 80013ae:	e0ba      	b.n	8001526 <HAL_FDCAN_MspInit+0x256>
  else if(fdcanHandle->Instance==FDCAN2)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a62      	ldr	r2, [pc, #392]	@ (8001540 <HAL_FDCAN_MspInit+0x270>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d158      	bne.n	800146c <HAL_FDCAN_MspInit+0x19c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80013ba:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80013be:	f04f 0300 	mov.w	r3, #0
 80013c2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013cc:	f107 0320 	add.w	r3, r7, #32
 80013d0:	4618      	mov	r0, r3
 80013d2:	f007 f8ab 	bl	800852c <HAL_RCCEx_PeriphCLKConfig>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <HAL_FDCAN_MspInit+0x110>
      Error_Handler();
 80013dc:	f000 fbee 	bl	8001bbc <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80013e0:	4b54      	ldr	r3, [pc, #336]	@ (8001534 <HAL_FDCAN_MspInit+0x264>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	3301      	adds	r3, #1
 80013e6:	4a53      	ldr	r2, [pc, #332]	@ (8001534 <HAL_FDCAN_MspInit+0x264>)
 80013e8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80013ea:	4b52      	ldr	r3, [pc, #328]	@ (8001534 <HAL_FDCAN_MspInit+0x264>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d10e      	bne.n	8001410 <HAL_FDCAN_MspInit+0x140>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80013f2:	4b51      	ldr	r3, [pc, #324]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 80013f4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80013f8:	4a4f      	ldr	r2, [pc, #316]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 80013fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013fe:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001402:	4b4d      	ldr	r3, [pc, #308]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 8001404:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001408:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800140c:	617b      	str	r3, [r7, #20]
 800140e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001410:	4b49      	ldr	r3, [pc, #292]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 8001412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001416:	4a48      	ldr	r2, [pc, #288]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001420:	4b45      	ldr	r3, [pc, #276]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 8001422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	613b      	str	r3, [r7, #16]
 800142c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800142e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001432:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001436:	2302      	movs	r3, #2
 8001438:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001442:	2300      	movs	r3, #0
 8001444:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001448:	2309      	movs	r3, #9
 800144a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800144e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001452:	4619      	mov	r1, r3
 8001454:	483b      	ldr	r0, [pc, #236]	@ (8001544 <HAL_FDCAN_MspInit+0x274>)
 8001456:	f005 fdc7 	bl	8006fe8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 800145a:	2200      	movs	r2, #0
 800145c:	2105      	movs	r1, #5
 800145e:	2014      	movs	r0, #20
 8001460:	f003 ff75 	bl	800534e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001464:	2014      	movs	r0, #20
 8001466:	f003 ff8c 	bl	8005382 <HAL_NVIC_EnableIRQ>
}
 800146a:	e05c      	b.n	8001526 <HAL_FDCAN_MspInit+0x256>
  else if(fdcanHandle->Instance==FDCAN3)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a35      	ldr	r2, [pc, #212]	@ (8001548 <HAL_FDCAN_MspInit+0x278>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d157      	bne.n	8001526 <HAL_FDCAN_MspInit+0x256>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001476:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800147a:	f04f 0300 	mov.w	r3, #0
 800147e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001482:	2300      	movs	r3, #0
 8001484:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001488:	f107 0320 	add.w	r3, r7, #32
 800148c:	4618      	mov	r0, r3
 800148e:	f007 f84d 	bl	800852c <HAL_RCCEx_PeriphCLKConfig>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <HAL_FDCAN_MspInit+0x1cc>
      Error_Handler();
 8001498:	f000 fb90 	bl	8001bbc <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800149c:	4b25      	ldr	r3, [pc, #148]	@ (8001534 <HAL_FDCAN_MspInit+0x264>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	3301      	adds	r3, #1
 80014a2:	4a24      	ldr	r2, [pc, #144]	@ (8001534 <HAL_FDCAN_MspInit+0x264>)
 80014a4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80014a6:	4b23      	ldr	r3, [pc, #140]	@ (8001534 <HAL_FDCAN_MspInit+0x264>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d10e      	bne.n	80014cc <HAL_FDCAN_MspInit+0x1fc>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80014ae:	4b22      	ldr	r3, [pc, #136]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 80014b0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80014b4:	4a20      	ldr	r2, [pc, #128]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 80014b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014ba:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80014be:	4b1e      	ldr	r3, [pc, #120]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 80014c0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80014c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80014cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 80014ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014d2:	4a19      	ldr	r2, [pc, #100]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 80014d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014dc:	4b16      	ldr	r3, [pc, #88]	@ (8001538 <HAL_FDCAN_MspInit+0x268>)
 80014de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014e6:	60bb      	str	r3, [r7, #8]
 80014e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80014ea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80014ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f2:	2302      	movs	r3, #2
 80014f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f8:	2300      	movs	r3, #0
 80014fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fe:	2300      	movs	r3, #0
 8001500:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 8001504:	2302      	movs	r3, #2
 8001506:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800150a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800150e:	4619      	mov	r1, r3
 8001510:	480e      	ldr	r0, [pc, #56]	@ (800154c <HAL_FDCAN_MspInit+0x27c>)
 8001512:	f005 fd69 	bl	8006fe8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 5, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	2105      	movs	r1, #5
 800151a:	209f      	movs	r0, #159	@ 0x9f
 800151c:	f003 ff17 	bl	800534e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 8001520:	209f      	movs	r0, #159	@ 0x9f
 8001522:	f003 ff2e 	bl	8005382 <HAL_NVIC_EnableIRQ>
}
 8001526:	bf00      	nop
 8001528:	37f0      	adds	r7, #240	@ 0xf0
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	4000a000 	.word	0x4000a000
 8001534:	240002f8 	.word	0x240002f8
 8001538:	58024400 	.word	0x58024400
 800153c:	58020c00 	.word	0x58020c00
 8001540:	4000a400 	.word	0x4000a400
 8001544:	58020400 	.word	0x58020400
 8001548:	4000d400 	.word	0x4000d400
 800154c:	58021800 	.word	0x58021800

08001550 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0

  /* Create the queue(s) */
  /* creation of canRxQueue */


canRxQueueHandle = osMessageQueueNew(128, sizeof(can_qitem16_t), NULL);
 8001554:	2200      	movs	r2, #0
 8001556:	2110      	movs	r1, #16
 8001558:	2080      	movs	r0, #128	@ 0x80
 800155a:	f00f fc6a 	bl	8010e32 <osMessageQueueNew>
 800155e:	4603      	mov	r3, r0
 8001560:	4a25      	ldr	r2, [pc, #148]	@ (80015f8 <MX_FREERTOS_Init+0xa8>)
 8001562:	6013      	str	r3, [r2, #0]
canTxQueueHandle = osMessageQueueNew(64,  sizeof(can_qitem16_t), NULL);
 8001564:	2200      	movs	r2, #0
 8001566:	2110      	movs	r1, #16
 8001568:	2040      	movs	r0, #64	@ 0x40
 800156a:	f00f fc62 	bl	8010e32 <osMessageQueueNew>
 800156e:	4603      	mov	r3, r0
 8001570:	4a22      	ldr	r2, [pc, #136]	@ (80015fc <MX_FREERTOS_Init+0xac>)
 8001572:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001574:	4a22      	ldr	r2, [pc, #136]	@ (8001600 <MX_FREERTOS_Init+0xb0>)
 8001576:	2100      	movs	r1, #0
 8001578:	4822      	ldr	r0, [pc, #136]	@ (8001604 <MX_FREERTOS_Init+0xb4>)
 800157a:	f00f fb1e 	bl	8010bba <osThreadNew>
 800157e:	4603      	mov	r3, r0
 8001580:	4a21      	ldr	r2, [pc, #132]	@ (8001608 <MX_FREERTOS_Init+0xb8>)
 8001582:	6013      	str	r3, [r2, #0]

  /* creation of App_InitTask */
  App_InitTaskHandle = osThreadNew(StartAppInitTask, NULL, &App_InitTask_attributes);
 8001584:	4a21      	ldr	r2, [pc, #132]	@ (800160c <MX_FREERTOS_Init+0xbc>)
 8001586:	2100      	movs	r1, #0
 8001588:	4821      	ldr	r0, [pc, #132]	@ (8001610 <MX_FREERTOS_Init+0xc0>)
 800158a:	f00f fb16 	bl	8010bba <osThreadNew>
 800158e:	4603      	mov	r3, r0
 8001590:	4a20      	ldr	r2, [pc, #128]	@ (8001614 <MX_FREERTOS_Init+0xc4>)
 8001592:	6013      	str	r3, [r2, #0]

  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(StartControlTask, NULL, &ControlTask_attributes);
 8001594:	4a20      	ldr	r2, [pc, #128]	@ (8001618 <MX_FREERTOS_Init+0xc8>)
 8001596:	2100      	movs	r1, #0
 8001598:	4820      	ldr	r0, [pc, #128]	@ (800161c <MX_FREERTOS_Init+0xcc>)
 800159a:	f00f fb0e 	bl	8010bba <osThreadNew>
 800159e:	4603      	mov	r3, r0
 80015a0:	4a1f      	ldr	r2, [pc, #124]	@ (8001620 <MX_FREERTOS_Init+0xd0>)
 80015a2:	6013      	str	r3, [r2, #0]

  /* creation of CanRxTask */
  CanRxTaskHandle = osThreadNew(StartCanRxTask, NULL, &CanRxTask_attributes);
 80015a4:	4a1f      	ldr	r2, [pc, #124]	@ (8001624 <MX_FREERTOS_Init+0xd4>)
 80015a6:	2100      	movs	r1, #0
 80015a8:	481f      	ldr	r0, [pc, #124]	@ (8001628 <MX_FREERTOS_Init+0xd8>)
 80015aa:	f00f fb06 	bl	8010bba <osThreadNew>
 80015ae:	4603      	mov	r3, r0
 80015b0:	4a1e      	ldr	r2, [pc, #120]	@ (800162c <MX_FREERTOS_Init+0xdc>)
 80015b2:	6013      	str	r3, [r2, #0]

  /* creation of CanTxTask */
  CanTxTaskHandle = osThreadNew(StartCanTxTask, NULL, &CanTxTask_attributes);
 80015b4:	4a1e      	ldr	r2, [pc, #120]	@ (8001630 <MX_FREERTOS_Init+0xe0>)
 80015b6:	2100      	movs	r1, #0
 80015b8:	481e      	ldr	r0, [pc, #120]	@ (8001634 <MX_FREERTOS_Init+0xe4>)
 80015ba:	f00f fafe 	bl	8010bba <osThreadNew>
 80015be:	4603      	mov	r3, r0
 80015c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001638 <MX_FREERTOS_Init+0xe8>)
 80015c2:	6013      	str	r3, [r2, #0]

  /* creation of TelemetryTask */
  TelemetryTaskHandle = osThreadNew(StartTelemetryTask, NULL, &TelemetryTask_attributes);
 80015c4:	4a1d      	ldr	r2, [pc, #116]	@ (800163c <MX_FREERTOS_Init+0xec>)
 80015c6:	2100      	movs	r1, #0
 80015c8:	481d      	ldr	r0, [pc, #116]	@ (8001640 <MX_FREERTOS_Init+0xf0>)
 80015ca:	f00f faf6 	bl	8010bba <osThreadNew>
 80015ce:	4603      	mov	r3, r0
 80015d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001644 <MX_FREERTOS_Init+0xf4>)
 80015d2:	6013      	str	r3, [r2, #0]

  /* creation of DiagTask */
  DiagTaskHandle = osThreadNew(StartDiagTask, NULL, &DiagTask_attributes);
 80015d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001648 <MX_FREERTOS_Init+0xf8>)
 80015d6:	2100      	movs	r1, #0
 80015d8:	481c      	ldr	r0, [pc, #112]	@ (800164c <MX_FREERTOS_Init+0xfc>)
 80015da:	f00f faee 	bl	8010bba <osThreadNew>
 80015de:	4603      	mov	r3, r0
 80015e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001650 <MX_FREERTOS_Init+0x100>)
 80015e2:	6013      	str	r3, [r2, #0]

  /* creation of IntegrationTestTask */
  IntegrationTestTaskHandle = osThreadNew(StartIntegrationTestTask, NULL, &IntegrationTestTask_attributes);
 80015e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001654 <MX_FREERTOS_Init+0x104>)
 80015e6:	2100      	movs	r1, #0
 80015e8:	481b      	ldr	r0, [pc, #108]	@ (8001658 <MX_FREERTOS_Init+0x108>)
 80015ea:	f00f fae6 	bl	8010bba <osThreadNew>
 80015ee:	4603      	mov	r3, r0
 80015f0:	4a1a      	ldr	r2, [pc, #104]	@ (800165c <MX_FREERTOS_Init+0x10c>)
 80015f2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	2400031c 	.word	0x2400031c
 80015fc:	24000320 	.word	0x24000320
 8001600:	08014e1c 	.word	0x08014e1c
 8001604:	08001661 	.word	0x08001661
 8001608:	240002fc 	.word	0x240002fc
 800160c:	08014e40 	.word	0x08014e40
 8001610:	08001671 	.word	0x08001671
 8001614:	24000300 	.word	0x24000300
 8001618:	08014e64 	.word	0x08014e64
 800161c:	080016ad 	.word	0x080016ad
 8001620:	24000304 	.word	0x24000304
 8001624:	08014e88 	.word	0x08014e88
 8001628:	08001729 	.word	0x08001729
 800162c:	24000308 	.word	0x24000308
 8001630:	08014eac 	.word	0x08014eac
 8001634:	08001781 	.word	0x08001781
 8001638:	2400030c 	.word	0x2400030c
 800163c:	08014ed0 	.word	0x08014ed0
 8001640:	080017dd 	.word	0x080017dd
 8001644:	24000310 	.word	0x24000310
 8001648:	08014ef4 	.word	0x08014ef4
 800164c:	08001813 	.word	0x08001813
 8001650:	24000314 	.word	0x24000314
 8001654:	08014f18 	.word	0x08014f18
 8001658:	08001825 	.word	0x08001825
 800165c:	24000318 	.word	0x24000318

08001660 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001668:	2001      	movs	r0, #1
 800166a:	f00f fb3f 	bl	8010cec <osDelay>
 800166e:	e7fb      	b.n	8001668 <StartDefaultTask+0x8>

08001670 <StartAppInitTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAppInitTask */
void StartAppInitTask(void *argument)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAppInitTask */

  Diag_Log("\n=== ECU08 NSIL INITIALIZATION ===\n");
 8001678:	4808      	ldr	r0, [pc, #32]	@ (800169c <StartAppInitTask+0x2c>)
 800167a:	f7ff fcf3 	bl	8001064 <Diag_Log>
  
  // Initialize application state machine (BOOT state)
  AppState_Init();
 800167e:	f7ff f8b1 	bl	80007e4 <AppState_Init>
  Diag_Log("State machine initialized (BOOT)\n");
 8001682:	4807      	ldr	r0, [pc, #28]	@ (80016a0 <StartAppInitTask+0x30>)
 8001684:	f7ff fcee 	bl	8001064 <Diag_Log>
  
  // Initialize control logic
  Control_Init();
 8001688:	f7ff fb6e 	bl	8000d68 <Control_Init>
  Diag_Log("Control module initialized\n");
 800168c:	4805      	ldr	r0, [pc, #20]	@ (80016a4 <StartAppInitTask+0x34>)
 800168e:	f7ff fce9 	bl	8001064 <Diag_Log>
  
  Diag_Log("=== INITIALIZATION COMPLETE ===\n");
 8001692:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <StartAppInitTask+0x38>)
 8001694:	f7ff fce6 	bl	8001064 <Diag_Log>
  
  // Exit this init task - scheduler will run other tasks
  osThreadExit();
 8001698:	f00f fb21 	bl	8010cde <osThreadExit>
 800169c:	08014454 	.word	0x08014454
 80016a0:	08014478 	.word	0x08014478
 80016a4:	0801449c 	.word	0x0801449c
 80016a8:	080144b8 	.word	0x080144b8

080016ac <StartControlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartControlTask */
void StartControlTask(void *argument)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b0b6      	sub	sp, #216	@ 0xd8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  control_out_t control_output;
  
  for(;;)
  {
    // 1. Take snapshot of application state (thread-safe via mutex)
    AppState_Snapshot(&state_snapshot);
 80016b4:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff f89f 	bl	80007fc <AppState_Snapshot>
    
    // 2. Execute control logic (10ms timestep)
    Control_Step10ms(&state_snapshot, &control_output);
 80016be:	f107 0218 	add.w	r2, r7, #24
 80016c2:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80016c6:	4611      	mov	r1, r2
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff fc43 	bl	8000f54 <Control_Step10ms>
    
    // 3. Process CAN messages to send (if any)
    for (uint8_t i = 0; i < control_output.count; i++) {
 80016ce:	2300      	movs	r3, #0
 80016d0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80016d4:	e01b      	b.n	800170e <StartControlTask+0x62>
      can_qitem16_t qitem;
      CAN_Pack16(&control_output.msgs[i], &qitem);
 80016d6:	f897 20d7 	ldrb.w	r2, [r7, #215]	@ 0xd7
 80016da:	f107 0118 	add.w	r1, r7, #24
 80016de:	4613      	mov	r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	4413      	add	r3, r2
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	440b      	add	r3, r1
 80016e8:	f107 0208 	add.w	r2, r7, #8
 80016ec:	4611      	mov	r1, r2
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff f8f3 	bl	80008da <CAN_Pack16>
      osMessageQueuePut(canTxQueueHandle, &qitem, 0, 0);
 80016f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001724 <StartControlTask+0x78>)
 80016f6:	6818      	ldr	r0, [r3, #0]
 80016f8:	f107 0108 	add.w	r1, r7, #8
 80016fc:	2300      	movs	r3, #0
 80016fe:	2200      	movs	r2, #0
 8001700:	f00f fc0a 	bl	8010f18 <osMessageQueuePut>
    for (uint8_t i = 0; i < control_output.count; i++) {
 8001704:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8001708:	3301      	adds	r3, #1
 800170a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800170e:	f897 30b8 	ldrb.w	r3, [r7, #184]	@ 0xb8
 8001712:	f897 20d7 	ldrb.w	r2, [r7, #215]	@ 0xd7
 8001716:	429a      	cmp	r2, r3
 8001718:	d3dd      	bcc.n	80016d6 <StartControlTask+0x2a>
    }
    
    // 4. Sleep for 10ms (100Hz control loop)
    osDelay(10);
 800171a:	200a      	movs	r0, #10
 800171c:	f00f fae6 	bl	8010cec <osDelay>
    AppState_Snapshot(&state_snapshot);
 8001720:	e7c8      	b.n	80016b4 <StartControlTask+0x8>
 8001722:	bf00      	nop
 8001724:	24000320 	.word	0x24000320

08001728 <StartCanRxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCanRxTask */
void StartCanRxTask(void *argument)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b094      	sub	sp, #80	@ 0x50
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  app_inputs_t snapshot;
  
  for(;;)
  {
    // Check if messages in queue (non-blocking)
    status = osMessageQueueGet(canRxQueueHandle, &rx_qitem, NULL, 0);
 8001730:	4b12      	ldr	r3, [pc, #72]	@ (800177c <StartCanRxTask+0x54>)
 8001732:	6818      	ldr	r0, [r3, #0]
 8001734:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001738:	2300      	movs	r3, #0
 800173a:	2200      	movs	r2, #0
 800173c:	f00f fc4c 	bl	8010fd8 <osMessageQueueGet>
 8001740:	64f8      	str	r0, [r7, #76]	@ 0x4c
    
    if (status == osOK) {
 8001742:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001744:	2b00      	cmp	r3, #0
 8001746:	d114      	bne.n	8001772 <StartCanRxTask+0x4a>
      // Unpack queue item to CAN message
      CAN_Unpack16(&rx_qitem, &rx_msg);
 8001748:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800174c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001750:	4611      	mov	r1, r2
 8001752:	4618      	mov	r0, r3
 8001754:	f7ff f8f5 	bl	8000942 <CAN_Unpack16>
      
      // Take snapshot, parse and update
      AppState_Snapshot(&snapshot);
 8001758:	f107 030c 	add.w	r3, r7, #12
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff f84d 	bl	80007fc <AppState_Snapshot>
      CanRx_ParseAndUpdate(&rx_msg, &snapshot);
 8001762:	f107 020c 	add.w	r2, r7, #12
 8001766:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800176a:	4611      	mov	r1, r2
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff f929 	bl	80009c4 <CanRx_ParseAndUpdate>
      // (Caller should update shared state under mutex)
    }
    
    osDelay(5);  // 5ms polling rate (200Hz)
 8001772:	2005      	movs	r0, #5
 8001774:	f00f faba 	bl	8010cec <osDelay>
    status = osMessageQueueGet(canRxQueueHandle, &rx_qitem, NULL, 0);
 8001778:	e7da      	b.n	8001730 <StartCanRxTask+0x8>
 800177a:	bf00      	nop
 800177c:	2400031c 	.word	0x2400031c

08001780 <StartCanTxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCanTxTask */
void StartCanTxTask(void *argument)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08c      	sub	sp, #48	@ 0x30
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  osStatus_t status;
  
  for(;;)
  {
    // Check if messages pending in TX queue (non-blocking)
    status = osMessageQueueGet(canTxQueueHandle, &tx_qitem, NULL, 0);
 8001788:	4b13      	ldr	r3, [pc, #76]	@ (80017d8 <StartCanTxTask+0x58>)
 800178a:	6818      	ldr	r0, [r3, #0]
 800178c:	f107 011c 	add.w	r1, r7, #28
 8001790:	2300      	movs	r3, #0
 8001792:	2200      	movs	r2, #0
 8001794:	f00f fc20 	bl	8010fd8 <osMessageQueueGet>
 8001798:	62f8      	str	r0, [r7, #44]	@ 0x2c
    
    while (status == osOK) {
 800179a:	e015      	b.n	80017c8 <StartCanTxTask+0x48>
      // Unpack and transmit
      CAN_Unpack16(&tx_qitem, &tx_msg);
 800179c:	f107 0208 	add.w	r2, r7, #8
 80017a0:	f107 031c 	add.w	r3, r7, #28
 80017a4:	4611      	mov	r1, r2
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff f8cb 	bl	8000942 <CAN_Unpack16>
      CanTx_SendHal(&tx_msg);
 80017ac:	f107 0308 	add.w	r3, r7, #8
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff f9bf 	bl	8000b34 <CanTx_SendHal>
      
      // Check for next message (non-blocking)
      status = osMessageQueueGet(canTxQueueHandle, &tx_qitem, NULL, 0);
 80017b6:	4b08      	ldr	r3, [pc, #32]	@ (80017d8 <StartCanTxTask+0x58>)
 80017b8:	6818      	ldr	r0, [r3, #0]
 80017ba:	f107 011c 	add.w	r1, r7, #28
 80017be:	2300      	movs	r3, #0
 80017c0:	2200      	movs	r2, #0
 80017c2:	f00f fc09 	bl	8010fd8 <osMessageQueueGet>
 80017c6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    while (status == osOK) {
 80017c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d0e6      	beq.n	800179c <StartCanTxTask+0x1c>
    }
    
    // Sleep for 20ms (50Hz TX rate)
    osDelay(20);
 80017ce:	2014      	movs	r0, #20
 80017d0:	f00f fa8c 	bl	8010cec <osDelay>
    status = osMessageQueueGet(canTxQueueHandle, &tx_qitem, NULL, 0);
 80017d4:	e7d8      	b.n	8001788 <StartCanTxTask+0x8>
 80017d6:	bf00      	nop
 80017d8:	24000320 	.word	0x24000320

080017dc <StartTelemetryTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetryTask */
void StartTelemetryTask(void *argument)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b092      	sub	sp, #72	@ 0x48
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint8_t payload32[32];
  
  for(;;)
  {
    // Take snapshot of current state
    AppState_Snapshot(&state_snapshot);
 80017e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff f807 	bl	80007fc <AppState_Snapshot>
    
    // Build telemetry payload (32 bytes)
    Telemetry_Build32(&state_snapshot, payload32);
 80017ee:	f107 020c 	add.w	r2, r7, #12
 80017f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017f6:	4611      	mov	r1, r2
 80017f8:	4618      	mov	r0, r3
 80017fa:	f000 fc89 	bl	8002110 <Telemetry_Build32>
    
    // Send telemetry (UART/nRF24/etc)
    Telemetry_Send32(payload32);
 80017fe:	f107 030c 	add.w	r3, r7, #12
 8001802:	4618      	mov	r0, r3
 8001804:	f000 fcfa 	bl	80021fc <Telemetry_Send32>
    
    // Sleep for 100ms (10Hz logging rate)
    osDelay(100);
 8001808:	2064      	movs	r0, #100	@ 0x64
 800180a:	f00f fa6f 	bl	8010cec <osDelay>
    AppState_Snapshot(&state_snapshot);
 800180e:	bf00      	nop
 8001810:	e7e8      	b.n	80017e4 <StartTelemetryTask+0x8>

08001812 <StartDiagTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDiagTask */
void StartDiagTask(void *argument)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	b082      	sub	sp, #8
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDiagTask */
  /* Infinite loop */

  for(;;)
  {
    osDelay(1);
 800181a:	2001      	movs	r0, #1
 800181c:	f00f fa66 	bl	8010cec <osDelay>
 8001820:	e7fb      	b.n	800181a <StartDiagTask+0x8>
	...

08001824 <StartIntegrationTestTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIntegrationTestTask */
void StartIntegrationTestTask(void *argument)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN StartIntegrationTestTask */
  
  Diag_Log("\n\nIntegrationTestTask started");
 800182c:	4805      	ldr	r0, [pc, #20]	@ (8001844 <StartIntegrationTestTask+0x20>)
 800182e:	f7ff fc19 	bl	8001064 <Diag_Log>
  osDelay(100);
 8001832:	2064      	movs	r0, #100	@ 0x64
 8001834:	f00f fa5a 	bl	8010cec <osDelay>
  
  // Run all integration tests
  Test_IntegrationRunAll();
 8001838:	463b      	mov	r3, r7
 800183a:	4618      	mov	r0, r3
 800183c:	f001 fe34 	bl	80034a8 <Test_IntegrationRunAll>
  
  // After tests complete, terminate this task
  osThreadExit();
 8001840:	f00f fa4d 	bl	8010cde <osThreadExit>
 8001844:	080144dc 	.word	0x080144dc

08001848 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08e      	sub	sp, #56	@ 0x38
 800184c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800184e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]
 8001858:	609a      	str	r2, [r3, #8]
 800185a:	60da      	str	r2, [r3, #12]
 800185c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800185e:	4b6e      	ldr	r3, [pc, #440]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 8001860:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001864:	4a6c      	ldr	r2, [pc, #432]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 8001866:	f043 0310 	orr.w	r3, r3, #16
 800186a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800186e:	4b6a      	ldr	r3, [pc, #424]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 8001870:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001874:	f003 0310 	and.w	r3, r3, #16
 8001878:	623b      	str	r3, [r7, #32]
 800187a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800187c:	4b66      	ldr	r3, [pc, #408]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 800187e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001882:	4a65      	ldr	r2, [pc, #404]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 8001884:	f043 0320 	orr.w	r3, r3, #32
 8001888:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800188c:	4b62      	ldr	r3, [pc, #392]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 800188e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001892:	f003 0320 	and.w	r3, r3, #32
 8001896:	61fb      	str	r3, [r7, #28]
 8001898:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800189a:	4b5f      	ldr	r3, [pc, #380]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 800189c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018a0:	4a5d      	ldr	r2, [pc, #372]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 80018a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018aa:	4b5b      	ldr	r3, [pc, #364]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 80018ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018b4:	61bb      	str	r3, [r7, #24]
 80018b6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b8:	4b57      	ldr	r3, [pc, #348]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 80018ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018be:	4a56      	ldr	r2, [pc, #344]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 80018c0:	f043 0304 	orr.w	r3, r3, #4
 80018c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018c8:	4b53      	ldr	r3, [pc, #332]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 80018ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018ce:	f003 0304 	and.w	r3, r3, #4
 80018d2:	617b      	str	r3, [r7, #20]
 80018d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d6:	4b50      	ldr	r3, [pc, #320]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 80018d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018dc:	4a4e      	ldr	r2, [pc, #312]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 80018de:	f043 0301 	orr.w	r3, r3, #1
 80018e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018e6:	4b4c      	ldr	r3, [pc, #304]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 80018e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018ec:	f003 0301 	and.w	r3, r3, #1
 80018f0:	613b      	str	r3, [r7, #16]
 80018f2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f4:	4b48      	ldr	r3, [pc, #288]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 80018f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018fa:	4a47      	ldr	r2, [pc, #284]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 80018fc:	f043 0302 	orr.w	r3, r3, #2
 8001900:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001904:	4b44      	ldr	r3, [pc, #272]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 8001906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001912:	4b41      	ldr	r3, [pc, #260]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 8001914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001918:	4a3f      	ldr	r2, [pc, #252]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 800191a:	f043 0308 	orr.w	r3, r3, #8
 800191e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001922:	4b3d      	ldr	r3, [pc, #244]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 8001924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001928:	f003 0308 	and.w	r3, r3, #8
 800192c:	60bb      	str	r3, [r7, #8]
 800192e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001930:	4b39      	ldr	r3, [pc, #228]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 8001932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001936:	4a38      	ldr	r2, [pc, #224]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 8001938:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800193c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001940:	4b35      	ldr	r3, [pc, #212]	@ (8001a18 <MX_GPIO_Init+0x1d0>)
 8001942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001946:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800194a:	607b      	str	r3, [r7, #4]
 800194c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 800194e:	2200      	movs	r2, #0
 8001950:	2120      	movs	r1, #32
 8001952:	4832      	ldr	r0, [pc, #200]	@ (8001a1c <MX_GPIO_Init+0x1d4>)
 8001954:	f005 fcf0 	bl	8007338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF24_CS_Pin|D1_Pin|D2_Pin|D3_Pin
 8001958:	2200      	movs	r2, #0
 800195a:	f240 31f1 	movw	r1, #1009	@ 0x3f1
 800195e:	4830      	ldr	r0, [pc, #192]	@ (8001a20 <MX_GPIO_Init+0x1d8>)
 8001960:	f005 fcea 	bl	8007338 <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OK_STATUS_Pin|ERR_STATUS_Pin, GPIO_PIN_RESET);
 8001964:	2200      	movs	r2, #0
 8001966:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800196a:	482e      	ldr	r0, [pc, #184]	@ (8001a24 <MX_GPIO_Init+0x1dc>)
 800196c:	f005 fce4 	bl	8007338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MICROSD_DET_Pin */
  GPIO_InitStruct.Pin = MICROSD_DET_Pin;
 8001970:	2308      	movs	r3, #8
 8001972:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001974:	2300      	movs	r3, #0
 8001976:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	2300      	movs	r3, #0
 800197a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(MICROSD_DET_GPIO_Port, &GPIO_InitStruct);
 800197c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001980:	4619      	mov	r1, r3
 8001982:	4829      	ldr	r0, [pc, #164]	@ (8001a28 <MX_GPIO_Init+0x1e0>)
 8001984:	f005 fb30 	bl	8006fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8001988:	2310      	movs	r3, #16
 800198a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800198c:	2300      	movs	r3, #0
 800198e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001994:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001998:	4619      	mov	r1, r3
 800199a:	4820      	ldr	r0, [pc, #128]	@ (8001a1c <MX_GPIO_Init+0x1d4>)
 800199c:	f005 fb24 	bl	8006fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CE_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 80019a0:	2320      	movs	r3, #32
 80019a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a4:	2301      	movs	r3, #1
 80019a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 80019b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019b4:	4619      	mov	r1, r3
 80019b6:	4819      	ldr	r0, [pc, #100]	@ (8001a1c <MX_GPIO_Init+0x1d4>)
 80019b8:	f005 fb16 	bl	8006fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF24_CS_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin D5_Pin D6_Pin */
  GPIO_InitStruct.Pin = NRF24_CS_Pin|D1_Pin|D2_Pin|D3_Pin
 80019bc:	f240 33f1 	movw	r3, #1009	@ 0x3f1
 80019c0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D4_Pin|D5_Pin|D6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c2:	2301      	movs	r3, #1
 80019c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ca:	2300      	movs	r3, #0
 80019cc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019d2:	4619      	mov	r1, r3
 80019d4:	4812      	ldr	r0, [pc, #72]	@ (8001a20 <MX_GPIO_Init+0x1d8>)
 80019d6:	f005 fb07 	bl	8006fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OK_STATUS_Pin ERR_STATUS_Pin */
  GPIO_InitStruct.Pin = OK_STATUS_Pin|ERR_STATUS_Pin;
 80019da:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80019de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e0:	2301      	movs	r3, #1
 80019e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e8:	2300      	movs	r3, #0
 80019ea:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019f0:	4619      	mov	r1, r3
 80019f2:	480c      	ldr	r0, [pc, #48]	@ (8001a24 <MX_GPIO_Init+0x1dc>)
 80019f4:	f005 faf8 	bl	8006fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DS18B20_REFRI_Pin */
  GPIO_InitStruct.Pin = DS18B20_REFRI_Pin;
 80019f8:	2320      	movs	r3, #32
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019fc:	2300      	movs	r3, #0
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(DS18B20_REFRI_GPIO_Port, &GPIO_InitStruct);
 8001a04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4806      	ldr	r0, [pc, #24]	@ (8001a24 <MX_GPIO_Init+0x1dc>)
 8001a0c:	f005 faec 	bl	8006fe8 <HAL_GPIO_Init>

}
 8001a10:	bf00      	nop
 8001a12:	3738      	adds	r7, #56	@ 0x38
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	58024400 	.word	0x58024400
 8001a1c:	58020800 	.word	0x58020800
 8001a20:	58020400 	.word	0x58020400
 8001a24:	58020c00 	.word	0x58020c00
 8001a28:	58021000 	.word	0x58021000

08001a2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a30:	f002 f8b2 	bl	8003b98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a34:	f000 f820 	bl	8001a78 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001a38:	f000 f88e 	bl	8001b58 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a3c:	f7ff ff04 	bl	8001848 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8001a40:	f7ff fb1a 	bl	8001078 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8001a44:	f7ff fb7c 	bl	8001140 <MX_FDCAN2_Init>
  MX_TIM1_Init();
 8001a48:	f001 fdc8 	bl	80035dc <MX_TIM1_Init>
  MX_TIM16_Init();
 8001a4c:	f001 fe7e 	bl	800374c <MX_TIM16_Init>
  MX_FDCAN3_Init();
 8001a50:	f7ff fbda 	bl	8001208 <MX_FDCAN3_Init>
  MX_ADC3_Init();
 8001a54:	f7fe fdf2 	bl	800063c <MX_ADC3_Init>
  MX_USART10_UART_Init();
 8001a58:	f001 ff1c 	bl	8003894 <MX_USART10_UART_Init>
  MX_SDMMC1_SD_Init();
 8001a5c:	f000 f8c6 	bl	8001bec <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 8001a60:	f000 f95c 	bl	8001d1c <MX_SPI1_Init>
  MX_USB_OTG_HS_PCD_Init();
 8001a64:	f001 ffd4 	bl	8003a10 <MX_USB_OTG_HS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a68:	f00f f848 	bl	8010afc <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001a6c:	f7ff fd70 	bl	8001550 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001a70:	f00f f868 	bl	8010b44 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a74:	bf00      	nop
 8001a76:	e7fd      	b.n	8001a74 <main+0x48>

08001a78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b09c      	sub	sp, #112	@ 0x70
 8001a7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a82:	224c      	movs	r2, #76	@ 0x4c
 8001a84:	2100      	movs	r1, #0
 8001a86:	4618      	mov	r0, r3
 8001a88:	f012 fba6 	bl	80141d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a8c:	1d3b      	adds	r3, r7, #4
 8001a8e:	2220      	movs	r2, #32
 8001a90:	2100      	movs	r1, #0
 8001a92:	4618      	mov	r0, r3
 8001a94:	f012 fba0 	bl	80141d8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001a98:	2002      	movs	r0, #2
 8001a9a:	f005 fd97 	bl	80075cc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	603b      	str	r3, [r7, #0]
 8001aa2:	4b2c      	ldr	r3, [pc, #176]	@ (8001b54 <SystemClock_Config+0xdc>)
 8001aa4:	699b      	ldr	r3, [r3, #24]
 8001aa6:	4a2b      	ldr	r2, [pc, #172]	@ (8001b54 <SystemClock_Config+0xdc>)
 8001aa8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001aac:	6193      	str	r3, [r2, #24]
 8001aae:	4b29      	ldr	r3, [pc, #164]	@ (8001b54 <SystemClock_Config+0xdc>)
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ab6:	603b      	str	r3, [r7, #0]
 8001ab8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001aba:	bf00      	nop
 8001abc:	4b25      	ldr	r3, [pc, #148]	@ (8001b54 <SystemClock_Config+0xdc>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ac4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ac8:	d1f8      	bne.n	8001abc <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8001aca:	2321      	movs	r3, #33	@ 0x21
 8001acc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ace:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001adc:	2302      	movs	r3, #2
 8001ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8001ae4:	232c      	movs	r3, #44	@ 0x2c
 8001ae6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001aec:	2304      	movs	r3, #4
 8001aee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001af0:	2302      	movs	r3, #2
 8001af2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001af4:	230c      	movs	r3, #12
 8001af6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001af8:	2300      	movs	r3, #0
 8001afa:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001afc:	2300      	movs	r3, #0
 8001afe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b04:	4618      	mov	r0, r3
 8001b06:	f005 fdab 	bl	8007660 <HAL_RCC_OscConfig>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001b10:	f000 f854 	bl	8001bbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b14:	233f      	movs	r3, #63	@ 0x3f
 8001b16:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001b20:	2308      	movs	r3, #8
 8001b22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001b24:	2340      	movs	r3, #64	@ 0x40
 8001b26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001b28:	2340      	movs	r3, #64	@ 0x40
 8001b2a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001b2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b30:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001b32:	2340      	movs	r3, #64	@ 0x40
 8001b34:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001b36:	1d3b      	adds	r3, r7, #4
 8001b38:	2103      	movs	r1, #3
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f006 f96a 	bl	8007e14 <HAL_RCC_ClockConfig>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001b46:	f000 f839 	bl	8001bbc <Error_Handler>
  }
}
 8001b4a:	bf00      	nop
 8001b4c:	3770      	adds	r7, #112	@ 0x70
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	58024800 	.word	0x58024800

08001b58 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b0ae      	sub	sp, #184	@ 0xb8
 8001b5c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b5e:	463b      	mov	r3, r7
 8001b60:	22b8      	movs	r2, #184	@ 0xb8
 8001b62:	2100      	movs	r1, #0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f012 fb37 	bl	80141d8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SDMMC;
 8001b6a:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8001b6e:	f04f 0300 	mov.w	r3, #0
 8001b72:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8001b76:	2302      	movs	r3, #2
 8001b78:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 8001b7a:	2310      	movs	r3, #16
 8001b7c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001b82:	2302      	movs	r3, #2
 8001b84:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 1;
 8001b86:	2301      	movs	r3, #1
 8001b88:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001b8a:	23c0      	movs	r3, #192	@ 0xc0
 8001b8c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 8001b96:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b9a:	653b      	str	r3, [r7, #80]	@ 0x50
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ba2:	463b      	mov	r3, r7
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f006 fcc1 	bl	800852c <HAL_RCCEx_PeriphCLKConfig>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8001bb0:	f000 f804 	bl	8001bbc <Error_Handler>
  }
}
 8001bb4:	bf00      	nop
 8001bb6:	37b8      	adds	r7, #184	@ 0xb8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bc0:	b672      	cpsid	i
}
 8001bc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bc4:	bf00      	nop
 8001bc6:	e7fd      	b.n	8001bc4 <Error_Handler+0x8>

08001bc8 <HAL_FDCAN_RxFifo0Callback>:
 * It reads the message and pushes it to canRxQueueHandle.
 */
#include "can.h"

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0U)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d002      	beq.n	8001be2 <HAL_FDCAN_RxFifo0Callback+0x1a>
  {
    Can_ISR_PushRxFifo0(hfdcan);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f7fe ffed 	bl	8000bbc <Can_ISR_PushRxFifo0>
  }
}
 8001be2:	bf00      	nop
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c2c <MX_SDMMC1_SD_Init+0x40>)
 8001bf2:	4a0f      	ldr	r2, [pc, #60]	@ (8001c30 <MX_SDMMC1_SD_Init+0x44>)
 8001bf4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8001c2c <MX_SDMMC1_SD_Init+0x40>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <MX_SDMMC1_SD_Init+0x40>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001c02:	4b0a      	ldr	r3, [pc, #40]	@ (8001c2c <MX_SDMMC1_SD_Init+0x40>)
 8001c04:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c08:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001c0a:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <MX_SDMMC1_SD_Init+0x40>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 2;
 8001c10:	4b06      	ldr	r3, [pc, #24]	@ (8001c2c <MX_SDMMC1_SD_Init+0x40>)
 8001c12:	2202      	movs	r2, #2
 8001c14:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8001c16:	4805      	ldr	r0, [pc, #20]	@ (8001c2c <MX_SDMMC1_SD_Init+0x40>)
 8001c18:	f009 f86e 	bl	800acf8 <HAL_SD_Init>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 8001c22:	f7ff ffcb 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	24000324 	.word	0x24000324
 8001c30:	52007000 	.word	0x52007000

08001c34 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	@ 0x28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDMMC1)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a2e      	ldr	r2, [pc, #184]	@ (8001d0c <HAL_SD_MspInit+0xd8>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d155      	bne.n	8001d02 <HAL_SD_MspInit+0xce>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001c56:	4b2e      	ldr	r3, [pc, #184]	@ (8001d10 <HAL_SD_MspInit+0xdc>)
 8001c58:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001c5c:	4a2c      	ldr	r2, [pc, #176]	@ (8001d10 <HAL_SD_MspInit+0xdc>)
 8001c5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c62:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001c66:	4b2a      	ldr	r3, [pc, #168]	@ (8001d10 <HAL_SD_MspInit+0xdc>)
 8001c68:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001c6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c70:	613b      	str	r3, [r7, #16]
 8001c72:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c74:	4b26      	ldr	r3, [pc, #152]	@ (8001d10 <HAL_SD_MspInit+0xdc>)
 8001c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c7a:	4a25      	ldr	r2, [pc, #148]	@ (8001d10 <HAL_SD_MspInit+0xdc>)
 8001c7c:	f043 0304 	orr.w	r3, r3, #4
 8001c80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c84:	4b22      	ldr	r3, [pc, #136]	@ (8001d10 <HAL_SD_MspInit+0xdc>)
 8001c86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c8a:	f003 0304 	and.w	r3, r3, #4
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c92:	4b1f      	ldr	r3, [pc, #124]	@ (8001d10 <HAL_SD_MspInit+0xdc>)
 8001c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c98:	4a1d      	ldr	r2, [pc, #116]	@ (8001d10 <HAL_SD_MspInit+0xdc>)
 8001c9a:	f043 0308 	orr.w	r3, r3, #8
 8001c9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ca2:	4b1b      	ldr	r3, [pc, #108]	@ (8001d10 <HAL_SD_MspInit+0xdc>)
 8001ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ca8:	f003 0308 	and.w	r3, r3, #8
 8001cac:	60bb      	str	r3, [r7, #8]
 8001cae:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001cb0:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001cb4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001cc2:	230c      	movs	r3, #12
 8001cc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cc6:	f107 0314 	add.w	r3, r7, #20
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4811      	ldr	r0, [pc, #68]	@ (8001d14 <HAL_SD_MspInit+0xe0>)
 8001cce:	f005 f98b 	bl	8006fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001cd2:	2304      	movs	r3, #4
 8001cd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001ce2:	230c      	movs	r3, #12
 8001ce4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ce6:	f107 0314 	add.w	r3, r7, #20
 8001cea:	4619      	mov	r1, r3
 8001cec:	480a      	ldr	r0, [pc, #40]	@ (8001d18 <HAL_SD_MspInit+0xe4>)
 8001cee:	f005 f97b 	bl	8006fe8 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2105      	movs	r1, #5
 8001cf6:	2031      	movs	r0, #49	@ 0x31
 8001cf8:	f003 fb29 	bl	800534e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001cfc:	2031      	movs	r0, #49	@ 0x31
 8001cfe:	f003 fb40 	bl	8005382 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8001d02:	bf00      	nop
 8001d04:	3728      	adds	r7, #40	@ 0x28
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	52007000 	.word	0x52007000
 8001d10:	58024400 	.word	0x58024400
 8001d14:	58020800 	.word	0x58020800
 8001d18:	58020c00 	.word	0x58020c00

08001d1c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001d20:	4b27      	ldr	r3, [pc, #156]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d22:	4a28      	ldr	r2, [pc, #160]	@ (8001dc4 <MX_SPI1_Init+0xa8>)
 8001d24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d26:	4b26      	ldr	r3, [pc, #152]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d28:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d2e:	4b24      	ldr	r3, [pc, #144]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d34:	4b22      	ldr	r3, [pc, #136]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d36:	2207      	movs	r2, #7
 8001d38:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d3a:	4b21      	ldr	r3, [pc, #132]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d40:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d46:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d48:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d4c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d50:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d54:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d56:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d5c:	4b18      	ldr	r3, [pc, #96]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d62:	4b17      	ldr	r3, [pc, #92]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001d68:	4b15      	ldr	r3, [pc, #84]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001d6e:	4b14      	ldr	r3, [pc, #80]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001d74:	4b12      	ldr	r3, [pc, #72]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001d7a:	4b11      	ldr	r3, [pc, #68]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001d80:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001d86:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001d92:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001d98:	4b09      	ldr	r3, [pc, #36]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001d9e:	4b08      	ldr	r3, [pc, #32]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001da4:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001daa:	4805      	ldr	r0, [pc, #20]	@ (8001dc0 <MX_SPI1_Init+0xa4>)
 8001dac:	f00a faa0 	bl	800c2f0 <HAL_SPI_Init>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8001db6:	f7ff ff01 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	240003a0 	.word	0x240003a0
 8001dc4:	40013000 	.word	0x40013000

08001dc8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b0b8      	sub	sp, #224	@ 0xe0
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001de0:	f107 0310 	add.w	r3, r7, #16
 8001de4:	22b8      	movs	r2, #184	@ 0xb8
 8001de6:	2100      	movs	r1, #0
 8001de8:	4618      	mov	r0, r3
 8001dea:	f012 f9f5 	bl	80141d8 <memset>
  if(spiHandle->Instance==SPI1)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a2a      	ldr	r2, [pc, #168]	@ (8001e9c <HAL_SPI_MspInit+0xd4>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d14c      	bne.n	8001e92 <HAL_SPI_MspInit+0xca>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001df8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001dfc:	f04f 0300 	mov.w	r3, #0
 8001e00:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e08:	f107 0310 	add.w	r3, r7, #16
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f006 fb8d 	bl	800852c <HAL_RCCEx_PeriphCLKConfig>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001e18:	f7ff fed0 	bl	8001bbc <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e1c:	4b20      	ldr	r3, [pc, #128]	@ (8001ea0 <HAL_SPI_MspInit+0xd8>)
 8001e1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e22:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea0 <HAL_SPI_MspInit+0xd8>)
 8001e24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e28:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea0 <HAL_SPI_MspInit+0xd8>)
 8001e2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3a:	4b19      	ldr	r3, [pc, #100]	@ (8001ea0 <HAL_SPI_MspInit+0xd8>)
 8001e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e40:	4a17      	ldr	r2, [pc, #92]	@ (8001ea0 <HAL_SPI_MspInit+0xd8>)
 8001e42:	f043 0301 	orr.w	r3, r3, #1
 8001e46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <HAL_SPI_MspInit+0xd8>)
 8001e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e50:	f003 0301 	and.w	r3, r3, #1
 8001e54:	60bb      	str	r3, [r7, #8]
 8001e56:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e58:	23e0      	movs	r3, #224	@ 0xe0
 8001e5a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e70:	2305      	movs	r3, #5
 8001e72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e76:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4809      	ldr	r0, [pc, #36]	@ (8001ea4 <HAL_SPI_MspInit+0xdc>)
 8001e7e:	f005 f8b3 	bl	8006fe8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001e82:	2200      	movs	r2, #0
 8001e84:	2105      	movs	r1, #5
 8001e86:	2023      	movs	r0, #35	@ 0x23
 8001e88:	f003 fa61 	bl	800534e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001e8c:	2023      	movs	r0, #35	@ 0x23
 8001e8e:	f003 fa78 	bl	8005382 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001e92:	bf00      	nop
 8001e94:	37e0      	adds	r7, #224	@ 0xe0
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40013000 	.word	0x40013000
 8001ea0:	58024400 	.word	0x58024400
 8001ea4:	58020000 	.word	0x58020000

08001ea8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eae:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <HAL_MspInit+0x38>)
 8001eb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001eb4:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee0 <HAL_MspInit+0x38>)
 8001eb6:	f043 0302 	orr.w	r3, r3, #2
 8001eba:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001ebe:	4b08      	ldr	r3, [pc, #32]	@ (8001ee0 <HAL_MspInit+0x38>)
 8001ec0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	607b      	str	r3, [r7, #4]
 8001eca:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ecc:	2200      	movs	r2, #0
 8001ece:	210f      	movs	r1, #15
 8001ed0:	f06f 0001 	mvn.w	r0, #1
 8001ed4:	f003 fa3b 	bl	800534e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ed8:	bf00      	nop
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	58024400 	.word	0x58024400

08001ee4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ee8:	bf00      	nop
 8001eea:	e7fd      	b.n	8001ee8 <NMI_Handler+0x4>

08001eec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ef0:	bf00      	nop
 8001ef2:	e7fd      	b.n	8001ef0 <HardFault_Handler+0x4>

08001ef4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <MemManage_Handler+0x4>

08001efc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <BusFault_Handler+0x4>

08001f04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <UsageFault_Handler+0x4>

08001f0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr

08001f1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f1e:	f001 fead 	bl	8003c7c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001f22:	f010 ffd9 	bl	8012ed8 <xTaskGetSchedulerState>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d001      	beq.n	8001f30 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001f2c:	f011 fed4 	bl	8013cd8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f30:	bf00      	nop
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001f38:	4802      	ldr	r0, [pc, #8]	@ (8001f44 <FDCAN1_IT0_IRQHandler+0x10>)
 8001f3a:	f004 fb47 	bl	80065cc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	24000118 	.word	0x24000118

08001f48 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001f4c:	4802      	ldr	r0, [pc, #8]	@ (8001f58 <FDCAN2_IT0_IRQHandler+0x10>)
 8001f4e:	f004 fb3d 	bl	80065cc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	240001b8 	.word	0x240001b8

08001f5c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001f60:	4802      	ldr	r0, [pc, #8]	@ (8001f6c <SPI1_IRQHandler+0x10>)
 8001f62:	f00a fae9 	bl	800c538 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	240003a0 	.word	0x240003a0

08001f70 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001f74:	4802      	ldr	r0, [pc, #8]	@ (8001f80 <SDMMC1_IRQHandler+0x10>)
 8001f76:	f008 ffdf 	bl	800af38 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	24000324 	.word	0x24000324

08001f84 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001f88:	4802      	ldr	r0, [pc, #8]	@ (8001f94 <TIM16_IRQHandler+0x10>)
 8001f8a:	f00a fe62 	bl	800cc52 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	2400047c 	.word	0x2400047c

08001f98 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8001f9c:	4802      	ldr	r0, [pc, #8]	@ (8001fa8 <USART10_IRQHandler+0x10>)
 8001f9e:	f00b ff53 	bl	800de48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	240004c8 	.word	0x240004c8

08001fac <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8001fb0:	4802      	ldr	r0, [pc, #8]	@ (8001fbc <FDCAN3_IT0_IRQHandler+0x10>)
 8001fb2:	f004 fb0b 	bl	80065cc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	24000258 	.word	0x24000258

08001fc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001fc4:	4b3e      	ldr	r3, [pc, #248]	@ (80020c0 <SystemInit+0x100>)
 8001fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fca:	4a3d      	ldr	r2, [pc, #244]	@ (80020c0 <SystemInit+0x100>)
 8001fcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001fd4:	4b3b      	ldr	r3, [pc, #236]	@ (80020c4 <SystemInit+0x104>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 030f 	and.w	r3, r3, #15
 8001fdc:	2b06      	cmp	r3, #6
 8001fde:	d807      	bhi.n	8001ff0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001fe0:	4b38      	ldr	r3, [pc, #224]	@ (80020c4 <SystemInit+0x104>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f023 030f 	bic.w	r3, r3, #15
 8001fe8:	4a36      	ldr	r2, [pc, #216]	@ (80020c4 <SystemInit+0x104>)
 8001fea:	f043 0307 	orr.w	r3, r3, #7
 8001fee:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001ff0:	4b35      	ldr	r3, [pc, #212]	@ (80020c8 <SystemInit+0x108>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a34      	ldr	r2, [pc, #208]	@ (80020c8 <SystemInit+0x108>)
 8001ff6:	f043 0301 	orr.w	r3, r3, #1
 8001ffa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001ffc:	4b32      	ldr	r3, [pc, #200]	@ (80020c8 <SystemInit+0x108>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002002:	4b31      	ldr	r3, [pc, #196]	@ (80020c8 <SystemInit+0x108>)
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	4930      	ldr	r1, [pc, #192]	@ (80020c8 <SystemInit+0x108>)
 8002008:	4b30      	ldr	r3, [pc, #192]	@ (80020cc <SystemInit+0x10c>)
 800200a:	4013      	ands	r3, r2
 800200c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800200e:	4b2d      	ldr	r3, [pc, #180]	@ (80020c4 <SystemInit+0x104>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0308 	and.w	r3, r3, #8
 8002016:	2b00      	cmp	r3, #0
 8002018:	d007      	beq.n	800202a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800201a:	4b2a      	ldr	r3, [pc, #168]	@ (80020c4 <SystemInit+0x104>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f023 030f 	bic.w	r3, r3, #15
 8002022:	4a28      	ldr	r2, [pc, #160]	@ (80020c4 <SystemInit+0x104>)
 8002024:	f043 0307 	orr.w	r3, r3, #7
 8002028:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800202a:	4b27      	ldr	r3, [pc, #156]	@ (80020c8 <SystemInit+0x108>)
 800202c:	2200      	movs	r2, #0
 800202e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002030:	4b25      	ldr	r3, [pc, #148]	@ (80020c8 <SystemInit+0x108>)
 8002032:	2200      	movs	r2, #0
 8002034:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002036:	4b24      	ldr	r3, [pc, #144]	@ (80020c8 <SystemInit+0x108>)
 8002038:	2200      	movs	r2, #0
 800203a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800203c:	4b22      	ldr	r3, [pc, #136]	@ (80020c8 <SystemInit+0x108>)
 800203e:	4a24      	ldr	r2, [pc, #144]	@ (80020d0 <SystemInit+0x110>)
 8002040:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002042:	4b21      	ldr	r3, [pc, #132]	@ (80020c8 <SystemInit+0x108>)
 8002044:	4a23      	ldr	r2, [pc, #140]	@ (80020d4 <SystemInit+0x114>)
 8002046:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002048:	4b1f      	ldr	r3, [pc, #124]	@ (80020c8 <SystemInit+0x108>)
 800204a:	4a23      	ldr	r2, [pc, #140]	@ (80020d8 <SystemInit+0x118>)
 800204c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800204e:	4b1e      	ldr	r3, [pc, #120]	@ (80020c8 <SystemInit+0x108>)
 8002050:	2200      	movs	r2, #0
 8002052:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002054:	4b1c      	ldr	r3, [pc, #112]	@ (80020c8 <SystemInit+0x108>)
 8002056:	4a20      	ldr	r2, [pc, #128]	@ (80020d8 <SystemInit+0x118>)
 8002058:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800205a:	4b1b      	ldr	r3, [pc, #108]	@ (80020c8 <SystemInit+0x108>)
 800205c:	2200      	movs	r2, #0
 800205e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002060:	4b19      	ldr	r3, [pc, #100]	@ (80020c8 <SystemInit+0x108>)
 8002062:	4a1d      	ldr	r2, [pc, #116]	@ (80020d8 <SystemInit+0x118>)
 8002064:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002066:	4b18      	ldr	r3, [pc, #96]	@ (80020c8 <SystemInit+0x108>)
 8002068:	2200      	movs	r2, #0
 800206a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800206c:	4b16      	ldr	r3, [pc, #88]	@ (80020c8 <SystemInit+0x108>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a15      	ldr	r2, [pc, #84]	@ (80020c8 <SystemInit+0x108>)
 8002072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002076:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002078:	4b13      	ldr	r3, [pc, #76]	@ (80020c8 <SystemInit+0x108>)
 800207a:	2200      	movs	r2, #0
 800207c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800207e:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <SystemInit+0x108>)
 8002080:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002084:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d113      	bne.n	80020b4 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800208c:	4b0e      	ldr	r3, [pc, #56]	@ (80020c8 <SystemInit+0x108>)
 800208e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002092:	4a0d      	ldr	r2, [pc, #52]	@ (80020c8 <SystemInit+0x108>)
 8002094:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002098:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800209c:	4b0f      	ldr	r3, [pc, #60]	@ (80020dc <SystemInit+0x11c>)
 800209e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80020a2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80020a4:	4b08      	ldr	r3, [pc, #32]	@ (80020c8 <SystemInit+0x108>)
 80020a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80020aa:	4a07      	ldr	r2, [pc, #28]	@ (80020c8 <SystemInit+0x108>)
 80020ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80020b0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80020b4:	bf00      	nop
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	e000ed00 	.word	0xe000ed00
 80020c4:	52002000 	.word	0x52002000
 80020c8:	58024400 	.word	0x58024400
 80020cc:	eaf6ed7f 	.word	0xeaf6ed7f
 80020d0:	02020200 	.word	0x02020200
 80020d4:	01ff0000 	.word	0x01ff0000
 80020d8:	01010280 	.word	0x01010280
 80020dc:	52004000 	.word	0x52004000

080020e0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80020e4:	4b09      	ldr	r3, [pc, #36]	@ (800210c <ExitRun0Mode+0x2c>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	4a08      	ldr	r2, [pc, #32]	@ (800210c <ExitRun0Mode+0x2c>)
 80020ea:	f043 0302 	orr.w	r3, r3, #2
 80020ee:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80020f0:	bf00      	nop
 80020f2:	4b06      	ldr	r3, [pc, #24]	@ (800210c <ExitRun0Mode+0x2c>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0f9      	beq.n	80020f2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80020fe:	bf00      	nop
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	58024800 	.word	0x58024800

08002110 <Telemetry_Build32>:
#include "telemetry.h"
#include <string.h>

void Telemetry_Build32(const app_inputs_t *in, uint8_t out32[32])
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  memset(out32, 0, 32);
 800211a:	2220      	movs	r2, #32
 800211c:	2100      	movs	r1, #0
 800211e:	6838      	ldr	r0, [r7, #0]
 8002120:	f012 f85a 	bl	80141d8 <memset>
  if (!in) return;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d064      	beq.n	80021f4 <Telemetry_Build32+0xe4>

  /* Simple packing: keep stable over time; adjust as needed */
  out32[0] = in->inv_state;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	79da      	ldrb	r2, [r3, #7]
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	701a      	strb	r2, [r3, #0]
  out32[1] = (uint8_t)(in->torque_total & 0xFFu);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	8b1a      	ldrh	r2, [r3, #24]
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	3301      	adds	r3, #1
 800213a:	b2d2      	uxtb	r2, r2
 800213c:	701a      	strb	r2, [r3, #0]

  out32[2] = (uint8_t)(in->inv_dc_bus_voltage & 0xFFu);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	891a      	ldrh	r2, [r3, #8]
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	3302      	adds	r3, #2
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	701a      	strb	r2, [r3, #0]
  out32[3] = (uint8_t)((in->inv_dc_bus_voltage >> 8) & 0xFFu);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	891b      	ldrh	r3, [r3, #8]
 800214e:	0a1b      	lsrs	r3, r3, #8
 8002150:	b29a      	uxth	r2, r3
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	3303      	adds	r3, #3
 8002156:	b2d2      	uxtb	r2, r2
 8002158:	701a      	strb	r2, [r3, #0]

  out32[4] = (uint8_t)(in->v_celda_min & 0xFFu);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	8a5a      	ldrh	r2, [r3, #18]
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	3304      	adds	r3, #4
 8002162:	b2d2      	uxtb	r2, r2
 8002164:	701a      	strb	r2, [r3, #0]
  out32[5] = (uint8_t)((in->v_celda_min >> 8) & 0xFFu);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	8a5b      	ldrh	r3, [r3, #18]
 800216a:	0a1b      	lsrs	r3, r3, #8
 800216c:	b29a      	uxth	r2, r3
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	3305      	adds	r3, #5
 8002172:	b2d2      	uxtb	r2, r2
 8002174:	701a      	strb	r2, [r3, #0]

  out32[6] = (uint8_t)(in->s1_aceleracion & 0xFFu);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	881a      	ldrh	r2, [r3, #0]
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	3306      	adds	r3, #6
 800217e:	b2d2      	uxtb	r2, r2
 8002180:	701a      	strb	r2, [r3, #0]
  out32[7] = (uint8_t)((in->s1_aceleracion >> 8) & 0xFFu);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	881b      	ldrh	r3, [r3, #0]
 8002186:	0a1b      	lsrs	r3, r3, #8
 8002188:	b29a      	uxth	r2, r3
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	3307      	adds	r3, #7
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	701a      	strb	r2, [r3, #0]
  out32[8] = (uint8_t)(in->s2_aceleracion & 0xFFu);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	885a      	ldrh	r2, [r3, #2]
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	3308      	adds	r3, #8
 800219a:	b2d2      	uxtb	r2, r2
 800219c:	701a      	strb	r2, [r3, #0]
  out32[9] = (uint8_t)((in->s2_aceleracion >> 8) & 0xFFu);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	885b      	ldrh	r3, [r3, #2]
 80021a2:	0a1b      	lsrs	r3, r3, #8
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	3309      	adds	r3, #9
 80021aa:	b2d2      	uxtb	r2, r2
 80021ac:	701a      	strb	r2, [r3, #0]

  out32[10] = (uint8_t)(in->s_freno & 0xFFu);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	889a      	ldrh	r2, [r3, #4]
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	330a      	adds	r3, #10
 80021b6:	b2d2      	uxtb	r2, r2
 80021b8:	701a      	strb	r2, [r3, #0]
  out32[11] = (uint8_t)((in->s_freno >> 8) & 0xFFu);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	889b      	ldrh	r3, [r3, #4]
 80021be:	0a1b      	lsrs	r3, r3, #8
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	330b      	adds	r3, #11
 80021c6:	b2d2      	uxtb	r2, r2
 80021c8:	701a      	strb	r2, [r3, #0]

  out32[12] = in->flag_EV_2_3;
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	330c      	adds	r3, #12
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	7d52      	ldrb	r2, [r2, #21]
 80021d2:	701a      	strb	r2, [r3, #0]
  out32[13] = in->flag_T11_8_9;
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	330d      	adds	r3, #13
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	7d92      	ldrb	r2, [r2, #22]
 80021dc:	701a      	strb	r2, [r3, #0]
  out32[14] = in->ok_precarga;
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	330e      	adds	r3, #14
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	7d12      	ldrb	r2, [r2, #20]
 80021e6:	701a      	strb	r2, [r3, #0]
  out32[15] = in->boton_arranque;
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	330f      	adds	r3, #15
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	7992      	ldrb	r2, [r2, #6]
 80021f0:	701a      	strb	r2, [r3, #0]
 80021f2:	e000      	b.n	80021f6 <Telemetry_Build32+0xe6>
  if (!in) return;
 80021f4:	bf00      	nop
}
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <Telemetry_Send32>:

__attribute__((weak)) void Telemetry_Send32(const uint8_t payload[32])
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  (void)payload;
  /* Implement transport (nRF24/UART/etc.) in your project. */
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <test_suite_state_machine>:
extern osMessageQueueId_t canTxQueueHandle;

/* ============================================================================
   SUITE 1: STATE MACHINE & SYNCHRONIZATION (Mutex protection)
   ========================================================================== */
uint32_t test_suite_state_machine(void) {
 8002210:	b580      	push	{r7, lr}
 8002212:	b0a8      	sub	sp, #160	@ 0xa0
 8002214:	af02      	add	r7, sp, #8
  const char *suite = "STATE_MACHINE";
 8002216:	4b48      	ldr	r3, [pc, #288]	@ (8002338 <test_suite_state_machine+0x128>)
 8002218:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  
  Diag_Log("\n=== SUITE 1: State Machine & Synchronization ===");
 800221c:	4847      	ldr	r0, [pc, #284]	@ (800233c <test_suite_state_machine+0x12c>)
 800221e:	f7fe ff21 	bl	8001064 <Diag_Log>
  
  // TEST 1.1: Initial state valid
  g_tests_total++;
 8002222:	4b47      	ldr	r3, [pc, #284]	@ (8002340 <test_suite_state_machine+0x130>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	3301      	adds	r3, #1
 8002228:	4a45      	ldr	r2, [pc, #276]	@ (8002340 <test_suite_state_machine+0x130>)
 800222a:	6013      	str	r3, [r2, #0]
  {
    app_inputs_t snap;
    AppState_Snapshot(&snap);
 800222c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002230:	4618      	mov	r0, r3
 8002232:	f7fe fae3 	bl	80007fc <AppState_Snapshot>
    ASSERT_RANGE(snap.torque_total, 0, 100, suite, "1.1_initial_torque");
 8002236:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800223a:	2b64      	cmp	r3, #100	@ 0x64
 800223c:	d90f      	bls.n	800225e <test_suite_state_machine+0x4e>
 800223e:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8002242:	461a      	mov	r2, r3
 8002244:	2364      	movs	r3, #100	@ 0x64
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	2300      	movs	r3, #0
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	4613      	mov	r3, r2
 800224e:	4a3d      	ldr	r2, [pc, #244]	@ (8002344 <test_suite_state_machine+0x134>)
 8002250:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002254:	483c      	ldr	r0, [pc, #240]	@ (8002348 <test_suite_state_machine+0x138>)
 8002256:	f7fe ff05 	bl	8001064 <Diag_Log>
 800225a:	2300      	movs	r3, #0
 800225c:	e068      	b.n	8002330 <test_suite_state_machine+0x120>
    ASSERT_TRUE(snap.torque_total == 0, suite, "1.1_initial_zero");
 800225e:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8002262:	2b00      	cmp	r3, #0
 8002264:	d007      	beq.n	8002276 <test_suite_state_machine+0x66>
 8002266:	4a39      	ldr	r2, [pc, #228]	@ (800234c <test_suite_state_machine+0x13c>)
 8002268:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800226c:	4838      	ldr	r0, [pc, #224]	@ (8002350 <test_suite_state_machine+0x140>)
 800226e:	f7fe fef9 	bl	8001064 <Diag_Log>
 8002272:	2300      	movs	r3, #0
 8002274:	e05c      	b.n	8002330 <test_suite_state_machine+0x120>
    g_tests_passed++;
 8002276:	4b37      	ldr	r3, [pc, #220]	@ (8002354 <test_suite_state_machine+0x144>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	3301      	adds	r3, #1
 800227c:	4a35      	ldr	r2, [pc, #212]	@ (8002354 <test_suite_state_machine+0x144>)
 800227e:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "1.1_initial_state");
 8002280:	4a35      	ldr	r2, [pc, #212]	@ (8002358 <test_suite_state_machine+0x148>)
 8002282:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002286:	4835      	ldr	r0, [pc, #212]	@ (800235c <test_suite_state_machine+0x14c>)
 8002288:	f7fe feec 	bl	8001064 <Diag_Log>
  }
  
  // TEST 1.2: Multiple concurrent snapshots
  g_tests_total++;
 800228c:	4b2c      	ldr	r3, [pc, #176]	@ (8002340 <test_suite_state_machine+0x130>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	3301      	adds	r3, #1
 8002292:	4a2b      	ldr	r2, [pc, #172]	@ (8002340 <test_suite_state_machine+0x130>)
 8002294:	6013      	str	r3, [r2, #0]
  {
    app_inputs_t snap1, snap2, snap3;
    AppState_Snapshot(&snap1);
 8002296:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800229a:	4618      	mov	r0, r3
 800229c:	f7fe faae 	bl	80007fc <AppState_Snapshot>
    osDelay(2);
 80022a0:	2002      	movs	r0, #2
 80022a2:	f00e fd23 	bl	8010cec <osDelay>
    AppState_Snapshot(&snap2);
 80022a6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7fe faa6 	bl	80007fc <AppState_Snapshot>
    osDelay(2);
 80022b0:	2002      	movs	r0, #2
 80022b2:	f00e fd1b 	bl	8010cec <osDelay>
    AppState_Snapshot(&snap3);
 80022b6:	f107 0320 	add.w	r3, r7, #32
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7fe fa9e 	bl	80007fc <AppState_Snapshot>
    
    ASSERT_TRUE(snap1.torque_total >= 0, suite, "1.2_snap1_valid");
    ASSERT_TRUE(snap2.torque_total >= 0, suite, "1.2_snap2_valid");
    ASSERT_TRUE(snap3.torque_total >= 0, suite, "1.2_snap3_valid");
    g_tests_passed++;
 80022c0:	4b24      	ldr	r3, [pc, #144]	@ (8002354 <test_suite_state_machine+0x144>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	3301      	adds	r3, #1
 80022c6:	4a23      	ldr	r2, [pc, #140]	@ (8002354 <test_suite_state_machine+0x144>)
 80022c8:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "1.2_concurrent_snapshots");
 80022ca:	4a25      	ldr	r2, [pc, #148]	@ (8002360 <test_suite_state_machine+0x150>)
 80022cc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80022d0:	4822      	ldr	r0, [pc, #136]	@ (800235c <test_suite_state_machine+0x14c>)
 80022d2:	f7fe fec7 	bl	8001064 <Diag_Log>
  }
  
  // TEST 1.3: State consistency
  g_tests_total++;
 80022d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002340 <test_suite_state_machine+0x130>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	3301      	adds	r3, #1
 80022dc:	4a18      	ldr	r2, [pc, #96]	@ (8002340 <test_suite_state_machine+0x130>)
 80022de:	6013      	str	r3, [r2, #0]
  {
    app_inputs_t snap;
    for (int i = 0; i < 10; i++) {
 80022e0:	2300      	movs	r3, #0
 80022e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80022e6:	e013      	b.n	8002310 <test_suite_state_machine+0x100>
      AppState_Snapshot(&snap);
 80022e8:	1d3b      	adds	r3, r7, #4
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7fe fa86 	bl	80007fc <AppState_Snapshot>
      ASSERT_TRUE(snap.torque_total <= 100, suite, "1.3_consistency");
 80022f0:	8bbb      	ldrh	r3, [r7, #28]
 80022f2:	2b64      	cmp	r3, #100	@ 0x64
 80022f4:	d907      	bls.n	8002306 <test_suite_state_machine+0xf6>
 80022f6:	4a1b      	ldr	r2, [pc, #108]	@ (8002364 <test_suite_state_machine+0x154>)
 80022f8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80022fc:	4814      	ldr	r0, [pc, #80]	@ (8002350 <test_suite_state_machine+0x140>)
 80022fe:	f7fe feb1 	bl	8001064 <Diag_Log>
 8002302:	2300      	movs	r3, #0
 8002304:	e014      	b.n	8002330 <test_suite_state_machine+0x120>
    for (int i = 0; i < 10; i++) {
 8002306:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800230a:	3301      	adds	r3, #1
 800230c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002310:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002314:	2b09      	cmp	r3, #9
 8002316:	dde7      	ble.n	80022e8 <test_suite_state_machine+0xd8>
    }
    g_tests_passed++;
 8002318:	4b0e      	ldr	r3, [pc, #56]	@ (8002354 <test_suite_state_machine+0x144>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	3301      	adds	r3, #1
 800231e:	4a0d      	ldr	r2, [pc, #52]	@ (8002354 <test_suite_state_machine+0x144>)
 8002320:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "1.3_state_consistency");
 8002322:	4a11      	ldr	r2, [pc, #68]	@ (8002368 <test_suite_state_machine+0x158>)
 8002324:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002328:	480c      	ldr	r0, [pc, #48]	@ (800235c <test_suite_state_machine+0x14c>)
 800232a:	f7fe fe9b 	bl	8001064 <Diag_Log>
  }
  
  return 1;
 800232e:	2301      	movs	r3, #1
}
 8002330:	4618      	mov	r0, r3
 8002332:	3798      	adds	r7, #152	@ 0x98
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	080144fc 	.word	0x080144fc
 800233c:	0801450c 	.word	0x0801450c
 8002340:	24000428 	.word	0x24000428
 8002344:	08014540 	.word	0x08014540
 8002348:	08014554 	.word	0x08014554
 800234c:	08014580 	.word	0x08014580
 8002350:	08014594 	.word	0x08014594
 8002354:	2400042c 	.word	0x2400042c
 8002358:	080145a4 	.word	0x080145a4
 800235c:	080145b8 	.word	0x080145b8
 8002360:	080145c8 	.word	0x080145c8
 8002364:	080145e4 	.word	0x080145e4
 8002368:	080145f4 	.word	0x080145f4

0800236c <test_suite_control_logic>:

/* ============================================================================
   SUITE 2: CONTROL LOGIC & TORQUE CALCULATION
   ========================================================================== */
uint32_t test_suite_control_logic(void) {
 800236c:	b580      	push	{r7, lr}
 800236e:	b0b4      	sub	sp, #208	@ 0xd0
 8002370:	af02      	add	r7, sp, #8
  const char *suite = "CONTROL_LOGIC";
 8002372:	4b8a      	ldr	r3, [pc, #552]	@ (800259c <test_suite_control_logic+0x230>)
 8002374:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  
  Diag_Log("\n=== SUITE 2: Control Logic & Torque Calculation ===");
 8002378:	4889      	ldr	r0, [pc, #548]	@ (80025a0 <test_suite_control_logic+0x234>)
 800237a:	f7fe fe73 	bl	8001064 <Diag_Log>
  
  app_inputs_t input_state;
  control_out_t control_output;
  
  // TEST 2.1: 0% throttle  0% torque
  g_tests_total++;
 800237e:	4b89      	ldr	r3, [pc, #548]	@ (80025a4 <test_suite_control_logic+0x238>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	3301      	adds	r3, #1
 8002384:	4a87      	ldr	r2, [pc, #540]	@ (80025a4 <test_suite_control_logic+0x238>)
 8002386:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&input_state);
 8002388:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800238c:	4618      	mov	r0, r3
 800238e:	f7fe fa35 	bl	80007fc <AppState_Snapshot>
    input_state.s1_aceleracion = 0;
 8002392:	2300      	movs	r3, #0
 8002394:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
    input_state.s_freno = 0;
 8002398:	2300      	movs	r3, #0
 800239a:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
    
    Control_Step10ms(&input_state, &control_output);
 800239e:	1d3a      	adds	r2, r7, #4
 80023a0:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80023a4:	4611      	mov	r1, r2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7fe fdd4 	bl	8000f54 <Control_Step10ms>
    
    ASSERT_EQUAL(control_output.torque_pct, 0, suite, "2.1_zero_throttle");
 80023ac:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00d      	beq.n	80023d0 <test_suite_control_logic+0x64>
 80023b4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80023b8:	461a      	mov	r2, r3
 80023ba:	2300      	movs	r3, #0
 80023bc:	9300      	str	r3, [sp, #0]
 80023be:	4613      	mov	r3, r2
 80023c0:	4a79      	ldr	r2, [pc, #484]	@ (80025a8 <test_suite_control_logic+0x23c>)
 80023c2:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 80023c6:	4879      	ldr	r0, [pc, #484]	@ (80025ac <test_suite_control_logic+0x240>)
 80023c8:	f7fe fe4c 	bl	8001064 <Diag_Log>
 80023cc:	2300      	movs	r3, #0
 80023ce:	e0e0      	b.n	8002592 <test_suite_control_logic+0x226>
    g_tests_passed++;
 80023d0:	4b77      	ldr	r3, [pc, #476]	@ (80025b0 <test_suite_control_logic+0x244>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	3301      	adds	r3, #1
 80023d6:	4a76      	ldr	r2, [pc, #472]	@ (80025b0 <test_suite_control_logic+0x244>)
 80023d8:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "2.1_zero_throttle_torque");
 80023da:	4a76      	ldr	r2, [pc, #472]	@ (80025b4 <test_suite_control_logic+0x248>)
 80023dc:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 80023e0:	4875      	ldr	r0, [pc, #468]	@ (80025b8 <test_suite_control_logic+0x24c>)
 80023e2:	f7fe fe3f 	bl	8001064 <Diag_Log>
  }
  
  // TEST 2.2: 25% throttle produces proportional torque
  g_tests_total++;
 80023e6:	4b6f      	ldr	r3, [pc, #444]	@ (80025a4 <test_suite_control_logic+0x238>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	3301      	adds	r3, #1
 80023ec:	4a6d      	ldr	r2, [pc, #436]	@ (80025a4 <test_suite_control_logic+0x238>)
 80023ee:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&input_state);
 80023f0:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7fe fa01 	bl	80007fc <AppState_Snapshot>
    input_state.s1_aceleracion = 1024;  // ~25% of 4095 (12-bit ADC)
 80023fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023fe:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
    input_state.s_freno = 0;
 8002402:	2300      	movs	r3, #0
 8002404:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
    
    Control_Step10ms(&input_state, &control_output);
 8002408:	1d3a      	adds	r2, r7, #4
 800240a:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800240e:	4611      	mov	r1, r2
 8002410:	4618      	mov	r0, r3
 8002412:	f7fe fd9f 	bl	8000f54 <Control_Step10ms>
    
    ASSERT_RANGE(control_output.torque_pct, 1, 40, suite, "2.2_25pct_throttle");
 8002416:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <test_suite_control_logic+0xba>
 800241e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8002422:	2b28      	cmp	r3, #40	@ 0x28
 8002424:	d90f      	bls.n	8002446 <test_suite_control_logic+0xda>
 8002426:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800242a:	461a      	mov	r2, r3
 800242c:	2328      	movs	r3, #40	@ 0x28
 800242e:	9301      	str	r3, [sp, #4]
 8002430:	2301      	movs	r3, #1
 8002432:	9300      	str	r3, [sp, #0]
 8002434:	4613      	mov	r3, r2
 8002436:	4a61      	ldr	r2, [pc, #388]	@ (80025bc <test_suite_control_logic+0x250>)
 8002438:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 800243c:	4860      	ldr	r0, [pc, #384]	@ (80025c0 <test_suite_control_logic+0x254>)
 800243e:	f7fe fe11 	bl	8001064 <Diag_Log>
 8002442:	2300      	movs	r3, #0
 8002444:	e0a5      	b.n	8002592 <test_suite_control_logic+0x226>
    g_tests_passed++;
 8002446:	4b5a      	ldr	r3, [pc, #360]	@ (80025b0 <test_suite_control_logic+0x244>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	3301      	adds	r3, #1
 800244c:	4a58      	ldr	r2, [pc, #352]	@ (80025b0 <test_suite_control_logic+0x244>)
 800244e:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "2.2_25pct_throttle");
 8002450:	4a5a      	ldr	r2, [pc, #360]	@ (80025bc <test_suite_control_logic+0x250>)
 8002452:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8002456:	4858      	ldr	r0, [pc, #352]	@ (80025b8 <test_suite_control_logic+0x24c>)
 8002458:	f7fe fe04 	bl	8001064 <Diag_Log>
  }
  
  // TEST 2.3: 50% throttle
  g_tests_total++;
 800245c:	4b51      	ldr	r3, [pc, #324]	@ (80025a4 <test_suite_control_logic+0x238>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	3301      	adds	r3, #1
 8002462:	4a50      	ldr	r2, [pc, #320]	@ (80025a4 <test_suite_control_logic+0x238>)
 8002464:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&input_state);
 8002466:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800246a:	4618      	mov	r0, r3
 800246c:	f7fe f9c6 	bl	80007fc <AppState_Snapshot>
    input_state.s1_aceleracion = 2048;  // ~50%
 8002470:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002474:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
    input_state.s_freno = 0;
 8002478:	2300      	movs	r3, #0
 800247a:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
    
    Control_Step10ms(&input_state, &control_output);
 800247e:	1d3a      	adds	r2, r7, #4
 8002480:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002484:	4611      	mov	r1, r2
 8002486:	4618      	mov	r0, r3
 8002488:	f7fe fd64 	bl	8000f54 <Control_Step10ms>
    
    ASSERT_RANGE(control_output.torque_pct, 30, 70, suite, "2.3_50pct_throttle");
 800248c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8002490:	2b1d      	cmp	r3, #29
 8002492:	d903      	bls.n	800249c <test_suite_control_logic+0x130>
 8002494:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8002498:	2b46      	cmp	r3, #70	@ 0x46
 800249a:	d90f      	bls.n	80024bc <test_suite_control_logic+0x150>
 800249c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80024a0:	461a      	mov	r2, r3
 80024a2:	2346      	movs	r3, #70	@ 0x46
 80024a4:	9301      	str	r3, [sp, #4]
 80024a6:	231e      	movs	r3, #30
 80024a8:	9300      	str	r3, [sp, #0]
 80024aa:	4613      	mov	r3, r2
 80024ac:	4a45      	ldr	r2, [pc, #276]	@ (80025c4 <test_suite_control_logic+0x258>)
 80024ae:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 80024b2:	4843      	ldr	r0, [pc, #268]	@ (80025c0 <test_suite_control_logic+0x254>)
 80024b4:	f7fe fdd6 	bl	8001064 <Diag_Log>
 80024b8:	2300      	movs	r3, #0
 80024ba:	e06a      	b.n	8002592 <test_suite_control_logic+0x226>
    g_tests_passed++;
 80024bc:	4b3c      	ldr	r3, [pc, #240]	@ (80025b0 <test_suite_control_logic+0x244>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	3301      	adds	r3, #1
 80024c2:	4a3b      	ldr	r2, [pc, #236]	@ (80025b0 <test_suite_control_logic+0x244>)
 80024c4:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "2.3_50pct_throttle");
 80024c6:	4a3f      	ldr	r2, [pc, #252]	@ (80025c4 <test_suite_control_logic+0x258>)
 80024c8:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 80024cc:	483a      	ldr	r0, [pc, #232]	@ (80025b8 <test_suite_control_logic+0x24c>)
 80024ce:	f7fe fdc9 	bl	8001064 <Diag_Log>
  }
  
  // TEST 2.4: 100% throttle  max torque
  g_tests_total++;
 80024d2:	4b34      	ldr	r3, [pc, #208]	@ (80025a4 <test_suite_control_logic+0x238>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	3301      	adds	r3, #1
 80024d8:	4a32      	ldr	r2, [pc, #200]	@ (80025a4 <test_suite_control_logic+0x238>)
 80024da:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&input_state);
 80024dc:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7fe f98b 	bl	80007fc <AppState_Snapshot>
    input_state.s1_aceleracion = 4095;  // 100%
 80024e6:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80024ea:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
    input_state.s_freno = 0;
 80024ee:	2300      	movs	r3, #0
 80024f0:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
    
    Control_Step10ms(&input_state, &control_output);
 80024f4:	1d3a      	adds	r2, r7, #4
 80024f6:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80024fa:	4611      	mov	r1, r2
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7fe fd29 	bl	8000f54 <Control_Step10ms>
    
    ASSERT_RANGE(control_output.torque_pct, 80, 100, suite, "2.4_100pct_throttle");
 8002502:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8002506:	2b4f      	cmp	r3, #79	@ 0x4f
 8002508:	d903      	bls.n	8002512 <test_suite_control_logic+0x1a6>
 800250a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800250e:	2b64      	cmp	r3, #100	@ 0x64
 8002510:	d90f      	bls.n	8002532 <test_suite_control_logic+0x1c6>
 8002512:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8002516:	461a      	mov	r2, r3
 8002518:	2364      	movs	r3, #100	@ 0x64
 800251a:	9301      	str	r3, [sp, #4]
 800251c:	2350      	movs	r3, #80	@ 0x50
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	4613      	mov	r3, r2
 8002522:	4a29      	ldr	r2, [pc, #164]	@ (80025c8 <test_suite_control_logic+0x25c>)
 8002524:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8002528:	4825      	ldr	r0, [pc, #148]	@ (80025c0 <test_suite_control_logic+0x254>)
 800252a:	f7fe fd9b 	bl	8001064 <Diag_Log>
 800252e:	2300      	movs	r3, #0
 8002530:	e02f      	b.n	8002592 <test_suite_control_logic+0x226>
    g_tests_passed++;
 8002532:	4b1f      	ldr	r3, [pc, #124]	@ (80025b0 <test_suite_control_logic+0x244>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	3301      	adds	r3, #1
 8002538:	4a1d      	ldr	r2, [pc, #116]	@ (80025b0 <test_suite_control_logic+0x244>)
 800253a:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "2.4_100pct_throttle");
 800253c:	4a22      	ldr	r2, [pc, #136]	@ (80025c8 <test_suite_control_logic+0x25c>)
 800253e:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8002542:	481d      	ldr	r0, [pc, #116]	@ (80025b8 <test_suite_control_logic+0x24c>)
 8002544:	f7fe fd8e 	bl	8001064 <Diag_Log>
  }
  
  // TEST 2.5: CAN output count valid
  g_tests_total++;
 8002548:	4b16      	ldr	r3, [pc, #88]	@ (80025a4 <test_suite_control_logic+0x238>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	3301      	adds	r3, #1
 800254e:	4a15      	ldr	r2, [pc, #84]	@ (80025a4 <test_suite_control_logic+0x238>)
 8002550:	6013      	str	r3, [r2, #0]
  {
    ASSERT_RANGE(control_output.count, 0, 8, suite, "2.5_can_output_count");
 8002552:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 8002556:	2b08      	cmp	r3, #8
 8002558:	d90f      	bls.n	800257a <test_suite_control_logic+0x20e>
 800255a:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 800255e:	461a      	mov	r2, r3
 8002560:	2308      	movs	r3, #8
 8002562:	9301      	str	r3, [sp, #4]
 8002564:	2300      	movs	r3, #0
 8002566:	9300      	str	r3, [sp, #0]
 8002568:	4613      	mov	r3, r2
 800256a:	4a18      	ldr	r2, [pc, #96]	@ (80025cc <test_suite_control_logic+0x260>)
 800256c:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8002570:	4813      	ldr	r0, [pc, #76]	@ (80025c0 <test_suite_control_logic+0x254>)
 8002572:	f7fe fd77 	bl	8001064 <Diag_Log>
 8002576:	2300      	movs	r3, #0
 8002578:	e00b      	b.n	8002592 <test_suite_control_logic+0x226>
    g_tests_passed++;
 800257a:	4b0d      	ldr	r3, [pc, #52]	@ (80025b0 <test_suite_control_logic+0x244>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	3301      	adds	r3, #1
 8002580:	4a0b      	ldr	r2, [pc, #44]	@ (80025b0 <test_suite_control_logic+0x244>)
 8002582:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "2.5_can_output_count");
 8002584:	4a11      	ldr	r2, [pc, #68]	@ (80025cc <test_suite_control_logic+0x260>)
 8002586:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 800258a:	480b      	ldr	r0, [pc, #44]	@ (80025b8 <test_suite_control_logic+0x24c>)
 800258c:	f7fe fd6a 	bl	8001064 <Diag_Log>
  }
  
  return 1;
 8002590:	2301      	movs	r3, #1
}
 8002592:	4618      	mov	r0, r3
 8002594:	37c8      	adds	r7, #200	@ 0xc8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	0801460c 	.word	0x0801460c
 80025a0:	0801461c 	.word	0x0801461c
 80025a4:	24000428 	.word	0x24000428
 80025a8:	08014654 	.word	0x08014654
 80025ac:	08014668 	.word	0x08014668
 80025b0:	2400042c 	.word	0x2400042c
 80025b4:	08014690 	.word	0x08014690
 80025b8:	080145b8 	.word	0x080145b8
 80025bc:	080146ac 	.word	0x080146ac
 80025c0:	08014554 	.word	0x08014554
 80025c4:	080146c0 	.word	0x080146c0
 80025c8:	080146d4 	.word	0x080146d4
 80025cc:	080146e8 	.word	0x080146e8

080025d0 <test_suite_can_communication>:

/* ============================================================================
   SUITE 3: CAN COMMUNICATION (Pack, Unpack, Queue)
   ========================================================================== */
uint32_t test_suite_can_communication(void) {
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b0ac      	sub	sp, #176	@ 0xb0
 80025d4:	af02      	add	r7, sp, #8
  const char *suite = "CAN_COMM";
 80025d6:	4bb0      	ldr	r3, [pc, #704]	@ (8002898 <test_suite_can_communication+0x2c8>)
 80025d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  
  Diag_Log("\n=== SUITE 3: CAN Communication ===");
 80025dc:	48af      	ldr	r0, [pc, #700]	@ (800289c <test_suite_can_communication+0x2cc>)
 80025de:	f7fe fd41 	bl	8001064 <Diag_Log>
  can_msg_t test_msg, unpacked_msg;
  can_qitem16_t qitem;
  osStatus_t status;
  
  // TEST 3.1: CAN message packing
  g_tests_total++;
 80025e2:	4baf      	ldr	r3, [pc, #700]	@ (80028a0 <test_suite_can_communication+0x2d0>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	3301      	adds	r3, #1
 80025e8:	4aad      	ldr	r2, [pc, #692]	@ (80028a0 <test_suite_can_communication+0x2d0>)
 80025ea:	6013      	str	r3, [r2, #0]
  {
    test_msg.bus = CAN_BUS_INV;
 80025ec:	2301      	movs	r3, #1
 80025ee:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
    test_msg.id = 0x100;
 80025f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    test_msg.dlc = 8;
 80025fa:	2308      	movs	r3, #8
 80025fc:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
    test_msg.ide = 0;
 8002600:	2300      	movs	r3, #0
 8002602:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
    test_msg.data[0] = 0x12;
 8002606:	2312      	movs	r3, #18
 8002608:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
    test_msg.data[1] = 0x34;
 800260c:	2334      	movs	r3, #52	@ 0x34
 800260e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    test_msg.data[2] = 0x56;
 8002612:	2356      	movs	r3, #86	@ 0x56
 8002614:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
    test_msg.data[3] = 0x78;
 8002618:	2378      	movs	r3, #120	@ 0x78
 800261a:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
    
    CAN_Pack16(&test_msg, &qitem);
 800261e:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8002622:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002626:	4611      	mov	r1, r2
 8002628:	4618      	mov	r0, r3
 800262a:	f7fe f956 	bl	80008da <CAN_Pack16>
    
    ASSERT_TRUE(qitem.w[0] != 0, suite, "3.1_pack_not_zero");
 800262e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002630:	2b00      	cmp	r3, #0
 8002632:	d107      	bne.n	8002644 <test_suite_can_communication+0x74>
 8002634:	4a9b      	ldr	r2, [pc, #620]	@ (80028a4 <test_suite_can_communication+0x2d4>)
 8002636:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800263a:	489b      	ldr	r0, [pc, #620]	@ (80028a8 <test_suite_can_communication+0x2d8>)
 800263c:	f7fe fd12 	bl	8001064 <Diag_Log>
 8002640:	2300      	movs	r3, #0
 8002642:	e1a8      	b.n	8002996 <test_suite_can_communication+0x3c6>
    g_tests_passed++;
 8002644:	4b99      	ldr	r3, [pc, #612]	@ (80028ac <test_suite_can_communication+0x2dc>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	3301      	adds	r3, #1
 800264a:	4a98      	ldr	r2, [pc, #608]	@ (80028ac <test_suite_can_communication+0x2dc>)
 800264c:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "3.1_can_pack");
 800264e:	4a98      	ldr	r2, [pc, #608]	@ (80028b0 <test_suite_can_communication+0x2e0>)
 8002650:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002654:	4897      	ldr	r0, [pc, #604]	@ (80028b4 <test_suite_can_communication+0x2e4>)
 8002656:	f7fe fd05 	bl	8001064 <Diag_Log>
  }
  
  // TEST 3.2: CAN message unpacking
  g_tests_total++;
 800265a:	4b91      	ldr	r3, [pc, #580]	@ (80028a0 <test_suite_can_communication+0x2d0>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	3301      	adds	r3, #1
 8002660:	4a8f      	ldr	r2, [pc, #572]	@ (80028a0 <test_suite_can_communication+0x2d0>)
 8002662:	6013      	str	r3, [r2, #0]
  {
    CAN_Unpack16(&qitem, &unpacked_msg);
 8002664:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 8002668:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800266c:	4611      	mov	r1, r2
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe f967 	bl	8000942 <CAN_Unpack16>
    
    ASSERT_EQUAL(unpacked_msg.id, 0x100, suite, "3.2_unpack_id");
 8002674:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002676:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800267a:	d00b      	beq.n	8002694 <test_suite_can_communication+0xc4>
 800267c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800267e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002682:	9200      	str	r2, [sp, #0]
 8002684:	4a8c      	ldr	r2, [pc, #560]	@ (80028b8 <test_suite_can_communication+0x2e8>)
 8002686:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800268a:	488c      	ldr	r0, [pc, #560]	@ (80028bc <test_suite_can_communication+0x2ec>)
 800268c:	f7fe fcea 	bl	8001064 <Diag_Log>
 8002690:	2300      	movs	r3, #0
 8002692:	e180      	b.n	8002996 <test_suite_can_communication+0x3c6>
    ASSERT_EQUAL(unpacked_msg.dlc, 8, suite, "3.2_unpack_dlc");
 8002694:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8002698:	2b08      	cmp	r3, #8
 800269a:	d00d      	beq.n	80026b8 <test_suite_can_communication+0xe8>
 800269c:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 80026a0:	461a      	mov	r2, r3
 80026a2:	2308      	movs	r3, #8
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	4613      	mov	r3, r2
 80026a8:	4a85      	ldr	r2, [pc, #532]	@ (80028c0 <test_suite_can_communication+0x2f0>)
 80026aa:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80026ae:	4883      	ldr	r0, [pc, #524]	@ (80028bc <test_suite_can_communication+0x2ec>)
 80026b0:	f7fe fcd8 	bl	8001064 <Diag_Log>
 80026b4:	2300      	movs	r3, #0
 80026b6:	e16e      	b.n	8002996 <test_suite_can_communication+0x3c6>
    ASSERT_EQUAL(unpacked_msg.data[0], 0x12, suite, "3.2_unpack_data0");
 80026b8:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 80026bc:	2b12      	cmp	r3, #18
 80026be:	d00d      	beq.n	80026dc <test_suite_can_communication+0x10c>
 80026c0:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 80026c4:	461a      	mov	r2, r3
 80026c6:	2312      	movs	r3, #18
 80026c8:	9300      	str	r3, [sp, #0]
 80026ca:	4613      	mov	r3, r2
 80026cc:	4a7d      	ldr	r2, [pc, #500]	@ (80028c4 <test_suite_can_communication+0x2f4>)
 80026ce:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80026d2:	487a      	ldr	r0, [pc, #488]	@ (80028bc <test_suite_can_communication+0x2ec>)
 80026d4:	f7fe fcc6 	bl	8001064 <Diag_Log>
 80026d8:	2300      	movs	r3, #0
 80026da:	e15c      	b.n	8002996 <test_suite_can_communication+0x3c6>
    ASSERT_EQUAL(unpacked_msg.data[1], 0x34, suite, "3.2_unpack_data1");
 80026dc:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80026e0:	2b34      	cmp	r3, #52	@ 0x34
 80026e2:	d00d      	beq.n	8002700 <test_suite_can_communication+0x130>
 80026e4:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80026e8:	461a      	mov	r2, r3
 80026ea:	2334      	movs	r3, #52	@ 0x34
 80026ec:	9300      	str	r3, [sp, #0]
 80026ee:	4613      	mov	r3, r2
 80026f0:	4a75      	ldr	r2, [pc, #468]	@ (80028c8 <test_suite_can_communication+0x2f8>)
 80026f2:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80026f6:	4871      	ldr	r0, [pc, #452]	@ (80028bc <test_suite_can_communication+0x2ec>)
 80026f8:	f7fe fcb4 	bl	8001064 <Diag_Log>
 80026fc:	2300      	movs	r3, #0
 80026fe:	e14a      	b.n	8002996 <test_suite_can_communication+0x3c6>
    g_tests_passed++;
 8002700:	4b6a      	ldr	r3, [pc, #424]	@ (80028ac <test_suite_can_communication+0x2dc>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	3301      	adds	r3, #1
 8002706:	4a69      	ldr	r2, [pc, #420]	@ (80028ac <test_suite_can_communication+0x2dc>)
 8002708:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "3.2_can_unpack");
 800270a:	4a70      	ldr	r2, [pc, #448]	@ (80028cc <test_suite_can_communication+0x2fc>)
 800270c:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002710:	4868      	ldr	r0, [pc, #416]	@ (80028b4 <test_suite_can_communication+0x2e4>)
 8002712:	f7fe fca7 	bl	8001064 <Diag_Log>
  }
  
  // TEST 3.3: RX queue put/get
  g_tests_total++;
 8002716:	4b62      	ldr	r3, [pc, #392]	@ (80028a0 <test_suite_can_communication+0x2d0>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	3301      	adds	r3, #1
 800271c:	4a60      	ldr	r2, [pc, #384]	@ (80028a0 <test_suite_can_communication+0x2d0>)
 800271e:	6013      	str	r3, [r2, #0]
  {
    can_qitem16_t test_qitem;
    memset(&test_qitem, 0, sizeof(test_qitem));
 8002720:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002724:	2210      	movs	r2, #16
 8002726:	2100      	movs	r1, #0
 8002728:	4618      	mov	r0, r3
 800272a:	f011 fd55 	bl	80141d8 <memset>
    test_qitem.w[0] = 0xDEADBEEF;
 800272e:	4b68      	ldr	r3, [pc, #416]	@ (80028d0 <test_suite_can_communication+0x300>)
 8002730:	653b      	str	r3, [r7, #80]	@ 0x50
    
    status = osMessageQueuePut(canRxQueueHandle, &test_qitem, 0, 0);
 8002732:	4b68      	ldr	r3, [pc, #416]	@ (80028d4 <test_suite_can_communication+0x304>)
 8002734:	6818      	ldr	r0, [r3, #0]
 8002736:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800273a:	2300      	movs	r3, #0
 800273c:	2200      	movs	r2, #0
 800273e:	f00e fbeb 	bl	8010f18 <osMessageQueuePut>
 8002742:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    ASSERT_EQUAL(status, osOK, suite, "3.3_put_rx");
 8002746:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800274a:	2b00      	cmp	r3, #0
 800274c:	d00b      	beq.n	8002766 <test_suite_can_communication+0x196>
 800274e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002752:	2200      	movs	r2, #0
 8002754:	9200      	str	r2, [sp, #0]
 8002756:	4a60      	ldr	r2, [pc, #384]	@ (80028d8 <test_suite_can_communication+0x308>)
 8002758:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800275c:	4857      	ldr	r0, [pc, #348]	@ (80028bc <test_suite_can_communication+0x2ec>)
 800275e:	f7fe fc81 	bl	8001064 <Diag_Log>
 8002762:	2300      	movs	r3, #0
 8002764:	e117      	b.n	8002996 <test_suite_can_communication+0x3c6>
    
    can_qitem16_t retrieved_qitem;
    status = osMessageQueueGet(canRxQueueHandle, &retrieved_qitem, NULL, 10);
 8002766:	4b5b      	ldr	r3, [pc, #364]	@ (80028d4 <test_suite_can_communication+0x304>)
 8002768:	6818      	ldr	r0, [r3, #0]
 800276a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800276e:	230a      	movs	r3, #10
 8002770:	2200      	movs	r2, #0
 8002772:	f00e fc31 	bl	8010fd8 <osMessageQueueGet>
 8002776:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    ASSERT_EQUAL(status, osOK, suite, "3.3_get_rx");
 800277a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00b      	beq.n	800279a <test_suite_can_communication+0x1ca>
 8002782:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002786:	2200      	movs	r2, #0
 8002788:	9200      	str	r2, [sp, #0]
 800278a:	4a54      	ldr	r2, [pc, #336]	@ (80028dc <test_suite_can_communication+0x30c>)
 800278c:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002790:	484a      	ldr	r0, [pc, #296]	@ (80028bc <test_suite_can_communication+0x2ec>)
 8002792:	f7fe fc67 	bl	8001064 <Diag_Log>
 8002796:	2300      	movs	r3, #0
 8002798:	e0fd      	b.n	8002996 <test_suite_can_communication+0x3c6>
    ASSERT_EQUAL(retrieved_qitem.w[0], 0xDEADBEEF, suite, "3.3_rx_data_match");
 800279a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800279c:	4a4c      	ldr	r2, [pc, #304]	@ (80028d0 <test_suite_can_communication+0x300>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d00a      	beq.n	80027b8 <test_suite_can_communication+0x1e8>
 80027a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027a4:	4a4a      	ldr	r2, [pc, #296]	@ (80028d0 <test_suite_can_communication+0x300>)
 80027a6:	9200      	str	r2, [sp, #0]
 80027a8:	4a4d      	ldr	r2, [pc, #308]	@ (80028e0 <test_suite_can_communication+0x310>)
 80027aa:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80027ae:	4843      	ldr	r0, [pc, #268]	@ (80028bc <test_suite_can_communication+0x2ec>)
 80027b0:	f7fe fc58 	bl	8001064 <Diag_Log>
 80027b4:	2300      	movs	r3, #0
 80027b6:	e0ee      	b.n	8002996 <test_suite_can_communication+0x3c6>
    
    g_tests_passed++;
 80027b8:	4b3c      	ldr	r3, [pc, #240]	@ (80028ac <test_suite_can_communication+0x2dc>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	3301      	adds	r3, #1
 80027be:	4a3b      	ldr	r2, [pc, #236]	@ (80028ac <test_suite_can_communication+0x2dc>)
 80027c0:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "3.3_rx_queue");
 80027c2:	4a48      	ldr	r2, [pc, #288]	@ (80028e4 <test_suite_can_communication+0x314>)
 80027c4:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80027c8:	483a      	ldr	r0, [pc, #232]	@ (80028b4 <test_suite_can_communication+0x2e4>)
 80027ca:	f7fe fc4b 	bl	8001064 <Diag_Log>
  }
  
  // TEST 3.4: TX queue put/get
  g_tests_total++;
 80027ce:	4b34      	ldr	r3, [pc, #208]	@ (80028a0 <test_suite_can_communication+0x2d0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	3301      	adds	r3, #1
 80027d4:	4a32      	ldr	r2, [pc, #200]	@ (80028a0 <test_suite_can_communication+0x2d0>)
 80027d6:	6013      	str	r3, [r2, #0]
  {
    can_qitem16_t test_qitem;
    memset(&test_qitem, 0, sizeof(test_qitem));
 80027d8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80027dc:	2210      	movs	r2, #16
 80027de:	2100      	movs	r1, #0
 80027e0:	4618      	mov	r0, r3
 80027e2:	f011 fcf9 	bl	80141d8 <memset>
    test_qitem.w[0] = 0xCAFEBABE;
 80027e6:	4b40      	ldr	r3, [pc, #256]	@ (80028e8 <test_suite_can_communication+0x318>)
 80027e8:	633b      	str	r3, [r7, #48]	@ 0x30
    
    status = osMessageQueuePut(canTxQueueHandle, &test_qitem, 0, 0);
 80027ea:	4b40      	ldr	r3, [pc, #256]	@ (80028ec <test_suite_can_communication+0x31c>)
 80027ec:	6818      	ldr	r0, [r3, #0]
 80027ee:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80027f2:	2300      	movs	r3, #0
 80027f4:	2200      	movs	r2, #0
 80027f6:	f00e fb8f 	bl	8010f18 <osMessageQueuePut>
 80027fa:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    ASSERT_EQUAL(status, osOK, suite, "3.4_put_tx");
 80027fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002802:	2b00      	cmp	r3, #0
 8002804:	d00b      	beq.n	800281e <test_suite_can_communication+0x24e>
 8002806:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800280a:	2200      	movs	r2, #0
 800280c:	9200      	str	r2, [sp, #0]
 800280e:	4a38      	ldr	r2, [pc, #224]	@ (80028f0 <test_suite_can_communication+0x320>)
 8002810:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002814:	4829      	ldr	r0, [pc, #164]	@ (80028bc <test_suite_can_communication+0x2ec>)
 8002816:	f7fe fc25 	bl	8001064 <Diag_Log>
 800281a:	2300      	movs	r3, #0
 800281c:	e0bb      	b.n	8002996 <test_suite_can_communication+0x3c6>
    
    can_qitem16_t retrieved_qitem;
    status = osMessageQueueGet(canTxQueueHandle, &retrieved_qitem, NULL, 10);
 800281e:	4b33      	ldr	r3, [pc, #204]	@ (80028ec <test_suite_can_communication+0x31c>)
 8002820:	6818      	ldr	r0, [r3, #0]
 8002822:	f107 0120 	add.w	r1, r7, #32
 8002826:	230a      	movs	r3, #10
 8002828:	2200      	movs	r2, #0
 800282a:	f00e fbd5 	bl	8010fd8 <osMessageQueueGet>
 800282e:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    ASSERT_EQUAL(status, osOK, suite, "3.4_get_tx");
 8002832:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00b      	beq.n	8002852 <test_suite_can_communication+0x282>
 800283a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800283e:	2200      	movs	r2, #0
 8002840:	9200      	str	r2, [sp, #0]
 8002842:	4a2c      	ldr	r2, [pc, #176]	@ (80028f4 <test_suite_can_communication+0x324>)
 8002844:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002848:	481c      	ldr	r0, [pc, #112]	@ (80028bc <test_suite_can_communication+0x2ec>)
 800284a:	f7fe fc0b 	bl	8001064 <Diag_Log>
 800284e:	2300      	movs	r3, #0
 8002850:	e0a1      	b.n	8002996 <test_suite_can_communication+0x3c6>
    ASSERT_EQUAL(retrieved_qitem.w[0], 0xCAFEBABE, suite, "3.4_tx_data_match");
 8002852:	6a3b      	ldr	r3, [r7, #32]
 8002854:	4a24      	ldr	r2, [pc, #144]	@ (80028e8 <test_suite_can_communication+0x318>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d00a      	beq.n	8002870 <test_suite_can_communication+0x2a0>
 800285a:	6a3b      	ldr	r3, [r7, #32]
 800285c:	4a22      	ldr	r2, [pc, #136]	@ (80028e8 <test_suite_can_communication+0x318>)
 800285e:	9200      	str	r2, [sp, #0]
 8002860:	4a25      	ldr	r2, [pc, #148]	@ (80028f8 <test_suite_can_communication+0x328>)
 8002862:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002866:	4815      	ldr	r0, [pc, #84]	@ (80028bc <test_suite_can_communication+0x2ec>)
 8002868:	f7fe fbfc 	bl	8001064 <Diag_Log>
 800286c:	2300      	movs	r3, #0
 800286e:	e092      	b.n	8002996 <test_suite_can_communication+0x3c6>
    
    g_tests_passed++;
 8002870:	4b0e      	ldr	r3, [pc, #56]	@ (80028ac <test_suite_can_communication+0x2dc>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	3301      	adds	r3, #1
 8002876:	4a0d      	ldr	r2, [pc, #52]	@ (80028ac <test_suite_can_communication+0x2dc>)
 8002878:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "3.4_tx_queue");
 800287a:	4a20      	ldr	r2, [pc, #128]	@ (80028fc <test_suite_can_communication+0x32c>)
 800287c:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002880:	480c      	ldr	r0, [pc, #48]	@ (80028b4 <test_suite_can_communication+0x2e4>)
 8002882:	f7fe fbef 	bl	8001064 <Diag_Log>
  }
  
  // TEST 3.5: Multiple messages in queue
  g_tests_total++;
 8002886:	4b06      	ldr	r3, [pc, #24]	@ (80028a0 <test_suite_can_communication+0x2d0>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	3301      	adds	r3, #1
 800288c:	4a04      	ldr	r2, [pc, #16]	@ (80028a0 <test_suite_can_communication+0x2d0>)
 800288e:	6013      	str	r3, [r2, #0]
  {
    for (int i = 0; i < 5; i++) {
 8002890:	2300      	movs	r3, #0
 8002892:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002896:	e044      	b.n	8002922 <test_suite_can_communication+0x352>
 8002898:	08014700 	.word	0x08014700
 800289c:	0801470c 	.word	0x0801470c
 80028a0:	24000428 	.word	0x24000428
 80028a4:	08014730 	.word	0x08014730
 80028a8:	08014594 	.word	0x08014594
 80028ac:	2400042c 	.word	0x2400042c
 80028b0:	08014744 	.word	0x08014744
 80028b4:	080145b8 	.word	0x080145b8
 80028b8:	08014754 	.word	0x08014754
 80028bc:	08014668 	.word	0x08014668
 80028c0:	08014764 	.word	0x08014764
 80028c4:	08014774 	.word	0x08014774
 80028c8:	08014788 	.word	0x08014788
 80028cc:	0801479c 	.word	0x0801479c
 80028d0:	deadbeef 	.word	0xdeadbeef
 80028d4:	2400031c 	.word	0x2400031c
 80028d8:	080147ac 	.word	0x080147ac
 80028dc:	080147b8 	.word	0x080147b8
 80028e0:	080147c4 	.word	0x080147c4
 80028e4:	080147d8 	.word	0x080147d8
 80028e8:	cafebabe 	.word	0xcafebabe
 80028ec:	24000320 	.word	0x24000320
 80028f0:	080147e8 	.word	0x080147e8
 80028f4:	080147f4 	.word	0x080147f4
 80028f8:	08014800 	.word	0x08014800
 80028fc:	08014814 	.word	0x08014814
      can_qitem16_t test_qitem;
      test_qitem.w[0] = 0x1000 + i;
 8002900:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002904:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002908:	603b      	str	r3, [r7, #0]
      osMessageQueuePut(canRxQueueHandle, &test_qitem, 0, 0);
 800290a:	4b25      	ldr	r3, [pc, #148]	@ (80029a0 <test_suite_can_communication+0x3d0>)
 800290c:	6818      	ldr	r0, [r3, #0]
 800290e:	4639      	mov	r1, r7
 8002910:	2300      	movs	r3, #0
 8002912:	2200      	movs	r2, #0
 8002914:	f00e fb00 	bl	8010f18 <osMessageQueuePut>
    for (int i = 0; i < 5; i++) {
 8002918:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800291c:	3301      	adds	r3, #1
 800291e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002922:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002926:	2b04      	cmp	r3, #4
 8002928:	ddea      	ble.n	8002900 <test_suite_can_communication+0x330>
    }
    
    int retrieved_count = 0;
 800292a:	2300      	movs	r3, #0
 800292c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    can_qitem16_t qitem_check;
    while (osMessageQueueGet(canRxQueueHandle, &qitem_check, NULL, 0) == osOK) {
 8002930:	e004      	b.n	800293c <test_suite_can_communication+0x36c>
      retrieved_count++;
 8002932:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002936:	3301      	adds	r3, #1
 8002938:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    while (osMessageQueueGet(canRxQueueHandle, &qitem_check, NULL, 0) == osOK) {
 800293c:	4b18      	ldr	r3, [pc, #96]	@ (80029a0 <test_suite_can_communication+0x3d0>)
 800293e:	6818      	ldr	r0, [r3, #0]
 8002940:	f107 0110 	add.w	r1, r7, #16
 8002944:	2300      	movs	r3, #0
 8002946:	2200      	movs	r2, #0
 8002948:	f00e fb46 	bl	8010fd8 <osMessageQueueGet>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d0ef      	beq.n	8002932 <test_suite_can_communication+0x362>
    }
    
    ASSERT_RANGE(retrieved_count, 4, 5, suite, "3.5_multiple_msgs");
 8002952:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002956:	2b03      	cmp	r3, #3
 8002958:	dd03      	ble.n	8002962 <test_suite_can_communication+0x392>
 800295a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800295e:	2b05      	cmp	r3, #5
 8002960:	dd0d      	ble.n	800297e <test_suite_can_communication+0x3ae>
 8002962:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002966:	2205      	movs	r2, #5
 8002968:	9201      	str	r2, [sp, #4]
 800296a:	2204      	movs	r2, #4
 800296c:	9200      	str	r2, [sp, #0]
 800296e:	4a0d      	ldr	r2, [pc, #52]	@ (80029a4 <test_suite_can_communication+0x3d4>)
 8002970:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002974:	480c      	ldr	r0, [pc, #48]	@ (80029a8 <test_suite_can_communication+0x3d8>)
 8002976:	f7fe fb75 	bl	8001064 <Diag_Log>
 800297a:	2300      	movs	r3, #0
 800297c:	e00b      	b.n	8002996 <test_suite_can_communication+0x3c6>
    g_tests_passed++;
 800297e:	4b0b      	ldr	r3, [pc, #44]	@ (80029ac <test_suite_can_communication+0x3dc>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	3301      	adds	r3, #1
 8002984:	4a09      	ldr	r2, [pc, #36]	@ (80029ac <test_suite_can_communication+0x3dc>)
 8002986:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "3.5_queue_multiple");
 8002988:	4a09      	ldr	r2, [pc, #36]	@ (80029b0 <test_suite_can_communication+0x3e0>)
 800298a:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800298e:	4809      	ldr	r0, [pc, #36]	@ (80029b4 <test_suite_can_communication+0x3e4>)
 8002990:	f7fe fb68 	bl	8001064 <Diag_Log>
  }
  
  return 1;
 8002994:	2301      	movs	r3, #1
}
 8002996:	4618      	mov	r0, r3
 8002998:	37a8      	adds	r7, #168	@ 0xa8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	2400031c 	.word	0x2400031c
 80029a4:	08014824 	.word	0x08014824
 80029a8:	08014554 	.word	0x08014554
 80029ac:	2400042c 	.word	0x2400042c
 80029b0:	08014838 	.word	0x08014838
 80029b4:	080145b8 	.word	0x080145b8

080029b8 <test_suite_telemetry>:

/* ============================================================================
   SUITE 4: TELEMETRY & LOGGING
   ========================================================================== */
uint32_t test_suite_telemetry(void) {
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b0a0      	sub	sp, #128	@ 0x80
 80029bc:	af00      	add	r7, sp, #0
  const char *suite = "TELEMETRY";
 80029be:	4b3f      	ldr	r3, [pc, #252]	@ (8002abc <test_suite_telemetry+0x104>)
 80029c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  
  Diag_Log("\n=== SUITE 4: Telemetry & Logging ===");
 80029c2:	483f      	ldr	r0, [pc, #252]	@ (8002ac0 <test_suite_telemetry+0x108>)
 80029c4:	f7fe fb4e 	bl	8001064 <Diag_Log>
  
  app_inputs_t state_snap;
  uint8_t payload[32];
  
  // TEST 4.1: Telemetry build from snapshot
  g_tests_total++;
 80029c8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ac4 <test_suite_telemetry+0x10c>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	3301      	adds	r3, #1
 80029ce:	4a3d      	ldr	r2, [pc, #244]	@ (8002ac4 <test_suite_telemetry+0x10c>)
 80029d0:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&state_snap);
 80029d2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7fd ff10 	bl	80007fc <AppState_Snapshot>
    Telemetry_Build32(&state_snap, payload);
 80029dc:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80029e0:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80029e4:	4611      	mov	r1, r2
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff fb92 	bl	8002110 <Telemetry_Build32>
    
    ASSERT_TRUE(payload[0] != 0xFF || payload[1] != 0xFF, suite, "4.1_payload_not_empty");
 80029ec:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80029f0:	2bff      	cmp	r3, #255	@ 0xff
 80029f2:	d10a      	bne.n	8002a0a <test_suite_telemetry+0x52>
 80029f4:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80029f8:	2bff      	cmp	r3, #255	@ 0xff
 80029fa:	d106      	bne.n	8002a0a <test_suite_telemetry+0x52>
 80029fc:	4a32      	ldr	r2, [pc, #200]	@ (8002ac8 <test_suite_telemetry+0x110>)
 80029fe:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002a00:	4832      	ldr	r0, [pc, #200]	@ (8002acc <test_suite_telemetry+0x114>)
 8002a02:	f7fe fb2f 	bl	8001064 <Diag_Log>
 8002a06:	2300      	movs	r3, #0
 8002a08:	e054      	b.n	8002ab4 <test_suite_telemetry+0xfc>
    g_tests_passed++;
 8002a0a:	4b31      	ldr	r3, [pc, #196]	@ (8002ad0 <test_suite_telemetry+0x118>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	4a2f      	ldr	r2, [pc, #188]	@ (8002ad0 <test_suite_telemetry+0x118>)
 8002a12:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "4.1_telemetry_build");
 8002a14:	4a2f      	ldr	r2, [pc, #188]	@ (8002ad4 <test_suite_telemetry+0x11c>)
 8002a16:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002a18:	482f      	ldr	r0, [pc, #188]	@ (8002ad8 <test_suite_telemetry+0x120>)
 8002a1a:	f7fe fb23 	bl	8001064 <Diag_Log>
  }
  
  // TEST 4.2: Telemetry payload size
  g_tests_total++;
 8002a1e:	4b29      	ldr	r3, [pc, #164]	@ (8002ac4 <test_suite_telemetry+0x10c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	3301      	adds	r3, #1
 8002a24:	4a27      	ldr	r2, [pc, #156]	@ (8002ac4 <test_suite_telemetry+0x10c>)
 8002a26:	6013      	str	r3, [r2, #0]
  {
    ASSERT_EQUAL(sizeof(payload), 32, suite, "4.2_payload_size");
    g_tests_passed++;
 8002a28:	4b29      	ldr	r3, [pc, #164]	@ (8002ad0 <test_suite_telemetry+0x118>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	4a28      	ldr	r2, [pc, #160]	@ (8002ad0 <test_suite_telemetry+0x118>)
 8002a30:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "4.2_payload_size");
 8002a32:	4a2a      	ldr	r2, [pc, #168]	@ (8002adc <test_suite_telemetry+0x124>)
 8002a34:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002a36:	4828      	ldr	r0, [pc, #160]	@ (8002ad8 <test_suite_telemetry+0x120>)
 8002a38:	f7fe fb14 	bl	8001064 <Diag_Log>
  }
  
  // TEST 4.3: Multiple telemetry builds
  g_tests_total++;
 8002a3c:	4b21      	ldr	r3, [pc, #132]	@ (8002ac4 <test_suite_telemetry+0x10c>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	3301      	adds	r3, #1
 8002a42:	4a20      	ldr	r2, [pc, #128]	@ (8002ac4 <test_suite_telemetry+0x10c>)
 8002a44:	6013      	str	r3, [r2, #0]
  {
    uint8_t payload2[32];
    uint8_t payload3[32];
    
    AppState_Snapshot(&state_snap);
 8002a46:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7fd fed6 	bl	80007fc <AppState_Snapshot>
    Telemetry_Build32(&state_snap, payload);
 8002a50:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8002a54:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002a58:	4611      	mov	r1, r2
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7ff fb58 	bl	8002110 <Telemetry_Build32>
    osDelay(10);
 8002a60:	200a      	movs	r0, #10
 8002a62:	f00e f943 	bl	8010cec <osDelay>
    AppState_Snapshot(&state_snap);
 8002a66:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7fd fec6 	bl	80007fc <AppState_Snapshot>
    Telemetry_Build32(&state_snap, payload2);
 8002a70:	463a      	mov	r2, r7
 8002a72:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002a76:	4611      	mov	r1, r2
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff fb49 	bl	8002110 <Telemetry_Build32>
    osDelay(10);
 8002a7e:	200a      	movs	r0, #10
 8002a80:	f00e f934 	bl	8010cec <osDelay>
    AppState_Snapshot(&state_snap);
 8002a84:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7fd feb7 	bl	80007fc <AppState_Snapshot>
    Telemetry_Build32(&state_snap, payload3);
 8002a8e:	f107 0220 	add.w	r2, r7, #32
 8002a92:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002a96:	4611      	mov	r1, r2
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff fb39 	bl	8002110 <Telemetry_Build32>
    
    ASSERT_TRUE(1, suite, "4.3_multiple_builds");
    g_tests_passed++;
 8002a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad0 <test_suite_telemetry+0x118>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad0 <test_suite_telemetry+0x118>)
 8002aa6:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "4.3_multiple_builds");
 8002aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8002ae0 <test_suite_telemetry+0x128>)
 8002aaa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002aac:	480a      	ldr	r0, [pc, #40]	@ (8002ad8 <test_suite_telemetry+0x120>)
 8002aae:	f7fe fad9 	bl	8001064 <Diag_Log>
  }
  
  return 1;
 8002ab2:	2301      	movs	r3, #1
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3780      	adds	r7, #128	@ 0x80
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	0801484c 	.word	0x0801484c
 8002ac0:	08014858 	.word	0x08014858
 8002ac4:	24000428 	.word	0x24000428
 8002ac8:	08014880 	.word	0x08014880
 8002acc:	08014594 	.word	0x08014594
 8002ad0:	2400042c 	.word	0x2400042c
 8002ad4:	08014898 	.word	0x08014898
 8002ad8:	080145b8 	.word	0x080145b8
 8002adc:	080148ac 	.word	0x080148ac
 8002ae0:	080148c0 	.word	0x080148c0

08002ae4 <test_suite_safety_logic>:

/* ============================================================================
   SUITE 5: SAFETY LOGIC (EV2.3, Plausibility)
   ========================================================================== */
uint32_t test_suite_safety_logic(void) {
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b08c      	sub	sp, #48	@ 0x30
 8002ae8:	af02      	add	r7, sp, #8
  const char *suite = "SAFETY";
 8002aea:	4b60      	ldr	r3, [pc, #384]	@ (8002c6c <test_suite_safety_logic+0x188>)
 8002aec:	627b      	str	r3, [r7, #36]	@ 0x24
  
  Diag_Log("\n=== SUITE 5: Safety Logic (EV2.3) ===");
 8002aee:	4860      	ldr	r0, [pc, #384]	@ (8002c70 <test_suite_safety_logic+0x18c>)
 8002af0:	f7fe fab8 	bl	8001064 <Diag_Log>
  app_inputs_t input_state;
  uint8_t flag_ev23, flag_t11;
  uint16_t torque;
  
  // TEST 5.1: Normal throttle (no brake)
  g_tests_total++;
 8002af4:	4b5f      	ldr	r3, [pc, #380]	@ (8002c74 <test_suite_safety_logic+0x190>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	3301      	adds	r3, #1
 8002afa:	4a5e      	ldr	r2, [pc, #376]	@ (8002c74 <test_suite_safety_logic+0x190>)
 8002afc:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&input_state);
 8002afe:	f107 0308 	add.w	r3, r7, #8
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7fd fe7a 	bl	80007fc <AppState_Snapshot>
    input_state.s1_aceleracion = 2048;  // 50%
 8002b08:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b0c:	813b      	strh	r3, [r7, #8]
    input_state.s_freno = 0;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	81bb      	strh	r3, [r7, #12]
    input_state.flag_EV_2_3 = 0;
 8002b12:	2300      	movs	r3, #0
 8002b14:	777b      	strb	r3, [r7, #29]
    
    torque = Control_ComputeTorque(&input_state, &flag_ev23, &flag_t11);
 8002b16:	1dba      	adds	r2, r7, #6
 8002b18:	1df9      	adds	r1, r7, #7
 8002b1a:	f107 0308 	add.w	r3, r7, #8
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fe f934 	bl	8000d8c <Control_ComputeTorque>
 8002b24:	4603      	mov	r3, r0
 8002b26:	847b      	strh	r3, [r7, #34]	@ 0x22
    
    ASSERT_RANGE(torque, 1, 100, suite, "5.1_normal_throttle");
 8002b28:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d002      	beq.n	8002b34 <test_suite_safety_logic+0x50>
 8002b2e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002b30:	2b64      	cmp	r3, #100	@ 0x64
 8002b32:	d90b      	bls.n	8002b4c <test_suite_safety_logic+0x68>
 8002b34:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002b36:	2264      	movs	r2, #100	@ 0x64
 8002b38:	9201      	str	r2, [sp, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	9200      	str	r2, [sp, #0]
 8002b3e:	4a4e      	ldr	r2, [pc, #312]	@ (8002c78 <test_suite_safety_logic+0x194>)
 8002b40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b42:	484e      	ldr	r0, [pc, #312]	@ (8002c7c <test_suite_safety_logic+0x198>)
 8002b44:	f7fe fa8e 	bl	8001064 <Diag_Log>
 8002b48:	2300      	movs	r3, #0
 8002b4a:	e08b      	b.n	8002c64 <test_suite_safety_logic+0x180>
    g_tests_passed++;
 8002b4c:	4b4c      	ldr	r3, [pc, #304]	@ (8002c80 <test_suite_safety_logic+0x19c>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	3301      	adds	r3, #1
 8002b52:	4a4b      	ldr	r2, [pc, #300]	@ (8002c80 <test_suite_safety_logic+0x19c>)
 8002b54:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "5.1_normal_throttle");
 8002b56:	4a48      	ldr	r2, [pc, #288]	@ (8002c78 <test_suite_safety_logic+0x194>)
 8002b58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b5a:	484a      	ldr	r0, [pc, #296]	@ (8002c84 <test_suite_safety_logic+0x1a0>)
 8002b5c:	f7fe fa82 	bl	8001064 <Diag_Log>
  }
  
  // TEST 5.2: Brake engaged (should reduce/inhibit torque)
  g_tests_total++;
 8002b60:	4b44      	ldr	r3, [pc, #272]	@ (8002c74 <test_suite_safety_logic+0x190>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	3301      	adds	r3, #1
 8002b66:	4a43      	ldr	r2, [pc, #268]	@ (8002c74 <test_suite_safety_logic+0x190>)
 8002b68:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&input_state);
 8002b6a:	f107 0308 	add.w	r3, r7, #8
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fd fe44 	bl	80007fc <AppState_Snapshot>
    input_state.s1_aceleracion = 2048;  // 50% throttle
 8002b74:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b78:	813b      	strh	r3, [r7, #8]
    input_state.s_freno = 4095;         // Full brake
 8002b7a:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002b7e:	81bb      	strh	r3, [r7, #12]
    
    torque = Control_ComputeTorque(&input_state, &flag_ev23, &flag_t11);
 8002b80:	1dba      	adds	r2, r7, #6
 8002b82:	1df9      	adds	r1, r7, #7
 8002b84:	f107 0308 	add.w	r3, r7, #8
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7fe f8ff 	bl	8000d8c <Control_ComputeTorque>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	847b      	strh	r3, [r7, #34]	@ 0x22
    
    // With brake, torque should be zero or very low (safety)
    ASSERT_RANGE(torque, 0, 10, suite, "5.2_brake_inhibits");
 8002b92:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002b94:	2b0a      	cmp	r3, #10
 8002b96:	d90b      	bls.n	8002bb0 <test_suite_safety_logic+0xcc>
 8002b98:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002b9a:	220a      	movs	r2, #10
 8002b9c:	9201      	str	r2, [sp, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	9200      	str	r2, [sp, #0]
 8002ba2:	4a39      	ldr	r2, [pc, #228]	@ (8002c88 <test_suite_safety_logic+0x1a4>)
 8002ba4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002ba6:	4835      	ldr	r0, [pc, #212]	@ (8002c7c <test_suite_safety_logic+0x198>)
 8002ba8:	f7fe fa5c 	bl	8001064 <Diag_Log>
 8002bac:	2300      	movs	r3, #0
 8002bae:	e059      	b.n	8002c64 <test_suite_safety_logic+0x180>
    g_tests_passed++;
 8002bb0:	4b33      	ldr	r3, [pc, #204]	@ (8002c80 <test_suite_safety_logic+0x19c>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	4a32      	ldr	r2, [pc, #200]	@ (8002c80 <test_suite_safety_logic+0x19c>)
 8002bb8:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "5.2_brake_inhibition");
 8002bba:	4a34      	ldr	r2, [pc, #208]	@ (8002c8c <test_suite_safety_logic+0x1a8>)
 8002bbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002bbe:	4831      	ldr	r0, [pc, #196]	@ (8002c84 <test_suite_safety_logic+0x1a0>)
 8002bc0:	f7fe fa50 	bl	8001064 <Diag_Log>
  }
  
  // TEST 5.3: EV2.3 flag check
  g_tests_total++;
 8002bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8002c74 <test_suite_safety_logic+0x190>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	4a2a      	ldr	r2, [pc, #168]	@ (8002c74 <test_suite_safety_logic+0x190>)
 8002bcc:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&input_state);
 8002bce:	f107 0308 	add.w	r3, r7, #8
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7fd fe12 	bl	80007fc <AppState_Snapshot>
    input_state.flag_EV_2_3 = 1;  // Safety flag set
 8002bd8:	2301      	movs	r3, #1
 8002bda:	777b      	strb	r3, [r7, #29]
    
    torque = Control_ComputeTorque(&input_state, &flag_ev23, &flag_t11);
 8002bdc:	1dba      	adds	r2, r7, #6
 8002bde:	1df9      	adds	r1, r7, #7
 8002be0:	f107 0308 	add.w	r3, r7, #8
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7fe f8d1 	bl	8000d8c <Control_ComputeTorque>
 8002bea:	4603      	mov	r3, r0
 8002bec:	847b      	strh	r3, [r7, #34]	@ 0x22
    
    ASSERT_TRUE(1, suite, "5.3_ev23_flag");
    g_tests_passed++;
 8002bee:	4b24      	ldr	r3, [pc, #144]	@ (8002c80 <test_suite_safety_logic+0x19c>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	4a22      	ldr	r2, [pc, #136]	@ (8002c80 <test_suite_safety_logic+0x19c>)
 8002bf6:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "5.3_ev23_flag");
 8002bf8:	4a25      	ldr	r2, [pc, #148]	@ (8002c90 <test_suite_safety_logic+0x1ac>)
 8002bfa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002bfc:	4821      	ldr	r0, [pc, #132]	@ (8002c84 <test_suite_safety_logic+0x1a0>)
 8002bfe:	f7fe fa31 	bl	8001064 <Diag_Log>
  }
  
  // TEST 5.4: Both accelerator and brake (should inhibit)
  g_tests_total++;
 8002c02:	4b1c      	ldr	r3, [pc, #112]	@ (8002c74 <test_suite_safety_logic+0x190>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	3301      	adds	r3, #1
 8002c08:	4a1a      	ldr	r2, [pc, #104]	@ (8002c74 <test_suite_safety_logic+0x190>)
 8002c0a:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&input_state);
 8002c0c:	f107 0308 	add.w	r3, r7, #8
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7fd fdf3 	bl	80007fc <AppState_Snapshot>
    input_state.s1_aceleracion = 4095;  // 100% throttle
 8002c16:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002c1a:	813b      	strh	r3, [r7, #8]
    input_state.s_freno = 4095;         // 100% brake
 8002c1c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002c20:	81bb      	strh	r3, [r7, #12]
    
    torque = Control_ComputeTorque(&input_state, &flag_ev23, &flag_t11);
 8002c22:	1dba      	adds	r2, r7, #6
 8002c24:	1df9      	adds	r1, r7, #7
 8002c26:	f107 0308 	add.w	r3, r7, #8
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fe f8ae 	bl	8000d8c <Control_ComputeTorque>
 8002c30:	4603      	mov	r3, r0
 8002c32:	847b      	strh	r3, [r7, #34]	@ 0x22
    
    // Must inhibit torque when both pressed
    ASSERT_EQUAL(torque, 0, suite, "5.4_both_pressed");
 8002c34:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d009      	beq.n	8002c4e <test_suite_safety_logic+0x16a>
 8002c3a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	9200      	str	r2, [sp, #0]
 8002c40:	4a14      	ldr	r2, [pc, #80]	@ (8002c94 <test_suite_safety_logic+0x1b0>)
 8002c42:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c44:	4814      	ldr	r0, [pc, #80]	@ (8002c98 <test_suite_safety_logic+0x1b4>)
 8002c46:	f7fe fa0d 	bl	8001064 <Diag_Log>
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	e00a      	b.n	8002c64 <test_suite_safety_logic+0x180>
    g_tests_passed++;
 8002c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8002c80 <test_suite_safety_logic+0x19c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	3301      	adds	r3, #1
 8002c54:	4a0a      	ldr	r2, [pc, #40]	@ (8002c80 <test_suite_safety_logic+0x19c>)
 8002c56:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "5.4_throttle_brake_inhibition");
 8002c58:	4a10      	ldr	r2, [pc, #64]	@ (8002c9c <test_suite_safety_logic+0x1b8>)
 8002c5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c5c:	4809      	ldr	r0, [pc, #36]	@ (8002c84 <test_suite_safety_logic+0x1a0>)
 8002c5e:	f7fe fa01 	bl	8001064 <Diag_Log>
  }
  
  return 1;
 8002c62:	2301      	movs	r3, #1
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3728      	adds	r7, #40	@ 0x28
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	080148d4 	.word	0x080148d4
 8002c70:	080148dc 	.word	0x080148dc
 8002c74:	24000428 	.word	0x24000428
 8002c78:	08014904 	.word	0x08014904
 8002c7c:	08014554 	.word	0x08014554
 8002c80:	2400042c 	.word	0x2400042c
 8002c84:	080145b8 	.word	0x080145b8
 8002c88:	08014918 	.word	0x08014918
 8002c8c:	0801492c 	.word	0x0801492c
 8002c90:	08014944 	.word	0x08014944
 8002c94:	08014954 	.word	0x08014954
 8002c98:	08014668 	.word	0x08014668
 8002c9c:	08014968 	.word	0x08014968

08002ca0 <test_suite_concurrency>:

/* ============================================================================
   SUITE 6: MULTI-TASK CONCURRENCY (No race conditions)
   ========================================================================== */
uint32_t test_suite_concurrency(void) {
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b0f8      	sub	sp, #480	@ 0x1e0
 8002ca4:	af02      	add	r7, sp, #8
  const char *suite = "CONCURRENCY";
 8002ca6:	4b88      	ldr	r3, [pc, #544]	@ (8002ec8 <test_suite_concurrency+0x228>)
 8002ca8:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  
  Diag_Log("\n=== SUITE 6: Multi-Task Concurrency ===");
 8002cac:	4887      	ldr	r0, [pc, #540]	@ (8002ecc <test_suite_concurrency+0x22c>)
 8002cae:	f7fe f9d9 	bl	8001064 <Diag_Log>
  
  app_inputs_t snap1, snap2;
  control_out_t ctrl_out1, ctrl_out2;
  
  // TEST 6.1: Rapid consecutive control steps
  g_tests_total++;
 8002cb2:	4b87      	ldr	r3, [pc, #540]	@ (8002ed0 <test_suite_concurrency+0x230>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	4a85      	ldr	r2, [pc, #532]	@ (8002ed0 <test_suite_concurrency+0x230>)
 8002cba:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&snap1);
 8002cbc:	f507 73da 	add.w	r3, r7, #436	@ 0x1b4
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7fd fd9b 	bl	80007fc <AppState_Snapshot>
    Control_Step10ms(&snap1, &ctrl_out1);
 8002cc6:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 8002cca:	f507 73da 	add.w	r3, r7, #436	@ 0x1b4
 8002cce:	4611      	mov	r1, r2
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7fe f93f 	bl	8000f54 <Control_Step10ms>
    osDelay(5);  // Short delay
 8002cd6:	2005      	movs	r0, #5
 8002cd8:	f00e f808 	bl	8010cec <osDelay>
    
    AppState_Snapshot(&snap2);
 8002cdc:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fd fd8b 	bl	80007fc <AppState_Snapshot>
    Control_Step10ms(&snap2, &ctrl_out2);
 8002ce6:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8002cea:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002cee:	4611      	mov	r1, r2
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7fe f92f 	bl	8000f54 <Control_Step10ms>
    
    ASSERT_RANGE(ctrl_out1.torque_pct, 0, 100, suite, "6.1_step1");
 8002cf6:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002cfa:	2b64      	cmp	r3, #100	@ 0x64
 8002cfc:	d90f      	bls.n	8002d1e <test_suite_concurrency+0x7e>
 8002cfe:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d02:	461a      	mov	r2, r3
 8002d04:	2364      	movs	r3, #100	@ 0x64
 8002d06:	9301      	str	r3, [sp, #4]
 8002d08:	2300      	movs	r3, #0
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	4a71      	ldr	r2, [pc, #452]	@ (8002ed4 <test_suite_concurrency+0x234>)
 8002d10:	f8d7 11d0 	ldr.w	r1, [r7, #464]	@ 0x1d0
 8002d14:	4870      	ldr	r0, [pc, #448]	@ (8002ed8 <test_suite_concurrency+0x238>)
 8002d16:	f7fe f9a5 	bl	8001064 <Diag_Log>
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	e0cf      	b.n	8002ebe <test_suite_concurrency+0x21e>
    ASSERT_RANGE(ctrl_out2.torque_pct, 0, 100, suite, "6.1_step2");
 8002d1e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8002d22:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002d26:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
 8002d2a:	2b64      	cmp	r3, #100	@ 0x64
 8002d2c:	d913      	bls.n	8002d56 <test_suite_concurrency+0xb6>
 8002d2e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8002d32:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002d36:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	2364      	movs	r3, #100	@ 0x64
 8002d3e:	9301      	str	r3, [sp, #4]
 8002d40:	2300      	movs	r3, #0
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	4613      	mov	r3, r2
 8002d46:	4a65      	ldr	r2, [pc, #404]	@ (8002edc <test_suite_concurrency+0x23c>)
 8002d48:	f8d7 11d0 	ldr.w	r1, [r7, #464]	@ 0x1d0
 8002d4c:	4862      	ldr	r0, [pc, #392]	@ (8002ed8 <test_suite_concurrency+0x238>)
 8002d4e:	f7fe f989 	bl	8001064 <Diag_Log>
 8002d52:	2300      	movs	r3, #0
 8002d54:	e0b3      	b.n	8002ebe <test_suite_concurrency+0x21e>
    g_tests_passed++;
 8002d56:	4b62      	ldr	r3, [pc, #392]	@ (8002ee0 <test_suite_concurrency+0x240>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	4a60      	ldr	r2, [pc, #384]	@ (8002ee0 <test_suite_concurrency+0x240>)
 8002d5e:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "6.1_concurrent_control");
 8002d60:	4a60      	ldr	r2, [pc, #384]	@ (8002ee4 <test_suite_concurrency+0x244>)
 8002d62:	f8d7 11d0 	ldr.w	r1, [r7, #464]	@ 0x1d0
 8002d66:	4860      	ldr	r0, [pc, #384]	@ (8002ee8 <test_suite_concurrency+0x248>)
 8002d68:	f7fe f97c 	bl	8001064 <Diag_Log>
  }
  
  // TEST 6.2: State snapshots during updates
  g_tests_total++;
 8002d6c:	4b58      	ldr	r3, [pc, #352]	@ (8002ed0 <test_suite_concurrency+0x230>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	3301      	adds	r3, #1
 8002d72:	4a57      	ldr	r2, [pc, #348]	@ (8002ed0 <test_suite_concurrency+0x230>)
 8002d74:	6013      	str	r3, [r2, #0]
  {
    for (int i = 0; i < 20; i++) {
 8002d76:	2300      	movs	r3, #0
 8002d78:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8002d7c:	e026      	b.n	8002dcc <test_suite_concurrency+0x12c>
      app_inputs_t snap;
      AppState_Snapshot(&snap);
 8002d7e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fd fd3a 	bl	80007fc <AppState_Snapshot>
      ASSERT_RANGE(snap.torque_total, 0, 100, suite, "6.2_rapid_snapshots");
 8002d88:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8002d8c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8002d90:	8b1b      	ldrh	r3, [r3, #24]
 8002d92:	2b64      	cmp	r3, #100	@ 0x64
 8002d94:	d912      	bls.n	8002dbc <test_suite_concurrency+0x11c>
 8002d96:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8002d9a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8002d9e:	8b1b      	ldrh	r3, [r3, #24]
 8002da0:	461a      	mov	r2, r3
 8002da2:	2364      	movs	r3, #100	@ 0x64
 8002da4:	9301      	str	r3, [sp, #4]
 8002da6:	2300      	movs	r3, #0
 8002da8:	9300      	str	r3, [sp, #0]
 8002daa:	4613      	mov	r3, r2
 8002dac:	4a4f      	ldr	r2, [pc, #316]	@ (8002eec <test_suite_concurrency+0x24c>)
 8002dae:	f8d7 11d0 	ldr.w	r1, [r7, #464]	@ 0x1d0
 8002db2:	4849      	ldr	r0, [pc, #292]	@ (8002ed8 <test_suite_concurrency+0x238>)
 8002db4:	f7fe f956 	bl	8001064 <Diag_Log>
 8002db8:	2300      	movs	r3, #0
 8002dba:	e080      	b.n	8002ebe <test_suite_concurrency+0x21e>
      osDelay(1);
 8002dbc:	2001      	movs	r0, #1
 8002dbe:	f00d ff95 	bl	8010cec <osDelay>
    for (int i = 0; i < 20; i++) {
 8002dc2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8002dcc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8002dd0:	2b13      	cmp	r3, #19
 8002dd2:	ddd4      	ble.n	8002d7e <test_suite_concurrency+0xde>
    }
    g_tests_passed++;
 8002dd4:	4b42      	ldr	r3, [pc, #264]	@ (8002ee0 <test_suite_concurrency+0x240>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	4a41      	ldr	r2, [pc, #260]	@ (8002ee0 <test_suite_concurrency+0x240>)
 8002ddc:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "6.2_rapid_snapshots");
 8002dde:	4a43      	ldr	r2, [pc, #268]	@ (8002eec <test_suite_concurrency+0x24c>)
 8002de0:	f8d7 11d0 	ldr.w	r1, [r7, #464]	@ 0x1d0
 8002de4:	4840      	ldr	r0, [pc, #256]	@ (8002ee8 <test_suite_concurrency+0x248>)
 8002de6:	f7fe f93d 	bl	8001064 <Diag_Log>
  }
  
  // TEST 6.3: CAN queue simultaneous operations
  g_tests_total++;
 8002dea:	4b39      	ldr	r3, [pc, #228]	@ (8002ed0 <test_suite_concurrency+0x230>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	3301      	adds	r3, #1
 8002df0:	4a37      	ldr	r2, [pc, #220]	@ (8002ed0 <test_suite_concurrency+0x230>)
 8002df2:	6013      	str	r3, [r2, #0]
  {
    can_qitem16_t test_msg;
    test_msg.w[0] = 0x12345678;
 8002df4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8002df8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002dfc:	4a3c      	ldr	r2, [pc, #240]	@ (8002ef0 <test_suite_concurrency+0x250>)
 8002dfe:	601a      	str	r2, [r3, #0]
    
    // Put in RX
    osMessageQueuePut(canRxQueueHandle, &test_msg, 0, 0);
 8002e00:	4b3c      	ldr	r3, [pc, #240]	@ (8002ef4 <test_suite_concurrency+0x254>)
 8002e02:	6818      	ldr	r0, [r3, #0]
 8002e04:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002e08:	2300      	movs	r3, #0
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f00e f884 	bl	8010f18 <osMessageQueuePut>
    
    // Put in TX
    test_msg.w[0] = 0x87654321;
 8002e10:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8002e14:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002e18:	4a37      	ldr	r2, [pc, #220]	@ (8002ef8 <test_suite_concurrency+0x258>)
 8002e1a:	601a      	str	r2, [r3, #0]
    osMessageQueuePut(canTxQueueHandle, &test_msg, 0, 0);
 8002e1c:	4b37      	ldr	r3, [pc, #220]	@ (8002efc <test_suite_concurrency+0x25c>)
 8002e1e:	6818      	ldr	r0, [r3, #0]
 8002e20:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002e24:	2300      	movs	r3, #0
 8002e26:	2200      	movs	r2, #0
 8002e28:	f00e f876 	bl	8010f18 <osMessageQueuePut>
    
    // Get from both
    can_qitem16_t rx_msg, tx_msg;
    osMessageQueueGet(canRxQueueHandle, &rx_msg, NULL, 10);
 8002e2c:	4b31      	ldr	r3, [pc, #196]	@ (8002ef4 <test_suite_concurrency+0x254>)
 8002e2e:	6818      	ldr	r0, [r3, #0]
 8002e30:	f107 0114 	add.w	r1, r7, #20
 8002e34:	230a      	movs	r3, #10
 8002e36:	2200      	movs	r2, #0
 8002e38:	f00e f8ce 	bl	8010fd8 <osMessageQueueGet>
    osMessageQueueGet(canTxQueueHandle, &tx_msg, NULL, 10);
 8002e3c:	4b2f      	ldr	r3, [pc, #188]	@ (8002efc <test_suite_concurrency+0x25c>)
 8002e3e:	6818      	ldr	r0, [r3, #0]
 8002e40:	1d39      	adds	r1, r7, #4
 8002e42:	230a      	movs	r3, #10
 8002e44:	2200      	movs	r2, #0
 8002e46:	f00e f8c7 	bl	8010fd8 <osMessageQueueGet>
    
    ASSERT_EQUAL(rx_msg.w[0], 0x12345678, suite, "6.3_rx_msg");
 8002e4a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8002e4e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a26      	ldr	r2, [pc, #152]	@ (8002ef0 <test_suite_concurrency+0x250>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d00e      	beq.n	8002e78 <test_suite_concurrency+0x1d8>
 8002e5a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8002e5e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a22      	ldr	r2, [pc, #136]	@ (8002ef0 <test_suite_concurrency+0x250>)
 8002e66:	9200      	str	r2, [sp, #0]
 8002e68:	4a25      	ldr	r2, [pc, #148]	@ (8002f00 <test_suite_concurrency+0x260>)
 8002e6a:	f8d7 11d0 	ldr.w	r1, [r7, #464]	@ 0x1d0
 8002e6e:	4825      	ldr	r0, [pc, #148]	@ (8002f04 <test_suite_concurrency+0x264>)
 8002e70:	f7fe f8f8 	bl	8001064 <Diag_Log>
 8002e74:	2300      	movs	r3, #0
 8002e76:	e022      	b.n	8002ebe <test_suite_concurrency+0x21e>
    ASSERT_EQUAL(tx_msg.w[0], 0x87654321, suite, "6.3_tx_msg");
 8002e78:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8002e7c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a1d      	ldr	r2, [pc, #116]	@ (8002ef8 <test_suite_concurrency+0x258>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d00e      	beq.n	8002ea6 <test_suite_concurrency+0x206>
 8002e88:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8002e8c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a19      	ldr	r2, [pc, #100]	@ (8002ef8 <test_suite_concurrency+0x258>)
 8002e94:	9200      	str	r2, [sp, #0]
 8002e96:	4a1c      	ldr	r2, [pc, #112]	@ (8002f08 <test_suite_concurrency+0x268>)
 8002e98:	f8d7 11d0 	ldr.w	r1, [r7, #464]	@ 0x1d0
 8002e9c:	4819      	ldr	r0, [pc, #100]	@ (8002f04 <test_suite_concurrency+0x264>)
 8002e9e:	f7fe f8e1 	bl	8001064 <Diag_Log>
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	e00b      	b.n	8002ebe <test_suite_concurrency+0x21e>
    g_tests_passed++;
 8002ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee0 <test_suite_concurrency+0x240>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	3301      	adds	r3, #1
 8002eac:	4a0c      	ldr	r2, [pc, #48]	@ (8002ee0 <test_suite_concurrency+0x240>)
 8002eae:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "6.3_concurrent_queues");
 8002eb0:	4a16      	ldr	r2, [pc, #88]	@ (8002f0c <test_suite_concurrency+0x26c>)
 8002eb2:	f8d7 11d0 	ldr.w	r1, [r7, #464]	@ 0x1d0
 8002eb6:	480c      	ldr	r0, [pc, #48]	@ (8002ee8 <test_suite_concurrency+0x248>)
 8002eb8:	f7fe f8d4 	bl	8001064 <Diag_Log>
  }
  
  return 1;
 8002ebc:	2301      	movs	r3, #1
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f507 77ec 	add.w	r7, r7, #472	@ 0x1d8
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	08014988 	.word	0x08014988
 8002ecc:	08014994 	.word	0x08014994
 8002ed0:	24000428 	.word	0x24000428
 8002ed4:	080149c0 	.word	0x080149c0
 8002ed8:	08014554 	.word	0x08014554
 8002edc:	080149cc 	.word	0x080149cc
 8002ee0:	2400042c 	.word	0x2400042c
 8002ee4:	080149d8 	.word	0x080149d8
 8002ee8:	080145b8 	.word	0x080145b8
 8002eec:	080149f0 	.word	0x080149f0
 8002ef0:	12345678 	.word	0x12345678
 8002ef4:	2400031c 	.word	0x2400031c
 8002ef8:	87654321 	.word	0x87654321
 8002efc:	24000320 	.word	0x24000320
 8002f00:	08014a04 	.word	0x08014a04
 8002f04:	08014668 	.word	0x08014668
 8002f08:	08014a10 	.word	0x08014a10
 8002f0c:	08014a1c 	.word	0x08014a1c

08002f10 <test_suite_full_integration>:

/* ============================================================================
   SUITE 7: FULL SYSTEM INTEGRATION (Complete workflow)
   ========================================================================== */
uint32_t test_suite_full_integration(void) {
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b0c4      	sub	sp, #272	@ 0x110
 8002f14:	af02      	add	r7, sp, #8
  const char *suite = "FULL_INTEGRATION";
 8002f16:	4b90      	ldr	r3, [pc, #576]	@ (8003158 <test_suite_full_integration+0x248>)
 8002f18:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  
  Diag_Log("\n=== SUITE 7: Full System Integration ===");
 8002f1c:	488f      	ldr	r0, [pc, #572]	@ (800315c <test_suite_full_integration+0x24c>)
 8002f1e:	f7fe f8a1 	bl	8001064 <Diag_Log>
  control_out_t output;
  uint8_t telemetry[32];
  uint32_t start_time, elapsed;
  
  // TEST 7.1: Sensor  Control  Telemetry pipeline
  g_tests_total++;
 8002f22:	4b8f      	ldr	r3, [pc, #572]	@ (8003160 <test_suite_full_integration+0x250>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	3301      	adds	r3, #1
 8002f28:	4a8d      	ldr	r2, [pc, #564]	@ (8003160 <test_suite_full_integration+0x250>)
 8002f2a:	6013      	str	r3, [r2, #0]
  {
    // 1. Read sensor state
    AppState_Snapshot(&input);
 8002f2c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7fd fc63 	bl	80007fc <AppState_Snapshot>
    input.s1_aceleracion = 2048;  // 50% throttle
 8002f36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f3a:	f8a7 30d4 	strh.w	r3, [r7, #212]	@ 0xd4
    
    // 2. Control step
    Control_Step10ms(&input, &output);
 8002f3e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8002f42:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002f46:	4611      	mov	r1, r2
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7fe f803 	bl	8000f54 <Control_Step10ms>
    
    // 3. Generate telemetry
    Telemetry_Build32(&input, telemetry);
 8002f4e:	f107 0210 	add.w	r2, r7, #16
 8002f52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002f56:	4611      	mov	r1, r2
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7ff f8d9 	bl	8002110 <Telemetry_Build32>
    
    ASSERT_RANGE(output.torque_pct, 1, 100, suite, "7.1_pipeline_torque");
 8002f5e:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	@ 0xd2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d003      	beq.n	8002f6e <test_suite_full_integration+0x5e>
 8002f66:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	@ 0xd2
 8002f6a:	2b64      	cmp	r3, #100	@ 0x64
 8002f6c:	d90f      	bls.n	8002f8e <test_suite_full_integration+0x7e>
 8002f6e:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	@ 0xd2
 8002f72:	461a      	mov	r2, r3
 8002f74:	2364      	movs	r3, #100	@ 0x64
 8002f76:	9301      	str	r3, [sp, #4]
 8002f78:	2301      	movs	r3, #1
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	4a79      	ldr	r2, [pc, #484]	@ (8003164 <test_suite_full_integration+0x254>)
 8002f80:	f8d7 10fc 	ldr.w	r1, [r7, #252]	@ 0xfc
 8002f84:	4878      	ldr	r0, [pc, #480]	@ (8003168 <test_suite_full_integration+0x258>)
 8002f86:	f7fe f86d 	bl	8001064 <Diag_Log>
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	e0de      	b.n	800314c <test_suite_full_integration+0x23c>
    ASSERT_TRUE(telemetry[0] != 0xFF, suite, "7.1_pipeline_telemetry");
 8002f8e:	7c3b      	ldrb	r3, [r7, #16]
 8002f90:	2bff      	cmp	r3, #255	@ 0xff
 8002f92:	d107      	bne.n	8002fa4 <test_suite_full_integration+0x94>
 8002f94:	4a75      	ldr	r2, [pc, #468]	@ (800316c <test_suite_full_integration+0x25c>)
 8002f96:	f8d7 10fc 	ldr.w	r1, [r7, #252]	@ 0xfc
 8002f9a:	4875      	ldr	r0, [pc, #468]	@ (8003170 <test_suite_full_integration+0x260>)
 8002f9c:	f7fe f862 	bl	8001064 <Diag_Log>
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	e0d3      	b.n	800314c <test_suite_full_integration+0x23c>
    g_tests_passed++;
 8002fa4:	4b73      	ldr	r3, [pc, #460]	@ (8003174 <test_suite_full_integration+0x264>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	4a72      	ldr	r2, [pc, #456]	@ (8003174 <test_suite_full_integration+0x264>)
 8002fac:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "7.1_full_pipeline");
 8002fae:	4a72      	ldr	r2, [pc, #456]	@ (8003178 <test_suite_full_integration+0x268>)
 8002fb0:	f8d7 10fc 	ldr.w	r1, [r7, #252]	@ 0xfc
 8002fb4:	4871      	ldr	r0, [pc, #452]	@ (800317c <test_suite_full_integration+0x26c>)
 8002fb6:	f7fe f855 	bl	8001064 <Diag_Log>
  }
  
  // TEST 7.2: Control output to CAN queue
  g_tests_total++;
 8002fba:	4b69      	ldr	r3, [pc, #420]	@ (8003160 <test_suite_full_integration+0x250>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	4a67      	ldr	r2, [pc, #412]	@ (8003160 <test_suite_full_integration+0x250>)
 8002fc2:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&input);
 8002fc4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7fd fc17 	bl	80007fc <AppState_Snapshot>
    Control_Step10ms(&input, &output);
 8002fce:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8002fd2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002fd6:	4611      	mov	r1, r2
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7fd ffbb 	bl	8000f54 <Control_Step10ms>
    
    // Enqueue CAN messages from control output
    uint32_t enqueued = 0;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    for (uint8_t i = 0; i < output.count && i < 8; i++) {
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	f887 3103 	strb.w	r3, [r7, #259]	@ 0x103
 8002fea:	e024      	b.n	8003036 <test_suite_full_integration+0x126>
      can_qitem16_t qitem;
      CAN_Pack16(&output.msgs[i], &qitem);
 8002fec:	f897 2103 	ldrb.w	r2, [r7, #259]	@ 0x103
 8002ff0:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4413      	add	r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	463a      	mov	r2, r7
 8003000:	4611      	mov	r1, r2
 8003002:	4618      	mov	r0, r3
 8003004:	f7fd fc69 	bl	80008da <CAN_Pack16>
      osStatus_t status = osMessageQueuePut(canTxQueueHandle, &qitem, 0, 0);
 8003008:	4b5d      	ldr	r3, [pc, #372]	@ (8003180 <test_suite_full_integration+0x270>)
 800300a:	6818      	ldr	r0, [r3, #0]
 800300c:	4639      	mov	r1, r7
 800300e:	2300      	movs	r3, #0
 8003010:	2200      	movs	r2, #0
 8003012:	f00d ff81 	bl	8010f18 <osMessageQueuePut>
 8003016:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
      if (status == osOK) enqueued++;
 800301a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800301e:	2b00      	cmp	r3, #0
 8003020:	d104      	bne.n	800302c <test_suite_full_integration+0x11c>
 8003022:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003026:	3301      	adds	r3, #1
 8003028:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    for (uint8_t i = 0; i < output.count && i < 8; i++) {
 800302c:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 8003030:	3301      	adds	r3, #1
 8003032:	f887 3103 	strb.w	r3, [r7, #259]	@ 0x103
 8003036:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 800303a:	f897 2103 	ldrb.w	r2, [r7, #259]	@ 0x103
 800303e:	429a      	cmp	r2, r3
 8003040:	d203      	bcs.n	800304a <test_suite_full_integration+0x13a>
 8003042:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 8003046:	2b07      	cmp	r3, #7
 8003048:	d9d0      	bls.n	8002fec <test_suite_full_integration+0xdc>
    }
    
    ASSERT_TRUE(enqueued >= 0, suite, "7.2_enqueue_messages");
    g_tests_passed++;
 800304a:	4b4a      	ldr	r3, [pc, #296]	@ (8003174 <test_suite_full_integration+0x264>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	3301      	adds	r3, #1
 8003050:	4a48      	ldr	r2, [pc, #288]	@ (8003174 <test_suite_full_integration+0x264>)
 8003052:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "7.2_control_to_can");
 8003054:	4a4b      	ldr	r2, [pc, #300]	@ (8003184 <test_suite_full_integration+0x274>)
 8003056:	f8d7 10fc 	ldr.w	r1, [r7, #252]	@ 0xfc
 800305a:	4848      	ldr	r0, [pc, #288]	@ (800317c <test_suite_full_integration+0x26c>)
 800305c:	f7fe f802 	bl	8001064 <Diag_Log>
  }
  
  // TEST 7.3: Timing validation (10ms control loop)
  g_tests_total++;
 8003060:	4b3f      	ldr	r3, [pc, #252]	@ (8003160 <test_suite_full_integration+0x250>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	3301      	adds	r3, #1
 8003066:	4a3e      	ldr	r2, [pc, #248]	@ (8003160 <test_suite_full_integration+0x250>)
 8003068:	6013      	str	r3, [r2, #0]
  {
    start_time = osKernelGetTickCount();
 800306a:	f00d fd91 	bl	8010b90 <osKernelGetTickCount>
 800306e:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
    
    AppState_Snapshot(&input);
 8003072:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003076:	4618      	mov	r0, r3
 8003078:	f7fd fbc0 	bl	80007fc <AppState_Snapshot>
    Control_Step10ms(&input, &output);
 800307c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8003080:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003084:	4611      	mov	r1, r2
 8003086:	4618      	mov	r0, r3
 8003088:	f7fd ff64 	bl	8000f54 <Control_Step10ms>
    
    elapsed = osKernelGetTickCount() - start_time;
 800308c:	f00d fd80 	bl	8010b90 <osKernelGetTickCount>
 8003090:	4602      	mov	r2, r0
 8003092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    
    // Control step should complete in < 5ms (leaving margin for 10ms period)
    ASSERT_RANGE(elapsed, 0, 5, suite, "7.3_control_timing");
 800309c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80030a0:	2b05      	cmp	r3, #5
 80030a2:	d90d      	bls.n	80030c0 <test_suite_full_integration+0x1b0>
 80030a4:	2305      	movs	r3, #5
 80030a6:	9301      	str	r3, [sp, #4]
 80030a8:	2300      	movs	r3, #0
 80030aa:	9300      	str	r3, [sp, #0]
 80030ac:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80030b0:	4a35      	ldr	r2, [pc, #212]	@ (8003188 <test_suite_full_integration+0x278>)
 80030b2:	f8d7 10fc 	ldr.w	r1, [r7, #252]	@ 0xfc
 80030b6:	482c      	ldr	r0, [pc, #176]	@ (8003168 <test_suite_full_integration+0x258>)
 80030b8:	f7fd ffd4 	bl	8001064 <Diag_Log>
 80030bc:	2300      	movs	r3, #0
 80030be:	e045      	b.n	800314c <test_suite_full_integration+0x23c>
    g_tests_passed++;
 80030c0:	4b2c      	ldr	r3, [pc, #176]	@ (8003174 <test_suite_full_integration+0x264>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	3301      	adds	r3, #1
 80030c6:	4a2b      	ldr	r2, [pc, #172]	@ (8003174 <test_suite_full_integration+0x264>)
 80030c8:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "7.3_control_timing");
 80030ca:	4a2f      	ldr	r2, [pc, #188]	@ (8003188 <test_suite_full_integration+0x278>)
 80030cc:	f8d7 10fc 	ldr.w	r1, [r7, #252]	@ 0xfc
 80030d0:	482a      	ldr	r0, [pc, #168]	@ (800317c <test_suite_full_integration+0x26c>)
 80030d2:	f7fd ffc7 	bl	8001064 <Diag_Log>
  }
  
  // TEST 7.4: State consistency across pipeline
  g_tests_total++;
 80030d6:	4b22      	ldr	r3, [pc, #136]	@ (8003160 <test_suite_full_integration+0x250>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	3301      	adds	r3, #1
 80030dc:	4a20      	ldr	r2, [pc, #128]	@ (8003160 <test_suite_full_integration+0x250>)
 80030de:	6013      	str	r3, [r2, #0]
  {
    AppState_Snapshot(&input);
 80030e0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7fd fb89 	bl	80007fc <AppState_Snapshot>
    uint16_t snapshot_torque = input.torque_total;
 80030ea:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	@ 0xec
 80030ee:	f8a7 30ee 	strh.w	r3, [r7, #238]	@ 0xee
    
    AppState_Snapshot(&input);
 80030f2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7fd fb80 	bl	80007fc <AppState_Snapshot>
    Control_Step10ms(&input, &output);
 80030fc:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8003100:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003104:	4611      	mov	r1, r2
 8003106:	4618      	mov	r0, r3
 8003108:	f7fd ff24 	bl	8000f54 <Control_Step10ms>
    
    // Torque from control should be reasonable
    ASSERT_RANGE(output.torque_pct, 0, 100, suite, "7.4_consistency");
 800310c:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	@ 0xd2
 8003110:	2b64      	cmp	r3, #100	@ 0x64
 8003112:	d90f      	bls.n	8003134 <test_suite_full_integration+0x224>
 8003114:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	@ 0xd2
 8003118:	461a      	mov	r2, r3
 800311a:	2364      	movs	r3, #100	@ 0x64
 800311c:	9301      	str	r3, [sp, #4]
 800311e:	2300      	movs	r3, #0
 8003120:	9300      	str	r3, [sp, #0]
 8003122:	4613      	mov	r3, r2
 8003124:	4a19      	ldr	r2, [pc, #100]	@ (800318c <test_suite_full_integration+0x27c>)
 8003126:	f8d7 10fc 	ldr.w	r1, [r7, #252]	@ 0xfc
 800312a:	480f      	ldr	r0, [pc, #60]	@ (8003168 <test_suite_full_integration+0x258>)
 800312c:	f7fd ff9a 	bl	8001064 <Diag_Log>
 8003130:	2300      	movs	r3, #0
 8003132:	e00b      	b.n	800314c <test_suite_full_integration+0x23c>
    g_tests_passed++;
 8003134:	4b0f      	ldr	r3, [pc, #60]	@ (8003174 <test_suite_full_integration+0x264>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	3301      	adds	r3, #1
 800313a:	4a0e      	ldr	r2, [pc, #56]	@ (8003174 <test_suite_full_integration+0x264>)
 800313c:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "7.4_state_consistency");
 800313e:	4a14      	ldr	r2, [pc, #80]	@ (8003190 <test_suite_full_integration+0x280>)
 8003140:	f8d7 10fc 	ldr.w	r1, [r7, #252]	@ 0xfc
 8003144:	480d      	ldr	r0, [pc, #52]	@ (800317c <test_suite_full_integration+0x26c>)
 8003146:	f7fd ff8d 	bl	8001064 <Diag_Log>
  }
  
  return 1;
 800314a:	2301      	movs	r3, #1
}
 800314c:	4618      	mov	r0, r3
 800314e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	08014a34 	.word	0x08014a34
 800315c:	08014a48 	.word	0x08014a48
 8003160:	24000428 	.word	0x24000428
 8003164:	08014a74 	.word	0x08014a74
 8003168:	08014554 	.word	0x08014554
 800316c:	08014a88 	.word	0x08014a88
 8003170:	08014594 	.word	0x08014594
 8003174:	2400042c 	.word	0x2400042c
 8003178:	08014aa0 	.word	0x08014aa0
 800317c:	080145b8 	.word	0x080145b8
 8003180:	24000320 	.word	0x24000320
 8003184:	08014ab4 	.word	0x08014ab4
 8003188:	08014ac8 	.word	0x08014ac8
 800318c:	08014adc 	.word	0x08014adc
 8003190:	08014aec 	.word	0x08014aec

08003194 <test_suite_stress_testing>:

/* ============================================================================
   SUITE 8: STRESS & EDGE CASES
   ========================================================================== */
uint32_t test_suite_stress_testing(void) {
 8003194:	b580      	push	{r7, lr}
 8003196:	b0c4      	sub	sp, #272	@ 0x110
 8003198:	af02      	add	r7, sp, #8
  const char *suite = "STRESS";
 800319a:	4bb3      	ldr	r3, [pc, #716]	@ (8003468 <test_suite_stress_testing+0x2d4>)
 800319c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  
  Diag_Log("\n=== SUITE 8: Stress & Edge Cases ===");
 80031a0:	48b2      	ldr	r0, [pc, #712]	@ (800346c <test_suite_stress_testing+0x2d8>)
 80031a2:	f7fd ff5f 	bl	8001064 <Diag_Log>
  
  app_inputs_t input;
  control_out_t output;
  
  // TEST 8.1: Rapid state changes
  g_tests_total++;
 80031a6:	4bb2      	ldr	r3, [pc, #712]	@ (8003470 <test_suite_stress_testing+0x2dc>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	3301      	adds	r3, #1
 80031ac:	4ab0      	ldr	r2, [pc, #704]	@ (8003470 <test_suite_stress_testing+0x2dc>)
 80031ae:	6013      	str	r3, [r2, #0]
  {
    for (int i = 0; i < 100; i++) {
 80031b0:	2300      	movs	r3, #0
 80031b2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80031b6:	e035      	b.n	8003224 <test_suite_stress_testing+0x90>
      AppState_Snapshot(&input);
 80031b8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80031bc:	4618      	mov	r0, r3
 80031be:	f7fd fb1d 	bl	80007fc <AppState_Snapshot>
      input.s1_aceleracion = (i * 40) % 4096;  // Sweep throttle
 80031c2:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 80031c6:	4613      	mov	r3, r2
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	4413      	add	r3, r2
 80031cc:	00db      	lsls	r3, r3, #3
 80031ce:	425a      	negs	r2, r3
 80031d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031d4:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80031d8:	bf58      	it	pl
 80031da:	4253      	negpl	r3, r2
 80031dc:	b29b      	uxth	r3, r3
 80031de:	f8a7 30cc 	strh.w	r3, [r7, #204]	@ 0xcc
      Control_Step10ms(&input, &output);
 80031e2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80031e6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80031ea:	4611      	mov	r1, r2
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7fd feb1 	bl	8000f54 <Control_Step10ms>
      ASSERT_RANGE(output.torque_pct, 0, 100, suite, "8.1_rapid_changes");
 80031f2:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	@ 0xca
 80031f6:	2b64      	cmp	r3, #100	@ 0x64
 80031f8:	d90f      	bls.n	800321a <test_suite_stress_testing+0x86>
 80031fa:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	@ 0xca
 80031fe:	461a      	mov	r2, r3
 8003200:	2364      	movs	r3, #100	@ 0x64
 8003202:	9301      	str	r3, [sp, #4]
 8003204:	2300      	movs	r3, #0
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	4613      	mov	r3, r2
 800320a:	4a9a      	ldr	r2, [pc, #616]	@ (8003474 <test_suite_stress_testing+0x2e0>)
 800320c:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 8003210:	4899      	ldr	r0, [pc, #612]	@ (8003478 <test_suite_stress_testing+0x2e4>)
 8003212:	f7fd ff27 	bl	8001064 <Diag_Log>
 8003216:	2300      	movs	r3, #0
 8003218:	e121      	b.n	800345e <test_suite_stress_testing+0x2ca>
    for (int i = 0; i < 100; i++) {
 800321a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800321e:	3301      	adds	r3, #1
 8003220:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003224:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003228:	2b63      	cmp	r3, #99	@ 0x63
 800322a:	ddc5      	ble.n	80031b8 <test_suite_stress_testing+0x24>
    }
    g_tests_passed++;
 800322c:	4b93      	ldr	r3, [pc, #588]	@ (800347c <test_suite_stress_testing+0x2e8>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	3301      	adds	r3, #1
 8003232:	4a92      	ldr	r2, [pc, #584]	@ (800347c <test_suite_stress_testing+0x2e8>)
 8003234:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "8.1_rapid_state_changes");
 8003236:	4a92      	ldr	r2, [pc, #584]	@ (8003480 <test_suite_stress_testing+0x2ec>)
 8003238:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 800323c:	4891      	ldr	r0, [pc, #580]	@ (8003484 <test_suite_stress_testing+0x2f0>)
 800323e:	f7fd ff11 	bl	8001064 <Diag_Log>
  }
  
  // TEST 8.2: Boundary values (0, 50%, 100%)
  g_tests_total++;
 8003242:	4b8b      	ldr	r3, [pc, #556]	@ (8003470 <test_suite_stress_testing+0x2dc>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	3301      	adds	r3, #1
 8003248:	4a89      	ldr	r2, [pc, #548]	@ (8003470 <test_suite_stress_testing+0x2dc>)
 800324a:	6013      	str	r3, [r2, #0]
  {
    uint16_t test_values[] = {0, 2047, 4095};
 800324c:	4a8e      	ldr	r2, [pc, #568]	@ (8003488 <test_suite_stress_testing+0x2f4>)
 800324e:	f107 0320 	add.w	r3, r7, #32
 8003252:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003256:	6018      	str	r0, [r3, #0]
 8003258:	3304      	adds	r3, #4
 800325a:	8019      	strh	r1, [r3, #0]
    
    for (int i = 0; i < 3; i++) {
 800325c:	2300      	movs	r3, #0
 800325e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003262:	e02f      	b.n	80032c4 <test_suite_stress_testing+0x130>
      AppState_Snapshot(&input);
 8003264:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003268:	4618      	mov	r0, r3
 800326a:	f7fd fac7 	bl	80007fc <AppState_Snapshot>
      input.s1_aceleracion = test_values[i];
 800326e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8003278:	443b      	add	r3, r7
 800327a:	f833 3ce8 	ldrh.w	r3, [r3, #-232]
 800327e:	f8a7 30cc 	strh.w	r3, [r7, #204]	@ 0xcc
      Control_Step10ms(&input, &output);
 8003282:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8003286:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800328a:	4611      	mov	r1, r2
 800328c:	4618      	mov	r0, r3
 800328e:	f7fd fe61 	bl	8000f54 <Control_Step10ms>
      ASSERT_RANGE(output.torque_pct, 0, 100, suite, "8.2_boundary");
 8003292:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	@ 0xca
 8003296:	2b64      	cmp	r3, #100	@ 0x64
 8003298:	d90f      	bls.n	80032ba <test_suite_stress_testing+0x126>
 800329a:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	@ 0xca
 800329e:	461a      	mov	r2, r3
 80032a0:	2364      	movs	r3, #100	@ 0x64
 80032a2:	9301      	str	r3, [sp, #4]
 80032a4:	2300      	movs	r3, #0
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	4613      	mov	r3, r2
 80032aa:	4a78      	ldr	r2, [pc, #480]	@ (800348c <test_suite_stress_testing+0x2f8>)
 80032ac:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 80032b0:	4871      	ldr	r0, [pc, #452]	@ (8003478 <test_suite_stress_testing+0x2e4>)
 80032b2:	f7fd fed7 	bl	8001064 <Diag_Log>
 80032b6:	2300      	movs	r3, #0
 80032b8:	e0d1      	b.n	800345e <test_suite_stress_testing+0x2ca>
    for (int i = 0; i < 3; i++) {
 80032ba:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80032be:	3301      	adds	r3, #1
 80032c0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80032c4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	ddcb      	ble.n	8003264 <test_suite_stress_testing+0xd0>
    }
    g_tests_passed++;
 80032cc:	4b6b      	ldr	r3, [pc, #428]	@ (800347c <test_suite_stress_testing+0x2e8>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	3301      	adds	r3, #1
 80032d2:	4a6a      	ldr	r2, [pc, #424]	@ (800347c <test_suite_stress_testing+0x2e8>)
 80032d4:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "8.2_boundary_values");
 80032d6:	4a6e      	ldr	r2, [pc, #440]	@ (8003490 <test_suite_stress_testing+0x2fc>)
 80032d8:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 80032dc:	4869      	ldr	r0, [pc, #420]	@ (8003484 <test_suite_stress_testing+0x2f0>)
 80032de:	f7fd fec1 	bl	8001064 <Diag_Log>
  }
  
  // TEST 8.3: Queue stress (multiple rapid enqueues)
  g_tests_total++;
 80032e2:	4b63      	ldr	r3, [pc, #396]	@ (8003470 <test_suite_stress_testing+0x2dc>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	3301      	adds	r3, #1
 80032e8:	4a61      	ldr	r2, [pc, #388]	@ (8003470 <test_suite_stress_testing+0x2dc>)
 80032ea:	6013      	str	r3, [r2, #0]
  {
    int successful = 0;
 80032ec:	2300      	movs	r3, #0
 80032ee:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    for (int i = 0; i < 50; i++) {
 80032f2:	2300      	movs	r3, #0
 80032f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80032f8:	e01d      	b.n	8003336 <test_suite_stress_testing+0x1a2>
      can_qitem16_t qitem;
      qitem.w[0] = i;
 80032fa:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 80032fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003302:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003306:	601a      	str	r2, [r3, #0]
      osStatus_t status = osMessageQueuePut(canRxQueueHandle, &qitem, 0, 0);
 8003308:	4b62      	ldr	r3, [pc, #392]	@ (8003494 <test_suite_stress_testing+0x300>)
 800330a:	6818      	ldr	r0, [r3, #0]
 800330c:	4639      	mov	r1, r7
 800330e:	2300      	movs	r3, #0
 8003310:	2200      	movs	r2, #0
 8003312:	f00d fe01 	bl	8010f18 <osMessageQueuePut>
 8003316:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
      if (status == osOK) successful++;
 800331a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800331e:	2b00      	cmp	r3, #0
 8003320:	d104      	bne.n	800332c <test_suite_stress_testing+0x198>
 8003322:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003326:	3301      	adds	r3, #1
 8003328:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    for (int i = 0; i < 50; i++) {
 800332c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003330:	3301      	adds	r3, #1
 8003332:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003336:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800333a:	2b31      	cmp	r3, #49	@ 0x31
 800333c:	dddd      	ble.n	80032fa <test_suite_stress_testing+0x166>
    }
    
    ASSERT_RANGE(successful, 40, 50, suite, "8.3_queue_stress");
 800333e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003342:	2b27      	cmp	r3, #39	@ 0x27
 8003344:	dd03      	ble.n	800334e <test_suite_stress_testing+0x1ba>
 8003346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800334a:	2b32      	cmp	r3, #50	@ 0x32
 800334c:	dd0d      	ble.n	800336a <test_suite_stress_testing+0x1d6>
 800334e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003352:	2232      	movs	r2, #50	@ 0x32
 8003354:	9201      	str	r2, [sp, #4]
 8003356:	2228      	movs	r2, #40	@ 0x28
 8003358:	9200      	str	r2, [sp, #0]
 800335a:	4a4f      	ldr	r2, [pc, #316]	@ (8003498 <test_suite_stress_testing+0x304>)
 800335c:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 8003360:	4845      	ldr	r0, [pc, #276]	@ (8003478 <test_suite_stress_testing+0x2e4>)
 8003362:	f7fd fe7f 	bl	8001064 <Diag_Log>
 8003366:	2300      	movs	r3, #0
 8003368:	e079      	b.n	800345e <test_suite_stress_testing+0x2ca>
    
    // Drain queue
    can_qitem16_t drain;
    while (osMessageQueueGet(canRxQueueHandle, &drain, NULL, 0) == osOK) {}
 800336a:	bf00      	nop
 800336c:	4b49      	ldr	r3, [pc, #292]	@ (8003494 <test_suite_stress_testing+0x300>)
 800336e:	6818      	ldr	r0, [r3, #0]
 8003370:	f107 0110 	add.w	r1, r7, #16
 8003374:	2300      	movs	r3, #0
 8003376:	2200      	movs	r2, #0
 8003378:	f00d fe2e 	bl	8010fd8 <osMessageQueueGet>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d0f4      	beq.n	800336c <test_suite_stress_testing+0x1d8>
    
    g_tests_passed++;
 8003382:	4b3e      	ldr	r3, [pc, #248]	@ (800347c <test_suite_stress_testing+0x2e8>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	3301      	adds	r3, #1
 8003388:	4a3c      	ldr	r2, [pc, #240]	@ (800347c <test_suite_stress_testing+0x2e8>)
 800338a:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "8.3_queue_stress");
 800338c:	4a42      	ldr	r2, [pc, #264]	@ (8003498 <test_suite_stress_testing+0x304>)
 800338e:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 8003392:	483c      	ldr	r0, [pc, #240]	@ (8003484 <test_suite_stress_testing+0x2f0>)
 8003394:	f7fd fe66 	bl	8001064 <Diag_Log>
  }
  
  // TEST 8.4: Long-running consistency (1000ms of control loops)
  g_tests_total++;
 8003398:	4b35      	ldr	r3, [pc, #212]	@ (8003470 <test_suite_stress_testing+0x2dc>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	3301      	adds	r3, #1
 800339e:	4a34      	ldr	r2, [pc, #208]	@ (8003470 <test_suite_stress_testing+0x2dc>)
 80033a0:	6013      	str	r3, [r2, #0]
  {
    uint32_t start = osKernelGetTickCount();
 80033a2:	f00d fbf5 	bl	8010b90 <osKernelGetTickCount>
 80033a6:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
    uint32_t loop_count = 0;
 80033aa:	2300      	movs	r3, #0
 80033ac:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    
    while ((osKernelGetTickCount() - start) < 1000) {
 80033b0:	e028      	b.n	8003404 <test_suite_stress_testing+0x270>
      AppState_Snapshot(&input);
 80033b2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7fd fa20 	bl	80007fc <AppState_Snapshot>
      Control_Step10ms(&input, &output);
 80033bc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80033c0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80033c4:	4611      	mov	r1, r2
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7fd fdc4 	bl	8000f54 <Control_Step10ms>
      ASSERT_RANGE(output.torque_pct, 0, 100, suite, "8.4_long_run");
 80033cc:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	@ 0xca
 80033d0:	2b64      	cmp	r3, #100	@ 0x64
 80033d2:	d90f      	bls.n	80033f4 <test_suite_stress_testing+0x260>
 80033d4:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	@ 0xca
 80033d8:	461a      	mov	r2, r3
 80033da:	2364      	movs	r3, #100	@ 0x64
 80033dc:	9301      	str	r3, [sp, #4]
 80033de:	2300      	movs	r3, #0
 80033e0:	9300      	str	r3, [sp, #0]
 80033e2:	4613      	mov	r3, r2
 80033e4:	4a2d      	ldr	r2, [pc, #180]	@ (800349c <test_suite_stress_testing+0x308>)
 80033e6:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 80033ea:	4823      	ldr	r0, [pc, #140]	@ (8003478 <test_suite_stress_testing+0x2e4>)
 80033ec:	f7fd fe3a 	bl	8001064 <Diag_Log>
 80033f0:	2300      	movs	r3, #0
 80033f2:	e034      	b.n	800345e <test_suite_stress_testing+0x2ca>
      loop_count++;
 80033f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033f8:	3301      	adds	r3, #1
 80033fa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
      osDelay(1);
 80033fe:	2001      	movs	r0, #1
 8003400:	f00d fc74 	bl	8010cec <osDelay>
    while ((osKernelGetTickCount() - start) < 1000) {
 8003404:	f00d fbc4 	bl	8010b90 <osKernelGetTickCount>
 8003408:	4602      	mov	r2, r0
 800340a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003414:	d3cd      	bcc.n	80033b2 <test_suite_stress_testing+0x21e>
    }
    
    ASSERT_RANGE(loop_count, 50, 1000, suite, "8.4_loop_count");
 8003416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800341a:	2b31      	cmp	r3, #49	@ 0x31
 800341c:	d904      	bls.n	8003428 <test_suite_stress_testing+0x294>
 800341e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003422:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003426:	d90e      	bls.n	8003446 <test_suite_stress_testing+0x2b2>
 8003428:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800342c:	9301      	str	r3, [sp, #4]
 800342e:	2332      	movs	r3, #50	@ 0x32
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003436:	4a1a      	ldr	r2, [pc, #104]	@ (80034a0 <test_suite_stress_testing+0x30c>)
 8003438:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 800343c:	480e      	ldr	r0, [pc, #56]	@ (8003478 <test_suite_stress_testing+0x2e4>)
 800343e:	f7fd fe11 	bl	8001064 <Diag_Log>
 8003442:	2300      	movs	r3, #0
 8003444:	e00b      	b.n	800345e <test_suite_stress_testing+0x2ca>
    g_tests_passed++;
 8003446:	4b0d      	ldr	r3, [pc, #52]	@ (800347c <test_suite_stress_testing+0x2e8>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	3301      	adds	r3, #1
 800344c:	4a0b      	ldr	r2, [pc, #44]	@ (800347c <test_suite_stress_testing+0x2e8>)
 800344e:	6013      	str	r3, [r2, #0]
    TEST_PASS(suite, "8.4_long_running");
 8003450:	4a14      	ldr	r2, [pc, #80]	@ (80034a4 <test_suite_stress_testing+0x310>)
 8003452:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 8003456:	480b      	ldr	r0, [pc, #44]	@ (8003484 <test_suite_stress_testing+0x2f0>)
 8003458:	f7fd fe04 	bl	8001064 <Diag_Log>
  }
  
  return 1;
 800345c:	2301      	movs	r3, #1
}
 800345e:	4618      	mov	r0, r3
 8003460:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	08014b04 	.word	0x08014b04
 800346c:	08014b0c 	.word	0x08014b0c
 8003470:	24000428 	.word	0x24000428
 8003474:	08014b34 	.word	0x08014b34
 8003478:	08014554 	.word	0x08014554
 800347c:	2400042c 	.word	0x2400042c
 8003480:	08014b48 	.word	0x08014b48
 8003484:	080145b8 	.word	0x080145b8
 8003488:	08014bcc 	.word	0x08014bcc
 800348c:	08014b60 	.word	0x08014b60
 8003490:	08014b70 	.word	0x08014b70
 8003494:	2400031c 	.word	0x2400031c
 8003498:	08014b84 	.word	0x08014b84
 800349c:	08014b98 	.word	0x08014b98
 80034a0:	08014ba8 	.word	0x08014ba8
 80034a4:	08014bb8 	.word	0x08014bb8

080034a8 <Test_IntegrationRunAll>:

/* ============================================================================
   TEST RUNNER: Execute all suites and generate report
   ========================================================================== */
test_result_t Test_IntegrationRunAll(void) {
 80034a8:	b590      	push	{r4, r7, lr}
 80034aa:	b089      	sub	sp, #36	@ 0x24
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  test_result_t result;
  uint32_t start_time = osKernelGetTickCount();
 80034b0:	f00d fb6e 	bl	8010b90 <osKernelGetTickCount>
 80034b4:	61f8      	str	r0, [r7, #28]
  
  Diag_Log("\n\n");
 80034b6:	4839      	ldr	r0, [pc, #228]	@ (800359c <Test_IntegrationRunAll+0xf4>)
 80034b8:	f7fd fdd4 	bl	8001064 <Diag_Log>
  Diag_Log("====================================================");
 80034bc:	4838      	ldr	r0, [pc, #224]	@ (80035a0 <Test_IntegrationRunAll+0xf8>)
 80034be:	f7fd fdd1 	bl	8001064 <Diag_Log>
  Diag_Log("  ECU08 NSIL - FULL INTEGRATION TEST SUITE");
 80034c2:	4838      	ldr	r0, [pc, #224]	@ (80035a4 <Test_IntegrationRunAll+0xfc>)
 80034c4:	f7fd fdce 	bl	8001064 <Diag_Log>
  Diag_Log("====================================================");
 80034c8:	4835      	ldr	r0, [pc, #212]	@ (80035a0 <Test_IntegrationRunAll+0xf8>)
 80034ca:	f7fd fdcb 	bl	8001064 <Diag_Log>
  Diag_Log("Running with all FreeRTOS tasks active...\n");
 80034ce:	4836      	ldr	r0, [pc, #216]	@ (80035a8 <Test_IntegrationRunAll+0x100>)
 80034d0:	f7fd fdc8 	bl	8001064 <Diag_Log>
  
  g_tests_total = 0;
 80034d4:	4b35      	ldr	r3, [pc, #212]	@ (80035ac <Test_IntegrationRunAll+0x104>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]
  g_tests_passed = 0;
 80034da:	4b35      	ldr	r3, [pc, #212]	@ (80035b0 <Test_IntegrationRunAll+0x108>)
 80034dc:	2200      	movs	r2, #0
 80034de:	601a      	str	r2, [r3, #0]
  
  // Run all test suites
  test_suite_state_machine();
 80034e0:	f7fe fe96 	bl	8002210 <test_suite_state_machine>
  test_suite_control_logic();
 80034e4:	f7fe ff42 	bl	800236c <test_suite_control_logic>
  test_suite_can_communication();
 80034e8:	f7ff f872 	bl	80025d0 <test_suite_can_communication>
  test_suite_telemetry();
 80034ec:	f7ff fa64 	bl	80029b8 <test_suite_telemetry>
  test_suite_safety_logic();
 80034f0:	f7ff faf8 	bl	8002ae4 <test_suite_safety_logic>
  test_suite_concurrency();
 80034f4:	f7ff fbd4 	bl	8002ca0 <test_suite_concurrency>
  test_suite_full_integration();
 80034f8:	f7ff fd0a 	bl	8002f10 <test_suite_full_integration>
  test_suite_stress_testing();
 80034fc:	f7ff fe4a 	bl	8003194 <test_suite_stress_testing>
  
  // Calculate results
  uint32_t elapsed = osKernelGetTickCount() - start_time;
 8003500:	f00d fb46 	bl	8010b90 <osKernelGetTickCount>
 8003504:	4602      	mov	r2, r0
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	61bb      	str	r3, [r7, #24]
  result.total = g_tests_total;
 800350c:	4b27      	ldr	r3, [pc, #156]	@ (80035ac <Test_IntegrationRunAll+0x104>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	60bb      	str	r3, [r7, #8]
  result.passed = g_tests_passed;
 8003512:	4b27      	ldr	r3, [pc, #156]	@ (80035b0 <Test_IntegrationRunAll+0x108>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	60fb      	str	r3, [r7, #12]
  result.failed = g_tests_total - g_tests_passed;
 8003518:	4b24      	ldr	r3, [pc, #144]	@ (80035ac <Test_IntegrationRunAll+0x104>)
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	4b24      	ldr	r3, [pc, #144]	@ (80035b0 <Test_IntegrationRunAll+0x108>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	613b      	str	r3, [r7, #16]
  result.execution_time_ms = elapsed;
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	617b      	str	r3, [r7, #20]
  
  // Print report
  Diag_Log("\n====================================================");
 8003528:	4822      	ldr	r0, [pc, #136]	@ (80035b4 <Test_IntegrationRunAll+0x10c>)
 800352a:	f7fd fd9b 	bl	8001064 <Diag_Log>
  Diag_Log("  TEST REPORT");
 800352e:	4822      	ldr	r0, [pc, #136]	@ (80035b8 <Test_IntegrationRunAll+0x110>)
 8003530:	f7fd fd98 	bl	8001064 <Diag_Log>
  Diag_Log("====================================================");
 8003534:	481a      	ldr	r0, [pc, #104]	@ (80035a0 <Test_IntegrationRunAll+0xf8>)
 8003536:	f7fd fd95 	bl	8001064 <Diag_Log>
  Diag_Log("Total Tests:      %lu", result.total);
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	4619      	mov	r1, r3
 800353e:	481f      	ldr	r0, [pc, #124]	@ (80035bc <Test_IntegrationRunAll+0x114>)
 8003540:	f7fd fd90 	bl	8001064 <Diag_Log>
  Diag_Log("Passed:           %lu", result.passed);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	4619      	mov	r1, r3
 8003548:	481d      	ldr	r0, [pc, #116]	@ (80035c0 <Test_IntegrationRunAll+0x118>)
 800354a:	f7fd fd8b 	bl	8001064 <Diag_Log>
  Diag_Log("Failed:           %lu", result.failed);
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	4619      	mov	r1, r3
 8003552:	481c      	ldr	r0, [pc, #112]	@ (80035c4 <Test_IntegrationRunAll+0x11c>)
 8003554:	f7fd fd86 	bl	8001064 <Diag_Log>
  Diag_Log("Execution Time:   %lu ms", result.execution_time_ms);
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	4619      	mov	r1, r3
 800355c:	481a      	ldr	r0, [pc, #104]	@ (80035c8 <Test_IntegrationRunAll+0x120>)
 800355e:	f7fd fd81 	bl	8001064 <Diag_Log>
  
  if (result.failed == 0) {
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d106      	bne.n	8003576 <Test_IntegrationRunAll+0xce>
    Diag_Log("\n RESULT: ALL TESTS PASSED (100%%)");
 8003568:	4818      	ldr	r0, [pc, #96]	@ (80035cc <Test_IntegrationRunAll+0x124>)
 800356a:	f7fd fd7b 	bl	8001064 <Diag_Log>
    Diag_Log("Status: SYSTEM READY FOR HARDWARE");
 800356e:	4818      	ldr	r0, [pc, #96]	@ (80035d0 <Test_IntegrationRunAll+0x128>)
 8003570:	f7fd fd78 	bl	8001064 <Diag_Log>
 8003574:	e004      	b.n	8003580 <Test_IntegrationRunAll+0xd8>
  } else {
    Diag_Log("\n RESULT: %lu TESTS FAILED", result.failed);
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	4619      	mov	r1, r3
 800357a:	4816      	ldr	r0, [pc, #88]	@ (80035d4 <Test_IntegrationRunAll+0x12c>)
 800357c:	f7fd fd72 	bl	8001064 <Diag_Log>
  }
  
  Diag_Log("====================================================\n");
 8003580:	4815      	ldr	r0, [pc, #84]	@ (80035d8 <Test_IntegrationRunAll+0x130>)
 8003582:	f7fd fd6f 	bl	8001064 <Diag_Log>
  
  return result;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	461c      	mov	r4, r3
 800358a:	f107 0308 	add.w	r3, r7, #8
 800358e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003590:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	3724      	adds	r7, #36	@ 0x24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd90      	pop	{r4, r7, pc}
 800359c:	08014bd4 	.word	0x08014bd4
 80035a0:	08014bd8 	.word	0x08014bd8
 80035a4:	08014c10 	.word	0x08014c10
 80035a8:	08014c3c 	.word	0x08014c3c
 80035ac:	24000428 	.word	0x24000428
 80035b0:	2400042c 	.word	0x2400042c
 80035b4:	08014c68 	.word	0x08014c68
 80035b8:	08014ca0 	.word	0x08014ca0
 80035bc:	08014cb0 	.word	0x08014cb0
 80035c0:	08014cc8 	.word	0x08014cc8
 80035c4:	08014ce0 	.word	0x08014ce0
 80035c8:	08014cf8 	.word	0x08014cf8
 80035cc:	08014d14 	.word	0x08014d14
 80035d0:	08014d3c 	.word	0x08014d3c
 80035d4:	08014d60 	.word	0x08014d60
 80035d8:	08014d80 	.word	0x08014d80

080035dc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b09c      	sub	sp, #112	@ 0x70
 80035e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035e2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80035e6:	2200      	movs	r2, #0
 80035e8:	601a      	str	r2, [r3, #0]
 80035ea:	605a      	str	r2, [r3, #4]
 80035ec:	609a      	str	r2, [r3, #8]
 80035ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035f0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
 80035f8:	605a      	str	r2, [r3, #4]
 80035fa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035fc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003600:	2200      	movs	r2, #0
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	605a      	str	r2, [r3, #4]
 8003606:	609a      	str	r2, [r3, #8]
 8003608:	60da      	str	r2, [r3, #12]
 800360a:	611a      	str	r2, [r3, #16]
 800360c:	615a      	str	r2, [r3, #20]
 800360e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003610:	1d3b      	adds	r3, r7, #4
 8003612:	2234      	movs	r2, #52	@ 0x34
 8003614:	2100      	movs	r1, #0
 8003616:	4618      	mov	r0, r3
 8003618:	f010 fdde 	bl	80141d8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800361c:	4b49      	ldr	r3, [pc, #292]	@ (8003744 <MX_TIM1_Init+0x168>)
 800361e:	4a4a      	ldr	r2, [pc, #296]	@ (8003748 <MX_TIM1_Init+0x16c>)
 8003620:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003622:	4b48      	ldr	r3, [pc, #288]	@ (8003744 <MX_TIM1_Init+0x168>)
 8003624:	2200      	movs	r2, #0
 8003626:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003628:	4b46      	ldr	r3, [pc, #280]	@ (8003744 <MX_TIM1_Init+0x168>)
 800362a:	2200      	movs	r2, #0
 800362c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800362e:	4b45      	ldr	r3, [pc, #276]	@ (8003744 <MX_TIM1_Init+0x168>)
 8003630:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003634:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003636:	4b43      	ldr	r3, [pc, #268]	@ (8003744 <MX_TIM1_Init+0x168>)
 8003638:	2200      	movs	r2, #0
 800363a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800363c:	4b41      	ldr	r3, [pc, #260]	@ (8003744 <MX_TIM1_Init+0x168>)
 800363e:	2200      	movs	r2, #0
 8003640:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003642:	4b40      	ldr	r3, [pc, #256]	@ (8003744 <MX_TIM1_Init+0x168>)
 8003644:	2280      	movs	r2, #128	@ 0x80
 8003646:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003648:	483e      	ldr	r0, [pc, #248]	@ (8003744 <MX_TIM1_Init+0x168>)
 800364a:	f009 fa4a 	bl	800cae2 <HAL_TIM_Base_Init>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d001      	beq.n	8003658 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003654:	f7fe fab2 	bl	8001bbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003658:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800365c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800365e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003662:	4619      	mov	r1, r3
 8003664:	4837      	ldr	r0, [pc, #220]	@ (8003744 <MX_TIM1_Init+0x168>)
 8003666:	f009 fd0f 	bl	800d088 <HAL_TIM_ConfigClockSource>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d001      	beq.n	8003674 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8003670:	f7fe faa4 	bl	8001bbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003674:	4833      	ldr	r0, [pc, #204]	@ (8003744 <MX_TIM1_Init+0x168>)
 8003676:	f009 fa8b 	bl	800cb90 <HAL_TIM_PWM_Init>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d001      	beq.n	8003684 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8003680:	f7fe fa9c 	bl	8001bbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003684:	2300      	movs	r3, #0
 8003686:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003688:	2300      	movs	r3, #0
 800368a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800368c:	2300      	movs	r3, #0
 800368e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003690:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003694:	4619      	mov	r1, r3
 8003696:	482b      	ldr	r0, [pc, #172]	@ (8003744 <MX_TIM1_Init+0x168>)
 8003698:	f00a fa40 	bl	800db1c <HAL_TIMEx_MasterConfigSynchronization>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80036a2:	f7fe fa8b 	bl	8001bbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036a6:	2360      	movs	r3, #96	@ 0x60
 80036a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80036aa:	2300      	movs	r3, #0
 80036ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036ae:	2300      	movs	r3, #0
 80036b0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80036b2:	2300      	movs	r3, #0
 80036b4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036b6:	2300      	movs	r3, #0
 80036b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80036ba:	2300      	movs	r3, #0
 80036bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80036be:	2300      	movs	r3, #0
 80036c0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036c2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80036c6:	2200      	movs	r2, #0
 80036c8:	4619      	mov	r1, r3
 80036ca:	481e      	ldr	r0, [pc, #120]	@ (8003744 <MX_TIM1_Init+0x168>)
 80036cc:	f009 fbc8 	bl	800ce60 <HAL_TIM_PWM_ConfigChannel>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80036d6:	f7fe fa71 	bl	8001bbc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80036da:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80036de:	2204      	movs	r2, #4
 80036e0:	4619      	mov	r1, r3
 80036e2:	4818      	ldr	r0, [pc, #96]	@ (8003744 <MX_TIM1_Init+0x168>)
 80036e4:	f009 fbbc 	bl	800ce60 <HAL_TIM_PWM_ConfigChannel>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80036ee:	f7fe fa65 	bl	8001bbc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80036f2:	2300      	movs	r3, #0
 80036f4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80036f6:	2300      	movs	r3, #0
 80036f8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80036fa:	2300      	movs	r3, #0
 80036fc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80036fe:	2300      	movs	r3, #0
 8003700:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003702:	2300      	movs	r3, #0
 8003704:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003706:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800370a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800370c:	2300      	movs	r3, #0
 800370e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003710:	2300      	movs	r3, #0
 8003712:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003714:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003718:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800371a:	2300      	movs	r3, #0
 800371c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800371e:	2300      	movs	r3, #0
 8003720:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003722:	1d3b      	adds	r3, r7, #4
 8003724:	4619      	mov	r1, r3
 8003726:	4807      	ldr	r0, [pc, #28]	@ (8003744 <MX_TIM1_Init+0x168>)
 8003728:	f00a fa94 	bl	800dc54 <HAL_TIMEx_ConfigBreakDeadTime>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8003732:	f7fe fa43 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003736:	4803      	ldr	r0, [pc, #12]	@ (8003744 <MX_TIM1_Init+0x168>)
 8003738:	f000 f870 	bl	800381c <HAL_TIM_MspPostInit>

}
 800373c:	bf00      	nop
 800373e:	3770      	adds	r7, #112	@ 0x70
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	24000430 	.word	0x24000430
 8003748:	40010000 	.word	0x40010000

0800374c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003750:	4b10      	ldr	r3, [pc, #64]	@ (8003794 <MX_TIM16_Init+0x48>)
 8003752:	4a11      	ldr	r2, [pc, #68]	@ (8003798 <MX_TIM16_Init+0x4c>)
 8003754:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 528;
 8003756:	4b0f      	ldr	r3, [pc, #60]	@ (8003794 <MX_TIM16_Init+0x48>)
 8003758:	f44f 7204 	mov.w	r2, #528	@ 0x210
 800375c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800375e:	4b0d      	ldr	r3, [pc, #52]	@ (8003794 <MX_TIM16_Init+0x48>)
 8003760:	2200      	movs	r2, #0
 8003762:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000 - 1;
 8003764:	4b0b      	ldr	r3, [pc, #44]	@ (8003794 <MX_TIM16_Init+0x48>)
 8003766:	f242 720f 	movw	r2, #9999	@ 0x270f
 800376a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800376c:	4b09      	ldr	r3, [pc, #36]	@ (8003794 <MX_TIM16_Init+0x48>)
 800376e:	2200      	movs	r2, #0
 8003770:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003772:	4b08      	ldr	r3, [pc, #32]	@ (8003794 <MX_TIM16_Init+0x48>)
 8003774:	2200      	movs	r2, #0
 8003776:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003778:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <MX_TIM16_Init+0x48>)
 800377a:	2200      	movs	r2, #0
 800377c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800377e:	4805      	ldr	r0, [pc, #20]	@ (8003794 <MX_TIM16_Init+0x48>)
 8003780:	f009 f9af 	bl	800cae2 <HAL_TIM_Base_Init>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800378a:	f7fe fa17 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800378e:	bf00      	nop
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	2400047c 	.word	0x2400047c
 8003798:	40014400 	.word	0x40014400

0800379c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a19      	ldr	r2, [pc, #100]	@ (8003810 <HAL_TIM_Base_MspInit+0x74>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d10f      	bne.n	80037ce <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037ae:	4b19      	ldr	r3, [pc, #100]	@ (8003814 <HAL_TIM_Base_MspInit+0x78>)
 80037b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037b4:	4a17      	ldr	r2, [pc, #92]	@ (8003814 <HAL_TIM_Base_MspInit+0x78>)
 80037b6:	f043 0301 	orr.w	r3, r3, #1
 80037ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80037be:	4b15      	ldr	r3, [pc, #84]	@ (8003814 <HAL_TIM_Base_MspInit+0x78>)
 80037c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037c4:	f003 0301 	and.w	r3, r3, #1
 80037c8:	60fb      	str	r3, [r7, #12]
 80037ca:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 80037cc:	e01b      	b.n	8003806 <HAL_TIM_Base_MspInit+0x6a>
  else if(tim_baseHandle->Instance==TIM16)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a11      	ldr	r2, [pc, #68]	@ (8003818 <HAL_TIM_Base_MspInit+0x7c>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d116      	bne.n	8003806 <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80037d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003814 <HAL_TIM_Base_MspInit+0x78>)
 80037da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037de:	4a0d      	ldr	r2, [pc, #52]	@ (8003814 <HAL_TIM_Base_MspInit+0x78>)
 80037e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80037e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003814 <HAL_TIM_Base_MspInit+0x78>)
 80037ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037f2:	60bb      	str	r3, [r7, #8]
 80037f4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 5, 0);
 80037f6:	2200      	movs	r2, #0
 80037f8:	2105      	movs	r1, #5
 80037fa:	2075      	movs	r0, #117	@ 0x75
 80037fc:	f001 fda7 	bl	800534e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8003800:	2075      	movs	r0, #117	@ 0x75
 8003802:	f001 fdbe 	bl	8005382 <HAL_NVIC_EnableIRQ>
}
 8003806:	bf00      	nop
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	40010000 	.word	0x40010000
 8003814:	58024400 	.word	0x58024400
 8003818:	40014400 	.word	0x40014400

0800381c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b088      	sub	sp, #32
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003824:	f107 030c 	add.w	r3, r7, #12
 8003828:	2200      	movs	r2, #0
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	605a      	str	r2, [r3, #4]
 800382e:	609a      	str	r2, [r3, #8]
 8003830:	60da      	str	r2, [r3, #12]
 8003832:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a13      	ldr	r2, [pc, #76]	@ (8003888 <HAL_TIM_MspPostInit+0x6c>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d11f      	bne.n	800387e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800383e:	4b13      	ldr	r3, [pc, #76]	@ (800388c <HAL_TIM_MspPostInit+0x70>)
 8003840:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003844:	4a11      	ldr	r2, [pc, #68]	@ (800388c <HAL_TIM_MspPostInit+0x70>)
 8003846:	f043 0310 	orr.w	r3, r3, #16
 800384a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800384e:	4b0f      	ldr	r3, [pc, #60]	@ (800388c <HAL_TIM_MspPostInit+0x70>)
 8003850:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003854:	f003 0310 	and.w	r3, r3, #16
 8003858:	60bb      	str	r3, [r7, #8]
 800385a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800385c:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8003860:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003862:	2302      	movs	r3, #2
 8003864:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003866:	2300      	movs	r3, #0
 8003868:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800386a:	2300      	movs	r3, #0
 800386c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800386e:	2301      	movs	r3, #1
 8003870:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003872:	f107 030c 	add.w	r3, r7, #12
 8003876:	4619      	mov	r1, r3
 8003878:	4805      	ldr	r0, [pc, #20]	@ (8003890 <HAL_TIM_MspPostInit+0x74>)
 800387a:	f003 fbb5 	bl	8006fe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800387e:	bf00      	nop
 8003880:	3720      	adds	r7, #32
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	40010000 	.word	0x40010000
 800388c:	58024400 	.word	0x58024400
 8003890:	58021000 	.word	0x58021000

08003894 <MX_USART10_UART_Init>:
UART_HandleTypeDef huart10;

/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 8003898:	4b22      	ldr	r3, [pc, #136]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 800389a:	4a23      	ldr	r2, [pc, #140]	@ (8003928 <MX_USART10_UART_Init+0x94>)
 800389c:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 800389e:	4b21      	ldr	r3, [pc, #132]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80038a4:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 80038a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 80038ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 80038b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 80038b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038ba:	220c      	movs	r2, #12
 80038bc:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038be:	4b19      	ldr	r3, [pc, #100]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038c0:	2200      	movs	r2, #0
 80038c2:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 80038c4:	4b17      	ldr	r3, [pc, #92]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80038ca:	4b16      	ldr	r3, [pc, #88]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80038d0:	4b14      	ldr	r3, [pc, #80]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80038d6:	4b13      	ldr	r3, [pc, #76]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038d8:	2200      	movs	r2, #0
 80038da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 80038dc:	4811      	ldr	r0, [pc, #68]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038de:	f00a fa63 	bl	800dda8 <HAL_UART_Init>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 80038e8:	f7fe f968 	bl	8001bbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80038ec:	2100      	movs	r1, #0
 80038ee:	480d      	ldr	r0, [pc, #52]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 80038f0:	f00b ffc0 	bl	800f874 <HAL_UARTEx_SetTxFifoThreshold>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 80038fa:	f7fe f95f 	bl	8001bbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80038fe:	2100      	movs	r1, #0
 8003900:	4808      	ldr	r0, [pc, #32]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 8003902:	f00b fff5 	bl	800f8f0 <HAL_UARTEx_SetRxFifoThreshold>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 800390c:	f7fe f956 	bl	8001bbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8003910:	4804      	ldr	r0, [pc, #16]	@ (8003924 <MX_USART10_UART_Init+0x90>)
 8003912:	f00b ff76 	bl	800f802 <HAL_UARTEx_DisableFifoMode>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d001      	beq.n	8003920 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 800391c:	f7fe f94e 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8003920:	bf00      	nop
 8003922:	bd80      	pop	{r7, pc}
 8003924:	240004c8 	.word	0x240004c8
 8003928:	40011c00 	.word	0x40011c00

0800392c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b0b8      	sub	sp, #224	@ 0xe0
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003934:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	605a      	str	r2, [r3, #4]
 800393e:	609a      	str	r2, [r3, #8]
 8003940:	60da      	str	r2, [r3, #12]
 8003942:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003944:	f107 0310 	add.w	r3, r7, #16
 8003948:	22b8      	movs	r2, #184	@ 0xb8
 800394a:	2100      	movs	r1, #0
 800394c:	4618      	mov	r0, r3
 800394e:	f010 fc43 	bl	80141d8 <memset>
  if(uartHandle->Instance==USART10)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a2b      	ldr	r2, [pc, #172]	@ (8003a04 <HAL_UART_MspInit+0xd8>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d14e      	bne.n	80039fa <HAL_UART_MspInit+0xce>

  /* USER CODE END USART10_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 800395c:	f04f 0201 	mov.w	r2, #1
 8003960:	f04f 0300 	mov.w	r3, #0
 8003964:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8003968:	2300      	movs	r3, #0
 800396a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800396e:	f107 0310 	add.w	r3, r7, #16
 8003972:	4618      	mov	r0, r3
 8003974:	f004 fdda 	bl	800852c <HAL_RCCEx_PeriphCLKConfig>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800397e:	f7fe f91d 	bl	8001bbc <Error_Handler>
    }

    /* USART10 clock enable */
    __HAL_RCC_USART10_CLK_ENABLE();
 8003982:	4b21      	ldr	r3, [pc, #132]	@ (8003a08 <HAL_UART_MspInit+0xdc>)
 8003984:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003988:	4a1f      	ldr	r2, [pc, #124]	@ (8003a08 <HAL_UART_MspInit+0xdc>)
 800398a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800398e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003992:	4b1d      	ldr	r3, [pc, #116]	@ (8003a08 <HAL_UART_MspInit+0xdc>)
 8003994:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003998:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800399c:	60fb      	str	r3, [r7, #12]
 800399e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80039a0:	4b19      	ldr	r3, [pc, #100]	@ (8003a08 <HAL_UART_MspInit+0xdc>)
 80039a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039a6:	4a18      	ldr	r2, [pc, #96]	@ (8003a08 <HAL_UART_MspInit+0xdc>)
 80039a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80039b0:	4b15      	ldr	r3, [pc, #84]	@ (8003a08 <HAL_UART_MspInit+0xdc>)
 80039b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039ba:	60bb      	str	r3, [r7, #8]
 80039bc:	68bb      	ldr	r3, [r7, #8]
    /**USART10 GPIO Configuration
    PG11     ------> USART10_RX
    PG12     ------> USART10_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80039be:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80039c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039c6:	2302      	movs	r3, #2
 80039c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039cc:	2300      	movs	r3, #0
 80039ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d2:	2300      	movs	r3, #0
 80039d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 80039d8:	2304      	movs	r3, #4
 80039da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80039de:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80039e2:	4619      	mov	r1, r3
 80039e4:	4809      	ldr	r0, [pc, #36]	@ (8003a0c <HAL_UART_MspInit+0xe0>)
 80039e6:	f003 faff 	bl	8006fe8 <HAL_GPIO_Init>

    /* USART10 interrupt Init */
    HAL_NVIC_SetPriority(USART10_IRQn, 5, 0);
 80039ea:	2200      	movs	r2, #0
 80039ec:	2105      	movs	r1, #5
 80039ee:	209c      	movs	r0, #156	@ 0x9c
 80039f0:	f001 fcad 	bl	800534e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 80039f4:	209c      	movs	r0, #156	@ 0x9c
 80039f6:	f001 fcc4 	bl	8005382 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 80039fa:	bf00      	nop
 80039fc:	37e0      	adds	r7, #224	@ 0xe0
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	40011c00 	.word	0x40011c00
 8003a08:	58024400 	.word	0x58024400
 8003a0c:	58021800 	.word	0x58021800

08003a10 <MX_USB_OTG_HS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_HS;

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_PCD_Init(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8003a14:	4b15      	ldr	r3, [pc, #84]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a16:	4a16      	ldr	r2, [pc, #88]	@ (8003a70 <MX_USB_OTG_HS_PCD_Init+0x60>)
 8003a18:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8003a1a:	4b14      	ldr	r3, [pc, #80]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a1c:	2209      	movs	r2, #9
 8003a1e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8003a20:	4b12      	ldr	r3, [pc, #72]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a22:	2202      	movs	r2, #2
 8003a24:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8003a26:	4b11      	ldr	r3, [pc, #68]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8003a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a2e:	2202      	movs	r2, #2
 8003a30:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8003a32:	4b0e      	ldr	r3, [pc, #56]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8003a38:	4b0c      	ldr	r3, [pc, #48]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8003a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = ENABLE;
 8003a44:	4b09      	ldr	r3, [pc, #36]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a46:	2201      	movs	r2, #1
 8003a48:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8003a4a:	4b08      	ldr	r3, [pc, #32]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8003a50:	4b06      	ldr	r3, [pc, #24]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8003a56:	4805      	ldr	r0, [pc, #20]	@ (8003a6c <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003a58:	f003 fc87 	bl	800736a <HAL_PCD_Init>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <MX_USB_OTG_HS_PCD_Init+0x56>
  {
    Error_Handler();
 8003a62:	f7fe f8ab 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8003a66:	bf00      	nop
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	2400055c 	.word	0x2400055c
 8003a70:	40040000 	.word	0x40040000

08003a74 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b0b8      	sub	sp, #224	@ 0xe0
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a7c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]
 8003a84:	605a      	str	r2, [r3, #4]
 8003a86:	609a      	str	r2, [r3, #8]
 8003a88:	60da      	str	r2, [r3, #12]
 8003a8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a8c:	f107 0310 	add.w	r3, r7, #16
 8003a90:	22b8      	movs	r2, #184	@ 0xb8
 8003a92:	2100      	movs	r1, #0
 8003a94:	4618      	mov	r0, r3
 8003a96:	f010 fb9f 	bl	80141d8 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a25      	ldr	r2, [pc, #148]	@ (8003b34 <HAL_PCD_MspInit+0xc0>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d143      	bne.n	8003b2c <HAL_PCD_MspInit+0xb8>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003aa4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003aa8:	f04f 0300 	mov.w	r3, #0
 8003aac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8003ab0:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8003ab4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ab8:	f107 0310 	add.w	r3, r7, #16
 8003abc:	4618      	mov	r0, r3
 8003abe:	f004 fd35 	bl	800852c <HAL_RCCEx_PeriphCLKConfig>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d001      	beq.n	8003acc <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8003ac8:	f7fe f878 	bl	8001bbc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8003acc:	f003 fdb8 	bl	8007640 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ad0:	4b19      	ldr	r3, [pc, #100]	@ (8003b38 <HAL_PCD_MspInit+0xc4>)
 8003ad2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ad6:	4a18      	ldr	r2, [pc, #96]	@ (8003b38 <HAL_PCD_MspInit+0xc4>)
 8003ad8:	f043 0301 	orr.w	r3, r3, #1
 8003adc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ae0:	4b15      	ldr	r3, [pc, #84]	@ (8003b38 <HAL_PCD_MspInit+0xc4>)
 8003ae2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	60fb      	str	r3, [r7, #12]
 8003aec:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PA9     ------> USB_OTG_HS_VBUS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003aee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003af2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003af6:	2300      	movs	r3, #0
 8003af8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afc:	2300      	movs	r3, #0
 8003afe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b02:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003b06:	4619      	mov	r1, r3
 8003b08:	480c      	ldr	r0, [pc, #48]	@ (8003b3c <HAL_PCD_MspInit+0xc8>)
 8003b0a:	f003 fa6d 	bl	8006fe8 <HAL_GPIO_Init>

    /* USB_OTG_HS clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8003b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8003b38 <HAL_PCD_MspInit+0xc4>)
 8003b10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003b14:	4a08      	ldr	r2, [pc, #32]	@ (8003b38 <HAL_PCD_MspInit+0xc4>)
 8003b16:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b1a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003b1e:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <HAL_PCD_MspInit+0xc4>)
 8003b20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003b24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b28:	60bb      	str	r3, [r7, #8]
 8003b2a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8003b2c:	bf00      	nop
 8003b2e:	37e0      	adds	r7, #224	@ 0xe0
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40040000 	.word	0x40040000
 8003b38:	58024400 	.word	0x58024400
 8003b3c:	58020000 	.word	0x58020000

08003b40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003b40:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8003b7c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8003b44:	f7fe facc 	bl	80020e0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003b48:	f7fe fa3a 	bl	8001fc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b4c:	480c      	ldr	r0, [pc, #48]	@ (8003b80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003b4e:	490d      	ldr	r1, [pc, #52]	@ (8003b84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003b50:	4a0d      	ldr	r2, [pc, #52]	@ (8003b88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003b52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b54:	e002      	b.n	8003b5c <LoopCopyDataInit>

08003b56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b5a:	3304      	adds	r3, #4

08003b5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b60:	d3f9      	bcc.n	8003b56 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b62:	4a0a      	ldr	r2, [pc, #40]	@ (8003b8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003b64:	4c0a      	ldr	r4, [pc, #40]	@ (8003b90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003b66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b68:	e001      	b.n	8003b6e <LoopFillZerobss>

08003b6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b6c:	3204      	adds	r2, #4

08003b6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b70:	d3fb      	bcc.n	8003b6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b72:	f010 fb97 	bl	80142a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b76:	f7fd ff59 	bl	8001a2c <main>
  bx  lr
 8003b7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003b7c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8003b80:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003b84:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 8003b88:	08014f94 	.word	0x08014f94
  ldr r2, =_sbss
 8003b8c:	24000064 	.word	0x24000064
  ldr r4, =_ebss
 8003b90:	2400556c 	.word	0x2400556c

08003b94 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b94:	e7fe      	b.n	8003b94 <ADC3_IRQHandler>
	...

08003b98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b9e:	2003      	movs	r0, #3
 8003ba0:	f001 fbca 	bl	8005338 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003ba4:	f004 faec 	bl	8008180 <HAL_RCC_GetSysClockFreq>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	4b15      	ldr	r3, [pc, #84]	@ (8003c00 <HAL_Init+0x68>)
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	0a1b      	lsrs	r3, r3, #8
 8003bb0:	f003 030f 	and.w	r3, r3, #15
 8003bb4:	4913      	ldr	r1, [pc, #76]	@ (8003c04 <HAL_Init+0x6c>)
 8003bb6:	5ccb      	ldrb	r3, [r1, r3]
 8003bb8:	f003 031f 	and.w	r3, r3, #31
 8003bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8003bc0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8003c00 <HAL_Init+0x68>)
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	f003 030f 	and.w	r3, r3, #15
 8003bca:	4a0e      	ldr	r2, [pc, #56]	@ (8003c04 <HAL_Init+0x6c>)
 8003bcc:	5cd3      	ldrb	r3, [r2, r3]
 8003bce:	f003 031f 	and.w	r3, r3, #31
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd8:	4a0b      	ldr	r2, [pc, #44]	@ (8003c08 <HAL_Init+0x70>)
 8003bda:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003bdc:	4a0b      	ldr	r2, [pc, #44]	@ (8003c0c <HAL_Init+0x74>)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003be2:	200f      	movs	r0, #15
 8003be4:	f000 f814 	bl	8003c10 <HAL_InitTick>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e002      	b.n	8003bf8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003bf2:	f7fe f959 	bl	8001ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3708      	adds	r7, #8
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	58024400 	.word	0x58024400
 8003c04:	08014f3c 	.word	0x08014f3c
 8003c08:	24000004 	.word	0x24000004
 8003c0c:	24000000 	.word	0x24000000

08003c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003c18:	4b15      	ldr	r3, [pc, #84]	@ (8003c70 <HAL_InitTick+0x60>)
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d101      	bne.n	8003c24 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e021      	b.n	8003c68 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003c24:	4b13      	ldr	r3, [pc, #76]	@ (8003c74 <HAL_InitTick+0x64>)
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	4b11      	ldr	r3, [pc, #68]	@ (8003c70 <HAL_InitTick+0x60>)
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c32:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f001 fbaf 	bl	800539e <HAL_SYSTICK_Config>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e00e      	b.n	8003c68 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2b0f      	cmp	r3, #15
 8003c4e:	d80a      	bhi.n	8003c66 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c50:	2200      	movs	r2, #0
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	f04f 30ff 	mov.w	r0, #4294967295
 8003c58:	f001 fb79 	bl	800534e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c5c:	4a06      	ldr	r2, [pc, #24]	@ (8003c78 <HAL_InitTick+0x68>)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c62:	2300      	movs	r3, #0
 8003c64:	e000      	b.n	8003c68 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	2400000c 	.word	0x2400000c
 8003c74:	24000000 	.word	0x24000000
 8003c78:	24000008 	.word	0x24000008

08003c7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003c80:	4b06      	ldr	r3, [pc, #24]	@ (8003c9c <HAL_IncTick+0x20>)
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	461a      	mov	r2, r3
 8003c86:	4b06      	ldr	r3, [pc, #24]	@ (8003ca0 <HAL_IncTick+0x24>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4413      	add	r3, r2
 8003c8c:	4a04      	ldr	r2, [pc, #16]	@ (8003ca0 <HAL_IncTick+0x24>)
 8003c8e:	6013      	str	r3, [r2, #0]
}
 8003c90:	bf00      	nop
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	2400000c 	.word	0x2400000c
 8003ca0:	24000a40 	.word	0x24000a40

08003ca4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  return uwTick;
 8003ca8:	4b03      	ldr	r3, [pc, #12]	@ (8003cb8 <HAL_GetTick+0x14>)
 8003caa:	681b      	ldr	r3, [r3, #0]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	24000a40 	.word	0x24000a40

08003cbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cc4:	f7ff ffee 	bl	8003ca4 <HAL_GetTick>
 8003cc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd4:	d005      	beq.n	8003ce2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003d00 <HAL_Delay+0x44>)
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	461a      	mov	r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	4413      	add	r3, r2
 8003ce0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ce2:	bf00      	nop
 8003ce4:	f7ff ffde 	bl	8003ca4 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d8f7      	bhi.n	8003ce4 <HAL_Delay+0x28>
  {
  }
}
 8003cf4:	bf00      	nop
 8003cf6:	bf00      	nop
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	2400000c 	.word	0x2400000c

08003d04 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	609a      	str	r2, [r3, #8]
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr

08003d2a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
 8003d32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	431a      	orrs	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	609a      	str	r2, [r3, #8]
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b087      	sub	sp, #28
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a18      	ldr	r2, [pc, #96]	@ (8003ddc <LL_ADC_SetChannelPreselection+0x70>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d027      	beq.n	8003dce <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d107      	bne.n	8003d98 <LL_ADC_SetChannelPreselection+0x2c>
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	0e9b      	lsrs	r3, r3, #26
 8003d8c:	f003 031f 	and.w	r3, r3, #31
 8003d90:	2201      	movs	r2, #1
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	e015      	b.n	8003dc4 <LL_ADC_SetChannelPreselection+0x58>
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	fa93 f3a3 	rbit	r3, r3
 8003da2:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8003dae:	2320      	movs	r3, #32
 8003db0:	e003      	b.n	8003dba <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	fab3 f383 	clz	r3, r3
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	f003 031f 	and.w	r3, r3, #31
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	69d2      	ldr	r2, [r2, #28]
 8003dc8:	431a      	orrs	r2, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8003dce:	bf00      	nop
 8003dd0:	371c      	adds	r7, #28
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	58026000 	.word	0x58026000

08003de0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b087      	sub	sp, #28
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	60b9      	str	r1, [r7, #8]
 8003dea:	607a      	str	r2, [r7, #4]
 8003dec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	3360      	adds	r3, #96	@ 0x60
 8003df2:	461a      	mov	r2, r3
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	4413      	add	r3, r2
 8003dfa:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	4a10      	ldr	r2, [pc, #64]	@ (8003e40 <LL_ADC_SetOffset+0x60>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d10b      	bne.n	8003e1c <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003e1a:	e00b      	b.n	8003e34 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	430b      	orrs	r3, r1
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	601a      	str	r2, [r3, #0]
}
 8003e34:	bf00      	nop
 8003e36:	371c      	adds	r7, #28
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr
 8003e40:	58026000 	.word	0x58026000

08003e44 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	3360      	adds	r3, #96	@ 0x60
 8003e52:	461a      	mov	r2, r3
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	4413      	add	r3, r2
 8003e5a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3714      	adds	r7, #20
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b085      	sub	sp, #20
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	f003 031f 	and.w	r3, r3, #31
 8003e8a:	6879      	ldr	r1, [r7, #4]
 8003e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e90:	431a      	orrs	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	611a      	str	r2, [r3, #16]
}
 8003e96:	bf00      	nop
 8003e98:	3714      	adds	r7, #20
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
	...

08003ea4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b087      	sub	sp, #28
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4a0c      	ldr	r2, [pc, #48]	@ (8003ee4 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d00e      	beq.n	8003ed6 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	3360      	adds	r3, #96	@ 0x60
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	4413      	add	r3, r2
 8003ec4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	431a      	orrs	r2, r3
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	601a      	str	r2, [r3, #0]
  }
}
 8003ed6:	bf00      	nop
 8003ed8:	371c      	adds	r7, #28
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	58026000 	.word	0x58026000

08003ee8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b087      	sub	sp, #28
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	4a0c      	ldr	r2, [pc, #48]	@ (8003f28 <LL_ADC_SetOffsetSaturation+0x40>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d10e      	bne.n	8003f1a <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	3360      	adds	r3, #96	@ 0x60
 8003f00:	461a      	mov	r2, r3
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	4413      	add	r3, r2
 8003f08:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	431a      	orrs	r2, r3
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8003f1a:	bf00      	nop
 8003f1c:	371c      	adds	r7, #28
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	58026000 	.word	0x58026000

08003f2c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b087      	sub	sp, #28
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	4a0c      	ldr	r2, [pc, #48]	@ (8003f6c <LL_ADC_SetOffsetSign+0x40>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d10e      	bne.n	8003f5e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	3360      	adds	r3, #96	@ 0x60
 8003f44:	461a      	mov	r2, r3
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	4413      	add	r3, r2
 8003f4c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	431a      	orrs	r2, r3
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8003f5e:	bf00      	nop
 8003f60:	371c      	adds	r7, #28
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	58026000 	.word	0x58026000

08003f70 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b087      	sub	sp, #28
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	3360      	adds	r3, #96	@ 0x60
 8003f80:	461a      	mov	r2, r3
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	4413      	add	r3, r2
 8003f88:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	4a0c      	ldr	r2, [pc, #48]	@ (8003fc0 <LL_ADC_SetOffsetState+0x50>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d108      	bne.n	8003fa4 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	431a      	orrs	r2, r3
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8003fa2:	e007      	b.n	8003fb4 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	431a      	orrs	r2, r3
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	601a      	str	r2, [r3, #0]
}
 8003fb4:	bf00      	nop
 8003fb6:	371c      	adds	r7, #28
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	58026000 	.word	0x58026000

08003fc4 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b087      	sub	sp, #28
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	3330      	adds	r3, #48	@ 0x30
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	0a1b      	lsrs	r3, r3, #8
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	f003 030c 	and.w	r3, r3, #12
 8003fe0:	4413      	add	r3, r2
 8003fe2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	f003 031f 	and.w	r3, r3, #31
 8003fee:	211f      	movs	r1, #31
 8003ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ff4:	43db      	mvns	r3, r3
 8003ff6:	401a      	ands	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	0e9b      	lsrs	r3, r3, #26
 8003ffc:	f003 011f 	and.w	r1, r3, #31
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	f003 031f 	and.w	r3, r3, #31
 8004006:	fa01 f303 	lsl.w	r3, r1, r3
 800400a:	431a      	orrs	r2, r3
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004010:	bf00      	nop
 8004012:	371c      	adds	r7, #28
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr

0800401c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800401c:	b480      	push	{r7}
 800401e:	b087      	sub	sp, #28
 8004020:	af00      	add	r7, sp, #0
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	3314      	adds	r3, #20
 800402c:	461a      	mov	r2, r3
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	0e5b      	lsrs	r3, r3, #25
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	4413      	add	r3, r2
 800403a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	0d1b      	lsrs	r3, r3, #20
 8004044:	f003 031f 	and.w	r3, r3, #31
 8004048:	2107      	movs	r1, #7
 800404a:	fa01 f303 	lsl.w	r3, r1, r3
 800404e:	43db      	mvns	r3, r3
 8004050:	401a      	ands	r2, r3
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	0d1b      	lsrs	r3, r3, #20
 8004056:	f003 031f 	and.w	r3, r3, #31
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	fa01 f303 	lsl.w	r3, r1, r3
 8004060:	431a      	orrs	r2, r3
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004066:	bf00      	nop
 8004068:	371c      	adds	r7, #28
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
	...

08004074 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004074:	b480      	push	{r7}
 8004076:	b085      	sub	sp, #20
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	4a1a      	ldr	r2, [pc, #104]	@ (80040ec <LL_ADC_SetChannelSingleDiff+0x78>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d115      	bne.n	80040b4 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004094:	43db      	mvns	r3, r3
 8004096:	401a      	ands	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f003 0318 	and.w	r3, r3, #24
 800409e:	4914      	ldr	r1, [pc, #80]	@ (80040f0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80040a0:	40d9      	lsrs	r1, r3
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	400b      	ands	r3, r1
 80040a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040aa:	431a      	orrs	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80040b2:	e014      	b.n	80040de <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040c0:	43db      	mvns	r3, r3
 80040c2:	401a      	ands	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f003 0318 	and.w	r3, r3, #24
 80040ca:	4909      	ldr	r1, [pc, #36]	@ (80040f0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80040cc:	40d9      	lsrs	r1, r3
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	400b      	ands	r3, r1
 80040d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040d6:	431a      	orrs	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80040de:	bf00      	nop
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	58026000 	.word	0x58026000
 80040f0:	000fffff 	.word	0x000fffff

080040f4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	689a      	ldr	r2, [r3, #8]
 8004100:	4b04      	ldr	r3, [pc, #16]	@ (8004114 <LL_ADC_DisableDeepPowerDown+0x20>)
 8004102:	4013      	ands	r3, r2
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	6093      	str	r3, [r2, #8]
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr
 8004114:	5fffffc0 	.word	0x5fffffc0

08004118 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004128:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800412c:	d101      	bne.n	8004132 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800412e:	2301      	movs	r3, #1
 8004130:	e000      	b.n	8004134 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004132:	2300      	movs	r3, #0
}
 8004134:	4618      	mov	r0, r3
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689a      	ldr	r2, [r3, #8]
 800414c:	4b05      	ldr	r3, [pc, #20]	@ (8004164 <LL_ADC_EnableInternalRegulator+0x24>)
 800414e:	4013      	ands	r3, r2
 8004150:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004158:	bf00      	nop
 800415a:	370c      	adds	r7, #12
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr
 8004164:	6fffffc0 	.word	0x6fffffc0

08004168 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004178:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800417c:	d101      	bne.n	8004182 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800417e:	2301      	movs	r3, #1
 8004180:	e000      	b.n	8004184 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004190:	b480      	push	{r7}
 8004192:	b083      	sub	sp, #12
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d101      	bne.n	80041a8 <LL_ADC_IsEnabled+0x18>
 80041a4:	2301      	movs	r3, #1
 80041a6:	e000      	b.n	80041aa <LL_ADC_IsEnabled+0x1a>
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	370c      	adds	r7, #12
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr

080041b6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80041b6:	b480      	push	{r7}
 80041b8:	b083      	sub	sp, #12
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 0304 	and.w	r3, r3, #4
 80041c6:	2b04      	cmp	r3, #4
 80041c8:	d101      	bne.n	80041ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	370c      	adds	r7, #12
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	f003 0308 	and.w	r3, r3, #8
 80041ec:	2b08      	cmp	r3, #8
 80041ee:	d101      	bne.n	80041f4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80041f0:	2301      	movs	r3, #1
 80041f2:	e000      	b.n	80041f6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
	...

08004204 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004204:	b590      	push	{r4, r7, lr}
 8004206:	b089      	sub	sp, #36	@ 0x24
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800420c:	2300      	movs	r3, #0
 800420e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004210:	2300      	movs	r3, #0
 8004212:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d101      	bne.n	800421e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e1ee      	b.n	80045fc <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004228:	2b00      	cmp	r3, #0
 800422a:	d109      	bne.n	8004240 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f7fc fa75 	bl	800071c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4618      	mov	r0, r3
 8004246:	f7ff ff67 	bl	8004118 <LL_ADC_IsDeepPowerDownEnabled>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d004      	beq.n	800425a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4618      	mov	r0, r3
 8004256:	f7ff ff4d 	bl	80040f4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4618      	mov	r0, r3
 8004260:	f7ff ff82 	bl	8004168 <LL_ADC_IsInternalRegulatorEnabled>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d114      	bne.n	8004294 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4618      	mov	r0, r3
 8004270:	f7ff ff66 	bl	8004140 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004274:	4b8e      	ldr	r3, [pc, #568]	@ (80044b0 <HAL_ADC_Init+0x2ac>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	099b      	lsrs	r3, r3, #6
 800427a:	4a8e      	ldr	r2, [pc, #568]	@ (80044b4 <HAL_ADC_Init+0x2b0>)
 800427c:	fba2 2303 	umull	r2, r3, r2, r3
 8004280:	099b      	lsrs	r3, r3, #6
 8004282:	3301      	adds	r3, #1
 8004284:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004286:	e002      	b.n	800428e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	3b01      	subs	r3, #1
 800428c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d1f9      	bne.n	8004288 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4618      	mov	r0, r3
 800429a:	f7ff ff65 	bl	8004168 <LL_ADC_IsInternalRegulatorEnabled>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d10d      	bne.n	80042c0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042a8:	f043 0210 	orr.w	r2, r3, #16
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042b4:	f043 0201 	orr.w	r2, r3, #1
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4618      	mov	r0, r3
 80042c6:	f7ff ff76 	bl	80041b6 <LL_ADC_REG_IsConversionOngoing>
 80042ca:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042d0:	f003 0310 	and.w	r3, r3, #16
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f040 8188 	bne.w	80045ea <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f040 8184 	bne.w	80045ea <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042e6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80042ea:	f043 0202 	orr.w	r2, r3, #2
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7ff ff4a 	bl	8004190 <LL_ADC_IsEnabled>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d136      	bne.n	8004370 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a6c      	ldr	r2, [pc, #432]	@ (80044b8 <HAL_ADC_Init+0x2b4>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d004      	beq.n	8004316 <HAL_ADC_Init+0x112>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a6a      	ldr	r2, [pc, #424]	@ (80044bc <HAL_ADC_Init+0x2b8>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d10e      	bne.n	8004334 <HAL_ADC_Init+0x130>
 8004316:	4868      	ldr	r0, [pc, #416]	@ (80044b8 <HAL_ADC_Init+0x2b4>)
 8004318:	f7ff ff3a 	bl	8004190 <LL_ADC_IsEnabled>
 800431c:	4604      	mov	r4, r0
 800431e:	4867      	ldr	r0, [pc, #412]	@ (80044bc <HAL_ADC_Init+0x2b8>)
 8004320:	f7ff ff36 	bl	8004190 <LL_ADC_IsEnabled>
 8004324:	4603      	mov	r3, r0
 8004326:	4323      	orrs	r3, r4
 8004328:	2b00      	cmp	r3, #0
 800432a:	bf0c      	ite	eq
 800432c:	2301      	moveq	r3, #1
 800432e:	2300      	movne	r3, #0
 8004330:	b2db      	uxtb	r3, r3
 8004332:	e008      	b.n	8004346 <HAL_ADC_Init+0x142>
 8004334:	4862      	ldr	r0, [pc, #392]	@ (80044c0 <HAL_ADC_Init+0x2bc>)
 8004336:	f7ff ff2b 	bl	8004190 <LL_ADC_IsEnabled>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	bf0c      	ite	eq
 8004340:	2301      	moveq	r3, #1
 8004342:	2300      	movne	r3, #0
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d012      	beq.n	8004370 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a5a      	ldr	r2, [pc, #360]	@ (80044b8 <HAL_ADC_Init+0x2b4>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d004      	beq.n	800435e <HAL_ADC_Init+0x15a>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a58      	ldr	r2, [pc, #352]	@ (80044bc <HAL_ADC_Init+0x2b8>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d101      	bne.n	8004362 <HAL_ADC_Init+0x15e>
 800435e:	4a59      	ldr	r2, [pc, #356]	@ (80044c4 <HAL_ADC_Init+0x2c0>)
 8004360:	e000      	b.n	8004364 <HAL_ADC_Init+0x160>
 8004362:	4a59      	ldr	r2, [pc, #356]	@ (80044c8 <HAL_ADC_Init+0x2c4>)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	4619      	mov	r1, r3
 800436a:	4610      	mov	r0, r2
 800436c:	f7ff fcca 	bl	8003d04 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a52      	ldr	r2, [pc, #328]	@ (80044c0 <HAL_ADC_Init+0x2bc>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d129      	bne.n	80043ce <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	7e5b      	ldrb	r3, [r3, #25]
 800437e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8004384:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800438a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	2b08      	cmp	r3, #8
 8004392:	d013      	beq.n	80043bc <HAL_ADC_Init+0x1b8>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	2b0c      	cmp	r3, #12
 800439a:	d00d      	beq.n	80043b8 <HAL_ADC_Init+0x1b4>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	2b1c      	cmp	r3, #28
 80043a2:	d007      	beq.n	80043b4 <HAL_ADC_Init+0x1b0>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	2b18      	cmp	r3, #24
 80043aa:	d101      	bne.n	80043b0 <HAL_ADC_Init+0x1ac>
 80043ac:	2318      	movs	r3, #24
 80043ae:	e006      	b.n	80043be <HAL_ADC_Init+0x1ba>
 80043b0:	2300      	movs	r3, #0
 80043b2:	e004      	b.n	80043be <HAL_ADC_Init+0x1ba>
 80043b4:	2310      	movs	r3, #16
 80043b6:	e002      	b.n	80043be <HAL_ADC_Init+0x1ba>
 80043b8:	2308      	movs	r3, #8
 80043ba:	e000      	b.n	80043be <HAL_ADC_Init+0x1ba>
 80043bc:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80043be:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043c6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80043c8:	4313      	orrs	r3, r2
 80043ca:	61bb      	str	r3, [r7, #24]
 80043cc:	e00e      	b.n	80043ec <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	7e5b      	ldrb	r3, [r3, #25]
 80043d2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80043d8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80043de:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043e6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80043e8:	4313      	orrs	r3, r2
 80043ea:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d106      	bne.n	8004404 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fa:	3b01      	subs	r3, #1
 80043fc:	045b      	lsls	r3, r3, #17
 80043fe:	69ba      	ldr	r2, [r7, #24]
 8004400:	4313      	orrs	r3, r2
 8004402:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004408:	2b00      	cmp	r3, #0
 800440a:	d009      	beq.n	8004420 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004410:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004418:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800441a:	69ba      	ldr	r2, [r7, #24]
 800441c:	4313      	orrs	r3, r2
 800441e:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a26      	ldr	r2, [pc, #152]	@ (80044c0 <HAL_ADC_Init+0x2bc>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d115      	bne.n	8004456 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68da      	ldr	r2, [r3, #12]
 8004430:	4b26      	ldr	r3, [pc, #152]	@ (80044cc <HAL_ADC_Init+0x2c8>)
 8004432:	4013      	ands	r3, r2
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6812      	ldr	r2, [r2, #0]
 8004438:	69b9      	ldr	r1, [r7, #24]
 800443a:	430b      	orrs	r3, r1
 800443c:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	430a      	orrs	r2, r1
 8004452:	611a      	str	r2, [r3, #16]
 8004454:	e009      	b.n	800446a <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68da      	ldr	r2, [r3, #12]
 800445c:	4b1c      	ldr	r3, [pc, #112]	@ (80044d0 <HAL_ADC_Init+0x2cc>)
 800445e:	4013      	ands	r3, r2
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	6812      	ldr	r2, [r2, #0]
 8004464:	69b9      	ldr	r1, [r7, #24]
 8004466:	430b      	orrs	r3, r1
 8004468:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4618      	mov	r0, r3
 8004470:	f7ff fea1 	bl	80041b6 <LL_ADC_REG_IsConversionOngoing>
 8004474:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f7ff feae 	bl	80041dc <LL_ADC_INJ_IsConversionOngoing>
 8004480:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	2b00      	cmp	r3, #0
 8004486:	f040 808e 	bne.w	80045a6 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2b00      	cmp	r3, #0
 800448e:	f040 808a 	bne.w	80045a6 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a0a      	ldr	r2, [pc, #40]	@ (80044c0 <HAL_ADC_Init+0x2bc>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d11b      	bne.n	80044d4 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	7e1b      	ldrb	r3, [r3, #24]
 80044a0:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80044a8:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80044aa:	4313      	orrs	r3, r2
 80044ac:	61bb      	str	r3, [r7, #24]
 80044ae:	e018      	b.n	80044e2 <HAL_ADC_Init+0x2de>
 80044b0:	24000000 	.word	0x24000000
 80044b4:	053e2d63 	.word	0x053e2d63
 80044b8:	40022000 	.word	0x40022000
 80044bc:	40022100 	.word	0x40022100
 80044c0:	58026000 	.word	0x58026000
 80044c4:	40022300 	.word	0x40022300
 80044c8:	58026300 	.word	0x58026300
 80044cc:	fff04007 	.word	0xfff04007
 80044d0:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	7e1b      	ldrb	r3, [r3, #24]
 80044d8:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80044de:	4313      	orrs	r3, r2
 80044e0:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68da      	ldr	r2, [r3, #12]
 80044e8:	4b46      	ldr	r3, [pc, #280]	@ (8004604 <HAL_ADC_Init+0x400>)
 80044ea:	4013      	ands	r3, r2
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	6812      	ldr	r2, [r2, #0]
 80044f0:	69b9      	ldr	r1, [r7, #24]
 80044f2:	430b      	orrs	r3, r1
 80044f4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d137      	bne.n	8004570 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004504:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a3f      	ldr	r2, [pc, #252]	@ (8004608 <HAL_ADC_Init+0x404>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d116      	bne.n	800453e <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	691a      	ldr	r2, [r3, #16]
 8004516:	4b3d      	ldr	r3, [pc, #244]	@ (800460c <HAL_ADC_Init+0x408>)
 8004518:	4013      	ands	r3, r2
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004522:	4311      	orrs	r1, r2
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004528:	4311      	orrs	r1, r2
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800452e:	430a      	orrs	r2, r1
 8004530:	431a      	orrs	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f042 0201 	orr.w	r2, r2, #1
 800453a:	611a      	str	r2, [r3, #16]
 800453c:	e020      	b.n	8004580 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	691a      	ldr	r2, [r3, #16]
 8004544:	4b32      	ldr	r3, [pc, #200]	@ (8004610 <HAL_ADC_Init+0x40c>)
 8004546:	4013      	ands	r3, r2
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800454c:	3a01      	subs	r2, #1
 800454e:	0411      	lsls	r1, r2, #16
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004554:	4311      	orrs	r1, r2
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800455a:	4311      	orrs	r1, r2
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004560:	430a      	orrs	r2, r1
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f042 0201 	orr.w	r2, r2, #1
 800456c:	611a      	str	r2, [r3, #16]
 800456e:	e007      	b.n	8004580 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	691a      	ldr	r2, [r3, #16]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f022 0201 	bic.w	r2, r2, #1
 800457e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a1b      	ldr	r2, [pc, #108]	@ (8004608 <HAL_ADC_Init+0x404>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d002      	beq.n	80045a6 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 fd0b 	bl	8004fbc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d10c      	bne.n	80045c8 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b4:	f023 010f 	bic.w	r1, r3, #15
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	69db      	ldr	r3, [r3, #28]
 80045bc:	1e5a      	subs	r2, r3, #1
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	430a      	orrs	r2, r1
 80045c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80045c6:	e007      	b.n	80045d8 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f022 020f 	bic.w	r2, r2, #15
 80045d6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045dc:	f023 0303 	bic.w	r3, r3, #3
 80045e0:	f043 0201 	orr.w	r2, r3, #1
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	661a      	str	r2, [r3, #96]	@ 0x60
 80045e8:	e007      	b.n	80045fa <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ee:	f043 0210 	orr.w	r2, r3, #16
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80045fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3724      	adds	r7, #36	@ 0x24
 8004600:	46bd      	mov	sp, r7
 8004602:	bd90      	pop	{r4, r7, pc}
 8004604:	ffffbffc 	.word	0xffffbffc
 8004608:	58026000 	.word	0x58026000
 800460c:	fc00f81f 	.word	0xfc00f81f
 8004610:	fc00f81e 	.word	0xfc00f81e

08004614 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004614:	b590      	push	{r4, r7, lr}
 8004616:	b0a5      	sub	sp, #148	@ 0x94
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800461e:	2300      	movs	r3, #0
 8004620:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004624:	2300      	movs	r3, #0
 8004626:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800462e:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	4aa4      	ldr	r2, [pc, #656]	@ (80048c8 <HAL_ADC_ConfigChannel+0x2b4>)
 8004636:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800463e:	2b01      	cmp	r3, #1
 8004640:	d102      	bne.n	8004648 <HAL_ADC_ConfigChannel+0x34>
 8004642:	2302      	movs	r3, #2
 8004644:	f000 bca2 	b.w	8004f8c <HAL_ADC_ConfigChannel+0x978>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4618      	mov	r0, r3
 8004656:	f7ff fdae 	bl	80041b6 <LL_ADC_REG_IsConversionOngoing>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	f040 8486 	bne.w	8004f6e <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	db31      	blt.n	80046ce <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a97      	ldr	r2, [pc, #604]	@ (80048cc <HAL_ADC_ConfigChannel+0x2b8>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d02c      	beq.n	80046ce <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800467c:	2b00      	cmp	r3, #0
 800467e:	d108      	bne.n	8004692 <HAL_ADC_ConfigChannel+0x7e>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	0e9b      	lsrs	r3, r3, #26
 8004686:	f003 031f 	and.w	r3, r3, #31
 800468a:	2201      	movs	r2, #1
 800468c:	fa02 f303 	lsl.w	r3, r2, r3
 8004690:	e016      	b.n	80046c0 <HAL_ADC_ConfigChannel+0xac>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004698:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800469a:	fa93 f3a3 	rbit	r3, r3
 800469e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80046a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046a2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80046a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 80046aa:	2320      	movs	r3, #32
 80046ac:	e003      	b.n	80046b6 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80046ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046b0:	fab3 f383 	clz	r3, r3
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	f003 031f 	and.w	r3, r3, #31
 80046ba:	2201      	movs	r2, #1
 80046bc:	fa02 f303 	lsl.w	r3, r2, r3
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	6812      	ldr	r2, [r2, #0]
 80046c4:	69d1      	ldr	r1, [r2, #28]
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	6812      	ldr	r2, [r2, #0]
 80046ca:	430b      	orrs	r3, r1
 80046cc:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6818      	ldr	r0, [r3, #0]
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	6859      	ldr	r1, [r3, #4]
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	461a      	mov	r2, r3
 80046dc:	f7ff fc72 	bl	8003fc4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7ff fd66 	bl	80041b6 <LL_ADC_REG_IsConversionOngoing>
 80046ea:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7ff fd72 	bl	80041dc <LL_ADC_INJ_IsConversionOngoing>
 80046f8:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80046fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004700:	2b00      	cmp	r3, #0
 8004702:	f040 824a 	bne.w	8004b9a <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004706:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800470a:	2b00      	cmp	r3, #0
 800470c:	f040 8245 	bne.w	8004b9a <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6818      	ldr	r0, [r3, #0]
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	6819      	ldr	r1, [r3, #0]
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	461a      	mov	r2, r3
 800471e:	f7ff fc7d 	bl	800401c <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a69      	ldr	r2, [pc, #420]	@ (80048cc <HAL_ADC_ConfigChannel+0x2b8>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d10d      	bne.n	8004748 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	695a      	ldr	r2, [r3, #20]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	08db      	lsrs	r3, r3, #3
 8004738:	f003 0303 	and.w	r3, r3, #3
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	fa02 f303 	lsl.w	r3, r2, r3
 8004742:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004746:	e032      	b.n	80047ae <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004748:	4b61      	ldr	r3, [pc, #388]	@ (80048d0 <HAL_ADC_ConfigChannel+0x2bc>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004750:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004754:	d10b      	bne.n	800476e <HAL_ADC_ConfigChannel+0x15a>
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	695a      	ldr	r2, [r3, #20]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	089b      	lsrs	r3, r3, #2
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	fa02 f303 	lsl.w	r3, r2, r3
 800476c:	e01d      	b.n	80047aa <HAL_ADC_ConfigChannel+0x196>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	f003 0310 	and.w	r3, r3, #16
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10b      	bne.n	8004794 <HAL_ADC_ConfigChannel+0x180>
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	695a      	ldr	r2, [r3, #20]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	089b      	lsrs	r3, r3, #2
 8004788:	f003 0307 	and.w	r3, r3, #7
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	fa02 f303 	lsl.w	r3, r2, r3
 8004792:	e00a      	b.n	80047aa <HAL_ADC_ConfigChannel+0x196>
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	695a      	ldr	r2, [r3, #20]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	089b      	lsrs	r3, r3, #2
 80047a0:	f003 0304 	and.w	r3, r3, #4
 80047a4:	005b      	lsls	r3, r3, #1
 80047a6:	fa02 f303 	lsl.w	r3, r2, r3
 80047aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	2b04      	cmp	r3, #4
 80047b4:	d048      	beq.n	8004848 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6818      	ldr	r0, [r3, #0]
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	6919      	ldr	r1, [r3, #16]
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80047c6:	f7ff fb0b 	bl	8003de0 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a3f      	ldr	r2, [pc, #252]	@ (80048cc <HAL_ADC_ConfigChannel+0x2b8>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d119      	bne.n	8004808 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6818      	ldr	r0, [r3, #0]
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	6919      	ldr	r1, [r3, #16]
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	69db      	ldr	r3, [r3, #28]
 80047e0:	461a      	mov	r2, r3
 80047e2:	f7ff fba3 	bl	8003f2c <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6818      	ldr	r0, [r3, #0]
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	6919      	ldr	r1, [r3, #16]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d102      	bne.n	80047fe <HAL_ADC_ConfigChannel+0x1ea>
 80047f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047fc:	e000      	b.n	8004800 <HAL_ADC_ConfigChannel+0x1ec>
 80047fe:	2300      	movs	r3, #0
 8004800:	461a      	mov	r2, r3
 8004802:	f7ff fb71 	bl	8003ee8 <LL_ADC_SetOffsetSaturation>
 8004806:	e1c8      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6818      	ldr	r0, [r3, #0]
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	6919      	ldr	r1, [r3, #16]
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004816:	2b01      	cmp	r3, #1
 8004818:	d102      	bne.n	8004820 <HAL_ADC_ConfigChannel+0x20c>
 800481a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800481e:	e000      	b.n	8004822 <HAL_ADC_ConfigChannel+0x20e>
 8004820:	2300      	movs	r3, #0
 8004822:	461a      	mov	r2, r3
 8004824:	f7ff fb3e 	bl	8003ea4 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6818      	ldr	r0, [r3, #0]
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	6919      	ldr	r1, [r3, #16]
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	7e1b      	ldrb	r3, [r3, #24]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d102      	bne.n	800483e <HAL_ADC_ConfigChannel+0x22a>
 8004838:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800483c:	e000      	b.n	8004840 <HAL_ADC_ConfigChannel+0x22c>
 800483e:	2300      	movs	r3, #0
 8004840:	461a      	mov	r2, r3
 8004842:	f7ff fb15 	bl	8003e70 <LL_ADC_SetDataRightShift>
 8004846:	e1a8      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a1f      	ldr	r2, [pc, #124]	@ (80048cc <HAL_ADC_ConfigChannel+0x2b8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	f040 815b 	bne.w	8004b0a <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2100      	movs	r1, #0
 800485a:	4618      	mov	r0, r3
 800485c:	f7ff faf2 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 8004860:	4603      	mov	r3, r0
 8004862:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004866:	2b00      	cmp	r3, #0
 8004868:	d10a      	bne.n	8004880 <HAL_ADC_ConfigChannel+0x26c>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2100      	movs	r1, #0
 8004870:	4618      	mov	r0, r3
 8004872:	f7ff fae7 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 8004876:	4603      	mov	r3, r0
 8004878:	0e9b      	lsrs	r3, r3, #26
 800487a:	f003 021f 	and.w	r2, r3, #31
 800487e:	e017      	b.n	80048b0 <HAL_ADC_ConfigChannel+0x29c>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2100      	movs	r1, #0
 8004886:	4618      	mov	r0, r3
 8004888:	f7ff fadc 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 800488c:	4603      	mov	r3, r0
 800488e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004890:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004892:	fa93 f3a3 	rbit	r3, r3
 8004896:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004898:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800489a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800489c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80048a2:	2320      	movs	r3, #32
 80048a4:	e003      	b.n	80048ae <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 80048a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048a8:	fab3 f383 	clz	r3, r3
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	461a      	mov	r2, r3
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d10b      	bne.n	80048d4 <HAL_ADC_ConfigChannel+0x2c0>
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	0e9b      	lsrs	r3, r3, #26
 80048c2:	f003 031f 	and.w	r3, r3, #31
 80048c6:	e017      	b.n	80048f8 <HAL_ADC_ConfigChannel+0x2e4>
 80048c8:	47ff0000 	.word	0x47ff0000
 80048cc:	58026000 	.word	0x58026000
 80048d0:	5c001000 	.word	0x5c001000
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80048dc:	fa93 f3a3 	rbit	r3, r3
 80048e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80048e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048e4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80048e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d101      	bne.n	80048f0 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80048ec:	2320      	movs	r3, #32
 80048ee:	e003      	b.n	80048f8 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80048f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048f2:	fab3 f383 	clz	r3, r3
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d106      	bne.n	800490a <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2200      	movs	r2, #0
 8004902:	2100      	movs	r1, #0
 8004904:	4618      	mov	r0, r3
 8004906:	f7ff fb33 	bl	8003f70 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2101      	movs	r1, #1
 8004910:	4618      	mov	r0, r3
 8004912:	f7ff fa97 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 8004916:	4603      	mov	r3, r0
 8004918:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800491c:	2b00      	cmp	r3, #0
 800491e:	d10a      	bne.n	8004936 <HAL_ADC_ConfigChannel+0x322>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2101      	movs	r1, #1
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff fa8c 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 800492c:	4603      	mov	r3, r0
 800492e:	0e9b      	lsrs	r3, r3, #26
 8004930:	f003 021f 	and.w	r2, r3, #31
 8004934:	e017      	b.n	8004966 <HAL_ADC_ConfigChannel+0x352>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2101      	movs	r1, #1
 800493c:	4618      	mov	r0, r3
 800493e:	f7ff fa81 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 8004942:	4603      	mov	r3, r0
 8004944:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004946:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004948:	fa93 f3a3 	rbit	r3, r3
 800494c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800494e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004950:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004952:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8004958:	2320      	movs	r3, #32
 800495a:	e003      	b.n	8004964 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 800495c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800495e:	fab3 f383 	clz	r3, r3
 8004962:	b2db      	uxtb	r3, r3
 8004964:	461a      	mov	r2, r3
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800496e:	2b00      	cmp	r3, #0
 8004970:	d105      	bne.n	800497e <HAL_ADC_ConfigChannel+0x36a>
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	0e9b      	lsrs	r3, r3, #26
 8004978:	f003 031f 	and.w	r3, r3, #31
 800497c:	e011      	b.n	80049a2 <HAL_ADC_ConfigChannel+0x38e>
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004984:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004986:	fa93 f3a3 	rbit	r3, r3
 800498a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800498c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800498e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004990:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8004996:	2320      	movs	r3, #32
 8004998:	e003      	b.n	80049a2 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 800499a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800499c:	fab3 f383 	clz	r3, r3
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d106      	bne.n	80049b4 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2200      	movs	r2, #0
 80049ac:	2101      	movs	r1, #1
 80049ae:	4618      	mov	r0, r3
 80049b0:	f7ff fade 	bl	8003f70 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2102      	movs	r1, #2
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7ff fa42 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 80049c0:	4603      	mov	r3, r0
 80049c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10a      	bne.n	80049e0 <HAL_ADC_ConfigChannel+0x3cc>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2102      	movs	r1, #2
 80049d0:	4618      	mov	r0, r3
 80049d2:	f7ff fa37 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 80049d6:	4603      	mov	r3, r0
 80049d8:	0e9b      	lsrs	r3, r3, #26
 80049da:	f003 021f 	and.w	r2, r3, #31
 80049de:	e017      	b.n	8004a10 <HAL_ADC_ConfigChannel+0x3fc>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2102      	movs	r1, #2
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7ff fa2c 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 80049ec:	4603      	mov	r3, r0
 80049ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049f2:	fa93 f3a3 	rbit	r3, r3
 80049f6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80049f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80049fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8004a02:	2320      	movs	r3, #32
 8004a04:	e003      	b.n	8004a0e <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8004a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a08:	fab3 f383 	clz	r3, r3
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	461a      	mov	r2, r3
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d105      	bne.n	8004a28 <HAL_ADC_ConfigChannel+0x414>
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	0e9b      	lsrs	r3, r3, #26
 8004a22:	f003 031f 	and.w	r3, r3, #31
 8004a26:	e011      	b.n	8004a4c <HAL_ADC_ConfigChannel+0x438>
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a30:	fa93 f3a3 	rbit	r3, r3
 8004a34:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a38:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d101      	bne.n	8004a44 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8004a40:	2320      	movs	r3, #32
 8004a42:	e003      	b.n	8004a4c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8004a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a46:	fab3 f383 	clz	r3, r3
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d106      	bne.n	8004a5e <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2200      	movs	r2, #0
 8004a56:	2102      	movs	r1, #2
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f7ff fa89 	bl	8003f70 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2103      	movs	r1, #3
 8004a64:	4618      	mov	r0, r3
 8004a66:	f7ff f9ed 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d10a      	bne.n	8004a8a <HAL_ADC_ConfigChannel+0x476>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2103      	movs	r1, #3
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7ff f9e2 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 8004a80:	4603      	mov	r3, r0
 8004a82:	0e9b      	lsrs	r3, r3, #26
 8004a84:	f003 021f 	and.w	r2, r3, #31
 8004a88:	e017      	b.n	8004aba <HAL_ADC_ConfigChannel+0x4a6>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2103      	movs	r1, #3
 8004a90:	4618      	mov	r0, r3
 8004a92:	f7ff f9d7 	bl	8003e44 <LL_ADC_GetOffsetChannel>
 8004a96:	4603      	mov	r3, r0
 8004a98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a9a:	6a3b      	ldr	r3, [r7, #32]
 8004a9c:	fa93 f3a3 	rbit	r3, r3
 8004aa0:	61fb      	str	r3, [r7, #28]
  return result;
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d101      	bne.n	8004ab0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004aac:	2320      	movs	r3, #32
 8004aae:	e003      	b.n	8004ab8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab2:	fab3 f383 	clz	r3, r3
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	461a      	mov	r2, r3
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d105      	bne.n	8004ad2 <HAL_ADC_ConfigChannel+0x4be>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	0e9b      	lsrs	r3, r3, #26
 8004acc:	f003 031f 	and.w	r3, r3, #31
 8004ad0:	e011      	b.n	8004af6 <HAL_ADC_ConfigChannel+0x4e2>
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	fa93 f3a3 	rbit	r3, r3
 8004ade:	613b      	str	r3, [r7, #16]
  return result;
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d101      	bne.n	8004aee <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8004aea:	2320      	movs	r3, #32
 8004aec:	e003      	b.n	8004af6 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	fab3 f383 	clz	r3, r3
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d14f      	bne.n	8004b9a <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2200      	movs	r2, #0
 8004b00:	2103      	movs	r1, #3
 8004b02:	4618      	mov	r0, r3
 8004b04:	f7ff fa34 	bl	8003f70 <LL_ADC_SetOffsetState>
 8004b08:	e047      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b10:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	069b      	lsls	r3, r3, #26
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d107      	bne.n	8004b2e <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004b2c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b34:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	069b      	lsls	r3, r3, #26
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d107      	bne.n	8004b52 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004b50:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	069b      	lsls	r3, r3, #26
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d107      	bne.n	8004b76 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004b74:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b7c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	069b      	lsls	r3, r3, #26
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d107      	bne.n	8004b9a <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004b98:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7ff faf6 	bl	8004190 <LL_ADC_IsEnabled>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f040 81ea 	bne.w	8004f80 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6818      	ldr	r0, [r3, #0]
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	6819      	ldr	r1, [r3, #0]
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	461a      	mov	r2, r3
 8004bba:	f7ff fa5b 	bl	8004074 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	4a7a      	ldr	r2, [pc, #488]	@ (8004dac <HAL_ADC_ConfigChannel+0x798>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	f040 80e0 	bne.w	8004d8a <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4977      	ldr	r1, [pc, #476]	@ (8004db0 <HAL_ADC_ConfigChannel+0x79c>)
 8004bd4:	428b      	cmp	r3, r1
 8004bd6:	d147      	bne.n	8004c68 <HAL_ADC_ConfigChannel+0x654>
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4975      	ldr	r1, [pc, #468]	@ (8004db4 <HAL_ADC_ConfigChannel+0x7a0>)
 8004bde:	428b      	cmp	r3, r1
 8004be0:	d040      	beq.n	8004c64 <HAL_ADC_ConfigChannel+0x650>
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4974      	ldr	r1, [pc, #464]	@ (8004db8 <HAL_ADC_ConfigChannel+0x7a4>)
 8004be8:	428b      	cmp	r3, r1
 8004bea:	d039      	beq.n	8004c60 <HAL_ADC_ConfigChannel+0x64c>
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4972      	ldr	r1, [pc, #456]	@ (8004dbc <HAL_ADC_ConfigChannel+0x7a8>)
 8004bf2:	428b      	cmp	r3, r1
 8004bf4:	d032      	beq.n	8004c5c <HAL_ADC_ConfigChannel+0x648>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4971      	ldr	r1, [pc, #452]	@ (8004dc0 <HAL_ADC_ConfigChannel+0x7ac>)
 8004bfc:	428b      	cmp	r3, r1
 8004bfe:	d02b      	beq.n	8004c58 <HAL_ADC_ConfigChannel+0x644>
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	496f      	ldr	r1, [pc, #444]	@ (8004dc4 <HAL_ADC_ConfigChannel+0x7b0>)
 8004c06:	428b      	cmp	r3, r1
 8004c08:	d024      	beq.n	8004c54 <HAL_ADC_ConfigChannel+0x640>
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	496e      	ldr	r1, [pc, #440]	@ (8004dc8 <HAL_ADC_ConfigChannel+0x7b4>)
 8004c10:	428b      	cmp	r3, r1
 8004c12:	d01d      	beq.n	8004c50 <HAL_ADC_ConfigChannel+0x63c>
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	496c      	ldr	r1, [pc, #432]	@ (8004dcc <HAL_ADC_ConfigChannel+0x7b8>)
 8004c1a:	428b      	cmp	r3, r1
 8004c1c:	d016      	beq.n	8004c4c <HAL_ADC_ConfigChannel+0x638>
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	496b      	ldr	r1, [pc, #428]	@ (8004dd0 <HAL_ADC_ConfigChannel+0x7bc>)
 8004c24:	428b      	cmp	r3, r1
 8004c26:	d00f      	beq.n	8004c48 <HAL_ADC_ConfigChannel+0x634>
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4969      	ldr	r1, [pc, #420]	@ (8004dd4 <HAL_ADC_ConfigChannel+0x7c0>)
 8004c2e:	428b      	cmp	r3, r1
 8004c30:	d008      	beq.n	8004c44 <HAL_ADC_ConfigChannel+0x630>
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4968      	ldr	r1, [pc, #416]	@ (8004dd8 <HAL_ADC_ConfigChannel+0x7c4>)
 8004c38:	428b      	cmp	r3, r1
 8004c3a:	d101      	bne.n	8004c40 <HAL_ADC_ConfigChannel+0x62c>
 8004c3c:	4b67      	ldr	r3, [pc, #412]	@ (8004ddc <HAL_ADC_ConfigChannel+0x7c8>)
 8004c3e:	e0a0      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004c40:	2300      	movs	r3, #0
 8004c42:	e09e      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004c44:	4b66      	ldr	r3, [pc, #408]	@ (8004de0 <HAL_ADC_ConfigChannel+0x7cc>)
 8004c46:	e09c      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004c48:	4b66      	ldr	r3, [pc, #408]	@ (8004de4 <HAL_ADC_ConfigChannel+0x7d0>)
 8004c4a:	e09a      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004c4c:	4b60      	ldr	r3, [pc, #384]	@ (8004dd0 <HAL_ADC_ConfigChannel+0x7bc>)
 8004c4e:	e098      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004c50:	4b5e      	ldr	r3, [pc, #376]	@ (8004dcc <HAL_ADC_ConfigChannel+0x7b8>)
 8004c52:	e096      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004c54:	4b64      	ldr	r3, [pc, #400]	@ (8004de8 <HAL_ADC_ConfigChannel+0x7d4>)
 8004c56:	e094      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004c58:	4b64      	ldr	r3, [pc, #400]	@ (8004dec <HAL_ADC_ConfigChannel+0x7d8>)
 8004c5a:	e092      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004c5c:	4b64      	ldr	r3, [pc, #400]	@ (8004df0 <HAL_ADC_ConfigChannel+0x7dc>)
 8004c5e:	e090      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004c60:	4b64      	ldr	r3, [pc, #400]	@ (8004df4 <HAL_ADC_ConfigChannel+0x7e0>)
 8004c62:	e08e      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004c64:	2301      	movs	r3, #1
 8004c66:	e08c      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4962      	ldr	r1, [pc, #392]	@ (8004df8 <HAL_ADC_ConfigChannel+0x7e4>)
 8004c6e:	428b      	cmp	r3, r1
 8004c70:	d140      	bne.n	8004cf4 <HAL_ADC_ConfigChannel+0x6e0>
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	494f      	ldr	r1, [pc, #316]	@ (8004db4 <HAL_ADC_ConfigChannel+0x7a0>)
 8004c78:	428b      	cmp	r3, r1
 8004c7a:	d039      	beq.n	8004cf0 <HAL_ADC_ConfigChannel+0x6dc>
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	494d      	ldr	r1, [pc, #308]	@ (8004db8 <HAL_ADC_ConfigChannel+0x7a4>)
 8004c82:	428b      	cmp	r3, r1
 8004c84:	d032      	beq.n	8004cec <HAL_ADC_ConfigChannel+0x6d8>
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	494c      	ldr	r1, [pc, #304]	@ (8004dbc <HAL_ADC_ConfigChannel+0x7a8>)
 8004c8c:	428b      	cmp	r3, r1
 8004c8e:	d02b      	beq.n	8004ce8 <HAL_ADC_ConfigChannel+0x6d4>
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	494a      	ldr	r1, [pc, #296]	@ (8004dc0 <HAL_ADC_ConfigChannel+0x7ac>)
 8004c96:	428b      	cmp	r3, r1
 8004c98:	d024      	beq.n	8004ce4 <HAL_ADC_ConfigChannel+0x6d0>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4949      	ldr	r1, [pc, #292]	@ (8004dc4 <HAL_ADC_ConfigChannel+0x7b0>)
 8004ca0:	428b      	cmp	r3, r1
 8004ca2:	d01d      	beq.n	8004ce0 <HAL_ADC_ConfigChannel+0x6cc>
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4947      	ldr	r1, [pc, #284]	@ (8004dc8 <HAL_ADC_ConfigChannel+0x7b4>)
 8004caa:	428b      	cmp	r3, r1
 8004cac:	d016      	beq.n	8004cdc <HAL_ADC_ConfigChannel+0x6c8>
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4946      	ldr	r1, [pc, #280]	@ (8004dcc <HAL_ADC_ConfigChannel+0x7b8>)
 8004cb4:	428b      	cmp	r3, r1
 8004cb6:	d00f      	beq.n	8004cd8 <HAL_ADC_ConfigChannel+0x6c4>
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4944      	ldr	r1, [pc, #272]	@ (8004dd0 <HAL_ADC_ConfigChannel+0x7bc>)
 8004cbe:	428b      	cmp	r3, r1
 8004cc0:	d008      	beq.n	8004cd4 <HAL_ADC_ConfigChannel+0x6c0>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4944      	ldr	r1, [pc, #272]	@ (8004dd8 <HAL_ADC_ConfigChannel+0x7c4>)
 8004cc8:	428b      	cmp	r3, r1
 8004cca:	d101      	bne.n	8004cd0 <HAL_ADC_ConfigChannel+0x6bc>
 8004ccc:	4b43      	ldr	r3, [pc, #268]	@ (8004ddc <HAL_ADC_ConfigChannel+0x7c8>)
 8004cce:	e058      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	e056      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004cd4:	4b43      	ldr	r3, [pc, #268]	@ (8004de4 <HAL_ADC_ConfigChannel+0x7d0>)
 8004cd6:	e054      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004cd8:	4b3d      	ldr	r3, [pc, #244]	@ (8004dd0 <HAL_ADC_ConfigChannel+0x7bc>)
 8004cda:	e052      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004cdc:	4b3b      	ldr	r3, [pc, #236]	@ (8004dcc <HAL_ADC_ConfigChannel+0x7b8>)
 8004cde:	e050      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004ce0:	4b41      	ldr	r3, [pc, #260]	@ (8004de8 <HAL_ADC_ConfigChannel+0x7d4>)
 8004ce2:	e04e      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004ce4:	4b41      	ldr	r3, [pc, #260]	@ (8004dec <HAL_ADC_ConfigChannel+0x7d8>)
 8004ce6:	e04c      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004ce8:	4b41      	ldr	r3, [pc, #260]	@ (8004df0 <HAL_ADC_ConfigChannel+0x7dc>)
 8004cea:	e04a      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004cec:	4b41      	ldr	r3, [pc, #260]	@ (8004df4 <HAL_ADC_ConfigChannel+0x7e0>)
 8004cee:	e048      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e046      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4940      	ldr	r1, [pc, #256]	@ (8004dfc <HAL_ADC_ConfigChannel+0x7e8>)
 8004cfa:	428b      	cmp	r3, r1
 8004cfc:	d140      	bne.n	8004d80 <HAL_ADC_ConfigChannel+0x76c>
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	492c      	ldr	r1, [pc, #176]	@ (8004db4 <HAL_ADC_ConfigChannel+0x7a0>)
 8004d04:	428b      	cmp	r3, r1
 8004d06:	d039      	beq.n	8004d7c <HAL_ADC_ConfigChannel+0x768>
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	492a      	ldr	r1, [pc, #168]	@ (8004db8 <HAL_ADC_ConfigChannel+0x7a4>)
 8004d0e:	428b      	cmp	r3, r1
 8004d10:	d032      	beq.n	8004d78 <HAL_ADC_ConfigChannel+0x764>
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4929      	ldr	r1, [pc, #164]	@ (8004dbc <HAL_ADC_ConfigChannel+0x7a8>)
 8004d18:	428b      	cmp	r3, r1
 8004d1a:	d02b      	beq.n	8004d74 <HAL_ADC_ConfigChannel+0x760>
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4927      	ldr	r1, [pc, #156]	@ (8004dc0 <HAL_ADC_ConfigChannel+0x7ac>)
 8004d22:	428b      	cmp	r3, r1
 8004d24:	d024      	beq.n	8004d70 <HAL_ADC_ConfigChannel+0x75c>
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4926      	ldr	r1, [pc, #152]	@ (8004dc4 <HAL_ADC_ConfigChannel+0x7b0>)
 8004d2c:	428b      	cmp	r3, r1
 8004d2e:	d01d      	beq.n	8004d6c <HAL_ADC_ConfigChannel+0x758>
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4924      	ldr	r1, [pc, #144]	@ (8004dc8 <HAL_ADC_ConfigChannel+0x7b4>)
 8004d36:	428b      	cmp	r3, r1
 8004d38:	d016      	beq.n	8004d68 <HAL_ADC_ConfigChannel+0x754>
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4923      	ldr	r1, [pc, #140]	@ (8004dcc <HAL_ADC_ConfigChannel+0x7b8>)
 8004d40:	428b      	cmp	r3, r1
 8004d42:	d00f      	beq.n	8004d64 <HAL_ADC_ConfigChannel+0x750>
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4926      	ldr	r1, [pc, #152]	@ (8004de4 <HAL_ADC_ConfigChannel+0x7d0>)
 8004d4a:	428b      	cmp	r3, r1
 8004d4c:	d008      	beq.n	8004d60 <HAL_ADC_ConfigChannel+0x74c>
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	492b      	ldr	r1, [pc, #172]	@ (8004e00 <HAL_ADC_ConfigChannel+0x7ec>)
 8004d54:	428b      	cmp	r3, r1
 8004d56:	d101      	bne.n	8004d5c <HAL_ADC_ConfigChannel+0x748>
 8004d58:	4b2a      	ldr	r3, [pc, #168]	@ (8004e04 <HAL_ADC_ConfigChannel+0x7f0>)
 8004d5a:	e012      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	e010      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004d60:	4b27      	ldr	r3, [pc, #156]	@ (8004e00 <HAL_ADC_ConfigChannel+0x7ec>)
 8004d62:	e00e      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004d64:	4b1a      	ldr	r3, [pc, #104]	@ (8004dd0 <HAL_ADC_ConfigChannel+0x7bc>)
 8004d66:	e00c      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004d68:	4b18      	ldr	r3, [pc, #96]	@ (8004dcc <HAL_ADC_ConfigChannel+0x7b8>)
 8004d6a:	e00a      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004d6c:	4b1e      	ldr	r3, [pc, #120]	@ (8004de8 <HAL_ADC_ConfigChannel+0x7d4>)
 8004d6e:	e008      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004d70:	4b1e      	ldr	r3, [pc, #120]	@ (8004dec <HAL_ADC_ConfigChannel+0x7d8>)
 8004d72:	e006      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004d74:	4b1e      	ldr	r3, [pc, #120]	@ (8004df0 <HAL_ADC_ConfigChannel+0x7dc>)
 8004d76:	e004      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004d78:	4b1e      	ldr	r3, [pc, #120]	@ (8004df4 <HAL_ADC_ConfigChannel+0x7e0>)
 8004d7a:	e002      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e000      	b.n	8004d82 <HAL_ADC_ConfigChannel+0x76e>
 8004d80:	2300      	movs	r3, #0
 8004d82:	4619      	mov	r1, r3
 8004d84:	4610      	mov	r0, r2
 8004d86:	f7fe fff1 	bl	8003d6c <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f280 80f6 	bge.w	8004f80 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a05      	ldr	r2, [pc, #20]	@ (8004db0 <HAL_ADC_ConfigChannel+0x79c>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d004      	beq.n	8004da8 <HAL_ADC_ConfigChannel+0x794>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a15      	ldr	r2, [pc, #84]	@ (8004df8 <HAL_ADC_ConfigChannel+0x7e4>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d131      	bne.n	8004e0c <HAL_ADC_ConfigChannel+0x7f8>
 8004da8:	4b17      	ldr	r3, [pc, #92]	@ (8004e08 <HAL_ADC_ConfigChannel+0x7f4>)
 8004daa:	e030      	b.n	8004e0e <HAL_ADC_ConfigChannel+0x7fa>
 8004dac:	47ff0000 	.word	0x47ff0000
 8004db0:	40022000 	.word	0x40022000
 8004db4:	04300002 	.word	0x04300002
 8004db8:	08600004 	.word	0x08600004
 8004dbc:	0c900008 	.word	0x0c900008
 8004dc0:	10c00010 	.word	0x10c00010
 8004dc4:	14f00020 	.word	0x14f00020
 8004dc8:	2a000400 	.word	0x2a000400
 8004dcc:	2e300800 	.word	0x2e300800
 8004dd0:	32601000 	.word	0x32601000
 8004dd4:	43210000 	.word	0x43210000
 8004dd8:	4b840000 	.word	0x4b840000
 8004ddc:	4fb80000 	.word	0x4fb80000
 8004de0:	47520000 	.word	0x47520000
 8004de4:	36902000 	.word	0x36902000
 8004de8:	25b00200 	.word	0x25b00200
 8004dec:	21800100 	.word	0x21800100
 8004df0:	1d500080 	.word	0x1d500080
 8004df4:	19200040 	.word	0x19200040
 8004df8:	40022100 	.word	0x40022100
 8004dfc:	58026000 	.word	0x58026000
 8004e00:	3ac04000 	.word	0x3ac04000
 8004e04:	3ef08000 	.word	0x3ef08000
 8004e08:	40022300 	.word	0x40022300
 8004e0c:	4b61      	ldr	r3, [pc, #388]	@ (8004f94 <HAL_ADC_ConfigChannel+0x980>)
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f7fe ff9e 	bl	8003d50 <LL_ADC_GetCommonPathInternalCh>
 8004e14:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a5f      	ldr	r2, [pc, #380]	@ (8004f98 <HAL_ADC_ConfigChannel+0x984>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d004      	beq.n	8004e2a <HAL_ADC_ConfigChannel+0x816>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a5d      	ldr	r2, [pc, #372]	@ (8004f9c <HAL_ADC_ConfigChannel+0x988>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d10e      	bne.n	8004e48 <HAL_ADC_ConfigChannel+0x834>
 8004e2a:	485b      	ldr	r0, [pc, #364]	@ (8004f98 <HAL_ADC_ConfigChannel+0x984>)
 8004e2c:	f7ff f9b0 	bl	8004190 <LL_ADC_IsEnabled>
 8004e30:	4604      	mov	r4, r0
 8004e32:	485a      	ldr	r0, [pc, #360]	@ (8004f9c <HAL_ADC_ConfigChannel+0x988>)
 8004e34:	f7ff f9ac 	bl	8004190 <LL_ADC_IsEnabled>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	4323      	orrs	r3, r4
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	bf0c      	ite	eq
 8004e40:	2301      	moveq	r3, #1
 8004e42:	2300      	movne	r3, #0
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	e008      	b.n	8004e5a <HAL_ADC_ConfigChannel+0x846>
 8004e48:	4855      	ldr	r0, [pc, #340]	@ (8004fa0 <HAL_ADC_ConfigChannel+0x98c>)
 8004e4a:	f7ff f9a1 	bl	8004190 <LL_ADC_IsEnabled>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	bf0c      	ite	eq
 8004e54:	2301      	moveq	r3, #1
 8004e56:	2300      	movne	r3, #0
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d07d      	beq.n	8004f5a <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a50      	ldr	r2, [pc, #320]	@ (8004fa4 <HAL_ADC_ConfigChannel+0x990>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d130      	bne.n	8004eca <HAL_ADC_ConfigChannel+0x8b6>
 8004e68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004e6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d12b      	bne.n	8004eca <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a4a      	ldr	r2, [pc, #296]	@ (8004fa0 <HAL_ADC_ConfigChannel+0x98c>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	f040 8081 	bne.w	8004f80 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a45      	ldr	r2, [pc, #276]	@ (8004f98 <HAL_ADC_ConfigChannel+0x984>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d004      	beq.n	8004e92 <HAL_ADC_ConfigChannel+0x87e>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a43      	ldr	r2, [pc, #268]	@ (8004f9c <HAL_ADC_ConfigChannel+0x988>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d101      	bne.n	8004e96 <HAL_ADC_ConfigChannel+0x882>
 8004e92:	4a45      	ldr	r2, [pc, #276]	@ (8004fa8 <HAL_ADC_ConfigChannel+0x994>)
 8004e94:	e000      	b.n	8004e98 <HAL_ADC_ConfigChannel+0x884>
 8004e96:	4a3f      	ldr	r2, [pc, #252]	@ (8004f94 <HAL_ADC_ConfigChannel+0x980>)
 8004e98:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004e9a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	4610      	mov	r0, r2
 8004ea2:	f7fe ff42 	bl	8003d2a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004ea6:	4b41      	ldr	r3, [pc, #260]	@ (8004fac <HAL_ADC_ConfigChannel+0x998>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	099b      	lsrs	r3, r3, #6
 8004eac:	4a40      	ldr	r2, [pc, #256]	@ (8004fb0 <HAL_ADC_ConfigChannel+0x99c>)
 8004eae:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb2:	099b      	lsrs	r3, r3, #6
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	005b      	lsls	r3, r3, #1
 8004eb8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8004eba:	e002      	b.n	8004ec2 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1f9      	bne.n	8004ebc <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004ec8:	e05a      	b.n	8004f80 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a39      	ldr	r2, [pc, #228]	@ (8004fb4 <HAL_ADC_ConfigChannel+0x9a0>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d11e      	bne.n	8004f12 <HAL_ADC_ConfigChannel+0x8fe>
 8004ed4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004ed6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d119      	bne.n	8004f12 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a2f      	ldr	r2, [pc, #188]	@ (8004fa0 <HAL_ADC_ConfigChannel+0x98c>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d14b      	bne.n	8004f80 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a2a      	ldr	r2, [pc, #168]	@ (8004f98 <HAL_ADC_ConfigChannel+0x984>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d004      	beq.n	8004efc <HAL_ADC_ConfigChannel+0x8e8>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a29      	ldr	r2, [pc, #164]	@ (8004f9c <HAL_ADC_ConfigChannel+0x988>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d101      	bne.n	8004f00 <HAL_ADC_ConfigChannel+0x8ec>
 8004efc:	4a2a      	ldr	r2, [pc, #168]	@ (8004fa8 <HAL_ADC_ConfigChannel+0x994>)
 8004efe:	e000      	b.n	8004f02 <HAL_ADC_ConfigChannel+0x8ee>
 8004f00:	4a24      	ldr	r2, [pc, #144]	@ (8004f94 <HAL_ADC_ConfigChannel+0x980>)
 8004f02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004f04:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f08:	4619      	mov	r1, r3
 8004f0a:	4610      	mov	r0, r2
 8004f0c:	f7fe ff0d 	bl	8003d2a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004f10:	e036      	b.n	8004f80 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a28      	ldr	r2, [pc, #160]	@ (8004fb8 <HAL_ADC_ConfigChannel+0x9a4>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d131      	bne.n	8004f80 <HAL_ADC_ConfigChannel+0x96c>
 8004f1c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004f1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d12c      	bne.n	8004f80 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a1d      	ldr	r2, [pc, #116]	@ (8004fa0 <HAL_ADC_ConfigChannel+0x98c>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d127      	bne.n	8004f80 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a18      	ldr	r2, [pc, #96]	@ (8004f98 <HAL_ADC_ConfigChannel+0x984>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d004      	beq.n	8004f44 <HAL_ADC_ConfigChannel+0x930>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a17      	ldr	r2, [pc, #92]	@ (8004f9c <HAL_ADC_ConfigChannel+0x988>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d101      	bne.n	8004f48 <HAL_ADC_ConfigChannel+0x934>
 8004f44:	4a18      	ldr	r2, [pc, #96]	@ (8004fa8 <HAL_ADC_ConfigChannel+0x994>)
 8004f46:	e000      	b.n	8004f4a <HAL_ADC_ConfigChannel+0x936>
 8004f48:	4a12      	ldr	r2, [pc, #72]	@ (8004f94 <HAL_ADC_ConfigChannel+0x980>)
 8004f4a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004f4c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f50:	4619      	mov	r1, r3
 8004f52:	4610      	mov	r0, r2
 8004f54:	f7fe fee9 	bl	8003d2a <LL_ADC_SetCommonPathInternalCh>
 8004f58:	e012      	b.n	8004f80 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f5e:	f043 0220 	orr.w	r2, r3, #32
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8004f6c:	e008      	b.n	8004f80 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f72:	f043 0220 	orr.w	r2, r3, #32
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004f88:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3794      	adds	r7, #148	@ 0x94
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd90      	pop	{r4, r7, pc}
 8004f94:	58026300 	.word	0x58026300
 8004f98:	40022000 	.word	0x40022000
 8004f9c:	40022100 	.word	0x40022100
 8004fa0:	58026000 	.word	0x58026000
 8004fa4:	c7520000 	.word	0xc7520000
 8004fa8:	40022300 	.word	0x40022300
 8004fac:	24000000 	.word	0x24000000
 8004fb0:	053e2d63 	.word	0x053e2d63
 8004fb4:	c3210000 	.word	0xc3210000
 8004fb8:	cb840000 	.word	0xcb840000

08004fbc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a6c      	ldr	r2, [pc, #432]	@ (800517c <ADC_ConfigureBoostMode+0x1c0>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d004      	beq.n	8004fd8 <ADC_ConfigureBoostMode+0x1c>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a6b      	ldr	r2, [pc, #428]	@ (8005180 <ADC_ConfigureBoostMode+0x1c4>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d109      	bne.n	8004fec <ADC_ConfigureBoostMode+0x30>
 8004fd8:	4b6a      	ldr	r3, [pc, #424]	@ (8005184 <ADC_ConfigureBoostMode+0x1c8>)
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	bf14      	ite	ne
 8004fe4:	2301      	movne	r3, #1
 8004fe6:	2300      	moveq	r3, #0
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	e008      	b.n	8004ffe <ADC_ConfigureBoostMode+0x42>
 8004fec:	4b66      	ldr	r3, [pc, #408]	@ (8005188 <ADC_ConfigureBoostMode+0x1cc>)
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	bf14      	ite	ne
 8004ff8:	2301      	movne	r3, #1
 8004ffa:	2300      	moveq	r3, #0
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d01c      	beq.n	800503c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005002:	f003 fa37 	bl	8008474 <HAL_RCC_GetHCLKFreq>
 8005006:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005010:	d010      	beq.n	8005034 <ADC_ConfigureBoostMode+0x78>
 8005012:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005016:	d873      	bhi.n	8005100 <ADC_ConfigureBoostMode+0x144>
 8005018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800501c:	d002      	beq.n	8005024 <ADC_ConfigureBoostMode+0x68>
 800501e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005022:	d16d      	bne.n	8005100 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	0c1b      	lsrs	r3, r3, #16
 800502a:	68fa      	ldr	r2, [r7, #12]
 800502c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005030:	60fb      	str	r3, [r7, #12]
        break;
 8005032:	e068      	b.n	8005106 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	089b      	lsrs	r3, r3, #2
 8005038:	60fb      	str	r3, [r7, #12]
        break;
 800503a:	e064      	b.n	8005106 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800503c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8005040:	f04f 0100 	mov.w	r1, #0
 8005044:	f004 fc12 	bl	800986c <HAL_RCCEx_GetPeriphCLKFreq>
 8005048:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005052:	d051      	beq.n	80050f8 <ADC_ConfigureBoostMode+0x13c>
 8005054:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005058:	d854      	bhi.n	8005104 <ADC_ConfigureBoostMode+0x148>
 800505a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800505e:	d047      	beq.n	80050f0 <ADC_ConfigureBoostMode+0x134>
 8005060:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005064:	d84e      	bhi.n	8005104 <ADC_ConfigureBoostMode+0x148>
 8005066:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800506a:	d03d      	beq.n	80050e8 <ADC_ConfigureBoostMode+0x12c>
 800506c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005070:	d848      	bhi.n	8005104 <ADC_ConfigureBoostMode+0x148>
 8005072:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005076:	d033      	beq.n	80050e0 <ADC_ConfigureBoostMode+0x124>
 8005078:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800507c:	d842      	bhi.n	8005104 <ADC_ConfigureBoostMode+0x148>
 800507e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005082:	d029      	beq.n	80050d8 <ADC_ConfigureBoostMode+0x11c>
 8005084:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005088:	d83c      	bhi.n	8005104 <ADC_ConfigureBoostMode+0x148>
 800508a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800508e:	d01a      	beq.n	80050c6 <ADC_ConfigureBoostMode+0x10a>
 8005090:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005094:	d836      	bhi.n	8005104 <ADC_ConfigureBoostMode+0x148>
 8005096:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800509a:	d014      	beq.n	80050c6 <ADC_ConfigureBoostMode+0x10a>
 800509c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80050a0:	d830      	bhi.n	8005104 <ADC_ConfigureBoostMode+0x148>
 80050a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050a6:	d00e      	beq.n	80050c6 <ADC_ConfigureBoostMode+0x10a>
 80050a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050ac:	d82a      	bhi.n	8005104 <ADC_ConfigureBoostMode+0x148>
 80050ae:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80050b2:	d008      	beq.n	80050c6 <ADC_ConfigureBoostMode+0x10a>
 80050b4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80050b8:	d824      	bhi.n	8005104 <ADC_ConfigureBoostMode+0x148>
 80050ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050be:	d002      	beq.n	80050c6 <ADC_ConfigureBoostMode+0x10a>
 80050c0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80050c4:	d11e      	bne.n	8005104 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	0c9b      	lsrs	r3, r3, #18
 80050cc:	005b      	lsls	r3, r3, #1
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d4:	60fb      	str	r3, [r7, #12]
        break;
 80050d6:	e016      	b.n	8005106 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	091b      	lsrs	r3, r3, #4
 80050dc:	60fb      	str	r3, [r7, #12]
        break;
 80050de:	e012      	b.n	8005106 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	095b      	lsrs	r3, r3, #5
 80050e4:	60fb      	str	r3, [r7, #12]
        break;
 80050e6:	e00e      	b.n	8005106 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	099b      	lsrs	r3, r3, #6
 80050ec:	60fb      	str	r3, [r7, #12]
        break;
 80050ee:	e00a      	b.n	8005106 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	09db      	lsrs	r3, r3, #7
 80050f4:	60fb      	str	r3, [r7, #12]
        break;
 80050f6:	e006      	b.n	8005106 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	0a1b      	lsrs	r3, r3, #8
 80050fc:	60fb      	str	r3, [r7, #12]
        break;
 80050fe:	e002      	b.n	8005106 <ADC_ConfigureBoostMode+0x14a>
        break;
 8005100:	bf00      	nop
 8005102:	e000      	b.n	8005106 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005104:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	085b      	lsrs	r3, r3, #1
 800510a:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	4a1f      	ldr	r2, [pc, #124]	@ (800518c <ADC_ConfigureBoostMode+0x1d0>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d808      	bhi.n	8005126 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	689a      	ldr	r2, [r3, #8]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005122:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005124:	e025      	b.n	8005172 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	4a19      	ldr	r2, [pc, #100]	@ (8005190 <ADC_ConfigureBoostMode+0x1d4>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d80a      	bhi.n	8005144 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005140:	609a      	str	r2, [r3, #8]
}
 8005142:	e016      	b.n	8005172 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	4a13      	ldr	r2, [pc, #76]	@ (8005194 <ADC_ConfigureBoostMode+0x1d8>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d80a      	bhi.n	8005162 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800515e:	609a      	str	r2, [r3, #8]
}
 8005160:	e007      	b.n	8005172 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005170:	609a      	str	r2, [r3, #8]
}
 8005172:	bf00      	nop
 8005174:	3710      	adds	r7, #16
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	40022000 	.word	0x40022000
 8005180:	40022100 	.word	0x40022100
 8005184:	40022300 	.word	0x40022300
 8005188:	58026300 	.word	0x58026300
 800518c:	005f5e10 	.word	0x005f5e10
 8005190:	00bebc20 	.word	0x00bebc20
 8005194:	017d7840 	.word	0x017d7840

08005198 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f003 0307 	and.w	r3, r3, #7
 80051a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80051a8:	4b0b      	ldr	r3, [pc, #44]	@ (80051d8 <__NVIC_SetPriorityGrouping+0x40>)
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80051b4:	4013      	ands	r3, r2
 80051b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80051c0:	4b06      	ldr	r3, [pc, #24]	@ (80051dc <__NVIC_SetPriorityGrouping+0x44>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80051c6:	4a04      	ldr	r2, [pc, #16]	@ (80051d8 <__NVIC_SetPriorityGrouping+0x40>)
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	60d3      	str	r3, [r2, #12]
}
 80051cc:	bf00      	nop
 80051ce:	3714      	adds	r7, #20
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr
 80051d8:	e000ed00 	.word	0xe000ed00
 80051dc:	05fa0000 	.word	0x05fa0000

080051e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80051e0:	b480      	push	{r7}
 80051e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80051e4:	4b04      	ldr	r3, [pc, #16]	@ (80051f8 <__NVIC_GetPriorityGrouping+0x18>)
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	0a1b      	lsrs	r3, r3, #8
 80051ea:	f003 0307 	and.w	r3, r3, #7
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr
 80051f8:	e000ed00 	.word	0xe000ed00

080051fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b083      	sub	sp, #12
 8005200:	af00      	add	r7, sp, #0
 8005202:	4603      	mov	r3, r0
 8005204:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005206:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800520a:	2b00      	cmp	r3, #0
 800520c:	db0b      	blt.n	8005226 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800520e:	88fb      	ldrh	r3, [r7, #6]
 8005210:	f003 021f 	and.w	r2, r3, #31
 8005214:	4907      	ldr	r1, [pc, #28]	@ (8005234 <__NVIC_EnableIRQ+0x38>)
 8005216:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800521a:	095b      	lsrs	r3, r3, #5
 800521c:	2001      	movs	r0, #1
 800521e:	fa00 f202 	lsl.w	r2, r0, r2
 8005222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005226:	bf00      	nop
 8005228:	370c      	adds	r7, #12
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	e000e100 	.word	0xe000e100

08005238 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	4603      	mov	r3, r0
 8005240:	6039      	str	r1, [r7, #0]
 8005242:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005244:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005248:	2b00      	cmp	r3, #0
 800524a:	db0a      	blt.n	8005262 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	b2da      	uxtb	r2, r3
 8005250:	490c      	ldr	r1, [pc, #48]	@ (8005284 <__NVIC_SetPriority+0x4c>)
 8005252:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005256:	0112      	lsls	r2, r2, #4
 8005258:	b2d2      	uxtb	r2, r2
 800525a:	440b      	add	r3, r1
 800525c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005260:	e00a      	b.n	8005278 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	b2da      	uxtb	r2, r3
 8005266:	4908      	ldr	r1, [pc, #32]	@ (8005288 <__NVIC_SetPriority+0x50>)
 8005268:	88fb      	ldrh	r3, [r7, #6]
 800526a:	f003 030f 	and.w	r3, r3, #15
 800526e:	3b04      	subs	r3, #4
 8005270:	0112      	lsls	r2, r2, #4
 8005272:	b2d2      	uxtb	r2, r2
 8005274:	440b      	add	r3, r1
 8005276:	761a      	strb	r2, [r3, #24]
}
 8005278:	bf00      	nop
 800527a:	370c      	adds	r7, #12
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	e000e100 	.word	0xe000e100
 8005288:	e000ed00 	.word	0xe000ed00

0800528c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800528c:	b480      	push	{r7}
 800528e:	b089      	sub	sp, #36	@ 0x24
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f003 0307 	and.w	r3, r3, #7
 800529e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	f1c3 0307 	rsb	r3, r3, #7
 80052a6:	2b04      	cmp	r3, #4
 80052a8:	bf28      	it	cs
 80052aa:	2304      	movcs	r3, #4
 80052ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	3304      	adds	r3, #4
 80052b2:	2b06      	cmp	r3, #6
 80052b4:	d902      	bls.n	80052bc <NVIC_EncodePriority+0x30>
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	3b03      	subs	r3, #3
 80052ba:	e000      	b.n	80052be <NVIC_EncodePriority+0x32>
 80052bc:	2300      	movs	r3, #0
 80052be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052c0:	f04f 32ff 	mov.w	r2, #4294967295
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ca:	43da      	mvns	r2, r3
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	401a      	ands	r2, r3
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052d4:	f04f 31ff 	mov.w	r1, #4294967295
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	fa01 f303 	lsl.w	r3, r1, r3
 80052de:	43d9      	mvns	r1, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052e4:	4313      	orrs	r3, r2
         );
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3724      	adds	r7, #36	@ 0x24
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
	...

080052f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	3b01      	subs	r3, #1
 8005300:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005304:	d301      	bcc.n	800530a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005306:	2301      	movs	r3, #1
 8005308:	e00f      	b.n	800532a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800530a:	4a0a      	ldr	r2, [pc, #40]	@ (8005334 <SysTick_Config+0x40>)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	3b01      	subs	r3, #1
 8005310:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005312:	210f      	movs	r1, #15
 8005314:	f04f 30ff 	mov.w	r0, #4294967295
 8005318:	f7ff ff8e 	bl	8005238 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800531c:	4b05      	ldr	r3, [pc, #20]	@ (8005334 <SysTick_Config+0x40>)
 800531e:	2200      	movs	r2, #0
 8005320:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005322:	4b04      	ldr	r3, [pc, #16]	@ (8005334 <SysTick_Config+0x40>)
 8005324:	2207      	movs	r2, #7
 8005326:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	3708      	adds	r7, #8
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	e000e010 	.word	0xe000e010

08005338 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f7ff ff29 	bl	8005198 <__NVIC_SetPriorityGrouping>
}
 8005346:	bf00      	nop
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800534e:	b580      	push	{r7, lr}
 8005350:	b086      	sub	sp, #24
 8005352:	af00      	add	r7, sp, #0
 8005354:	4603      	mov	r3, r0
 8005356:	60b9      	str	r1, [r7, #8]
 8005358:	607a      	str	r2, [r7, #4]
 800535a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800535c:	f7ff ff40 	bl	80051e0 <__NVIC_GetPriorityGrouping>
 8005360:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	68b9      	ldr	r1, [r7, #8]
 8005366:	6978      	ldr	r0, [r7, #20]
 8005368:	f7ff ff90 	bl	800528c <NVIC_EncodePriority>
 800536c:	4602      	mov	r2, r0
 800536e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005372:	4611      	mov	r1, r2
 8005374:	4618      	mov	r0, r3
 8005376:	f7ff ff5f 	bl	8005238 <__NVIC_SetPriority>
}
 800537a:	bf00      	nop
 800537c:	3718      	adds	r7, #24
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b082      	sub	sp, #8
 8005386:	af00      	add	r7, sp, #0
 8005388:	4603      	mov	r3, r0
 800538a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800538c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005390:	4618      	mov	r0, r3
 8005392:	f7ff ff33 	bl	80051fc <__NVIC_EnableIRQ>
}
 8005396:	bf00      	nop
 8005398:	3708      	adds	r7, #8
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}

0800539e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800539e:	b580      	push	{r7, lr}
 80053a0:	b082      	sub	sp, #8
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f7ff ffa4 	bl	80052f4 <SysTick_Config>
 80053ac:	4603      	mov	r3, r0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3708      	adds	r7, #8
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
	...

080053b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b086      	sub	sp, #24
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80053c0:	f7fe fc70 	bl	8003ca4 <HAL_GetTick>
 80053c4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d101      	bne.n	80053d0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	e2dc      	b.n	800598a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d008      	beq.n	80053ee <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2280      	movs	r2, #128	@ 0x80
 80053e0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e2cd      	b.n	800598a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a76      	ldr	r2, [pc, #472]	@ (80055cc <HAL_DMA_Abort+0x214>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d04a      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a74      	ldr	r2, [pc, #464]	@ (80055d0 <HAL_DMA_Abort+0x218>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d045      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a73      	ldr	r2, [pc, #460]	@ (80055d4 <HAL_DMA_Abort+0x21c>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d040      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a71      	ldr	r2, [pc, #452]	@ (80055d8 <HAL_DMA_Abort+0x220>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d03b      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a70      	ldr	r2, [pc, #448]	@ (80055dc <HAL_DMA_Abort+0x224>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d036      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a6e      	ldr	r2, [pc, #440]	@ (80055e0 <HAL_DMA_Abort+0x228>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d031      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a6d      	ldr	r2, [pc, #436]	@ (80055e4 <HAL_DMA_Abort+0x22c>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d02c      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a6b      	ldr	r2, [pc, #428]	@ (80055e8 <HAL_DMA_Abort+0x230>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d027      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a6a      	ldr	r2, [pc, #424]	@ (80055ec <HAL_DMA_Abort+0x234>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d022      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a68      	ldr	r2, [pc, #416]	@ (80055f0 <HAL_DMA_Abort+0x238>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d01d      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a67      	ldr	r2, [pc, #412]	@ (80055f4 <HAL_DMA_Abort+0x23c>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d018      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a65      	ldr	r2, [pc, #404]	@ (80055f8 <HAL_DMA_Abort+0x240>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d013      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a64      	ldr	r2, [pc, #400]	@ (80055fc <HAL_DMA_Abort+0x244>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d00e      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a62      	ldr	r2, [pc, #392]	@ (8005600 <HAL_DMA_Abort+0x248>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d009      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a61      	ldr	r2, [pc, #388]	@ (8005604 <HAL_DMA_Abort+0x24c>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d004      	beq.n	800548e <HAL_DMA_Abort+0xd6>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a5f      	ldr	r2, [pc, #380]	@ (8005608 <HAL_DMA_Abort+0x250>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d101      	bne.n	8005492 <HAL_DMA_Abort+0xda>
 800548e:	2301      	movs	r3, #1
 8005490:	e000      	b.n	8005494 <HAL_DMA_Abort+0xdc>
 8005492:	2300      	movs	r3, #0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d013      	beq.n	80054c0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f022 021e 	bic.w	r2, r2, #30
 80054a6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	695a      	ldr	r2, [r3, #20]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80054b6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	617b      	str	r3, [r7, #20]
 80054be:	e00a      	b.n	80054d6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f022 020e 	bic.w	r2, r2, #14
 80054ce:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a3c      	ldr	r2, [pc, #240]	@ (80055cc <HAL_DMA_Abort+0x214>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d072      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a3a      	ldr	r2, [pc, #232]	@ (80055d0 <HAL_DMA_Abort+0x218>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d06d      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a39      	ldr	r2, [pc, #228]	@ (80055d4 <HAL_DMA_Abort+0x21c>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d068      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a37      	ldr	r2, [pc, #220]	@ (80055d8 <HAL_DMA_Abort+0x220>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d063      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a36      	ldr	r2, [pc, #216]	@ (80055dc <HAL_DMA_Abort+0x224>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d05e      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a34      	ldr	r2, [pc, #208]	@ (80055e0 <HAL_DMA_Abort+0x228>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d059      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a33      	ldr	r2, [pc, #204]	@ (80055e4 <HAL_DMA_Abort+0x22c>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d054      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a31      	ldr	r2, [pc, #196]	@ (80055e8 <HAL_DMA_Abort+0x230>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d04f      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a30      	ldr	r2, [pc, #192]	@ (80055ec <HAL_DMA_Abort+0x234>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d04a      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a2e      	ldr	r2, [pc, #184]	@ (80055f0 <HAL_DMA_Abort+0x238>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d045      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a2d      	ldr	r2, [pc, #180]	@ (80055f4 <HAL_DMA_Abort+0x23c>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d040      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a2b      	ldr	r2, [pc, #172]	@ (80055f8 <HAL_DMA_Abort+0x240>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d03b      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a2a      	ldr	r2, [pc, #168]	@ (80055fc <HAL_DMA_Abort+0x244>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d036      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a28      	ldr	r2, [pc, #160]	@ (8005600 <HAL_DMA_Abort+0x248>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d031      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a27      	ldr	r2, [pc, #156]	@ (8005604 <HAL_DMA_Abort+0x24c>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d02c      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a25      	ldr	r2, [pc, #148]	@ (8005608 <HAL_DMA_Abort+0x250>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d027      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a24      	ldr	r2, [pc, #144]	@ (800560c <HAL_DMA_Abort+0x254>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d022      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a22      	ldr	r2, [pc, #136]	@ (8005610 <HAL_DMA_Abort+0x258>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d01d      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a21      	ldr	r2, [pc, #132]	@ (8005614 <HAL_DMA_Abort+0x25c>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d018      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a1f      	ldr	r2, [pc, #124]	@ (8005618 <HAL_DMA_Abort+0x260>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d013      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a1e      	ldr	r2, [pc, #120]	@ (800561c <HAL_DMA_Abort+0x264>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d00e      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a1c      	ldr	r2, [pc, #112]	@ (8005620 <HAL_DMA_Abort+0x268>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d009      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005624 <HAL_DMA_Abort+0x26c>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d004      	beq.n	80055c6 <HAL_DMA_Abort+0x20e>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a19      	ldr	r2, [pc, #100]	@ (8005628 <HAL_DMA_Abort+0x270>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d132      	bne.n	800562c <HAL_DMA_Abort+0x274>
 80055c6:	2301      	movs	r3, #1
 80055c8:	e031      	b.n	800562e <HAL_DMA_Abort+0x276>
 80055ca:	bf00      	nop
 80055cc:	40020010 	.word	0x40020010
 80055d0:	40020028 	.word	0x40020028
 80055d4:	40020040 	.word	0x40020040
 80055d8:	40020058 	.word	0x40020058
 80055dc:	40020070 	.word	0x40020070
 80055e0:	40020088 	.word	0x40020088
 80055e4:	400200a0 	.word	0x400200a0
 80055e8:	400200b8 	.word	0x400200b8
 80055ec:	40020410 	.word	0x40020410
 80055f0:	40020428 	.word	0x40020428
 80055f4:	40020440 	.word	0x40020440
 80055f8:	40020458 	.word	0x40020458
 80055fc:	40020470 	.word	0x40020470
 8005600:	40020488 	.word	0x40020488
 8005604:	400204a0 	.word	0x400204a0
 8005608:	400204b8 	.word	0x400204b8
 800560c:	58025408 	.word	0x58025408
 8005610:	5802541c 	.word	0x5802541c
 8005614:	58025430 	.word	0x58025430
 8005618:	58025444 	.word	0x58025444
 800561c:	58025458 	.word	0x58025458
 8005620:	5802546c 	.word	0x5802546c
 8005624:	58025480 	.word	0x58025480
 8005628:	58025494 	.word	0x58025494
 800562c:	2300      	movs	r3, #0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d007      	beq.n	8005642 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800563c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005640:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a6d      	ldr	r2, [pc, #436]	@ (80057fc <HAL_DMA_Abort+0x444>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d04a      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a6b      	ldr	r2, [pc, #428]	@ (8005800 <HAL_DMA_Abort+0x448>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d045      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a6a      	ldr	r2, [pc, #424]	@ (8005804 <HAL_DMA_Abort+0x44c>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d040      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a68      	ldr	r2, [pc, #416]	@ (8005808 <HAL_DMA_Abort+0x450>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d03b      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a67      	ldr	r2, [pc, #412]	@ (800580c <HAL_DMA_Abort+0x454>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d036      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a65      	ldr	r2, [pc, #404]	@ (8005810 <HAL_DMA_Abort+0x458>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d031      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a64      	ldr	r2, [pc, #400]	@ (8005814 <HAL_DMA_Abort+0x45c>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d02c      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a62      	ldr	r2, [pc, #392]	@ (8005818 <HAL_DMA_Abort+0x460>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d027      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a61      	ldr	r2, [pc, #388]	@ (800581c <HAL_DMA_Abort+0x464>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d022      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a5f      	ldr	r2, [pc, #380]	@ (8005820 <HAL_DMA_Abort+0x468>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d01d      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a5e      	ldr	r2, [pc, #376]	@ (8005824 <HAL_DMA_Abort+0x46c>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d018      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a5c      	ldr	r2, [pc, #368]	@ (8005828 <HAL_DMA_Abort+0x470>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d013      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a5b      	ldr	r2, [pc, #364]	@ (800582c <HAL_DMA_Abort+0x474>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d00e      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a59      	ldr	r2, [pc, #356]	@ (8005830 <HAL_DMA_Abort+0x478>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d009      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a58      	ldr	r2, [pc, #352]	@ (8005834 <HAL_DMA_Abort+0x47c>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d004      	beq.n	80056e2 <HAL_DMA_Abort+0x32a>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a56      	ldr	r2, [pc, #344]	@ (8005838 <HAL_DMA_Abort+0x480>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d108      	bne.n	80056f4 <HAL_DMA_Abort+0x33c>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 0201 	bic.w	r2, r2, #1
 80056f0:	601a      	str	r2, [r3, #0]
 80056f2:	e007      	b.n	8005704 <HAL_DMA_Abort+0x34c>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f022 0201 	bic.w	r2, r2, #1
 8005702:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005704:	e013      	b.n	800572e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005706:	f7fe facd 	bl	8003ca4 <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	2b05      	cmp	r3, #5
 8005712:	d90c      	bls.n	800572e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2220      	movs	r2, #32
 8005718:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2203      	movs	r2, #3
 800571e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e12d      	b.n	800598a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1e5      	bne.n	8005706 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a2f      	ldr	r2, [pc, #188]	@ (80057fc <HAL_DMA_Abort+0x444>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d04a      	beq.n	80057da <HAL_DMA_Abort+0x422>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a2d      	ldr	r2, [pc, #180]	@ (8005800 <HAL_DMA_Abort+0x448>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d045      	beq.n	80057da <HAL_DMA_Abort+0x422>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a2c      	ldr	r2, [pc, #176]	@ (8005804 <HAL_DMA_Abort+0x44c>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d040      	beq.n	80057da <HAL_DMA_Abort+0x422>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a2a      	ldr	r2, [pc, #168]	@ (8005808 <HAL_DMA_Abort+0x450>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d03b      	beq.n	80057da <HAL_DMA_Abort+0x422>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a29      	ldr	r2, [pc, #164]	@ (800580c <HAL_DMA_Abort+0x454>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d036      	beq.n	80057da <HAL_DMA_Abort+0x422>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a27      	ldr	r2, [pc, #156]	@ (8005810 <HAL_DMA_Abort+0x458>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d031      	beq.n	80057da <HAL_DMA_Abort+0x422>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a26      	ldr	r2, [pc, #152]	@ (8005814 <HAL_DMA_Abort+0x45c>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d02c      	beq.n	80057da <HAL_DMA_Abort+0x422>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a24      	ldr	r2, [pc, #144]	@ (8005818 <HAL_DMA_Abort+0x460>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d027      	beq.n	80057da <HAL_DMA_Abort+0x422>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a23      	ldr	r2, [pc, #140]	@ (800581c <HAL_DMA_Abort+0x464>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d022      	beq.n	80057da <HAL_DMA_Abort+0x422>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a21      	ldr	r2, [pc, #132]	@ (8005820 <HAL_DMA_Abort+0x468>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d01d      	beq.n	80057da <HAL_DMA_Abort+0x422>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a20      	ldr	r2, [pc, #128]	@ (8005824 <HAL_DMA_Abort+0x46c>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d018      	beq.n	80057da <HAL_DMA_Abort+0x422>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a1e      	ldr	r2, [pc, #120]	@ (8005828 <HAL_DMA_Abort+0x470>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d013      	beq.n	80057da <HAL_DMA_Abort+0x422>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a1d      	ldr	r2, [pc, #116]	@ (800582c <HAL_DMA_Abort+0x474>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d00e      	beq.n	80057da <HAL_DMA_Abort+0x422>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a1b      	ldr	r2, [pc, #108]	@ (8005830 <HAL_DMA_Abort+0x478>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d009      	beq.n	80057da <HAL_DMA_Abort+0x422>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a1a      	ldr	r2, [pc, #104]	@ (8005834 <HAL_DMA_Abort+0x47c>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d004      	beq.n	80057da <HAL_DMA_Abort+0x422>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a18      	ldr	r2, [pc, #96]	@ (8005838 <HAL_DMA_Abort+0x480>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d101      	bne.n	80057de <HAL_DMA_Abort+0x426>
 80057da:	2301      	movs	r3, #1
 80057dc:	e000      	b.n	80057e0 <HAL_DMA_Abort+0x428>
 80057de:	2300      	movs	r3, #0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d02b      	beq.n	800583c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057e8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ee:	f003 031f 	and.w	r3, r3, #31
 80057f2:	223f      	movs	r2, #63	@ 0x3f
 80057f4:	409a      	lsls	r2, r3
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	609a      	str	r2, [r3, #8]
 80057fa:	e02a      	b.n	8005852 <HAL_DMA_Abort+0x49a>
 80057fc:	40020010 	.word	0x40020010
 8005800:	40020028 	.word	0x40020028
 8005804:	40020040 	.word	0x40020040
 8005808:	40020058 	.word	0x40020058
 800580c:	40020070 	.word	0x40020070
 8005810:	40020088 	.word	0x40020088
 8005814:	400200a0 	.word	0x400200a0
 8005818:	400200b8 	.word	0x400200b8
 800581c:	40020410 	.word	0x40020410
 8005820:	40020428 	.word	0x40020428
 8005824:	40020440 	.word	0x40020440
 8005828:	40020458 	.word	0x40020458
 800582c:	40020470 	.word	0x40020470
 8005830:	40020488 	.word	0x40020488
 8005834:	400204a0 	.word	0x400204a0
 8005838:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005840:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005846:	f003 031f 	and.w	r3, r3, #31
 800584a:	2201      	movs	r2, #1
 800584c:	409a      	lsls	r2, r3
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a4f      	ldr	r2, [pc, #316]	@ (8005994 <HAL_DMA_Abort+0x5dc>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d072      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a4d      	ldr	r2, [pc, #308]	@ (8005998 <HAL_DMA_Abort+0x5e0>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d06d      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a4c      	ldr	r2, [pc, #304]	@ (800599c <HAL_DMA_Abort+0x5e4>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d068      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a4a      	ldr	r2, [pc, #296]	@ (80059a0 <HAL_DMA_Abort+0x5e8>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d063      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a49      	ldr	r2, [pc, #292]	@ (80059a4 <HAL_DMA_Abort+0x5ec>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d05e      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a47      	ldr	r2, [pc, #284]	@ (80059a8 <HAL_DMA_Abort+0x5f0>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d059      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a46      	ldr	r2, [pc, #280]	@ (80059ac <HAL_DMA_Abort+0x5f4>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d054      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a44      	ldr	r2, [pc, #272]	@ (80059b0 <HAL_DMA_Abort+0x5f8>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d04f      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a43      	ldr	r2, [pc, #268]	@ (80059b4 <HAL_DMA_Abort+0x5fc>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d04a      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a41      	ldr	r2, [pc, #260]	@ (80059b8 <HAL_DMA_Abort+0x600>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d045      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a40      	ldr	r2, [pc, #256]	@ (80059bc <HAL_DMA_Abort+0x604>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d040      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a3e      	ldr	r2, [pc, #248]	@ (80059c0 <HAL_DMA_Abort+0x608>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d03b      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a3d      	ldr	r2, [pc, #244]	@ (80059c4 <HAL_DMA_Abort+0x60c>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d036      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a3b      	ldr	r2, [pc, #236]	@ (80059c8 <HAL_DMA_Abort+0x610>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d031      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a3a      	ldr	r2, [pc, #232]	@ (80059cc <HAL_DMA_Abort+0x614>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d02c      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a38      	ldr	r2, [pc, #224]	@ (80059d0 <HAL_DMA_Abort+0x618>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d027      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a37      	ldr	r2, [pc, #220]	@ (80059d4 <HAL_DMA_Abort+0x61c>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d022      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a35      	ldr	r2, [pc, #212]	@ (80059d8 <HAL_DMA_Abort+0x620>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d01d      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a34      	ldr	r2, [pc, #208]	@ (80059dc <HAL_DMA_Abort+0x624>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d018      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a32      	ldr	r2, [pc, #200]	@ (80059e0 <HAL_DMA_Abort+0x628>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d013      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a31      	ldr	r2, [pc, #196]	@ (80059e4 <HAL_DMA_Abort+0x62c>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d00e      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a2f      	ldr	r2, [pc, #188]	@ (80059e8 <HAL_DMA_Abort+0x630>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d009      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a2e      	ldr	r2, [pc, #184]	@ (80059ec <HAL_DMA_Abort+0x634>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d004      	beq.n	8005942 <HAL_DMA_Abort+0x58a>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a2c      	ldr	r2, [pc, #176]	@ (80059f0 <HAL_DMA_Abort+0x638>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d101      	bne.n	8005946 <HAL_DMA_Abort+0x58e>
 8005942:	2301      	movs	r3, #1
 8005944:	e000      	b.n	8005948 <HAL_DMA_Abort+0x590>
 8005946:	2300      	movs	r3, #0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d015      	beq.n	8005978 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005954:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800595a:	2b00      	cmp	r3, #0
 800595c:	d00c      	beq.n	8005978 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005968:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800596c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005976:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3718      	adds	r7, #24
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	40020010 	.word	0x40020010
 8005998:	40020028 	.word	0x40020028
 800599c:	40020040 	.word	0x40020040
 80059a0:	40020058 	.word	0x40020058
 80059a4:	40020070 	.word	0x40020070
 80059a8:	40020088 	.word	0x40020088
 80059ac:	400200a0 	.word	0x400200a0
 80059b0:	400200b8 	.word	0x400200b8
 80059b4:	40020410 	.word	0x40020410
 80059b8:	40020428 	.word	0x40020428
 80059bc:	40020440 	.word	0x40020440
 80059c0:	40020458 	.word	0x40020458
 80059c4:	40020470 	.word	0x40020470
 80059c8:	40020488 	.word	0x40020488
 80059cc:	400204a0 	.word	0x400204a0
 80059d0:	400204b8 	.word	0x400204b8
 80059d4:	58025408 	.word	0x58025408
 80059d8:	5802541c 	.word	0x5802541c
 80059dc:	58025430 	.word	0x58025430
 80059e0:	58025444 	.word	0x58025444
 80059e4:	58025458 	.word	0x58025458
 80059e8:	5802546c 	.word	0x5802546c
 80059ec:	58025480 	.word	0x58025480
 80059f0:	58025494 	.word	0x58025494

080059f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d101      	bne.n	8005a06 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e237      	b.n	8005e76 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d004      	beq.n	8005a1c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2280      	movs	r2, #128	@ 0x80
 8005a16:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e22c      	b.n	8005e76 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a5c      	ldr	r2, [pc, #368]	@ (8005b94 <HAL_DMA_Abort_IT+0x1a0>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d04a      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a5b      	ldr	r2, [pc, #364]	@ (8005b98 <HAL_DMA_Abort_IT+0x1a4>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d045      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a59      	ldr	r2, [pc, #356]	@ (8005b9c <HAL_DMA_Abort_IT+0x1a8>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d040      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a58      	ldr	r2, [pc, #352]	@ (8005ba0 <HAL_DMA_Abort_IT+0x1ac>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d03b      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a56      	ldr	r2, [pc, #344]	@ (8005ba4 <HAL_DMA_Abort_IT+0x1b0>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d036      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a55      	ldr	r2, [pc, #340]	@ (8005ba8 <HAL_DMA_Abort_IT+0x1b4>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d031      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a53      	ldr	r2, [pc, #332]	@ (8005bac <HAL_DMA_Abort_IT+0x1b8>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d02c      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a52      	ldr	r2, [pc, #328]	@ (8005bb0 <HAL_DMA_Abort_IT+0x1bc>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d027      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a50      	ldr	r2, [pc, #320]	@ (8005bb4 <HAL_DMA_Abort_IT+0x1c0>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d022      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a4f      	ldr	r2, [pc, #316]	@ (8005bb8 <HAL_DMA_Abort_IT+0x1c4>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d01d      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a4d      	ldr	r2, [pc, #308]	@ (8005bbc <HAL_DMA_Abort_IT+0x1c8>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d018      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a4c      	ldr	r2, [pc, #304]	@ (8005bc0 <HAL_DMA_Abort_IT+0x1cc>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d013      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a4a      	ldr	r2, [pc, #296]	@ (8005bc4 <HAL_DMA_Abort_IT+0x1d0>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d00e      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a49      	ldr	r2, [pc, #292]	@ (8005bc8 <HAL_DMA_Abort_IT+0x1d4>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d009      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a47      	ldr	r2, [pc, #284]	@ (8005bcc <HAL_DMA_Abort_IT+0x1d8>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d004      	beq.n	8005abc <HAL_DMA_Abort_IT+0xc8>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a46      	ldr	r2, [pc, #280]	@ (8005bd0 <HAL_DMA_Abort_IT+0x1dc>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d101      	bne.n	8005ac0 <HAL_DMA_Abort_IT+0xcc>
 8005abc:	2301      	movs	r3, #1
 8005abe:	e000      	b.n	8005ac2 <HAL_DMA_Abort_IT+0xce>
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	f000 8086 	beq.w	8005bd4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2204      	movs	r2, #4
 8005acc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a2f      	ldr	r2, [pc, #188]	@ (8005b94 <HAL_DMA_Abort_IT+0x1a0>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d04a      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a2e      	ldr	r2, [pc, #184]	@ (8005b98 <HAL_DMA_Abort_IT+0x1a4>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d045      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a2c      	ldr	r2, [pc, #176]	@ (8005b9c <HAL_DMA_Abort_IT+0x1a8>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d040      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a2b      	ldr	r2, [pc, #172]	@ (8005ba0 <HAL_DMA_Abort_IT+0x1ac>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d03b      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a29      	ldr	r2, [pc, #164]	@ (8005ba4 <HAL_DMA_Abort_IT+0x1b0>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d036      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a28      	ldr	r2, [pc, #160]	@ (8005ba8 <HAL_DMA_Abort_IT+0x1b4>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d031      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a26      	ldr	r2, [pc, #152]	@ (8005bac <HAL_DMA_Abort_IT+0x1b8>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d02c      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a25      	ldr	r2, [pc, #148]	@ (8005bb0 <HAL_DMA_Abort_IT+0x1bc>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d027      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a23      	ldr	r2, [pc, #140]	@ (8005bb4 <HAL_DMA_Abort_IT+0x1c0>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d022      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a22      	ldr	r2, [pc, #136]	@ (8005bb8 <HAL_DMA_Abort_IT+0x1c4>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d01d      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a20      	ldr	r2, [pc, #128]	@ (8005bbc <HAL_DMA_Abort_IT+0x1c8>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d018      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a1f      	ldr	r2, [pc, #124]	@ (8005bc0 <HAL_DMA_Abort_IT+0x1cc>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d013      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a1d      	ldr	r2, [pc, #116]	@ (8005bc4 <HAL_DMA_Abort_IT+0x1d0>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d00e      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a1c      	ldr	r2, [pc, #112]	@ (8005bc8 <HAL_DMA_Abort_IT+0x1d4>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d009      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a1a      	ldr	r2, [pc, #104]	@ (8005bcc <HAL_DMA_Abort_IT+0x1d8>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d004      	beq.n	8005b70 <HAL_DMA_Abort_IT+0x17c>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a19      	ldr	r2, [pc, #100]	@ (8005bd0 <HAL_DMA_Abort_IT+0x1dc>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d108      	bne.n	8005b82 <HAL_DMA_Abort_IT+0x18e>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 0201 	bic.w	r2, r2, #1
 8005b7e:	601a      	str	r2, [r3, #0]
 8005b80:	e178      	b.n	8005e74 <HAL_DMA_Abort_IT+0x480>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f022 0201 	bic.w	r2, r2, #1
 8005b90:	601a      	str	r2, [r3, #0]
 8005b92:	e16f      	b.n	8005e74 <HAL_DMA_Abort_IT+0x480>
 8005b94:	40020010 	.word	0x40020010
 8005b98:	40020028 	.word	0x40020028
 8005b9c:	40020040 	.word	0x40020040
 8005ba0:	40020058 	.word	0x40020058
 8005ba4:	40020070 	.word	0x40020070
 8005ba8:	40020088 	.word	0x40020088
 8005bac:	400200a0 	.word	0x400200a0
 8005bb0:	400200b8 	.word	0x400200b8
 8005bb4:	40020410 	.word	0x40020410
 8005bb8:	40020428 	.word	0x40020428
 8005bbc:	40020440 	.word	0x40020440
 8005bc0:	40020458 	.word	0x40020458
 8005bc4:	40020470 	.word	0x40020470
 8005bc8:	40020488 	.word	0x40020488
 8005bcc:	400204a0 	.word	0x400204a0
 8005bd0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f022 020e 	bic.w	r2, r2, #14
 8005be2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a6c      	ldr	r2, [pc, #432]	@ (8005d9c <HAL_DMA_Abort_IT+0x3a8>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d04a      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a6b      	ldr	r2, [pc, #428]	@ (8005da0 <HAL_DMA_Abort_IT+0x3ac>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d045      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a69      	ldr	r2, [pc, #420]	@ (8005da4 <HAL_DMA_Abort_IT+0x3b0>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d040      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a68      	ldr	r2, [pc, #416]	@ (8005da8 <HAL_DMA_Abort_IT+0x3b4>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d03b      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a66      	ldr	r2, [pc, #408]	@ (8005dac <HAL_DMA_Abort_IT+0x3b8>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d036      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a65      	ldr	r2, [pc, #404]	@ (8005db0 <HAL_DMA_Abort_IT+0x3bc>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d031      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a63      	ldr	r2, [pc, #396]	@ (8005db4 <HAL_DMA_Abort_IT+0x3c0>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d02c      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a62      	ldr	r2, [pc, #392]	@ (8005db8 <HAL_DMA_Abort_IT+0x3c4>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d027      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a60      	ldr	r2, [pc, #384]	@ (8005dbc <HAL_DMA_Abort_IT+0x3c8>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d022      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a5f      	ldr	r2, [pc, #380]	@ (8005dc0 <HAL_DMA_Abort_IT+0x3cc>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d01d      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a5d      	ldr	r2, [pc, #372]	@ (8005dc4 <HAL_DMA_Abort_IT+0x3d0>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d018      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a5c      	ldr	r2, [pc, #368]	@ (8005dc8 <HAL_DMA_Abort_IT+0x3d4>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d013      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a5a      	ldr	r2, [pc, #360]	@ (8005dcc <HAL_DMA_Abort_IT+0x3d8>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d00e      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a59      	ldr	r2, [pc, #356]	@ (8005dd0 <HAL_DMA_Abort_IT+0x3dc>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d009      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a57      	ldr	r2, [pc, #348]	@ (8005dd4 <HAL_DMA_Abort_IT+0x3e0>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d004      	beq.n	8005c84 <HAL_DMA_Abort_IT+0x290>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a56      	ldr	r2, [pc, #344]	@ (8005dd8 <HAL_DMA_Abort_IT+0x3e4>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d108      	bne.n	8005c96 <HAL_DMA_Abort_IT+0x2a2>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f022 0201 	bic.w	r2, r2, #1
 8005c92:	601a      	str	r2, [r3, #0]
 8005c94:	e007      	b.n	8005ca6 <HAL_DMA_Abort_IT+0x2b2>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f022 0201 	bic.w	r2, r2, #1
 8005ca4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a3c      	ldr	r2, [pc, #240]	@ (8005d9c <HAL_DMA_Abort_IT+0x3a8>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d072      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a3a      	ldr	r2, [pc, #232]	@ (8005da0 <HAL_DMA_Abort_IT+0x3ac>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d06d      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a39      	ldr	r2, [pc, #228]	@ (8005da4 <HAL_DMA_Abort_IT+0x3b0>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d068      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a37      	ldr	r2, [pc, #220]	@ (8005da8 <HAL_DMA_Abort_IT+0x3b4>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d063      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a36      	ldr	r2, [pc, #216]	@ (8005dac <HAL_DMA_Abort_IT+0x3b8>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d05e      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a34      	ldr	r2, [pc, #208]	@ (8005db0 <HAL_DMA_Abort_IT+0x3bc>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d059      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a33      	ldr	r2, [pc, #204]	@ (8005db4 <HAL_DMA_Abort_IT+0x3c0>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d054      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a31      	ldr	r2, [pc, #196]	@ (8005db8 <HAL_DMA_Abort_IT+0x3c4>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d04f      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a30      	ldr	r2, [pc, #192]	@ (8005dbc <HAL_DMA_Abort_IT+0x3c8>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d04a      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a2e      	ldr	r2, [pc, #184]	@ (8005dc0 <HAL_DMA_Abort_IT+0x3cc>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d045      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a2d      	ldr	r2, [pc, #180]	@ (8005dc4 <HAL_DMA_Abort_IT+0x3d0>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d040      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a2b      	ldr	r2, [pc, #172]	@ (8005dc8 <HAL_DMA_Abort_IT+0x3d4>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d03b      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a2a      	ldr	r2, [pc, #168]	@ (8005dcc <HAL_DMA_Abort_IT+0x3d8>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d036      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a28      	ldr	r2, [pc, #160]	@ (8005dd0 <HAL_DMA_Abort_IT+0x3dc>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d031      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a27      	ldr	r2, [pc, #156]	@ (8005dd4 <HAL_DMA_Abort_IT+0x3e0>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d02c      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a25      	ldr	r2, [pc, #148]	@ (8005dd8 <HAL_DMA_Abort_IT+0x3e4>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d027      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a24      	ldr	r2, [pc, #144]	@ (8005ddc <HAL_DMA_Abort_IT+0x3e8>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d022      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a22      	ldr	r2, [pc, #136]	@ (8005de0 <HAL_DMA_Abort_IT+0x3ec>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d01d      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a21      	ldr	r2, [pc, #132]	@ (8005de4 <HAL_DMA_Abort_IT+0x3f0>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d018      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a1f      	ldr	r2, [pc, #124]	@ (8005de8 <HAL_DMA_Abort_IT+0x3f4>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d013      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a1e      	ldr	r2, [pc, #120]	@ (8005dec <HAL_DMA_Abort_IT+0x3f8>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d00e      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a1c      	ldr	r2, [pc, #112]	@ (8005df0 <HAL_DMA_Abort_IT+0x3fc>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d009      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a1b      	ldr	r2, [pc, #108]	@ (8005df4 <HAL_DMA_Abort_IT+0x400>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d004      	beq.n	8005d96 <HAL_DMA_Abort_IT+0x3a2>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a19      	ldr	r2, [pc, #100]	@ (8005df8 <HAL_DMA_Abort_IT+0x404>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d132      	bne.n	8005dfc <HAL_DMA_Abort_IT+0x408>
 8005d96:	2301      	movs	r3, #1
 8005d98:	e031      	b.n	8005dfe <HAL_DMA_Abort_IT+0x40a>
 8005d9a:	bf00      	nop
 8005d9c:	40020010 	.word	0x40020010
 8005da0:	40020028 	.word	0x40020028
 8005da4:	40020040 	.word	0x40020040
 8005da8:	40020058 	.word	0x40020058
 8005dac:	40020070 	.word	0x40020070
 8005db0:	40020088 	.word	0x40020088
 8005db4:	400200a0 	.word	0x400200a0
 8005db8:	400200b8 	.word	0x400200b8
 8005dbc:	40020410 	.word	0x40020410
 8005dc0:	40020428 	.word	0x40020428
 8005dc4:	40020440 	.word	0x40020440
 8005dc8:	40020458 	.word	0x40020458
 8005dcc:	40020470 	.word	0x40020470
 8005dd0:	40020488 	.word	0x40020488
 8005dd4:	400204a0 	.word	0x400204a0
 8005dd8:	400204b8 	.word	0x400204b8
 8005ddc:	58025408 	.word	0x58025408
 8005de0:	5802541c 	.word	0x5802541c
 8005de4:	58025430 	.word	0x58025430
 8005de8:	58025444 	.word	0x58025444
 8005dec:	58025458 	.word	0x58025458
 8005df0:	5802546c 	.word	0x5802546c
 8005df4:	58025480 	.word	0x58025480
 8005df8:	58025494 	.word	0x58025494
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d028      	beq.n	8005e54 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e10:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e16:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e1c:	f003 031f 	and.w	r3, r3, #31
 8005e20:	2201      	movs	r2, #1
 8005e22:	409a      	lsls	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005e30:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d00c      	beq.n	8005e54 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e48:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005e52:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d003      	beq.n	8005e74 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005e74:	2300      	movs	r3, #0
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3710      	adds	r7, #16
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}
 8005e7e:	bf00      	nop

08005e80 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b098      	sub	sp, #96	@ 0x60
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8005e88:	4a84      	ldr	r2, [pc, #528]	@ (800609c <HAL_FDCAN_Init+0x21c>)
 8005e8a:	f107 030c 	add.w	r3, r7, #12
 8005e8e:	4611      	mov	r1, r2
 8005e90:	224c      	movs	r2, #76	@ 0x4c
 8005e92:	4618      	mov	r0, r3
 8005e94:	f00e fa2c 	bl	80142f0 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d101      	bne.n	8005ea2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e1c6      	b.n	8006230 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a7e      	ldr	r2, [pc, #504]	@ (80060a0 <HAL_FDCAN_Init+0x220>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d106      	bne.n	8005eba <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d106      	bne.n	8005ed4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7fb f9fe 	bl	80012d0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	699a      	ldr	r2, [r3, #24]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f022 0210 	bic.w	r2, r2, #16
 8005ee2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ee4:	f7fd fede 	bl	8003ca4 <HAL_GetTick>
 8005ee8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005eea:	e014      	b.n	8005f16 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005eec:	f7fd feda 	bl	8003ca4 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b0a      	cmp	r3, #10
 8005ef8:	d90d      	bls.n	8005f16 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f00:	f043 0201 	orr.w	r2, r3, #1
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2203      	movs	r2, #3
 8005f0e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e18c      	b.n	8006230 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	699b      	ldr	r3, [r3, #24]
 8005f1c:	f003 0308 	and.w	r3, r3, #8
 8005f20:	2b08      	cmp	r3, #8
 8005f22:	d0e3      	beq.n	8005eec <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	699a      	ldr	r2, [r3, #24]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f042 0201 	orr.w	r2, r2, #1
 8005f32:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f34:	f7fd feb6 	bl	8003ca4 <HAL_GetTick>
 8005f38:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005f3a:	e014      	b.n	8005f66 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005f3c:	f7fd feb2 	bl	8003ca4 <HAL_GetTick>
 8005f40:	4602      	mov	r2, r0
 8005f42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	2b0a      	cmp	r3, #10
 8005f48:	d90d      	bls.n	8005f66 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f50:	f043 0201 	orr.w	r2, r3, #1
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2203      	movs	r2, #3
 8005f5e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e164      	b.n	8006230 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	f003 0301 	and.w	r3, r3, #1
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d0e3      	beq.n	8005f3c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	699a      	ldr	r2, [r3, #24]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f042 0202 	orr.w	r2, r2, #2
 8005f82:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	7c1b      	ldrb	r3, [r3, #16]
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d108      	bne.n	8005f9e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	699a      	ldr	r2, [r3, #24]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f9a:	619a      	str	r2, [r3, #24]
 8005f9c:	e007      	b.n	8005fae <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	699a      	ldr	r2, [r3, #24]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fac:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	7c5b      	ldrb	r3, [r3, #17]
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d108      	bne.n	8005fc8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	699a      	ldr	r2, [r3, #24]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005fc4:	619a      	str	r2, [r3, #24]
 8005fc6:	e007      	b.n	8005fd8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	699a      	ldr	r2, [r3, #24]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005fd6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	7c9b      	ldrb	r3, [r3, #18]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d108      	bne.n	8005ff2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	699a      	ldr	r2, [r3, #24]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005fee:	619a      	str	r2, [r3, #24]
 8005ff0:	e007      	b.n	8006002 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	699a      	ldr	r2, [r3, #24]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006000:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689a      	ldr	r2, [r3, #8]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	430a      	orrs	r2, r1
 8006016:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	699a      	ldr	r2, [r3, #24]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8006026:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	691a      	ldr	r2, [r3, #16]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f022 0210 	bic.w	r2, r2, #16
 8006036:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	2b01      	cmp	r3, #1
 800603e:	d108      	bne.n	8006052 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	699a      	ldr	r2, [r3, #24]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f042 0204 	orr.w	r2, r2, #4
 800604e:	619a      	str	r2, [r3, #24]
 8006050:	e030      	b.n	80060b4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d02c      	beq.n	80060b4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	2b02      	cmp	r3, #2
 8006060:	d020      	beq.n	80060a4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	699a      	ldr	r2, [r3, #24]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006070:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	691a      	ldr	r2, [r3, #16]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f042 0210 	orr.w	r2, r2, #16
 8006080:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	2b03      	cmp	r3, #3
 8006088:	d114      	bne.n	80060b4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	699a      	ldr	r2, [r3, #24]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f042 0220 	orr.w	r2, r2, #32
 8006098:	619a      	str	r2, [r3, #24]
 800609a:	e00b      	b.n	80060b4 <HAL_FDCAN_Init+0x234>
 800609c:	08014db8 	.word	0x08014db8
 80060a0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	699a      	ldr	r2, [r3, #24]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f042 0220 	orr.w	r2, r2, #32
 80060b2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	699b      	ldr	r3, [r3, #24]
 80060b8:	3b01      	subs	r3, #1
 80060ba:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	69db      	ldr	r3, [r3, #28]
 80060c0:	3b01      	subs	r3, #1
 80060c2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80060c4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80060cc:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	695b      	ldr	r3, [r3, #20]
 80060d4:	3b01      	subs	r3, #1
 80060d6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80060dc:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80060de:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060e8:	d115      	bne.n	8006116 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ee:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f4:	3b01      	subs	r3, #1
 80060f6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80060f8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060fe:	3b01      	subs	r3, #1
 8006100:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006102:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800610a:	3b01      	subs	r3, #1
 800610c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006112:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006114:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00a      	beq.n	8006134 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	430a      	orrs	r2, r1
 8006130:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800613c:	4413      	add	r3, r2
 800613e:	2b00      	cmp	r3, #0
 8006140:	d011      	beq.n	8006166 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800614a:	f023 0107 	bic.w	r1, r3, #7
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	3360      	adds	r3, #96	@ 0x60
 8006156:	443b      	add	r3, r7
 8006158:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	430a      	orrs	r2, r1
 8006162:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616a:	2b00      	cmp	r3, #0
 800616c:	d011      	beq.n	8006192 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006176:	f023 0107 	bic.w	r1, r3, #7
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	3360      	adds	r3, #96	@ 0x60
 8006182:	443b      	add	r3, r7
 8006184:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	430a      	orrs	r2, r1
 800618e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006196:	2b00      	cmp	r3, #0
 8006198:	d012      	beq.n	80061c0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80061a2:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	3360      	adds	r3, #96	@ 0x60
 80061ae:	443b      	add	r3, r7
 80061b0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80061b4:	011a      	lsls	r2, r3, #4
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	430a      	orrs	r2, r1
 80061bc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d012      	beq.n	80061ee <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80061d0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	3360      	adds	r3, #96	@ 0x60
 80061dc:	443b      	add	r3, r7
 80061de:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80061e2:	021a      	lsls	r2, r3, #8
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	430a      	orrs	r2, r1
 80061ea:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a11      	ldr	r2, [pc, #68]	@ (8006238 <HAL_FDCAN_Init+0x3b8>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d107      	bne.n	8006208 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	689a      	ldr	r2, [r3, #8]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f022 0203 	bic.w	r2, r2, #3
 8006206:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f000 fcdd 	bl	8006be0 <FDCAN_CalcultateRamBlockAddresses>
 8006226:	4603      	mov	r3, r0
 8006228:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800622c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8006230:	4618      	mov	r0, r3
 8006232:	3760      	adds	r7, #96	@ 0x60
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}
 8006238:	4000a000 	.word	0x4000a000

0800623c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800624e:	b2db      	uxtb	r3, r3
 8006250:	2b02      	cmp	r3, #2
 8006252:	d141      	bne.n	80062d8 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800625c:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d109      	bne.n	8006278 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800626a:	f043 0220 	orr.w	r2, r3, #32
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	e038      	b.n	80062ea <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006280:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d009      	beq.n	800629c <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800628e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e026      	b.n	80062ea <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80062a4:	0c1b      	lsrs	r3, r3, #16
 80062a6:	f003 031f 	and.w	r3, r3, #31
 80062aa:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	68b9      	ldr	r1, [r7, #8]
 80062b2:	68f8      	ldr	r0, [r7, #12]
 80062b4:	f000 fe1a 	bl	8006eec <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2101      	movs	r1, #1
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	fa01 f202 	lsl.w	r2, r1, r2
 80062c4:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80062c8:	2201      	movs	r2, #1
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	409a      	lsls	r2, r3
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 80062d4:	2300      	movs	r3, #0
 80062d6:	e008      	b.n	80062ea <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80062de:	f043 0208 	orr.w	r2, r3, #8
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
  }
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
	...

080062f4 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b08b      	sub	sp, #44	@ 0x2c
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	60f8      	str	r0, [r7, #12]
 80062fc:	60b9      	str	r1, [r7, #8]
 80062fe:	607a      	str	r2, [r7, #4]
 8006300:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8006302:	2300      	movs	r3, #0
 8006304:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800630c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800630e:	7efb      	ldrb	r3, [r7, #27]
 8006310:	2b02      	cmp	r3, #2
 8006312:	f040 8149 	bne.w	80065a8 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	2b40      	cmp	r3, #64	@ 0x40
 800631a:	d14c      	bne.n	80063b6 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006324:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006328:	2b00      	cmp	r3, #0
 800632a:	d109      	bne.n	8006340 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006332:	f043 0220 	orr.w	r2, r3, #32
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e13c      	b.n	80065ba <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006348:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800634c:	2b00      	cmp	r3, #0
 800634e:	d109      	bne.n	8006364 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006356:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e12a      	b.n	80065ba <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800636c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006370:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006374:	d10a      	bne.n	800638c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800637e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006382:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006386:	d101      	bne.n	800638c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006388:	2301      	movs	r3, #1
 800638a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006394:	0a1b      	lsrs	r3, r3, #8
 8006396:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800639a:	69fa      	ldr	r2, [r7, #28]
 800639c:	4413      	add	r3, r2
 800639e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063a8:	69f9      	ldr	r1, [r7, #28]
 80063aa:	fb01 f303 	mul.w	r3, r1, r3
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	4413      	add	r3, r2
 80063b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80063b4:	e068      	b.n	8006488 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	2b41      	cmp	r3, #65	@ 0x41
 80063ba:	d14c      	bne.n	8006456 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80063c4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d109      	bne.n	80063e0 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063d2:	f043 0220 	orr.w	r2, r3, #32
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e0ec      	b.n	80065ba <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80063e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d109      	bne.n	8006404 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e0da      	b.n	80065ba <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800640c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006410:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006414:	d10a      	bne.n	800642c <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800641e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006422:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006426:	d101      	bne.n	800642c <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006428:	2301      	movs	r3, #1
 800642a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006434:	0a1b      	lsrs	r3, r3, #8
 8006436:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800643a:	69fa      	ldr	r2, [r7, #28]
 800643c:	4413      	add	r3, r2
 800643e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006448:	69f9      	ldr	r1, [r7, #28]
 800644a:	fb01 f303 	mul.w	r3, r1, r3
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	4413      	add	r3, r2
 8006452:	627b      	str	r3, [r7, #36]	@ 0x24
 8006454:	e018      	b.n	8006488 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800645a:	68ba      	ldr	r2, [r7, #8]
 800645c:	429a      	cmp	r2, r3
 800645e:	d309      	bcc.n	8006474 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006466:	f043 0220 	orr.w	r2, r3, #32
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e0a2      	b.n	80065ba <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800647c:	68b9      	ldr	r1, [r7, #8]
 800647e:	fb01 f303 	mul.w	r3, r1, r3
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	4413      	add	r3, r2
 8006486:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d107      	bne.n	80064ac <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800649c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	0c9b      	lsrs	r3, r3, #18
 80064a2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	601a      	str	r2, [r3, #0]
 80064aa:	e005      	b.n	80064b8 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80064ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80064b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80064c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80064d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d2:	3304      	adds	r3, #4
 80064d4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80064d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	b29a      	uxth	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80064e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	0c1b      	lsrs	r3, r3, #16
 80064e6:	f003 020f 	and.w	r2, r3, #15
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80064ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80064fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	0e1b      	lsrs	r3, r3, #24
 800650c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8006514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	0fda      	lsrs	r2, r3, #31
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800651e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006520:	3304      	adds	r3, #4
 8006522:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8006524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006526:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8006528:	2300      	movs	r3, #0
 800652a:	623b      	str	r3, [r7, #32]
 800652c:	e00a      	b.n	8006544 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800652e:	697a      	ldr	r2, [r7, #20]
 8006530:	6a3b      	ldr	r3, [r7, #32]
 8006532:	441a      	add	r2, r3
 8006534:	6839      	ldr	r1, [r7, #0]
 8006536:	6a3b      	ldr	r3, [r7, #32]
 8006538:	440b      	add	r3, r1
 800653a:	7812      	ldrb	r2, [r2, #0]
 800653c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800653e:	6a3b      	ldr	r3, [r7, #32]
 8006540:	3301      	adds	r3, #1
 8006542:	623b      	str	r3, [r7, #32]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	4a1f      	ldr	r2, [pc, #124]	@ (80065c8 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800654a:	5cd3      	ldrb	r3, [r2, r3]
 800654c:	461a      	mov	r2, r3
 800654e:	6a3b      	ldr	r3, [r7, #32]
 8006550:	4293      	cmp	r3, r2
 8006552:	d3ec      	bcc.n	800652e <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	2b40      	cmp	r3, #64	@ 0x40
 8006558:	d105      	bne.n	8006566 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	69fa      	ldr	r2, [r7, #28]
 8006560:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8006564:	e01e      	b.n	80065a4 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	2b41      	cmp	r3, #65	@ 0x41
 800656a:	d105      	bne.n	8006578 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	69fa      	ldr	r2, [r7, #28]
 8006572:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8006576:	e015      	b.n	80065a4 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	2b1f      	cmp	r3, #31
 800657c:	d808      	bhi.n	8006590 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2101      	movs	r1, #1
 8006584:	68ba      	ldr	r2, [r7, #8]
 8006586:	fa01 f202 	lsl.w	r2, r1, r2
 800658a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800658e:	e009      	b.n	80065a4 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	f003 021f 	and.w	r2, r3, #31
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2101      	movs	r1, #1
 800659c:	fa01 f202 	lsl.w	r2, r1, r2
 80065a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80065a4:	2300      	movs	r3, #0
 80065a6:	e008      	b.n	80065ba <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065ae:	f043 0208 	orr.w	r2, r3, #8
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
  }
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	372c      	adds	r7, #44	@ 0x2c
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	08014f4c 	.word	0x08014f4c

080065cc <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b096      	sub	sp, #88	@ 0x58
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80065d4:	4b9a      	ldr	r3, [pc, #616]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	079b      	lsls	r3, r3, #30
 80065da:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80065dc:	4b98      	ldr	r3, [pc, #608]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 80065de:	695b      	ldr	r3, [r3, #20]
 80065e0:	079b      	lsls	r3, r3, #30
 80065e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80065e4:	4013      	ands	r3, r2
 80065e6:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ee:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80065f2:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065fa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80065fc:	4013      	ands	r3, r2
 80065fe:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006606:	f003 030f 	and.w	r3, r3, #15
 800660a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006612:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006614:	4013      	ands	r3, r2
 8006616:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800661e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006622:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800662a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800662c:	4013      	ands	r3, r2
 800662e:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006636:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800663a:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006642:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006644:	4013      	ands	r3, r2
 8006646:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800664e:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8006652:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800665a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800665c:	4013      	ands	r3, r2
 800665e:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006666:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800666e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8006670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006672:	0a1b      	lsrs	r3, r3, #8
 8006674:	f003 0301 	and.w	r3, r3, #1
 8006678:	2b00      	cmp	r3, #0
 800667a:	d010      	beq.n	800669e <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800667c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800667e:	0a1b      	lsrs	r3, r3, #8
 8006680:	f003 0301 	and.w	r3, r3, #1
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00a      	beq.n	800669e <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006690:	651a      	str	r2, [r3, #80]	@ 0x50
 8006692:	4b6b      	ldr	r3, [pc, #428]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 8006694:	2200      	movs	r2, #0
 8006696:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f000 fa54 	bl	8006b46 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800669e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066a0:	0a9b      	lsrs	r3, r3, #10
 80066a2:	f003 0301 	and.w	r3, r3, #1
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d01d      	beq.n	80066e6 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80066aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ac:	0a9b      	lsrs	r3, r3, #10
 80066ae:	f003 0301 	and.w	r3, r3, #1
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d017      	beq.n	80066e6 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80066be:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80066c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80066ca:	4013      	ands	r3, r2
 80066cc:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80066d6:	651a      	str	r2, [r3, #80]	@ 0x50
 80066d8:	4b59      	ldr	r3, [pc, #356]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 80066da:	2200      	movs	r2, #0
 80066dc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80066de:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 fa07 	bl	8006af4 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80066e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d00d      	beq.n	8006708 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80066f2:	4b54      	ldr	r3, [pc, #336]	@ (8006844 <HAL_FDCAN_IRQHandler+0x278>)
 80066f4:	400b      	ands	r3, r1
 80066f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80066f8:	4a51      	ldr	r2, [pc, #324]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 80066fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066fc:	0f9b      	lsrs	r3, r3, #30
 80066fe:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8006700:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 f9c0 	bl	8006a88 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006708:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00d      	beq.n	800672a <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006714:	4b4b      	ldr	r3, [pc, #300]	@ (8006844 <HAL_FDCAN_IRQHandler+0x278>)
 8006716:	400b      	ands	r3, r1
 8006718:	6513      	str	r3, [r2, #80]	@ 0x50
 800671a:	4a49      	ldr	r2, [pc, #292]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 800671c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800671e:	0f9b      	lsrs	r3, r3, #30
 8006720:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006722:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 f9ba 	bl	8006a9e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800672a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800672c:	2b00      	cmp	r3, #0
 800672e:	d00d      	beq.n	800674c <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006736:	4b43      	ldr	r3, [pc, #268]	@ (8006844 <HAL_FDCAN_IRQHandler+0x278>)
 8006738:	400b      	ands	r3, r1
 800673a:	6513      	str	r3, [r2, #80]	@ 0x50
 800673c:	4a40      	ldr	r2, [pc, #256]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 800673e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006740:	0f9b      	lsrs	r3, r3, #30
 8006742:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006744:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f7fb fa3e 	bl	8001bc8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800674c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00d      	beq.n	800676e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006758:	4b3a      	ldr	r3, [pc, #232]	@ (8006844 <HAL_FDCAN_IRQHandler+0x278>)
 800675a:	400b      	ands	r3, r1
 800675c:	6513      	str	r3, [r2, #80]	@ 0x50
 800675e:	4a38      	ldr	r2, [pc, #224]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 8006760:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006762:	0f9b      	lsrs	r3, r3, #30
 8006764:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006766:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 f9a3 	bl	8006ab4 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800676e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006770:	0adb      	lsrs	r3, r3, #11
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	2b00      	cmp	r3, #0
 8006778:	d010      	beq.n	800679c <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800677a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800677c:	0adb      	lsrs	r3, r3, #11
 800677e:	f003 0301 	and.w	r3, r3, #1
 8006782:	2b00      	cmp	r3, #0
 8006784:	d00a      	beq.n	800679c <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800678e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006790:	4b2b      	ldr	r3, [pc, #172]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 8006792:	2200      	movs	r2, #0
 8006794:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 f997 	bl	8006aca <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 800679c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800679e:	0a5b      	lsrs	r3, r3, #9
 80067a0:	f003 0301 	and.w	r3, r3, #1
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d01d      	beq.n	80067e4 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80067a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067aa:	0a5b      	lsrs	r3, r3, #9
 80067ac:	f003 0301 	and.w	r3, r3, #1
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d017      	beq.n	80067e4 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80067bc:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80067c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067c8:	4013      	ands	r3, r2
 80067ca:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80067d4:	651a      	str	r2, [r3, #80]	@ 0x50
 80067d6:	4b1a      	ldr	r3, [pc, #104]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 80067d8:	2200      	movs	r2, #0
 80067da:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80067dc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 f97d 	bl	8006ade <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 80067e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067e6:	0cdb      	lsrs	r3, r3, #19
 80067e8:	f003 0301 	and.w	r3, r3, #1
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d010      	beq.n	8006812 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 80067f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f2:	0cdb      	lsrs	r3, r3, #19
 80067f4:	f003 0301 	and.w	r3, r3, #1
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d00a      	beq.n	8006812 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006804:	651a      	str	r2, [r3, #80]	@ 0x50
 8006806:	4b0e      	ldr	r3, [pc, #56]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 8006808:	2200      	movs	r2, #0
 800680a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f000 f97c 	bl	8006b0a <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8006812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006814:	0c1b      	lsrs	r3, r3, #16
 8006816:	f003 0301 	and.w	r3, r3, #1
 800681a:	2b00      	cmp	r3, #0
 800681c:	d016      	beq.n	800684c <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800681e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006820:	0c1b      	lsrs	r3, r3, #16
 8006822:	f003 0301 	and.w	r3, r3, #1
 8006826:	2b00      	cmp	r3, #0
 8006828:	d010      	beq.n	800684c <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006832:	651a      	str	r2, [r3, #80]	@ 0x50
 8006834:	4b02      	ldr	r3, [pc, #8]	@ (8006840 <HAL_FDCAN_IRQHandler+0x274>)
 8006836:	2200      	movs	r2, #0
 8006838:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	e004      	b.n	8006848 <HAL_FDCAN_IRQHandler+0x27c>
 800683e:	bf00      	nop
 8006840:	4000a800 	.word	0x4000a800
 8006844:	3fcfffff 	.word	0x3fcfffff
 8006848:	f000 f969 	bl	8006b1e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800684c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800684e:	0c9b      	lsrs	r3, r3, #18
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	2b00      	cmp	r3, #0
 8006856:	d010      	beq.n	800687a <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8006858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800685a:	0c9b      	lsrs	r3, r3, #18
 800685c:	f003 0301 	and.w	r3, r3, #1
 8006860:	2b00      	cmp	r3, #0
 8006862:	d00a      	beq.n	800687a <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800686c:	651a      	str	r2, [r3, #80]	@ 0x50
 800686e:	4b83      	ldr	r3, [pc, #524]	@ (8006a7c <HAL_FDCAN_IRQHandler+0x4b0>)
 8006870:	2200      	movs	r2, #0
 8006872:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f000 f95c 	bl	8006b32 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800687a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800687c:	0c5b      	lsrs	r3, r3, #17
 800687e:	f003 0301 	and.w	r3, r3, #1
 8006882:	2b00      	cmp	r3, #0
 8006884:	d015      	beq.n	80068b2 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8006886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006888:	0c5b      	lsrs	r3, r3, #17
 800688a:	f003 0301 	and.w	r3, r3, #1
 800688e:	2b00      	cmp	r3, #0
 8006890:	d00f      	beq.n	80068b2 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800689a:	651a      	str	r2, [r3, #80]	@ 0x50
 800689c:	4b77      	ldr	r3, [pc, #476]	@ (8006a7c <HAL_FDCAN_IRQHandler+0x4b0>)
 800689e:	2200      	movs	r2, #0
 80068a0:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068a8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80068b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00d      	beq.n	80068d4 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068be:	4b70      	ldr	r3, [pc, #448]	@ (8006a80 <HAL_FDCAN_IRQHandler+0x4b4>)
 80068c0:	400b      	ands	r3, r1
 80068c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80068c4:	4a6d      	ldr	r2, [pc, #436]	@ (8006a7c <HAL_FDCAN_IRQHandler+0x4b0>)
 80068c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068c8:	0f9b      	lsrs	r3, r3, #30
 80068ca:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80068cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f94d 	bl	8006b6e <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80068d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d011      	beq.n	80068fe <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80068e0:	4b67      	ldr	r3, [pc, #412]	@ (8006a80 <HAL_FDCAN_IRQHandler+0x4b4>)
 80068e2:	400b      	ands	r3, r1
 80068e4:	6513      	str	r3, [r2, #80]	@ 0x50
 80068e6:	4a65      	ldr	r2, [pc, #404]	@ (8006a7c <HAL_FDCAN_IRQHandler+0x4b0>)
 80068e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068ea:	0f9b      	lsrs	r3, r3, #30
 80068ec:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80068f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068f6:	431a      	orrs	r2, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a60      	ldr	r2, [pc, #384]	@ (8006a84 <HAL_FDCAN_IRQHandler+0x4b8>)
 8006904:	4293      	cmp	r3, r2
 8006906:	f040 80ac 	bne.w	8006a62 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	f003 0303 	and.w	r3, r3, #3
 8006914:	2b00      	cmp	r3, #0
 8006916:	f000 80a4 	beq.w	8006a62 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	6a1b      	ldr	r3, [r3, #32]
 8006920:	f003 030f 	and.w	r3, r3, #15
 8006924:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800692c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800692e:	4013      	ands	r3, r2
 8006930:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	6a1b      	ldr	r3, [r3, #32]
 8006938:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800693c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006944:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006946:	4013      	ands	r3, r2
 8006948:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	6a1b      	ldr	r3, [r3, #32]
 8006950:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8006954:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800695c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800695e:	4013      	ands	r3, r2
 8006960:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	6a1b      	ldr	r3, [r3, #32]
 8006968:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 800696c:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006974:	6a3a      	ldr	r2, [r7, #32]
 8006976:	4013      	ands	r3, r2
 8006978:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	6a1b      	ldr	r3, [r3, #32]
 8006980:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8006984:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800698c:	69fa      	ldr	r2, [r7, #28]
 800698e:	4013      	ands	r3, r2
 8006990:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006998:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	6a1b      	ldr	r3, [r3, #32]
 80069a0:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80069a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d007      	beq.n	80069b8 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069ae:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80069b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 f8e6 	bl	8006b84 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80069b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d007      	beq.n	80069ce <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069c4:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 80069c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 f8e6 	bl	8006b9a <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	099b      	lsrs	r3, r3, #6
 80069d2:	f003 0301 	and.w	r3, r3, #1
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d01a      	beq.n	8006a10 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	099b      	lsrs	r3, r3, #6
 80069de:	f003 0301 	and.w	r3, r3, #1
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d014      	beq.n	8006a10 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ec:	0c1b      	lsrs	r3, r3, #16
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80069fc:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	2240      	movs	r2, #64	@ 0x40
 8006a04:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8006a06:	68fa      	ldr	r2, [r7, #12]
 8006a08:	6939      	ldr	r1, [r7, #16]
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f8d0 	bl	8006bb0 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8006a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d007      	beq.n	8006a26 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a1c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8006a1e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 f8d1 	bl	8006bc8 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8006a26:	6a3b      	ldr	r3, [r7, #32]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d00b      	beq.n	8006a44 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	6a3a      	ldr	r2, [r7, #32]
 8006a32:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006a3a:	6a3b      	ldr	r3, [r7, #32]
 8006a3c:	431a      	orrs	r2, r3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8006a44:	69fb      	ldr	r3, [r7, #28]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d00b      	beq.n	8006a62 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	69fa      	ldr	r2, [r7, #28]
 8006a50:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	431a      	orrs	r2, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d002      	beq.n	8006a72 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 f874 	bl	8006b5a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006a72:	bf00      	nop
 8006a74:	3758      	adds	r7, #88	@ 0x58
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	4000a800 	.word	0x4000a800
 8006a80:	3fcfffff 	.word	0x3fcfffff
 8006a84:	4000a000 	.word	0x4000a000

08006a88 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8006a92:	bf00      	nop
 8006a94:	370c      	adds	r7, #12
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr

08006a9e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8006a9e:	b480      	push	{r7}
 8006aa0:	b083      	sub	sp, #12
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
 8006aa6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006aa8:	bf00      	nop
 8006aaa:	370c      	adds	r7, #12
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b083      	sub	sp, #12
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8006abe:	bf00      	nop
 8006ac0:	370c      	adds	r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr

08006aca <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006aca:	b480      	push	{r7}
 8006acc:	b083      	sub	sp, #12
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006ad2:	bf00      	nop
 8006ad4:	370c      	adds	r7, #12
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr

08006ade <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006ade:	b480      	push	{r7}
 8006ae0:	b083      	sub	sp, #12
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
 8006ae6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8006ae8:	bf00      	nop
 8006aea:	370c      	adds	r7, #12
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8006afe:	bf00      	nop
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006b0a:	b480      	push	{r7}
 8006b0c:	b083      	sub	sp, #12
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8006b12:	bf00      	nop
 8006b14:	370c      	adds	r7, #12
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr

08006b1e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006b1e:	b480      	push	{r7}
 8006b20:	b083      	sub	sp, #12
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006b26:	bf00      	nop
 8006b28:	370c      	adds	r7, #12
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr

08006b32 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006b32:	b480      	push	{r7}
 8006b34:	b083      	sub	sp, #12
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006b3a:	bf00      	nop
 8006b3c:	370c      	adds	r7, #12
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr

08006b46 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006b46:	b480      	push	{r7}
 8006b48:	b083      	sub	sp, #12
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8006b4e:	bf00      	nop
 8006b50:	370c      	adds	r7, #12
 8006b52:	46bd      	mov	sp, r7
 8006b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b58:	4770      	bx	lr

08006b5a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006b5a:	b480      	push	{r7}
 8006b5c:	b083      	sub	sp, #12
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006b62:	bf00      	nop
 8006b64:	370c      	adds	r7, #12
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr

08006b6e <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8006b6e:	b480      	push	{r7}
 8006b70:	b083      	sub	sp, #12
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	6078      	str	r0, [r7, #4]
 8006b76:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006b78:	bf00      	nop
 8006b7a:	370c      	adds	r7, #12
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8006b8e:	bf00      	nop
 8006b90:	370c      	adds	r7, #12
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr

08006b9a <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8006b9a:	b480      	push	{r7}
 8006b9c:	b083      	sub	sp, #12
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
 8006ba2:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b085      	sub	sp, #20
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8006bbc:	bf00      	nop
 8006bbe:	3714      	adds	r7, #20
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8006bd2:	bf00      	nop
 8006bd4:	370c      	adds	r7, #12
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr
	...

08006be0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b085      	sub	sp, #20
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bec:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006bf6:	4ba7      	ldr	r3, [pc, #668]	@ (8006e94 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	68ba      	ldr	r2, [r7, #8]
 8006bfc:	0091      	lsls	r1, r2, #2
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	6812      	ldr	r2, [r2, #0]
 8006c02:	430b      	orrs	r3, r1
 8006c04:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c10:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c18:	041a      	lsls	r2, r3, #16
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	430a      	orrs	r2, r1
 8006c20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c28:	68ba      	ldr	r2, [r7, #8]
 8006c2a:	4413      	add	r3, r2
 8006c2c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006c36:	4b97      	ldr	r3, [pc, #604]	@ (8006e94 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006c38:	4013      	ands	r3, r2
 8006c3a:	68ba      	ldr	r2, [r7, #8]
 8006c3c:	0091      	lsls	r1, r2, #2
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	6812      	ldr	r2, [r2, #0]
 8006c42:	430b      	orrs	r3, r1
 8006c44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c50:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c58:	041a      	lsls	r2, r3, #16
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	430a      	orrs	r2, r1
 8006c60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c68:	005b      	lsls	r3, r3, #1
 8006c6a:	68ba      	ldr	r2, [r7, #8]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006c78:	4b86      	ldr	r3, [pc, #536]	@ (8006e94 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	68ba      	ldr	r2, [r7, #8]
 8006c7e:	0091      	lsls	r1, r2, #2
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	6812      	ldr	r2, [r2, #0]
 8006c84:	430b      	orrs	r3, r1
 8006c86:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006c92:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9a:	041a      	lsls	r2, r3, #16
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	430a      	orrs	r2, r1
 8006ca2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006cae:	fb02 f303 	mul.w	r3, r2, r3
 8006cb2:	68ba      	ldr	r2, [r7, #8]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006cc0:	4b74      	ldr	r3, [pc, #464]	@ (8006e94 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006cc2:	4013      	ands	r3, r2
 8006cc4:	68ba      	ldr	r2, [r7, #8]
 8006cc6:	0091      	lsls	r1, r2, #2
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	6812      	ldr	r2, [r2, #0]
 8006ccc:	430b      	orrs	r3, r1
 8006cce:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006cda:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ce2:	041a      	lsls	r2, r3, #16
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	430a      	orrs	r2, r1
 8006cea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006cf6:	fb02 f303 	mul.w	r3, r2, r3
 8006cfa:	68ba      	ldr	r2, [r7, #8]
 8006cfc:	4413      	add	r3, r2
 8006cfe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8006d08:	4b62      	ldr	r3, [pc, #392]	@ (8006e94 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006d0a:	4013      	ands	r3, r2
 8006d0c:	68ba      	ldr	r2, [r7, #8]
 8006d0e:	0091      	lsls	r1, r2, #2
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	6812      	ldr	r2, [r2, #0]
 8006d14:	430b      	orrs	r3, r1
 8006d16:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d1e:	687a      	ldr	r2, [r7, #4]
 8006d20:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006d22:	fb02 f303 	mul.w	r3, r2, r3
 8006d26:	68ba      	ldr	r2, [r7, #8]
 8006d28:	4413      	add	r3, r2
 8006d2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8006d34:	4b57      	ldr	r3, [pc, #348]	@ (8006e94 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006d36:	4013      	ands	r3, r2
 8006d38:	68ba      	ldr	r2, [r7, #8]
 8006d3a:	0091      	lsls	r1, r2, #2
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	6812      	ldr	r2, [r2, #0]
 8006d40:	430b      	orrs	r3, r1
 8006d42:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d4e:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d56:	041a      	lsls	r2, r3, #16
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	430a      	orrs	r2, r1
 8006d5e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d66:	005b      	lsls	r3, r3, #1
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	4413      	add	r3, r2
 8006d6c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8006d76:	4b47      	ldr	r3, [pc, #284]	@ (8006e94 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006d78:	4013      	ands	r3, r2
 8006d7a:	68ba      	ldr	r2, [r7, #8]
 8006d7c:	0091      	lsls	r1, r2, #2
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	6812      	ldr	r2, [r2, #0]
 8006d82:	430b      	orrs	r3, r1
 8006d84:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006d90:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d98:	041a      	lsls	r2, r3, #16
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	430a      	orrs	r2, r1
 8006da0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006dac:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006db4:	061a      	lsls	r2, r3, #24
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	430a      	orrs	r2, r1
 8006dbc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006dc4:	4b34      	ldr	r3, [pc, #208]	@ (8006e98 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8006dc6:	4413      	add	r3, r2
 8006dc8:	009a      	lsls	r2, r3, #2
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	441a      	add	r2, r3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006de6:	00db      	lsls	r3, r3, #3
 8006de8:	441a      	add	r2, r3
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df6:	6879      	ldr	r1, [r7, #4]
 8006df8:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8006dfa:	fb01 f303 	mul.w	r3, r1, r3
 8006dfe:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8006e00:	441a      	add	r2, r3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e0e:	6879      	ldr	r1, [r7, #4]
 8006e10:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8006e12:	fb01 f303 	mul.w	r3, r1, r3
 8006e16:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8006e18:	441a      	add	r2, r3
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e26:	6879      	ldr	r1, [r7, #4]
 8006e28:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8006e2a:	fb01 f303 	mul.w	r3, r1, r3
 8006e2e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8006e30:	441a      	add	r2, r3
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e42:	00db      	lsls	r3, r3, #3
 8006e44:	441a      	add	r2, r3
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e56:	6879      	ldr	r1, [r7, #4]
 8006e58:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006e5a:	fb01 f303 	mul.w	r3, r1, r3
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	441a      	add	r2, r3
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e72:	6879      	ldr	r1, [r7, #4]
 8006e74:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006e76:	fb01 f303 	mul.w	r3, r1, r3
 8006e7a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8006e7c:	441a      	add	r2, r3
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e8a:	4a04      	ldr	r2, [pc, #16]	@ (8006e9c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d915      	bls.n	8006ebc <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8006e90:	e006      	b.n	8006ea0 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8006e92:	bf00      	nop
 8006e94:	ffff0003 	.word	0xffff0003
 8006e98:	10002b00 	.word	0x10002b00
 8006e9c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ea6:	f043 0220 	orr.w	r2, r3, #32
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2203      	movs	r2, #3
 8006eb4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e010      	b.n	8006ede <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ec0:	60fb      	str	r3, [r7, #12]
 8006ec2:	e005      	b.n	8006ed0 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	3304      	adds	r3, #4
 8006ece:	60fb      	str	r3, [r7, #12]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d3f3      	bcc.n	8006ec4 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8006edc:	2300      	movs	r3, #0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3714      	adds	r7, #20
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop

08006eec <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b089      	sub	sp, #36	@ 0x24
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	607a      	str	r2, [r7, #4]
 8006ef8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d10a      	bne.n	8006f18 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8006f0a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006f12:	4313      	orrs	r3, r2
 8006f14:	61fb      	str	r3, [r7, #28]
 8006f16:	e00a      	b.n	8006f2e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8006f20:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8006f26:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006f28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f2c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006f38:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8006f3e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8006f44:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	68db      	ldr	r3, [r3, #12]
 8006f4a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f5a:	6839      	ldr	r1, [r7, #0]
 8006f5c:	fb01 f303 	mul.w	r3, r1, r3
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	4413      	add	r3, r2
 8006f64:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	69fa      	ldr	r2, [r7, #28]
 8006f6a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	3304      	adds	r3, #4
 8006f70:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	693a      	ldr	r2, [r7, #16]
 8006f76:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	3304      	adds	r3, #4
 8006f7c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006f7e:	2300      	movs	r3, #0
 8006f80:	617b      	str	r3, [r7, #20]
 8006f82:	e020      	b.n	8006fc6 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	3303      	adds	r3, #3
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	4413      	add	r3, r2
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	3302      	adds	r3, #2
 8006f94:	6879      	ldr	r1, [r7, #4]
 8006f96:	440b      	add	r3, r1
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006f9c:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	6879      	ldr	r1, [r7, #4]
 8006fa4:	440b      	add	r3, r1
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006faa:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8006fac:	6879      	ldr	r1, [r7, #4]
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	440a      	add	r2, r1
 8006fb2:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006fb4:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8006fba:	69bb      	ldr	r3, [r7, #24]
 8006fbc:	3304      	adds	r3, #4
 8006fbe:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	3304      	adds	r3, #4
 8006fc4:	617b      	str	r3, [r7, #20]
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	68db      	ldr	r3, [r3, #12]
 8006fca:	4a06      	ldr	r2, [pc, #24]	@ (8006fe4 <FDCAN_CopyMessageToRAM+0xf8>)
 8006fcc:	5cd3      	ldrb	r3, [r2, r3]
 8006fce:	461a      	mov	r2, r3
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d3d6      	bcc.n	8006f84 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8006fd6:	bf00      	nop
 8006fd8:	bf00      	nop
 8006fda:	3724      	adds	r7, #36	@ 0x24
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr
 8006fe4:	08014f4c 	.word	0x08014f4c

08006fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b089      	sub	sp, #36	@ 0x24
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006ff6:	4b86      	ldr	r3, [pc, #536]	@ (8007210 <HAL_GPIO_Init+0x228>)
 8006ff8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006ffa:	e18c      	b.n	8007316 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	2101      	movs	r1, #1
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	fa01 f303 	lsl.w	r3, r1, r3
 8007008:	4013      	ands	r3, r2
 800700a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	2b00      	cmp	r3, #0
 8007010:	f000 817e 	beq.w	8007310 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	f003 0303 	and.w	r3, r3, #3
 800701c:	2b01      	cmp	r3, #1
 800701e:	d005      	beq.n	800702c <HAL_GPIO_Init+0x44>
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	f003 0303 	and.w	r3, r3, #3
 8007028:	2b02      	cmp	r3, #2
 800702a:	d130      	bne.n	800708e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007032:	69fb      	ldr	r3, [r7, #28]
 8007034:	005b      	lsls	r3, r3, #1
 8007036:	2203      	movs	r2, #3
 8007038:	fa02 f303 	lsl.w	r3, r2, r3
 800703c:	43db      	mvns	r3, r3
 800703e:	69ba      	ldr	r2, [r7, #24]
 8007040:	4013      	ands	r3, r2
 8007042:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	68da      	ldr	r2, [r3, #12]
 8007048:	69fb      	ldr	r3, [r7, #28]
 800704a:	005b      	lsls	r3, r3, #1
 800704c:	fa02 f303 	lsl.w	r3, r2, r3
 8007050:	69ba      	ldr	r2, [r7, #24]
 8007052:	4313      	orrs	r3, r2
 8007054:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	69ba      	ldr	r2, [r7, #24]
 800705a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007062:	2201      	movs	r2, #1
 8007064:	69fb      	ldr	r3, [r7, #28]
 8007066:	fa02 f303 	lsl.w	r3, r2, r3
 800706a:	43db      	mvns	r3, r3
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	4013      	ands	r3, r2
 8007070:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	091b      	lsrs	r3, r3, #4
 8007078:	f003 0201 	and.w	r2, r3, #1
 800707c:	69fb      	ldr	r3, [r7, #28]
 800707e:	fa02 f303 	lsl.w	r3, r2, r3
 8007082:	69ba      	ldr	r2, [r7, #24]
 8007084:	4313      	orrs	r3, r2
 8007086:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	69ba      	ldr	r2, [r7, #24]
 800708c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	f003 0303 	and.w	r3, r3, #3
 8007096:	2b03      	cmp	r3, #3
 8007098:	d017      	beq.n	80070ca <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	005b      	lsls	r3, r3, #1
 80070a4:	2203      	movs	r2, #3
 80070a6:	fa02 f303 	lsl.w	r3, r2, r3
 80070aa:	43db      	mvns	r3, r3
 80070ac:	69ba      	ldr	r2, [r7, #24]
 80070ae:	4013      	ands	r3, r2
 80070b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	689a      	ldr	r2, [r3, #8]
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	005b      	lsls	r3, r3, #1
 80070ba:	fa02 f303 	lsl.w	r3, r2, r3
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	4313      	orrs	r3, r2
 80070c2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	69ba      	ldr	r2, [r7, #24]
 80070c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	f003 0303 	and.w	r3, r3, #3
 80070d2:	2b02      	cmp	r3, #2
 80070d4:	d123      	bne.n	800711e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80070d6:	69fb      	ldr	r3, [r7, #28]
 80070d8:	08da      	lsrs	r2, r3, #3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	3208      	adds	r2, #8
 80070de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	f003 0307 	and.w	r3, r3, #7
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	220f      	movs	r2, #15
 80070ee:	fa02 f303 	lsl.w	r3, r2, r3
 80070f2:	43db      	mvns	r3, r3
 80070f4:	69ba      	ldr	r2, [r7, #24]
 80070f6:	4013      	ands	r3, r2
 80070f8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	691a      	ldr	r2, [r3, #16]
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	f003 0307 	and.w	r3, r3, #7
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	fa02 f303 	lsl.w	r3, r2, r3
 800710a:	69ba      	ldr	r2, [r7, #24]
 800710c:	4313      	orrs	r3, r2
 800710e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	08da      	lsrs	r2, r3, #3
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	3208      	adds	r2, #8
 8007118:	69b9      	ldr	r1, [r7, #24]
 800711a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	005b      	lsls	r3, r3, #1
 8007128:	2203      	movs	r2, #3
 800712a:	fa02 f303 	lsl.w	r3, r2, r3
 800712e:	43db      	mvns	r3, r3
 8007130:	69ba      	ldr	r2, [r7, #24]
 8007132:	4013      	ands	r3, r2
 8007134:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	f003 0203 	and.w	r2, r3, #3
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	005b      	lsls	r3, r3, #1
 8007142:	fa02 f303 	lsl.w	r3, r2, r3
 8007146:	69ba      	ldr	r2, [r7, #24]
 8007148:	4313      	orrs	r3, r2
 800714a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	69ba      	ldr	r2, [r7, #24]
 8007150:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800715a:	2b00      	cmp	r3, #0
 800715c:	f000 80d8 	beq.w	8007310 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007160:	4b2c      	ldr	r3, [pc, #176]	@ (8007214 <HAL_GPIO_Init+0x22c>)
 8007162:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007166:	4a2b      	ldr	r2, [pc, #172]	@ (8007214 <HAL_GPIO_Init+0x22c>)
 8007168:	f043 0302 	orr.w	r3, r3, #2
 800716c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007170:	4b28      	ldr	r3, [pc, #160]	@ (8007214 <HAL_GPIO_Init+0x22c>)
 8007172:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007176:	f003 0302 	and.w	r3, r3, #2
 800717a:	60fb      	str	r3, [r7, #12]
 800717c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800717e:	4a26      	ldr	r2, [pc, #152]	@ (8007218 <HAL_GPIO_Init+0x230>)
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	089b      	lsrs	r3, r3, #2
 8007184:	3302      	adds	r3, #2
 8007186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800718a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800718c:	69fb      	ldr	r3, [r7, #28]
 800718e:	f003 0303 	and.w	r3, r3, #3
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	220f      	movs	r2, #15
 8007196:	fa02 f303 	lsl.w	r3, r2, r3
 800719a:	43db      	mvns	r3, r3
 800719c:	69ba      	ldr	r2, [r7, #24]
 800719e:	4013      	ands	r3, r2
 80071a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a1d      	ldr	r2, [pc, #116]	@ (800721c <HAL_GPIO_Init+0x234>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d04a      	beq.n	8007240 <HAL_GPIO_Init+0x258>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a1c      	ldr	r2, [pc, #112]	@ (8007220 <HAL_GPIO_Init+0x238>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d02b      	beq.n	800720a <HAL_GPIO_Init+0x222>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a1b      	ldr	r2, [pc, #108]	@ (8007224 <HAL_GPIO_Init+0x23c>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d025      	beq.n	8007206 <HAL_GPIO_Init+0x21e>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a1a      	ldr	r2, [pc, #104]	@ (8007228 <HAL_GPIO_Init+0x240>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d01f      	beq.n	8007202 <HAL_GPIO_Init+0x21a>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a19      	ldr	r2, [pc, #100]	@ (800722c <HAL_GPIO_Init+0x244>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d019      	beq.n	80071fe <HAL_GPIO_Init+0x216>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a18      	ldr	r2, [pc, #96]	@ (8007230 <HAL_GPIO_Init+0x248>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d013      	beq.n	80071fa <HAL_GPIO_Init+0x212>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a17      	ldr	r2, [pc, #92]	@ (8007234 <HAL_GPIO_Init+0x24c>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d00d      	beq.n	80071f6 <HAL_GPIO_Init+0x20e>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a16      	ldr	r2, [pc, #88]	@ (8007238 <HAL_GPIO_Init+0x250>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d007      	beq.n	80071f2 <HAL_GPIO_Init+0x20a>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a15      	ldr	r2, [pc, #84]	@ (800723c <HAL_GPIO_Init+0x254>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d101      	bne.n	80071ee <HAL_GPIO_Init+0x206>
 80071ea:	2309      	movs	r3, #9
 80071ec:	e029      	b.n	8007242 <HAL_GPIO_Init+0x25a>
 80071ee:	230a      	movs	r3, #10
 80071f0:	e027      	b.n	8007242 <HAL_GPIO_Init+0x25a>
 80071f2:	2307      	movs	r3, #7
 80071f4:	e025      	b.n	8007242 <HAL_GPIO_Init+0x25a>
 80071f6:	2306      	movs	r3, #6
 80071f8:	e023      	b.n	8007242 <HAL_GPIO_Init+0x25a>
 80071fa:	2305      	movs	r3, #5
 80071fc:	e021      	b.n	8007242 <HAL_GPIO_Init+0x25a>
 80071fe:	2304      	movs	r3, #4
 8007200:	e01f      	b.n	8007242 <HAL_GPIO_Init+0x25a>
 8007202:	2303      	movs	r3, #3
 8007204:	e01d      	b.n	8007242 <HAL_GPIO_Init+0x25a>
 8007206:	2302      	movs	r3, #2
 8007208:	e01b      	b.n	8007242 <HAL_GPIO_Init+0x25a>
 800720a:	2301      	movs	r3, #1
 800720c:	e019      	b.n	8007242 <HAL_GPIO_Init+0x25a>
 800720e:	bf00      	nop
 8007210:	58000080 	.word	0x58000080
 8007214:	58024400 	.word	0x58024400
 8007218:	58000400 	.word	0x58000400
 800721c:	58020000 	.word	0x58020000
 8007220:	58020400 	.word	0x58020400
 8007224:	58020800 	.word	0x58020800
 8007228:	58020c00 	.word	0x58020c00
 800722c:	58021000 	.word	0x58021000
 8007230:	58021400 	.word	0x58021400
 8007234:	58021800 	.word	0x58021800
 8007238:	58021c00 	.word	0x58021c00
 800723c:	58022400 	.word	0x58022400
 8007240:	2300      	movs	r3, #0
 8007242:	69fa      	ldr	r2, [r7, #28]
 8007244:	f002 0203 	and.w	r2, r2, #3
 8007248:	0092      	lsls	r2, r2, #2
 800724a:	4093      	lsls	r3, r2
 800724c:	69ba      	ldr	r2, [r7, #24]
 800724e:	4313      	orrs	r3, r2
 8007250:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007252:	4938      	ldr	r1, [pc, #224]	@ (8007334 <HAL_GPIO_Init+0x34c>)
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	089b      	lsrs	r3, r3, #2
 8007258:	3302      	adds	r3, #2
 800725a:	69ba      	ldr	r2, [r7, #24]
 800725c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007260:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	43db      	mvns	r3, r3
 800726c:	69ba      	ldr	r2, [r7, #24]
 800726e:	4013      	ands	r3, r2
 8007270:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800727a:	2b00      	cmp	r3, #0
 800727c:	d003      	beq.n	8007286 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800727e:	69ba      	ldr	r2, [r7, #24]
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	4313      	orrs	r3, r2
 8007284:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007286:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800728e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	43db      	mvns	r3, r3
 800729a:	69ba      	ldr	r2, [r7, #24]
 800729c:	4013      	ands	r3, r2
 800729e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d003      	beq.n	80072b4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80072ac:	69ba      	ldr	r2, [r7, #24]
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	4313      	orrs	r3, r2
 80072b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80072b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80072b8:	69bb      	ldr	r3, [r7, #24]
 80072ba:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	43db      	mvns	r3, r3
 80072c6:	69ba      	ldr	r2, [r7, #24]
 80072c8:	4013      	ands	r3, r2
 80072ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d003      	beq.n	80072e0 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80072d8:	69ba      	ldr	r2, [r7, #24]
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	4313      	orrs	r3, r2
 80072de:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	69ba      	ldr	r2, [r7, #24]
 80072e4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	43db      	mvns	r3, r3
 80072f0:	69ba      	ldr	r2, [r7, #24]
 80072f2:	4013      	ands	r3, r2
 80072f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d003      	beq.n	800730a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8007302:	69ba      	ldr	r2, [r7, #24]
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	4313      	orrs	r3, r2
 8007308:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	69ba      	ldr	r2, [r7, #24]
 800730e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007310:	69fb      	ldr	r3, [r7, #28]
 8007312:	3301      	adds	r3, #1
 8007314:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	69fb      	ldr	r3, [r7, #28]
 800731c:	fa22 f303 	lsr.w	r3, r2, r3
 8007320:	2b00      	cmp	r3, #0
 8007322:	f47f ae6b 	bne.w	8006ffc <HAL_GPIO_Init+0x14>
  }
}
 8007326:	bf00      	nop
 8007328:	bf00      	nop
 800732a:	3724      	adds	r7, #36	@ 0x24
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr
 8007334:	58000400 	.word	0x58000400

08007338 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	460b      	mov	r3, r1
 8007342:	807b      	strh	r3, [r7, #2]
 8007344:	4613      	mov	r3, r2
 8007346:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007348:	787b      	ldrb	r3, [r7, #1]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d003      	beq.n	8007356 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800734e:	887a      	ldrh	r2, [r7, #2]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007354:	e003      	b.n	800735e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007356:	887b      	ldrh	r3, [r7, #2]
 8007358:	041a      	lsls	r2, r3, #16
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	619a      	str	r2, [r3, #24]
}
 800735e:	bf00      	nop
 8007360:	370c      	adds	r7, #12
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr

0800736a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800736a:	b580      	push	{r7, lr}
 800736c:	b086      	sub	sp, #24
 800736e:	af02      	add	r7, sp, #8
 8007370:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d101      	bne.n	800737c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	e0fe      	b.n	800757a <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007382:	b2db      	uxtb	r3, r3
 8007384:	2b00      	cmp	r3, #0
 8007386:	d106      	bne.n	8007396 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f7fc fb6f 	bl	8003a74 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2203      	movs	r2, #3
 800739a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4618      	mov	r0, r3
 80073a4:	f009 f8e0 	bl	8010568 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6818      	ldr	r0, [r3, #0]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	7c1a      	ldrb	r2, [r3, #16]
 80073b0:	f88d 2000 	strb.w	r2, [sp]
 80073b4:	3304      	adds	r3, #4
 80073b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80073b8:	f009 f864 	bl	8010484 <USB_CoreInit>
 80073bc:	4603      	mov	r3, r0
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d005      	beq.n	80073ce <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2202      	movs	r2, #2
 80073c6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	e0d5      	b.n	800757a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	2100      	movs	r1, #0
 80073d4:	4618      	mov	r0, r3
 80073d6:	f009 f8d8 	bl	801058a <USB_SetCurrentMode>
 80073da:	4603      	mov	r3, r0
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d005      	beq.n	80073ec <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2202      	movs	r2, #2
 80073e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	e0c6      	b.n	800757a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80073ec:	2300      	movs	r3, #0
 80073ee:	73fb      	strb	r3, [r7, #15]
 80073f0:	e04a      	b.n	8007488 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80073f2:	7bfa      	ldrb	r2, [r7, #15]
 80073f4:	6879      	ldr	r1, [r7, #4]
 80073f6:	4613      	mov	r3, r2
 80073f8:	00db      	lsls	r3, r3, #3
 80073fa:	4413      	add	r3, r2
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	440b      	add	r3, r1
 8007400:	3315      	adds	r3, #21
 8007402:	2201      	movs	r2, #1
 8007404:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007406:	7bfa      	ldrb	r2, [r7, #15]
 8007408:	6879      	ldr	r1, [r7, #4]
 800740a:	4613      	mov	r3, r2
 800740c:	00db      	lsls	r3, r3, #3
 800740e:	4413      	add	r3, r2
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	440b      	add	r3, r1
 8007414:	3314      	adds	r3, #20
 8007416:	7bfa      	ldrb	r2, [r7, #15]
 8007418:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800741a:	7bfa      	ldrb	r2, [r7, #15]
 800741c:	7bfb      	ldrb	r3, [r7, #15]
 800741e:	b298      	uxth	r0, r3
 8007420:	6879      	ldr	r1, [r7, #4]
 8007422:	4613      	mov	r3, r2
 8007424:	00db      	lsls	r3, r3, #3
 8007426:	4413      	add	r3, r2
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	440b      	add	r3, r1
 800742c:	332e      	adds	r3, #46	@ 0x2e
 800742e:	4602      	mov	r2, r0
 8007430:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007432:	7bfa      	ldrb	r2, [r7, #15]
 8007434:	6879      	ldr	r1, [r7, #4]
 8007436:	4613      	mov	r3, r2
 8007438:	00db      	lsls	r3, r3, #3
 800743a:	4413      	add	r3, r2
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	440b      	add	r3, r1
 8007440:	3318      	adds	r3, #24
 8007442:	2200      	movs	r2, #0
 8007444:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007446:	7bfa      	ldrb	r2, [r7, #15]
 8007448:	6879      	ldr	r1, [r7, #4]
 800744a:	4613      	mov	r3, r2
 800744c:	00db      	lsls	r3, r3, #3
 800744e:	4413      	add	r3, r2
 8007450:	009b      	lsls	r3, r3, #2
 8007452:	440b      	add	r3, r1
 8007454:	331c      	adds	r3, #28
 8007456:	2200      	movs	r2, #0
 8007458:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800745a:	7bfa      	ldrb	r2, [r7, #15]
 800745c:	6879      	ldr	r1, [r7, #4]
 800745e:	4613      	mov	r3, r2
 8007460:	00db      	lsls	r3, r3, #3
 8007462:	4413      	add	r3, r2
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	440b      	add	r3, r1
 8007468:	3320      	adds	r3, #32
 800746a:	2200      	movs	r2, #0
 800746c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800746e:	7bfa      	ldrb	r2, [r7, #15]
 8007470:	6879      	ldr	r1, [r7, #4]
 8007472:	4613      	mov	r3, r2
 8007474:	00db      	lsls	r3, r3, #3
 8007476:	4413      	add	r3, r2
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	440b      	add	r3, r1
 800747c:	3324      	adds	r3, #36	@ 0x24
 800747e:	2200      	movs	r2, #0
 8007480:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007482:	7bfb      	ldrb	r3, [r7, #15]
 8007484:	3301      	adds	r3, #1
 8007486:	73fb      	strb	r3, [r7, #15]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	791b      	ldrb	r3, [r3, #4]
 800748c:	7bfa      	ldrb	r2, [r7, #15]
 800748e:	429a      	cmp	r2, r3
 8007490:	d3af      	bcc.n	80073f2 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007492:	2300      	movs	r3, #0
 8007494:	73fb      	strb	r3, [r7, #15]
 8007496:	e044      	b.n	8007522 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007498:	7bfa      	ldrb	r2, [r7, #15]
 800749a:	6879      	ldr	r1, [r7, #4]
 800749c:	4613      	mov	r3, r2
 800749e:	00db      	lsls	r3, r3, #3
 80074a0:	4413      	add	r3, r2
 80074a2:	009b      	lsls	r3, r3, #2
 80074a4:	440b      	add	r3, r1
 80074a6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80074aa:	2200      	movs	r2, #0
 80074ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80074ae:	7bfa      	ldrb	r2, [r7, #15]
 80074b0:	6879      	ldr	r1, [r7, #4]
 80074b2:	4613      	mov	r3, r2
 80074b4:	00db      	lsls	r3, r3, #3
 80074b6:	4413      	add	r3, r2
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	440b      	add	r3, r1
 80074bc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80074c0:	7bfa      	ldrb	r2, [r7, #15]
 80074c2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80074c4:	7bfa      	ldrb	r2, [r7, #15]
 80074c6:	6879      	ldr	r1, [r7, #4]
 80074c8:	4613      	mov	r3, r2
 80074ca:	00db      	lsls	r3, r3, #3
 80074cc:	4413      	add	r3, r2
 80074ce:	009b      	lsls	r3, r3, #2
 80074d0:	440b      	add	r3, r1
 80074d2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80074d6:	2200      	movs	r2, #0
 80074d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80074da:	7bfa      	ldrb	r2, [r7, #15]
 80074dc:	6879      	ldr	r1, [r7, #4]
 80074de:	4613      	mov	r3, r2
 80074e0:	00db      	lsls	r3, r3, #3
 80074e2:	4413      	add	r3, r2
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	440b      	add	r3, r1
 80074e8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80074ec:	2200      	movs	r2, #0
 80074ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80074f0:	7bfa      	ldrb	r2, [r7, #15]
 80074f2:	6879      	ldr	r1, [r7, #4]
 80074f4:	4613      	mov	r3, r2
 80074f6:	00db      	lsls	r3, r3, #3
 80074f8:	4413      	add	r3, r2
 80074fa:	009b      	lsls	r3, r3, #2
 80074fc:	440b      	add	r3, r1
 80074fe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007502:	2200      	movs	r2, #0
 8007504:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007506:	7bfa      	ldrb	r2, [r7, #15]
 8007508:	6879      	ldr	r1, [r7, #4]
 800750a:	4613      	mov	r3, r2
 800750c:	00db      	lsls	r3, r3, #3
 800750e:	4413      	add	r3, r2
 8007510:	009b      	lsls	r3, r3, #2
 8007512:	440b      	add	r3, r1
 8007514:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007518:	2200      	movs	r2, #0
 800751a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800751c:	7bfb      	ldrb	r3, [r7, #15]
 800751e:	3301      	adds	r3, #1
 8007520:	73fb      	strb	r3, [r7, #15]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	791b      	ldrb	r3, [r3, #4]
 8007526:	7bfa      	ldrb	r2, [r7, #15]
 8007528:	429a      	cmp	r2, r3
 800752a:	d3b5      	bcc.n	8007498 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6818      	ldr	r0, [r3, #0]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	7c1a      	ldrb	r2, [r3, #16]
 8007534:	f88d 2000 	strb.w	r2, [sp]
 8007538:	3304      	adds	r3, #4
 800753a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800753c:	f009 f872 	bl	8010624 <USB_DevInit>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d005      	beq.n	8007552 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2202      	movs	r2, #2
 800754a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e013      	b.n	800757a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2200      	movs	r2, #0
 8007556:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	7b1b      	ldrb	r3, [r3, #12]
 8007564:	2b01      	cmp	r3, #1
 8007566:	d102      	bne.n	800756e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f000 f80b 	bl	8007584 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4618      	mov	r0, r3
 8007574:	f009 fa2d 	bl	80109d2 <USB_DevDisconnect>

  return HAL_OK;
 8007578:	2300      	movs	r3, #0
}
 800757a:	4618      	mov	r0, r3
 800757c:	3710      	adds	r7, #16
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
	...

08007584 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007584:	b480      	push	{r7}
 8007586:	b085      	sub	sp, #20
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2201      	movs	r2, #1
 8007596:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	699b      	ldr	r3, [r3, #24]
 80075a6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80075b2:	4b05      	ldr	r3, [pc, #20]	@ (80075c8 <HAL_PCDEx_ActivateLPM+0x44>)
 80075b4:	4313      	orrs	r3, r2
 80075b6:	68fa      	ldr	r2, [r7, #12]
 80075b8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3714      	adds	r7, #20
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr
 80075c8:	10000003 	.word	0x10000003

080075cc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80075d4:	4b19      	ldr	r3, [pc, #100]	@ (800763c <HAL_PWREx_ConfigSupply+0x70>)
 80075d6:	68db      	ldr	r3, [r3, #12]
 80075d8:	f003 0304 	and.w	r3, r3, #4
 80075dc:	2b04      	cmp	r3, #4
 80075de:	d00a      	beq.n	80075f6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80075e0:	4b16      	ldr	r3, [pc, #88]	@ (800763c <HAL_PWREx_ConfigSupply+0x70>)
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	f003 0307 	and.w	r3, r3, #7
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d001      	beq.n	80075f2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e01f      	b.n	8007632 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	e01d      	b.n	8007632 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80075f6:	4b11      	ldr	r3, [pc, #68]	@ (800763c <HAL_PWREx_ConfigSupply+0x70>)
 80075f8:	68db      	ldr	r3, [r3, #12]
 80075fa:	f023 0207 	bic.w	r2, r3, #7
 80075fe:	490f      	ldr	r1, [pc, #60]	@ (800763c <HAL_PWREx_ConfigSupply+0x70>)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	4313      	orrs	r3, r2
 8007604:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007606:	f7fc fb4d 	bl	8003ca4 <HAL_GetTick>
 800760a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800760c:	e009      	b.n	8007622 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800760e:	f7fc fb49 	bl	8003ca4 <HAL_GetTick>
 8007612:	4602      	mov	r2, r0
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	1ad3      	subs	r3, r2, r3
 8007618:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800761c:	d901      	bls.n	8007622 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e007      	b.n	8007632 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007622:	4b06      	ldr	r3, [pc, #24]	@ (800763c <HAL_PWREx_ConfigSupply+0x70>)
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800762a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800762e:	d1ee      	bne.n	800760e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	58024800 	.word	0x58024800

08007640 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8007640:	b480      	push	{r7}
 8007642:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007644:	4b05      	ldr	r3, [pc, #20]	@ (800765c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	4a04      	ldr	r2, [pc, #16]	@ (800765c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800764a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800764e:	60d3      	str	r3, [r2, #12]
}
 8007650:	bf00      	nop
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	58024800 	.word	0x58024800

08007660 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b08c      	sub	sp, #48	@ 0x30
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d101      	bne.n	8007672 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	e3c8      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0301 	and.w	r3, r3, #1
 800767a:	2b00      	cmp	r3, #0
 800767c:	f000 8087 	beq.w	800778e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007680:	4b88      	ldr	r3, [pc, #544]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007688:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800768a:	4b86      	ldr	r3, [pc, #536]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 800768c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800768e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007692:	2b10      	cmp	r3, #16
 8007694:	d007      	beq.n	80076a6 <HAL_RCC_OscConfig+0x46>
 8007696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007698:	2b18      	cmp	r3, #24
 800769a:	d110      	bne.n	80076be <HAL_RCC_OscConfig+0x5e>
 800769c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800769e:	f003 0303 	and.w	r3, r3, #3
 80076a2:	2b02      	cmp	r3, #2
 80076a4:	d10b      	bne.n	80076be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076a6:	4b7f      	ldr	r3, [pc, #508]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d06c      	beq.n	800778c <HAL_RCC_OscConfig+0x12c>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d168      	bne.n	800778c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e3a2      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076c6:	d106      	bne.n	80076d6 <HAL_RCC_OscConfig+0x76>
 80076c8:	4b76      	ldr	r3, [pc, #472]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a75      	ldr	r2, [pc, #468]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 80076ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076d2:	6013      	str	r3, [r2, #0]
 80076d4:	e02e      	b.n	8007734 <HAL_RCC_OscConfig+0xd4>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d10c      	bne.n	80076f8 <HAL_RCC_OscConfig+0x98>
 80076de:	4b71      	ldr	r3, [pc, #452]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a70      	ldr	r2, [pc, #448]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 80076e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076e8:	6013      	str	r3, [r2, #0]
 80076ea:	4b6e      	ldr	r3, [pc, #440]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a6d      	ldr	r2, [pc, #436]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 80076f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80076f4:	6013      	str	r3, [r2, #0]
 80076f6:	e01d      	b.n	8007734 <HAL_RCC_OscConfig+0xd4>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007700:	d10c      	bne.n	800771c <HAL_RCC_OscConfig+0xbc>
 8007702:	4b68      	ldr	r3, [pc, #416]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a67      	ldr	r2, [pc, #412]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007708:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800770c:	6013      	str	r3, [r2, #0]
 800770e:	4b65      	ldr	r3, [pc, #404]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4a64      	ldr	r2, [pc, #400]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007714:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007718:	6013      	str	r3, [r2, #0]
 800771a:	e00b      	b.n	8007734 <HAL_RCC_OscConfig+0xd4>
 800771c:	4b61      	ldr	r3, [pc, #388]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a60      	ldr	r2, [pc, #384]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007722:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007726:	6013      	str	r3, [r2, #0]
 8007728:	4b5e      	ldr	r3, [pc, #376]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a5d      	ldr	r2, [pc, #372]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 800772e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007732:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d013      	beq.n	8007764 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800773c:	f7fc fab2 	bl	8003ca4 <HAL_GetTick>
 8007740:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007742:	e008      	b.n	8007756 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007744:	f7fc faae 	bl	8003ca4 <HAL_GetTick>
 8007748:	4602      	mov	r2, r0
 800774a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800774c:	1ad3      	subs	r3, r2, r3
 800774e:	2b64      	cmp	r3, #100	@ 0x64
 8007750:	d901      	bls.n	8007756 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007752:	2303      	movs	r3, #3
 8007754:	e356      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007756:	4b53      	ldr	r3, [pc, #332]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d0f0      	beq.n	8007744 <HAL_RCC_OscConfig+0xe4>
 8007762:	e014      	b.n	800778e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007764:	f7fc fa9e 	bl	8003ca4 <HAL_GetTick>
 8007768:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800776a:	e008      	b.n	800777e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800776c:	f7fc fa9a 	bl	8003ca4 <HAL_GetTick>
 8007770:	4602      	mov	r2, r0
 8007772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	2b64      	cmp	r3, #100	@ 0x64
 8007778:	d901      	bls.n	800777e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	e342      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800777e:	4b49      	ldr	r3, [pc, #292]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1f0      	bne.n	800776c <HAL_RCC_OscConfig+0x10c>
 800778a:	e000      	b.n	800778e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800778c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f003 0302 	and.w	r3, r3, #2
 8007796:	2b00      	cmp	r3, #0
 8007798:	f000 808c 	beq.w	80078b4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800779c:	4b41      	ldr	r3, [pc, #260]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80077a4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80077a6:	4b3f      	ldr	r3, [pc, #252]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 80077a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077aa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80077ac:	6a3b      	ldr	r3, [r7, #32]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d007      	beq.n	80077c2 <HAL_RCC_OscConfig+0x162>
 80077b2:	6a3b      	ldr	r3, [r7, #32]
 80077b4:	2b18      	cmp	r3, #24
 80077b6:	d137      	bne.n	8007828 <HAL_RCC_OscConfig+0x1c8>
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	f003 0303 	and.w	r3, r3, #3
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d132      	bne.n	8007828 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80077c2:	4b38      	ldr	r3, [pc, #224]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 0304 	and.w	r3, r3, #4
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d005      	beq.n	80077da <HAL_RCC_OscConfig+0x17a>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	68db      	ldr	r3, [r3, #12]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d101      	bne.n	80077da <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e314      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80077da:	4b32      	ldr	r3, [pc, #200]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f023 0219 	bic.w	r2, r3, #25
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	492f      	ldr	r1, [pc, #188]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 80077e8:	4313      	orrs	r3, r2
 80077ea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077ec:	f7fc fa5a 	bl	8003ca4 <HAL_GetTick>
 80077f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80077f2:	e008      	b.n	8007806 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077f4:	f7fc fa56 	bl	8003ca4 <HAL_GetTick>
 80077f8:	4602      	mov	r2, r0
 80077fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d901      	bls.n	8007806 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e2fe      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007806:	4b27      	ldr	r3, [pc, #156]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0304 	and.w	r3, r3, #4
 800780e:	2b00      	cmp	r3, #0
 8007810:	d0f0      	beq.n	80077f4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007812:	4b24      	ldr	r3, [pc, #144]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	061b      	lsls	r3, r3, #24
 8007820:	4920      	ldr	r1, [pc, #128]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007822:	4313      	orrs	r3, r2
 8007824:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007826:	e045      	b.n	80078b4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d026      	beq.n	800787e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007830:	4b1c      	ldr	r3, [pc, #112]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f023 0219 	bic.w	r2, r3, #25
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	4919      	ldr	r1, [pc, #100]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 800783e:	4313      	orrs	r3, r2
 8007840:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007842:	f7fc fa2f 	bl	8003ca4 <HAL_GetTick>
 8007846:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007848:	e008      	b.n	800785c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800784a:	f7fc fa2b 	bl	8003ca4 <HAL_GetTick>
 800784e:	4602      	mov	r2, r0
 8007850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007852:	1ad3      	subs	r3, r2, r3
 8007854:	2b02      	cmp	r3, #2
 8007856:	d901      	bls.n	800785c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007858:	2303      	movs	r3, #3
 800785a:	e2d3      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800785c:	4b11      	ldr	r3, [pc, #68]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f003 0304 	and.w	r3, r3, #4
 8007864:	2b00      	cmp	r3, #0
 8007866:	d0f0      	beq.n	800784a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007868:	4b0e      	ldr	r3, [pc, #56]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	691b      	ldr	r3, [r3, #16]
 8007874:	061b      	lsls	r3, r3, #24
 8007876:	490b      	ldr	r1, [pc, #44]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007878:	4313      	orrs	r3, r2
 800787a:	604b      	str	r3, [r1, #4]
 800787c:	e01a      	b.n	80078b4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800787e:	4b09      	ldr	r3, [pc, #36]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a08      	ldr	r2, [pc, #32]	@ (80078a4 <HAL_RCC_OscConfig+0x244>)
 8007884:	f023 0301 	bic.w	r3, r3, #1
 8007888:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800788a:	f7fc fa0b 	bl	8003ca4 <HAL_GetTick>
 800788e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007890:	e00a      	b.n	80078a8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007892:	f7fc fa07 	bl	8003ca4 <HAL_GetTick>
 8007896:	4602      	mov	r2, r0
 8007898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800789a:	1ad3      	subs	r3, r2, r3
 800789c:	2b02      	cmp	r3, #2
 800789e:	d903      	bls.n	80078a8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80078a0:	2303      	movs	r3, #3
 80078a2:	e2af      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
 80078a4:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80078a8:	4b96      	ldr	r3, [pc, #600]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 0304 	and.w	r3, r3, #4
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d1ee      	bne.n	8007892 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 0310 	and.w	r3, r3, #16
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d06a      	beq.n	8007996 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078c0:	4b90      	ldr	r3, [pc, #576]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 80078c2:	691b      	ldr	r3, [r3, #16]
 80078c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078c8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80078ca:	4b8e      	ldr	r3, [pc, #568]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 80078cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ce:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80078d0:	69bb      	ldr	r3, [r7, #24]
 80078d2:	2b08      	cmp	r3, #8
 80078d4:	d007      	beq.n	80078e6 <HAL_RCC_OscConfig+0x286>
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	2b18      	cmp	r3, #24
 80078da:	d11b      	bne.n	8007914 <HAL_RCC_OscConfig+0x2b4>
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	f003 0303 	and.w	r3, r3, #3
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d116      	bne.n	8007914 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80078e6:	4b87      	ldr	r3, [pc, #540]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d005      	beq.n	80078fe <HAL_RCC_OscConfig+0x29e>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	69db      	ldr	r3, [r3, #28]
 80078f6:	2b80      	cmp	r3, #128	@ 0x80
 80078f8:	d001      	beq.n	80078fe <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	e282      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80078fe:	4b81      	ldr	r3, [pc, #516]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a1b      	ldr	r3, [r3, #32]
 800790a:	061b      	lsls	r3, r3, #24
 800790c:	497d      	ldr	r1, [pc, #500]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 800790e:	4313      	orrs	r3, r2
 8007910:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007912:	e040      	b.n	8007996 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	69db      	ldr	r3, [r3, #28]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d023      	beq.n	8007964 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800791c:	4b79      	ldr	r3, [pc, #484]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a78      	ldr	r2, [pc, #480]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007926:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007928:	f7fc f9bc 	bl	8003ca4 <HAL_GetTick>
 800792c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800792e:	e008      	b.n	8007942 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007930:	f7fc f9b8 	bl	8003ca4 <HAL_GetTick>
 8007934:	4602      	mov	r2, r0
 8007936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007938:	1ad3      	subs	r3, r2, r3
 800793a:	2b02      	cmp	r3, #2
 800793c:	d901      	bls.n	8007942 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800793e:	2303      	movs	r3, #3
 8007940:	e260      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007942:	4b70      	ldr	r3, [pc, #448]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800794a:	2b00      	cmp	r3, #0
 800794c:	d0f0      	beq.n	8007930 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800794e:	4b6d      	ldr	r3, [pc, #436]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007950:	68db      	ldr	r3, [r3, #12]
 8007952:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	061b      	lsls	r3, r3, #24
 800795c:	4969      	ldr	r1, [pc, #420]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 800795e:	4313      	orrs	r3, r2
 8007960:	60cb      	str	r3, [r1, #12]
 8007962:	e018      	b.n	8007996 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007964:	4b67      	ldr	r3, [pc, #412]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a66      	ldr	r2, [pc, #408]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 800796a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800796e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007970:	f7fc f998 	bl	8003ca4 <HAL_GetTick>
 8007974:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007976:	e008      	b.n	800798a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007978:	f7fc f994 	bl	8003ca4 <HAL_GetTick>
 800797c:	4602      	mov	r2, r0
 800797e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007980:	1ad3      	subs	r3, r2, r3
 8007982:	2b02      	cmp	r3, #2
 8007984:	d901      	bls.n	800798a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8007986:	2303      	movs	r3, #3
 8007988:	e23c      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800798a:	4b5e      	ldr	r3, [pc, #376]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007992:	2b00      	cmp	r3, #0
 8007994:	d1f0      	bne.n	8007978 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f003 0308 	and.w	r3, r3, #8
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d036      	beq.n	8007a10 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	695b      	ldr	r3, [r3, #20]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d019      	beq.n	80079de <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80079aa:	4b56      	ldr	r3, [pc, #344]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 80079ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079ae:	4a55      	ldr	r2, [pc, #340]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 80079b0:	f043 0301 	orr.w	r3, r3, #1
 80079b4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079b6:	f7fc f975 	bl	8003ca4 <HAL_GetTick>
 80079ba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80079bc:	e008      	b.n	80079d0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80079be:	f7fc f971 	bl	8003ca4 <HAL_GetTick>
 80079c2:	4602      	mov	r2, r0
 80079c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c6:	1ad3      	subs	r3, r2, r3
 80079c8:	2b02      	cmp	r3, #2
 80079ca:	d901      	bls.n	80079d0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80079cc:	2303      	movs	r3, #3
 80079ce:	e219      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80079d0:	4b4c      	ldr	r3, [pc, #304]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 80079d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079d4:	f003 0302 	and.w	r3, r3, #2
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d0f0      	beq.n	80079be <HAL_RCC_OscConfig+0x35e>
 80079dc:	e018      	b.n	8007a10 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80079de:	4b49      	ldr	r3, [pc, #292]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 80079e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079e2:	4a48      	ldr	r2, [pc, #288]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 80079e4:	f023 0301 	bic.w	r3, r3, #1
 80079e8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079ea:	f7fc f95b 	bl	8003ca4 <HAL_GetTick>
 80079ee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80079f0:	e008      	b.n	8007a04 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80079f2:	f7fc f957 	bl	8003ca4 <HAL_GetTick>
 80079f6:	4602      	mov	r2, r0
 80079f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079fa:	1ad3      	subs	r3, r2, r3
 80079fc:	2b02      	cmp	r3, #2
 80079fe:	d901      	bls.n	8007a04 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8007a00:	2303      	movs	r3, #3
 8007a02:	e1ff      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007a04:	4b3f      	ldr	r3, [pc, #252]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007a06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a08:	f003 0302 	and.w	r3, r3, #2
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d1f0      	bne.n	80079f2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f003 0320 	and.w	r3, r3, #32
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d036      	beq.n	8007a8a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	699b      	ldr	r3, [r3, #24]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d019      	beq.n	8007a58 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007a24:	4b37      	ldr	r3, [pc, #220]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a36      	ldr	r2, [pc, #216]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007a2a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007a2e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007a30:	f7fc f938 	bl	8003ca4 <HAL_GetTick>
 8007a34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007a36:	e008      	b.n	8007a4a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007a38:	f7fc f934 	bl	8003ca4 <HAL_GetTick>
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a40:	1ad3      	subs	r3, r2, r3
 8007a42:	2b02      	cmp	r3, #2
 8007a44:	d901      	bls.n	8007a4a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8007a46:	2303      	movs	r3, #3
 8007a48:	e1dc      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007a4a:	4b2e      	ldr	r3, [pc, #184]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d0f0      	beq.n	8007a38 <HAL_RCC_OscConfig+0x3d8>
 8007a56:	e018      	b.n	8007a8a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007a58:	4b2a      	ldr	r3, [pc, #168]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a29      	ldr	r2, [pc, #164]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007a5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a62:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007a64:	f7fc f91e 	bl	8003ca4 <HAL_GetTick>
 8007a68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007a6a:	e008      	b.n	8007a7e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007a6c:	f7fc f91a 	bl	8003ca4 <HAL_GetTick>
 8007a70:	4602      	mov	r2, r0
 8007a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a74:	1ad3      	subs	r3, r2, r3
 8007a76:	2b02      	cmp	r3, #2
 8007a78:	d901      	bls.n	8007a7e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8007a7a:	2303      	movs	r3, #3
 8007a7c:	e1c2      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007a7e:	4b21      	ldr	r3, [pc, #132]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d1f0      	bne.n	8007a6c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0304 	and.w	r3, r3, #4
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f000 8086 	beq.w	8007ba4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007a98:	4b1b      	ldr	r3, [pc, #108]	@ (8007b08 <HAL_RCC_OscConfig+0x4a8>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a1a      	ldr	r2, [pc, #104]	@ (8007b08 <HAL_RCC_OscConfig+0x4a8>)
 8007a9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007aa2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007aa4:	f7fc f8fe 	bl	8003ca4 <HAL_GetTick>
 8007aa8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007aaa:	e008      	b.n	8007abe <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007aac:	f7fc f8fa 	bl	8003ca4 <HAL_GetTick>
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab4:	1ad3      	subs	r3, r2, r3
 8007ab6:	2b64      	cmp	r3, #100	@ 0x64
 8007ab8:	d901      	bls.n	8007abe <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8007aba:	2303      	movs	r3, #3
 8007abc:	e1a2      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007abe:	4b12      	ldr	r3, [pc, #72]	@ (8007b08 <HAL_RCC_OscConfig+0x4a8>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d0f0      	beq.n	8007aac <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	d106      	bne.n	8007ae0 <HAL_RCC_OscConfig+0x480>
 8007ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ad6:	4a0b      	ldr	r2, [pc, #44]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007ad8:	f043 0301 	orr.w	r3, r3, #1
 8007adc:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ade:	e032      	b.n	8007b46 <HAL_RCC_OscConfig+0x4e6>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d111      	bne.n	8007b0c <HAL_RCC_OscConfig+0x4ac>
 8007ae8:	4b06      	ldr	r3, [pc, #24]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007aea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007aec:	4a05      	ldr	r2, [pc, #20]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007aee:	f023 0301 	bic.w	r3, r3, #1
 8007af2:	6713      	str	r3, [r2, #112]	@ 0x70
 8007af4:	4b03      	ldr	r3, [pc, #12]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007af6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007af8:	4a02      	ldr	r2, [pc, #8]	@ (8007b04 <HAL_RCC_OscConfig+0x4a4>)
 8007afa:	f023 0304 	bic.w	r3, r3, #4
 8007afe:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b00:	e021      	b.n	8007b46 <HAL_RCC_OscConfig+0x4e6>
 8007b02:	bf00      	nop
 8007b04:	58024400 	.word	0x58024400
 8007b08:	58024800 	.word	0x58024800
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	2b05      	cmp	r3, #5
 8007b12:	d10c      	bne.n	8007b2e <HAL_RCC_OscConfig+0x4ce>
 8007b14:	4b83      	ldr	r3, [pc, #524]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b18:	4a82      	ldr	r2, [pc, #520]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007b1a:	f043 0304 	orr.w	r3, r3, #4
 8007b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b20:	4b80      	ldr	r3, [pc, #512]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b24:	4a7f      	ldr	r2, [pc, #508]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007b26:	f043 0301 	orr.w	r3, r3, #1
 8007b2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b2c:	e00b      	b.n	8007b46 <HAL_RCC_OscConfig+0x4e6>
 8007b2e:	4b7d      	ldr	r3, [pc, #500]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b32:	4a7c      	ldr	r2, [pc, #496]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007b34:	f023 0301 	bic.w	r3, r3, #1
 8007b38:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b3a:	4b7a      	ldr	r3, [pc, #488]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007b3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b3e:	4a79      	ldr	r2, [pc, #484]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007b40:	f023 0304 	bic.w	r3, r3, #4
 8007b44:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	689b      	ldr	r3, [r3, #8]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d015      	beq.n	8007b7a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b4e:	f7fc f8a9 	bl	8003ca4 <HAL_GetTick>
 8007b52:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b54:	e00a      	b.n	8007b6c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b56:	f7fc f8a5 	bl	8003ca4 <HAL_GetTick>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b5e:	1ad3      	subs	r3, r2, r3
 8007b60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d901      	bls.n	8007b6c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8007b68:	2303      	movs	r3, #3
 8007b6a:	e14b      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b6c:	4b6d      	ldr	r3, [pc, #436]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007b6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b70:	f003 0302 	and.w	r3, r3, #2
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d0ee      	beq.n	8007b56 <HAL_RCC_OscConfig+0x4f6>
 8007b78:	e014      	b.n	8007ba4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b7a:	f7fc f893 	bl	8003ca4 <HAL_GetTick>
 8007b7e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007b80:	e00a      	b.n	8007b98 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b82:	f7fc f88f 	bl	8003ca4 <HAL_GetTick>
 8007b86:	4602      	mov	r2, r0
 8007b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b8a:	1ad3      	subs	r3, r2, r3
 8007b8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d901      	bls.n	8007b98 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8007b94:	2303      	movs	r3, #3
 8007b96:	e135      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007b98:	4b62      	ldr	r3, [pc, #392]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007b9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b9c:	f003 0302 	and.w	r3, r3, #2
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d1ee      	bne.n	8007b82 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	f000 812a 	beq.w	8007e02 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007bae:	4b5d      	ldr	r3, [pc, #372]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007bb6:	2b18      	cmp	r3, #24
 8007bb8:	f000 80ba 	beq.w	8007d30 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bc0:	2b02      	cmp	r3, #2
 8007bc2:	f040 8095 	bne.w	8007cf0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bc6:	4b57      	ldr	r3, [pc, #348]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a56      	ldr	r2, [pc, #344]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007bcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007bd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bd2:	f7fc f867 	bl	8003ca4 <HAL_GetTick>
 8007bd6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007bd8:	e008      	b.n	8007bec <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bda:	f7fc f863 	bl	8003ca4 <HAL_GetTick>
 8007bde:	4602      	mov	r2, r0
 8007be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be2:	1ad3      	subs	r3, r2, r3
 8007be4:	2b02      	cmp	r3, #2
 8007be6:	d901      	bls.n	8007bec <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8007be8:	2303      	movs	r3, #3
 8007bea:	e10b      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007bec:	4b4d      	ldr	r3, [pc, #308]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d1f0      	bne.n	8007bda <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007bf8:	4b4a      	ldr	r3, [pc, #296]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007bfa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007bfc:	4b4a      	ldr	r3, [pc, #296]	@ (8007d28 <HAL_RCC_OscConfig+0x6c8>)
 8007bfe:	4013      	ands	r3, r2
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007c08:	0112      	lsls	r2, r2, #4
 8007c0a:	430a      	orrs	r2, r1
 8007c0c:	4945      	ldr	r1, [pc, #276]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	628b      	str	r3, [r1, #40]	@ 0x28
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c16:	3b01      	subs	r3, #1
 8007c18:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c20:	3b01      	subs	r3, #1
 8007c22:	025b      	lsls	r3, r3, #9
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	431a      	orrs	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	041b      	lsls	r3, r3, #16
 8007c30:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007c34:	431a      	orrs	r2, r3
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c3a:	3b01      	subs	r3, #1
 8007c3c:	061b      	lsls	r3, r3, #24
 8007c3e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007c42:	4938      	ldr	r1, [pc, #224]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c44:	4313      	orrs	r3, r2
 8007c46:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007c48:	4b36      	ldr	r3, [pc, #216]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c4c:	4a35      	ldr	r2, [pc, #212]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c4e:	f023 0301 	bic.w	r3, r3, #1
 8007c52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007c54:	4b33      	ldr	r3, [pc, #204]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c58:	4b34      	ldr	r3, [pc, #208]	@ (8007d2c <HAL_RCC_OscConfig+0x6cc>)
 8007c5a:	4013      	ands	r3, r2
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007c60:	00d2      	lsls	r2, r2, #3
 8007c62:	4930      	ldr	r1, [pc, #192]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c64:	4313      	orrs	r3, r2
 8007c66:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007c68:	4b2e      	ldr	r3, [pc, #184]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c6c:	f023 020c 	bic.w	r2, r3, #12
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c74:	492b      	ldr	r1, [pc, #172]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c76:	4313      	orrs	r3, r2
 8007c78:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007c7a:	4b2a      	ldr	r3, [pc, #168]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c7e:	f023 0202 	bic.w	r2, r3, #2
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c86:	4927      	ldr	r1, [pc, #156]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007c8c:	4b25      	ldr	r3, [pc, #148]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c90:	4a24      	ldr	r2, [pc, #144]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c98:	4b22      	ldr	r3, [pc, #136]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c9c:	4a21      	ldr	r2, [pc, #132]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007c9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ca2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007ca4:	4b1f      	ldr	r3, [pc, #124]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca8:	4a1e      	ldr	r2, [pc, #120]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007caa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007cae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cb4:	4a1b      	ldr	r2, [pc, #108]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007cb6:	f043 0301 	orr.w	r3, r3, #1
 8007cba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007cbc:	4b19      	ldr	r3, [pc, #100]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a18      	ldr	r2, [pc, #96]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007cc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007cc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cc8:	f7fb ffec 	bl	8003ca4 <HAL_GetTick>
 8007ccc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007cce:	e008      	b.n	8007ce2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cd0:	f7fb ffe8 	bl	8003ca4 <HAL_GetTick>
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd8:	1ad3      	subs	r3, r2, r3
 8007cda:	2b02      	cmp	r3, #2
 8007cdc:	d901      	bls.n	8007ce2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8007cde:	2303      	movs	r3, #3
 8007ce0:	e090      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007ce2:	4b10      	ldr	r3, [pc, #64]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d0f0      	beq.n	8007cd0 <HAL_RCC_OscConfig+0x670>
 8007cee:	e088      	b.n	8007e02 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a0b      	ldr	r2, [pc, #44]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007cf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007cfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cfc:	f7fb ffd2 	bl	8003ca4 <HAL_GetTick>
 8007d00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007d02:	e008      	b.n	8007d16 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d04:	f7fb ffce 	bl	8003ca4 <HAL_GetTick>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d0c:	1ad3      	subs	r3, r2, r3
 8007d0e:	2b02      	cmp	r3, #2
 8007d10:	d901      	bls.n	8007d16 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8007d12:	2303      	movs	r3, #3
 8007d14:	e076      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007d16:	4b03      	ldr	r3, [pc, #12]	@ (8007d24 <HAL_RCC_OscConfig+0x6c4>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d1f0      	bne.n	8007d04 <HAL_RCC_OscConfig+0x6a4>
 8007d22:	e06e      	b.n	8007e02 <HAL_RCC_OscConfig+0x7a2>
 8007d24:	58024400 	.word	0x58024400
 8007d28:	fffffc0c 	.word	0xfffffc0c
 8007d2c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007d30:	4b36      	ldr	r3, [pc, #216]	@ (8007e0c <HAL_RCC_OscConfig+0x7ac>)
 8007d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d34:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007d36:	4b35      	ldr	r3, [pc, #212]	@ (8007e0c <HAL_RCC_OscConfig+0x7ac>)
 8007d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d3a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d031      	beq.n	8007da8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	f003 0203 	and.w	r2, r3, #3
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	d12a      	bne.n	8007da8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	091b      	lsrs	r3, r3, #4
 8007d56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d122      	bne.n	8007da8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d6c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d11a      	bne.n	8007da8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	0a5b      	lsrs	r3, r3, #9
 8007d76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d7e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d111      	bne.n	8007da8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	0c1b      	lsrs	r3, r3, #16
 8007d88:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d90:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d108      	bne.n	8007da8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	0e1b      	lsrs	r3, r3, #24
 8007d9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007da2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d001      	beq.n	8007dac <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e02b      	b.n	8007e04 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007dac:	4b17      	ldr	r3, [pc, #92]	@ (8007e0c <HAL_RCC_OscConfig+0x7ac>)
 8007dae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007db0:	08db      	lsrs	r3, r3, #3
 8007db2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007db6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dbc:	693a      	ldr	r2, [r7, #16]
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d01f      	beq.n	8007e02 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8007dc2:	4b12      	ldr	r3, [pc, #72]	@ (8007e0c <HAL_RCC_OscConfig+0x7ac>)
 8007dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc6:	4a11      	ldr	r2, [pc, #68]	@ (8007e0c <HAL_RCC_OscConfig+0x7ac>)
 8007dc8:	f023 0301 	bic.w	r3, r3, #1
 8007dcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007dce:	f7fb ff69 	bl	8003ca4 <HAL_GetTick>
 8007dd2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007dd4:	bf00      	nop
 8007dd6:	f7fb ff65 	bl	8003ca4 <HAL_GetTick>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d0f9      	beq.n	8007dd6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007de2:	4b0a      	ldr	r3, [pc, #40]	@ (8007e0c <HAL_RCC_OscConfig+0x7ac>)
 8007de4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007de6:	4b0a      	ldr	r3, [pc, #40]	@ (8007e10 <HAL_RCC_OscConfig+0x7b0>)
 8007de8:	4013      	ands	r3, r2
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007dee:	00d2      	lsls	r2, r2, #3
 8007df0:	4906      	ldr	r1, [pc, #24]	@ (8007e0c <HAL_RCC_OscConfig+0x7ac>)
 8007df2:	4313      	orrs	r3, r2
 8007df4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8007df6:	4b05      	ldr	r3, [pc, #20]	@ (8007e0c <HAL_RCC_OscConfig+0x7ac>)
 8007df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dfa:	4a04      	ldr	r2, [pc, #16]	@ (8007e0c <HAL_RCC_OscConfig+0x7ac>)
 8007dfc:	f043 0301 	orr.w	r3, r3, #1
 8007e00:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8007e02:	2300      	movs	r3, #0
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3730      	adds	r7, #48	@ 0x30
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}
 8007e0c:	58024400 	.word	0x58024400
 8007e10:	ffff0007 	.word	0xffff0007

08007e14 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b086      	sub	sp, #24
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d101      	bne.n	8007e28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e24:	2301      	movs	r3, #1
 8007e26:	e19c      	b.n	8008162 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007e28:	4b8a      	ldr	r3, [pc, #552]	@ (8008054 <HAL_RCC_ClockConfig+0x240>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 030f 	and.w	r3, r3, #15
 8007e30:	683a      	ldr	r2, [r7, #0]
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d910      	bls.n	8007e58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e36:	4b87      	ldr	r3, [pc, #540]	@ (8008054 <HAL_RCC_ClockConfig+0x240>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f023 020f 	bic.w	r2, r3, #15
 8007e3e:	4985      	ldr	r1, [pc, #532]	@ (8008054 <HAL_RCC_ClockConfig+0x240>)
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	4313      	orrs	r3, r2
 8007e44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e46:	4b83      	ldr	r3, [pc, #524]	@ (8008054 <HAL_RCC_ClockConfig+0x240>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f003 030f 	and.w	r3, r3, #15
 8007e4e:	683a      	ldr	r2, [r7, #0]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d001      	beq.n	8007e58 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007e54:	2301      	movs	r3, #1
 8007e56:	e184      	b.n	8008162 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f003 0304 	and.w	r3, r3, #4
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d010      	beq.n	8007e86 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	691a      	ldr	r2, [r3, #16]
 8007e68:	4b7b      	ldr	r3, [pc, #492]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007e6a:	699b      	ldr	r3, [r3, #24]
 8007e6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007e70:	429a      	cmp	r2, r3
 8007e72:	d908      	bls.n	8007e86 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007e74:	4b78      	ldr	r3, [pc, #480]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007e76:	699b      	ldr	r3, [r3, #24]
 8007e78:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	4975      	ldr	r1, [pc, #468]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007e82:	4313      	orrs	r3, r2
 8007e84:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f003 0308 	and.w	r3, r3, #8
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d010      	beq.n	8007eb4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	695a      	ldr	r2, [r3, #20]
 8007e96:	4b70      	ldr	r3, [pc, #448]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007e98:	69db      	ldr	r3, [r3, #28]
 8007e9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d908      	bls.n	8007eb4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007ea2:	4b6d      	ldr	r3, [pc, #436]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007ea4:	69db      	ldr	r3, [r3, #28]
 8007ea6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	695b      	ldr	r3, [r3, #20]
 8007eae:	496a      	ldr	r1, [pc, #424]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f003 0310 	and.w	r3, r3, #16
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d010      	beq.n	8007ee2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	699a      	ldr	r2, [r3, #24]
 8007ec4:	4b64      	ldr	r3, [pc, #400]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007ec6:	69db      	ldr	r3, [r3, #28]
 8007ec8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d908      	bls.n	8007ee2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007ed0:	4b61      	ldr	r3, [pc, #388]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007ed2:	69db      	ldr	r3, [r3, #28]
 8007ed4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	699b      	ldr	r3, [r3, #24]
 8007edc:	495e      	ldr	r1, [pc, #376]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f003 0320 	and.w	r3, r3, #32
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d010      	beq.n	8007f10 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	69da      	ldr	r2, [r3, #28]
 8007ef2:	4b59      	ldr	r3, [pc, #356]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007ef4:	6a1b      	ldr	r3, [r3, #32]
 8007ef6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d908      	bls.n	8007f10 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007efe:	4b56      	ldr	r3, [pc, #344]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007f00:	6a1b      	ldr	r3, [r3, #32]
 8007f02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	69db      	ldr	r3, [r3, #28]
 8007f0a:	4953      	ldr	r1, [pc, #332]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 0302 	and.w	r3, r3, #2
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d010      	beq.n	8007f3e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	68da      	ldr	r2, [r3, #12]
 8007f20:	4b4d      	ldr	r3, [pc, #308]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007f22:	699b      	ldr	r3, [r3, #24]
 8007f24:	f003 030f 	and.w	r3, r3, #15
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d908      	bls.n	8007f3e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f2c:	4b4a      	ldr	r3, [pc, #296]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007f2e:	699b      	ldr	r3, [r3, #24]
 8007f30:	f023 020f 	bic.w	r2, r3, #15
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	4947      	ldr	r1, [pc, #284]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 0301 	and.w	r3, r3, #1
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d055      	beq.n	8007ff6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007f4a:	4b43      	ldr	r3, [pc, #268]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007f4c:	699b      	ldr	r3, [r3, #24]
 8007f4e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	689b      	ldr	r3, [r3, #8]
 8007f56:	4940      	ldr	r1, [pc, #256]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	2b02      	cmp	r3, #2
 8007f62:	d107      	bne.n	8007f74 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007f64:	4b3c      	ldr	r3, [pc, #240]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d121      	bne.n	8007fb4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007f70:	2301      	movs	r3, #1
 8007f72:	e0f6      	b.n	8008162 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	2b03      	cmp	r3, #3
 8007f7a:	d107      	bne.n	8007f8c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007f7c:	4b36      	ldr	r3, [pc, #216]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d115      	bne.n	8007fb4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e0ea      	b.n	8008162 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d107      	bne.n	8007fa4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007f94:	4b30      	ldr	r3, [pc, #192]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d109      	bne.n	8007fb4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e0de      	b.n	8008162 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007fa4:	4b2c      	ldr	r3, [pc, #176]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f003 0304 	and.w	r3, r3, #4
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d101      	bne.n	8007fb4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	e0d6      	b.n	8008162 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007fb4:	4b28      	ldr	r3, [pc, #160]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007fb6:	691b      	ldr	r3, [r3, #16]
 8007fb8:	f023 0207 	bic.w	r2, r3, #7
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	4925      	ldr	r1, [pc, #148]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fc6:	f7fb fe6d 	bl	8003ca4 <HAL_GetTick>
 8007fca:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fcc:	e00a      	b.n	8007fe4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007fce:	f7fb fe69 	bl	8003ca4 <HAL_GetTick>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	1ad3      	subs	r3, r2, r3
 8007fd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d901      	bls.n	8007fe4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007fe0:	2303      	movs	r3, #3
 8007fe2:	e0be      	b.n	8008162 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fe4:	4b1c      	ldr	r3, [pc, #112]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8007fe6:	691b      	ldr	r3, [r3, #16]
 8007fe8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	00db      	lsls	r3, r3, #3
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d1eb      	bne.n	8007fce <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f003 0302 	and.w	r3, r3, #2
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d010      	beq.n	8008024 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	68da      	ldr	r2, [r3, #12]
 8008006:	4b14      	ldr	r3, [pc, #80]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8008008:	699b      	ldr	r3, [r3, #24]
 800800a:	f003 030f 	and.w	r3, r3, #15
 800800e:	429a      	cmp	r2, r3
 8008010:	d208      	bcs.n	8008024 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008012:	4b11      	ldr	r3, [pc, #68]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8008014:	699b      	ldr	r3, [r3, #24]
 8008016:	f023 020f 	bic.w	r2, r3, #15
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	490e      	ldr	r1, [pc, #56]	@ (8008058 <HAL_RCC_ClockConfig+0x244>)
 8008020:	4313      	orrs	r3, r2
 8008022:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008024:	4b0b      	ldr	r3, [pc, #44]	@ (8008054 <HAL_RCC_ClockConfig+0x240>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f003 030f 	and.w	r3, r3, #15
 800802c:	683a      	ldr	r2, [r7, #0]
 800802e:	429a      	cmp	r2, r3
 8008030:	d214      	bcs.n	800805c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008032:	4b08      	ldr	r3, [pc, #32]	@ (8008054 <HAL_RCC_ClockConfig+0x240>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f023 020f 	bic.w	r2, r3, #15
 800803a:	4906      	ldr	r1, [pc, #24]	@ (8008054 <HAL_RCC_ClockConfig+0x240>)
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	4313      	orrs	r3, r2
 8008040:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008042:	4b04      	ldr	r3, [pc, #16]	@ (8008054 <HAL_RCC_ClockConfig+0x240>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f003 030f 	and.w	r3, r3, #15
 800804a:	683a      	ldr	r2, [r7, #0]
 800804c:	429a      	cmp	r2, r3
 800804e:	d005      	beq.n	800805c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	e086      	b.n	8008162 <HAL_RCC_ClockConfig+0x34e>
 8008054:	52002000 	.word	0x52002000
 8008058:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f003 0304 	and.w	r3, r3, #4
 8008064:	2b00      	cmp	r3, #0
 8008066:	d010      	beq.n	800808a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	691a      	ldr	r2, [r3, #16]
 800806c:	4b3f      	ldr	r3, [pc, #252]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 800806e:	699b      	ldr	r3, [r3, #24]
 8008070:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008074:	429a      	cmp	r2, r3
 8008076:	d208      	bcs.n	800808a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008078:	4b3c      	ldr	r3, [pc, #240]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 800807a:	699b      	ldr	r3, [r3, #24]
 800807c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	691b      	ldr	r3, [r3, #16]
 8008084:	4939      	ldr	r1, [pc, #228]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 8008086:	4313      	orrs	r3, r2
 8008088:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f003 0308 	and.w	r3, r3, #8
 8008092:	2b00      	cmp	r3, #0
 8008094:	d010      	beq.n	80080b8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	695a      	ldr	r2, [r3, #20]
 800809a:	4b34      	ldr	r3, [pc, #208]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 800809c:	69db      	ldr	r3, [r3, #28]
 800809e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d208      	bcs.n	80080b8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80080a6:	4b31      	ldr	r3, [pc, #196]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 80080a8:	69db      	ldr	r3, [r3, #28]
 80080aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	695b      	ldr	r3, [r3, #20]
 80080b2:	492e      	ldr	r1, [pc, #184]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 80080b4:	4313      	orrs	r3, r2
 80080b6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f003 0310 	and.w	r3, r3, #16
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d010      	beq.n	80080e6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	699a      	ldr	r2, [r3, #24]
 80080c8:	4b28      	ldr	r3, [pc, #160]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 80080ca:	69db      	ldr	r3, [r3, #28]
 80080cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d208      	bcs.n	80080e6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80080d4:	4b25      	ldr	r3, [pc, #148]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 80080d6:	69db      	ldr	r3, [r3, #28]
 80080d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	699b      	ldr	r3, [r3, #24]
 80080e0:	4922      	ldr	r1, [pc, #136]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 80080e2:	4313      	orrs	r3, r2
 80080e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 0320 	and.w	r3, r3, #32
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d010      	beq.n	8008114 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	69da      	ldr	r2, [r3, #28]
 80080f6:	4b1d      	ldr	r3, [pc, #116]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 80080f8:	6a1b      	ldr	r3, [r3, #32]
 80080fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80080fe:	429a      	cmp	r2, r3
 8008100:	d208      	bcs.n	8008114 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008102:	4b1a      	ldr	r3, [pc, #104]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 8008104:	6a1b      	ldr	r3, [r3, #32]
 8008106:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	69db      	ldr	r3, [r3, #28]
 800810e:	4917      	ldr	r1, [pc, #92]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 8008110:	4313      	orrs	r3, r2
 8008112:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008114:	f000 f834 	bl	8008180 <HAL_RCC_GetSysClockFreq>
 8008118:	4602      	mov	r2, r0
 800811a:	4b14      	ldr	r3, [pc, #80]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 800811c:	699b      	ldr	r3, [r3, #24]
 800811e:	0a1b      	lsrs	r3, r3, #8
 8008120:	f003 030f 	and.w	r3, r3, #15
 8008124:	4912      	ldr	r1, [pc, #72]	@ (8008170 <HAL_RCC_ClockConfig+0x35c>)
 8008126:	5ccb      	ldrb	r3, [r1, r3]
 8008128:	f003 031f 	and.w	r3, r3, #31
 800812c:	fa22 f303 	lsr.w	r3, r2, r3
 8008130:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008132:	4b0e      	ldr	r3, [pc, #56]	@ (800816c <HAL_RCC_ClockConfig+0x358>)
 8008134:	699b      	ldr	r3, [r3, #24]
 8008136:	f003 030f 	and.w	r3, r3, #15
 800813a:	4a0d      	ldr	r2, [pc, #52]	@ (8008170 <HAL_RCC_ClockConfig+0x35c>)
 800813c:	5cd3      	ldrb	r3, [r2, r3]
 800813e:	f003 031f 	and.w	r3, r3, #31
 8008142:	693a      	ldr	r2, [r7, #16]
 8008144:	fa22 f303 	lsr.w	r3, r2, r3
 8008148:	4a0a      	ldr	r2, [pc, #40]	@ (8008174 <HAL_RCC_ClockConfig+0x360>)
 800814a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800814c:	4a0a      	ldr	r2, [pc, #40]	@ (8008178 <HAL_RCC_ClockConfig+0x364>)
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008152:	4b0a      	ldr	r3, [pc, #40]	@ (800817c <HAL_RCC_ClockConfig+0x368>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4618      	mov	r0, r3
 8008158:	f7fb fd5a 	bl	8003c10 <HAL_InitTick>
 800815c:	4603      	mov	r3, r0
 800815e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008160:	7bfb      	ldrb	r3, [r7, #15]
}
 8008162:	4618      	mov	r0, r3
 8008164:	3718      	adds	r7, #24
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}
 800816a:	bf00      	nop
 800816c:	58024400 	.word	0x58024400
 8008170:	08014f3c 	.word	0x08014f3c
 8008174:	24000004 	.word	0x24000004
 8008178:	24000000 	.word	0x24000000
 800817c:	24000008 	.word	0x24000008

08008180 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008180:	b480      	push	{r7}
 8008182:	b089      	sub	sp, #36	@ 0x24
 8008184:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008186:	4bb3      	ldr	r3, [pc, #716]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800818e:	2b18      	cmp	r3, #24
 8008190:	f200 8155 	bhi.w	800843e <HAL_RCC_GetSysClockFreq+0x2be>
 8008194:	a201      	add	r2, pc, #4	@ (adr r2, 800819c <HAL_RCC_GetSysClockFreq+0x1c>)
 8008196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800819a:	bf00      	nop
 800819c:	08008201 	.word	0x08008201
 80081a0:	0800843f 	.word	0x0800843f
 80081a4:	0800843f 	.word	0x0800843f
 80081a8:	0800843f 	.word	0x0800843f
 80081ac:	0800843f 	.word	0x0800843f
 80081b0:	0800843f 	.word	0x0800843f
 80081b4:	0800843f 	.word	0x0800843f
 80081b8:	0800843f 	.word	0x0800843f
 80081bc:	08008227 	.word	0x08008227
 80081c0:	0800843f 	.word	0x0800843f
 80081c4:	0800843f 	.word	0x0800843f
 80081c8:	0800843f 	.word	0x0800843f
 80081cc:	0800843f 	.word	0x0800843f
 80081d0:	0800843f 	.word	0x0800843f
 80081d4:	0800843f 	.word	0x0800843f
 80081d8:	0800843f 	.word	0x0800843f
 80081dc:	0800822d 	.word	0x0800822d
 80081e0:	0800843f 	.word	0x0800843f
 80081e4:	0800843f 	.word	0x0800843f
 80081e8:	0800843f 	.word	0x0800843f
 80081ec:	0800843f 	.word	0x0800843f
 80081f0:	0800843f 	.word	0x0800843f
 80081f4:	0800843f 	.word	0x0800843f
 80081f8:	0800843f 	.word	0x0800843f
 80081fc:	08008233 	.word	0x08008233
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008200:	4b94      	ldr	r3, [pc, #592]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f003 0320 	and.w	r3, r3, #32
 8008208:	2b00      	cmp	r3, #0
 800820a:	d009      	beq.n	8008220 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800820c:	4b91      	ldr	r3, [pc, #580]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	08db      	lsrs	r3, r3, #3
 8008212:	f003 0303 	and.w	r3, r3, #3
 8008216:	4a90      	ldr	r2, [pc, #576]	@ (8008458 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008218:	fa22 f303 	lsr.w	r3, r2, r3
 800821c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800821e:	e111      	b.n	8008444 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008220:	4b8d      	ldr	r3, [pc, #564]	@ (8008458 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008222:	61bb      	str	r3, [r7, #24]
      break;
 8008224:	e10e      	b.n	8008444 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008226:	4b8d      	ldr	r3, [pc, #564]	@ (800845c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008228:	61bb      	str	r3, [r7, #24]
      break;
 800822a:	e10b      	b.n	8008444 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800822c:	4b8c      	ldr	r3, [pc, #560]	@ (8008460 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800822e:	61bb      	str	r3, [r7, #24]
      break;
 8008230:	e108      	b.n	8008444 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008232:	4b88      	ldr	r3, [pc, #544]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008236:	f003 0303 	and.w	r3, r3, #3
 800823a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800823c:	4b85      	ldr	r3, [pc, #532]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800823e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008240:	091b      	lsrs	r3, r3, #4
 8008242:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008246:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008248:	4b82      	ldr	r3, [pc, #520]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800824a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800824c:	f003 0301 	and.w	r3, r3, #1
 8008250:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008252:	4b80      	ldr	r3, [pc, #512]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008256:	08db      	lsrs	r3, r3, #3
 8008258:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800825c:	68fa      	ldr	r2, [r7, #12]
 800825e:	fb02 f303 	mul.w	r3, r2, r3
 8008262:	ee07 3a90 	vmov	s15, r3
 8008266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800826a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	2b00      	cmp	r3, #0
 8008272:	f000 80e1 	beq.w	8008438 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	2b02      	cmp	r3, #2
 800827a:	f000 8083 	beq.w	8008384 <HAL_RCC_GetSysClockFreq+0x204>
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	2b02      	cmp	r3, #2
 8008282:	f200 80a1 	bhi.w	80083c8 <HAL_RCC_GetSysClockFreq+0x248>
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d003      	beq.n	8008294 <HAL_RCC_GetSysClockFreq+0x114>
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	2b01      	cmp	r3, #1
 8008290:	d056      	beq.n	8008340 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008292:	e099      	b.n	80083c8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008294:	4b6f      	ldr	r3, [pc, #444]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f003 0320 	and.w	r3, r3, #32
 800829c:	2b00      	cmp	r3, #0
 800829e:	d02d      	beq.n	80082fc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80082a0:	4b6c      	ldr	r3, [pc, #432]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	08db      	lsrs	r3, r3, #3
 80082a6:	f003 0303 	and.w	r3, r3, #3
 80082aa:	4a6b      	ldr	r2, [pc, #428]	@ (8008458 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80082ac:	fa22 f303 	lsr.w	r3, r2, r3
 80082b0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	ee07 3a90 	vmov	s15, r3
 80082b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	ee07 3a90 	vmov	s15, r3
 80082c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082ca:	4b62      	ldr	r3, [pc, #392]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80082cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082d2:	ee07 3a90 	vmov	s15, r3
 80082d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082da:	ed97 6a02 	vldr	s12, [r7, #8]
 80082de:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008464 <HAL_RCC_GetSysClockFreq+0x2e4>
 80082e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082f6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80082fa:	e087      	b.n	800840c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	ee07 3a90 	vmov	s15, r3
 8008302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008306:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008468 <HAL_RCC_GetSysClockFreq+0x2e8>
 800830a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800830e:	4b51      	ldr	r3, [pc, #324]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008316:	ee07 3a90 	vmov	s15, r3
 800831a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800831e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008322:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008464 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008326:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800832a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800832e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008332:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800833a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800833e:	e065      	b.n	800840c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	ee07 3a90 	vmov	s15, r3
 8008346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800834a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800846c <HAL_RCC_GetSysClockFreq+0x2ec>
 800834e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008352:	4b40      	ldr	r3, [pc, #256]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008356:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800835a:	ee07 3a90 	vmov	s15, r3
 800835e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008362:	ed97 6a02 	vldr	s12, [r7, #8]
 8008366:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008464 <HAL_RCC_GetSysClockFreq+0x2e4>
 800836a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800836e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008372:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008376:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800837a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800837e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008382:	e043      	b.n	800840c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	ee07 3a90 	vmov	s15, r3
 800838a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800838e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008470 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008392:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008396:	4b2f      	ldr	r3, [pc, #188]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800839a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800839e:	ee07 3a90 	vmov	s15, r3
 80083a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80083aa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008464 <HAL_RCC_GetSysClockFreq+0x2e4>
 80083ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80083c6:	e021      	b.n	800840c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	ee07 3a90 	vmov	s15, r3
 80083ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083d2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800846c <HAL_RCC_GetSysClockFreq+0x2ec>
 80083d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083da:	4b1e      	ldr	r3, [pc, #120]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80083dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083e2:	ee07 3a90 	vmov	s15, r3
 80083e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80083ee:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008464 <HAL_RCC_GetSysClockFreq+0x2e4>
 80083f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008406:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800840a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800840c:	4b11      	ldr	r3, [pc, #68]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800840e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008410:	0a5b      	lsrs	r3, r3, #9
 8008412:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008416:	3301      	adds	r3, #1
 8008418:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	ee07 3a90 	vmov	s15, r3
 8008420:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008424:	edd7 6a07 	vldr	s13, [r7, #28]
 8008428:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800842c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008430:	ee17 3a90 	vmov	r3, s15
 8008434:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008436:	e005      	b.n	8008444 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008438:	2300      	movs	r3, #0
 800843a:	61bb      	str	r3, [r7, #24]
      break;
 800843c:	e002      	b.n	8008444 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800843e:	4b07      	ldr	r3, [pc, #28]	@ (800845c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008440:	61bb      	str	r3, [r7, #24]
      break;
 8008442:	bf00      	nop
  }

  return sysclockfreq;
 8008444:	69bb      	ldr	r3, [r7, #24]
}
 8008446:	4618      	mov	r0, r3
 8008448:	3724      	adds	r7, #36	@ 0x24
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr
 8008452:	bf00      	nop
 8008454:	58024400 	.word	0x58024400
 8008458:	03d09000 	.word	0x03d09000
 800845c:	003d0900 	.word	0x003d0900
 8008460:	016e3600 	.word	0x016e3600
 8008464:	46000000 	.word	0x46000000
 8008468:	4c742400 	.word	0x4c742400
 800846c:	4a742400 	.word	0x4a742400
 8008470:	4bb71b00 	.word	0x4bb71b00

08008474 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800847a:	f7ff fe81 	bl	8008180 <HAL_RCC_GetSysClockFreq>
 800847e:	4602      	mov	r2, r0
 8008480:	4b10      	ldr	r3, [pc, #64]	@ (80084c4 <HAL_RCC_GetHCLKFreq+0x50>)
 8008482:	699b      	ldr	r3, [r3, #24]
 8008484:	0a1b      	lsrs	r3, r3, #8
 8008486:	f003 030f 	and.w	r3, r3, #15
 800848a:	490f      	ldr	r1, [pc, #60]	@ (80084c8 <HAL_RCC_GetHCLKFreq+0x54>)
 800848c:	5ccb      	ldrb	r3, [r1, r3]
 800848e:	f003 031f 	and.w	r3, r3, #31
 8008492:	fa22 f303 	lsr.w	r3, r2, r3
 8008496:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008498:	4b0a      	ldr	r3, [pc, #40]	@ (80084c4 <HAL_RCC_GetHCLKFreq+0x50>)
 800849a:	699b      	ldr	r3, [r3, #24]
 800849c:	f003 030f 	and.w	r3, r3, #15
 80084a0:	4a09      	ldr	r2, [pc, #36]	@ (80084c8 <HAL_RCC_GetHCLKFreq+0x54>)
 80084a2:	5cd3      	ldrb	r3, [r2, r3]
 80084a4:	f003 031f 	and.w	r3, r3, #31
 80084a8:	687a      	ldr	r2, [r7, #4]
 80084aa:	fa22 f303 	lsr.w	r3, r2, r3
 80084ae:	4a07      	ldr	r2, [pc, #28]	@ (80084cc <HAL_RCC_GetHCLKFreq+0x58>)
 80084b0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80084b2:	4a07      	ldr	r2, [pc, #28]	@ (80084d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80084b8:	4b04      	ldr	r3, [pc, #16]	@ (80084cc <HAL_RCC_GetHCLKFreq+0x58>)
 80084ba:	681b      	ldr	r3, [r3, #0]
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3708      	adds	r7, #8
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}
 80084c4:	58024400 	.word	0x58024400
 80084c8:	08014f3c 	.word	0x08014f3c
 80084cc:	24000004 	.word	0x24000004
 80084d0:	24000000 	.word	0x24000000

080084d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80084d8:	f7ff ffcc 	bl	8008474 <HAL_RCC_GetHCLKFreq>
 80084dc:	4602      	mov	r2, r0
 80084de:	4b06      	ldr	r3, [pc, #24]	@ (80084f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80084e0:	69db      	ldr	r3, [r3, #28]
 80084e2:	091b      	lsrs	r3, r3, #4
 80084e4:	f003 0307 	and.w	r3, r3, #7
 80084e8:	4904      	ldr	r1, [pc, #16]	@ (80084fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80084ea:	5ccb      	ldrb	r3, [r1, r3]
 80084ec:	f003 031f 	and.w	r3, r3, #31
 80084f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	bd80      	pop	{r7, pc}
 80084f8:	58024400 	.word	0x58024400
 80084fc:	08014f3c 	.word	0x08014f3c

08008500 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008504:	f7ff ffb6 	bl	8008474 <HAL_RCC_GetHCLKFreq>
 8008508:	4602      	mov	r2, r0
 800850a:	4b06      	ldr	r3, [pc, #24]	@ (8008524 <HAL_RCC_GetPCLK2Freq+0x24>)
 800850c:	69db      	ldr	r3, [r3, #28]
 800850e:	0a1b      	lsrs	r3, r3, #8
 8008510:	f003 0307 	and.w	r3, r3, #7
 8008514:	4904      	ldr	r1, [pc, #16]	@ (8008528 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008516:	5ccb      	ldrb	r3, [r1, r3]
 8008518:	f003 031f 	and.w	r3, r3, #31
 800851c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008520:	4618      	mov	r0, r3
 8008522:	bd80      	pop	{r7, pc}
 8008524:	58024400 	.word	0x58024400
 8008528:	08014f3c 	.word	0x08014f3c

0800852c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800852c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008530:	b0c6      	sub	sp, #280	@ 0x118
 8008532:	af00      	add	r7, sp, #0
 8008534:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008538:	2300      	movs	r3, #0
 800853a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800853e:	2300      	movs	r3, #0
 8008540:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008550:	2500      	movs	r5, #0
 8008552:	ea54 0305 	orrs.w	r3, r4, r5
 8008556:	d049      	beq.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008558:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800855c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800855e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008562:	d02f      	beq.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008564:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008568:	d828      	bhi.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800856a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800856e:	d01a      	beq.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008570:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008574:	d822      	bhi.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008576:	2b00      	cmp	r3, #0
 8008578:	d003      	beq.n	8008582 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800857a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800857e:	d007      	beq.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008580:	e01c      	b.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008582:	4bab      	ldr	r3, [pc, #684]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008586:	4aaa      	ldr	r2, [pc, #680]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008588:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800858c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800858e:	e01a      	b.n	80085c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008590:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008594:	3308      	adds	r3, #8
 8008596:	2102      	movs	r1, #2
 8008598:	4618      	mov	r0, r3
 800859a:	f002 fa49 	bl	800aa30 <RCCEx_PLL2_Config>
 800859e:	4603      	mov	r3, r0
 80085a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80085a4:	e00f      	b.n	80085c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80085a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085aa:	3328      	adds	r3, #40	@ 0x28
 80085ac:	2102      	movs	r1, #2
 80085ae:	4618      	mov	r0, r3
 80085b0:	f002 faf0 	bl	800ab94 <RCCEx_PLL3_Config>
 80085b4:	4603      	mov	r3, r0
 80085b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80085ba:	e004      	b.n	80085c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80085c2:	e000      	b.n	80085c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80085c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d10a      	bne.n	80085e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80085ce:	4b98      	ldr	r3, [pc, #608]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80085d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085d2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80085d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085dc:	4a94      	ldr	r2, [pc, #592]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80085de:	430b      	orrs	r3, r1
 80085e0:	6513      	str	r3, [r2, #80]	@ 0x50
 80085e2:	e003      	b.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80085e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80085ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80085f8:	f04f 0900 	mov.w	r9, #0
 80085fc:	ea58 0309 	orrs.w	r3, r8, r9
 8008600:	d047      	beq.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008602:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008608:	2b04      	cmp	r3, #4
 800860a:	d82a      	bhi.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800860c:	a201      	add	r2, pc, #4	@ (adr r2, 8008614 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800860e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008612:	bf00      	nop
 8008614:	08008629 	.word	0x08008629
 8008618:	08008637 	.word	0x08008637
 800861c:	0800864d 	.word	0x0800864d
 8008620:	0800866b 	.word	0x0800866b
 8008624:	0800866b 	.word	0x0800866b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008628:	4b81      	ldr	r3, [pc, #516]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800862a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800862c:	4a80      	ldr	r2, [pc, #512]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800862e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008632:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008634:	e01a      	b.n	800866c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008636:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800863a:	3308      	adds	r3, #8
 800863c:	2100      	movs	r1, #0
 800863e:	4618      	mov	r0, r3
 8008640:	f002 f9f6 	bl	800aa30 <RCCEx_PLL2_Config>
 8008644:	4603      	mov	r3, r0
 8008646:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800864a:	e00f      	b.n	800866c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800864c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008650:	3328      	adds	r3, #40	@ 0x28
 8008652:	2100      	movs	r1, #0
 8008654:	4618      	mov	r0, r3
 8008656:	f002 fa9d 	bl	800ab94 <RCCEx_PLL3_Config>
 800865a:	4603      	mov	r3, r0
 800865c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008660:	e004      	b.n	800866c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008668:	e000      	b.n	800866c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800866a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800866c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008670:	2b00      	cmp	r3, #0
 8008672:	d10a      	bne.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008674:	4b6e      	ldr	r3, [pc, #440]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008676:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008678:	f023 0107 	bic.w	r1, r3, #7
 800867c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008682:	4a6b      	ldr	r2, [pc, #428]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008684:	430b      	orrs	r3, r1
 8008686:	6513      	str	r3, [r2, #80]	@ 0x50
 8008688:	e003      	b.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800868a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800868e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008692:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800869a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800869e:	f04f 0b00 	mov.w	fp, #0
 80086a2:	ea5a 030b 	orrs.w	r3, sl, fp
 80086a6:	d05b      	beq.n	8008760 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80086a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086ac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80086b0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80086b4:	d03b      	beq.n	800872e <HAL_RCCEx_PeriphCLKConfig+0x202>
 80086b6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80086ba:	d834      	bhi.n	8008726 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80086bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80086c0:	d037      	beq.n	8008732 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80086c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80086c6:	d82e      	bhi.n	8008726 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80086c8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80086cc:	d033      	beq.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80086ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80086d2:	d828      	bhi.n	8008726 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80086d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086d8:	d01a      	beq.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80086da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086de:	d822      	bhi.n	8008726 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d003      	beq.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80086e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086e8:	d007      	beq.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80086ea:	e01c      	b.n	8008726 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80086ec:	4b50      	ldr	r3, [pc, #320]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80086ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086f0:	4a4f      	ldr	r2, [pc, #316]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80086f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80086f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80086f8:	e01e      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80086fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086fe:	3308      	adds	r3, #8
 8008700:	2100      	movs	r1, #0
 8008702:	4618      	mov	r0, r3
 8008704:	f002 f994 	bl	800aa30 <RCCEx_PLL2_Config>
 8008708:	4603      	mov	r3, r0
 800870a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800870e:	e013      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008710:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008714:	3328      	adds	r3, #40	@ 0x28
 8008716:	2100      	movs	r1, #0
 8008718:	4618      	mov	r0, r3
 800871a:	f002 fa3b 	bl	800ab94 <RCCEx_PLL3_Config>
 800871e:	4603      	mov	r3, r0
 8008720:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008724:	e008      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008726:	2301      	movs	r3, #1
 8008728:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800872c:	e004      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800872e:	bf00      	nop
 8008730:	e002      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8008732:	bf00      	nop
 8008734:	e000      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8008736:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008738:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800873c:	2b00      	cmp	r3, #0
 800873e:	d10b      	bne.n	8008758 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008740:	4b3b      	ldr	r3, [pc, #236]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008744:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8008748:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800874c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008750:	4a37      	ldr	r2, [pc, #220]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008752:	430b      	orrs	r3, r1
 8008754:	6593      	str	r3, [r2, #88]	@ 0x58
 8008756:	e003      	b.n	8008760 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008758:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800875c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008760:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008768:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800876c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008770:	2300      	movs	r3, #0
 8008772:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008776:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800877a:	460b      	mov	r3, r1
 800877c:	4313      	orrs	r3, r2
 800877e:	d05d      	beq.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008784:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008788:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800878c:	d03b      	beq.n	8008806 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800878e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008792:	d834      	bhi.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008794:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008798:	d037      	beq.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800879a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800879e:	d82e      	bhi.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80087a0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80087a4:	d033      	beq.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80087a6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80087aa:	d828      	bhi.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80087ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087b0:	d01a      	beq.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80087b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087b6:	d822      	bhi.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d003      	beq.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80087bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087c0:	d007      	beq.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80087c2:	e01c      	b.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80087c4:	4b1a      	ldr	r3, [pc, #104]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80087c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087c8:	4a19      	ldr	r2, [pc, #100]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80087ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80087ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80087d0:	e01e      	b.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80087d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087d6:	3308      	adds	r3, #8
 80087d8:	2100      	movs	r1, #0
 80087da:	4618      	mov	r0, r3
 80087dc:	f002 f928 	bl	800aa30 <RCCEx_PLL2_Config>
 80087e0:	4603      	mov	r3, r0
 80087e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80087e6:	e013      	b.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80087e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087ec:	3328      	adds	r3, #40	@ 0x28
 80087ee:	2100      	movs	r1, #0
 80087f0:	4618      	mov	r0, r3
 80087f2:	f002 f9cf 	bl	800ab94 <RCCEx_PLL3_Config>
 80087f6:	4603      	mov	r3, r0
 80087f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80087fc:	e008      	b.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80087fe:	2301      	movs	r3, #1
 8008800:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008804:	e004      	b.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008806:	bf00      	nop
 8008808:	e002      	b.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800880a:	bf00      	nop
 800880c:	e000      	b.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800880e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008810:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008814:	2b00      	cmp	r3, #0
 8008816:	d10d      	bne.n	8008834 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008818:	4b05      	ldr	r3, [pc, #20]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800881a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800881c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008824:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008828:	4a01      	ldr	r2, [pc, #4]	@ (8008830 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800882a:	430b      	orrs	r3, r1
 800882c:	6593      	str	r3, [r2, #88]	@ 0x58
 800882e:	e005      	b.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8008830:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008834:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008838:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800883c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008844:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008848:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800884c:	2300      	movs	r3, #0
 800884e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008852:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008856:	460b      	mov	r3, r1
 8008858:	4313      	orrs	r3, r2
 800885a:	d03a      	beq.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800885c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008862:	2b30      	cmp	r3, #48	@ 0x30
 8008864:	d01f      	beq.n	80088a6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8008866:	2b30      	cmp	r3, #48	@ 0x30
 8008868:	d819      	bhi.n	800889e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800886a:	2b20      	cmp	r3, #32
 800886c:	d00c      	beq.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800886e:	2b20      	cmp	r3, #32
 8008870:	d815      	bhi.n	800889e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8008872:	2b00      	cmp	r3, #0
 8008874:	d019      	beq.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008876:	2b10      	cmp	r3, #16
 8008878:	d111      	bne.n	800889e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800887a:	4baa      	ldr	r3, [pc, #680]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800887c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800887e:	4aa9      	ldr	r2, [pc, #676]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008884:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008886:	e011      	b.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008888:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800888c:	3308      	adds	r3, #8
 800888e:	2102      	movs	r1, #2
 8008890:	4618      	mov	r0, r3
 8008892:	f002 f8cd 	bl	800aa30 <RCCEx_PLL2_Config>
 8008896:	4603      	mov	r3, r0
 8008898:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800889c:	e006      	b.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800889e:	2301      	movs	r3, #1
 80088a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80088a4:	e002      	b.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80088a6:	bf00      	nop
 80088a8:	e000      	b.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80088aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d10a      	bne.n	80088ca <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80088b4:	4b9b      	ldr	r3, [pc, #620]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80088b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088b8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80088bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088c2:	4a98      	ldr	r2, [pc, #608]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80088c4:	430b      	orrs	r3, r1
 80088c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80088c8:	e003      	b.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80088ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80088d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088da:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80088de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80088e2:	2300      	movs	r3, #0
 80088e4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80088e8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80088ec:	460b      	mov	r3, r1
 80088ee:	4313      	orrs	r3, r2
 80088f0:	d051      	beq.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80088f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088fc:	d035      	beq.n	800896a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80088fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008902:	d82e      	bhi.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008904:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008908:	d031      	beq.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x442>
 800890a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800890e:	d828      	bhi.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008910:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008914:	d01a      	beq.n	800894c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8008916:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800891a:	d822      	bhi.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800891c:	2b00      	cmp	r3, #0
 800891e:	d003      	beq.n	8008928 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8008920:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008924:	d007      	beq.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8008926:	e01c      	b.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008928:	4b7e      	ldr	r3, [pc, #504]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800892a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800892c:	4a7d      	ldr	r2, [pc, #500]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800892e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008932:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008934:	e01c      	b.n	8008970 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008936:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800893a:	3308      	adds	r3, #8
 800893c:	2100      	movs	r1, #0
 800893e:	4618      	mov	r0, r3
 8008940:	f002 f876 	bl	800aa30 <RCCEx_PLL2_Config>
 8008944:	4603      	mov	r3, r0
 8008946:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800894a:	e011      	b.n	8008970 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800894c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008950:	3328      	adds	r3, #40	@ 0x28
 8008952:	2100      	movs	r1, #0
 8008954:	4618      	mov	r0, r3
 8008956:	f002 f91d 	bl	800ab94 <RCCEx_PLL3_Config>
 800895a:	4603      	mov	r3, r0
 800895c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008960:	e006      	b.n	8008970 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008962:	2301      	movs	r3, #1
 8008964:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008968:	e002      	b.n	8008970 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800896a:	bf00      	nop
 800896c:	e000      	b.n	8008970 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800896e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008970:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008974:	2b00      	cmp	r3, #0
 8008976:	d10a      	bne.n	800898e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008978:	4b6a      	ldr	r3, [pc, #424]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800897a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800897c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008980:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008986:	4a67      	ldr	r2, [pc, #412]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008988:	430b      	orrs	r3, r1
 800898a:	6513      	str	r3, [r2, #80]	@ 0x50
 800898c:	e003      	b.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800898e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008992:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008996:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800899a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800899e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80089a2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80089a6:	2300      	movs	r3, #0
 80089a8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80089ac:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80089b0:	460b      	mov	r3, r1
 80089b2:	4313      	orrs	r3, r2
 80089b4:	d053      	beq.n	8008a5e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80089b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089c0:	d033      	beq.n	8008a2a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80089c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089c6:	d82c      	bhi.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80089c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089cc:	d02f      	beq.n	8008a2e <HAL_RCCEx_PeriphCLKConfig+0x502>
 80089ce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089d2:	d826      	bhi.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80089d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089d8:	d02b      	beq.n	8008a32 <HAL_RCCEx_PeriphCLKConfig+0x506>
 80089da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089de:	d820      	bhi.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80089e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089e4:	d012      	beq.n	8008a0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80089e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089ea:	d81a      	bhi.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d022      	beq.n	8008a36 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80089f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089f4:	d115      	bne.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80089f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089fa:	3308      	adds	r3, #8
 80089fc:	2101      	movs	r1, #1
 80089fe:	4618      	mov	r0, r3
 8008a00:	f002 f816 	bl	800aa30 <RCCEx_PLL2_Config>
 8008a04:	4603      	mov	r3, r0
 8008a06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008a0a:	e015      	b.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008a0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a10:	3328      	adds	r3, #40	@ 0x28
 8008a12:	2101      	movs	r1, #1
 8008a14:	4618      	mov	r0, r3
 8008a16:	f002 f8bd 	bl	800ab94 <RCCEx_PLL3_Config>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008a20:	e00a      	b.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a22:	2301      	movs	r3, #1
 8008a24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008a28:	e006      	b.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008a2a:	bf00      	nop
 8008a2c:	e004      	b.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008a2e:	bf00      	nop
 8008a30:	e002      	b.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008a32:	bf00      	nop
 8008a34:	e000      	b.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008a36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d10a      	bne.n	8008a56 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008a40:	4b38      	ldr	r3, [pc, #224]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a44:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008a48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a4e:	4a35      	ldr	r2, [pc, #212]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008a50:	430b      	orrs	r3, r1
 8008a52:	6513      	str	r3, [r2, #80]	@ 0x50
 8008a54:	e003      	b.n	8008a5e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a5a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008a5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a66:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008a6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008a6e:	2300      	movs	r3, #0
 8008a70:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008a74:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008a78:	460b      	mov	r3, r1
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	d058      	beq.n	8008b30 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008a7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a82:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008a86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008a8a:	d033      	beq.n	8008af4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8008a8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008a90:	d82c      	bhi.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008a92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a96:	d02f      	beq.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8008a98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a9c:	d826      	bhi.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008a9e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008aa2:	d02b      	beq.n	8008afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8008aa4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008aa8:	d820      	bhi.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008aaa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008aae:	d012      	beq.n	8008ad6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8008ab0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ab4:	d81a      	bhi.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d022      	beq.n	8008b00 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008aba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008abe:	d115      	bne.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008ac0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ac4:	3308      	adds	r3, #8
 8008ac6:	2101      	movs	r1, #1
 8008ac8:	4618      	mov	r0, r3
 8008aca:	f001 ffb1 	bl	800aa30 <RCCEx_PLL2_Config>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008ad4:	e015      	b.n	8008b02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008ad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ada:	3328      	adds	r3, #40	@ 0x28
 8008adc:	2101      	movs	r1, #1
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f002 f858 	bl	800ab94 <RCCEx_PLL3_Config>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008aea:	e00a      	b.n	8008b02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008aec:	2301      	movs	r3, #1
 8008aee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008af2:	e006      	b.n	8008b02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008af4:	bf00      	nop
 8008af6:	e004      	b.n	8008b02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008af8:	bf00      	nop
 8008afa:	e002      	b.n	8008b02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008afc:	bf00      	nop
 8008afe:	e000      	b.n	8008b02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008b00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d10e      	bne.n	8008b28 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008b0a:	4b06      	ldr	r3, [pc, #24]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b0e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008b12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b16:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008b1a:	4a02      	ldr	r2, [pc, #8]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b1c:	430b      	orrs	r3, r1
 8008b1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b20:	e006      	b.n	8008b30 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8008b22:	bf00      	nop
 8008b24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008b30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b38:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008b3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b40:	2300      	movs	r3, #0
 8008b42:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008b46:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008b4a:	460b      	mov	r3, r1
 8008b4c:	4313      	orrs	r3, r2
 8008b4e:	d037      	beq.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008b50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b5a:	d00e      	beq.n	8008b7a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8008b5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b60:	d816      	bhi.n	8008b90 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d018      	beq.n	8008b98 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8008b66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b6a:	d111      	bne.n	8008b90 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b6c:	4bc4      	ldr	r3, [pc, #784]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b70:	4ac3      	ldr	r2, [pc, #780]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008b72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008b78:	e00f      	b.n	8008b9a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008b7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b7e:	3308      	adds	r3, #8
 8008b80:	2101      	movs	r1, #1
 8008b82:	4618      	mov	r0, r3
 8008b84:	f001 ff54 	bl	800aa30 <RCCEx_PLL2_Config>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008b8e:	e004      	b.n	8008b9a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b90:	2301      	movs	r3, #1
 8008b92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008b96:	e000      	b.n	8008b9a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8008b98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d10a      	bne.n	8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008ba2:	4bb7      	ldr	r3, [pc, #732]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ba4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ba6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008baa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bb0:	4ab3      	ldr	r2, [pc, #716]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008bb2:	430b      	orrs	r3, r1
 8008bb4:	6513      	str	r3, [r2, #80]	@ 0x50
 8008bb6:	e003      	b.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008bbc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008bc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008bcc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008bd6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008bda:	460b      	mov	r3, r1
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	d039      	beq.n	8008c54 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008be0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008be4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008be6:	2b03      	cmp	r3, #3
 8008be8:	d81c      	bhi.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008bea:	a201      	add	r2, pc, #4	@ (adr r2, 8008bf0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8008bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bf0:	08008c2d 	.word	0x08008c2d
 8008bf4:	08008c01 	.word	0x08008c01
 8008bf8:	08008c0f 	.word	0x08008c0f
 8008bfc:	08008c2d 	.word	0x08008c2d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008c00:	4b9f      	ldr	r3, [pc, #636]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c04:	4a9e      	ldr	r2, [pc, #632]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008c06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008c0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008c0c:	e00f      	b.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008c0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c12:	3308      	adds	r3, #8
 8008c14:	2102      	movs	r1, #2
 8008c16:	4618      	mov	r0, r3
 8008c18:	f001 ff0a 	bl	800aa30 <RCCEx_PLL2_Config>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008c22:	e004      	b.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008c24:	2301      	movs	r3, #1
 8008c26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008c2a:	e000      	b.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8008c2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d10a      	bne.n	8008c4c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008c36:	4b92      	ldr	r3, [pc, #584]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c3a:	f023 0103 	bic.w	r1, r3, #3
 8008c3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c44:	4a8e      	ldr	r2, [pc, #568]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008c46:	430b      	orrs	r3, r1
 8008c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008c4a:	e003      	b.n	8008c54 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008c54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008c60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c64:	2300      	movs	r3, #0
 8008c66:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008c6a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008c6e:	460b      	mov	r3, r1
 8008c70:	4313      	orrs	r3, r2
 8008c72:	f000 8099 	beq.w	8008da8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008c76:	4b83      	ldr	r3, [pc, #524]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a82      	ldr	r2, [pc, #520]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008c7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c80:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008c82:	f7fb f80f 	bl	8003ca4 <HAL_GetTick>
 8008c86:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008c8a:	e00b      	b.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c8c:	f7fb f80a 	bl	8003ca4 <HAL_GetTick>
 8008c90:	4602      	mov	r2, r0
 8008c92:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008c96:	1ad3      	subs	r3, r2, r3
 8008c98:	2b64      	cmp	r3, #100	@ 0x64
 8008c9a:	d903      	bls.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008ca2:	e005      	b.n	8008cb0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008ca4:	4b77      	ldr	r3, [pc, #476]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d0ed      	beq.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8008cb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d173      	bne.n	8008da0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008cb8:	4b71      	ldr	r3, [pc, #452]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008cba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008cbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008cc4:	4053      	eors	r3, r2
 8008cc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d015      	beq.n	8008cfa <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008cce:	4b6c      	ldr	r3, [pc, #432]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cd6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008cda:	4b69      	ldr	r3, [pc, #420]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cde:	4a68      	ldr	r2, [pc, #416]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ce4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008ce6:	4b66      	ldr	r3, [pc, #408]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ce8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cea:	4a65      	ldr	r2, [pc, #404]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008cec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008cf0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008cf2:	4a63      	ldr	r2, [pc, #396]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008cf4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008cf8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008cfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cfe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008d02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d06:	d118      	bne.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d08:	f7fa ffcc 	bl	8003ca4 <HAL_GetTick>
 8008d0c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008d10:	e00d      	b.n	8008d2e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d12:	f7fa ffc7 	bl	8003ca4 <HAL_GetTick>
 8008d16:	4602      	mov	r2, r0
 8008d18:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008d1c:	1ad2      	subs	r2, r2, r3
 8008d1e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008d22:	429a      	cmp	r2, r3
 8008d24:	d903      	bls.n	8008d2e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8008d26:	2303      	movs	r3, #3
 8008d28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8008d2c:	e005      	b.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008d2e:	4b54      	ldr	r3, [pc, #336]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d32:	f003 0302 	and.w	r3, r3, #2
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d0eb      	beq.n	8008d12 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8008d3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d129      	bne.n	8008d96 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008d42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d46:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008d4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d52:	d10e      	bne.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8008d54:	4b4a      	ldr	r3, [pc, #296]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d56:	691b      	ldr	r3, [r3, #16]
 8008d58:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008d5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d60:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008d64:	091a      	lsrs	r2, r3, #4
 8008d66:	4b48      	ldr	r3, [pc, #288]	@ (8008e88 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8008d68:	4013      	ands	r3, r2
 8008d6a:	4a45      	ldr	r2, [pc, #276]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d6c:	430b      	orrs	r3, r1
 8008d6e:	6113      	str	r3, [r2, #16]
 8008d70:	e005      	b.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8008d72:	4b43      	ldr	r3, [pc, #268]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	4a42      	ldr	r2, [pc, #264]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d78:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008d7c:	6113      	str	r3, [r2, #16]
 8008d7e:	4b40      	ldr	r3, [pc, #256]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d80:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8008d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d86:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008d8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d8e:	4a3c      	ldr	r2, [pc, #240]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d90:	430b      	orrs	r3, r1
 8008d92:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d94:	e008      	b.n	8008da8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008d96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d9a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8008d9e:	e003      	b.n	8008da8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008da0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008da4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008da8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db0:	f002 0301 	and.w	r3, r2, #1
 8008db4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008db8:	2300      	movs	r3, #0
 8008dba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008dbe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008dc2:	460b      	mov	r3, r1
 8008dc4:	4313      	orrs	r3, r2
 8008dc6:	f000 808f 	beq.w	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008dca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008dd0:	2b28      	cmp	r3, #40	@ 0x28
 8008dd2:	d871      	bhi.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8008dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8008ddc <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8008dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dda:	bf00      	nop
 8008ddc:	08008ec1 	.word	0x08008ec1
 8008de0:	08008eb9 	.word	0x08008eb9
 8008de4:	08008eb9 	.word	0x08008eb9
 8008de8:	08008eb9 	.word	0x08008eb9
 8008dec:	08008eb9 	.word	0x08008eb9
 8008df0:	08008eb9 	.word	0x08008eb9
 8008df4:	08008eb9 	.word	0x08008eb9
 8008df8:	08008eb9 	.word	0x08008eb9
 8008dfc:	08008e8d 	.word	0x08008e8d
 8008e00:	08008eb9 	.word	0x08008eb9
 8008e04:	08008eb9 	.word	0x08008eb9
 8008e08:	08008eb9 	.word	0x08008eb9
 8008e0c:	08008eb9 	.word	0x08008eb9
 8008e10:	08008eb9 	.word	0x08008eb9
 8008e14:	08008eb9 	.word	0x08008eb9
 8008e18:	08008eb9 	.word	0x08008eb9
 8008e1c:	08008ea3 	.word	0x08008ea3
 8008e20:	08008eb9 	.word	0x08008eb9
 8008e24:	08008eb9 	.word	0x08008eb9
 8008e28:	08008eb9 	.word	0x08008eb9
 8008e2c:	08008eb9 	.word	0x08008eb9
 8008e30:	08008eb9 	.word	0x08008eb9
 8008e34:	08008eb9 	.word	0x08008eb9
 8008e38:	08008eb9 	.word	0x08008eb9
 8008e3c:	08008ec1 	.word	0x08008ec1
 8008e40:	08008eb9 	.word	0x08008eb9
 8008e44:	08008eb9 	.word	0x08008eb9
 8008e48:	08008eb9 	.word	0x08008eb9
 8008e4c:	08008eb9 	.word	0x08008eb9
 8008e50:	08008eb9 	.word	0x08008eb9
 8008e54:	08008eb9 	.word	0x08008eb9
 8008e58:	08008eb9 	.word	0x08008eb9
 8008e5c:	08008ec1 	.word	0x08008ec1
 8008e60:	08008eb9 	.word	0x08008eb9
 8008e64:	08008eb9 	.word	0x08008eb9
 8008e68:	08008eb9 	.word	0x08008eb9
 8008e6c:	08008eb9 	.word	0x08008eb9
 8008e70:	08008eb9 	.word	0x08008eb9
 8008e74:	08008eb9 	.word	0x08008eb9
 8008e78:	08008eb9 	.word	0x08008eb9
 8008e7c:	08008ec1 	.word	0x08008ec1
 8008e80:	58024400 	.word	0x58024400
 8008e84:	58024800 	.word	0x58024800
 8008e88:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008e8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e90:	3308      	adds	r3, #8
 8008e92:	2101      	movs	r1, #1
 8008e94:	4618      	mov	r0, r3
 8008e96:	f001 fdcb 	bl	800aa30 <RCCEx_PLL2_Config>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008ea0:	e00f      	b.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008ea2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ea6:	3328      	adds	r3, #40	@ 0x28
 8008ea8:	2101      	movs	r1, #1
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f001 fe72 	bl	800ab94 <RCCEx_PLL3_Config>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008eb6:	e004      	b.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008ebe:	e000      	b.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8008ec0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ec2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d10a      	bne.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008eca:	4bbf      	ldr	r3, [pc, #764]	@ (80091c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ece:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008ed2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ed6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008ed8:	4abb      	ldr	r2, [pc, #748]	@ (80091c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008eda:	430b      	orrs	r3, r1
 8008edc:	6553      	str	r3, [r2, #84]	@ 0x54
 8008ede:	e003      	b.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ee0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008ee4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008ee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef0:	f002 0302 	and.w	r3, r2, #2
 8008ef4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008ef8:	2300      	movs	r3, #0
 8008efa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008efe:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008f02:	460b      	mov	r3, r1
 8008f04:	4313      	orrs	r3, r2
 8008f06:	d041      	beq.n	8008f8c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008f08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f0e:	2b05      	cmp	r3, #5
 8008f10:	d824      	bhi.n	8008f5c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8008f12:	a201      	add	r2, pc, #4	@ (adr r2, 8008f18 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8008f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f18:	08008f65 	.word	0x08008f65
 8008f1c:	08008f31 	.word	0x08008f31
 8008f20:	08008f47 	.word	0x08008f47
 8008f24:	08008f65 	.word	0x08008f65
 8008f28:	08008f65 	.word	0x08008f65
 8008f2c:	08008f65 	.word	0x08008f65
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f34:	3308      	adds	r3, #8
 8008f36:	2101      	movs	r1, #1
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f001 fd79 	bl	800aa30 <RCCEx_PLL2_Config>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008f44:	e00f      	b.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008f46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f4a:	3328      	adds	r3, #40	@ 0x28
 8008f4c:	2101      	movs	r1, #1
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f001 fe20 	bl	800ab94 <RCCEx_PLL3_Config>
 8008f54:	4603      	mov	r3, r0
 8008f56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008f5a:	e004      	b.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008f62:	e000      	b.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8008f64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f66:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d10a      	bne.n	8008f84 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008f6e:	4b96      	ldr	r3, [pc, #600]	@ (80091c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f72:	f023 0107 	bic.w	r1, r3, #7
 8008f76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f7c:	4a92      	ldr	r2, [pc, #584]	@ (80091c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008f7e:	430b      	orrs	r3, r1
 8008f80:	6553      	str	r3, [r2, #84]	@ 0x54
 8008f82:	e003      	b.n	8008f8c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008f8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f94:	f002 0304 	and.w	r3, r2, #4
 8008f98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008fa2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008fa6:	460b      	mov	r3, r1
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	d044      	beq.n	8009036 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008fac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fb4:	2b05      	cmp	r3, #5
 8008fb6:	d825      	bhi.n	8009004 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8008fb8:	a201      	add	r2, pc, #4	@ (adr r2, 8008fc0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8008fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fbe:	bf00      	nop
 8008fc0:	0800900d 	.word	0x0800900d
 8008fc4:	08008fd9 	.word	0x08008fd9
 8008fc8:	08008fef 	.word	0x08008fef
 8008fcc:	0800900d 	.word	0x0800900d
 8008fd0:	0800900d 	.word	0x0800900d
 8008fd4:	0800900d 	.word	0x0800900d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fdc:	3308      	adds	r3, #8
 8008fde:	2101      	movs	r1, #1
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f001 fd25 	bl	800aa30 <RCCEx_PLL2_Config>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008fec:	e00f      	b.n	800900e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008fee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ff2:	3328      	adds	r3, #40	@ 0x28
 8008ff4:	2101      	movs	r1, #1
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f001 fdcc 	bl	800ab94 <RCCEx_PLL3_Config>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009002:	e004      	b.n	800900e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009004:	2301      	movs	r3, #1
 8009006:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800900a:	e000      	b.n	800900e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800900c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800900e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009012:	2b00      	cmp	r3, #0
 8009014:	d10b      	bne.n	800902e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009016:	4b6c      	ldr	r3, [pc, #432]	@ (80091c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800901a:	f023 0107 	bic.w	r1, r3, #7
 800901e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009026:	4a68      	ldr	r2, [pc, #416]	@ (80091c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009028:	430b      	orrs	r3, r1
 800902a:	6593      	str	r3, [r2, #88]	@ 0x58
 800902c:	e003      	b.n	8009036 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800902e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009032:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009036:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800903a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800903e:	f002 0320 	and.w	r3, r2, #32
 8009042:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009046:	2300      	movs	r3, #0
 8009048:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800904c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009050:	460b      	mov	r3, r1
 8009052:	4313      	orrs	r3, r2
 8009054:	d055      	beq.n	8009102 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009056:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800905a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800905e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009062:	d033      	beq.n	80090cc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8009064:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009068:	d82c      	bhi.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800906a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800906e:	d02f      	beq.n	80090d0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8009070:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009074:	d826      	bhi.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009076:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800907a:	d02b      	beq.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800907c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009080:	d820      	bhi.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009082:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009086:	d012      	beq.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8009088:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800908c:	d81a      	bhi.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800908e:	2b00      	cmp	r3, #0
 8009090:	d022      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8009092:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009096:	d115      	bne.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009098:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800909c:	3308      	adds	r3, #8
 800909e:	2100      	movs	r1, #0
 80090a0:	4618      	mov	r0, r3
 80090a2:	f001 fcc5 	bl	800aa30 <RCCEx_PLL2_Config>
 80090a6:	4603      	mov	r3, r0
 80090a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80090ac:	e015      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80090ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090b2:	3328      	adds	r3, #40	@ 0x28
 80090b4:	2102      	movs	r1, #2
 80090b6:	4618      	mov	r0, r3
 80090b8:	f001 fd6c 	bl	800ab94 <RCCEx_PLL3_Config>
 80090bc:	4603      	mov	r3, r0
 80090be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80090c2:	e00a      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80090c4:	2301      	movs	r3, #1
 80090c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80090ca:	e006      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80090cc:	bf00      	nop
 80090ce:	e004      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80090d0:	bf00      	nop
 80090d2:	e002      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80090d4:	bf00      	nop
 80090d6:	e000      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80090d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d10b      	bne.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80090e2:	4b39      	ldr	r3, [pc, #228]	@ (80091c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80090e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090e6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80090ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80090f2:	4a35      	ldr	r2, [pc, #212]	@ (80091c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80090f4:	430b      	orrs	r3, r1
 80090f6:	6553      	str	r3, [r2, #84]	@ 0x54
 80090f8:	e003      	b.n	8009102 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009102:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800910e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009112:	2300      	movs	r3, #0
 8009114:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009118:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800911c:	460b      	mov	r3, r1
 800911e:	4313      	orrs	r3, r2
 8009120:	d058      	beq.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009122:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009126:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800912a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800912e:	d033      	beq.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8009130:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009134:	d82c      	bhi.n	8009190 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009136:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800913a:	d02f      	beq.n	800919c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800913c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009140:	d826      	bhi.n	8009190 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009142:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009146:	d02b      	beq.n	80091a0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8009148:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800914c:	d820      	bhi.n	8009190 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800914e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009152:	d012      	beq.n	800917a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8009154:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009158:	d81a      	bhi.n	8009190 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800915a:	2b00      	cmp	r3, #0
 800915c:	d022      	beq.n	80091a4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800915e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009162:	d115      	bne.n	8009190 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009168:	3308      	adds	r3, #8
 800916a:	2100      	movs	r1, #0
 800916c:	4618      	mov	r0, r3
 800916e:	f001 fc5f 	bl	800aa30 <RCCEx_PLL2_Config>
 8009172:	4603      	mov	r3, r0
 8009174:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009178:	e015      	b.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800917a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800917e:	3328      	adds	r3, #40	@ 0x28
 8009180:	2102      	movs	r1, #2
 8009182:	4618      	mov	r0, r3
 8009184:	f001 fd06 	bl	800ab94 <RCCEx_PLL3_Config>
 8009188:	4603      	mov	r3, r0
 800918a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800918e:	e00a      	b.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009190:	2301      	movs	r3, #1
 8009192:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009196:	e006      	b.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009198:	bf00      	nop
 800919a:	e004      	b.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800919c:	bf00      	nop
 800919e:	e002      	b.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80091a0:	bf00      	nop
 80091a2:	e000      	b.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80091a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d10e      	bne.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80091ae:	4b06      	ldr	r3, [pc, #24]	@ (80091c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80091b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091b2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80091b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80091be:	4a02      	ldr	r2, [pc, #8]	@ (80091c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80091c0:	430b      	orrs	r3, r1
 80091c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80091c4:	e006      	b.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80091c6:	bf00      	nop
 80091c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80091d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80091d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091dc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80091e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80091e4:	2300      	movs	r3, #0
 80091e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80091ea:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80091ee:	460b      	mov	r3, r1
 80091f0:	4313      	orrs	r3, r2
 80091f2:	d055      	beq.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80091f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80091fc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009200:	d033      	beq.n	800926a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8009202:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009206:	d82c      	bhi.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009208:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800920c:	d02f      	beq.n	800926e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800920e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009212:	d826      	bhi.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009214:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009218:	d02b      	beq.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800921a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800921e:	d820      	bhi.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009220:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009224:	d012      	beq.n	800924c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8009226:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800922a:	d81a      	bhi.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800922c:	2b00      	cmp	r3, #0
 800922e:	d022      	beq.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8009230:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009234:	d115      	bne.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009236:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800923a:	3308      	adds	r3, #8
 800923c:	2100      	movs	r1, #0
 800923e:	4618      	mov	r0, r3
 8009240:	f001 fbf6 	bl	800aa30 <RCCEx_PLL2_Config>
 8009244:	4603      	mov	r3, r0
 8009246:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800924a:	e015      	b.n	8009278 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800924c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009250:	3328      	adds	r3, #40	@ 0x28
 8009252:	2102      	movs	r1, #2
 8009254:	4618      	mov	r0, r3
 8009256:	f001 fc9d 	bl	800ab94 <RCCEx_PLL3_Config>
 800925a:	4603      	mov	r3, r0
 800925c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009260:	e00a      	b.n	8009278 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009268:	e006      	b.n	8009278 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800926a:	bf00      	nop
 800926c:	e004      	b.n	8009278 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800926e:	bf00      	nop
 8009270:	e002      	b.n	8009278 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009272:	bf00      	nop
 8009274:	e000      	b.n	8009278 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009276:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009278:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800927c:	2b00      	cmp	r3, #0
 800927e:	d10b      	bne.n	8009298 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009280:	4ba0      	ldr	r3, [pc, #640]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009284:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009288:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800928c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009290:	4a9c      	ldr	r2, [pc, #624]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009292:	430b      	orrs	r3, r1
 8009294:	6593      	str	r3, [r2, #88]	@ 0x58
 8009296:	e003      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009298:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800929c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80092a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a8:	f002 0308 	and.w	r3, r2, #8
 80092ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80092b0:	2300      	movs	r3, #0
 80092b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80092b6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80092ba:	460b      	mov	r3, r1
 80092bc:	4313      	orrs	r3, r2
 80092be:	d01e      	beq.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80092c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092cc:	d10c      	bne.n	80092e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80092ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092d2:	3328      	adds	r3, #40	@ 0x28
 80092d4:	2102      	movs	r1, #2
 80092d6:	4618      	mov	r0, r3
 80092d8:	f001 fc5c 	bl	800ab94 <RCCEx_PLL3_Config>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d002      	beq.n	80092e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80092e2:	2301      	movs	r3, #1
 80092e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80092e8:	4b86      	ldr	r3, [pc, #536]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80092ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092ec:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80092f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092f8:	4a82      	ldr	r2, [pc, #520]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80092fa:	430b      	orrs	r3, r1
 80092fc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80092fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009306:	f002 0310 	and.w	r3, r2, #16
 800930a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800930e:	2300      	movs	r3, #0
 8009310:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009314:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009318:	460b      	mov	r3, r1
 800931a:	4313      	orrs	r3, r2
 800931c:	d01e      	beq.n	800935c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800931e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009322:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009326:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800932a:	d10c      	bne.n	8009346 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800932c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009330:	3328      	adds	r3, #40	@ 0x28
 8009332:	2102      	movs	r1, #2
 8009334:	4618      	mov	r0, r3
 8009336:	f001 fc2d 	bl	800ab94 <RCCEx_PLL3_Config>
 800933a:	4603      	mov	r3, r0
 800933c:	2b00      	cmp	r3, #0
 800933e:	d002      	beq.n	8009346 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8009340:	2301      	movs	r3, #1
 8009342:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009346:	4b6f      	ldr	r3, [pc, #444]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800934a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800934e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009352:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009356:	4a6b      	ldr	r2, [pc, #428]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009358:	430b      	orrs	r3, r1
 800935a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800935c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009364:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009368:	67bb      	str	r3, [r7, #120]	@ 0x78
 800936a:	2300      	movs	r3, #0
 800936c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800936e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009372:	460b      	mov	r3, r1
 8009374:	4313      	orrs	r3, r2
 8009376:	d03e      	beq.n	80093f6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800937c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009380:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009384:	d022      	beq.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8009386:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800938a:	d81b      	bhi.n	80093c4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800938c:	2b00      	cmp	r3, #0
 800938e:	d003      	beq.n	8009398 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8009390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009394:	d00b      	beq.n	80093ae <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8009396:	e015      	b.n	80093c4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800939c:	3308      	adds	r3, #8
 800939e:	2100      	movs	r1, #0
 80093a0:	4618      	mov	r0, r3
 80093a2:	f001 fb45 	bl	800aa30 <RCCEx_PLL2_Config>
 80093a6:	4603      	mov	r3, r0
 80093a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80093ac:	e00f      	b.n	80093ce <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80093ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093b2:	3328      	adds	r3, #40	@ 0x28
 80093b4:	2102      	movs	r1, #2
 80093b6:	4618      	mov	r0, r3
 80093b8:	f001 fbec 	bl	800ab94 <RCCEx_PLL3_Config>
 80093bc:	4603      	mov	r3, r0
 80093be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80093c2:	e004      	b.n	80093ce <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80093c4:	2301      	movs	r3, #1
 80093c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80093ca:	e000      	b.n	80093ce <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80093cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d10b      	bne.n	80093ee <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80093d6:	4b4b      	ldr	r3, [pc, #300]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80093d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093da:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80093de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80093e6:	4a47      	ldr	r2, [pc, #284]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80093e8:	430b      	orrs	r3, r1
 80093ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80093ec:	e003      	b.n	80093f6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80093f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80093f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093fe:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009402:	673b      	str	r3, [r7, #112]	@ 0x70
 8009404:	2300      	movs	r3, #0
 8009406:	677b      	str	r3, [r7, #116]	@ 0x74
 8009408:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800940c:	460b      	mov	r3, r1
 800940e:	4313      	orrs	r3, r2
 8009410:	d03b      	beq.n	800948a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009412:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009416:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800941a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800941e:	d01f      	beq.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8009420:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009424:	d818      	bhi.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8009426:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800942a:	d003      	beq.n	8009434 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800942c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009430:	d007      	beq.n	8009442 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8009432:	e011      	b.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009434:	4b33      	ldr	r3, [pc, #204]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009438:	4a32      	ldr	r2, [pc, #200]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800943a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800943e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009440:	e00f      	b.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009442:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009446:	3328      	adds	r3, #40	@ 0x28
 8009448:	2101      	movs	r1, #1
 800944a:	4618      	mov	r0, r3
 800944c:	f001 fba2 	bl	800ab94 <RCCEx_PLL3_Config>
 8009450:	4603      	mov	r3, r0
 8009452:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8009456:	e004      	b.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009458:	2301      	movs	r3, #1
 800945a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800945e:	e000      	b.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8009460:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009462:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009466:	2b00      	cmp	r3, #0
 8009468:	d10b      	bne.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800946a:	4b26      	ldr	r3, [pc, #152]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800946c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800946e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009472:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009476:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800947a:	4a22      	ldr	r2, [pc, #136]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800947c:	430b      	orrs	r3, r1
 800947e:	6553      	str	r3, [r2, #84]	@ 0x54
 8009480:	e003      	b.n	800948a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009482:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009486:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800948a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800948e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009492:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009496:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009498:	2300      	movs	r3, #0
 800949a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800949c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80094a0:	460b      	mov	r3, r1
 80094a2:	4313      	orrs	r3, r2
 80094a4:	d034      	beq.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80094a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d003      	beq.n	80094b8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80094b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094b4:	d007      	beq.n	80094c6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80094b6:	e011      	b.n	80094dc <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094b8:	4b12      	ldr	r3, [pc, #72]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80094ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094bc:	4a11      	ldr	r2, [pc, #68]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80094be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80094c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80094c4:	e00e      	b.n	80094e4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80094c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094ca:	3308      	adds	r3, #8
 80094cc:	2102      	movs	r1, #2
 80094ce:	4618      	mov	r0, r3
 80094d0:	f001 faae 	bl	800aa30 <RCCEx_PLL2_Config>
 80094d4:	4603      	mov	r3, r0
 80094d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80094da:	e003      	b.n	80094e4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80094dc:	2301      	movs	r3, #1
 80094de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80094e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d10d      	bne.n	8009508 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80094ec:	4b05      	ldr	r3, [pc, #20]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80094ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094f0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80094f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094fa:	4a02      	ldr	r2, [pc, #8]	@ (8009504 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80094fc:	430b      	orrs	r3, r1
 80094fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009500:	e006      	b.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8009502:	bf00      	nop
 8009504:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009508:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800950c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009510:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009518:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800951c:	663b      	str	r3, [r7, #96]	@ 0x60
 800951e:	2300      	movs	r3, #0
 8009520:	667b      	str	r3, [r7, #100]	@ 0x64
 8009522:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009526:	460b      	mov	r3, r1
 8009528:	4313      	orrs	r3, r2
 800952a:	d00c      	beq.n	8009546 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800952c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009530:	3328      	adds	r3, #40	@ 0x28
 8009532:	2102      	movs	r1, #2
 8009534:	4618      	mov	r0, r3
 8009536:	f001 fb2d 	bl	800ab94 <RCCEx_PLL3_Config>
 800953a:	4603      	mov	r3, r0
 800953c:	2b00      	cmp	r3, #0
 800953e:	d002      	beq.n	8009546 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8009540:	2301      	movs	r3, #1
 8009542:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009546:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800954a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800954e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009552:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009554:	2300      	movs	r3, #0
 8009556:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009558:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800955c:	460b      	mov	r3, r1
 800955e:	4313      	orrs	r3, r2
 8009560:	d036      	beq.n	80095d0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009566:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009568:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800956c:	d018      	beq.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800956e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009572:	d811      	bhi.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8009574:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009578:	d014      	beq.n	80095a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800957a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800957e:	d80b      	bhi.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8009580:	2b00      	cmp	r3, #0
 8009582:	d011      	beq.n	80095a8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8009584:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009588:	d106      	bne.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800958a:	4bb7      	ldr	r3, [pc, #732]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800958c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800958e:	4ab6      	ldr	r2, [pc, #728]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009590:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009594:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009596:	e008      	b.n	80095aa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009598:	2301      	movs	r3, #1
 800959a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800959e:	e004      	b.n	80095aa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80095a0:	bf00      	nop
 80095a2:	e002      	b.n	80095aa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80095a4:	bf00      	nop
 80095a6:	e000      	b.n	80095aa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80095a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d10a      	bne.n	80095c8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80095b2:	4bad      	ldr	r3, [pc, #692]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80095b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80095ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80095c0:	4aa9      	ldr	r2, [pc, #676]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80095c2:	430b      	orrs	r3, r1
 80095c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80095c6:	e003      	b.n	80095d0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80095cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80095d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80095dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80095de:	2300      	movs	r3, #0
 80095e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80095e2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80095e6:	460b      	mov	r3, r1
 80095e8:	4313      	orrs	r3, r2
 80095ea:	d009      	beq.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80095ec:	4b9e      	ldr	r3, [pc, #632]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80095ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095f0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80095f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095fa:	4a9b      	ldr	r2, [pc, #620]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80095fc:	430b      	orrs	r3, r1
 80095fe:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009608:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800960c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800960e:	2300      	movs	r3, #0
 8009610:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009612:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009616:	460b      	mov	r3, r1
 8009618:	4313      	orrs	r3, r2
 800961a:	d009      	beq.n	8009630 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800961c:	4b92      	ldr	r3, [pc, #584]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800961e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009620:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009624:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009628:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800962a:	4a8f      	ldr	r2, [pc, #572]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800962c:	430b      	orrs	r3, r1
 800962e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009638:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800963c:	643b      	str	r3, [r7, #64]	@ 0x40
 800963e:	2300      	movs	r3, #0
 8009640:	647b      	str	r3, [r7, #68]	@ 0x44
 8009642:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009646:	460b      	mov	r3, r1
 8009648:	4313      	orrs	r3, r2
 800964a:	d00e      	beq.n	800966a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800964c:	4b86      	ldr	r3, [pc, #536]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800964e:	691b      	ldr	r3, [r3, #16]
 8009650:	4a85      	ldr	r2, [pc, #532]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009652:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009656:	6113      	str	r3, [r2, #16]
 8009658:	4b83      	ldr	r3, [pc, #524]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800965a:	6919      	ldr	r1, [r3, #16]
 800965c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009660:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009664:	4a80      	ldr	r2, [pc, #512]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009666:	430b      	orrs	r3, r1
 8009668:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800966a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800966e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009672:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009676:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009678:	2300      	movs	r3, #0
 800967a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800967c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009680:	460b      	mov	r3, r1
 8009682:	4313      	orrs	r3, r2
 8009684:	d009      	beq.n	800969a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009686:	4b78      	ldr	r3, [pc, #480]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800968a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800968e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009694:	4a74      	ldr	r2, [pc, #464]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009696:	430b      	orrs	r3, r1
 8009698:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800969a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800969e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096a2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80096a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80096a8:	2300      	movs	r3, #0
 80096aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80096ac:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80096b0:	460b      	mov	r3, r1
 80096b2:	4313      	orrs	r3, r2
 80096b4:	d00a      	beq.n	80096cc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80096b6:	4b6c      	ldr	r3, [pc, #432]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80096b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096ba:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80096be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096c6:	4a68      	ldr	r2, [pc, #416]	@ (8009868 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80096c8:	430b      	orrs	r3, r1
 80096ca:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80096cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d4:	2100      	movs	r1, #0
 80096d6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80096d8:	f003 0301 	and.w	r3, r3, #1
 80096dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096de:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80096e2:	460b      	mov	r3, r1
 80096e4:	4313      	orrs	r3, r2
 80096e6:	d011      	beq.n	800970c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80096e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096ec:	3308      	adds	r3, #8
 80096ee:	2100      	movs	r1, #0
 80096f0:	4618      	mov	r0, r3
 80096f2:	f001 f99d 	bl	800aa30 <RCCEx_PLL2_Config>
 80096f6:	4603      	mov	r3, r0
 80096f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80096fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009700:	2b00      	cmp	r3, #0
 8009702:	d003      	beq.n	800970c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009704:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009708:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800970c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009714:	2100      	movs	r1, #0
 8009716:	6239      	str	r1, [r7, #32]
 8009718:	f003 0302 	and.w	r3, r3, #2
 800971c:	627b      	str	r3, [r7, #36]	@ 0x24
 800971e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009722:	460b      	mov	r3, r1
 8009724:	4313      	orrs	r3, r2
 8009726:	d011      	beq.n	800974c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009728:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800972c:	3308      	adds	r3, #8
 800972e:	2101      	movs	r1, #1
 8009730:	4618      	mov	r0, r3
 8009732:	f001 f97d 	bl	800aa30 <RCCEx_PLL2_Config>
 8009736:	4603      	mov	r3, r0
 8009738:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800973c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009740:	2b00      	cmp	r3, #0
 8009742:	d003      	beq.n	800974c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009744:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009748:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800974c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009754:	2100      	movs	r1, #0
 8009756:	61b9      	str	r1, [r7, #24]
 8009758:	f003 0304 	and.w	r3, r3, #4
 800975c:	61fb      	str	r3, [r7, #28]
 800975e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009762:	460b      	mov	r3, r1
 8009764:	4313      	orrs	r3, r2
 8009766:	d011      	beq.n	800978c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009768:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800976c:	3308      	adds	r3, #8
 800976e:	2102      	movs	r1, #2
 8009770:	4618      	mov	r0, r3
 8009772:	f001 f95d 	bl	800aa30 <RCCEx_PLL2_Config>
 8009776:	4603      	mov	r3, r0
 8009778:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800977c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009780:	2b00      	cmp	r3, #0
 8009782:	d003      	beq.n	800978c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009784:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009788:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800978c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009794:	2100      	movs	r1, #0
 8009796:	6139      	str	r1, [r7, #16]
 8009798:	f003 0308 	and.w	r3, r3, #8
 800979c:	617b      	str	r3, [r7, #20]
 800979e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80097a2:	460b      	mov	r3, r1
 80097a4:	4313      	orrs	r3, r2
 80097a6:	d011      	beq.n	80097cc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80097a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097ac:	3328      	adds	r3, #40	@ 0x28
 80097ae:	2100      	movs	r1, #0
 80097b0:	4618      	mov	r0, r3
 80097b2:	f001 f9ef 	bl	800ab94 <RCCEx_PLL3_Config>
 80097b6:	4603      	mov	r3, r0
 80097b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80097bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d003      	beq.n	80097cc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80097cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d4:	2100      	movs	r1, #0
 80097d6:	60b9      	str	r1, [r7, #8]
 80097d8:	f003 0310 	and.w	r3, r3, #16
 80097dc:	60fb      	str	r3, [r7, #12]
 80097de:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80097e2:	460b      	mov	r3, r1
 80097e4:	4313      	orrs	r3, r2
 80097e6:	d011      	beq.n	800980c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80097e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097ec:	3328      	adds	r3, #40	@ 0x28
 80097ee:	2101      	movs	r1, #1
 80097f0:	4618      	mov	r0, r3
 80097f2:	f001 f9cf 	bl	800ab94 <RCCEx_PLL3_Config>
 80097f6:	4603      	mov	r3, r0
 80097f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80097fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009800:	2b00      	cmp	r3, #0
 8009802:	d003      	beq.n	800980c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009804:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009808:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800980c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009814:	2100      	movs	r1, #0
 8009816:	6039      	str	r1, [r7, #0]
 8009818:	f003 0320 	and.w	r3, r3, #32
 800981c:	607b      	str	r3, [r7, #4]
 800981e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009822:	460b      	mov	r3, r1
 8009824:	4313      	orrs	r3, r2
 8009826:	d011      	beq.n	800984c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800982c:	3328      	adds	r3, #40	@ 0x28
 800982e:	2102      	movs	r1, #2
 8009830:	4618      	mov	r0, r3
 8009832:	f001 f9af 	bl	800ab94 <RCCEx_PLL3_Config>
 8009836:	4603      	mov	r3, r0
 8009838:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800983c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009840:	2b00      	cmp	r3, #0
 8009842:	d003      	beq.n	800984c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009844:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009848:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800984c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8009850:	2b00      	cmp	r3, #0
 8009852:	d101      	bne.n	8009858 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8009854:	2300      	movs	r3, #0
 8009856:	e000      	b.n	800985a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8009858:	2301      	movs	r3, #1
}
 800985a:	4618      	mov	r0, r3
 800985c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8009860:	46bd      	mov	sp, r7
 8009862:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009866:	bf00      	nop
 8009868:	58024400 	.word	0x58024400

0800986c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b090      	sub	sp, #64	@ 0x40
 8009870:	af00      	add	r7, sp, #0
 8009872:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009876:	e9d7 2300 	ldrd	r2, r3, [r7]
 800987a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800987e:	430b      	orrs	r3, r1
 8009880:	f040 8094 	bne.w	80099ac <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8009884:	4b9b      	ldr	r3, [pc, #620]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009888:	f003 0307 	and.w	r3, r3, #7
 800988c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800988e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009890:	2b04      	cmp	r3, #4
 8009892:	f200 8087 	bhi.w	80099a4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8009896:	a201      	add	r2, pc, #4	@ (adr r2, 800989c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8009898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800989c:	080098b1 	.word	0x080098b1
 80098a0:	080098d9 	.word	0x080098d9
 80098a4:	08009901 	.word	0x08009901
 80098a8:	0800999d 	.word	0x0800999d
 80098ac:	08009929 	.word	0x08009929
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80098b0:	4b90      	ldr	r3, [pc, #576]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80098b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80098bc:	d108      	bne.n	80098d0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80098be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80098c2:	4618      	mov	r0, r3
 80098c4:	f000 ff62 	bl	800a78c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80098c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80098cc:	f000 bc93 	b.w	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80098d0:	2300      	movs	r3, #0
 80098d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098d4:	f000 bc8f 	b.w	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80098d8:	4b86      	ldr	r3, [pc, #536]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098e4:	d108      	bne.n	80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098e6:	f107 0318 	add.w	r3, r7, #24
 80098ea:	4618      	mov	r0, r3
 80098ec:	f000 fca6 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80098f0:	69bb      	ldr	r3, [r7, #24]
 80098f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80098f4:	f000 bc7f 	b.w	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80098f8:	2300      	movs	r3, #0
 80098fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098fc:	f000 bc7b 	b.w	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009900:	4b7c      	ldr	r3, [pc, #496]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009908:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800990c:	d108      	bne.n	8009920 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800990e:	f107 030c 	add.w	r3, r7, #12
 8009912:	4618      	mov	r0, r3
 8009914:	f000 fde6 	bl	800a4e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800991c:	f000 bc6b 	b.w	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009920:	2300      	movs	r3, #0
 8009922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009924:	f000 bc67 	b.w	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009928:	4b72      	ldr	r3, [pc, #456]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800992a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800992c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009930:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009932:	4b70      	ldr	r3, [pc, #448]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f003 0304 	and.w	r3, r3, #4
 800993a:	2b04      	cmp	r3, #4
 800993c:	d10c      	bne.n	8009958 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800993e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009940:	2b00      	cmp	r3, #0
 8009942:	d109      	bne.n	8009958 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009944:	4b6b      	ldr	r3, [pc, #428]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	08db      	lsrs	r3, r3, #3
 800994a:	f003 0303 	and.w	r3, r3, #3
 800994e:	4a6a      	ldr	r2, [pc, #424]	@ (8009af8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8009950:	fa22 f303 	lsr.w	r3, r2, r3
 8009954:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009956:	e01f      	b.n	8009998 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009958:	4b66      	ldr	r3, [pc, #408]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009960:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009964:	d106      	bne.n	8009974 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8009966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009968:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800996c:	d102      	bne.n	8009974 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800996e:	4b63      	ldr	r3, [pc, #396]	@ (8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8009970:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009972:	e011      	b.n	8009998 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009974:	4b5f      	ldr	r3, [pc, #380]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800997c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009980:	d106      	bne.n	8009990 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8009982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009984:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009988:	d102      	bne.n	8009990 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800998a:	4b5d      	ldr	r3, [pc, #372]	@ (8009b00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800998c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800998e:	e003      	b.n	8009998 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009990:	2300      	movs	r3, #0
 8009992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009994:	f000 bc2f 	b.w	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009998:	f000 bc2d 	b.w	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800999c:	4b59      	ldr	r3, [pc, #356]	@ (8009b04 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800999e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099a0:	f000 bc29 	b.w	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80099a4:	2300      	movs	r3, #0
 80099a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099a8:	f000 bc25 	b.w	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80099ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099b0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80099b4:	430b      	orrs	r3, r1
 80099b6:	f040 80a7 	bne.w	8009b08 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80099ba:	4b4e      	ldr	r3, [pc, #312]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80099bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099be:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80099c2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80099c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80099ca:	d054      	beq.n	8009a76 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80099cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80099d2:	f200 808b 	bhi.w	8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80099d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80099dc:	f000 8083 	beq.w	8009ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 80099e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80099e6:	f200 8081 	bhi.w	8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80099ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80099f0:	d02f      	beq.n	8009a52 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80099f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80099f8:	d878      	bhi.n	8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80099fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d004      	beq.n	8009a0a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8009a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a06:	d012      	beq.n	8009a2e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8009a08:	e070      	b.n	8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009a0a:	4b3a      	ldr	r3, [pc, #232]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a16:	d107      	bne.n	8009a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009a18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	f000 feb5 	bl	800a78c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a26:	e3e6      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a2c:	e3e3      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009a2e:	4b31      	ldr	r3, [pc, #196]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a3a:	d107      	bne.n	8009a4c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a3c:	f107 0318 	add.w	r3, r7, #24
 8009a40:	4618      	mov	r0, r3
 8009a42:	f000 fbfb 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009a46:	69bb      	ldr	r3, [r7, #24]
 8009a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a4a:	e3d4      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a50:	e3d1      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009a52:	4b28      	ldr	r3, [pc, #160]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009a5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a5e:	d107      	bne.n	8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a60:	f107 030c 	add.w	r3, r7, #12
 8009a64:	4618      	mov	r0, r3
 8009a66:	f000 fd3d 	bl	800a4e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a6e:	e3c2      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a70:	2300      	movs	r3, #0
 8009a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a74:	e3bf      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009a76:	4b1f      	ldr	r3, [pc, #124]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009a7e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009a80:	4b1c      	ldr	r3, [pc, #112]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f003 0304 	and.w	r3, r3, #4
 8009a88:	2b04      	cmp	r3, #4
 8009a8a:	d10c      	bne.n	8009aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8009a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d109      	bne.n	8009aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009a92:	4b18      	ldr	r3, [pc, #96]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	08db      	lsrs	r3, r3, #3
 8009a98:	f003 0303 	and.w	r3, r3, #3
 8009a9c:	4a16      	ldr	r2, [pc, #88]	@ (8009af8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8009a9e:	fa22 f303 	lsr.w	r3, r2, r3
 8009aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009aa4:	e01e      	b.n	8009ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009aa6:	4b13      	ldr	r3, [pc, #76]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009aae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ab2:	d106      	bne.n	8009ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8009ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ab6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009aba:	d102      	bne.n	8009ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009abc:	4b0f      	ldr	r3, [pc, #60]	@ (8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8009abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ac0:	e010      	b.n	8009ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009aca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ace:	d106      	bne.n	8009ade <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8009ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ad2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ad6:	d102      	bne.n	8009ade <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009ad8:	4b09      	ldr	r3, [pc, #36]	@ (8009b00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009adc:	e002      	b.n	8009ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009ae2:	e388      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009ae4:	e387      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009ae6:	4b07      	ldr	r3, [pc, #28]	@ (8009b04 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009aea:	e384      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009aec:	2300      	movs	r3, #0
 8009aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009af0:	e381      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009af2:	bf00      	nop
 8009af4:	58024400 	.word	0x58024400
 8009af8:	03d09000 	.word	0x03d09000
 8009afc:	003d0900 	.word	0x003d0900
 8009b00:	016e3600 	.word	0x016e3600
 8009b04:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009b08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b0c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8009b10:	430b      	orrs	r3, r1
 8009b12:	f040 809c 	bne.w	8009c4e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8009b16:	4b9e      	ldr	r3, [pc, #632]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b1a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009b1e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b22:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009b26:	d054      	beq.n	8009bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8009b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b2a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009b2e:	f200 808b 	bhi.w	8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8009b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b34:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009b38:	f000 8083 	beq.w	8009c42 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8009b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b3e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009b42:	f200 8081 	bhi.w	8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8009b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b4c:	d02f      	beq.n	8009bae <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8009b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b54:	d878      	bhi.n	8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8009b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d004      	beq.n	8009b66 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8009b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009b62:	d012      	beq.n	8009b8a <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8009b64:	e070      	b.n	8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009b66:	4b8a      	ldr	r3, [pc, #552]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b72:	d107      	bne.n	8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009b74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f000 fe07 	bl	800a78c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b82:	e338      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009b84:	2300      	movs	r3, #0
 8009b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b88:	e335      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009b8a:	4b81      	ldr	r3, [pc, #516]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b96:	d107      	bne.n	8009ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b98:	f107 0318 	add.w	r3, r7, #24
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f000 fb4d 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009ba2:	69bb      	ldr	r3, [r7, #24]
 8009ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ba6:	e326      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bac:	e323      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009bae:	4b78      	ldr	r3, [pc, #480]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009bb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009bba:	d107      	bne.n	8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009bbc:	f107 030c 	add.w	r3, r7, #12
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f000 fc8f 	bl	800a4e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009bca:	e314      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bd0:	e311      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009bd2:	4b6f      	ldr	r3, [pc, #444]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bd6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009bda:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009bdc:	4b6c      	ldr	r3, [pc, #432]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f003 0304 	and.w	r3, r3, #4
 8009be4:	2b04      	cmp	r3, #4
 8009be6:	d10c      	bne.n	8009c02 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8009be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d109      	bne.n	8009c02 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009bee:	4b68      	ldr	r3, [pc, #416]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	08db      	lsrs	r3, r3, #3
 8009bf4:	f003 0303 	and.w	r3, r3, #3
 8009bf8:	4a66      	ldr	r2, [pc, #408]	@ (8009d94 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8009bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8009bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c00:	e01e      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009c02:	4b63      	ldr	r3, [pc, #396]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c0e:	d106      	bne.n	8009c1e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8009c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c16:	d102      	bne.n	8009c1e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009c18:	4b5f      	ldr	r3, [pc, #380]	@ (8009d98 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8009c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c1c:	e010      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009c1e:	4b5c      	ldr	r3, [pc, #368]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c2a:	d106      	bne.n	8009c3a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8009c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c32:	d102      	bne.n	8009c3a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009c34:	4b59      	ldr	r3, [pc, #356]	@ (8009d9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c38:	e002      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009c3e:	e2da      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009c40:	e2d9      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009c42:	4b57      	ldr	r3, [pc, #348]	@ (8009da0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009c44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c46:	e2d6      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009c48:	2300      	movs	r3, #0
 8009c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c4c:	e2d3      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009c4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c52:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8009c56:	430b      	orrs	r3, r1
 8009c58:	f040 80a7 	bne.w	8009daa <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8009c5c:	4b4c      	ldr	r3, [pc, #304]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009c5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c60:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009c64:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009c6c:	d055      	beq.n	8009d1a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8009c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009c74:	f200 8096 	bhi.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8009c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c7a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009c7e:	f000 8084 	beq.w	8009d8a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8009c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009c88:	f200 808c 	bhi.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8009c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c92:	d030      	beq.n	8009cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8009c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c9a:	f200 8083 	bhi.w	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8009c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d004      	beq.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8009ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ca6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009caa:	d012      	beq.n	8009cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8009cac:	e07a      	b.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009cae:	4b38      	ldr	r3, [pc, #224]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009cb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009cba:	d107      	bne.n	8009ccc <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009cbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f000 fd63 	bl	800a78c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009cca:	e294      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cd0:	e291      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009cd2:	4b2f      	ldr	r3, [pc, #188]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009cda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009cde:	d107      	bne.n	8009cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ce0:	f107 0318 	add.w	r3, r7, #24
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f000 faa9 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009cea:	69bb      	ldr	r3, [r7, #24]
 8009cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009cee:	e282      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cf4:	e27f      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009cf6:	4b26      	ldr	r3, [pc, #152]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009cfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d02:	d107      	bne.n	8009d14 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d04:	f107 030c 	add.w	r3, r7, #12
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f000 fbeb 	bl	800a4e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d12:	e270      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009d14:	2300      	movs	r3, #0
 8009d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d18:	e26d      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009d22:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009d24:	4b1a      	ldr	r3, [pc, #104]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f003 0304 	and.w	r3, r3, #4
 8009d2c:	2b04      	cmp	r3, #4
 8009d2e:	d10c      	bne.n	8009d4a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8009d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d109      	bne.n	8009d4a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d36:	4b16      	ldr	r3, [pc, #88]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	08db      	lsrs	r3, r3, #3
 8009d3c:	f003 0303 	and.w	r3, r3, #3
 8009d40:	4a14      	ldr	r2, [pc, #80]	@ (8009d94 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8009d42:	fa22 f303 	lsr.w	r3, r2, r3
 8009d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d48:	e01e      	b.n	8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009d4a:	4b11      	ldr	r3, [pc, #68]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d56:	d106      	bne.n	8009d66 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8009d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d5e:	d102      	bne.n	8009d66 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009d60:	4b0d      	ldr	r3, [pc, #52]	@ (8009d98 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8009d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d64:	e010      	b.n	8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009d66:	4b0a      	ldr	r3, [pc, #40]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d72:	d106      	bne.n	8009d82 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8009d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d7a:	d102      	bne.n	8009d82 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009d7c:	4b07      	ldr	r3, [pc, #28]	@ (8009d9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d80:	e002      	b.n	8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009d82:	2300      	movs	r3, #0
 8009d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009d86:	e236      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009d88:	e235      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009d8a:	4b05      	ldr	r3, [pc, #20]	@ (8009da0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d8e:	e232      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009d90:	58024400 	.word	0x58024400
 8009d94:	03d09000 	.word	0x03d09000
 8009d98:	003d0900 	.word	0x003d0900
 8009d9c:	016e3600 	.word	0x016e3600
 8009da0:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8009da4:	2300      	movs	r3, #0
 8009da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009da8:	e225      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8009daa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009dae:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8009db2:	430b      	orrs	r3, r1
 8009db4:	f040 8085 	bne.w	8009ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8009db8:	4b9c      	ldr	r3, [pc, #624]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009dba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009dbc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8009dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009dc8:	d06b      	beq.n	8009ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8009dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009dd0:	d874      	bhi.n	8009ebc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dd4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009dd8:	d056      	beq.n	8009e88 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8009dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ddc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009de0:	d86c      	bhi.n	8009ebc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009de8:	d03b      	beq.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8009dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009df0:	d864      	bhi.n	8009ebc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009df4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009df8:	d021      	beq.n	8009e3e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8009dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dfc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e00:	d85c      	bhi.n	8009ebc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d004      	beq.n	8009e12 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8009e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e0e:	d004      	beq.n	8009e1a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8009e10:	e054      	b.n	8009ebc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8009e12:	f7fe fb5f 	bl	80084d4 <HAL_RCC_GetPCLK1Freq>
 8009e16:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009e18:	e1ed      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009e1a:	4b84      	ldr	r3, [pc, #528]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e26:	d107      	bne.n	8009e38 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e28:	f107 0318 	add.w	r3, r7, #24
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f000 fa05 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009e32:	69fb      	ldr	r3, [r7, #28]
 8009e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e36:	e1de      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e3c:	e1db      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009e3e:	4b7b      	ldr	r3, [pc, #492]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009e46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e4a:	d107      	bne.n	8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e4c:	f107 030c 	add.w	r3, r7, #12
 8009e50:	4618      	mov	r0, r3
 8009e52:	f000 fb47 	bl	800a4e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e5a:	e1cc      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e60:	e1c9      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009e62:	4b72      	ldr	r3, [pc, #456]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f003 0304 	and.w	r3, r3, #4
 8009e6a:	2b04      	cmp	r3, #4
 8009e6c:	d109      	bne.n	8009e82 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009e6e:	4b6f      	ldr	r3, [pc, #444]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	08db      	lsrs	r3, r3, #3
 8009e74:	f003 0303 	and.w	r3, r3, #3
 8009e78:	4a6d      	ldr	r2, [pc, #436]	@ (800a030 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8009e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8009e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e80:	e1b9      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009e82:	2300      	movs	r3, #0
 8009e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e86:	e1b6      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009e88:	4b68      	ldr	r3, [pc, #416]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e94:	d102      	bne.n	8009e9c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8009e96:	4b67      	ldr	r3, [pc, #412]	@ (800a034 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8009e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e9a:	e1ac      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ea0:	e1a9      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009ea2:	4b62      	ldr	r3, [pc, #392]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009eaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009eae:	d102      	bne.n	8009eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8009eb0:	4b61      	ldr	r3, [pc, #388]	@ (800a038 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8009eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009eb4:	e19f      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009eba:	e19c      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ec0:	e199      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009ec2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ec6:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8009eca:	430b      	orrs	r3, r1
 8009ecc:	d173      	bne.n	8009fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009ece:	4b57      	ldr	r3, [pc, #348]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ed2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009ed6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ede:	d02f      	beq.n	8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8009ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ee2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ee6:	d863      	bhi.n	8009fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8009ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d004      	beq.n	8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8009eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ef4:	d012      	beq.n	8009f1c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8009ef6:	e05b      	b.n	8009fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009ef8:	4b4c      	ldr	r3, [pc, #304]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009f00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f04:	d107      	bne.n	8009f16 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f06:	f107 0318 	add.w	r3, r7, #24
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	f000 f996 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009f10:	69bb      	ldr	r3, [r7, #24]
 8009f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f14:	e16f      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009f16:	2300      	movs	r3, #0
 8009f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f1a:	e16c      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009f1c:	4b43      	ldr	r3, [pc, #268]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009f24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f28:	d107      	bne.n	8009f3a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f2a:	f107 030c 	add.w	r3, r7, #12
 8009f2e:	4618      	mov	r0, r3
 8009f30:	f000 fad8 	bl	800a4e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f38:	e15d      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f3e:	e15a      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009f40:	4b3a      	ldr	r3, [pc, #232]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009f42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f44:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009f48:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009f4a:	4b38      	ldr	r3, [pc, #224]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f003 0304 	and.w	r3, r3, #4
 8009f52:	2b04      	cmp	r3, #4
 8009f54:	d10c      	bne.n	8009f70 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8009f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d109      	bne.n	8009f70 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009f5c:	4b33      	ldr	r3, [pc, #204]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	08db      	lsrs	r3, r3, #3
 8009f62:	f003 0303 	and.w	r3, r3, #3
 8009f66:	4a32      	ldr	r2, [pc, #200]	@ (800a030 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8009f68:	fa22 f303 	lsr.w	r3, r2, r3
 8009f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f6e:	e01e      	b.n	8009fae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009f70:	4b2e      	ldr	r3, [pc, #184]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f7c:	d106      	bne.n	8009f8c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8009f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f84:	d102      	bne.n	8009f8c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009f86:	4b2b      	ldr	r3, [pc, #172]	@ (800a034 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8009f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f8a:	e010      	b.n	8009fae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009f8c:	4b27      	ldr	r3, [pc, #156]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f98:	d106      	bne.n	8009fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8009f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009fa0:	d102      	bne.n	8009fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009fa2:	4b25      	ldr	r3, [pc, #148]	@ (800a038 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8009fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009fa6:	e002      	b.n	8009fae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009fac:	e123      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009fae:	e122      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fb4:	e11f      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009fb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009fba:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8009fbe:	430b      	orrs	r3, r1
 8009fc0:	d13c      	bne.n	800a03c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009fc2:	4b1a      	ldr	r3, [pc, #104]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009fca:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d004      	beq.n	8009fdc <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8009fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fd8:	d012      	beq.n	800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8009fda:	e023      	b.n	800a024 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009fdc:	4b13      	ldr	r3, [pc, #76]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fe4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009fe8:	d107      	bne.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009fea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f000 fbcc 	bl	800a78c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ff8:	e0fd      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ffe:	e0fa      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a000:	4b0a      	ldr	r3, [pc, #40]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a008:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a00c:	d107      	bne.n	800a01e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a00e:	f107 0318 	add.w	r3, r7, #24
 800a012:	4618      	mov	r0, r3
 800a014:	f000 f912 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a018:	6a3b      	ldr	r3, [r7, #32]
 800a01a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a01c:	e0eb      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a01e:	2300      	movs	r3, #0
 800a020:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a022:	e0e8      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800a024:	2300      	movs	r3, #0
 800a026:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a028:	e0e5      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a02a:	bf00      	nop
 800a02c:	58024400 	.word	0x58024400
 800a030:	03d09000 	.word	0x03d09000
 800a034:	003d0900 	.word	0x003d0900
 800a038:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a03c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a040:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800a044:	430b      	orrs	r3, r1
 800a046:	f040 8085 	bne.w	800a154 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a04a:	4b6d      	ldr	r3, [pc, #436]	@ (800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a04c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a04e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800a052:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a056:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a05a:	d06b      	beq.n	800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800a05c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a05e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a062:	d874      	bhi.n	800a14e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a066:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a06a:	d056      	beq.n	800a11a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800a06c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a06e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a072:	d86c      	bhi.n	800a14e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a076:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a07a:	d03b      	beq.n	800a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800a07c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a07e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a082:	d864      	bhi.n	800a14e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a086:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a08a:	d021      	beq.n	800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800a08c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a08e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a092:	d85c      	bhi.n	800a14e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a096:	2b00      	cmp	r3, #0
 800a098:	d004      	beq.n	800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800a09a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a09c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0a0:	d004      	beq.n	800a0ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800a0a2:	e054      	b.n	800a14e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800a0a4:	f000 f8b4 	bl	800a210 <HAL_RCCEx_GetD3PCLK1Freq>
 800a0a8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a0aa:	e0a4      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a0ac:	4b54      	ldr	r3, [pc, #336]	@ (800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0b8:	d107      	bne.n	800a0ca <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0ba:	f107 0318 	add.w	r3, r7, #24
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f000 f8bc 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a0c4:	69fb      	ldr	r3, [r7, #28]
 800a0c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a0c8:	e095      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0ce:	e092      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a0d0:	4b4b      	ldr	r3, [pc, #300]	@ (800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a0d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0dc:	d107      	bne.n	800a0ee <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0de:	f107 030c 	add.w	r3, r7, #12
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f000 f9fe 	bl	800a4e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a0ec:	e083      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0f2:	e080      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a0f4:	4b42      	ldr	r3, [pc, #264]	@ (800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f003 0304 	and.w	r3, r3, #4
 800a0fc:	2b04      	cmp	r3, #4
 800a0fe:	d109      	bne.n	800a114 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a100:	4b3f      	ldr	r3, [pc, #252]	@ (800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	08db      	lsrs	r3, r3, #3
 800a106:	f003 0303 	and.w	r3, r3, #3
 800a10a:	4a3e      	ldr	r2, [pc, #248]	@ (800a204 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800a10c:	fa22 f303 	lsr.w	r3, r2, r3
 800a110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a112:	e070      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a114:	2300      	movs	r3, #0
 800a116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a118:	e06d      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a11a:	4b39      	ldr	r3, [pc, #228]	@ (800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a122:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a126:	d102      	bne.n	800a12e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800a128:	4b37      	ldr	r3, [pc, #220]	@ (800a208 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800a12a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a12c:	e063      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a12e:	2300      	movs	r3, #0
 800a130:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a132:	e060      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a134:	4b32      	ldr	r3, [pc, #200]	@ (800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a13c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a140:	d102      	bne.n	800a148 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800a142:	4b32      	ldr	r3, [pc, #200]	@ (800a20c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800a144:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a146:	e056      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a148:	2300      	movs	r3, #0
 800a14a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a14c:	e053      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800a14e:	2300      	movs	r3, #0
 800a150:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a152:	e050      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800a154:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a158:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800a15c:	430b      	orrs	r3, r1
 800a15e:	d148      	bne.n	800a1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800a160:	4b27      	ldr	r3, [pc, #156]	@ (800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a164:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a168:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a16a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a16c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a170:	d02a      	beq.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800a172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a174:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a178:	d838      	bhi.n	800a1ec <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800a17a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d004      	beq.n	800a18a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800a180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a182:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a186:	d00d      	beq.n	800a1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800a188:	e030      	b.n	800a1ec <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a18a:	4b1d      	ldr	r3, [pc, #116]	@ (800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a192:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a196:	d102      	bne.n	800a19e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800a198:	4b1c      	ldr	r3, [pc, #112]	@ (800a20c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800a19a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a19c:	e02b      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a19e:	2300      	movs	r3, #0
 800a1a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1a2:	e028      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a1a4:	4b16      	ldr	r3, [pc, #88]	@ (800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a1b0:	d107      	bne.n	800a1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a1b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	f000 fae8 	bl	800a78c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a1bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1c0:	e019      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1c6:	e016      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a1c8:	4b0d      	ldr	r3, [pc, #52]	@ (800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a1d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a1d4:	d107      	bne.n	800a1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1d6:	f107 0318 	add.w	r3, r7, #24
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f000 f82e 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a1e0:	69fb      	ldr	r3, [r7, #28]
 800a1e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1e4:	e007      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1ea:	e004      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1f0:	e001      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800a1f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	3740      	adds	r7, #64	@ 0x40
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}
 800a200:	58024400 	.word	0x58024400
 800a204:	03d09000 	.word	0x03d09000
 800a208:	003d0900 	.word	0x003d0900
 800a20c:	016e3600 	.word	0x016e3600

0800a210 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800a214:	f7fe f92e 	bl	8008474 <HAL_RCC_GetHCLKFreq>
 800a218:	4602      	mov	r2, r0
 800a21a:	4b06      	ldr	r3, [pc, #24]	@ (800a234 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800a21c:	6a1b      	ldr	r3, [r3, #32]
 800a21e:	091b      	lsrs	r3, r3, #4
 800a220:	f003 0307 	and.w	r3, r3, #7
 800a224:	4904      	ldr	r1, [pc, #16]	@ (800a238 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800a226:	5ccb      	ldrb	r3, [r1, r3]
 800a228:	f003 031f 	and.w	r3, r3, #31
 800a22c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800a230:	4618      	mov	r0, r3
 800a232:	bd80      	pop	{r7, pc}
 800a234:	58024400 	.word	0x58024400
 800a238:	08014f3c 	.word	0x08014f3c

0800a23c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b089      	sub	sp, #36	@ 0x24
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a244:	4ba1      	ldr	r3, [pc, #644]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a248:	f003 0303 	and.w	r3, r3, #3
 800a24c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a24e:	4b9f      	ldr	r3, [pc, #636]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a252:	0b1b      	lsrs	r3, r3, #12
 800a254:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a258:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a25a:	4b9c      	ldr	r3, [pc, #624]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a25c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a25e:	091b      	lsrs	r3, r3, #4
 800a260:	f003 0301 	and.w	r3, r3, #1
 800a264:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a266:	4b99      	ldr	r3, [pc, #612]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a26a:	08db      	lsrs	r3, r3, #3
 800a26c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a270:	693a      	ldr	r2, [r7, #16]
 800a272:	fb02 f303 	mul.w	r3, r2, r3
 800a276:	ee07 3a90 	vmov	s15, r3
 800a27a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a27e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	2b00      	cmp	r3, #0
 800a286:	f000 8111 	beq.w	800a4ac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a28a:	69bb      	ldr	r3, [r7, #24]
 800a28c:	2b02      	cmp	r3, #2
 800a28e:	f000 8083 	beq.w	800a398 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a292:	69bb      	ldr	r3, [r7, #24]
 800a294:	2b02      	cmp	r3, #2
 800a296:	f200 80a1 	bhi.w	800a3dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a29a:	69bb      	ldr	r3, [r7, #24]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d003      	beq.n	800a2a8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a2a0:	69bb      	ldr	r3, [r7, #24]
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	d056      	beq.n	800a354 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a2a6:	e099      	b.n	800a3dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a2a8:	4b88      	ldr	r3, [pc, #544]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f003 0320 	and.w	r3, r3, #32
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d02d      	beq.n	800a310 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a2b4:	4b85      	ldr	r3, [pc, #532]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	08db      	lsrs	r3, r3, #3
 800a2ba:	f003 0303 	and.w	r3, r3, #3
 800a2be:	4a84      	ldr	r2, [pc, #528]	@ (800a4d0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a2c0:	fa22 f303 	lsr.w	r3, r2, r3
 800a2c4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	ee07 3a90 	vmov	s15, r3
 800a2cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a2d0:	697b      	ldr	r3, [r7, #20]
 800a2d2:	ee07 3a90 	vmov	s15, r3
 800a2d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a2de:	4b7b      	ldr	r3, [pc, #492]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a2e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2e6:	ee07 3a90 	vmov	s15, r3
 800a2ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a2ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800a2f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a4d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a2f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a2fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a2fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a302:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a306:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a30a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a30e:	e087      	b.n	800a420 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a310:	697b      	ldr	r3, [r7, #20]
 800a312:	ee07 3a90 	vmov	s15, r3
 800a316:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a31a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a4d8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a31e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a322:	4b6a      	ldr	r3, [pc, #424]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a32a:	ee07 3a90 	vmov	s15, r3
 800a32e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a332:	ed97 6a03 	vldr	s12, [r7, #12]
 800a336:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a4d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a33a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a33e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a342:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a346:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a34a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a34e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a352:	e065      	b.n	800a420 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a354:	697b      	ldr	r3, [r7, #20]
 800a356:	ee07 3a90 	vmov	s15, r3
 800a35a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a35e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a4dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a366:	4b59      	ldr	r3, [pc, #356]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a36a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a36e:	ee07 3a90 	vmov	s15, r3
 800a372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a376:	ed97 6a03 	vldr	s12, [r7, #12]
 800a37a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a4d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a37e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a38a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a38e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a392:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a396:	e043      	b.n	800a420 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	ee07 3a90 	vmov	s15, r3
 800a39e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3a2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a4e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a3a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3aa:	4b48      	ldr	r3, [pc, #288]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a3ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3b2:	ee07 3a90 	vmov	s15, r3
 800a3b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800a3be:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a4d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a3c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a3c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a3ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a3ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a3d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a3d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a3da:	e021      	b.n	800a420 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a3dc:	697b      	ldr	r3, [r7, #20]
 800a3de:	ee07 3a90 	vmov	s15, r3
 800a3e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3e6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a4dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a3ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3ee:	4b37      	ldr	r3, [pc, #220]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a3f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3f6:	ee07 3a90 	vmov	s15, r3
 800a3fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800a402:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a4d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a40a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a40e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a41a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a41e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a420:	4b2a      	ldr	r3, [pc, #168]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a424:	0a5b      	lsrs	r3, r3, #9
 800a426:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a42a:	ee07 3a90 	vmov	s15, r3
 800a42e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a432:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a436:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a43a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a43e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a442:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a446:	ee17 2a90 	vmov	r2, s15
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a44e:	4b1f      	ldr	r3, [pc, #124]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a452:	0c1b      	lsrs	r3, r3, #16
 800a454:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a458:	ee07 3a90 	vmov	s15, r3
 800a45c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a460:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a464:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a468:	edd7 6a07 	vldr	s13, [r7, #28]
 800a46c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a470:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a474:	ee17 2a90 	vmov	r2, s15
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a47c:	4b13      	ldr	r3, [pc, #76]	@ (800a4cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a47e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a480:	0e1b      	lsrs	r3, r3, #24
 800a482:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a486:	ee07 3a90 	vmov	s15, r3
 800a48a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a48e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a492:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a496:	edd7 6a07 	vldr	s13, [r7, #28]
 800a49a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a49e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a4a2:	ee17 2a90 	vmov	r2, s15
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a4aa:	e008      	b.n	800a4be <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	609a      	str	r2, [r3, #8]
}
 800a4be:	bf00      	nop
 800a4c0:	3724      	adds	r7, #36	@ 0x24
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c8:	4770      	bx	lr
 800a4ca:	bf00      	nop
 800a4cc:	58024400 	.word	0x58024400
 800a4d0:	03d09000 	.word	0x03d09000
 800a4d4:	46000000 	.word	0x46000000
 800a4d8:	4c742400 	.word	0x4c742400
 800a4dc:	4a742400 	.word	0x4a742400
 800a4e0:	4bb71b00 	.word	0x4bb71b00

0800a4e4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b089      	sub	sp, #36	@ 0x24
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a4ec:	4ba1      	ldr	r3, [pc, #644]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a4ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4f0:	f003 0303 	and.w	r3, r3, #3
 800a4f4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a4f6:	4b9f      	ldr	r3, [pc, #636]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a4f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4fa:	0d1b      	lsrs	r3, r3, #20
 800a4fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a500:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a502:	4b9c      	ldr	r3, [pc, #624]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a506:	0a1b      	lsrs	r3, r3, #8
 800a508:	f003 0301 	and.w	r3, r3, #1
 800a50c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a50e:	4b99      	ldr	r3, [pc, #612]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a512:	08db      	lsrs	r3, r3, #3
 800a514:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a518:	693a      	ldr	r2, [r7, #16]
 800a51a:	fb02 f303 	mul.w	r3, r2, r3
 800a51e:	ee07 3a90 	vmov	s15, r3
 800a522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a526:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	f000 8111 	beq.w	800a754 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	2b02      	cmp	r3, #2
 800a536:	f000 8083 	beq.w	800a640 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a53a:	69bb      	ldr	r3, [r7, #24]
 800a53c:	2b02      	cmp	r3, #2
 800a53e:	f200 80a1 	bhi.w	800a684 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a542:	69bb      	ldr	r3, [r7, #24]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d003      	beq.n	800a550 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a548:	69bb      	ldr	r3, [r7, #24]
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d056      	beq.n	800a5fc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a54e:	e099      	b.n	800a684 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a550:	4b88      	ldr	r3, [pc, #544]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f003 0320 	and.w	r3, r3, #32
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d02d      	beq.n	800a5b8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a55c:	4b85      	ldr	r3, [pc, #532]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	08db      	lsrs	r3, r3, #3
 800a562:	f003 0303 	and.w	r3, r3, #3
 800a566:	4a84      	ldr	r2, [pc, #528]	@ (800a778 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a568:	fa22 f303 	lsr.w	r3, r2, r3
 800a56c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	ee07 3a90 	vmov	s15, r3
 800a574:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a578:	697b      	ldr	r3, [r7, #20]
 800a57a:	ee07 3a90 	vmov	s15, r3
 800a57e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a582:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a586:	4b7b      	ldr	r3, [pc, #492]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a58a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a58e:	ee07 3a90 	vmov	s15, r3
 800a592:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a596:	ed97 6a03 	vldr	s12, [r7, #12]
 800a59a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a77c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a59e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a5aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5b2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a5b6:	e087      	b.n	800a6c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	ee07 3a90 	vmov	s15, r3
 800a5be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5c2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a780 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a5c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5ca:	4b6a      	ldr	r3, [pc, #424]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a5cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5d2:	ee07 3a90 	vmov	s15, r3
 800a5d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5da:	ed97 6a03 	vldr	s12, [r7, #12]
 800a5de:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a77c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a5e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a5ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a5fa:	e065      	b.n	800a6c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	ee07 3a90 	vmov	s15, r3
 800a602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a606:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a784 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a60a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a60e:	4b59      	ldr	r3, [pc, #356]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a616:	ee07 3a90 	vmov	s15, r3
 800a61a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a61e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a622:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a77c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a626:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a62a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a62e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a63a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a63e:	e043      	b.n	800a6c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	ee07 3a90 	vmov	s15, r3
 800a646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a64a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a788 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a64e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a652:	4b48      	ldr	r3, [pc, #288]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a65a:	ee07 3a90 	vmov	s15, r3
 800a65e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a662:	ed97 6a03 	vldr	s12, [r7, #12]
 800a666:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a77c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a66a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a66e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a676:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a67a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a67e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a682:	e021      	b.n	800a6c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a684:	697b      	ldr	r3, [r7, #20]
 800a686:	ee07 3a90 	vmov	s15, r3
 800a68a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a68e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a784 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a696:	4b37      	ldr	r3, [pc, #220]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a69a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a69e:	ee07 3a90 	vmov	s15, r3
 800a6a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a6aa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a77c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a6ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a6c6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a6c8:	4b2a      	ldr	r3, [pc, #168]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a6ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6cc:	0a5b      	lsrs	r3, r3, #9
 800a6ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a6d2:	ee07 3a90 	vmov	s15, r3
 800a6d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a6de:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a6e2:	edd7 6a07 	vldr	s13, [r7, #28]
 800a6e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a6ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a6ee:	ee17 2a90 	vmov	r2, s15
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a6f6:	4b1f      	ldr	r3, [pc, #124]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a6f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6fa:	0c1b      	lsrs	r3, r3, #16
 800a6fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a700:	ee07 3a90 	vmov	s15, r3
 800a704:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a708:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a70c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a710:	edd7 6a07 	vldr	s13, [r7, #28]
 800a714:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a718:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a71c:	ee17 2a90 	vmov	r2, s15
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a724:	4b13      	ldr	r3, [pc, #76]	@ (800a774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a728:	0e1b      	lsrs	r3, r3, #24
 800a72a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a72e:	ee07 3a90 	vmov	s15, r3
 800a732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a736:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a73a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a73e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a742:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a746:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a74a:	ee17 2a90 	vmov	r2, s15
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a752:	e008      	b.n	800a766 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2200      	movs	r2, #0
 800a758:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2200      	movs	r2, #0
 800a75e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2200      	movs	r2, #0
 800a764:	609a      	str	r2, [r3, #8]
}
 800a766:	bf00      	nop
 800a768:	3724      	adds	r7, #36	@ 0x24
 800a76a:	46bd      	mov	sp, r7
 800a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a770:	4770      	bx	lr
 800a772:	bf00      	nop
 800a774:	58024400 	.word	0x58024400
 800a778:	03d09000 	.word	0x03d09000
 800a77c:	46000000 	.word	0x46000000
 800a780:	4c742400 	.word	0x4c742400
 800a784:	4a742400 	.word	0x4a742400
 800a788:	4bb71b00 	.word	0x4bb71b00

0800a78c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800a78c:	b480      	push	{r7}
 800a78e:	b089      	sub	sp, #36	@ 0x24
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a794:	4ba0      	ldr	r3, [pc, #640]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a798:	f003 0303 	and.w	r3, r3, #3
 800a79c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a79e:	4b9e      	ldr	r3, [pc, #632]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a7a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7a2:	091b      	lsrs	r3, r3, #4
 800a7a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a7a8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a7aa:	4b9b      	ldr	r3, [pc, #620]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a7ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7ae:	f003 0301 	and.w	r3, r3, #1
 800a7b2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a7b4:	4b98      	ldr	r3, [pc, #608]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a7b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7b8:	08db      	lsrs	r3, r3, #3
 800a7ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a7be:	693a      	ldr	r2, [r7, #16]
 800a7c0:	fb02 f303 	mul.w	r3, r2, r3
 800a7c4:	ee07 3a90 	vmov	s15, r3
 800a7c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7cc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	f000 8111 	beq.w	800a9fa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a7d8:	69bb      	ldr	r3, [r7, #24]
 800a7da:	2b02      	cmp	r3, #2
 800a7dc:	f000 8083 	beq.w	800a8e6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a7e0:	69bb      	ldr	r3, [r7, #24]
 800a7e2:	2b02      	cmp	r3, #2
 800a7e4:	f200 80a1 	bhi.w	800a92a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a7e8:	69bb      	ldr	r3, [r7, #24]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d003      	beq.n	800a7f6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a7ee:	69bb      	ldr	r3, [r7, #24]
 800a7f0:	2b01      	cmp	r3, #1
 800a7f2:	d056      	beq.n	800a8a2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a7f4:	e099      	b.n	800a92a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a7f6:	4b88      	ldr	r3, [pc, #544]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f003 0320 	and.w	r3, r3, #32
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d02d      	beq.n	800a85e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a802:	4b85      	ldr	r3, [pc, #532]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	08db      	lsrs	r3, r3, #3
 800a808:	f003 0303 	and.w	r3, r3, #3
 800a80c:	4a83      	ldr	r2, [pc, #524]	@ (800aa1c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a80e:	fa22 f303 	lsr.w	r3, r2, r3
 800a812:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	ee07 3a90 	vmov	s15, r3
 800a81a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	ee07 3a90 	vmov	s15, r3
 800a824:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a828:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a82c:	4b7a      	ldr	r3, [pc, #488]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a82e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a830:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a834:	ee07 3a90 	vmov	s15, r3
 800a838:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a83c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a840:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800aa20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a844:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a848:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a84c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a850:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a854:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a858:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a85c:	e087      	b.n	800a96e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a85e:	697b      	ldr	r3, [r7, #20]
 800a860:	ee07 3a90 	vmov	s15, r3
 800a864:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a868:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800aa24 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a86c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a870:	4b69      	ldr	r3, [pc, #420]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a874:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a878:	ee07 3a90 	vmov	s15, r3
 800a87c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a880:	ed97 6a03 	vldr	s12, [r7, #12]
 800a884:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800aa20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a888:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a88c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a890:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a894:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a898:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a89c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a8a0:	e065      	b.n	800a96e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	ee07 3a90 	vmov	s15, r3
 800a8a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8ac:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800aa28 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a8b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a8b4:	4b58      	ldr	r3, [pc, #352]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a8b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8bc:	ee07 3a90 	vmov	s15, r3
 800a8c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a8c4:	ed97 6a03 	vldr	s12, [r7, #12]
 800a8c8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800aa20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a8cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a8d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a8d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a8d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a8dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8e0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a8e4:	e043      	b.n	800a96e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	ee07 3a90 	vmov	s15, r3
 800a8ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8f0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800aa2c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a8f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a8f8:	4b47      	ldr	r3, [pc, #284]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a8fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a900:	ee07 3a90 	vmov	s15, r3
 800a904:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a908:	ed97 6a03 	vldr	s12, [r7, #12]
 800a90c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800aa20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a910:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a914:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a918:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a91c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a920:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a924:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a928:	e021      	b.n	800a96e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a92a:	697b      	ldr	r3, [r7, #20]
 800a92c:	ee07 3a90 	vmov	s15, r3
 800a930:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a934:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800aa24 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a938:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a93c:	4b36      	ldr	r3, [pc, #216]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a93e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a940:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a944:	ee07 3a90 	vmov	s15, r3
 800a948:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a94c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a950:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800aa20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a954:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a958:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a95c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a960:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a964:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a968:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a96c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800a96e:	4b2a      	ldr	r3, [pc, #168]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a972:	0a5b      	lsrs	r3, r3, #9
 800a974:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a978:	ee07 3a90 	vmov	s15, r3
 800a97c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a980:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a984:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a988:	edd7 6a07 	vldr	s13, [r7, #28]
 800a98c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a990:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a994:	ee17 2a90 	vmov	r2, s15
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800a99c:	4b1e      	ldr	r3, [pc, #120]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a99e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9a0:	0c1b      	lsrs	r3, r3, #16
 800a9a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a9a6:	ee07 3a90 	vmov	s15, r3
 800a9aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a9b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a9b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800a9ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a9be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a9c2:	ee17 2a90 	vmov	r2, s15
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800a9ca:	4b13      	ldr	r3, [pc, #76]	@ (800aa18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a9cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9ce:	0e1b      	lsrs	r3, r3, #24
 800a9d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a9d4:	ee07 3a90 	vmov	s15, r3
 800a9d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a9e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a9e4:	edd7 6a07 	vldr	s13, [r7, #28]
 800a9e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a9ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a9f0:	ee17 2a90 	vmov	r2, s15
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a9f8:	e008      	b.n	800aa0c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2200      	movs	r2, #0
 800aa04:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	609a      	str	r2, [r3, #8]
}
 800aa0c:	bf00      	nop
 800aa0e:	3724      	adds	r7, #36	@ 0x24
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr
 800aa18:	58024400 	.word	0x58024400
 800aa1c:	03d09000 	.word	0x03d09000
 800aa20:	46000000 	.word	0x46000000
 800aa24:	4c742400 	.word	0x4c742400
 800aa28:	4a742400 	.word	0x4a742400
 800aa2c:	4bb71b00 	.word	0x4bb71b00

0800aa30 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b084      	sub	sp, #16
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800aa3e:	4b53      	ldr	r3, [pc, #332]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aa40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa42:	f003 0303 	and.w	r3, r3, #3
 800aa46:	2b03      	cmp	r3, #3
 800aa48:	d101      	bne.n	800aa4e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	e099      	b.n	800ab82 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800aa4e:	4b4f      	ldr	r3, [pc, #316]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4a4e      	ldr	r2, [pc, #312]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aa54:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aa58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aa5a:	f7f9 f923 	bl	8003ca4 <HAL_GetTick>
 800aa5e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800aa60:	e008      	b.n	800aa74 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800aa62:	f7f9 f91f 	bl	8003ca4 <HAL_GetTick>
 800aa66:	4602      	mov	r2, r0
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	1ad3      	subs	r3, r2, r3
 800aa6c:	2b02      	cmp	r3, #2
 800aa6e:	d901      	bls.n	800aa74 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800aa70:	2303      	movs	r3, #3
 800aa72:	e086      	b.n	800ab82 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800aa74:	4b45      	ldr	r3, [pc, #276]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d1f0      	bne.n	800aa62 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800aa80:	4b42      	ldr	r3, [pc, #264]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aa82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa84:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	031b      	lsls	r3, r3, #12
 800aa8e:	493f      	ldr	r1, [pc, #252]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aa90:	4313      	orrs	r3, r2
 800aa92:	628b      	str	r3, [r1, #40]	@ 0x28
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	3b01      	subs	r3, #1
 800aa9a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	689b      	ldr	r3, [r3, #8]
 800aaa2:	3b01      	subs	r3, #1
 800aaa4:	025b      	lsls	r3, r3, #9
 800aaa6:	b29b      	uxth	r3, r3
 800aaa8:	431a      	orrs	r2, r3
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	68db      	ldr	r3, [r3, #12]
 800aaae:	3b01      	subs	r3, #1
 800aab0:	041b      	lsls	r3, r3, #16
 800aab2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800aab6:	431a      	orrs	r2, r3
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	691b      	ldr	r3, [r3, #16]
 800aabc:	3b01      	subs	r3, #1
 800aabe:	061b      	lsls	r3, r3, #24
 800aac0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800aac4:	4931      	ldr	r1, [pc, #196]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aac6:	4313      	orrs	r3, r2
 800aac8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800aaca:	4b30      	ldr	r3, [pc, #192]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aacc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aace:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	695b      	ldr	r3, [r3, #20]
 800aad6:	492d      	ldr	r1, [pc, #180]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aad8:	4313      	orrs	r3, r2
 800aada:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800aadc:	4b2b      	ldr	r3, [pc, #172]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aae0:	f023 0220 	bic.w	r2, r3, #32
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	699b      	ldr	r3, [r3, #24]
 800aae8:	4928      	ldr	r1, [pc, #160]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aaea:	4313      	orrs	r3, r2
 800aaec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800aaee:	4b27      	ldr	r3, [pc, #156]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aaf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaf2:	4a26      	ldr	r2, [pc, #152]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aaf4:	f023 0310 	bic.w	r3, r3, #16
 800aaf8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800aafa:	4b24      	ldr	r3, [pc, #144]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800aafc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aafe:	4b24      	ldr	r3, [pc, #144]	@ (800ab90 <RCCEx_PLL2_Config+0x160>)
 800ab00:	4013      	ands	r3, r2
 800ab02:	687a      	ldr	r2, [r7, #4]
 800ab04:	69d2      	ldr	r2, [r2, #28]
 800ab06:	00d2      	lsls	r2, r2, #3
 800ab08:	4920      	ldr	r1, [pc, #128]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab0a:	4313      	orrs	r3, r2
 800ab0c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ab0e:	4b1f      	ldr	r3, [pc, #124]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab12:	4a1e      	ldr	r2, [pc, #120]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab14:	f043 0310 	orr.w	r3, r3, #16
 800ab18:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d106      	bne.n	800ab2e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ab20:	4b1a      	ldr	r3, [pc, #104]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab24:	4a19      	ldr	r2, [pc, #100]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab26:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ab2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ab2c:	e00f      	b.n	800ab4e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	2b01      	cmp	r3, #1
 800ab32:	d106      	bne.n	800ab42 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ab34:	4b15      	ldr	r3, [pc, #84]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab38:	4a14      	ldr	r2, [pc, #80]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ab40:	e005      	b.n	800ab4e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ab42:	4b12      	ldr	r3, [pc, #72]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab46:	4a11      	ldr	r2, [pc, #68]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ab4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ab4e:	4b0f      	ldr	r3, [pc, #60]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	4a0e      	ldr	r2, [pc, #56]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab54:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ab58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ab5a:	f7f9 f8a3 	bl	8003ca4 <HAL_GetTick>
 800ab5e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ab60:	e008      	b.n	800ab74 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ab62:	f7f9 f89f 	bl	8003ca4 <HAL_GetTick>
 800ab66:	4602      	mov	r2, r0
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	1ad3      	subs	r3, r2, r3
 800ab6c:	2b02      	cmp	r3, #2
 800ab6e:	d901      	bls.n	800ab74 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ab70:	2303      	movs	r3, #3
 800ab72:	e006      	b.n	800ab82 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ab74:	4b05      	ldr	r3, [pc, #20]	@ (800ab8c <RCCEx_PLL2_Config+0x15c>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d0f0      	beq.n	800ab62 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ab80:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	3710      	adds	r7, #16
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	58024400 	.word	0x58024400
 800ab90:	ffff0007 	.word	0xffff0007

0800ab94 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
 800ab9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800aba2:	4b53      	ldr	r3, [pc, #332]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800aba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aba6:	f003 0303 	and.w	r3, r3, #3
 800abaa:	2b03      	cmp	r3, #3
 800abac:	d101      	bne.n	800abb2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800abae:	2301      	movs	r3, #1
 800abb0:	e099      	b.n	800ace6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800abb2:	4b4f      	ldr	r3, [pc, #316]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	4a4e      	ldr	r2, [pc, #312]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800abb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800abbc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800abbe:	f7f9 f871 	bl	8003ca4 <HAL_GetTick>
 800abc2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800abc4:	e008      	b.n	800abd8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800abc6:	f7f9 f86d 	bl	8003ca4 <HAL_GetTick>
 800abca:	4602      	mov	r2, r0
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	1ad3      	subs	r3, r2, r3
 800abd0:	2b02      	cmp	r3, #2
 800abd2:	d901      	bls.n	800abd8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800abd4:	2303      	movs	r3, #3
 800abd6:	e086      	b.n	800ace6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800abd8:	4b45      	ldr	r3, [pc, #276]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d1f0      	bne.n	800abc6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800abe4:	4b42      	ldr	r3, [pc, #264]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800abe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abe8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	051b      	lsls	r3, r3, #20
 800abf2:	493f      	ldr	r1, [pc, #252]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800abf4:	4313      	orrs	r3, r2
 800abf6:	628b      	str	r3, [r1, #40]	@ 0x28
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	685b      	ldr	r3, [r3, #4]
 800abfc:	3b01      	subs	r3, #1
 800abfe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	689b      	ldr	r3, [r3, #8]
 800ac06:	3b01      	subs	r3, #1
 800ac08:	025b      	lsls	r3, r3, #9
 800ac0a:	b29b      	uxth	r3, r3
 800ac0c:	431a      	orrs	r2, r3
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	68db      	ldr	r3, [r3, #12]
 800ac12:	3b01      	subs	r3, #1
 800ac14:	041b      	lsls	r3, r3, #16
 800ac16:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ac1a:	431a      	orrs	r2, r3
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	691b      	ldr	r3, [r3, #16]
 800ac20:	3b01      	subs	r3, #1
 800ac22:	061b      	lsls	r3, r3, #24
 800ac24:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ac28:	4931      	ldr	r1, [pc, #196]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ac2e:	4b30      	ldr	r3, [pc, #192]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac32:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	695b      	ldr	r3, [r3, #20]
 800ac3a:	492d      	ldr	r1, [pc, #180]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac3c:	4313      	orrs	r3, r2
 800ac3e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ac40:	4b2b      	ldr	r3, [pc, #172]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac44:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	699b      	ldr	r3, [r3, #24]
 800ac4c:	4928      	ldr	r1, [pc, #160]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac4e:	4313      	orrs	r3, r2
 800ac50:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800ac52:	4b27      	ldr	r3, [pc, #156]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac56:	4a26      	ldr	r2, [pc, #152]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ac5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ac5e:	4b24      	ldr	r3, [pc, #144]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ac62:	4b24      	ldr	r3, [pc, #144]	@ (800acf4 <RCCEx_PLL3_Config+0x160>)
 800ac64:	4013      	ands	r3, r2
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	69d2      	ldr	r2, [r2, #28]
 800ac6a:	00d2      	lsls	r2, r2, #3
 800ac6c:	4920      	ldr	r1, [pc, #128]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ac72:	4b1f      	ldr	r3, [pc, #124]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac76:	4a1e      	ldr	r2, [pc, #120]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ac7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d106      	bne.n	800ac92 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800ac84:	4b1a      	ldr	r3, [pc, #104]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac88:	4a19      	ldr	r2, [pc, #100]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac8a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ac8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ac90:	e00f      	b.n	800acb2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d106      	bne.n	800aca6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800ac98:	4b15      	ldr	r3, [pc, #84]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac9c:	4a14      	ldr	r2, [pc, #80]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800ac9e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800aca2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800aca4:	e005      	b.n	800acb2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800aca6:	4b12      	ldr	r3, [pc, #72]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800aca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acaa:	4a11      	ldr	r2, [pc, #68]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800acac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800acb0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800acb2:	4b0f      	ldr	r3, [pc, #60]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4a0e      	ldr	r2, [pc, #56]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800acb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800acbc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800acbe:	f7f8 fff1 	bl	8003ca4 <HAL_GetTick>
 800acc2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800acc4:	e008      	b.n	800acd8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800acc6:	f7f8 ffed 	bl	8003ca4 <HAL_GetTick>
 800acca:	4602      	mov	r2, r0
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	1ad3      	subs	r3, r2, r3
 800acd0:	2b02      	cmp	r3, #2
 800acd2:	d901      	bls.n	800acd8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800acd4:	2303      	movs	r3, #3
 800acd6:	e006      	b.n	800ace6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800acd8:	4b05      	ldr	r3, [pc, #20]	@ (800acf0 <RCCEx_PLL3_Config+0x15c>)
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d0f0      	beq.n	800acc6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800ace4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ace6:	4618      	mov	r0, r3
 800ace8:	3710      	adds	r7, #16
 800acea:	46bd      	mov	sp, r7
 800acec:	bd80      	pop	{r7, pc}
 800acee:	bf00      	nop
 800acf0:	58024400 	.word	0x58024400
 800acf4:	ffff0007 	.word	0xffff0007

0800acf8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b08a      	sub	sp, #40	@ 0x28
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d101      	bne.n	800ad0a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ad06:	2301      	movs	r3, #1
 800ad08:	e075      	b.n	800adf6 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ad10:	b2db      	uxtb	r3, r3
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d105      	bne.n	800ad22 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f7f6 ff89 	bl	8001c34 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2204      	movs	r2, #4
 800ad26:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800ad2a:	6878      	ldr	r0, [r7, #4]
 800ad2c:	f000 f868 	bl	800ae00 <HAL_SD_InitCard>
 800ad30:	4603      	mov	r3, r0
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d001      	beq.n	800ad3a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800ad36:	2301      	movs	r3, #1
 800ad38:	e05d      	b.n	800adf6 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800ad3a:	f107 0308 	add.w	r3, r7, #8
 800ad3e:	4619      	mov	r1, r3
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f000 fc73 	bl	800b62c <HAL_SD_GetCardStatus>
 800ad46:	4603      	mov	r3, r0
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d001      	beq.n	800ad50 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	e052      	b.n	800adf6 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800ad50:	7e3b      	ldrb	r3, [r7, #24]
 800ad52:	b2db      	uxtb	r3, r3
 800ad54:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800ad56:	7e7b      	ldrb	r3, [r7, #25]
 800ad58:	b2db      	uxtb	r3, r3
 800ad5a:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad60:	2b01      	cmp	r3, #1
 800ad62:	d10a      	bne.n	800ad7a <HAL_SD_Init+0x82>
 800ad64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d102      	bne.n	800ad70 <HAL_SD_Init+0x78>
 800ad6a:	6a3b      	ldr	r3, [r7, #32]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d004      	beq.n	800ad7a <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ad76:	659a      	str	r2, [r3, #88]	@ 0x58
 800ad78:	e00b      	b.n	800ad92 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	d104      	bne.n	800ad8c <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ad88:	659a      	str	r2, [r3, #88]	@ 0x58
 800ad8a:	e002      	b.n	800ad92 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	68db      	ldr	r3, [r3, #12]
 800ad96:	4619      	mov	r1, r3
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f000 fd05 	bl	800b7a8 <HAL_SD_ConfigWideBusOperation>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d001      	beq.n	800ada8 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800ada4:	2301      	movs	r3, #1
 800ada6:	e026      	b.n	800adf6 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800ada8:	f7f8 ff7c 	bl	8003ca4 <HAL_GetTick>
 800adac:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800adae:	e011      	b.n	800add4 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800adb0:	f7f8 ff78 	bl	8003ca4 <HAL_GetTick>
 800adb4:	4602      	mov	r2, r0
 800adb6:	69fb      	ldr	r3, [r7, #28]
 800adb8:	1ad3      	subs	r3, r2, r3
 800adba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adbe:	d109      	bne.n	800add4 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800adc6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2201      	movs	r2, #1
 800adcc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800add0:	2303      	movs	r3, #3
 800add2:	e010      	b.n	800adf6 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f000 fdf9 	bl	800b9cc <HAL_SD_GetCardState>
 800adda:	4603      	mov	r3, r0
 800addc:	2b04      	cmp	r3, #4
 800adde:	d1e7      	bne.n	800adb0 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2200      	movs	r2, #0
 800ade4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2200      	movs	r2, #0
 800adea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2201      	movs	r2, #1
 800adf0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800adf4:	2300      	movs	r3, #0
}
 800adf6:	4618      	mov	r0, r3
 800adf8:	3728      	adds	r7, #40	@ 0x28
 800adfa:	46bd      	mov	sp, r7
 800adfc:	bd80      	pop	{r7, pc}
	...

0800ae00 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ae00:	b590      	push	{r4, r7, lr}
 800ae02:	b08d      	sub	sp, #52	@ 0x34
 800ae04:	af02      	add	r7, sp, #8
 800ae06:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800ae08:	2300      	movs	r3, #0
 800ae0a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800ae10:	2300      	movs	r3, #0
 800ae12:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800ae14:	2300      	movs	r3, #0
 800ae16:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800ae18:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800ae1c:	f04f 0100 	mov.w	r1, #0
 800ae20:	f7fe fd24 	bl	800986c <HAL_RCCEx_GetPeriphCLKFreq>
 800ae24:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800ae26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d109      	bne.n	800ae40 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2201      	movs	r2, #1
 800ae30:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800ae3a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800ae3c:	2301      	movs	r3, #1
 800ae3e:	e070      	b.n	800af22 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800ae40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae42:	0a1b      	lsrs	r3, r3, #8
 800ae44:	4a39      	ldr	r2, [pc, #228]	@ (800af2c <HAL_SD_InitCard+0x12c>)
 800ae46:	fba2 2303 	umull	r2, r3, r2, r3
 800ae4a:	091b      	lsrs	r3, r3, #4
 800ae4c:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681c      	ldr	r4, [r3, #0]
 800ae52:	466a      	mov	r2, sp
 800ae54:	f107 0318 	add.w	r3, r7, #24
 800ae58:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ae5c:	e882 0003 	stmia.w	r2, {r0, r1}
 800ae60:	f107 030c 	add.w	r3, r7, #12
 800ae64:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ae66:	4620      	mov	r0, r4
 800ae68:	f004 fdce 	bl	800fa08 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	4618      	mov	r0, r3
 800ae72:	f004 fe11 	bl	800fa98 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800ae76:	69fb      	ldr	r3, [r7, #28]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d005      	beq.n	800ae88 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800ae7c:	69fb      	ldr	r3, [r7, #28]
 800ae7e:	005b      	lsls	r3, r3, #1
 800ae80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae82:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae86:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 800ae88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d007      	beq.n	800ae9e <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800ae8e:	4a28      	ldr	r2, [pc, #160]	@ (800af30 <HAL_SD_InitCard+0x130>)
 800ae90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae92:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae96:	3301      	adds	r3, #1
 800ae98:	4618      	mov	r0, r3
 800ae9a:	f7f8 ff0f 	bl	8003cbc <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f000 fe82 	bl	800bba8 <SD_PowerON>
 800aea4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800aea6:	6a3b      	ldr	r3, [r7, #32]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d00b      	beq.n	800aec4 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2201      	movs	r2, #1
 800aeb0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aeb8:	6a3b      	ldr	r3, [r7, #32]
 800aeba:	431a      	orrs	r2, r3
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800aec0:	2301      	movs	r3, #1
 800aec2:	e02e      	b.n	800af22 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	f000 fda1 	bl	800ba0c <SD_InitCard>
 800aeca:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800aecc:	6a3b      	ldr	r3, [r7, #32]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d00b      	beq.n	800aeea <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2201      	movs	r2, #1
 800aed6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aede:	6a3b      	ldr	r3, [r7, #32]
 800aee0:	431a      	orrs	r2, r3
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800aee6:	2301      	movs	r3, #1
 800aee8:	e01b      	b.n	800af22 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800aef2:	4618      	mov	r0, r3
 800aef4:	f004 fe66 	bl	800fbc4 <SDMMC_CmdBlockLength>
 800aef8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800aefa:	6a3b      	ldr	r3, [r7, #32]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d00f      	beq.n	800af20 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	4a0b      	ldr	r2, [pc, #44]	@ (800af34 <HAL_SD_InitCard+0x134>)
 800af06:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af0c:	6a3b      	ldr	r3, [r7, #32]
 800af0e:	431a      	orrs	r2, r3
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2201      	movs	r2, #1
 800af18:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800af1c:	2301      	movs	r3, #1
 800af1e:	e000      	b.n	800af22 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800af20:	2300      	movs	r3, #0
}
 800af22:	4618      	mov	r0, r3
 800af24:	372c      	adds	r7, #44	@ 0x2c
 800af26:	46bd      	mov	sp, r7
 800af28:	bd90      	pop	{r4, r7, pc}
 800af2a:	bf00      	nop
 800af2c:	014f8b59 	.word	0x014f8b59
 800af30:	00012110 	.word	0x00012110
 800af34:	1fe00fff 	.word	0x1fe00fff

0800af38 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b084      	sub	sp, #16
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af44:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800af50:	2b00      	cmp	r3, #0
 800af52:	d008      	beq.n	800af66 <HAL_SD_IRQHandler+0x2e>
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	f003 0308 	and.w	r3, r3, #8
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d003      	beq.n	800af66 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	f001 f90e 	bl	800c180 <SD_Read_IT>
 800af64:	e19a      	b.n	800b29c <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af70:	2b00      	cmp	r3, #0
 800af72:	f000 80ac 	beq.w	800b0ce <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800af7e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681a      	ldr	r2, [r3, #0]
 800af8a:	4b59      	ldr	r3, [pc, #356]	@ (800b0f0 <HAL_SD_IRQHandler+0x1b8>)
 800af8c:	400b      	ands	r3, r1
 800af8e:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800af9e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	68da      	ldr	r2, [r3, #12]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800afae:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	f003 0308 	and.w	r3, r3, #8
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d038      	beq.n	800b02c <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	f003 0302 	and.w	r3, r3, #2
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d104      	bne.n	800afce <HAL_SD_IRQHandler+0x96>
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	f003 0320 	and.w	r3, r3, #32
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d011      	beq.n	800aff2 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	4618      	mov	r0, r3
 800afd4:	f004 fe1a 	bl	800fc0c <SDMMC_CmdStopTransfer>
 800afd8:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d008      	beq.n	800aff2 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	431a      	orrs	r2, r3
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800afec:	6878      	ldr	r0, [r7, #4]
 800afee:	f000 f96f 	bl	800b2d0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	4a3f      	ldr	r2, [pc, #252]	@ (800b0f4 <HAL_SD_IRQHandler+0x1bc>)
 800aff8:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2201      	movs	r2, #1
 800affe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2200      	movs	r2, #0
 800b006:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f003 0301 	and.w	r3, r3, #1
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d104      	bne.n	800b01c <HAL_SD_IRQHandler+0xe4>
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	f003 0302 	and.w	r3, r3, #2
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d003      	beq.n	800b024 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f000 f94d 	bl	800b2bc <HAL_SD_RxCpltCallback>
 800b022:	e13b      	b.n	800b29c <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f000 f93f 	bl	800b2a8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b02a:	e137      	b.n	800b29c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b032:	2b00      	cmp	r3, #0
 800b034:	f000 8132 	beq.w	800b29c <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	2200      	movs	r2, #0
 800b03e:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	2200      	movs	r2, #0
 800b046:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	2200      	movs	r2, #0
 800b04e:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f003 0302 	and.w	r3, r3, #2
 800b056:	2b00      	cmp	r3, #0
 800b058:	d104      	bne.n	800b064 <HAL_SD_IRQHandler+0x12c>
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	f003 0320 	and.w	r3, r3, #32
 800b060:	2b00      	cmp	r3, #0
 800b062:	d011      	beq.n	800b088 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	4618      	mov	r0, r3
 800b06a:	f004 fdcf 	bl	800fc0c <SDMMC_CmdStopTransfer>
 800b06e:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d008      	beq.n	800b088 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	431a      	orrs	r2, r3
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f000 f924 	bl	800b2d0 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2201      	movs	r2, #1
 800b08c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2200      	movs	r2, #0
 800b094:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	f003 0310 	and.w	r3, r3, #16
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d104      	bne.n	800b0aa <HAL_SD_IRQHandler+0x172>
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f003 0320 	and.w	r3, r3, #32
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d002      	beq.n	800b0b0 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f000 f8fc 	bl	800b2a8 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	f003 0301 	and.w	r3, r3, #1
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d105      	bne.n	800b0c6 <HAL_SD_IRQHandler+0x18e>
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	f003 0302 	and.w	r3, r3, #2
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	f000 80eb 	beq.w	800b29c <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f000 f8f8 	bl	800b2bc <HAL_SD_RxCpltCallback>
}
 800b0cc:	e0e6      	b.n	800b29c <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d00d      	beq.n	800b0f8 <HAL_SD_IRQHandler+0x1c0>
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	f003 0308 	and.w	r3, r3, #8
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d008      	beq.n	800b0f8 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	f001 f890 	bl	800c20c <SD_Write_IT>
 800b0ec:	e0d6      	b.n	800b29c <HAL_SD_IRQHandler+0x364>
 800b0ee:	bf00      	nop
 800b0f0:	ffff3ec5 	.word	0xffff3ec5
 800b0f4:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0fe:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800b102:	2b00      	cmp	r3, #0
 800b104:	f000 809d 	beq.w	800b242 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b10e:	f003 0302 	and.w	r3, r3, #2
 800b112:	2b00      	cmp	r3, #0
 800b114:	d005      	beq.n	800b122 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b11a:	f043 0202 	orr.w	r2, r3, #2
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b128:	f003 0308 	and.w	r3, r3, #8
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d005      	beq.n	800b13c <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b134:	f043 0208 	orr.w	r2, r3, #8
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b142:	f003 0320 	and.w	r3, r3, #32
 800b146:	2b00      	cmp	r3, #0
 800b148:	d005      	beq.n	800b156 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b14e:	f043 0220 	orr.w	r2, r3, #32
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b15c:	f003 0310 	and.w	r3, r3, #16
 800b160:	2b00      	cmp	r3, #0
 800b162:	d005      	beq.n	800b170 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b168:	f043 0210 	orr.w	r2, r3, #16
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	4a4b      	ldr	r2, [pc, #300]	@ (800b2a4 <HAL_SD_IRQHandler+0x36c>)
 800b176:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800b186:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	68da      	ldr	r2, [r3, #12]
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b196:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b1a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	68da      	ldr	r2, [r3, #12]
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b1b6:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f004 fd25 	bl	800fc0c <SDMMC_CmdStopTransfer>
 800b1c2:	4602      	mov	r2, r0
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1c8:	431a      	orrs	r2, r3
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	68da      	ldr	r2, [r3, #12]
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b1dc:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b1e6:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f003 0308 	and.w	r3, r3, #8
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d00a      	beq.n	800b208 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	2201      	movs	r2, #1
 800b1f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f000 f865 	bl	800b2d0 <HAL_SD_ErrorCallback>
}
 800b206:	e049      	b.n	800b29c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d044      	beq.n	800b29c <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b216:	2b00      	cmp	r3, #0
 800b218:	d040      	beq.n	800b29c <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800b228:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	2200      	movs	r2, #0
 800b230:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2201      	movs	r2, #1
 800b236:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f000 f848 	bl	800b2d0 <HAL_SD_ErrorCallback>
}
 800b240:	e02c      	b.n	800b29c <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b248:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d025      	beq.n	800b29c <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b258:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b260:	f003 0304 	and.w	r3, r3, #4
 800b264:	2b00      	cmp	r3, #0
 800b266:	d10c      	bne.n	800b282 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	f003 0320 	and.w	r3, r3, #32
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d003      	beq.n	800b27a <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f001 f832 	bl	800c2dc <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800b278:	e010      	b.n	800b29c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f001 f81a 	bl	800c2b4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800b280:	e00c      	b.n	800b29c <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	f003 0320 	and.w	r3, r3, #32
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d003      	beq.n	800b294 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f001 f81b 	bl	800c2c8 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800b292:	e003      	b.n	800b29c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f001 f803 	bl	800c2a0 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800b29a:	e7ff      	b.n	800b29c <HAL_SD_IRQHandler+0x364>
 800b29c:	bf00      	nop
 800b29e:	3710      	adds	r7, #16
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}
 800b2a4:	18000f3a 	.word	0x18000f3a

0800b2a8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: Pointer to SD handle
  * @retval None
  */
__weak void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b2a8:	b480      	push	{r7}
 800b2aa:	b083      	sub	sp, #12
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_TxCpltCallback can be implemented in the user file
   */
}
 800b2b0:	bf00      	nop
 800b2b2:	370c      	adds	r7, #12
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ba:	4770      	bx	lr

0800b2bc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b083      	sub	sp, #12
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_RxCpltCallback can be implemented in the user file
   */
}
 800b2c4:	bf00      	nop
 800b2c6:	370c      	adds	r7, #12
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr

0800b2d0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	b083      	sub	sp, #12
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800b2d8:	bf00      	nop
 800b2da:	370c      	adds	r7, #12
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e2:	4770      	bx	lr

0800b2e4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b2e4:	b480      	push	{r7}
 800b2e6:	b083      	sub	sp, #12
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
 800b2ec:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b2f2:	0f9b      	lsrs	r3, r3, #30
 800b2f4:	b2da      	uxtb	r2, r3
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b2fe:	0e9b      	lsrs	r3, r3, #26
 800b300:	b2db      	uxtb	r3, r3
 800b302:	f003 030f 	and.w	r3, r3, #15
 800b306:	b2da      	uxtb	r2, r3
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b310:	0e1b      	lsrs	r3, r3, #24
 800b312:	b2db      	uxtb	r3, r3
 800b314:	f003 0303 	and.w	r3, r3, #3
 800b318:	b2da      	uxtb	r2, r3
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b322:	0c1b      	lsrs	r3, r3, #16
 800b324:	b2da      	uxtb	r2, r3
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b32e:	0a1b      	lsrs	r3, r3, #8
 800b330:	b2da      	uxtb	r2, r3
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b33a:	b2da      	uxtb	r2, r3
 800b33c:	683b      	ldr	r3, [r7, #0]
 800b33e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b344:	0d1b      	lsrs	r3, r3, #20
 800b346:	b29a      	uxth	r2, r3
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b350:	0c1b      	lsrs	r3, r3, #16
 800b352:	b2db      	uxtb	r3, r3
 800b354:	f003 030f 	and.w	r3, r3, #15
 800b358:	b2da      	uxtb	r2, r3
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b362:	0bdb      	lsrs	r3, r3, #15
 800b364:	b2db      	uxtb	r3, r3
 800b366:	f003 0301 	and.w	r3, r3, #1
 800b36a:	b2da      	uxtb	r2, r3
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b374:	0b9b      	lsrs	r3, r3, #14
 800b376:	b2db      	uxtb	r3, r3
 800b378:	f003 0301 	and.w	r3, r3, #1
 800b37c:	b2da      	uxtb	r2, r3
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b386:	0b5b      	lsrs	r3, r3, #13
 800b388:	b2db      	uxtb	r3, r3
 800b38a:	f003 0301 	and.w	r3, r3, #1
 800b38e:	b2da      	uxtb	r2, r3
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b398:	0b1b      	lsrs	r3, r3, #12
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	f003 0301 	and.w	r3, r3, #1
 800b3a0:	b2da      	uxtb	r2, r3
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d163      	bne.n	800b47c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b3b8:	009a      	lsls	r2, r3, #2
 800b3ba:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800b3be:	4013      	ands	r3, r2
 800b3c0:	687a      	ldr	r2, [r7, #4]
 800b3c2:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800b3c4:	0f92      	lsrs	r2, r2, #30
 800b3c6:	431a      	orrs	r2, r3
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b3d0:	0edb      	lsrs	r3, r3, #27
 800b3d2:	b2db      	uxtb	r3, r3
 800b3d4:	f003 0307 	and.w	r3, r3, #7
 800b3d8:	b2da      	uxtb	r2, r3
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b3e2:	0e1b      	lsrs	r3, r3, #24
 800b3e4:	b2db      	uxtb	r3, r3
 800b3e6:	f003 0307 	and.w	r3, r3, #7
 800b3ea:	b2da      	uxtb	r2, r3
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b3f4:	0d5b      	lsrs	r3, r3, #21
 800b3f6:	b2db      	uxtb	r3, r3
 800b3f8:	f003 0307 	and.w	r3, r3, #7
 800b3fc:	b2da      	uxtb	r2, r3
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b406:	0c9b      	lsrs	r3, r3, #18
 800b408:	b2db      	uxtb	r3, r3
 800b40a:	f003 0307 	and.w	r3, r3, #7
 800b40e:	b2da      	uxtb	r2, r3
 800b410:	683b      	ldr	r3, [r7, #0]
 800b412:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b418:	0bdb      	lsrs	r3, r3, #15
 800b41a:	b2db      	uxtb	r3, r3
 800b41c:	f003 0307 	and.w	r3, r3, #7
 800b420:	b2da      	uxtb	r2, r3
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	691b      	ldr	r3, [r3, #16]
 800b42a:	1c5a      	adds	r2, r3, #1
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	7e1b      	ldrb	r3, [r3, #24]
 800b434:	b2db      	uxtb	r3, r3
 800b436:	f003 0307 	and.w	r3, r3, #7
 800b43a:	3302      	adds	r3, #2
 800b43c:	2201      	movs	r2, #1
 800b43e:	fa02 f303 	lsl.w	r3, r2, r3
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b446:	fb03 f202 	mul.w	r2, r3, r2
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	7a1b      	ldrb	r3, [r3, #8]
 800b452:	b2db      	uxtb	r3, r3
 800b454:	f003 030f 	and.w	r3, r3, #15
 800b458:	2201      	movs	r2, #1
 800b45a:	409a      	lsls	r2, r3
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b464:	687a      	ldr	r2, [r7, #4]
 800b466:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800b468:	0a52      	lsrs	r2, r2, #9
 800b46a:	fb03 f202 	mul.w	r2, r3, r2
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b478:	655a      	str	r2, [r3, #84]	@ 0x54
 800b47a:	e031      	b.n	800b4e0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b480:	2b01      	cmp	r3, #1
 800b482:	d11d      	bne.n	800b4c0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b488:	041b      	lsls	r3, r3, #16
 800b48a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b492:	0c1b      	lsrs	r3, r3, #16
 800b494:	431a      	orrs	r2, r3
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	691b      	ldr	r3, [r3, #16]
 800b49e:	3301      	adds	r3, #1
 800b4a0:	029a      	lsls	r2, r3, #10
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b4b4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	655a      	str	r2, [r3, #84]	@ 0x54
 800b4be:	e00f      	b.n	800b4e0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	4a58      	ldr	r2, [pc, #352]	@ (800b628 <HAL_SD_GetCardCSD+0x344>)
 800b4c6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4cc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800b4dc:	2301      	movs	r3, #1
 800b4de:	e09d      	b.n	800b61c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b4e4:	0b9b      	lsrs	r3, r3, #14
 800b4e6:	b2db      	uxtb	r3, r3
 800b4e8:	f003 0301 	and.w	r3, r3, #1
 800b4ec:	b2da      	uxtb	r2, r3
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b4f6:	09db      	lsrs	r3, r3, #7
 800b4f8:	b2db      	uxtb	r3, r3
 800b4fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4fe:	b2da      	uxtb	r2, r3
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b508:	b2db      	uxtb	r3, r3
 800b50a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b50e:	b2da      	uxtb	r2, r3
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b518:	0fdb      	lsrs	r3, r3, #31
 800b51a:	b2da      	uxtb	r2, r3
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b524:	0f5b      	lsrs	r3, r3, #29
 800b526:	b2db      	uxtb	r3, r3
 800b528:	f003 0303 	and.w	r3, r3, #3
 800b52c:	b2da      	uxtb	r2, r3
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b536:	0e9b      	lsrs	r3, r3, #26
 800b538:	b2db      	uxtb	r3, r3
 800b53a:	f003 0307 	and.w	r3, r3, #7
 800b53e:	b2da      	uxtb	r2, r3
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b548:	0d9b      	lsrs	r3, r3, #22
 800b54a:	b2db      	uxtb	r3, r3
 800b54c:	f003 030f 	and.w	r3, r3, #15
 800b550:	b2da      	uxtb	r2, r3
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b55a:	0d5b      	lsrs	r3, r3, #21
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	f003 0301 	and.w	r3, r3, #1
 800b562:	b2da      	uxtb	r2, r3
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	2200      	movs	r2, #0
 800b56e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b576:	0c1b      	lsrs	r3, r3, #16
 800b578:	b2db      	uxtb	r3, r3
 800b57a:	f003 0301 	and.w	r3, r3, #1
 800b57e:	b2da      	uxtb	r2, r3
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b58a:	0bdb      	lsrs	r3, r3, #15
 800b58c:	b2db      	uxtb	r3, r3
 800b58e:	f003 0301 	and.w	r3, r3, #1
 800b592:	b2da      	uxtb	r2, r3
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b59e:	0b9b      	lsrs	r3, r3, #14
 800b5a0:	b2db      	uxtb	r3, r3
 800b5a2:	f003 0301 	and.w	r3, r3, #1
 800b5a6:	b2da      	uxtb	r2, r3
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b5b2:	0b5b      	lsrs	r3, r3, #13
 800b5b4:	b2db      	uxtb	r3, r3
 800b5b6:	f003 0301 	and.w	r3, r3, #1
 800b5ba:	b2da      	uxtb	r2, r3
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b5c6:	0b1b      	lsrs	r3, r3, #12
 800b5c8:	b2db      	uxtb	r3, r3
 800b5ca:	f003 0301 	and.w	r3, r3, #1
 800b5ce:	b2da      	uxtb	r2, r3
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b5da:	0a9b      	lsrs	r3, r3, #10
 800b5dc:	b2db      	uxtb	r3, r3
 800b5de:	f003 0303 	and.w	r3, r3, #3
 800b5e2:	b2da      	uxtb	r2, r3
 800b5e4:	683b      	ldr	r3, [r7, #0]
 800b5e6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b5ee:	0a1b      	lsrs	r3, r3, #8
 800b5f0:	b2db      	uxtb	r3, r3
 800b5f2:	f003 0303 	and.w	r3, r3, #3
 800b5f6:	b2da      	uxtb	r2, r3
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b602:	085b      	lsrs	r3, r3, #1
 800b604:	b2db      	uxtb	r3, r3
 800b606:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b60a:	b2da      	uxtb	r2, r3
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	2201      	movs	r2, #1
 800b616:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800b61a:	2300      	movs	r3, #0
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	370c      	adds	r7, #12
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr
 800b628:	1fe00fff 	.word	0x1fe00fff

0800b62c <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b094      	sub	sp, #80	@ 0x50
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
 800b634:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800b636:	2300      	movs	r3, #0
 800b638:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b642:	b2db      	uxtb	r3, r3
 800b644:	2b03      	cmp	r3, #3
 800b646:	d101      	bne.n	800b64c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800b648:	2301      	movs	r3, #1
 800b64a:	e0a7      	b.n	800b79c <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800b64c:	f107 0308 	add.w	r3, r7, #8
 800b650:	4619      	mov	r1, r3
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f000 fb36 	bl	800bcc4 <SD_SendSDStatus>
 800b658:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800b65a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d011      	beq.n	800b684 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4a4f      	ldr	r2, [pc, #316]	@ (800b7a4 <HAL_SD_GetCardStatus+0x178>)
 800b666:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b66c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b66e:	431a      	orrs	r2, r3
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2201      	movs	r2, #1
 800b678:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800b67c:	2301      	movs	r3, #1
 800b67e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800b682:	e070      	b.n	800b766 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	099b      	lsrs	r3, r3, #6
 800b688:	b2db      	uxtb	r3, r3
 800b68a:	f003 0303 	and.w	r3, r3, #3
 800b68e:	b2da      	uxtb	r2, r3
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	095b      	lsrs	r3, r3, #5
 800b698:	b2db      	uxtb	r3, r3
 800b69a:	f003 0301 	and.w	r3, r3, #1
 800b69e:	b2da      	uxtb	r2, r3
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800b6a4:	68bb      	ldr	r3, [r7, #8]
 800b6a6:	0a1b      	lsrs	r3, r3, #8
 800b6a8:	b29b      	uxth	r3, r3
 800b6aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800b6ae:	b29a      	uxth	r2, r3
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	0e1b      	lsrs	r3, r3, #24
 800b6b4:	b29b      	uxth	r3, r3
 800b6b6:	4313      	orrs	r3, r2
 800b6b8:	b29a      	uxth	r2, r3
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	061a      	lsls	r2, r3, #24
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	021b      	lsls	r3, r3, #8
 800b6c6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b6ca:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	0a1b      	lsrs	r3, r3, #8
 800b6d0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800b6d4:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	0e1b      	lsrs	r3, r3, #24
 800b6da:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800b6e0:	693b      	ldr	r3, [r7, #16]
 800b6e2:	b2da      	uxtb	r2, r3
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800b6e8:	693b      	ldr	r3, [r7, #16]
 800b6ea:	0a1b      	lsrs	r3, r3, #8
 800b6ec:	b2da      	uxtb	r2, r3
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800b6f2:	693b      	ldr	r3, [r7, #16]
 800b6f4:	0d1b      	lsrs	r3, r3, #20
 800b6f6:	b2db      	uxtb	r3, r3
 800b6f8:	f003 030f 	and.w	r3, r3, #15
 800b6fc:	b2da      	uxtb	r2, r3
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800b702:	693b      	ldr	r3, [r7, #16]
 800b704:	0c1b      	lsrs	r3, r3, #16
 800b706:	b29b      	uxth	r3, r3
 800b708:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800b70c:	b29a      	uxth	r2, r3
 800b70e:	697b      	ldr	r3, [r7, #20]
 800b710:	b29b      	uxth	r3, r3
 800b712:	b2db      	uxtb	r3, r3
 800b714:	b29b      	uxth	r3, r3
 800b716:	4313      	orrs	r3, r2
 800b718:	b29a      	uxth	r2, r3
 800b71a:	683b      	ldr	r3, [r7, #0]
 800b71c:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	0a9b      	lsrs	r3, r3, #10
 800b722:	b2db      	uxtb	r3, r3
 800b724:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b728:	b2da      	uxtb	r2, r3
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800b72e:	697b      	ldr	r3, [r7, #20]
 800b730:	0a1b      	lsrs	r3, r3, #8
 800b732:	b2db      	uxtb	r3, r3
 800b734:	f003 0303 	and.w	r3, r3, #3
 800b738:	b2da      	uxtb	r2, r3
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800b73e:	697b      	ldr	r3, [r7, #20]
 800b740:	091b      	lsrs	r3, r3, #4
 800b742:	b2db      	uxtb	r3, r3
 800b744:	f003 030f 	and.w	r3, r3, #15
 800b748:	b2da      	uxtb	r2, r3
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800b74e:	697b      	ldr	r3, [r7, #20]
 800b750:	b2db      	uxtb	r3, r3
 800b752:	f003 030f 	and.w	r3, r3, #15
 800b756:	b2da      	uxtb	r2, r3
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800b75c:	69bb      	ldr	r3, [r7, #24]
 800b75e:	0e1b      	lsrs	r3, r3, #24
 800b760:	b2da      	uxtb	r2, r3
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b76e:	4618      	mov	r0, r3
 800b770:	f004 fa28 	bl	800fbc4 <SDMMC_CmdBlockLength>
 800b774:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800b776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d00d      	beq.n	800b798 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	4a08      	ldr	r2, [pc, #32]	@ (800b7a4 <HAL_SD_GetCardStatus+0x178>)
 800b782:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b788:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2201      	movs	r2, #1
 800b78e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800b792:	2301      	movs	r3, #1
 800b794:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 800b798:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	3750      	adds	r7, #80	@ 0x50
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}
 800b7a4:	1fe00fff 	.word	0x1fe00fff

0800b7a8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800b7a8:	b590      	push	{r4, r7, lr}
 800b7aa:	b08d      	sub	sp, #52	@ 0x34
 800b7ac:	af02      	add	r7, sp, #8
 800b7ae:	6078      	str	r0, [r7, #4]
 800b7b0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2203      	movs	r2, #3
 800b7bc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7c4:	2b03      	cmp	r3, #3
 800b7c6:	d02e      	beq.n	800b826 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b7ce:	d106      	bne.n	800b7de <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7d4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	635a      	str	r2, [r3, #52]	@ 0x34
 800b7dc:	e029      	b.n	800b832 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b7e4:	d10a      	bne.n	800b7fc <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f000 fb64 	bl	800beb4 <SD_WideBus_Enable>
 800b7ec:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b7f2:	6a3b      	ldr	r3, [r7, #32]
 800b7f4:	431a      	orrs	r2, r3
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	635a      	str	r2, [r3, #52]	@ 0x34
 800b7fa:	e01a      	b.n	800b832 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d10a      	bne.n	800b818 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800b802:	6878      	ldr	r0, [r7, #4]
 800b804:	f000 fba1 	bl	800bf4a <SD_WideBus_Disable>
 800b808:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b80e:	6a3b      	ldr	r3, [r7, #32]
 800b810:	431a      	orrs	r2, r3
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	635a      	str	r2, [r3, #52]	@ 0x34
 800b816:	e00c      	b.n	800b832 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b81c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	635a      	str	r2, [r3, #52]	@ 0x34
 800b824:	e005      	b.n	800b832 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b82a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b836:	2b00      	cmp	r3, #0
 800b838:	d007      	beq.n	800b84a <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	4a5f      	ldr	r2, [pc, #380]	@ (800b9bc <HAL_SD_ConfigWideBusOperation+0x214>)
 800b840:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800b842:	2301      	movs	r3, #1
 800b844:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b848:	e096      	b.n	800b978 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800b84a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800b84e:	f04f 0100 	mov.w	r1, #0
 800b852:	f7fe f80b 	bl	800986c <HAL_RCCEx_GetPeriphCLKFreq>
 800b856:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800b858:	69fb      	ldr	r3, [r7, #28]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	f000 8083 	beq.w	800b966 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	685b      	ldr	r3, [r3, #4]
 800b864:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	689b      	ldr	r3, [r3, #8]
 800b86a:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	691b      	ldr	r3, [r3, #16]
 800b874:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	695a      	ldr	r2, [r3, #20]
 800b87a:	69fb      	ldr	r3, [r7, #28]
 800b87c:	4950      	ldr	r1, [pc, #320]	@ (800b9c0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800b87e:	fba1 1303 	umull	r1, r3, r1, r3
 800b882:	0e1b      	lsrs	r3, r3, #24
 800b884:	429a      	cmp	r2, r3
 800b886:	d303      	bcc.n	800b890 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	695b      	ldr	r3, [r3, #20]
 800b88c:	61bb      	str	r3, [r7, #24]
 800b88e:	e05a      	b.n	800b946 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b894:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b898:	d103      	bne.n	800b8a2 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	695b      	ldr	r3, [r3, #20]
 800b89e:	61bb      	str	r3, [r7, #24]
 800b8a0:	e051      	b.n	800b946 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8aa:	d126      	bne.n	800b8fa <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	695b      	ldr	r3, [r3, #20]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d10e      	bne.n	800b8d2 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800b8b4:	69fb      	ldr	r3, [r7, #28]
 800b8b6:	4a43      	ldr	r2, [pc, #268]	@ (800b9c4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800b8b8:	4293      	cmp	r3, r2
 800b8ba:	d906      	bls.n	800b8ca <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800b8bc:	69fb      	ldr	r3, [r7, #28]
 800b8be:	4a40      	ldr	r2, [pc, #256]	@ (800b9c0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800b8c0:	fba2 2303 	umull	r2, r3, r2, r3
 800b8c4:	0e5b      	lsrs	r3, r3, #25
 800b8c6:	61bb      	str	r3, [r7, #24]
 800b8c8:	e03d      	b.n	800b946 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	695b      	ldr	r3, [r3, #20]
 800b8ce:	61bb      	str	r3, [r7, #24]
 800b8d0:	e039      	b.n	800b946 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	695b      	ldr	r3, [r3, #20]
 800b8d6:	005b      	lsls	r3, r3, #1
 800b8d8:	69fa      	ldr	r2, [r7, #28]
 800b8da:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8de:	4a39      	ldr	r2, [pc, #228]	@ (800b9c4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	d906      	bls.n	800b8f2 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800b8e4:	69fb      	ldr	r3, [r7, #28]
 800b8e6:	4a36      	ldr	r2, [pc, #216]	@ (800b9c0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800b8e8:	fba2 2303 	umull	r2, r3, r2, r3
 800b8ec:	0e5b      	lsrs	r3, r3, #25
 800b8ee:	61bb      	str	r3, [r7, #24]
 800b8f0:	e029      	b.n	800b946 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	695b      	ldr	r3, [r3, #20]
 800b8f6:	61bb      	str	r3, [r7, #24]
 800b8f8:	e025      	b.n	800b946 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	695b      	ldr	r3, [r3, #20]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d10e      	bne.n	800b920 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800b902:	69fb      	ldr	r3, [r7, #28]
 800b904:	4a30      	ldr	r2, [pc, #192]	@ (800b9c8 <HAL_SD_ConfigWideBusOperation+0x220>)
 800b906:	4293      	cmp	r3, r2
 800b908:	d906      	bls.n	800b918 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800b90a:	69fb      	ldr	r3, [r7, #28]
 800b90c:	4a2c      	ldr	r2, [pc, #176]	@ (800b9c0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800b90e:	fba2 2303 	umull	r2, r3, r2, r3
 800b912:	0e1b      	lsrs	r3, r3, #24
 800b914:	61bb      	str	r3, [r7, #24]
 800b916:	e016      	b.n	800b946 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	695b      	ldr	r3, [r3, #20]
 800b91c:	61bb      	str	r3, [r7, #24]
 800b91e:	e012      	b.n	800b946 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	695b      	ldr	r3, [r3, #20]
 800b924:	005b      	lsls	r3, r3, #1
 800b926:	69fa      	ldr	r2, [r7, #28]
 800b928:	fbb2 f3f3 	udiv	r3, r2, r3
 800b92c:	4a26      	ldr	r2, [pc, #152]	@ (800b9c8 <HAL_SD_ConfigWideBusOperation+0x220>)
 800b92e:	4293      	cmp	r3, r2
 800b930:	d906      	bls.n	800b940 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800b932:	69fb      	ldr	r3, [r7, #28]
 800b934:	4a22      	ldr	r2, [pc, #136]	@ (800b9c0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800b936:	fba2 2303 	umull	r2, r3, r2, r3
 800b93a:	0e1b      	lsrs	r3, r3, #24
 800b93c:	61bb      	str	r3, [r7, #24]
 800b93e:	e002      	b.n	800b946 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	695b      	ldr	r3, [r3, #20]
 800b944:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681c      	ldr	r4, [r3, #0]
 800b94a:	466a      	mov	r2, sp
 800b94c:	f107 0314 	add.w	r3, r7, #20
 800b950:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b954:	e882 0003 	stmia.w	r2, {r0, r1}
 800b958:	f107 0308 	add.w	r3, r7, #8
 800b95c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b95e:	4620      	mov	r0, r4
 800b960:	f004 f852 	bl	800fa08 <SDMMC_Init>
 800b964:	e008      	b.n	800b978 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b96a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800b972:	2301      	movs	r3, #1
 800b974:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b980:	4618      	mov	r0, r3
 800b982:	f004 f91f 	bl	800fbc4 <SDMMC_CmdBlockLength>
 800b986:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b988:	6a3b      	ldr	r3, [r7, #32]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d00c      	beq.n	800b9a8 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	4a0a      	ldr	r2, [pc, #40]	@ (800b9bc <HAL_SD_ConfigWideBusOperation+0x214>)
 800b994:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b99a:	6a3b      	ldr	r3, [r7, #32]
 800b99c:	431a      	orrs	r2, r3
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	2201      	movs	r2, #1
 800b9ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800b9b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	372c      	adds	r7, #44	@ 0x2c
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	bd90      	pop	{r4, r7, pc}
 800b9bc:	1fe00fff 	.word	0x1fe00fff
 800b9c0:	55e63b89 	.word	0x55e63b89
 800b9c4:	02faf080 	.word	0x02faf080
 800b9c8:	017d7840 	.word	0x017d7840

0800b9cc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b086      	sub	sp, #24
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800b9d8:	f107 030c 	add.w	r3, r7, #12
 800b9dc:	4619      	mov	r1, r3
 800b9de:	6878      	ldr	r0, [r7, #4]
 800b9e0:	f000 fa40 	bl	800be64 <SD_SendStatus>
 800b9e4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d005      	beq.n	800b9f8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b9f0:	697b      	ldr	r3, [r7, #20]
 800b9f2:	431a      	orrs	r2, r3
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	0a5b      	lsrs	r3, r3, #9
 800b9fc:	f003 030f 	and.w	r3, r3, #15
 800ba00:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800ba02:	693b      	ldr	r3, [r7, #16]
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	3718      	adds	r7, #24
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	bd80      	pop	{r7, pc}

0800ba0c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b090      	sub	sp, #64	@ 0x40
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800ba14:	2300      	movs	r3, #0
 800ba16:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800ba18:	f7f8 f944 	bl	8003ca4 <HAL_GetTick>
 800ba1c:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	4618      	mov	r0, r3
 800ba24:	f004 f849 	bl	800faba <SDMMC_GetPowerState>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d102      	bne.n	800ba34 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ba2e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800ba32:	e0b5      	b.n	800bba0 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba38:	2b03      	cmp	r3, #3
 800ba3a:	d02e      	beq.n	800ba9a <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	4618      	mov	r0, r3
 800ba42:	f004 fa08 	bl	800fe56 <SDMMC_CmdSendCID>
 800ba46:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800ba48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d001      	beq.n	800ba52 <SD_InitCard+0x46>
    {
      return errorstate;
 800ba4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba50:	e0a6      	b.n	800bba0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	2100      	movs	r1, #0
 800ba58:	4618      	mov	r0, r3
 800ba5a:	f004 f874 	bl	800fb46 <SDMMC_GetResponse>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	2104      	movs	r1, #4
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	f004 f86b 	bl	800fb46 <SDMMC_GetResponse>
 800ba70:	4602      	mov	r2, r0
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	2108      	movs	r1, #8
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f004 f862 	bl	800fb46 <SDMMC_GetResponse>
 800ba82:	4602      	mov	r2, r0
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	210c      	movs	r1, #12
 800ba8e:	4618      	mov	r0, r3
 800ba90:	f004 f859 	bl	800fb46 <SDMMC_GetResponse>
 800ba94:	4602      	mov	r2, r0
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba9e:	2b03      	cmp	r3, #3
 800baa0:	d01d      	beq.n	800bade <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800baa2:	e019      	b.n	800bad8 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f107 020a 	add.w	r2, r7, #10
 800baac:	4611      	mov	r1, r2
 800baae:	4618      	mov	r0, r3
 800bab0:	f004 fa10 	bl	800fed4 <SDMMC_CmdSetRelAdd>
 800bab4:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800bab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d001      	beq.n	800bac0 <SD_InitCard+0xb4>
      {
        return errorstate;
 800babc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800babe:	e06f      	b.n	800bba0 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800bac0:	f7f8 f8f0 	bl	8003ca4 <HAL_GetTick>
 800bac4:	4602      	mov	r2, r0
 800bac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bac8:	1ad3      	subs	r3, r2, r3
 800baca:	f241 3287 	movw	r2, #4999	@ 0x1387
 800bace:	4293      	cmp	r3, r2
 800bad0:	d902      	bls.n	800bad8 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800bad2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bad6:	e063      	b.n	800bba0 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800bad8:	897b      	ldrh	r3, [r7, #10]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d0e2      	beq.n	800baa4 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bae2:	2b03      	cmp	r3, #3
 800bae4:	d036      	beq.n	800bb54 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800bae6:	897b      	ldrh	r3, [r7, #10]
 800bae8:	461a      	mov	r2, r3
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681a      	ldr	r2, [r3, #0]
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800baf6:	041b      	lsls	r3, r3, #16
 800baf8:	4619      	mov	r1, r3
 800bafa:	4610      	mov	r0, r2
 800bafc:	f004 f9ca 	bl	800fe94 <SDMMC_CmdSendCSD>
 800bb00:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800bb02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d001      	beq.n	800bb0c <SD_InitCard+0x100>
    {
      return errorstate;
 800bb08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb0a:	e049      	b.n	800bba0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	2100      	movs	r1, #0
 800bb12:	4618      	mov	r0, r3
 800bb14:	f004 f817 	bl	800fb46 <SDMMC_GetResponse>
 800bb18:	4602      	mov	r2, r0
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	2104      	movs	r1, #4
 800bb24:	4618      	mov	r0, r3
 800bb26:	f004 f80e 	bl	800fb46 <SDMMC_GetResponse>
 800bb2a:	4602      	mov	r2, r0
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	2108      	movs	r1, #8
 800bb36:	4618      	mov	r0, r3
 800bb38:	f004 f805 	bl	800fb46 <SDMMC_GetResponse>
 800bb3c:	4602      	mov	r2, r0
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	210c      	movs	r1, #12
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f003 fffc 	bl	800fb46 <SDMMC_GetResponse>
 800bb4e:	4602      	mov	r2, r0
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	2104      	movs	r1, #4
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f003 fff3 	bl	800fb46 <SDMMC_GetResponse>
 800bb60:	4603      	mov	r3, r0
 800bb62:	0d1a      	lsrs	r2, r3, #20
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800bb68:	f107 030c 	add.w	r3, r7, #12
 800bb6c:	4619      	mov	r1, r3
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f7ff fbb8 	bl	800b2e4 <HAL_SD_GetCardCSD>
 800bb74:	4603      	mov	r3, r0
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d002      	beq.n	800bb80 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bb7a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800bb7e:	e00f      	b.n	800bba0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681a      	ldr	r2, [r3, #0]
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb88:	041b      	lsls	r3, r3, #16
 800bb8a:	4619      	mov	r1, r3
 800bb8c:	4610      	mov	r0, r2
 800bb8e:	f004 f879 	bl	800fc84 <SDMMC_CmdSelDesel>
 800bb92:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800bb94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d001      	beq.n	800bb9e <SD_InitCard+0x192>
  {
    return errorstate;
 800bb9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb9c:	e000      	b.n	800bba0 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800bb9e:	2300      	movs	r3, #0
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	3740      	adds	r7, #64	@ 0x40
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}

0800bba8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b086      	sub	sp, #24
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	f004 f882 	bl	800fcca <SDMMC_CmdGoIdleState>
 800bbc6:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d001      	beq.n	800bbd2 <SD_PowerON+0x2a>
  {
    return errorstate;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	e072      	b.n	800bcb8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	f004 f895 	bl	800fd06 <SDMMC_CmdOperCond>
 800bbdc:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bbe4:	d10d      	bne.n	800bc02 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2200      	movs	r2, #0
 800bbea:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	f004 f86a 	bl	800fcca <SDMMC_CmdGoIdleState>
 800bbf6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d004      	beq.n	800bc08 <SD_PowerON+0x60>
    {
      return errorstate;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	e05a      	b.n	800bcb8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	2201      	movs	r2, #1
 800bc06:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc0c:	2b01      	cmp	r3, #1
 800bc0e:	d137      	bne.n	800bc80 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	2100      	movs	r1, #0
 800bc16:	4618      	mov	r0, r3
 800bc18:	f004 f895 	bl	800fd46 <SDMMC_CmdAppCommand>
 800bc1c:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d02d      	beq.n	800bc80 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bc24:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800bc28:	e046      	b.n	800bcb8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	2100      	movs	r1, #0
 800bc30:	4618      	mov	r0, r3
 800bc32:	f004 f888 	bl	800fd46 <SDMMC_CmdAppCommand>
 800bc36:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d001      	beq.n	800bc42 <SD_PowerON+0x9a>
    {
      return errorstate;
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	e03a      	b.n	800bcb8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	491e      	ldr	r1, [pc, #120]	@ (800bcc0 <SD_PowerON+0x118>)
 800bc48:	4618      	mov	r0, r3
 800bc4a:	f004 f89f 	bl	800fd8c <SDMMC_CmdAppOperCommand>
 800bc4e:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d002      	beq.n	800bc5c <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bc56:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800bc5a:	e02d      	b.n	800bcb8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	2100      	movs	r1, #0
 800bc62:	4618      	mov	r0, r3
 800bc64:	f003 ff6f 	bl	800fb46 <SDMMC_GetResponse>
 800bc68:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800bc6a:	697b      	ldr	r3, [r7, #20]
 800bc6c:	0fdb      	lsrs	r3, r3, #31
 800bc6e:	2b01      	cmp	r3, #1
 800bc70:	d101      	bne.n	800bc76 <SD_PowerON+0xce>
 800bc72:	2301      	movs	r3, #1
 800bc74:	e000      	b.n	800bc78 <SD_PowerON+0xd0>
 800bc76:	2300      	movs	r3, #0
 800bc78:	613b      	str	r3, [r7, #16]

    count++;
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800bc86:	4293      	cmp	r3, r2
 800bc88:	d802      	bhi.n	800bc90 <SD_PowerON+0xe8>
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d0cc      	beq.n	800bc2a <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800bc96:	4293      	cmp	r3, r2
 800bc98:	d902      	bls.n	800bca0 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800bc9a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bc9e:	e00b      	b.n	800bcb8 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	2200      	movs	r2, #0
 800bca4:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800bca6:	697b      	ldr	r3, [r7, #20]
 800bca8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d002      	beq.n	800bcb6 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2201      	movs	r2, #1
 800bcb4:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800bcb6:	2300      	movs	r3, #0
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	3718      	adds	r7, #24
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}
 800bcc0:	c1100000 	.word	0xc1100000

0800bcc4 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b08c      	sub	sp, #48	@ 0x30
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
 800bccc:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800bcce:	f7f7 ffe9 	bl	8003ca4 <HAL_GetTick>
 800bcd2:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	2100      	movs	r1, #0
 800bcde:	4618      	mov	r0, r3
 800bce0:	f003 ff31 	bl	800fb46 <SDMMC_GetResponse>
 800bce4:	4603      	mov	r3, r0
 800bce6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bcea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bcee:	d102      	bne.n	800bcf6 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bcf0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800bcf4:	e0b0      	b.n	800be58 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	2140      	movs	r1, #64	@ 0x40
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f003 ff61 	bl	800fbc4 <SDMMC_CmdBlockLength>
 800bd02:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bd04:	6a3b      	ldr	r3, [r7, #32]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d005      	beq.n	800bd16 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800bd12:	6a3b      	ldr	r3, [r7, #32]
 800bd14:	e0a0      	b.n	800be58 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681a      	ldr	r2, [r3, #0]
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd1e:	041b      	lsls	r3, r3, #16
 800bd20:	4619      	mov	r1, r3
 800bd22:	4610      	mov	r0, r2
 800bd24:	f004 f80f 	bl	800fd46 <SDMMC_CmdAppCommand>
 800bd28:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bd2a:	6a3b      	ldr	r3, [r7, #32]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d005      	beq.n	800bd3c <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800bd38:	6a3b      	ldr	r3, [r7, #32]
 800bd3a:	e08d      	b.n	800be58 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800bd3c:	f04f 33ff 	mov.w	r3, #4294967295
 800bd40:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800bd42:	2340      	movs	r3, #64	@ 0x40
 800bd44:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800bd46:	2360      	movs	r3, #96	@ 0x60
 800bd48:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800bd4a:	2302      	movs	r3, #2
 800bd4c:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800bd4e:	2300      	movs	r3, #0
 800bd50:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800bd52:	2301      	movs	r3, #1
 800bd54:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	f107 0208 	add.w	r2, r7, #8
 800bd5e:	4611      	mov	r1, r2
 800bd60:	4618      	mov	r0, r3
 800bd62:	f003 ff03 	bl	800fb6c <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	f004 f8f7 	bl	800ff5e <SDMMC_CmdStatusRegister>
 800bd70:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bd72:	6a3b      	ldr	r3, [r7, #32]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d02b      	beq.n	800bdd0 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800bd80:	6a3b      	ldr	r3, [r7, #32]
 800bd82:	e069      	b.n	800be58 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d013      	beq.n	800bdba <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800bd92:	2300      	movs	r3, #0
 800bd94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd96:	e00d      	b.n	800bdb4 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	f003 fe5d 	bl	800fa5c <SDMMC_ReadFIFO>
 800bda2:	4602      	mov	r2, r0
 800bda4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bda6:	601a      	str	r2, [r3, #0]
        pData++;
 800bda8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdaa:	3304      	adds	r3, #4
 800bdac:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800bdae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdb0:	3301      	adds	r3, #1
 800bdb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bdb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdb6:	2b07      	cmp	r3, #7
 800bdb8:	d9ee      	bls.n	800bd98 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800bdba:	f7f7 ff73 	bl	8003ca4 <HAL_GetTick>
 800bdbe:	4602      	mov	r2, r0
 800bdc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc2:	1ad3      	subs	r3, r2, r3
 800bdc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdc8:	d102      	bne.n	800bdd0 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800bdca:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bdce:	e043      	b.n	800be58 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bdd6:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d0d2      	beq.n	800bd84 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bde4:	f003 0308 	and.w	r3, r3, #8
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d001      	beq.n	800bdf0 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800bdec:	2308      	movs	r3, #8
 800bdee:	e033      	b.n	800be58 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bdf6:	f003 0302 	and.w	r3, r3, #2
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d001      	beq.n	800be02 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800bdfe:	2302      	movs	r3, #2
 800be00:	e02a      	b.n	800be58 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be08:	f003 0320 	and.w	r3, r3, #32
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d017      	beq.n	800be40 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800be10:	2320      	movs	r3, #32
 800be12:	e021      	b.n	800be58 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	4618      	mov	r0, r3
 800be1a:	f003 fe1f 	bl	800fa5c <SDMMC_ReadFIFO>
 800be1e:	4602      	mov	r2, r0
 800be20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be22:	601a      	str	r2, [r3, #0]
    pData++;
 800be24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be26:	3304      	adds	r3, #4
 800be28:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800be2a:	f7f7 ff3b 	bl	8003ca4 <HAL_GetTick>
 800be2e:	4602      	mov	r2, r0
 800be30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be32:	1ad3      	subs	r3, r2, r3
 800be34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be38:	d102      	bne.n	800be40 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800be3a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800be3e:	e00b      	b.n	800be58 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d1e2      	bne.n	800be14 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	4a03      	ldr	r2, [pc, #12]	@ (800be60 <SD_SendSDStatus+0x19c>)
 800be54:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800be56:	2300      	movs	r3, #0
}
 800be58:	4618      	mov	r0, r3
 800be5a:	3730      	adds	r7, #48	@ 0x30
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}
 800be60:	18000f3a 	.word	0x18000f3a

0800be64 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b084      	sub	sp, #16
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d102      	bne.n	800be7a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800be74:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800be78:	e018      	b.n	800beac <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681a      	ldr	r2, [r3, #0]
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be82:	041b      	lsls	r3, r3, #16
 800be84:	4619      	mov	r1, r3
 800be86:	4610      	mov	r0, r2
 800be88:	f004 f846 	bl	800ff18 <SDMMC_CmdSendStatus>
 800be8c:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d001      	beq.n	800be98 <SD_SendStatus+0x34>
  {
    return errorstate;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	e009      	b.n	800beac <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	2100      	movs	r1, #0
 800be9e:	4618      	mov	r0, r3
 800bea0:	f003 fe51 	bl	800fb46 <SDMMC_GetResponse>
 800bea4:	4602      	mov	r2, r0
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800beaa:	2300      	movs	r3, #0
}
 800beac:	4618      	mov	r0, r3
 800beae:	3710      	adds	r7, #16
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}

0800beb4 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b086      	sub	sp, #24
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800bebc:	2300      	movs	r3, #0
 800bebe:	60fb      	str	r3, [r7, #12]
 800bec0:	2300      	movs	r3, #0
 800bec2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	2100      	movs	r1, #0
 800beca:	4618      	mov	r0, r3
 800becc:	f003 fe3b 	bl	800fb46 <SDMMC_GetResponse>
 800bed0:	4603      	mov	r3, r0
 800bed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bed6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800beda:	d102      	bne.n	800bee2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bedc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800bee0:	e02f      	b.n	800bf42 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bee2:	f107 030c 	add.w	r3, r7, #12
 800bee6:	4619      	mov	r1, r3
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	f000 f879 	bl	800bfe0 <SD_FindSCR>
 800beee:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bef0:	697b      	ldr	r3, [r7, #20]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d001      	beq.n	800befa <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800bef6:	697b      	ldr	r3, [r7, #20]
 800bef8:	e023      	b.n	800bf42 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800befa:	693b      	ldr	r3, [r7, #16]
 800befc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d01c      	beq.n	800bf3e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681a      	ldr	r2, [r3, #0]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf0c:	041b      	lsls	r3, r3, #16
 800bf0e:	4619      	mov	r1, r3
 800bf10:	4610      	mov	r0, r2
 800bf12:	f003 ff18 	bl	800fd46 <SDMMC_CmdAppCommand>
 800bf16:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800bf18:	697b      	ldr	r3, [r7, #20]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d001      	beq.n	800bf22 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800bf1e:	697b      	ldr	r3, [r7, #20]
 800bf20:	e00f      	b.n	800bf42 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	2102      	movs	r1, #2
 800bf28:	4618      	mov	r0, r3
 800bf2a:	f003 ff4f 	bl	800fdcc <SDMMC_CmdBusWidth>
 800bf2e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800bf30:	697b      	ldr	r3, [r7, #20]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d001      	beq.n	800bf3a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	e003      	b.n	800bf42 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	e001      	b.n	800bf42 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bf3e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800bf42:	4618      	mov	r0, r3
 800bf44:	3718      	adds	r7, #24
 800bf46:	46bd      	mov	sp, r7
 800bf48:	bd80      	pop	{r7, pc}

0800bf4a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800bf4a:	b580      	push	{r7, lr}
 800bf4c:	b086      	sub	sp, #24
 800bf4e:	af00      	add	r7, sp, #0
 800bf50:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800bf52:	2300      	movs	r3, #0
 800bf54:	60fb      	str	r3, [r7, #12]
 800bf56:	2300      	movs	r3, #0
 800bf58:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	2100      	movs	r1, #0
 800bf60:	4618      	mov	r0, r3
 800bf62:	f003 fdf0 	bl	800fb46 <SDMMC_GetResponse>
 800bf66:	4603      	mov	r3, r0
 800bf68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bf70:	d102      	bne.n	800bf78 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bf72:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800bf76:	e02f      	b.n	800bfd8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bf78:	f107 030c 	add.w	r3, r7, #12
 800bf7c:	4619      	mov	r1, r3
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	f000 f82e 	bl	800bfe0 <SD_FindSCR>
 800bf84:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bf86:	697b      	ldr	r3, [r7, #20]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d001      	beq.n	800bf90 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	e023      	b.n	800bfd8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bf90:	693b      	ldr	r3, [r7, #16]
 800bf92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d01c      	beq.n	800bfd4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681a      	ldr	r2, [r3, #0]
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfa2:	041b      	lsls	r3, r3, #16
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	4610      	mov	r0, r2
 800bfa8:	f003 fecd 	bl	800fd46 <SDMMC_CmdAppCommand>
 800bfac:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800bfae:	697b      	ldr	r3, [r7, #20]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d001      	beq.n	800bfb8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800bfb4:	697b      	ldr	r3, [r7, #20]
 800bfb6:	e00f      	b.n	800bfd8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	2100      	movs	r1, #0
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f003 ff04 	bl	800fdcc <SDMMC_CmdBusWidth>
 800bfc4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d001      	beq.n	800bfd0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800bfcc:	697b      	ldr	r3, [r7, #20]
 800bfce:	e003      	b.n	800bfd8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	e001      	b.n	800bfd8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bfd4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	3718      	adds	r7, #24
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bd80      	pop	{r7, pc}

0800bfe0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b08e      	sub	sp, #56	@ 0x38
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
 800bfe8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800bfea:	f7f7 fe5b 	bl	8003ca4 <HAL_GetTick>
 800bfee:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800bff0:	2300      	movs	r3, #0
 800bff2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800bff4:	2300      	movs	r3, #0
 800bff6:	60bb      	str	r3, [r7, #8]
 800bff8:	2300      	movs	r3, #0
 800bffa:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	2108      	movs	r1, #8
 800c006:	4618      	mov	r0, r3
 800c008:	f003 fddc 	bl	800fbc4 <SDMMC_CmdBlockLength>
 800c00c:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800c00e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c010:	2b00      	cmp	r3, #0
 800c012:	d001      	beq.n	800c018 <SD_FindSCR+0x38>
  {
    return errorstate;
 800c014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c016:	e0ad      	b.n	800c174 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681a      	ldr	r2, [r3, #0]
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c020:	041b      	lsls	r3, r3, #16
 800c022:	4619      	mov	r1, r3
 800c024:	4610      	mov	r0, r2
 800c026:	f003 fe8e 	bl	800fd46 <SDMMC_CmdAppCommand>
 800c02a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800c02c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d001      	beq.n	800c036 <SD_FindSCR+0x56>
  {
    return errorstate;
 800c032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c034:	e09e      	b.n	800c174 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c036:	f04f 33ff 	mov.w	r3, #4294967295
 800c03a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800c03c:	2308      	movs	r3, #8
 800c03e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800c040:	2330      	movs	r3, #48	@ 0x30
 800c042:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c044:	2302      	movs	r3, #2
 800c046:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c048:	2300      	movs	r3, #0
 800c04a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800c04c:	2301      	movs	r3, #1
 800c04e:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f107 0210 	add.w	r2, r7, #16
 800c058:	4611      	mov	r1, r2
 800c05a:	4618      	mov	r0, r3
 800c05c:	f003 fd86 	bl	800fb6c <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	4618      	mov	r0, r3
 800c066:	f003 fed4 	bl	800fe12 <SDMMC_CmdSendSCR>
 800c06a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800c06c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d027      	beq.n	800c0c2 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800c072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c074:	e07e      	b.n	800c174 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c07c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c080:	2b00      	cmp	r3, #0
 800c082:	d113      	bne.n	800c0ac <SD_FindSCR+0xcc>
 800c084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c086:	2b00      	cmp	r3, #0
 800c088:	d110      	bne.n	800c0ac <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	4618      	mov	r0, r3
 800c090:	f003 fce4 	bl	800fa5c <SDMMC_ReadFIFO>
 800c094:	4603      	mov	r3, r0
 800c096:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	4618      	mov	r0, r3
 800c09e:	f003 fcdd 	bl	800fa5c <SDMMC_ReadFIFO>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	60fb      	str	r3, [r7, #12]
      index++;
 800c0a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0a8:	3301      	adds	r3, #1
 800c0aa:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800c0ac:	f7f7 fdfa 	bl	8003ca4 <HAL_GetTick>
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0b4:	1ad3      	subs	r3, r2, r3
 800c0b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0ba:	d102      	bne.n	800c0c2 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800c0bc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c0c0:	e058      	b.n	800c174 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c0c8:	f240 532a 	movw	r3, #1322	@ 0x52a
 800c0cc:	4013      	ands	r3, r2
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d0d1      	beq.n	800c076 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0d8:	f003 0308 	and.w	r3, r3, #8
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d005      	beq.n	800c0ec <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	2208      	movs	r2, #8
 800c0e6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800c0e8:	2308      	movs	r3, #8
 800c0ea:	e043      	b.n	800c174 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0f2:	f003 0302 	and.w	r3, r3, #2
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d005      	beq.n	800c106 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	2202      	movs	r2, #2
 800c100:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800c102:	2302      	movs	r3, #2
 800c104:	e036      	b.n	800c174 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c10c:	f003 0320 	and.w	r3, r3, #32
 800c110:	2b00      	cmp	r3, #0
 800c112:	d005      	beq.n	800c120 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	2220      	movs	r2, #32
 800c11a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800c11c:	2320      	movs	r3, #32
 800c11e:	e029      	b.n	800c174 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	4a15      	ldr	r2, [pc, #84]	@ (800c17c <SD_FindSCR+0x19c>)
 800c126:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	061a      	lsls	r2, r3, #24
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	021b      	lsls	r3, r3, #8
 800c130:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800c134:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	0a1b      	lsrs	r3, r3, #8
 800c13a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800c13e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	0e1b      	lsrs	r3, r3, #24
 800c144:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800c146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c148:	601a      	str	r2, [r3, #0]
    scr++;
 800c14a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c14c:	3304      	adds	r3, #4
 800c14e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	061a      	lsls	r2, r3, #24
 800c154:	68bb      	ldr	r3, [r7, #8]
 800c156:	021b      	lsls	r3, r3, #8
 800c158:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800c15c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	0a1b      	lsrs	r3, r3, #8
 800c162:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800c166:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800c168:	68bb      	ldr	r3, [r7, #8]
 800c16a:	0e1b      	lsrs	r3, r3, #24
 800c16c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800c16e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c170:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800c172:	2300      	movs	r3, #0
}
 800c174:	4618      	mov	r0, r3
 800c176:	3738      	adds	r7, #56	@ 0x38
 800c178:	46bd      	mov	sp, r7
 800c17a:	bd80      	pop	{r7, pc}
 800c17c:	18000f3a 	.word	0x18000f3a

0800c180 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b086      	sub	sp, #24
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c18c:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c192:	2b1f      	cmp	r3, #31
 800c194:	d936      	bls.n	800c204 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800c196:	2300      	movs	r3, #0
 800c198:	617b      	str	r3, [r7, #20]
 800c19a:	e027      	b.n	800c1ec <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f003 fc5b 	bl	800fa5c <SDMMC_ReadFIFO>
 800c1a6:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	b2da      	uxtb	r2, r3
 800c1ac:	693b      	ldr	r3, [r7, #16]
 800c1ae:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c1b0:	693b      	ldr	r3, [r7, #16]
 800c1b2:	3301      	adds	r3, #1
 800c1b4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	0a1b      	lsrs	r3, r3, #8
 800c1ba:	b2da      	uxtb	r2, r3
 800c1bc:	693b      	ldr	r3, [r7, #16]
 800c1be:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c1c0:	693b      	ldr	r3, [r7, #16]
 800c1c2:	3301      	adds	r3, #1
 800c1c4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	0c1b      	lsrs	r3, r3, #16
 800c1ca:	b2da      	uxtb	r2, r3
 800c1cc:	693b      	ldr	r3, [r7, #16]
 800c1ce:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c1d0:	693b      	ldr	r3, [r7, #16]
 800c1d2:	3301      	adds	r3, #1
 800c1d4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	0e1b      	lsrs	r3, r3, #24
 800c1da:	b2da      	uxtb	r2, r3
 800c1dc:	693b      	ldr	r3, [r7, #16]
 800c1de:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	3301      	adds	r3, #1
 800c1e4:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800c1e6:	697b      	ldr	r3, [r7, #20]
 800c1e8:	3301      	adds	r3, #1
 800c1ea:	617b      	str	r3, [r7, #20]
 800c1ec:	697b      	ldr	r3, [r7, #20]
 800c1ee:	2b07      	cmp	r3, #7
 800c1f0:	d9d4      	bls.n	800c19c <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	693a      	ldr	r2, [r7, #16]
 800c1f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1fc:	f1a3 0220 	sub.w	r2, r3, #32
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 800c204:	bf00      	nop
 800c206:	3718      	adds	r7, #24
 800c208:	46bd      	mov	sp, r7
 800c20a:	bd80      	pop	{r7, pc}

0800c20c <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b086      	sub	sp, #24
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	69db      	ldr	r3, [r3, #28]
 800c218:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6a1b      	ldr	r3, [r3, #32]
 800c21e:	2b1f      	cmp	r3, #31
 800c220:	d93a      	bls.n	800c298 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800c222:	2300      	movs	r3, #0
 800c224:	617b      	str	r3, [r7, #20]
 800c226:	e02b      	b.n	800c280 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800c228:	693b      	ldr	r3, [r7, #16]
 800c22a:	781b      	ldrb	r3, [r3, #0]
 800c22c:	60fb      	str	r3, [r7, #12]
      tmp++;
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	3301      	adds	r3, #1
 800c232:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800c234:	693b      	ldr	r3, [r7, #16]
 800c236:	781b      	ldrb	r3, [r3, #0]
 800c238:	021a      	lsls	r2, r3, #8
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	4313      	orrs	r3, r2
 800c23e:	60fb      	str	r3, [r7, #12]
      tmp++;
 800c240:	693b      	ldr	r3, [r7, #16]
 800c242:	3301      	adds	r3, #1
 800c244:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800c246:	693b      	ldr	r3, [r7, #16]
 800c248:	781b      	ldrb	r3, [r3, #0]
 800c24a:	041a      	lsls	r2, r3, #16
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	4313      	orrs	r3, r2
 800c250:	60fb      	str	r3, [r7, #12]
      tmp++;
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	3301      	adds	r3, #1
 800c256:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	781b      	ldrb	r3, [r3, #0]
 800c25c:	061a      	lsls	r2, r3, #24
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	4313      	orrs	r3, r2
 800c262:	60fb      	str	r3, [r7, #12]
      tmp++;
 800c264:	693b      	ldr	r3, [r7, #16]
 800c266:	3301      	adds	r3, #1
 800c268:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f107 020c 	add.w	r2, r7, #12
 800c272:	4611      	mov	r1, r2
 800c274:	4618      	mov	r0, r3
 800c276:	f003 fbfe 	bl	800fa76 <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800c27a:	697b      	ldr	r3, [r7, #20]
 800c27c:	3301      	adds	r3, #1
 800c27e:	617b      	str	r3, [r7, #20]
 800c280:	697b      	ldr	r3, [r7, #20]
 800c282:	2b07      	cmp	r3, #7
 800c284:	d9d0      	bls.n	800c228 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	693a      	ldr	r2, [r7, #16]
 800c28a:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	6a1b      	ldr	r3, [r3, #32]
 800c290:	f1a3 0220 	sub.w	r2, r3, #32
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	621a      	str	r2, [r3, #32]
  }
}
 800c298:	bf00      	nop
 800c29a:	3718      	adds	r7, #24
 800c29c:	46bd      	mov	sp, r7
 800c29e:	bd80      	pop	{r7, pc}

0800c2a0 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800c2a0:	b480      	push	{r7}
 800c2a2:	b083      	sub	sp, #12
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800c2a8:	bf00      	nop
 800c2aa:	370c      	adds	r7, #12
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b2:	4770      	bx	lr

0800c2b4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800c2b4:	b480      	push	{r7}
 800c2b6:	b083      	sub	sp, #12
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800c2bc:	bf00      	nop
 800c2be:	370c      	adds	r7, #12
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c6:	4770      	bx	lr

0800c2c8 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800c2c8:	b480      	push	{r7}
 800c2ca:	b083      	sub	sp, #12
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800c2d0:	bf00      	nop
 800c2d2:	370c      	adds	r7, #12
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2da:	4770      	bx	lr

0800c2dc <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b083      	sub	sp, #12
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800c2e4:	bf00      	nop
 800c2e6:	370c      	adds	r7, #12
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ee:	4770      	bx	lr

0800c2f0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b084      	sub	sp, #16
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d101      	bne.n	800c302 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c2fe:	2301      	movs	r3, #1
 800c300:	e10f      	b.n	800c522 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2200      	movs	r2, #0
 800c306:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	4a87      	ldr	r2, [pc, #540]	@ (800c52c <HAL_SPI_Init+0x23c>)
 800c30e:	4293      	cmp	r3, r2
 800c310:	d00f      	beq.n	800c332 <HAL_SPI_Init+0x42>
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	4a86      	ldr	r2, [pc, #536]	@ (800c530 <HAL_SPI_Init+0x240>)
 800c318:	4293      	cmp	r3, r2
 800c31a:	d00a      	beq.n	800c332 <HAL_SPI_Init+0x42>
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	4a84      	ldr	r2, [pc, #528]	@ (800c534 <HAL_SPI_Init+0x244>)
 800c322:	4293      	cmp	r3, r2
 800c324:	d005      	beq.n	800c332 <HAL_SPI_Init+0x42>
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	68db      	ldr	r3, [r3, #12]
 800c32a:	2b0f      	cmp	r3, #15
 800c32c:	d901      	bls.n	800c332 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800c32e:	2301      	movs	r3, #1
 800c330:	e0f7      	b.n	800c522 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800c332:	6878      	ldr	r0, [r7, #4]
 800c334:	f000 fbba 	bl	800caac <SPI_GetPacketSize>
 800c338:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	4a7b      	ldr	r2, [pc, #492]	@ (800c52c <HAL_SPI_Init+0x23c>)
 800c340:	4293      	cmp	r3, r2
 800c342:	d00c      	beq.n	800c35e <HAL_SPI_Init+0x6e>
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	4a79      	ldr	r2, [pc, #484]	@ (800c530 <HAL_SPI_Init+0x240>)
 800c34a:	4293      	cmp	r3, r2
 800c34c:	d007      	beq.n	800c35e <HAL_SPI_Init+0x6e>
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	4a78      	ldr	r2, [pc, #480]	@ (800c534 <HAL_SPI_Init+0x244>)
 800c354:	4293      	cmp	r3, r2
 800c356:	d002      	beq.n	800c35e <HAL_SPI_Init+0x6e>
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	2b08      	cmp	r3, #8
 800c35c:	d811      	bhi.n	800c382 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c362:	4a72      	ldr	r2, [pc, #456]	@ (800c52c <HAL_SPI_Init+0x23c>)
 800c364:	4293      	cmp	r3, r2
 800c366:	d009      	beq.n	800c37c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	4a70      	ldr	r2, [pc, #448]	@ (800c530 <HAL_SPI_Init+0x240>)
 800c36e:	4293      	cmp	r3, r2
 800c370:	d004      	beq.n	800c37c <HAL_SPI_Init+0x8c>
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	4a6f      	ldr	r2, [pc, #444]	@ (800c534 <HAL_SPI_Init+0x244>)
 800c378:	4293      	cmp	r3, r2
 800c37a:	d104      	bne.n	800c386 <HAL_SPI_Init+0x96>
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	2b10      	cmp	r3, #16
 800c380:	d901      	bls.n	800c386 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800c382:	2301      	movs	r3, #1
 800c384:	e0cd      	b.n	800c522 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c38c:	b2db      	uxtb	r3, r3
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d106      	bne.n	800c3a0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2200      	movs	r2, #0
 800c396:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c39a:	6878      	ldr	r0, [r7, #4]
 800c39c:	f7f5 fd14 	bl	8001dc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2202      	movs	r2, #2
 800c3a4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	681a      	ldr	r2, [r3, #0]
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f022 0201 	bic.w	r2, r2, #1
 800c3b6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	689b      	ldr	r3, [r3, #8]
 800c3be:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800c3c2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	699b      	ldr	r3, [r3, #24]
 800c3c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c3cc:	d119      	bne.n	800c402 <HAL_SPI_Init+0x112>
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	685b      	ldr	r3, [r3, #4]
 800c3d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c3d6:	d103      	bne.n	800c3e0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d008      	beq.n	800c3f2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d10c      	bne.n	800c402 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c3ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c3f0:	d107      	bne.n	800c402 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	681a      	ldr	r2, [r3, #0]
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c400:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	685b      	ldr	r3, [r3, #4]
 800c406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d00f      	beq.n	800c42e <HAL_SPI_Init+0x13e>
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	68db      	ldr	r3, [r3, #12]
 800c412:	2b06      	cmp	r3, #6
 800c414:	d90b      	bls.n	800c42e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	430a      	orrs	r2, r1
 800c42a:	601a      	str	r2, [r3, #0]
 800c42c:	e007      	b.n	800c43e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	681a      	ldr	r2, [r3, #0]
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c43c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	69da      	ldr	r2, [r3, #28]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c446:	431a      	orrs	r2, r3
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	431a      	orrs	r2, r3
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c450:	ea42 0103 	orr.w	r1, r2, r3
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	68da      	ldr	r2, [r3, #12]
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	430a      	orrs	r2, r1
 800c45e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c468:	431a      	orrs	r2, r3
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c46e:	431a      	orrs	r2, r3
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	699b      	ldr	r3, [r3, #24]
 800c474:	431a      	orrs	r2, r3
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	691b      	ldr	r3, [r3, #16]
 800c47a:	431a      	orrs	r2, r3
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	695b      	ldr	r3, [r3, #20]
 800c480:	431a      	orrs	r2, r3
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6a1b      	ldr	r3, [r3, #32]
 800c486:	431a      	orrs	r2, r3
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	685b      	ldr	r3, [r3, #4]
 800c48c:	431a      	orrs	r2, r3
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c492:	431a      	orrs	r2, r3
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	689b      	ldr	r3, [r3, #8]
 800c498:	431a      	orrs	r2, r3
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c49e:	ea42 0103 	orr.w	r1, r2, r3
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	430a      	orrs	r2, r1
 800c4ac:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	685b      	ldr	r3, [r3, #4]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d113      	bne.n	800c4de <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	689b      	ldr	r3, [r3, #8]
 800c4bc:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c4c8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	689b      	ldr	r3, [r3, #8]
 800c4d0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c4dc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	f022 0201 	bic.w	r2, r2, #1
 800c4ec:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	685b      	ldr	r3, [r3, #4]
 800c4f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d00a      	beq.n	800c510 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	68db      	ldr	r3, [r3, #12]
 800c500:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	430a      	orrs	r2, r1
 800c50e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	2200      	movs	r2, #0
 800c514:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2201      	movs	r2, #1
 800c51c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800c520:	2300      	movs	r3, #0
}
 800c522:	4618      	mov	r0, r3
 800c524:	3710      	adds	r7, #16
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}
 800c52a:	bf00      	nop
 800c52c:	40013000 	.word	0x40013000
 800c530:	40003800 	.word	0x40003800
 800c534:	40003c00 	.word	0x40003c00

0800c538 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b08a      	sub	sp, #40	@ 0x28
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	691b      	ldr	r3, [r3, #16]
 800c546:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	695b      	ldr	r3, [r3, #20]
 800c54e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800c550:	6a3a      	ldr	r2, [r7, #32]
 800c552:	69fb      	ldr	r3, [r7, #28]
 800c554:	4013      	ands	r3, r2
 800c556:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	689b      	ldr	r3, [r3, #8]
 800c55e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800c560:	2300      	movs	r3, #0
 800c562:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c56a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	3330      	adds	r3, #48	@ 0x30
 800c572:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800c574:	69fb      	ldr	r3, [r7, #28]
 800c576:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d010      	beq.n	800c5a0 <HAL_SPI_IRQHandler+0x68>
 800c57e:	6a3b      	ldr	r3, [r7, #32]
 800c580:	f003 0308 	and.w	r3, r3, #8
 800c584:	2b00      	cmp	r3, #0
 800c586:	d00b      	beq.n	800c5a0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	699a      	ldr	r2, [r3, #24]
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c596:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800c598:	6878      	ldr	r0, [r7, #4]
 800c59a:	f000 f9c3 	bl	800c924 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800c59e:	e192      	b.n	800c8c6 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c5a0:	69bb      	ldr	r3, [r7, #24]
 800c5a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d113      	bne.n	800c5d2 <HAL_SPI_IRQHandler+0x9a>
 800c5aa:	69bb      	ldr	r3, [r7, #24]
 800c5ac:	f003 0320 	and.w	r3, r3, #32
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d10e      	bne.n	800c5d2 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800c5b4:	69bb      	ldr	r3, [r7, #24]
 800c5b6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d009      	beq.n	800c5d2 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5c2:	6878      	ldr	r0, [r7, #4]
 800c5c4:	4798      	blx	r3
    hspi->RxISR(hspi);
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5ca:	6878      	ldr	r0, [r7, #4]
 800c5cc:	4798      	blx	r3
    handled = 1UL;
 800c5ce:	2301      	movs	r3, #1
 800c5d0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c5d2:	69bb      	ldr	r3, [r7, #24]
 800c5d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d10f      	bne.n	800c5fc <HAL_SPI_IRQHandler+0xc4>
 800c5dc:	69bb      	ldr	r3, [r7, #24]
 800c5de:	f003 0301 	and.w	r3, r3, #1
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d00a      	beq.n	800c5fc <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800c5e6:	69bb      	ldr	r3, [r7, #24]
 800c5e8:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d105      	bne.n	800c5fc <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5f4:	6878      	ldr	r0, [r7, #4]
 800c5f6:	4798      	blx	r3
    handled = 1UL;
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c5fc:	69bb      	ldr	r3, [r7, #24]
 800c5fe:	f003 0320 	and.w	r3, r3, #32
 800c602:	2b00      	cmp	r3, #0
 800c604:	d10f      	bne.n	800c626 <HAL_SPI_IRQHandler+0xee>
 800c606:	69bb      	ldr	r3, [r7, #24]
 800c608:	f003 0302 	and.w	r3, r3, #2
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d00a      	beq.n	800c626 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800c610:	69bb      	ldr	r3, [r7, #24]
 800c612:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c616:	2b00      	cmp	r3, #0
 800c618:	d105      	bne.n	800c626 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	4798      	blx	r3
    handled = 1UL;
 800c622:	2301      	movs	r3, #1
 800c624:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800c626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c628:	2b00      	cmp	r3, #0
 800c62a:	f040 8147 	bne.w	800c8bc <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800c62e:	69bb      	ldr	r3, [r7, #24]
 800c630:	f003 0308 	and.w	r3, r3, #8
 800c634:	2b00      	cmp	r3, #0
 800c636:	f000 808b 	beq.w	800c750 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	699a      	ldr	r2, [r3, #24]
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f042 0208 	orr.w	r2, r2, #8
 800c648:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	699a      	ldr	r2, [r3, #24]
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	f042 0210 	orr.w	r2, r2, #16
 800c658:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	699a      	ldr	r2, [r3, #24]
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c668:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	691a      	ldr	r2, [r3, #16]
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	f022 0208 	bic.w	r2, r2, #8
 800c678:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	689b      	ldr	r3, [r3, #8]
 800c680:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c684:	2b00      	cmp	r3, #0
 800c686:	d13d      	bne.n	800c704 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800c688:	e036      	b.n	800c6f8 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	68db      	ldr	r3, [r3, #12]
 800c68e:	2b0f      	cmp	r3, #15
 800c690:	d90b      	bls.n	800c6aa <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	681a      	ldr	r2, [r3, #0]
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c69a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c69c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6a2:	1d1a      	adds	r2, r3, #4
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	665a      	str	r2, [r3, #100]	@ 0x64
 800c6a8:	e01d      	b.n	800c6e6 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	68db      	ldr	r3, [r3, #12]
 800c6ae:	2b07      	cmp	r3, #7
 800c6b0:	d90b      	bls.n	800c6ca <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6b6:	68fa      	ldr	r2, [r7, #12]
 800c6b8:	8812      	ldrh	r2, [r2, #0]
 800c6ba:	b292      	uxth	r2, r2
 800c6bc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6c2:	1c9a      	adds	r2, r3, #2
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	665a      	str	r2, [r3, #100]	@ 0x64
 800c6c8:	e00d      	b.n	800c6e6 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6d6:	7812      	ldrb	r2, [r2, #0]
 800c6d8:	b2d2      	uxtb	r2, r2
 800c6da:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6e0:	1c5a      	adds	r2, r3, #1
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c6ec:	b29b      	uxth	r3, r3
 800c6ee:	3b01      	subs	r3, #1
 800c6f0:	b29a      	uxth	r2, r3
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c6fe:	b29b      	uxth	r3, r3
 800c700:	2b00      	cmp	r3, #0
 800c702:	d1c2      	bne.n	800c68a <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800c704:	6878      	ldr	r0, [r7, #4]
 800c706:	f000 f931 	bl	800c96c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2201      	movs	r2, #1
 800c70e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d003      	beq.n	800c724 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c71c:	6878      	ldr	r0, [r7, #4]
 800c71e:	f000 f8f7 	bl	800c910 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c722:	e0d0      	b.n	800c8c6 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800c724:	7cfb      	ldrb	r3, [r7, #19]
 800c726:	2b05      	cmp	r3, #5
 800c728:	d103      	bne.n	800c732 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800c72a:	6878      	ldr	r0, [r7, #4]
 800c72c:	f000 f8e6 	bl	800c8fc <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800c730:	e0c6      	b.n	800c8c0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800c732:	7cfb      	ldrb	r3, [r7, #19]
 800c734:	2b04      	cmp	r3, #4
 800c736:	d103      	bne.n	800c740 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800c738:	6878      	ldr	r0, [r7, #4]
 800c73a:	f000 f8d5 	bl	800c8e8 <HAL_SPI_RxCpltCallback>
    return;
 800c73e:	e0bf      	b.n	800c8c0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800c740:	7cfb      	ldrb	r3, [r7, #19]
 800c742:	2b03      	cmp	r3, #3
 800c744:	f040 80bc 	bne.w	800c8c0 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800c748:	6878      	ldr	r0, [r7, #4]
 800c74a:	f000 f8c3 	bl	800c8d4 <HAL_SPI_TxCpltCallback>
    return;
 800c74e:	e0b7      	b.n	800c8c0 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800c750:	69bb      	ldr	r3, [r7, #24]
 800c752:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800c756:	2b00      	cmp	r3, #0
 800c758:	f000 80b5 	beq.w	800c8c6 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800c75c:	69bb      	ldr	r3, [r7, #24]
 800c75e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c762:	2b00      	cmp	r3, #0
 800c764:	d00f      	beq.n	800c786 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c76c:	f043 0204 	orr.w	r2, r3, #4
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	699a      	ldr	r2, [r3, #24]
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c784:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800c786:	69bb      	ldr	r3, [r7, #24]
 800c788:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d00f      	beq.n	800c7b0 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c796:	f043 0201 	orr.w	r2, r3, #1
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	699a      	ldr	r2, [r3, #24]
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c7ae:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800c7b0:	69bb      	ldr	r3, [r7, #24]
 800c7b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d00f      	beq.n	800c7da <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c7c0:	f043 0208 	orr.w	r2, r3, #8
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	699a      	ldr	r2, [r3, #24]
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c7d8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800c7da:	69bb      	ldr	r3, [r7, #24]
 800c7dc:	f003 0320 	and.w	r3, r3, #32
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d00f      	beq.n	800c804 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c7ea:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	699a      	ldr	r2, [r3, #24]
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	f042 0220 	orr.w	r2, r2, #32
 800c802:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d05a      	beq.n	800c8c4 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	681a      	ldr	r2, [r3, #0]
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	f022 0201 	bic.w	r2, r2, #1
 800c81c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	6919      	ldr	r1, [r3, #16]
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681a      	ldr	r2, [r3, #0]
 800c828:	4b28      	ldr	r3, [pc, #160]	@ (800c8cc <HAL_SPI_IRQHandler+0x394>)
 800c82a:	400b      	ands	r3, r1
 800c82c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c82e:	697b      	ldr	r3, [r7, #20]
 800c830:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c834:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c838:	d138      	bne.n	800c8ac <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	689a      	ldr	r2, [r3, #8]
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800c848:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d013      	beq.n	800c87a <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c856:	4a1e      	ldr	r2, [pc, #120]	@ (800c8d0 <HAL_SPI_IRQHandler+0x398>)
 800c858:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c85e:	4618      	mov	r0, r3
 800c860:	f7f9 f8c8 	bl	80059f4 <HAL_DMA_Abort_IT>
 800c864:	4603      	mov	r3, r0
 800c866:	2b00      	cmp	r3, #0
 800c868:	d007      	beq.n	800c87a <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c870:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d020      	beq.n	800c8c4 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c886:	4a12      	ldr	r2, [pc, #72]	@ (800c8d0 <HAL_SPI_IRQHandler+0x398>)
 800c888:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c88e:	4618      	mov	r0, r3
 800c890:	f7f9 f8b0 	bl	80059f4 <HAL_DMA_Abort_IT>
 800c894:	4603      	mov	r3, r0
 800c896:	2b00      	cmp	r3, #0
 800c898:	d014      	beq.n	800c8c4 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c8a0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c8aa:	e00b      	b.n	800c8c4 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	2201      	movs	r2, #1
 800c8b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	f000 f82b 	bl	800c910 <HAL_SPI_ErrorCallback>
    return;
 800c8ba:	e003      	b.n	800c8c4 <HAL_SPI_IRQHandler+0x38c>
    return;
 800c8bc:	bf00      	nop
 800c8be:	e002      	b.n	800c8c6 <HAL_SPI_IRQHandler+0x38e>
    return;
 800c8c0:	bf00      	nop
 800c8c2:	e000      	b.n	800c8c6 <HAL_SPI_IRQHandler+0x38e>
    return;
 800c8c4:	bf00      	nop
  }
}
 800c8c6:	3728      	adds	r7, #40	@ 0x28
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bd80      	pop	{r7, pc}
 800c8cc:	fffffc94 	.word	0xfffffc94
 800c8d0:	0800c939 	.word	0x0800c939

0800c8d4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c8d4:	b480      	push	{r7}
 800c8d6:	b083      	sub	sp, #12
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800c8dc:	bf00      	nop
 800c8de:	370c      	adds	r7, #12
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e6:	4770      	bx	lr

0800c8e8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b083      	sub	sp, #12
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c8f0:	bf00      	nop
 800c8f2:	370c      	adds	r7, #12
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fa:	4770      	bx	lr

0800c8fc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c8fc:	b480      	push	{r7}
 800c8fe:	b083      	sub	sp, #12
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800c904:	bf00      	nop
 800c906:	370c      	adds	r7, #12
 800c908:	46bd      	mov	sp, r7
 800c90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90e:	4770      	bx	lr

0800c910 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c910:	b480      	push	{r7}
 800c912:	b083      	sub	sp, #12
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c918:	bf00      	nop
 800c91a:	370c      	adds	r7, #12
 800c91c:	46bd      	mov	sp, r7
 800c91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c922:	4770      	bx	lr

0800c924 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c924:	b480      	push	{r7}
 800c926:	b083      	sub	sp, #12
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800c92c:	bf00      	nop
 800c92e:	370c      	adds	r7, #12
 800c930:	46bd      	mov	sp, r7
 800c932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c936:	4770      	bx	lr

0800c938 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b084      	sub	sp, #16
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c944:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	2200      	movs	r2, #0
 800c94a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	2200      	movs	r2, #0
 800c952:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	2201      	movs	r2, #1
 800c95a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c95e:	68f8      	ldr	r0, [r7, #12]
 800c960:	f7ff ffd6 	bl	800c910 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c964:	bf00      	nop
 800c966:	3710      	adds	r7, #16
 800c968:	46bd      	mov	sp, r7
 800c96a:	bd80      	pop	{r7, pc}

0800c96c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800c96c:	b480      	push	{r7}
 800c96e:	b085      	sub	sp, #20
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	695b      	ldr	r3, [r3, #20]
 800c97a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	699a      	ldr	r2, [r3, #24]
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	f042 0208 	orr.w	r2, r2, #8
 800c98a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	699a      	ldr	r2, [r3, #24]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	f042 0210 	orr.w	r2, r2, #16
 800c99a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	681a      	ldr	r2, [r3, #0]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	f022 0201 	bic.w	r2, r2, #1
 800c9aa:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	6919      	ldr	r1, [r3, #16]
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681a      	ldr	r2, [r3, #0]
 800c9b6:	4b3c      	ldr	r3, [pc, #240]	@ (800caa8 <SPI_CloseTransfer+0x13c>)
 800c9b8:	400b      	ands	r3, r1
 800c9ba:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	689a      	ldr	r2, [r3, #8]
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800c9ca:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c9d2:	b2db      	uxtb	r3, r3
 800c9d4:	2b04      	cmp	r3, #4
 800c9d6:	d014      	beq.n	800ca02 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	f003 0320 	and.w	r3, r3, #32
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d00f      	beq.n	800ca02 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c9e8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	699a      	ldr	r2, [r3, #24]
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	f042 0220 	orr.w	r2, r2, #32
 800ca00:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ca08:	b2db      	uxtb	r3, r3
 800ca0a:	2b03      	cmp	r3, #3
 800ca0c:	d014      	beq.n	800ca38 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d00f      	beq.n	800ca38 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca1e:	f043 0204 	orr.w	r2, r3, #4
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	699a      	ldr	r2, [r3, #24]
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ca36:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d00f      	beq.n	800ca62 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca48:	f043 0201 	orr.w	r2, r3, #1
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	699a      	ldr	r2, [r3, #24]
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ca60:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d00f      	beq.n	800ca8c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca72:	f043 0208 	orr.w	r2, r3, #8
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	699a      	ldr	r2, [r3, #24]
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ca8a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	2200      	movs	r2, #0
 800ca90:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2200      	movs	r2, #0
 800ca98:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800ca9c:	bf00      	nop
 800ca9e:	3714      	adds	r7, #20
 800caa0:	46bd      	mov	sp, r7
 800caa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa6:	4770      	bx	lr
 800caa8:	fffffc90 	.word	0xfffffc90

0800caac <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800caac:	b480      	push	{r7}
 800caae:	b085      	sub	sp, #20
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cab8:	095b      	lsrs	r3, r3, #5
 800caba:	3301      	adds	r3, #1
 800cabc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	68db      	ldr	r3, [r3, #12]
 800cac2:	3301      	adds	r3, #1
 800cac4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800cac6:	68bb      	ldr	r3, [r7, #8]
 800cac8:	3307      	adds	r3, #7
 800caca:	08db      	lsrs	r3, r3, #3
 800cacc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	68fa      	ldr	r2, [r7, #12]
 800cad2:	fb02 f303 	mul.w	r3, r2, r3
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3714      	adds	r7, #20
 800cada:	46bd      	mov	sp, r7
 800cadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae0:	4770      	bx	lr

0800cae2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cae2:	b580      	push	{r7, lr}
 800cae4:	b082      	sub	sp, #8
 800cae6:	af00      	add	r7, sp, #0
 800cae8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d101      	bne.n	800caf4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800caf0:	2301      	movs	r3, #1
 800caf2:	e049      	b.n	800cb88 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cafa:	b2db      	uxtb	r3, r3
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d106      	bne.n	800cb0e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2200      	movs	r2, #0
 800cb04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cb08:	6878      	ldr	r0, [r7, #4]
 800cb0a:	f7f6 fe47 	bl	800379c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2202      	movs	r2, #2
 800cb12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	681a      	ldr	r2, [r3, #0]
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	3304      	adds	r3, #4
 800cb1e:	4619      	mov	r1, r3
 800cb20:	4610      	mov	r0, r2
 800cb22:	f000 fbdb 	bl	800d2dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2201      	movs	r2, #1
 800cb2a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2201      	movs	r2, #1
 800cb32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	2201      	movs	r2, #1
 800cb3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	2201      	movs	r2, #1
 800cb42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	2201      	movs	r2, #1
 800cb4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	2201      	movs	r2, #1
 800cb52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	2201      	movs	r2, #1
 800cb5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	2201      	movs	r2, #1
 800cb62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	2201      	movs	r2, #1
 800cb6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	2201      	movs	r2, #1
 800cb72:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	2201      	movs	r2, #1
 800cb7a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	2201      	movs	r2, #1
 800cb82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cb86:	2300      	movs	r3, #0
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	3708      	adds	r7, #8
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}

0800cb90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b082      	sub	sp, #8
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d101      	bne.n	800cba2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cb9e:	2301      	movs	r3, #1
 800cba0:	e049      	b.n	800cc36 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cba8:	b2db      	uxtb	r3, r3
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d106      	bne.n	800cbbc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cbb6:	6878      	ldr	r0, [r7, #4]
 800cbb8:	f000 f841 	bl	800cc3e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	2202      	movs	r2, #2
 800cbc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681a      	ldr	r2, [r3, #0]
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	3304      	adds	r3, #4
 800cbcc:	4619      	mov	r1, r3
 800cbce:	4610      	mov	r0, r2
 800cbd0:	f000 fb84 	bl	800d2dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	2201      	movs	r2, #1
 800cbd8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2201      	movs	r2, #1
 800cbe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2201      	movs	r2, #1
 800cbf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2201      	movs	r2, #1
 800cc00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2201      	movs	r2, #1
 800cc08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	2201      	movs	r2, #1
 800cc10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2201      	movs	r2, #1
 800cc18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2201      	movs	r2, #1
 800cc20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2201      	movs	r2, #1
 800cc28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2201      	movs	r2, #1
 800cc30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cc34:	2300      	movs	r3, #0
}
 800cc36:	4618      	mov	r0, r3
 800cc38:	3708      	adds	r7, #8
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	bd80      	pop	{r7, pc}

0800cc3e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800cc3e:	b480      	push	{r7}
 800cc40:	b083      	sub	sp, #12
 800cc42:	af00      	add	r7, sp, #0
 800cc44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800cc46:	bf00      	nop
 800cc48:	370c      	adds	r7, #12
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc50:	4770      	bx	lr

0800cc52 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cc52:	b580      	push	{r7, lr}
 800cc54:	b084      	sub	sp, #16
 800cc56:	af00      	add	r7, sp, #0
 800cc58:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	68db      	ldr	r3, [r3, #12]
 800cc60:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	691b      	ldr	r3, [r3, #16]
 800cc68:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800cc6a:	68bb      	ldr	r3, [r7, #8]
 800cc6c:	f003 0302 	and.w	r3, r3, #2
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d020      	beq.n	800ccb6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	f003 0302 	and.w	r3, r3, #2
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d01b      	beq.n	800ccb6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	f06f 0202 	mvn.w	r2, #2
 800cc86:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	2201      	movs	r2, #1
 800cc8c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	699b      	ldr	r3, [r3, #24]
 800cc94:	f003 0303 	and.w	r3, r3, #3
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d003      	beq.n	800cca4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cc9c:	6878      	ldr	r0, [r7, #4]
 800cc9e:	f000 faff 	bl	800d2a0 <HAL_TIM_IC_CaptureCallback>
 800cca2:	e005      	b.n	800ccb0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cca4:	6878      	ldr	r0, [r7, #4]
 800cca6:	f000 faf1 	bl	800d28c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ccaa:	6878      	ldr	r0, [r7, #4]
 800ccac:	f000 fb02 	bl	800d2b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ccb6:	68bb      	ldr	r3, [r7, #8]
 800ccb8:	f003 0304 	and.w	r3, r3, #4
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d020      	beq.n	800cd02 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f003 0304 	and.w	r3, r3, #4
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d01b      	beq.n	800cd02 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	f06f 0204 	mvn.w	r2, #4
 800ccd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	2202      	movs	r2, #2
 800ccd8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	699b      	ldr	r3, [r3, #24]
 800cce0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d003      	beq.n	800ccf0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cce8:	6878      	ldr	r0, [r7, #4]
 800ccea:	f000 fad9 	bl	800d2a0 <HAL_TIM_IC_CaptureCallback>
 800ccee:	e005      	b.n	800ccfc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ccf0:	6878      	ldr	r0, [r7, #4]
 800ccf2:	f000 facb 	bl	800d28c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ccf6:	6878      	ldr	r0, [r7, #4]
 800ccf8:	f000 fadc 	bl	800d2b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2200      	movs	r2, #0
 800cd00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800cd02:	68bb      	ldr	r3, [r7, #8]
 800cd04:	f003 0308 	and.w	r3, r3, #8
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d020      	beq.n	800cd4e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	f003 0308 	and.w	r3, r3, #8
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d01b      	beq.n	800cd4e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	f06f 0208 	mvn.w	r2, #8
 800cd1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2204      	movs	r2, #4
 800cd24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	69db      	ldr	r3, [r3, #28]
 800cd2c:	f003 0303 	and.w	r3, r3, #3
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d003      	beq.n	800cd3c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd34:	6878      	ldr	r0, [r7, #4]
 800cd36:	f000 fab3 	bl	800d2a0 <HAL_TIM_IC_CaptureCallback>
 800cd3a:	e005      	b.n	800cd48 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd3c:	6878      	ldr	r0, [r7, #4]
 800cd3e:	f000 faa5 	bl	800d28c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd42:	6878      	ldr	r0, [r7, #4]
 800cd44:	f000 fab6 	bl	800d2b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	f003 0310 	and.w	r3, r3, #16
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d020      	beq.n	800cd9a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	f003 0310 	and.w	r3, r3, #16
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d01b      	beq.n	800cd9a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	f06f 0210 	mvn.w	r2, #16
 800cd6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2208      	movs	r2, #8
 800cd70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	69db      	ldr	r3, [r3, #28]
 800cd78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d003      	beq.n	800cd88 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd80:	6878      	ldr	r0, [r7, #4]
 800cd82:	f000 fa8d 	bl	800d2a0 <HAL_TIM_IC_CaptureCallback>
 800cd86:	e005      	b.n	800cd94 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd88:	6878      	ldr	r0, [r7, #4]
 800cd8a:	f000 fa7f 	bl	800d28c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	f000 fa90 	bl	800d2b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	2200      	movs	r2, #0
 800cd98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cd9a:	68bb      	ldr	r3, [r7, #8]
 800cd9c:	f003 0301 	and.w	r3, r3, #1
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d00c      	beq.n	800cdbe <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	f003 0301 	and.w	r3, r3, #1
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d007      	beq.n	800cdbe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	f06f 0201 	mvn.w	r2, #1
 800cdb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cdb8:	6878      	ldr	r0, [r7, #4]
 800cdba:	f000 fa5d 	bl	800d278 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cdbe:	68bb      	ldr	r3, [r7, #8]
 800cdc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d104      	bne.n	800cdd2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800cdc8:	68bb      	ldr	r3, [r7, #8]
 800cdca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d00c      	beq.n	800cdec <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d007      	beq.n	800cdec <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800cde4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cde6:	6878      	ldr	r0, [r7, #4]
 800cde8:	f000 ffca 	bl	800dd80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800cdec:	68bb      	ldr	r3, [r7, #8]
 800cdee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d00c      	beq.n	800ce10 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d007      	beq.n	800ce10 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ce08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ce0a:	6878      	ldr	r0, [r7, #4]
 800ce0c:	f000 ffc2 	bl	800dd94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ce10:	68bb      	ldr	r3, [r7, #8]
 800ce12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d00c      	beq.n	800ce34 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d007      	beq.n	800ce34 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ce2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ce2e:	6878      	ldr	r0, [r7, #4]
 800ce30:	f000 fa4a 	bl	800d2c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ce34:	68bb      	ldr	r3, [r7, #8]
 800ce36:	f003 0320 	and.w	r3, r3, #32
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d00c      	beq.n	800ce58 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	f003 0320 	and.w	r3, r3, #32
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d007      	beq.n	800ce58 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	f06f 0220 	mvn.w	r2, #32
 800ce50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f000 ff8a 	bl	800dd6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ce58:	bf00      	nop
 800ce5a:	3710      	adds	r7, #16
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	bd80      	pop	{r7, pc}

0800ce60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b086      	sub	sp, #24
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	60f8      	str	r0, [r7, #12]
 800ce68:	60b9      	str	r1, [r7, #8]
 800ce6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ce76:	2b01      	cmp	r3, #1
 800ce78:	d101      	bne.n	800ce7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ce7a:	2302      	movs	r3, #2
 800ce7c:	e0ff      	b.n	800d07e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	2201      	movs	r2, #1
 800ce82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	2b14      	cmp	r3, #20
 800ce8a:	f200 80f0 	bhi.w	800d06e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ce8e:	a201      	add	r2, pc, #4	@ (adr r2, 800ce94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ce90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce94:	0800cee9 	.word	0x0800cee9
 800ce98:	0800d06f 	.word	0x0800d06f
 800ce9c:	0800d06f 	.word	0x0800d06f
 800cea0:	0800d06f 	.word	0x0800d06f
 800cea4:	0800cf29 	.word	0x0800cf29
 800cea8:	0800d06f 	.word	0x0800d06f
 800ceac:	0800d06f 	.word	0x0800d06f
 800ceb0:	0800d06f 	.word	0x0800d06f
 800ceb4:	0800cf6b 	.word	0x0800cf6b
 800ceb8:	0800d06f 	.word	0x0800d06f
 800cebc:	0800d06f 	.word	0x0800d06f
 800cec0:	0800d06f 	.word	0x0800d06f
 800cec4:	0800cfab 	.word	0x0800cfab
 800cec8:	0800d06f 	.word	0x0800d06f
 800cecc:	0800d06f 	.word	0x0800d06f
 800ced0:	0800d06f 	.word	0x0800d06f
 800ced4:	0800cfed 	.word	0x0800cfed
 800ced8:	0800d06f 	.word	0x0800d06f
 800cedc:	0800d06f 	.word	0x0800d06f
 800cee0:	0800d06f 	.word	0x0800d06f
 800cee4:	0800d02d 	.word	0x0800d02d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	68b9      	ldr	r1, [r7, #8]
 800ceee:	4618      	mov	r0, r3
 800cef0:	f000 faa0 	bl	800d434 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	699a      	ldr	r2, [r3, #24]
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	f042 0208 	orr.w	r2, r2, #8
 800cf02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	699a      	ldr	r2, [r3, #24]
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	f022 0204 	bic.w	r2, r2, #4
 800cf12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	6999      	ldr	r1, [r3, #24]
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	691a      	ldr	r2, [r3, #16]
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	430a      	orrs	r2, r1
 800cf24:	619a      	str	r2, [r3, #24]
      break;
 800cf26:	e0a5      	b.n	800d074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	68b9      	ldr	r1, [r7, #8]
 800cf2e:	4618      	mov	r0, r3
 800cf30:	f000 fb10 	bl	800d554 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	699a      	ldr	r2, [r3, #24]
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cf42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	699a      	ldr	r2, [r3, #24]
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cf52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	6999      	ldr	r1, [r3, #24]
 800cf5a:	68bb      	ldr	r3, [r7, #8]
 800cf5c:	691b      	ldr	r3, [r3, #16]
 800cf5e:	021a      	lsls	r2, r3, #8
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	430a      	orrs	r2, r1
 800cf66:	619a      	str	r2, [r3, #24]
      break;
 800cf68:	e084      	b.n	800d074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	68b9      	ldr	r1, [r7, #8]
 800cf70:	4618      	mov	r0, r3
 800cf72:	f000 fb79 	bl	800d668 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	69da      	ldr	r2, [r3, #28]
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	f042 0208 	orr.w	r2, r2, #8
 800cf84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	69da      	ldr	r2, [r3, #28]
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	f022 0204 	bic.w	r2, r2, #4
 800cf94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	69d9      	ldr	r1, [r3, #28]
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	691a      	ldr	r2, [r3, #16]
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	430a      	orrs	r2, r1
 800cfa6:	61da      	str	r2, [r3, #28]
      break;
 800cfa8:	e064      	b.n	800d074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	68b9      	ldr	r1, [r7, #8]
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	f000 fbe1 	bl	800d778 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	69da      	ldr	r2, [r3, #28]
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cfc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	69da      	ldr	r2, [r3, #28]
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cfd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	69d9      	ldr	r1, [r3, #28]
 800cfdc:	68bb      	ldr	r3, [r7, #8]
 800cfde:	691b      	ldr	r3, [r3, #16]
 800cfe0:	021a      	lsls	r2, r3, #8
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	430a      	orrs	r2, r1
 800cfe8:	61da      	str	r2, [r3, #28]
      break;
 800cfea:	e043      	b.n	800d074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	68b9      	ldr	r1, [r7, #8]
 800cff2:	4618      	mov	r0, r3
 800cff4:	f000 fc2a 	bl	800d84c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	f042 0208 	orr.w	r2, r2, #8
 800d006:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	f022 0204 	bic.w	r2, r2, #4
 800d016:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d01e:	68bb      	ldr	r3, [r7, #8]
 800d020:	691a      	ldr	r2, [r3, #16]
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	430a      	orrs	r2, r1
 800d028:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d02a:	e023      	b.n	800d074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	68b9      	ldr	r1, [r7, #8]
 800d032:	4618      	mov	r0, r3
 800d034:	f000 fc6e 	bl	800d914 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d046:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d056:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d05e:	68bb      	ldr	r3, [r7, #8]
 800d060:	691b      	ldr	r3, [r3, #16]
 800d062:	021a      	lsls	r2, r3, #8
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	430a      	orrs	r2, r1
 800d06a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d06c:	e002      	b.n	800d074 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800d06e:	2301      	movs	r3, #1
 800d070:	75fb      	strb	r3, [r7, #23]
      break;
 800d072:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	2200      	movs	r2, #0
 800d078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d07c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d07e:	4618      	mov	r0, r3
 800d080:	3718      	adds	r7, #24
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}
 800d086:	bf00      	nop

0800d088 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d088:	b580      	push	{r7, lr}
 800d08a:	b084      	sub	sp, #16
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
 800d090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d092:	2300      	movs	r3, #0
 800d094:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d09c:	2b01      	cmp	r3, #1
 800d09e:	d101      	bne.n	800d0a4 <HAL_TIM_ConfigClockSource+0x1c>
 800d0a0:	2302      	movs	r3, #2
 800d0a2:	e0dc      	b.n	800d25e <HAL_TIM_ConfigClockSource+0x1d6>
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2201      	movs	r2, #1
 800d0a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2202      	movs	r2, #2
 800d0b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	689b      	ldr	r3, [r3, #8]
 800d0ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d0bc:	68ba      	ldr	r2, [r7, #8]
 800d0be:	4b6a      	ldr	r3, [pc, #424]	@ (800d268 <HAL_TIM_ConfigClockSource+0x1e0>)
 800d0c0:	4013      	ands	r3, r2
 800d0c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d0c4:	68bb      	ldr	r3, [r7, #8]
 800d0c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d0ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	68ba      	ldr	r2, [r7, #8]
 800d0d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d0d4:	683b      	ldr	r3, [r7, #0]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	4a64      	ldr	r2, [pc, #400]	@ (800d26c <HAL_TIM_ConfigClockSource+0x1e4>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	f000 80a9 	beq.w	800d232 <HAL_TIM_ConfigClockSource+0x1aa>
 800d0e0:	4a62      	ldr	r2, [pc, #392]	@ (800d26c <HAL_TIM_ConfigClockSource+0x1e4>)
 800d0e2:	4293      	cmp	r3, r2
 800d0e4:	f200 80ae 	bhi.w	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d0e8:	4a61      	ldr	r2, [pc, #388]	@ (800d270 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d0ea:	4293      	cmp	r3, r2
 800d0ec:	f000 80a1 	beq.w	800d232 <HAL_TIM_ConfigClockSource+0x1aa>
 800d0f0:	4a5f      	ldr	r2, [pc, #380]	@ (800d270 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d0f2:	4293      	cmp	r3, r2
 800d0f4:	f200 80a6 	bhi.w	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d0f8:	4a5e      	ldr	r2, [pc, #376]	@ (800d274 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d0fa:	4293      	cmp	r3, r2
 800d0fc:	f000 8099 	beq.w	800d232 <HAL_TIM_ConfigClockSource+0x1aa>
 800d100:	4a5c      	ldr	r2, [pc, #368]	@ (800d274 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d102:	4293      	cmp	r3, r2
 800d104:	f200 809e 	bhi.w	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d108:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d10c:	f000 8091 	beq.w	800d232 <HAL_TIM_ConfigClockSource+0x1aa>
 800d110:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d114:	f200 8096 	bhi.w	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d118:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d11c:	f000 8089 	beq.w	800d232 <HAL_TIM_ConfigClockSource+0x1aa>
 800d120:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d124:	f200 808e 	bhi.w	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d128:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d12c:	d03e      	beq.n	800d1ac <HAL_TIM_ConfigClockSource+0x124>
 800d12e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d132:	f200 8087 	bhi.w	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d136:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d13a:	f000 8086 	beq.w	800d24a <HAL_TIM_ConfigClockSource+0x1c2>
 800d13e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d142:	d87f      	bhi.n	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d144:	2b70      	cmp	r3, #112	@ 0x70
 800d146:	d01a      	beq.n	800d17e <HAL_TIM_ConfigClockSource+0xf6>
 800d148:	2b70      	cmp	r3, #112	@ 0x70
 800d14a:	d87b      	bhi.n	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d14c:	2b60      	cmp	r3, #96	@ 0x60
 800d14e:	d050      	beq.n	800d1f2 <HAL_TIM_ConfigClockSource+0x16a>
 800d150:	2b60      	cmp	r3, #96	@ 0x60
 800d152:	d877      	bhi.n	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d154:	2b50      	cmp	r3, #80	@ 0x50
 800d156:	d03c      	beq.n	800d1d2 <HAL_TIM_ConfigClockSource+0x14a>
 800d158:	2b50      	cmp	r3, #80	@ 0x50
 800d15a:	d873      	bhi.n	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d15c:	2b40      	cmp	r3, #64	@ 0x40
 800d15e:	d058      	beq.n	800d212 <HAL_TIM_ConfigClockSource+0x18a>
 800d160:	2b40      	cmp	r3, #64	@ 0x40
 800d162:	d86f      	bhi.n	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d164:	2b30      	cmp	r3, #48	@ 0x30
 800d166:	d064      	beq.n	800d232 <HAL_TIM_ConfigClockSource+0x1aa>
 800d168:	2b30      	cmp	r3, #48	@ 0x30
 800d16a:	d86b      	bhi.n	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d16c:	2b20      	cmp	r3, #32
 800d16e:	d060      	beq.n	800d232 <HAL_TIM_ConfigClockSource+0x1aa>
 800d170:	2b20      	cmp	r3, #32
 800d172:	d867      	bhi.n	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
 800d174:	2b00      	cmp	r3, #0
 800d176:	d05c      	beq.n	800d232 <HAL_TIM_ConfigClockSource+0x1aa>
 800d178:	2b10      	cmp	r3, #16
 800d17a:	d05a      	beq.n	800d232 <HAL_TIM_ConfigClockSource+0x1aa>
 800d17c:	e062      	b.n	800d244 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d18e:	f000 fca5 	bl	800dadc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	689b      	ldr	r3, [r3, #8]
 800d198:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d1a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	68ba      	ldr	r2, [r7, #8]
 800d1a8:	609a      	str	r2, [r3, #8]
      break;
 800d1aa:	e04f      	b.n	800d24c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d1b0:	683b      	ldr	r3, [r7, #0]
 800d1b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d1b8:	683b      	ldr	r3, [r7, #0]
 800d1ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d1bc:	f000 fc8e 	bl	800dadc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	689a      	ldr	r2, [r3, #8]
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d1ce:	609a      	str	r2, [r3, #8]
      break;
 800d1d0:	e03c      	b.n	800d24c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d1da:	683b      	ldr	r3, [r7, #0]
 800d1dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d1de:	461a      	mov	r2, r3
 800d1e0:	f000 fbfe 	bl	800d9e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	2150      	movs	r1, #80	@ 0x50
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	f000 fc58 	bl	800daa0 <TIM_ITRx_SetConfig>
      break;
 800d1f0:	e02c      	b.n	800d24c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d1fe:	461a      	mov	r2, r3
 800d200:	f000 fc1d 	bl	800da3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	2160      	movs	r1, #96	@ 0x60
 800d20a:	4618      	mov	r0, r3
 800d20c:	f000 fc48 	bl	800daa0 <TIM_ITRx_SetConfig>
      break;
 800d210:	e01c      	b.n	800d24c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d216:	683b      	ldr	r3, [r7, #0]
 800d218:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d21e:	461a      	mov	r2, r3
 800d220:	f000 fbde 	bl	800d9e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	2140      	movs	r1, #64	@ 0x40
 800d22a:	4618      	mov	r0, r3
 800d22c:	f000 fc38 	bl	800daa0 <TIM_ITRx_SetConfig>
      break;
 800d230:	e00c      	b.n	800d24c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681a      	ldr	r2, [r3, #0]
 800d236:	683b      	ldr	r3, [r7, #0]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	4619      	mov	r1, r3
 800d23c:	4610      	mov	r0, r2
 800d23e:	f000 fc2f 	bl	800daa0 <TIM_ITRx_SetConfig>
      break;
 800d242:	e003      	b.n	800d24c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d244:	2301      	movs	r3, #1
 800d246:	73fb      	strb	r3, [r7, #15]
      break;
 800d248:	e000      	b.n	800d24c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800d24a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	2201      	movs	r2, #1
 800d250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	2200      	movs	r2, #0
 800d258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d25c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d25e:	4618      	mov	r0, r3
 800d260:	3710      	adds	r7, #16
 800d262:	46bd      	mov	sp, r7
 800d264:	bd80      	pop	{r7, pc}
 800d266:	bf00      	nop
 800d268:	ffceff88 	.word	0xffceff88
 800d26c:	00100040 	.word	0x00100040
 800d270:	00100030 	.word	0x00100030
 800d274:	00100020 	.word	0x00100020

0800d278 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d278:	b480      	push	{r7}
 800d27a:	b083      	sub	sp, #12
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800d280:	bf00      	nop
 800d282:	370c      	adds	r7, #12
 800d284:	46bd      	mov	sp, r7
 800d286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28a:	4770      	bx	lr

0800d28c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d28c:	b480      	push	{r7}
 800d28e:	b083      	sub	sp, #12
 800d290:	af00      	add	r7, sp, #0
 800d292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d294:	bf00      	nop
 800d296:	370c      	adds	r7, #12
 800d298:	46bd      	mov	sp, r7
 800d29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d29e:	4770      	bx	lr

0800d2a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d2a0:	b480      	push	{r7}
 800d2a2:	b083      	sub	sp, #12
 800d2a4:	af00      	add	r7, sp, #0
 800d2a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d2a8:	bf00      	nop
 800d2aa:	370c      	adds	r7, #12
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b2:	4770      	bx	lr

0800d2b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d2b4:	b480      	push	{r7}
 800d2b6:	b083      	sub	sp, #12
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d2bc:	bf00      	nop
 800d2be:	370c      	adds	r7, #12
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c6:	4770      	bx	lr

0800d2c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d2c8:	b480      	push	{r7}
 800d2ca:	b083      	sub	sp, #12
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d2d0:	bf00      	nop
 800d2d2:	370c      	adds	r7, #12
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2da:	4770      	bx	lr

0800d2dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d2dc:	b480      	push	{r7}
 800d2de:	b085      	sub	sp, #20
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
 800d2e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	4a47      	ldr	r2, [pc, #284]	@ (800d40c <TIM_Base_SetConfig+0x130>)
 800d2f0:	4293      	cmp	r3, r2
 800d2f2:	d013      	beq.n	800d31c <TIM_Base_SetConfig+0x40>
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d2fa:	d00f      	beq.n	800d31c <TIM_Base_SetConfig+0x40>
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	4a44      	ldr	r2, [pc, #272]	@ (800d410 <TIM_Base_SetConfig+0x134>)
 800d300:	4293      	cmp	r3, r2
 800d302:	d00b      	beq.n	800d31c <TIM_Base_SetConfig+0x40>
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	4a43      	ldr	r2, [pc, #268]	@ (800d414 <TIM_Base_SetConfig+0x138>)
 800d308:	4293      	cmp	r3, r2
 800d30a:	d007      	beq.n	800d31c <TIM_Base_SetConfig+0x40>
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	4a42      	ldr	r2, [pc, #264]	@ (800d418 <TIM_Base_SetConfig+0x13c>)
 800d310:	4293      	cmp	r3, r2
 800d312:	d003      	beq.n	800d31c <TIM_Base_SetConfig+0x40>
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	4a41      	ldr	r2, [pc, #260]	@ (800d41c <TIM_Base_SetConfig+0x140>)
 800d318:	4293      	cmp	r3, r2
 800d31a:	d108      	bne.n	800d32e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	685b      	ldr	r3, [r3, #4]
 800d328:	68fa      	ldr	r2, [r7, #12]
 800d32a:	4313      	orrs	r3, r2
 800d32c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	4a36      	ldr	r2, [pc, #216]	@ (800d40c <TIM_Base_SetConfig+0x130>)
 800d332:	4293      	cmp	r3, r2
 800d334:	d027      	beq.n	800d386 <TIM_Base_SetConfig+0xaa>
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d33c:	d023      	beq.n	800d386 <TIM_Base_SetConfig+0xaa>
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	4a33      	ldr	r2, [pc, #204]	@ (800d410 <TIM_Base_SetConfig+0x134>)
 800d342:	4293      	cmp	r3, r2
 800d344:	d01f      	beq.n	800d386 <TIM_Base_SetConfig+0xaa>
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	4a32      	ldr	r2, [pc, #200]	@ (800d414 <TIM_Base_SetConfig+0x138>)
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d01b      	beq.n	800d386 <TIM_Base_SetConfig+0xaa>
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	4a31      	ldr	r2, [pc, #196]	@ (800d418 <TIM_Base_SetConfig+0x13c>)
 800d352:	4293      	cmp	r3, r2
 800d354:	d017      	beq.n	800d386 <TIM_Base_SetConfig+0xaa>
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	4a30      	ldr	r2, [pc, #192]	@ (800d41c <TIM_Base_SetConfig+0x140>)
 800d35a:	4293      	cmp	r3, r2
 800d35c:	d013      	beq.n	800d386 <TIM_Base_SetConfig+0xaa>
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	4a2f      	ldr	r2, [pc, #188]	@ (800d420 <TIM_Base_SetConfig+0x144>)
 800d362:	4293      	cmp	r3, r2
 800d364:	d00f      	beq.n	800d386 <TIM_Base_SetConfig+0xaa>
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	4a2e      	ldr	r2, [pc, #184]	@ (800d424 <TIM_Base_SetConfig+0x148>)
 800d36a:	4293      	cmp	r3, r2
 800d36c:	d00b      	beq.n	800d386 <TIM_Base_SetConfig+0xaa>
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	4a2d      	ldr	r2, [pc, #180]	@ (800d428 <TIM_Base_SetConfig+0x14c>)
 800d372:	4293      	cmp	r3, r2
 800d374:	d007      	beq.n	800d386 <TIM_Base_SetConfig+0xaa>
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	4a2c      	ldr	r2, [pc, #176]	@ (800d42c <TIM_Base_SetConfig+0x150>)
 800d37a:	4293      	cmp	r3, r2
 800d37c:	d003      	beq.n	800d386 <TIM_Base_SetConfig+0xaa>
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	4a2b      	ldr	r2, [pc, #172]	@ (800d430 <TIM_Base_SetConfig+0x154>)
 800d382:	4293      	cmp	r3, r2
 800d384:	d108      	bne.n	800d398 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d38c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	68db      	ldr	r3, [r3, #12]
 800d392:	68fa      	ldr	r2, [r7, #12]
 800d394:	4313      	orrs	r3, r2
 800d396:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	695b      	ldr	r3, [r3, #20]
 800d3a2:	4313      	orrs	r3, r2
 800d3a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d3a6:	683b      	ldr	r3, [r7, #0]
 800d3a8:	689a      	ldr	r2, [r3, #8]
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	681a      	ldr	r2, [r3, #0]
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	4a14      	ldr	r2, [pc, #80]	@ (800d40c <TIM_Base_SetConfig+0x130>)
 800d3ba:	4293      	cmp	r3, r2
 800d3bc:	d00f      	beq.n	800d3de <TIM_Base_SetConfig+0x102>
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	4a16      	ldr	r2, [pc, #88]	@ (800d41c <TIM_Base_SetConfig+0x140>)
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	d00b      	beq.n	800d3de <TIM_Base_SetConfig+0x102>
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	4a15      	ldr	r2, [pc, #84]	@ (800d420 <TIM_Base_SetConfig+0x144>)
 800d3ca:	4293      	cmp	r3, r2
 800d3cc:	d007      	beq.n	800d3de <TIM_Base_SetConfig+0x102>
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	4a14      	ldr	r2, [pc, #80]	@ (800d424 <TIM_Base_SetConfig+0x148>)
 800d3d2:	4293      	cmp	r3, r2
 800d3d4:	d003      	beq.n	800d3de <TIM_Base_SetConfig+0x102>
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	4a13      	ldr	r2, [pc, #76]	@ (800d428 <TIM_Base_SetConfig+0x14c>)
 800d3da:	4293      	cmp	r3, r2
 800d3dc:	d103      	bne.n	800d3e6 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d3de:	683b      	ldr	r3, [r7, #0]
 800d3e0:	691a      	ldr	r2, [r3, #16]
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	f043 0204 	orr.w	r2, r3, #4
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	2201      	movs	r2, #1
 800d3f6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	68fa      	ldr	r2, [r7, #12]
 800d3fc:	601a      	str	r2, [r3, #0]
}
 800d3fe:	bf00      	nop
 800d400:	3714      	adds	r7, #20
 800d402:	46bd      	mov	sp, r7
 800d404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d408:	4770      	bx	lr
 800d40a:	bf00      	nop
 800d40c:	40010000 	.word	0x40010000
 800d410:	40000400 	.word	0x40000400
 800d414:	40000800 	.word	0x40000800
 800d418:	40000c00 	.word	0x40000c00
 800d41c:	40010400 	.word	0x40010400
 800d420:	40014000 	.word	0x40014000
 800d424:	40014400 	.word	0x40014400
 800d428:	40014800 	.word	0x40014800
 800d42c:	4000e000 	.word	0x4000e000
 800d430:	4000e400 	.word	0x4000e400

0800d434 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d434:	b480      	push	{r7}
 800d436:	b087      	sub	sp, #28
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
 800d43c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	6a1b      	ldr	r3, [r3, #32]
 800d442:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	6a1b      	ldr	r3, [r3, #32]
 800d448:	f023 0201 	bic.w	r2, r3, #1
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	685b      	ldr	r3, [r3, #4]
 800d454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	699b      	ldr	r3, [r3, #24]
 800d45a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d45c:	68fa      	ldr	r2, [r7, #12]
 800d45e:	4b37      	ldr	r3, [pc, #220]	@ (800d53c <TIM_OC1_SetConfig+0x108>)
 800d460:	4013      	ands	r3, r2
 800d462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	f023 0303 	bic.w	r3, r3, #3
 800d46a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	68fa      	ldr	r2, [r7, #12]
 800d472:	4313      	orrs	r3, r2
 800d474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d476:	697b      	ldr	r3, [r7, #20]
 800d478:	f023 0302 	bic.w	r3, r3, #2
 800d47c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	689b      	ldr	r3, [r3, #8]
 800d482:	697a      	ldr	r2, [r7, #20]
 800d484:	4313      	orrs	r3, r2
 800d486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	4a2d      	ldr	r2, [pc, #180]	@ (800d540 <TIM_OC1_SetConfig+0x10c>)
 800d48c:	4293      	cmp	r3, r2
 800d48e:	d00f      	beq.n	800d4b0 <TIM_OC1_SetConfig+0x7c>
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	4a2c      	ldr	r2, [pc, #176]	@ (800d544 <TIM_OC1_SetConfig+0x110>)
 800d494:	4293      	cmp	r3, r2
 800d496:	d00b      	beq.n	800d4b0 <TIM_OC1_SetConfig+0x7c>
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	4a2b      	ldr	r2, [pc, #172]	@ (800d548 <TIM_OC1_SetConfig+0x114>)
 800d49c:	4293      	cmp	r3, r2
 800d49e:	d007      	beq.n	800d4b0 <TIM_OC1_SetConfig+0x7c>
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	4a2a      	ldr	r2, [pc, #168]	@ (800d54c <TIM_OC1_SetConfig+0x118>)
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	d003      	beq.n	800d4b0 <TIM_OC1_SetConfig+0x7c>
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	4a29      	ldr	r2, [pc, #164]	@ (800d550 <TIM_OC1_SetConfig+0x11c>)
 800d4ac:	4293      	cmp	r3, r2
 800d4ae:	d10c      	bne.n	800d4ca <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d4b0:	697b      	ldr	r3, [r7, #20]
 800d4b2:	f023 0308 	bic.w	r3, r3, #8
 800d4b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	68db      	ldr	r3, [r3, #12]
 800d4bc:	697a      	ldr	r2, [r7, #20]
 800d4be:	4313      	orrs	r3, r2
 800d4c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d4c2:	697b      	ldr	r3, [r7, #20]
 800d4c4:	f023 0304 	bic.w	r3, r3, #4
 800d4c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	4a1c      	ldr	r2, [pc, #112]	@ (800d540 <TIM_OC1_SetConfig+0x10c>)
 800d4ce:	4293      	cmp	r3, r2
 800d4d0:	d00f      	beq.n	800d4f2 <TIM_OC1_SetConfig+0xbe>
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	4a1b      	ldr	r2, [pc, #108]	@ (800d544 <TIM_OC1_SetConfig+0x110>)
 800d4d6:	4293      	cmp	r3, r2
 800d4d8:	d00b      	beq.n	800d4f2 <TIM_OC1_SetConfig+0xbe>
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	4a1a      	ldr	r2, [pc, #104]	@ (800d548 <TIM_OC1_SetConfig+0x114>)
 800d4de:	4293      	cmp	r3, r2
 800d4e0:	d007      	beq.n	800d4f2 <TIM_OC1_SetConfig+0xbe>
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	4a19      	ldr	r2, [pc, #100]	@ (800d54c <TIM_OC1_SetConfig+0x118>)
 800d4e6:	4293      	cmp	r3, r2
 800d4e8:	d003      	beq.n	800d4f2 <TIM_OC1_SetConfig+0xbe>
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	4a18      	ldr	r2, [pc, #96]	@ (800d550 <TIM_OC1_SetConfig+0x11c>)
 800d4ee:	4293      	cmp	r3, r2
 800d4f0:	d111      	bne.n	800d516 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d4f2:	693b      	ldr	r3, [r7, #16]
 800d4f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d4f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d4fa:	693b      	ldr	r3, [r7, #16]
 800d4fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d500:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d502:	683b      	ldr	r3, [r7, #0]
 800d504:	695b      	ldr	r3, [r3, #20]
 800d506:	693a      	ldr	r2, [r7, #16]
 800d508:	4313      	orrs	r3, r2
 800d50a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	699b      	ldr	r3, [r3, #24]
 800d510:	693a      	ldr	r2, [r7, #16]
 800d512:	4313      	orrs	r3, r2
 800d514:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	693a      	ldr	r2, [r7, #16]
 800d51a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	68fa      	ldr	r2, [r7, #12]
 800d520:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	685a      	ldr	r2, [r3, #4]
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	697a      	ldr	r2, [r7, #20]
 800d52e:	621a      	str	r2, [r3, #32]
}
 800d530:	bf00      	nop
 800d532:	371c      	adds	r7, #28
 800d534:	46bd      	mov	sp, r7
 800d536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53a:	4770      	bx	lr
 800d53c:	fffeff8f 	.word	0xfffeff8f
 800d540:	40010000 	.word	0x40010000
 800d544:	40010400 	.word	0x40010400
 800d548:	40014000 	.word	0x40014000
 800d54c:	40014400 	.word	0x40014400
 800d550:	40014800 	.word	0x40014800

0800d554 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d554:	b480      	push	{r7}
 800d556:	b087      	sub	sp, #28
 800d558:	af00      	add	r7, sp, #0
 800d55a:	6078      	str	r0, [r7, #4]
 800d55c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	6a1b      	ldr	r3, [r3, #32]
 800d562:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	6a1b      	ldr	r3, [r3, #32]
 800d568:	f023 0210 	bic.w	r2, r3, #16
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	685b      	ldr	r3, [r3, #4]
 800d574:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	699b      	ldr	r3, [r3, #24]
 800d57a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d57c:	68fa      	ldr	r2, [r7, #12]
 800d57e:	4b34      	ldr	r3, [pc, #208]	@ (800d650 <TIM_OC2_SetConfig+0xfc>)
 800d580:	4013      	ands	r3, r2
 800d582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d58a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	021b      	lsls	r3, r3, #8
 800d592:	68fa      	ldr	r2, [r7, #12]
 800d594:	4313      	orrs	r3, r2
 800d596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d598:	697b      	ldr	r3, [r7, #20]
 800d59a:	f023 0320 	bic.w	r3, r3, #32
 800d59e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	689b      	ldr	r3, [r3, #8]
 800d5a4:	011b      	lsls	r3, r3, #4
 800d5a6:	697a      	ldr	r2, [r7, #20]
 800d5a8:	4313      	orrs	r3, r2
 800d5aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	4a29      	ldr	r2, [pc, #164]	@ (800d654 <TIM_OC2_SetConfig+0x100>)
 800d5b0:	4293      	cmp	r3, r2
 800d5b2:	d003      	beq.n	800d5bc <TIM_OC2_SetConfig+0x68>
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	4a28      	ldr	r2, [pc, #160]	@ (800d658 <TIM_OC2_SetConfig+0x104>)
 800d5b8:	4293      	cmp	r3, r2
 800d5ba:	d10d      	bne.n	800d5d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d5bc:	697b      	ldr	r3, [r7, #20]
 800d5be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d5c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d5c4:	683b      	ldr	r3, [r7, #0]
 800d5c6:	68db      	ldr	r3, [r3, #12]
 800d5c8:	011b      	lsls	r3, r3, #4
 800d5ca:	697a      	ldr	r2, [r7, #20]
 800d5cc:	4313      	orrs	r3, r2
 800d5ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d5d0:	697b      	ldr	r3, [r7, #20]
 800d5d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d5d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	4a1e      	ldr	r2, [pc, #120]	@ (800d654 <TIM_OC2_SetConfig+0x100>)
 800d5dc:	4293      	cmp	r3, r2
 800d5de:	d00f      	beq.n	800d600 <TIM_OC2_SetConfig+0xac>
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	4a1d      	ldr	r2, [pc, #116]	@ (800d658 <TIM_OC2_SetConfig+0x104>)
 800d5e4:	4293      	cmp	r3, r2
 800d5e6:	d00b      	beq.n	800d600 <TIM_OC2_SetConfig+0xac>
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	4a1c      	ldr	r2, [pc, #112]	@ (800d65c <TIM_OC2_SetConfig+0x108>)
 800d5ec:	4293      	cmp	r3, r2
 800d5ee:	d007      	beq.n	800d600 <TIM_OC2_SetConfig+0xac>
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	4a1b      	ldr	r2, [pc, #108]	@ (800d660 <TIM_OC2_SetConfig+0x10c>)
 800d5f4:	4293      	cmp	r3, r2
 800d5f6:	d003      	beq.n	800d600 <TIM_OC2_SetConfig+0xac>
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	4a1a      	ldr	r2, [pc, #104]	@ (800d664 <TIM_OC2_SetConfig+0x110>)
 800d5fc:	4293      	cmp	r3, r2
 800d5fe:	d113      	bne.n	800d628 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d600:	693b      	ldr	r3, [r7, #16]
 800d602:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d606:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d608:	693b      	ldr	r3, [r7, #16]
 800d60a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d60e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d610:	683b      	ldr	r3, [r7, #0]
 800d612:	695b      	ldr	r3, [r3, #20]
 800d614:	009b      	lsls	r3, r3, #2
 800d616:	693a      	ldr	r2, [r7, #16]
 800d618:	4313      	orrs	r3, r2
 800d61a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	699b      	ldr	r3, [r3, #24]
 800d620:	009b      	lsls	r3, r3, #2
 800d622:	693a      	ldr	r2, [r7, #16]
 800d624:	4313      	orrs	r3, r2
 800d626:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	693a      	ldr	r2, [r7, #16]
 800d62c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	68fa      	ldr	r2, [r7, #12]
 800d632:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	685a      	ldr	r2, [r3, #4]
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	697a      	ldr	r2, [r7, #20]
 800d640:	621a      	str	r2, [r3, #32]
}
 800d642:	bf00      	nop
 800d644:	371c      	adds	r7, #28
 800d646:	46bd      	mov	sp, r7
 800d648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64c:	4770      	bx	lr
 800d64e:	bf00      	nop
 800d650:	feff8fff 	.word	0xfeff8fff
 800d654:	40010000 	.word	0x40010000
 800d658:	40010400 	.word	0x40010400
 800d65c:	40014000 	.word	0x40014000
 800d660:	40014400 	.word	0x40014400
 800d664:	40014800 	.word	0x40014800

0800d668 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d668:	b480      	push	{r7}
 800d66a:	b087      	sub	sp, #28
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
 800d670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6a1b      	ldr	r3, [r3, #32]
 800d676:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	6a1b      	ldr	r3, [r3, #32]
 800d67c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	685b      	ldr	r3, [r3, #4]
 800d688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	69db      	ldr	r3, [r3, #28]
 800d68e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d690:	68fa      	ldr	r2, [r7, #12]
 800d692:	4b33      	ldr	r3, [pc, #204]	@ (800d760 <TIM_OC3_SetConfig+0xf8>)
 800d694:	4013      	ands	r3, r2
 800d696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	f023 0303 	bic.w	r3, r3, #3
 800d69e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d6a0:	683b      	ldr	r3, [r7, #0]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	68fa      	ldr	r2, [r7, #12]
 800d6a6:	4313      	orrs	r3, r2
 800d6a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d6aa:	697b      	ldr	r3, [r7, #20]
 800d6ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d6b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d6b2:	683b      	ldr	r3, [r7, #0]
 800d6b4:	689b      	ldr	r3, [r3, #8]
 800d6b6:	021b      	lsls	r3, r3, #8
 800d6b8:	697a      	ldr	r2, [r7, #20]
 800d6ba:	4313      	orrs	r3, r2
 800d6bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	4a28      	ldr	r2, [pc, #160]	@ (800d764 <TIM_OC3_SetConfig+0xfc>)
 800d6c2:	4293      	cmp	r3, r2
 800d6c4:	d003      	beq.n	800d6ce <TIM_OC3_SetConfig+0x66>
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	4a27      	ldr	r2, [pc, #156]	@ (800d768 <TIM_OC3_SetConfig+0x100>)
 800d6ca:	4293      	cmp	r3, r2
 800d6cc:	d10d      	bne.n	800d6ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d6ce:	697b      	ldr	r3, [r7, #20]
 800d6d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d6d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d6d6:	683b      	ldr	r3, [r7, #0]
 800d6d8:	68db      	ldr	r3, [r3, #12]
 800d6da:	021b      	lsls	r3, r3, #8
 800d6dc:	697a      	ldr	r2, [r7, #20]
 800d6de:	4313      	orrs	r3, r2
 800d6e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d6e2:	697b      	ldr	r3, [r7, #20]
 800d6e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d6e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	4a1d      	ldr	r2, [pc, #116]	@ (800d764 <TIM_OC3_SetConfig+0xfc>)
 800d6ee:	4293      	cmp	r3, r2
 800d6f0:	d00f      	beq.n	800d712 <TIM_OC3_SetConfig+0xaa>
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	4a1c      	ldr	r2, [pc, #112]	@ (800d768 <TIM_OC3_SetConfig+0x100>)
 800d6f6:	4293      	cmp	r3, r2
 800d6f8:	d00b      	beq.n	800d712 <TIM_OC3_SetConfig+0xaa>
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	4a1b      	ldr	r2, [pc, #108]	@ (800d76c <TIM_OC3_SetConfig+0x104>)
 800d6fe:	4293      	cmp	r3, r2
 800d700:	d007      	beq.n	800d712 <TIM_OC3_SetConfig+0xaa>
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	4a1a      	ldr	r2, [pc, #104]	@ (800d770 <TIM_OC3_SetConfig+0x108>)
 800d706:	4293      	cmp	r3, r2
 800d708:	d003      	beq.n	800d712 <TIM_OC3_SetConfig+0xaa>
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	4a19      	ldr	r2, [pc, #100]	@ (800d774 <TIM_OC3_SetConfig+0x10c>)
 800d70e:	4293      	cmp	r3, r2
 800d710:	d113      	bne.n	800d73a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d712:	693b      	ldr	r3, [r7, #16]
 800d714:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d718:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d71a:	693b      	ldr	r3, [r7, #16]
 800d71c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d720:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d722:	683b      	ldr	r3, [r7, #0]
 800d724:	695b      	ldr	r3, [r3, #20]
 800d726:	011b      	lsls	r3, r3, #4
 800d728:	693a      	ldr	r2, [r7, #16]
 800d72a:	4313      	orrs	r3, r2
 800d72c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d72e:	683b      	ldr	r3, [r7, #0]
 800d730:	699b      	ldr	r3, [r3, #24]
 800d732:	011b      	lsls	r3, r3, #4
 800d734:	693a      	ldr	r2, [r7, #16]
 800d736:	4313      	orrs	r3, r2
 800d738:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	693a      	ldr	r2, [r7, #16]
 800d73e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	68fa      	ldr	r2, [r7, #12]
 800d744:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	685a      	ldr	r2, [r3, #4]
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	697a      	ldr	r2, [r7, #20]
 800d752:	621a      	str	r2, [r3, #32]
}
 800d754:	bf00      	nop
 800d756:	371c      	adds	r7, #28
 800d758:	46bd      	mov	sp, r7
 800d75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75e:	4770      	bx	lr
 800d760:	fffeff8f 	.word	0xfffeff8f
 800d764:	40010000 	.word	0x40010000
 800d768:	40010400 	.word	0x40010400
 800d76c:	40014000 	.word	0x40014000
 800d770:	40014400 	.word	0x40014400
 800d774:	40014800 	.word	0x40014800

0800d778 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d778:	b480      	push	{r7}
 800d77a:	b087      	sub	sp, #28
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
 800d780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6a1b      	ldr	r3, [r3, #32]
 800d786:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	6a1b      	ldr	r3, [r3, #32]
 800d78c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	685b      	ldr	r3, [r3, #4]
 800d798:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	69db      	ldr	r3, [r3, #28]
 800d79e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d7a0:	68fa      	ldr	r2, [r7, #12]
 800d7a2:	4b24      	ldr	r3, [pc, #144]	@ (800d834 <TIM_OC4_SetConfig+0xbc>)
 800d7a4:	4013      	ands	r3, r2
 800d7a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d7ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d7b0:	683b      	ldr	r3, [r7, #0]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	021b      	lsls	r3, r3, #8
 800d7b6:	68fa      	ldr	r2, [r7, #12]
 800d7b8:	4313      	orrs	r3, r2
 800d7ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d7bc:	693b      	ldr	r3, [r7, #16]
 800d7be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d7c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d7c4:	683b      	ldr	r3, [r7, #0]
 800d7c6:	689b      	ldr	r3, [r3, #8]
 800d7c8:	031b      	lsls	r3, r3, #12
 800d7ca:	693a      	ldr	r2, [r7, #16]
 800d7cc:	4313      	orrs	r3, r2
 800d7ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	4a19      	ldr	r2, [pc, #100]	@ (800d838 <TIM_OC4_SetConfig+0xc0>)
 800d7d4:	4293      	cmp	r3, r2
 800d7d6:	d00f      	beq.n	800d7f8 <TIM_OC4_SetConfig+0x80>
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	4a18      	ldr	r2, [pc, #96]	@ (800d83c <TIM_OC4_SetConfig+0xc4>)
 800d7dc:	4293      	cmp	r3, r2
 800d7de:	d00b      	beq.n	800d7f8 <TIM_OC4_SetConfig+0x80>
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	4a17      	ldr	r2, [pc, #92]	@ (800d840 <TIM_OC4_SetConfig+0xc8>)
 800d7e4:	4293      	cmp	r3, r2
 800d7e6:	d007      	beq.n	800d7f8 <TIM_OC4_SetConfig+0x80>
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	4a16      	ldr	r2, [pc, #88]	@ (800d844 <TIM_OC4_SetConfig+0xcc>)
 800d7ec:	4293      	cmp	r3, r2
 800d7ee:	d003      	beq.n	800d7f8 <TIM_OC4_SetConfig+0x80>
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	4a15      	ldr	r2, [pc, #84]	@ (800d848 <TIM_OC4_SetConfig+0xd0>)
 800d7f4:	4293      	cmp	r3, r2
 800d7f6:	d109      	bne.n	800d80c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d7f8:	697b      	ldr	r3, [r7, #20]
 800d7fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d7fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	695b      	ldr	r3, [r3, #20]
 800d804:	019b      	lsls	r3, r3, #6
 800d806:	697a      	ldr	r2, [r7, #20]
 800d808:	4313      	orrs	r3, r2
 800d80a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	697a      	ldr	r2, [r7, #20]
 800d810:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	68fa      	ldr	r2, [r7, #12]
 800d816:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	685a      	ldr	r2, [r3, #4]
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	693a      	ldr	r2, [r7, #16]
 800d824:	621a      	str	r2, [r3, #32]
}
 800d826:	bf00      	nop
 800d828:	371c      	adds	r7, #28
 800d82a:	46bd      	mov	sp, r7
 800d82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d830:	4770      	bx	lr
 800d832:	bf00      	nop
 800d834:	feff8fff 	.word	0xfeff8fff
 800d838:	40010000 	.word	0x40010000
 800d83c:	40010400 	.word	0x40010400
 800d840:	40014000 	.word	0x40014000
 800d844:	40014400 	.word	0x40014400
 800d848:	40014800 	.word	0x40014800

0800d84c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d84c:	b480      	push	{r7}
 800d84e:	b087      	sub	sp, #28
 800d850:	af00      	add	r7, sp, #0
 800d852:	6078      	str	r0, [r7, #4]
 800d854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6a1b      	ldr	r3, [r3, #32]
 800d85a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	6a1b      	ldr	r3, [r3, #32]
 800d860:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	685b      	ldr	r3, [r3, #4]
 800d86c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d874:	68fa      	ldr	r2, [r7, #12]
 800d876:	4b21      	ldr	r3, [pc, #132]	@ (800d8fc <TIM_OC5_SetConfig+0xb0>)
 800d878:	4013      	ands	r3, r2
 800d87a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	68fa      	ldr	r2, [r7, #12]
 800d882:	4313      	orrs	r3, r2
 800d884:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800d88c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d88e:	683b      	ldr	r3, [r7, #0]
 800d890:	689b      	ldr	r3, [r3, #8]
 800d892:	041b      	lsls	r3, r3, #16
 800d894:	693a      	ldr	r2, [r7, #16]
 800d896:	4313      	orrs	r3, r2
 800d898:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	4a18      	ldr	r2, [pc, #96]	@ (800d900 <TIM_OC5_SetConfig+0xb4>)
 800d89e:	4293      	cmp	r3, r2
 800d8a0:	d00f      	beq.n	800d8c2 <TIM_OC5_SetConfig+0x76>
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	4a17      	ldr	r2, [pc, #92]	@ (800d904 <TIM_OC5_SetConfig+0xb8>)
 800d8a6:	4293      	cmp	r3, r2
 800d8a8:	d00b      	beq.n	800d8c2 <TIM_OC5_SetConfig+0x76>
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	4a16      	ldr	r2, [pc, #88]	@ (800d908 <TIM_OC5_SetConfig+0xbc>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	d007      	beq.n	800d8c2 <TIM_OC5_SetConfig+0x76>
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	4a15      	ldr	r2, [pc, #84]	@ (800d90c <TIM_OC5_SetConfig+0xc0>)
 800d8b6:	4293      	cmp	r3, r2
 800d8b8:	d003      	beq.n	800d8c2 <TIM_OC5_SetConfig+0x76>
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	4a14      	ldr	r2, [pc, #80]	@ (800d910 <TIM_OC5_SetConfig+0xc4>)
 800d8be:	4293      	cmp	r3, r2
 800d8c0:	d109      	bne.n	800d8d6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d8c2:	697b      	ldr	r3, [r7, #20]
 800d8c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d8c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	695b      	ldr	r3, [r3, #20]
 800d8ce:	021b      	lsls	r3, r3, #8
 800d8d0:	697a      	ldr	r2, [r7, #20]
 800d8d2:	4313      	orrs	r3, r2
 800d8d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	697a      	ldr	r2, [r7, #20]
 800d8da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	68fa      	ldr	r2, [r7, #12]
 800d8e0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d8e2:	683b      	ldr	r3, [r7, #0]
 800d8e4:	685a      	ldr	r2, [r3, #4]
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	693a      	ldr	r2, [r7, #16]
 800d8ee:	621a      	str	r2, [r3, #32]
}
 800d8f0:	bf00      	nop
 800d8f2:	371c      	adds	r7, #28
 800d8f4:	46bd      	mov	sp, r7
 800d8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fa:	4770      	bx	lr
 800d8fc:	fffeff8f 	.word	0xfffeff8f
 800d900:	40010000 	.word	0x40010000
 800d904:	40010400 	.word	0x40010400
 800d908:	40014000 	.word	0x40014000
 800d90c:	40014400 	.word	0x40014400
 800d910:	40014800 	.word	0x40014800

0800d914 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d914:	b480      	push	{r7}
 800d916:	b087      	sub	sp, #28
 800d918:	af00      	add	r7, sp, #0
 800d91a:	6078      	str	r0, [r7, #4]
 800d91c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	6a1b      	ldr	r3, [r3, #32]
 800d922:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	6a1b      	ldr	r3, [r3, #32]
 800d928:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	685b      	ldr	r3, [r3, #4]
 800d934:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d93a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d93c:	68fa      	ldr	r2, [r7, #12]
 800d93e:	4b22      	ldr	r3, [pc, #136]	@ (800d9c8 <TIM_OC6_SetConfig+0xb4>)
 800d940:	4013      	ands	r3, r2
 800d942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d944:	683b      	ldr	r3, [r7, #0]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	021b      	lsls	r3, r3, #8
 800d94a:	68fa      	ldr	r2, [r7, #12]
 800d94c:	4313      	orrs	r3, r2
 800d94e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d950:	693b      	ldr	r3, [r7, #16]
 800d952:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d956:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d958:	683b      	ldr	r3, [r7, #0]
 800d95a:	689b      	ldr	r3, [r3, #8]
 800d95c:	051b      	lsls	r3, r3, #20
 800d95e:	693a      	ldr	r2, [r7, #16]
 800d960:	4313      	orrs	r3, r2
 800d962:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	4a19      	ldr	r2, [pc, #100]	@ (800d9cc <TIM_OC6_SetConfig+0xb8>)
 800d968:	4293      	cmp	r3, r2
 800d96a:	d00f      	beq.n	800d98c <TIM_OC6_SetConfig+0x78>
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	4a18      	ldr	r2, [pc, #96]	@ (800d9d0 <TIM_OC6_SetConfig+0xbc>)
 800d970:	4293      	cmp	r3, r2
 800d972:	d00b      	beq.n	800d98c <TIM_OC6_SetConfig+0x78>
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	4a17      	ldr	r2, [pc, #92]	@ (800d9d4 <TIM_OC6_SetConfig+0xc0>)
 800d978:	4293      	cmp	r3, r2
 800d97a:	d007      	beq.n	800d98c <TIM_OC6_SetConfig+0x78>
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	4a16      	ldr	r2, [pc, #88]	@ (800d9d8 <TIM_OC6_SetConfig+0xc4>)
 800d980:	4293      	cmp	r3, r2
 800d982:	d003      	beq.n	800d98c <TIM_OC6_SetConfig+0x78>
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	4a15      	ldr	r2, [pc, #84]	@ (800d9dc <TIM_OC6_SetConfig+0xc8>)
 800d988:	4293      	cmp	r3, r2
 800d98a:	d109      	bne.n	800d9a0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d98c:	697b      	ldr	r3, [r7, #20]
 800d98e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d992:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	695b      	ldr	r3, [r3, #20]
 800d998:	029b      	lsls	r3, r3, #10
 800d99a:	697a      	ldr	r2, [r7, #20]
 800d99c:	4313      	orrs	r3, r2
 800d99e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	697a      	ldr	r2, [r7, #20]
 800d9a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	68fa      	ldr	r2, [r7, #12]
 800d9aa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	685a      	ldr	r2, [r3, #4]
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	693a      	ldr	r2, [r7, #16]
 800d9b8:	621a      	str	r2, [r3, #32]
}
 800d9ba:	bf00      	nop
 800d9bc:	371c      	adds	r7, #28
 800d9be:	46bd      	mov	sp, r7
 800d9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c4:	4770      	bx	lr
 800d9c6:	bf00      	nop
 800d9c8:	feff8fff 	.word	0xfeff8fff
 800d9cc:	40010000 	.word	0x40010000
 800d9d0:	40010400 	.word	0x40010400
 800d9d4:	40014000 	.word	0x40014000
 800d9d8:	40014400 	.word	0x40014400
 800d9dc:	40014800 	.word	0x40014800

0800d9e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d9e0:	b480      	push	{r7}
 800d9e2:	b087      	sub	sp, #28
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	60f8      	str	r0, [r7, #12]
 800d9e8:	60b9      	str	r1, [r7, #8]
 800d9ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	6a1b      	ldr	r3, [r3, #32]
 800d9f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	6a1b      	ldr	r3, [r3, #32]
 800d9f6:	f023 0201 	bic.w	r2, r3, #1
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	699b      	ldr	r3, [r3, #24]
 800da02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800da04:	693b      	ldr	r3, [r7, #16]
 800da06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800da0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	011b      	lsls	r3, r3, #4
 800da10:	693a      	ldr	r2, [r7, #16]
 800da12:	4313      	orrs	r3, r2
 800da14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800da16:	697b      	ldr	r3, [r7, #20]
 800da18:	f023 030a 	bic.w	r3, r3, #10
 800da1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800da1e:	697a      	ldr	r2, [r7, #20]
 800da20:	68bb      	ldr	r3, [r7, #8]
 800da22:	4313      	orrs	r3, r2
 800da24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	693a      	ldr	r2, [r7, #16]
 800da2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	697a      	ldr	r2, [r7, #20]
 800da30:	621a      	str	r2, [r3, #32]
}
 800da32:	bf00      	nop
 800da34:	371c      	adds	r7, #28
 800da36:	46bd      	mov	sp, r7
 800da38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3c:	4770      	bx	lr

0800da3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800da3e:	b480      	push	{r7}
 800da40:	b087      	sub	sp, #28
 800da42:	af00      	add	r7, sp, #0
 800da44:	60f8      	str	r0, [r7, #12]
 800da46:	60b9      	str	r1, [r7, #8]
 800da48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	6a1b      	ldr	r3, [r3, #32]
 800da4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	6a1b      	ldr	r3, [r3, #32]
 800da54:	f023 0210 	bic.w	r2, r3, #16
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	699b      	ldr	r3, [r3, #24]
 800da60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800da62:	693b      	ldr	r3, [r7, #16]
 800da64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800da68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	031b      	lsls	r3, r3, #12
 800da6e:	693a      	ldr	r2, [r7, #16]
 800da70:	4313      	orrs	r3, r2
 800da72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800da74:	697b      	ldr	r3, [r7, #20]
 800da76:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800da7a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	011b      	lsls	r3, r3, #4
 800da80:	697a      	ldr	r2, [r7, #20]
 800da82:	4313      	orrs	r3, r2
 800da84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	693a      	ldr	r2, [r7, #16]
 800da8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	697a      	ldr	r2, [r7, #20]
 800da90:	621a      	str	r2, [r3, #32]
}
 800da92:	bf00      	nop
 800da94:	371c      	adds	r7, #28
 800da96:	46bd      	mov	sp, r7
 800da98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9c:	4770      	bx	lr
	...

0800daa0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800daa0:	b480      	push	{r7}
 800daa2:	b085      	sub	sp, #20
 800daa4:	af00      	add	r7, sp, #0
 800daa6:	6078      	str	r0, [r7, #4]
 800daa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	689b      	ldr	r3, [r3, #8]
 800daae:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800dab0:	68fa      	ldr	r2, [r7, #12]
 800dab2:	4b09      	ldr	r3, [pc, #36]	@ (800dad8 <TIM_ITRx_SetConfig+0x38>)
 800dab4:	4013      	ands	r3, r2
 800dab6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dab8:	683a      	ldr	r2, [r7, #0]
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	4313      	orrs	r3, r2
 800dabe:	f043 0307 	orr.w	r3, r3, #7
 800dac2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	68fa      	ldr	r2, [r7, #12]
 800dac8:	609a      	str	r2, [r3, #8]
}
 800daca:	bf00      	nop
 800dacc:	3714      	adds	r7, #20
 800dace:	46bd      	mov	sp, r7
 800dad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad4:	4770      	bx	lr
 800dad6:	bf00      	nop
 800dad8:	ffcfff8f 	.word	0xffcfff8f

0800dadc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800dadc:	b480      	push	{r7}
 800dade:	b087      	sub	sp, #28
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	60f8      	str	r0, [r7, #12]
 800dae4:	60b9      	str	r1, [r7, #8]
 800dae6:	607a      	str	r2, [r7, #4]
 800dae8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	689b      	ldr	r3, [r3, #8]
 800daee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800daf0:	697b      	ldr	r3, [r7, #20]
 800daf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800daf6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	021a      	lsls	r2, r3, #8
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	431a      	orrs	r2, r3
 800db00:	68bb      	ldr	r3, [r7, #8]
 800db02:	4313      	orrs	r3, r2
 800db04:	697a      	ldr	r2, [r7, #20]
 800db06:	4313      	orrs	r3, r2
 800db08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	697a      	ldr	r2, [r7, #20]
 800db0e:	609a      	str	r2, [r3, #8]
}
 800db10:	bf00      	nop
 800db12:	371c      	adds	r7, #28
 800db14:	46bd      	mov	sp, r7
 800db16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db1a:	4770      	bx	lr

0800db1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800db1c:	b480      	push	{r7}
 800db1e:	b085      	sub	sp, #20
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
 800db24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800db2c:	2b01      	cmp	r3, #1
 800db2e:	d101      	bne.n	800db34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800db30:	2302      	movs	r3, #2
 800db32:	e077      	b.n	800dc24 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	2201      	movs	r2, #1
 800db38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	2202      	movs	r2, #2
 800db40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	685b      	ldr	r3, [r3, #4]
 800db4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	689b      	ldr	r3, [r3, #8]
 800db52:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	4a35      	ldr	r2, [pc, #212]	@ (800dc30 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800db5a:	4293      	cmp	r3, r2
 800db5c:	d004      	beq.n	800db68 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	4a34      	ldr	r2, [pc, #208]	@ (800dc34 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800db64:	4293      	cmp	r3, r2
 800db66:	d108      	bne.n	800db7a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800db6e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	685b      	ldr	r3, [r3, #4]
 800db74:	68fa      	ldr	r2, [r7, #12]
 800db76:	4313      	orrs	r3, r2
 800db78:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db80:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	68fa      	ldr	r2, [r7, #12]
 800db88:	4313      	orrs	r3, r2
 800db8a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	68fa      	ldr	r2, [r7, #12]
 800db92:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	4a25      	ldr	r2, [pc, #148]	@ (800dc30 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800db9a:	4293      	cmp	r3, r2
 800db9c:	d02c      	beq.n	800dbf8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dba6:	d027      	beq.n	800dbf8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	4a22      	ldr	r2, [pc, #136]	@ (800dc38 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800dbae:	4293      	cmp	r3, r2
 800dbb0:	d022      	beq.n	800dbf8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	4a21      	ldr	r2, [pc, #132]	@ (800dc3c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800dbb8:	4293      	cmp	r3, r2
 800dbba:	d01d      	beq.n	800dbf8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	4a1f      	ldr	r2, [pc, #124]	@ (800dc40 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800dbc2:	4293      	cmp	r3, r2
 800dbc4:	d018      	beq.n	800dbf8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	4a1a      	ldr	r2, [pc, #104]	@ (800dc34 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800dbcc:	4293      	cmp	r3, r2
 800dbce:	d013      	beq.n	800dbf8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	4a1b      	ldr	r2, [pc, #108]	@ (800dc44 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800dbd6:	4293      	cmp	r3, r2
 800dbd8:	d00e      	beq.n	800dbf8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	4a1a      	ldr	r2, [pc, #104]	@ (800dc48 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800dbe0:	4293      	cmp	r3, r2
 800dbe2:	d009      	beq.n	800dbf8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	4a18      	ldr	r2, [pc, #96]	@ (800dc4c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800dbea:	4293      	cmp	r3, r2
 800dbec:	d004      	beq.n	800dbf8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	4a17      	ldr	r2, [pc, #92]	@ (800dc50 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800dbf4:	4293      	cmp	r3, r2
 800dbf6:	d10c      	bne.n	800dc12 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dbf8:	68bb      	ldr	r3, [r7, #8]
 800dbfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dbfe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dc00:	683b      	ldr	r3, [r7, #0]
 800dc02:	689b      	ldr	r3, [r3, #8]
 800dc04:	68ba      	ldr	r2, [r7, #8]
 800dc06:	4313      	orrs	r3, r2
 800dc08:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	68ba      	ldr	r2, [r7, #8]
 800dc10:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	2201      	movs	r2, #1
 800dc16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	2200      	movs	r2, #0
 800dc1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800dc22:	2300      	movs	r3, #0
}
 800dc24:	4618      	mov	r0, r3
 800dc26:	3714      	adds	r7, #20
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2e:	4770      	bx	lr
 800dc30:	40010000 	.word	0x40010000
 800dc34:	40010400 	.word	0x40010400
 800dc38:	40000400 	.word	0x40000400
 800dc3c:	40000800 	.word	0x40000800
 800dc40:	40000c00 	.word	0x40000c00
 800dc44:	40001800 	.word	0x40001800
 800dc48:	40014000 	.word	0x40014000
 800dc4c:	4000e000 	.word	0x4000e000
 800dc50:	4000e400 	.word	0x4000e400

0800dc54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800dc54:	b480      	push	{r7}
 800dc56:	b085      	sub	sp, #20
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
 800dc5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dc68:	2b01      	cmp	r3, #1
 800dc6a:	d101      	bne.n	800dc70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800dc6c:	2302      	movs	r3, #2
 800dc6e:	e073      	b.n	800dd58 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	2201      	movs	r2, #1
 800dc74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800dc7e:	683b      	ldr	r3, [r7, #0]
 800dc80:	68db      	ldr	r3, [r3, #12]
 800dc82:	4313      	orrs	r3, r2
 800dc84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dc8c:	683b      	ldr	r3, [r7, #0]
 800dc8e:	689b      	ldr	r3, [r3, #8]
 800dc90:	4313      	orrs	r3, r2
 800dc92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	685b      	ldr	r3, [r3, #4]
 800dc9e:	4313      	orrs	r3, r2
 800dca0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	4313      	orrs	r3, r2
 800dcae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800dcb6:	683b      	ldr	r3, [r7, #0]
 800dcb8:	691b      	ldr	r3, [r3, #16]
 800dcba:	4313      	orrs	r3, r2
 800dcbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	695b      	ldr	r3, [r3, #20]
 800dcc8:	4313      	orrs	r3, r2
 800dcca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcd6:	4313      	orrs	r3, r2
 800dcd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	699b      	ldr	r3, [r3, #24]
 800dce4:	041b      	lsls	r3, r3, #16
 800dce6:	4313      	orrs	r3, r2
 800dce8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	69db      	ldr	r3, [r3, #28]
 800dcf4:	4313      	orrs	r3, r2
 800dcf6:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	4a19      	ldr	r2, [pc, #100]	@ (800dd64 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800dcfe:	4293      	cmp	r3, r2
 800dd00:	d004      	beq.n	800dd0c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	4a18      	ldr	r2, [pc, #96]	@ (800dd68 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800dd08:	4293      	cmp	r3, r2
 800dd0a:	d11c      	bne.n	800dd46 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd16:	051b      	lsls	r3, r3, #20
 800dd18:	4313      	orrs	r3, r2
 800dd1a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	6a1b      	ldr	r3, [r3, #32]
 800dd26:	4313      	orrs	r3, r2
 800dd28:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800dd30:	683b      	ldr	r3, [r7, #0]
 800dd32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd34:	4313      	orrs	r3, r2
 800dd36:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800dd3e:	683b      	ldr	r3, [r7, #0]
 800dd40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd42:	4313      	orrs	r3, r2
 800dd44:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	68fa      	ldr	r2, [r7, #12]
 800dd4c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	2200      	movs	r2, #0
 800dd52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800dd56:	2300      	movs	r3, #0
}
 800dd58:	4618      	mov	r0, r3
 800dd5a:	3714      	adds	r7, #20
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd62:	4770      	bx	lr
 800dd64:	40010000 	.word	0x40010000
 800dd68:	40010400 	.word	0x40010400

0800dd6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dd6c:	b480      	push	{r7}
 800dd6e:	b083      	sub	sp, #12
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dd74:	bf00      	nop
 800dd76:	370c      	adds	r7, #12
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7e:	4770      	bx	lr

0800dd80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dd80:	b480      	push	{r7}
 800dd82:	b083      	sub	sp, #12
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dd88:	bf00      	nop
 800dd8a:	370c      	adds	r7, #12
 800dd8c:	46bd      	mov	sp, r7
 800dd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd92:	4770      	bx	lr

0800dd94 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800dd94:	b480      	push	{r7}
 800dd96:	b083      	sub	sp, #12
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dd9c:	bf00      	nop
 800dd9e:	370c      	adds	r7, #12
 800dda0:	46bd      	mov	sp, r7
 800dda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda6:	4770      	bx	lr

0800dda8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b082      	sub	sp, #8
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d101      	bne.n	800ddba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ddb6:	2301      	movs	r3, #1
 800ddb8:	e042      	b.n	800de40 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d106      	bne.n	800ddd2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ddcc:	6878      	ldr	r0, [r7, #4]
 800ddce:	f7f5 fdad 	bl	800392c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	2224      	movs	r2, #36	@ 0x24
 800ddd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	681a      	ldr	r2, [r3, #0]
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	f022 0201 	bic.w	r2, r2, #1
 800dde8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d002      	beq.n	800ddf8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ddf2:	6878      	ldr	r0, [r7, #4]
 800ddf4:	f001 fa8a 	bl	800f30c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ddf8:	6878      	ldr	r0, [r7, #4]
 800ddfa:	f000 fc1b 	bl	800e634 <UART_SetConfig>
 800ddfe:	4603      	mov	r3, r0
 800de00:	2b01      	cmp	r3, #1
 800de02:	d101      	bne.n	800de08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800de04:	2301      	movs	r3, #1
 800de06:	e01b      	b.n	800de40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	685a      	ldr	r2, [r3, #4]
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800de16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	689a      	ldr	r2, [r3, #8]
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800de26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	681a      	ldr	r2, [r3, #0]
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	f042 0201 	orr.w	r2, r2, #1
 800de36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800de38:	6878      	ldr	r0, [r7, #4]
 800de3a:	f001 fb09 	bl	800f450 <UART_CheckIdleState>
 800de3e:	4603      	mov	r3, r0
}
 800de40:	4618      	mov	r0, r3
 800de42:	3708      	adds	r7, #8
 800de44:	46bd      	mov	sp, r7
 800de46:	bd80      	pop	{r7, pc}

0800de48 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b0ba      	sub	sp, #232	@ 0xe8
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	69db      	ldr	r3, [r3, #28]
 800de56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	689b      	ldr	r3, [r3, #8]
 800de6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800de6e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800de72:	f640 030f 	movw	r3, #2063	@ 0x80f
 800de76:	4013      	ands	r3, r2
 800de78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800de7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800de80:	2b00      	cmp	r3, #0
 800de82:	d11b      	bne.n	800debc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800de84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800de88:	f003 0320 	and.w	r3, r3, #32
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d015      	beq.n	800debc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800de90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800de94:	f003 0320 	and.w	r3, r3, #32
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d105      	bne.n	800dea8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800de9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d009      	beq.n	800debc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800deac:	2b00      	cmp	r3, #0
 800deae:	f000 8393 	beq.w	800e5d8 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800deb6:	6878      	ldr	r0, [r7, #4]
 800deb8:	4798      	blx	r3
      }
      return;
 800deba:	e38d      	b.n	800e5d8 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800debc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	f000 8123 	beq.w	800e10c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800dec6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800deca:	4b8d      	ldr	r3, [pc, #564]	@ (800e100 <HAL_UART_IRQHandler+0x2b8>)
 800decc:	4013      	ands	r3, r2
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d106      	bne.n	800dee0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ded2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ded6:	4b8b      	ldr	r3, [pc, #556]	@ (800e104 <HAL_UART_IRQHandler+0x2bc>)
 800ded8:	4013      	ands	r3, r2
 800deda:	2b00      	cmp	r3, #0
 800dedc:	f000 8116 	beq.w	800e10c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dee0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dee4:	f003 0301 	and.w	r3, r3, #1
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d011      	beq.n	800df10 <HAL_UART_IRQHandler+0xc8>
 800deec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800def0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800def4:	2b00      	cmp	r3, #0
 800def6:	d00b      	beq.n	800df10 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	2201      	movs	r2, #1
 800defe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df06:	f043 0201 	orr.w	r2, r3, #1
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800df10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df14:	f003 0302 	and.w	r3, r3, #2
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d011      	beq.n	800df40 <HAL_UART_IRQHandler+0xf8>
 800df1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800df20:	f003 0301 	and.w	r3, r3, #1
 800df24:	2b00      	cmp	r3, #0
 800df26:	d00b      	beq.n	800df40 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	2202      	movs	r2, #2
 800df2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df36:	f043 0204 	orr.w	r2, r3, #4
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800df40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df44:	f003 0304 	and.w	r3, r3, #4
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d011      	beq.n	800df70 <HAL_UART_IRQHandler+0x128>
 800df4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800df50:	f003 0301 	and.w	r3, r3, #1
 800df54:	2b00      	cmp	r3, #0
 800df56:	d00b      	beq.n	800df70 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	2204      	movs	r2, #4
 800df5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df66:	f043 0202 	orr.w	r2, r3, #2
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800df70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df74:	f003 0308 	and.w	r3, r3, #8
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d017      	beq.n	800dfac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800df7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800df80:	f003 0320 	and.w	r3, r3, #32
 800df84:	2b00      	cmp	r3, #0
 800df86:	d105      	bne.n	800df94 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800df88:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800df8c:	4b5c      	ldr	r3, [pc, #368]	@ (800e100 <HAL_UART_IRQHandler+0x2b8>)
 800df8e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800df90:	2b00      	cmp	r3, #0
 800df92:	d00b      	beq.n	800dfac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	2208      	movs	r2, #8
 800df9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfa2:	f043 0208 	orr.w	r2, r3, #8
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800dfac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dfb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d012      	beq.n	800dfde <HAL_UART_IRQHandler+0x196>
 800dfb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dfbc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d00c      	beq.n	800dfde <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dfcc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfd4:	f043 0220 	orr.w	r2, r3, #32
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	f000 82f9 	beq.w	800e5dc <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dfea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dfee:	f003 0320 	and.w	r3, r3, #32
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d013      	beq.n	800e01e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dffa:	f003 0320 	and.w	r3, r3, #32
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d105      	bne.n	800e00e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e002:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d007      	beq.n	800e01e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e012:	2b00      	cmp	r3, #0
 800e014:	d003      	beq.n	800e01e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e01a:	6878      	ldr	r0, [r7, #4]
 800e01c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e024:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	689b      	ldr	r3, [r3, #8]
 800e02e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e032:	2b40      	cmp	r3, #64	@ 0x40
 800e034:	d005      	beq.n	800e042 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e036:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e03a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d054      	beq.n	800e0ec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e042:	6878      	ldr	r0, [r7, #4]
 800e044:	f001 fb1c 	bl	800f680 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	689b      	ldr	r3, [r3, #8]
 800e04e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e052:	2b40      	cmp	r3, #64	@ 0x40
 800e054:	d146      	bne.n	800e0e4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	3308      	adds	r3, #8
 800e05c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e060:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e064:	e853 3f00 	ldrex	r3, [r3]
 800e068:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e06c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e070:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e074:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	3308      	adds	r3, #8
 800e07e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e082:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e086:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e08a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e08e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e092:	e841 2300 	strex	r3, r2, [r1]
 800e096:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e09a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d1d9      	bne.n	800e056 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d017      	beq.n	800e0dc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0b2:	4a15      	ldr	r2, [pc, #84]	@ (800e108 <HAL_UART_IRQHandler+0x2c0>)
 800e0b4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0bc:	4618      	mov	r0, r3
 800e0be:	f7f7 fc99 	bl	80059f4 <HAL_DMA_Abort_IT>
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d019      	beq.n	800e0fc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e0d0:	687a      	ldr	r2, [r7, #4]
 800e0d2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800e0d6:	4610      	mov	r0, r2
 800e0d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e0da:	e00f      	b.n	800e0fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e0dc:	6878      	ldr	r0, [r7, #4]
 800e0de:	f000 fa93 	bl	800e608 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e0e2:	e00b      	b.n	800e0fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e0e4:	6878      	ldr	r0, [r7, #4]
 800e0e6:	f000 fa8f 	bl	800e608 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e0ea:	e007      	b.n	800e0fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e0ec:	6878      	ldr	r0, [r7, #4]
 800e0ee:	f000 fa8b 	bl	800e608 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	2200      	movs	r2, #0
 800e0f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800e0fa:	e26f      	b.n	800e5dc <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e0fc:	bf00      	nop
    return;
 800e0fe:	e26d      	b.n	800e5dc <HAL_UART_IRQHandler+0x794>
 800e100:	10000001 	.word	0x10000001
 800e104:	04000120 	.word	0x04000120
 800e108:	0800f74d 	.word	0x0800f74d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e110:	2b01      	cmp	r3, #1
 800e112:	f040 8203 	bne.w	800e51c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e11a:	f003 0310 	and.w	r3, r3, #16
 800e11e:	2b00      	cmp	r3, #0
 800e120:	f000 81fc 	beq.w	800e51c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e128:	f003 0310 	and.w	r3, r3, #16
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	f000 81f5 	beq.w	800e51c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	2210      	movs	r2, #16
 800e138:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	689b      	ldr	r3, [r3, #8]
 800e140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e144:	2b40      	cmp	r3, #64	@ 0x40
 800e146:	f040 816d 	bne.w	800e424 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	4aa4      	ldr	r2, [pc, #656]	@ (800e3e4 <HAL_UART_IRQHandler+0x59c>)
 800e154:	4293      	cmp	r3, r2
 800e156:	d068      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	4aa1      	ldr	r2, [pc, #644]	@ (800e3e8 <HAL_UART_IRQHandler+0x5a0>)
 800e162:	4293      	cmp	r3, r2
 800e164:	d061      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	4a9f      	ldr	r2, [pc, #636]	@ (800e3ec <HAL_UART_IRQHandler+0x5a4>)
 800e170:	4293      	cmp	r3, r2
 800e172:	d05a      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	4a9c      	ldr	r2, [pc, #624]	@ (800e3f0 <HAL_UART_IRQHandler+0x5a8>)
 800e17e:	4293      	cmp	r3, r2
 800e180:	d053      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	4a9a      	ldr	r2, [pc, #616]	@ (800e3f4 <HAL_UART_IRQHandler+0x5ac>)
 800e18c:	4293      	cmp	r3, r2
 800e18e:	d04c      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	4a97      	ldr	r2, [pc, #604]	@ (800e3f8 <HAL_UART_IRQHandler+0x5b0>)
 800e19a:	4293      	cmp	r3, r2
 800e19c:	d045      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	4a95      	ldr	r2, [pc, #596]	@ (800e3fc <HAL_UART_IRQHandler+0x5b4>)
 800e1a8:	4293      	cmp	r3, r2
 800e1aa:	d03e      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	4a92      	ldr	r2, [pc, #584]	@ (800e400 <HAL_UART_IRQHandler+0x5b8>)
 800e1b6:	4293      	cmp	r3, r2
 800e1b8:	d037      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	4a90      	ldr	r2, [pc, #576]	@ (800e404 <HAL_UART_IRQHandler+0x5bc>)
 800e1c4:	4293      	cmp	r3, r2
 800e1c6:	d030      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	4a8d      	ldr	r2, [pc, #564]	@ (800e408 <HAL_UART_IRQHandler+0x5c0>)
 800e1d2:	4293      	cmp	r3, r2
 800e1d4:	d029      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	4a8b      	ldr	r2, [pc, #556]	@ (800e40c <HAL_UART_IRQHandler+0x5c4>)
 800e1e0:	4293      	cmp	r3, r2
 800e1e2:	d022      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	4a88      	ldr	r2, [pc, #544]	@ (800e410 <HAL_UART_IRQHandler+0x5c8>)
 800e1ee:	4293      	cmp	r3, r2
 800e1f0:	d01b      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	4a86      	ldr	r2, [pc, #536]	@ (800e414 <HAL_UART_IRQHandler+0x5cc>)
 800e1fc:	4293      	cmp	r3, r2
 800e1fe:	d014      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	4a83      	ldr	r2, [pc, #524]	@ (800e418 <HAL_UART_IRQHandler+0x5d0>)
 800e20a:	4293      	cmp	r3, r2
 800e20c:	d00d      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	4a81      	ldr	r2, [pc, #516]	@ (800e41c <HAL_UART_IRQHandler+0x5d4>)
 800e218:	4293      	cmp	r3, r2
 800e21a:	d006      	beq.n	800e22a <HAL_UART_IRQHandler+0x3e2>
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	4a7e      	ldr	r2, [pc, #504]	@ (800e420 <HAL_UART_IRQHandler+0x5d8>)
 800e226:	4293      	cmp	r3, r2
 800e228:	d106      	bne.n	800e238 <HAL_UART_IRQHandler+0x3f0>
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	685b      	ldr	r3, [r3, #4]
 800e234:	b29b      	uxth	r3, r3
 800e236:	e005      	b.n	800e244 <HAL_UART_IRQHandler+0x3fc>
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	685b      	ldr	r3, [r3, #4]
 800e242:	b29b      	uxth	r3, r3
 800e244:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e248:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	f000 80ad 	beq.w	800e3ac <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e258:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e25c:	429a      	cmp	r2, r3
 800e25e:	f080 80a5 	bcs.w	800e3ac <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e268:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e272:	69db      	ldr	r3, [r3, #28]
 800e274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e278:	f000 8087 	beq.w	800e38a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e284:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e288:	e853 3f00 	ldrex	r3, [r3]
 800e28c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e290:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e294:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e298:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	461a      	mov	r2, r3
 800e2a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e2a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e2aa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e2b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e2b6:	e841 2300 	strex	r3, r2, [r1]
 800e2ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e2be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d1da      	bne.n	800e27c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	3308      	adds	r3, #8
 800e2cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e2d0:	e853 3f00 	ldrex	r3, [r3]
 800e2d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e2d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e2d8:	f023 0301 	bic.w	r3, r3, #1
 800e2dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	3308      	adds	r3, #8
 800e2e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e2ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e2ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e2f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e2f6:	e841 2300 	strex	r3, r2, [r1]
 800e2fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e2fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d1e1      	bne.n	800e2c6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	3308      	adds	r3, #8
 800e308:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e30a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e30c:	e853 3f00 	ldrex	r3, [r3]
 800e310:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e312:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e314:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e318:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	3308      	adds	r3, #8
 800e322:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e326:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e328:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e32a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e32c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e32e:	e841 2300 	strex	r3, r2, [r1]
 800e332:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e334:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e336:	2b00      	cmp	r3, #0
 800e338:	d1e3      	bne.n	800e302 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	2220      	movs	r2, #32
 800e33e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	2200      	movs	r2, #0
 800e346:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e34e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e350:	e853 3f00 	ldrex	r3, [r3]
 800e354:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e356:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e358:	f023 0310 	bic.w	r3, r3, #16
 800e35c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	461a      	mov	r2, r3
 800e366:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e36a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e36c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e36e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e370:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e372:	e841 2300 	strex	r3, r2, [r1]
 800e376:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e378:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d1e4      	bne.n	800e348 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e384:	4618      	mov	r0, r3
 800e386:	f7f7 f817 	bl	80053b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	2202      	movs	r2, #2
 800e38e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e39c:	b29b      	uxth	r3, r3
 800e39e:	1ad3      	subs	r3, r2, r3
 800e3a0:	b29b      	uxth	r3, r3
 800e3a2:	4619      	mov	r1, r3
 800e3a4:	6878      	ldr	r0, [r7, #4]
 800e3a6:	f000 f939 	bl	800e61c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800e3aa:	e119      	b.n	800e5e0 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e3b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e3b6:	429a      	cmp	r2, r3
 800e3b8:	f040 8112 	bne.w	800e5e0 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3c2:	69db      	ldr	r3, [r3, #28]
 800e3c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e3c8:	f040 810a 	bne.w	800e5e0 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	2202      	movs	r2, #2
 800e3d0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e3d8:	4619      	mov	r1, r3
 800e3da:	6878      	ldr	r0, [r7, #4]
 800e3dc:	f000 f91e 	bl	800e61c <HAL_UARTEx_RxEventCallback>
      return;
 800e3e0:	e0fe      	b.n	800e5e0 <HAL_UART_IRQHandler+0x798>
 800e3e2:	bf00      	nop
 800e3e4:	40020010 	.word	0x40020010
 800e3e8:	40020028 	.word	0x40020028
 800e3ec:	40020040 	.word	0x40020040
 800e3f0:	40020058 	.word	0x40020058
 800e3f4:	40020070 	.word	0x40020070
 800e3f8:	40020088 	.word	0x40020088
 800e3fc:	400200a0 	.word	0x400200a0
 800e400:	400200b8 	.word	0x400200b8
 800e404:	40020410 	.word	0x40020410
 800e408:	40020428 	.word	0x40020428
 800e40c:	40020440 	.word	0x40020440
 800e410:	40020458 	.word	0x40020458
 800e414:	40020470 	.word	0x40020470
 800e418:	40020488 	.word	0x40020488
 800e41c:	400204a0 	.word	0x400204a0
 800e420:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e430:	b29b      	uxth	r3, r3
 800e432:	1ad3      	subs	r3, r2, r3
 800e434:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e43e:	b29b      	uxth	r3, r3
 800e440:	2b00      	cmp	r3, #0
 800e442:	f000 80cf 	beq.w	800e5e4 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800e446:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	f000 80ca 	beq.w	800e5e4 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e458:	e853 3f00 	ldrex	r3, [r3]
 800e45c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e45e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e460:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e464:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	461a      	mov	r2, r3
 800e46e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e472:	647b      	str	r3, [r7, #68]	@ 0x44
 800e474:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e476:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e478:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e47a:	e841 2300 	strex	r3, r2, [r1]
 800e47e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e482:	2b00      	cmp	r3, #0
 800e484:	d1e4      	bne.n	800e450 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	3308      	adds	r3, #8
 800e48c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e490:	e853 3f00 	ldrex	r3, [r3]
 800e494:	623b      	str	r3, [r7, #32]
   return(result);
 800e496:	6a3a      	ldr	r2, [r7, #32]
 800e498:	4b55      	ldr	r3, [pc, #340]	@ (800e5f0 <HAL_UART_IRQHandler+0x7a8>)
 800e49a:	4013      	ands	r3, r2
 800e49c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	3308      	adds	r3, #8
 800e4a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e4aa:	633a      	str	r2, [r7, #48]	@ 0x30
 800e4ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e4b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4b2:	e841 2300 	strex	r3, r2, [r1]
 800e4b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e4b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d1e3      	bne.n	800e486 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	2220      	movs	r2, #32
 800e4c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	2200      	movs	r2, #0
 800e4d0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4d8:	693b      	ldr	r3, [r7, #16]
 800e4da:	e853 3f00 	ldrex	r3, [r3]
 800e4de:	60fb      	str	r3, [r7, #12]
   return(result);
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	f023 0310 	bic.w	r3, r3, #16
 800e4e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	461a      	mov	r2, r3
 800e4f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e4f4:	61fb      	str	r3, [r7, #28]
 800e4f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4f8:	69b9      	ldr	r1, [r7, #24]
 800e4fa:	69fa      	ldr	r2, [r7, #28]
 800e4fc:	e841 2300 	strex	r3, r2, [r1]
 800e500:	617b      	str	r3, [r7, #20]
   return(result);
 800e502:	697b      	ldr	r3, [r7, #20]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d1e4      	bne.n	800e4d2 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	2202      	movs	r2, #2
 800e50c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e50e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e512:	4619      	mov	r1, r3
 800e514:	6878      	ldr	r0, [r7, #4]
 800e516:	f000 f881 	bl	800e61c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e51a:	e063      	b.n	800e5e4 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e51c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e520:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e524:	2b00      	cmp	r3, #0
 800e526:	d00e      	beq.n	800e546 <HAL_UART_IRQHandler+0x6fe>
 800e528:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e52c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e530:	2b00      	cmp	r3, #0
 800e532:	d008      	beq.n	800e546 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e53c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e53e:	6878      	ldr	r0, [r7, #4]
 800e540:	f001 f941 	bl	800f7c6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e544:	e051      	b.n	800e5ea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e54a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d014      	beq.n	800e57c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e552:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e556:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d105      	bne.n	800e56a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e55e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e562:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e566:	2b00      	cmp	r3, #0
 800e568:	d008      	beq.n	800e57c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d03a      	beq.n	800e5e8 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e576:	6878      	ldr	r0, [r7, #4]
 800e578:	4798      	blx	r3
    }
    return;
 800e57a:	e035      	b.n	800e5e8 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e57c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e584:	2b00      	cmp	r3, #0
 800e586:	d009      	beq.n	800e59c <HAL_UART_IRQHandler+0x754>
 800e588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e58c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e590:	2b00      	cmp	r3, #0
 800e592:	d003      	beq.n	800e59c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800e594:	6878      	ldr	r0, [r7, #4]
 800e596:	f001 f8eb 	bl	800f770 <UART_EndTransmit_IT>
    return;
 800e59a:	e026      	b.n	800e5ea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e59c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d009      	beq.n	800e5bc <HAL_UART_IRQHandler+0x774>
 800e5a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e5ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d003      	beq.n	800e5bc <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e5b4:	6878      	ldr	r0, [r7, #4]
 800e5b6:	f001 f91a 	bl	800f7ee <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e5ba:	e016      	b.n	800e5ea <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e5bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d010      	beq.n	800e5ea <HAL_UART_IRQHandler+0x7a2>
 800e5c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	da0c      	bge.n	800e5ea <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e5d0:	6878      	ldr	r0, [r7, #4]
 800e5d2:	f001 f902 	bl	800f7da <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e5d6:	e008      	b.n	800e5ea <HAL_UART_IRQHandler+0x7a2>
      return;
 800e5d8:	bf00      	nop
 800e5da:	e006      	b.n	800e5ea <HAL_UART_IRQHandler+0x7a2>
    return;
 800e5dc:	bf00      	nop
 800e5de:	e004      	b.n	800e5ea <HAL_UART_IRQHandler+0x7a2>
      return;
 800e5e0:	bf00      	nop
 800e5e2:	e002      	b.n	800e5ea <HAL_UART_IRQHandler+0x7a2>
      return;
 800e5e4:	bf00      	nop
 800e5e6:	e000      	b.n	800e5ea <HAL_UART_IRQHandler+0x7a2>
    return;
 800e5e8:	bf00      	nop
  }
}
 800e5ea:	37e8      	adds	r7, #232	@ 0xe8
 800e5ec:	46bd      	mov	sp, r7
 800e5ee:	bd80      	pop	{r7, pc}
 800e5f0:	effffffe 	.word	0xeffffffe

0800e5f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e5f4:	b480      	push	{r7}
 800e5f6:	b083      	sub	sp, #12
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e5fc:	bf00      	nop
 800e5fe:	370c      	adds	r7, #12
 800e600:	46bd      	mov	sp, r7
 800e602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e606:	4770      	bx	lr

0800e608 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e608:	b480      	push	{r7}
 800e60a:	b083      	sub	sp, #12
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e610:	bf00      	nop
 800e612:	370c      	adds	r7, #12
 800e614:	46bd      	mov	sp, r7
 800e616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e61a:	4770      	bx	lr

0800e61c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e61c:	b480      	push	{r7}
 800e61e:	b083      	sub	sp, #12
 800e620:	af00      	add	r7, sp, #0
 800e622:	6078      	str	r0, [r7, #4]
 800e624:	460b      	mov	r3, r1
 800e626:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e628:	bf00      	nop
 800e62a:	370c      	adds	r7, #12
 800e62c:	46bd      	mov	sp, r7
 800e62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e632:	4770      	bx	lr

0800e634 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e634:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e638:	b092      	sub	sp, #72	@ 0x48
 800e63a:	af00      	add	r7, sp, #0
 800e63c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e63e:	2300      	movs	r3, #0
 800e640:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e644:	697b      	ldr	r3, [r7, #20]
 800e646:	689a      	ldr	r2, [r3, #8]
 800e648:	697b      	ldr	r3, [r7, #20]
 800e64a:	691b      	ldr	r3, [r3, #16]
 800e64c:	431a      	orrs	r2, r3
 800e64e:	697b      	ldr	r3, [r7, #20]
 800e650:	695b      	ldr	r3, [r3, #20]
 800e652:	431a      	orrs	r2, r3
 800e654:	697b      	ldr	r3, [r7, #20]
 800e656:	69db      	ldr	r3, [r3, #28]
 800e658:	4313      	orrs	r3, r2
 800e65a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e65c:	697b      	ldr	r3, [r7, #20]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	681a      	ldr	r2, [r3, #0]
 800e662:	4bbe      	ldr	r3, [pc, #760]	@ (800e95c <UART_SetConfig+0x328>)
 800e664:	4013      	ands	r3, r2
 800e666:	697a      	ldr	r2, [r7, #20]
 800e668:	6812      	ldr	r2, [r2, #0]
 800e66a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e66c:	430b      	orrs	r3, r1
 800e66e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e670:	697b      	ldr	r3, [r7, #20]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	685b      	ldr	r3, [r3, #4]
 800e676:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e67a:	697b      	ldr	r3, [r7, #20]
 800e67c:	68da      	ldr	r2, [r3, #12]
 800e67e:	697b      	ldr	r3, [r7, #20]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	430a      	orrs	r2, r1
 800e684:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e686:	697b      	ldr	r3, [r7, #20]
 800e688:	699b      	ldr	r3, [r3, #24]
 800e68a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e68c:	697b      	ldr	r3, [r7, #20]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	4ab3      	ldr	r2, [pc, #716]	@ (800e960 <UART_SetConfig+0x32c>)
 800e692:	4293      	cmp	r3, r2
 800e694:	d004      	beq.n	800e6a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e696:	697b      	ldr	r3, [r7, #20]
 800e698:	6a1b      	ldr	r3, [r3, #32]
 800e69a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e69c:	4313      	orrs	r3, r2
 800e69e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e6a0:	697b      	ldr	r3, [r7, #20]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	689a      	ldr	r2, [r3, #8]
 800e6a6:	4baf      	ldr	r3, [pc, #700]	@ (800e964 <UART_SetConfig+0x330>)
 800e6a8:	4013      	ands	r3, r2
 800e6aa:	697a      	ldr	r2, [r7, #20]
 800e6ac:	6812      	ldr	r2, [r2, #0]
 800e6ae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e6b0:	430b      	orrs	r3, r1
 800e6b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e6b4:	697b      	ldr	r3, [r7, #20]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6ba:	f023 010f 	bic.w	r1, r3, #15
 800e6be:	697b      	ldr	r3, [r7, #20]
 800e6c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e6c2:	697b      	ldr	r3, [r7, #20]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	430a      	orrs	r2, r1
 800e6c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e6ca:	697b      	ldr	r3, [r7, #20]
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	4aa6      	ldr	r2, [pc, #664]	@ (800e968 <UART_SetConfig+0x334>)
 800e6d0:	4293      	cmp	r3, r2
 800e6d2:	d177      	bne.n	800e7c4 <UART_SetConfig+0x190>
 800e6d4:	4ba5      	ldr	r3, [pc, #660]	@ (800e96c <UART_SetConfig+0x338>)
 800e6d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e6d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e6dc:	2b28      	cmp	r3, #40	@ 0x28
 800e6de:	d86d      	bhi.n	800e7bc <UART_SetConfig+0x188>
 800e6e0:	a201      	add	r2, pc, #4	@ (adr r2, 800e6e8 <UART_SetConfig+0xb4>)
 800e6e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6e6:	bf00      	nop
 800e6e8:	0800e78d 	.word	0x0800e78d
 800e6ec:	0800e7bd 	.word	0x0800e7bd
 800e6f0:	0800e7bd 	.word	0x0800e7bd
 800e6f4:	0800e7bd 	.word	0x0800e7bd
 800e6f8:	0800e7bd 	.word	0x0800e7bd
 800e6fc:	0800e7bd 	.word	0x0800e7bd
 800e700:	0800e7bd 	.word	0x0800e7bd
 800e704:	0800e7bd 	.word	0x0800e7bd
 800e708:	0800e795 	.word	0x0800e795
 800e70c:	0800e7bd 	.word	0x0800e7bd
 800e710:	0800e7bd 	.word	0x0800e7bd
 800e714:	0800e7bd 	.word	0x0800e7bd
 800e718:	0800e7bd 	.word	0x0800e7bd
 800e71c:	0800e7bd 	.word	0x0800e7bd
 800e720:	0800e7bd 	.word	0x0800e7bd
 800e724:	0800e7bd 	.word	0x0800e7bd
 800e728:	0800e79d 	.word	0x0800e79d
 800e72c:	0800e7bd 	.word	0x0800e7bd
 800e730:	0800e7bd 	.word	0x0800e7bd
 800e734:	0800e7bd 	.word	0x0800e7bd
 800e738:	0800e7bd 	.word	0x0800e7bd
 800e73c:	0800e7bd 	.word	0x0800e7bd
 800e740:	0800e7bd 	.word	0x0800e7bd
 800e744:	0800e7bd 	.word	0x0800e7bd
 800e748:	0800e7a5 	.word	0x0800e7a5
 800e74c:	0800e7bd 	.word	0x0800e7bd
 800e750:	0800e7bd 	.word	0x0800e7bd
 800e754:	0800e7bd 	.word	0x0800e7bd
 800e758:	0800e7bd 	.word	0x0800e7bd
 800e75c:	0800e7bd 	.word	0x0800e7bd
 800e760:	0800e7bd 	.word	0x0800e7bd
 800e764:	0800e7bd 	.word	0x0800e7bd
 800e768:	0800e7ad 	.word	0x0800e7ad
 800e76c:	0800e7bd 	.word	0x0800e7bd
 800e770:	0800e7bd 	.word	0x0800e7bd
 800e774:	0800e7bd 	.word	0x0800e7bd
 800e778:	0800e7bd 	.word	0x0800e7bd
 800e77c:	0800e7bd 	.word	0x0800e7bd
 800e780:	0800e7bd 	.word	0x0800e7bd
 800e784:	0800e7bd 	.word	0x0800e7bd
 800e788:	0800e7b5 	.word	0x0800e7b5
 800e78c:	2301      	movs	r3, #1
 800e78e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e792:	e326      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e794:	2304      	movs	r3, #4
 800e796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e79a:	e322      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e79c:	2308      	movs	r3, #8
 800e79e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7a2:	e31e      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e7a4:	2310      	movs	r3, #16
 800e7a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7aa:	e31a      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e7ac:	2320      	movs	r3, #32
 800e7ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7b2:	e316      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e7b4:	2340      	movs	r3, #64	@ 0x40
 800e7b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7ba:	e312      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e7bc:	2380      	movs	r3, #128	@ 0x80
 800e7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7c2:	e30e      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e7c4:	697b      	ldr	r3, [r7, #20]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	4a69      	ldr	r2, [pc, #420]	@ (800e970 <UART_SetConfig+0x33c>)
 800e7ca:	4293      	cmp	r3, r2
 800e7cc:	d130      	bne.n	800e830 <UART_SetConfig+0x1fc>
 800e7ce:	4b67      	ldr	r3, [pc, #412]	@ (800e96c <UART_SetConfig+0x338>)
 800e7d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e7d2:	f003 0307 	and.w	r3, r3, #7
 800e7d6:	2b05      	cmp	r3, #5
 800e7d8:	d826      	bhi.n	800e828 <UART_SetConfig+0x1f4>
 800e7da:	a201      	add	r2, pc, #4	@ (adr r2, 800e7e0 <UART_SetConfig+0x1ac>)
 800e7dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7e0:	0800e7f9 	.word	0x0800e7f9
 800e7e4:	0800e801 	.word	0x0800e801
 800e7e8:	0800e809 	.word	0x0800e809
 800e7ec:	0800e811 	.word	0x0800e811
 800e7f0:	0800e819 	.word	0x0800e819
 800e7f4:	0800e821 	.word	0x0800e821
 800e7f8:	2300      	movs	r3, #0
 800e7fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7fe:	e2f0      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e800:	2304      	movs	r3, #4
 800e802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e806:	e2ec      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e808:	2308      	movs	r3, #8
 800e80a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e80e:	e2e8      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e810:	2310      	movs	r3, #16
 800e812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e816:	e2e4      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e818:	2320      	movs	r3, #32
 800e81a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e81e:	e2e0      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e820:	2340      	movs	r3, #64	@ 0x40
 800e822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e826:	e2dc      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e828:	2380      	movs	r3, #128	@ 0x80
 800e82a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e82e:	e2d8      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e830:	697b      	ldr	r3, [r7, #20]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	4a4f      	ldr	r2, [pc, #316]	@ (800e974 <UART_SetConfig+0x340>)
 800e836:	4293      	cmp	r3, r2
 800e838:	d130      	bne.n	800e89c <UART_SetConfig+0x268>
 800e83a:	4b4c      	ldr	r3, [pc, #304]	@ (800e96c <UART_SetConfig+0x338>)
 800e83c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e83e:	f003 0307 	and.w	r3, r3, #7
 800e842:	2b05      	cmp	r3, #5
 800e844:	d826      	bhi.n	800e894 <UART_SetConfig+0x260>
 800e846:	a201      	add	r2, pc, #4	@ (adr r2, 800e84c <UART_SetConfig+0x218>)
 800e848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e84c:	0800e865 	.word	0x0800e865
 800e850:	0800e86d 	.word	0x0800e86d
 800e854:	0800e875 	.word	0x0800e875
 800e858:	0800e87d 	.word	0x0800e87d
 800e85c:	0800e885 	.word	0x0800e885
 800e860:	0800e88d 	.word	0x0800e88d
 800e864:	2300      	movs	r3, #0
 800e866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e86a:	e2ba      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e86c:	2304      	movs	r3, #4
 800e86e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e872:	e2b6      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e874:	2308      	movs	r3, #8
 800e876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e87a:	e2b2      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e87c:	2310      	movs	r3, #16
 800e87e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e882:	e2ae      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e884:	2320      	movs	r3, #32
 800e886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e88a:	e2aa      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e88c:	2340      	movs	r3, #64	@ 0x40
 800e88e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e892:	e2a6      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e894:	2380      	movs	r3, #128	@ 0x80
 800e896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e89a:	e2a2      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e89c:	697b      	ldr	r3, [r7, #20]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	4a35      	ldr	r2, [pc, #212]	@ (800e978 <UART_SetConfig+0x344>)
 800e8a2:	4293      	cmp	r3, r2
 800e8a4:	d130      	bne.n	800e908 <UART_SetConfig+0x2d4>
 800e8a6:	4b31      	ldr	r3, [pc, #196]	@ (800e96c <UART_SetConfig+0x338>)
 800e8a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e8aa:	f003 0307 	and.w	r3, r3, #7
 800e8ae:	2b05      	cmp	r3, #5
 800e8b0:	d826      	bhi.n	800e900 <UART_SetConfig+0x2cc>
 800e8b2:	a201      	add	r2, pc, #4	@ (adr r2, 800e8b8 <UART_SetConfig+0x284>)
 800e8b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8b8:	0800e8d1 	.word	0x0800e8d1
 800e8bc:	0800e8d9 	.word	0x0800e8d9
 800e8c0:	0800e8e1 	.word	0x0800e8e1
 800e8c4:	0800e8e9 	.word	0x0800e8e9
 800e8c8:	0800e8f1 	.word	0x0800e8f1
 800e8cc:	0800e8f9 	.word	0x0800e8f9
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8d6:	e284      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e8d8:	2304      	movs	r3, #4
 800e8da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8de:	e280      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e8e0:	2308      	movs	r3, #8
 800e8e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8e6:	e27c      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e8e8:	2310      	movs	r3, #16
 800e8ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8ee:	e278      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e8f0:	2320      	movs	r3, #32
 800e8f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8f6:	e274      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e8f8:	2340      	movs	r3, #64	@ 0x40
 800e8fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8fe:	e270      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e900:	2380      	movs	r3, #128	@ 0x80
 800e902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e906:	e26c      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e908:	697b      	ldr	r3, [r7, #20]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	4a1b      	ldr	r2, [pc, #108]	@ (800e97c <UART_SetConfig+0x348>)
 800e90e:	4293      	cmp	r3, r2
 800e910:	d142      	bne.n	800e998 <UART_SetConfig+0x364>
 800e912:	4b16      	ldr	r3, [pc, #88]	@ (800e96c <UART_SetConfig+0x338>)
 800e914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e916:	f003 0307 	and.w	r3, r3, #7
 800e91a:	2b05      	cmp	r3, #5
 800e91c:	d838      	bhi.n	800e990 <UART_SetConfig+0x35c>
 800e91e:	a201      	add	r2, pc, #4	@ (adr r2, 800e924 <UART_SetConfig+0x2f0>)
 800e920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e924:	0800e93d 	.word	0x0800e93d
 800e928:	0800e945 	.word	0x0800e945
 800e92c:	0800e94d 	.word	0x0800e94d
 800e930:	0800e955 	.word	0x0800e955
 800e934:	0800e981 	.word	0x0800e981
 800e938:	0800e989 	.word	0x0800e989
 800e93c:	2300      	movs	r3, #0
 800e93e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e942:	e24e      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e944:	2304      	movs	r3, #4
 800e946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e94a:	e24a      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e94c:	2308      	movs	r3, #8
 800e94e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e952:	e246      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e954:	2310      	movs	r3, #16
 800e956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e95a:	e242      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e95c:	cfff69f3 	.word	0xcfff69f3
 800e960:	58000c00 	.word	0x58000c00
 800e964:	11fff4ff 	.word	0x11fff4ff
 800e968:	40011000 	.word	0x40011000
 800e96c:	58024400 	.word	0x58024400
 800e970:	40004400 	.word	0x40004400
 800e974:	40004800 	.word	0x40004800
 800e978:	40004c00 	.word	0x40004c00
 800e97c:	40005000 	.word	0x40005000
 800e980:	2320      	movs	r3, #32
 800e982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e986:	e22c      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e988:	2340      	movs	r3, #64	@ 0x40
 800e98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e98e:	e228      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e990:	2380      	movs	r3, #128	@ 0x80
 800e992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e996:	e224      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800e998:	697b      	ldr	r3, [r7, #20]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	4ab1      	ldr	r2, [pc, #708]	@ (800ec64 <UART_SetConfig+0x630>)
 800e99e:	4293      	cmp	r3, r2
 800e9a0:	d176      	bne.n	800ea90 <UART_SetConfig+0x45c>
 800e9a2:	4bb1      	ldr	r3, [pc, #708]	@ (800ec68 <UART_SetConfig+0x634>)
 800e9a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e9a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e9aa:	2b28      	cmp	r3, #40	@ 0x28
 800e9ac:	d86c      	bhi.n	800ea88 <UART_SetConfig+0x454>
 800e9ae:	a201      	add	r2, pc, #4	@ (adr r2, 800e9b4 <UART_SetConfig+0x380>)
 800e9b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9b4:	0800ea59 	.word	0x0800ea59
 800e9b8:	0800ea89 	.word	0x0800ea89
 800e9bc:	0800ea89 	.word	0x0800ea89
 800e9c0:	0800ea89 	.word	0x0800ea89
 800e9c4:	0800ea89 	.word	0x0800ea89
 800e9c8:	0800ea89 	.word	0x0800ea89
 800e9cc:	0800ea89 	.word	0x0800ea89
 800e9d0:	0800ea89 	.word	0x0800ea89
 800e9d4:	0800ea61 	.word	0x0800ea61
 800e9d8:	0800ea89 	.word	0x0800ea89
 800e9dc:	0800ea89 	.word	0x0800ea89
 800e9e0:	0800ea89 	.word	0x0800ea89
 800e9e4:	0800ea89 	.word	0x0800ea89
 800e9e8:	0800ea89 	.word	0x0800ea89
 800e9ec:	0800ea89 	.word	0x0800ea89
 800e9f0:	0800ea89 	.word	0x0800ea89
 800e9f4:	0800ea69 	.word	0x0800ea69
 800e9f8:	0800ea89 	.word	0x0800ea89
 800e9fc:	0800ea89 	.word	0x0800ea89
 800ea00:	0800ea89 	.word	0x0800ea89
 800ea04:	0800ea89 	.word	0x0800ea89
 800ea08:	0800ea89 	.word	0x0800ea89
 800ea0c:	0800ea89 	.word	0x0800ea89
 800ea10:	0800ea89 	.word	0x0800ea89
 800ea14:	0800ea71 	.word	0x0800ea71
 800ea18:	0800ea89 	.word	0x0800ea89
 800ea1c:	0800ea89 	.word	0x0800ea89
 800ea20:	0800ea89 	.word	0x0800ea89
 800ea24:	0800ea89 	.word	0x0800ea89
 800ea28:	0800ea89 	.word	0x0800ea89
 800ea2c:	0800ea89 	.word	0x0800ea89
 800ea30:	0800ea89 	.word	0x0800ea89
 800ea34:	0800ea79 	.word	0x0800ea79
 800ea38:	0800ea89 	.word	0x0800ea89
 800ea3c:	0800ea89 	.word	0x0800ea89
 800ea40:	0800ea89 	.word	0x0800ea89
 800ea44:	0800ea89 	.word	0x0800ea89
 800ea48:	0800ea89 	.word	0x0800ea89
 800ea4c:	0800ea89 	.word	0x0800ea89
 800ea50:	0800ea89 	.word	0x0800ea89
 800ea54:	0800ea81 	.word	0x0800ea81
 800ea58:	2301      	movs	r3, #1
 800ea5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea5e:	e1c0      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ea60:	2304      	movs	r3, #4
 800ea62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea66:	e1bc      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ea68:	2308      	movs	r3, #8
 800ea6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea6e:	e1b8      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ea70:	2310      	movs	r3, #16
 800ea72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea76:	e1b4      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ea78:	2320      	movs	r3, #32
 800ea7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea7e:	e1b0      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ea80:	2340      	movs	r3, #64	@ 0x40
 800ea82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea86:	e1ac      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ea88:	2380      	movs	r3, #128	@ 0x80
 800ea8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea8e:	e1a8      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ea90:	697b      	ldr	r3, [r7, #20]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	4a75      	ldr	r2, [pc, #468]	@ (800ec6c <UART_SetConfig+0x638>)
 800ea96:	4293      	cmp	r3, r2
 800ea98:	d130      	bne.n	800eafc <UART_SetConfig+0x4c8>
 800ea9a:	4b73      	ldr	r3, [pc, #460]	@ (800ec68 <UART_SetConfig+0x634>)
 800ea9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea9e:	f003 0307 	and.w	r3, r3, #7
 800eaa2:	2b05      	cmp	r3, #5
 800eaa4:	d826      	bhi.n	800eaf4 <UART_SetConfig+0x4c0>
 800eaa6:	a201      	add	r2, pc, #4	@ (adr r2, 800eaac <UART_SetConfig+0x478>)
 800eaa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eaac:	0800eac5 	.word	0x0800eac5
 800eab0:	0800eacd 	.word	0x0800eacd
 800eab4:	0800ead5 	.word	0x0800ead5
 800eab8:	0800eadd 	.word	0x0800eadd
 800eabc:	0800eae5 	.word	0x0800eae5
 800eac0:	0800eaed 	.word	0x0800eaed
 800eac4:	2300      	movs	r3, #0
 800eac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaca:	e18a      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eacc:	2304      	movs	r3, #4
 800eace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ead2:	e186      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ead4:	2308      	movs	r3, #8
 800ead6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eada:	e182      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eadc:	2310      	movs	r3, #16
 800eade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eae2:	e17e      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eae4:	2320      	movs	r3, #32
 800eae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaea:	e17a      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eaec:	2340      	movs	r3, #64	@ 0x40
 800eaee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaf2:	e176      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eaf4:	2380      	movs	r3, #128	@ 0x80
 800eaf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eafa:	e172      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eafc:	697b      	ldr	r3, [r7, #20]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	4a5b      	ldr	r2, [pc, #364]	@ (800ec70 <UART_SetConfig+0x63c>)
 800eb02:	4293      	cmp	r3, r2
 800eb04:	d130      	bne.n	800eb68 <UART_SetConfig+0x534>
 800eb06:	4b58      	ldr	r3, [pc, #352]	@ (800ec68 <UART_SetConfig+0x634>)
 800eb08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb0a:	f003 0307 	and.w	r3, r3, #7
 800eb0e:	2b05      	cmp	r3, #5
 800eb10:	d826      	bhi.n	800eb60 <UART_SetConfig+0x52c>
 800eb12:	a201      	add	r2, pc, #4	@ (adr r2, 800eb18 <UART_SetConfig+0x4e4>)
 800eb14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb18:	0800eb31 	.word	0x0800eb31
 800eb1c:	0800eb39 	.word	0x0800eb39
 800eb20:	0800eb41 	.word	0x0800eb41
 800eb24:	0800eb49 	.word	0x0800eb49
 800eb28:	0800eb51 	.word	0x0800eb51
 800eb2c:	0800eb59 	.word	0x0800eb59
 800eb30:	2300      	movs	r3, #0
 800eb32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb36:	e154      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eb38:	2304      	movs	r3, #4
 800eb3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb3e:	e150      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eb40:	2308      	movs	r3, #8
 800eb42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb46:	e14c      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eb48:	2310      	movs	r3, #16
 800eb4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb4e:	e148      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eb50:	2320      	movs	r3, #32
 800eb52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb56:	e144      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eb58:	2340      	movs	r3, #64	@ 0x40
 800eb5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb5e:	e140      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eb60:	2380      	movs	r3, #128	@ 0x80
 800eb62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb66:	e13c      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eb68:	697b      	ldr	r3, [r7, #20]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	4a41      	ldr	r2, [pc, #260]	@ (800ec74 <UART_SetConfig+0x640>)
 800eb6e:	4293      	cmp	r3, r2
 800eb70:	f040 8082 	bne.w	800ec78 <UART_SetConfig+0x644>
 800eb74:	4b3c      	ldr	r3, [pc, #240]	@ (800ec68 <UART_SetConfig+0x634>)
 800eb76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800eb7c:	2b28      	cmp	r3, #40	@ 0x28
 800eb7e:	d86d      	bhi.n	800ec5c <UART_SetConfig+0x628>
 800eb80:	a201      	add	r2, pc, #4	@ (adr r2, 800eb88 <UART_SetConfig+0x554>)
 800eb82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb86:	bf00      	nop
 800eb88:	0800ec2d 	.word	0x0800ec2d
 800eb8c:	0800ec5d 	.word	0x0800ec5d
 800eb90:	0800ec5d 	.word	0x0800ec5d
 800eb94:	0800ec5d 	.word	0x0800ec5d
 800eb98:	0800ec5d 	.word	0x0800ec5d
 800eb9c:	0800ec5d 	.word	0x0800ec5d
 800eba0:	0800ec5d 	.word	0x0800ec5d
 800eba4:	0800ec5d 	.word	0x0800ec5d
 800eba8:	0800ec35 	.word	0x0800ec35
 800ebac:	0800ec5d 	.word	0x0800ec5d
 800ebb0:	0800ec5d 	.word	0x0800ec5d
 800ebb4:	0800ec5d 	.word	0x0800ec5d
 800ebb8:	0800ec5d 	.word	0x0800ec5d
 800ebbc:	0800ec5d 	.word	0x0800ec5d
 800ebc0:	0800ec5d 	.word	0x0800ec5d
 800ebc4:	0800ec5d 	.word	0x0800ec5d
 800ebc8:	0800ec3d 	.word	0x0800ec3d
 800ebcc:	0800ec5d 	.word	0x0800ec5d
 800ebd0:	0800ec5d 	.word	0x0800ec5d
 800ebd4:	0800ec5d 	.word	0x0800ec5d
 800ebd8:	0800ec5d 	.word	0x0800ec5d
 800ebdc:	0800ec5d 	.word	0x0800ec5d
 800ebe0:	0800ec5d 	.word	0x0800ec5d
 800ebe4:	0800ec5d 	.word	0x0800ec5d
 800ebe8:	0800ec45 	.word	0x0800ec45
 800ebec:	0800ec5d 	.word	0x0800ec5d
 800ebf0:	0800ec5d 	.word	0x0800ec5d
 800ebf4:	0800ec5d 	.word	0x0800ec5d
 800ebf8:	0800ec5d 	.word	0x0800ec5d
 800ebfc:	0800ec5d 	.word	0x0800ec5d
 800ec00:	0800ec5d 	.word	0x0800ec5d
 800ec04:	0800ec5d 	.word	0x0800ec5d
 800ec08:	0800ec4d 	.word	0x0800ec4d
 800ec0c:	0800ec5d 	.word	0x0800ec5d
 800ec10:	0800ec5d 	.word	0x0800ec5d
 800ec14:	0800ec5d 	.word	0x0800ec5d
 800ec18:	0800ec5d 	.word	0x0800ec5d
 800ec1c:	0800ec5d 	.word	0x0800ec5d
 800ec20:	0800ec5d 	.word	0x0800ec5d
 800ec24:	0800ec5d 	.word	0x0800ec5d
 800ec28:	0800ec55 	.word	0x0800ec55
 800ec2c:	2301      	movs	r3, #1
 800ec2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec32:	e0d6      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ec34:	2304      	movs	r3, #4
 800ec36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec3a:	e0d2      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ec3c:	2308      	movs	r3, #8
 800ec3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec42:	e0ce      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ec44:	2310      	movs	r3, #16
 800ec46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec4a:	e0ca      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ec4c:	2320      	movs	r3, #32
 800ec4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec52:	e0c6      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ec54:	2340      	movs	r3, #64	@ 0x40
 800ec56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec5a:	e0c2      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ec5c:	2380      	movs	r3, #128	@ 0x80
 800ec5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec62:	e0be      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ec64:	40011400 	.word	0x40011400
 800ec68:	58024400 	.word	0x58024400
 800ec6c:	40007800 	.word	0x40007800
 800ec70:	40007c00 	.word	0x40007c00
 800ec74:	40011800 	.word	0x40011800
 800ec78:	697b      	ldr	r3, [r7, #20]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	4aad      	ldr	r2, [pc, #692]	@ (800ef34 <UART_SetConfig+0x900>)
 800ec7e:	4293      	cmp	r3, r2
 800ec80:	d176      	bne.n	800ed70 <UART_SetConfig+0x73c>
 800ec82:	4bad      	ldr	r3, [pc, #692]	@ (800ef38 <UART_SetConfig+0x904>)
 800ec84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ec86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ec8a:	2b28      	cmp	r3, #40	@ 0x28
 800ec8c:	d86c      	bhi.n	800ed68 <UART_SetConfig+0x734>
 800ec8e:	a201      	add	r2, pc, #4	@ (adr r2, 800ec94 <UART_SetConfig+0x660>)
 800ec90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec94:	0800ed39 	.word	0x0800ed39
 800ec98:	0800ed69 	.word	0x0800ed69
 800ec9c:	0800ed69 	.word	0x0800ed69
 800eca0:	0800ed69 	.word	0x0800ed69
 800eca4:	0800ed69 	.word	0x0800ed69
 800eca8:	0800ed69 	.word	0x0800ed69
 800ecac:	0800ed69 	.word	0x0800ed69
 800ecb0:	0800ed69 	.word	0x0800ed69
 800ecb4:	0800ed41 	.word	0x0800ed41
 800ecb8:	0800ed69 	.word	0x0800ed69
 800ecbc:	0800ed69 	.word	0x0800ed69
 800ecc0:	0800ed69 	.word	0x0800ed69
 800ecc4:	0800ed69 	.word	0x0800ed69
 800ecc8:	0800ed69 	.word	0x0800ed69
 800eccc:	0800ed69 	.word	0x0800ed69
 800ecd0:	0800ed69 	.word	0x0800ed69
 800ecd4:	0800ed49 	.word	0x0800ed49
 800ecd8:	0800ed69 	.word	0x0800ed69
 800ecdc:	0800ed69 	.word	0x0800ed69
 800ece0:	0800ed69 	.word	0x0800ed69
 800ece4:	0800ed69 	.word	0x0800ed69
 800ece8:	0800ed69 	.word	0x0800ed69
 800ecec:	0800ed69 	.word	0x0800ed69
 800ecf0:	0800ed69 	.word	0x0800ed69
 800ecf4:	0800ed51 	.word	0x0800ed51
 800ecf8:	0800ed69 	.word	0x0800ed69
 800ecfc:	0800ed69 	.word	0x0800ed69
 800ed00:	0800ed69 	.word	0x0800ed69
 800ed04:	0800ed69 	.word	0x0800ed69
 800ed08:	0800ed69 	.word	0x0800ed69
 800ed0c:	0800ed69 	.word	0x0800ed69
 800ed10:	0800ed69 	.word	0x0800ed69
 800ed14:	0800ed59 	.word	0x0800ed59
 800ed18:	0800ed69 	.word	0x0800ed69
 800ed1c:	0800ed69 	.word	0x0800ed69
 800ed20:	0800ed69 	.word	0x0800ed69
 800ed24:	0800ed69 	.word	0x0800ed69
 800ed28:	0800ed69 	.word	0x0800ed69
 800ed2c:	0800ed69 	.word	0x0800ed69
 800ed30:	0800ed69 	.word	0x0800ed69
 800ed34:	0800ed61 	.word	0x0800ed61
 800ed38:	2301      	movs	r3, #1
 800ed3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed3e:	e050      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ed40:	2304      	movs	r3, #4
 800ed42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed46:	e04c      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ed48:	2308      	movs	r3, #8
 800ed4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed4e:	e048      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ed50:	2310      	movs	r3, #16
 800ed52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed56:	e044      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ed58:	2320      	movs	r3, #32
 800ed5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed5e:	e040      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ed60:	2340      	movs	r3, #64	@ 0x40
 800ed62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed66:	e03c      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ed68:	2380      	movs	r3, #128	@ 0x80
 800ed6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed6e:	e038      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800ed70:	697b      	ldr	r3, [r7, #20]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	4a71      	ldr	r2, [pc, #452]	@ (800ef3c <UART_SetConfig+0x908>)
 800ed76:	4293      	cmp	r3, r2
 800ed78:	d130      	bne.n	800eddc <UART_SetConfig+0x7a8>
 800ed7a:	4b6f      	ldr	r3, [pc, #444]	@ (800ef38 <UART_SetConfig+0x904>)
 800ed7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed7e:	f003 0307 	and.w	r3, r3, #7
 800ed82:	2b05      	cmp	r3, #5
 800ed84:	d826      	bhi.n	800edd4 <UART_SetConfig+0x7a0>
 800ed86:	a201      	add	r2, pc, #4	@ (adr r2, 800ed8c <UART_SetConfig+0x758>)
 800ed88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed8c:	0800eda5 	.word	0x0800eda5
 800ed90:	0800edad 	.word	0x0800edad
 800ed94:	0800edb5 	.word	0x0800edb5
 800ed98:	0800edbd 	.word	0x0800edbd
 800ed9c:	0800edc5 	.word	0x0800edc5
 800eda0:	0800edcd 	.word	0x0800edcd
 800eda4:	2302      	movs	r3, #2
 800eda6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edaa:	e01a      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800edac:	2304      	movs	r3, #4
 800edae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edb2:	e016      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800edb4:	2308      	movs	r3, #8
 800edb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edba:	e012      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800edbc:	2310      	movs	r3, #16
 800edbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edc2:	e00e      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800edc4:	2320      	movs	r3, #32
 800edc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edca:	e00a      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800edcc:	2340      	movs	r3, #64	@ 0x40
 800edce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edd2:	e006      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800edd4:	2380      	movs	r3, #128	@ 0x80
 800edd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edda:	e002      	b.n	800ede2 <UART_SetConfig+0x7ae>
 800eddc:	2380      	movs	r3, #128	@ 0x80
 800edde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ede2:	697b      	ldr	r3, [r7, #20]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	4a55      	ldr	r2, [pc, #340]	@ (800ef3c <UART_SetConfig+0x908>)
 800ede8:	4293      	cmp	r3, r2
 800edea:	f040 80f8 	bne.w	800efde <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800edee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800edf2:	2b20      	cmp	r3, #32
 800edf4:	dc46      	bgt.n	800ee84 <UART_SetConfig+0x850>
 800edf6:	2b02      	cmp	r3, #2
 800edf8:	db75      	blt.n	800eee6 <UART_SetConfig+0x8b2>
 800edfa:	3b02      	subs	r3, #2
 800edfc:	2b1e      	cmp	r3, #30
 800edfe:	d872      	bhi.n	800eee6 <UART_SetConfig+0x8b2>
 800ee00:	a201      	add	r2, pc, #4	@ (adr r2, 800ee08 <UART_SetConfig+0x7d4>)
 800ee02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee06:	bf00      	nop
 800ee08:	0800ee8b 	.word	0x0800ee8b
 800ee0c:	0800eee7 	.word	0x0800eee7
 800ee10:	0800ee93 	.word	0x0800ee93
 800ee14:	0800eee7 	.word	0x0800eee7
 800ee18:	0800eee7 	.word	0x0800eee7
 800ee1c:	0800eee7 	.word	0x0800eee7
 800ee20:	0800eea3 	.word	0x0800eea3
 800ee24:	0800eee7 	.word	0x0800eee7
 800ee28:	0800eee7 	.word	0x0800eee7
 800ee2c:	0800eee7 	.word	0x0800eee7
 800ee30:	0800eee7 	.word	0x0800eee7
 800ee34:	0800eee7 	.word	0x0800eee7
 800ee38:	0800eee7 	.word	0x0800eee7
 800ee3c:	0800eee7 	.word	0x0800eee7
 800ee40:	0800eeb3 	.word	0x0800eeb3
 800ee44:	0800eee7 	.word	0x0800eee7
 800ee48:	0800eee7 	.word	0x0800eee7
 800ee4c:	0800eee7 	.word	0x0800eee7
 800ee50:	0800eee7 	.word	0x0800eee7
 800ee54:	0800eee7 	.word	0x0800eee7
 800ee58:	0800eee7 	.word	0x0800eee7
 800ee5c:	0800eee7 	.word	0x0800eee7
 800ee60:	0800eee7 	.word	0x0800eee7
 800ee64:	0800eee7 	.word	0x0800eee7
 800ee68:	0800eee7 	.word	0x0800eee7
 800ee6c:	0800eee7 	.word	0x0800eee7
 800ee70:	0800eee7 	.word	0x0800eee7
 800ee74:	0800eee7 	.word	0x0800eee7
 800ee78:	0800eee7 	.word	0x0800eee7
 800ee7c:	0800eee7 	.word	0x0800eee7
 800ee80:	0800eed9 	.word	0x0800eed9
 800ee84:	2b40      	cmp	r3, #64	@ 0x40
 800ee86:	d02a      	beq.n	800eede <UART_SetConfig+0x8aa>
 800ee88:	e02d      	b.n	800eee6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ee8a:	f7fb f9c1 	bl	800a210 <HAL_RCCEx_GetD3PCLK1Freq>
 800ee8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ee90:	e02f      	b.n	800eef2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ee92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ee96:	4618      	mov	r0, r3
 800ee98:	f7fb f9d0 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ee9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eea0:	e027      	b.n	800eef2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eea2:	f107 0318 	add.w	r3, r7, #24
 800eea6:	4618      	mov	r0, r3
 800eea8:	f7fb fb1c 	bl	800a4e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eeac:	69fb      	ldr	r3, [r7, #28]
 800eeae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eeb0:	e01f      	b.n	800eef2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eeb2:	4b21      	ldr	r3, [pc, #132]	@ (800ef38 <UART_SetConfig+0x904>)
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	f003 0320 	and.w	r3, r3, #32
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d009      	beq.n	800eed2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eebe:	4b1e      	ldr	r3, [pc, #120]	@ (800ef38 <UART_SetConfig+0x904>)
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	08db      	lsrs	r3, r3, #3
 800eec4:	f003 0303 	and.w	r3, r3, #3
 800eec8:	4a1d      	ldr	r2, [pc, #116]	@ (800ef40 <UART_SetConfig+0x90c>)
 800eeca:	fa22 f303 	lsr.w	r3, r2, r3
 800eece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eed0:	e00f      	b.n	800eef2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800eed2:	4b1b      	ldr	r3, [pc, #108]	@ (800ef40 <UART_SetConfig+0x90c>)
 800eed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eed6:	e00c      	b.n	800eef2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eed8:	4b1a      	ldr	r3, [pc, #104]	@ (800ef44 <UART_SetConfig+0x910>)
 800eeda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eedc:	e009      	b.n	800eef2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eede:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eee4:	e005      	b.n	800eef2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800eee6:	2300      	movs	r3, #0
 800eee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800eeea:	2301      	movs	r3, #1
 800eeec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800eef0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800eef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	f000 81ee 	beq.w	800f2d6 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800eefa:	697b      	ldr	r3, [r7, #20]
 800eefc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eefe:	4a12      	ldr	r2, [pc, #72]	@ (800ef48 <UART_SetConfig+0x914>)
 800ef00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef04:	461a      	mov	r2, r3
 800ef06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef08:	fbb3 f3f2 	udiv	r3, r3, r2
 800ef0c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ef0e:	697b      	ldr	r3, [r7, #20]
 800ef10:	685a      	ldr	r2, [r3, #4]
 800ef12:	4613      	mov	r3, r2
 800ef14:	005b      	lsls	r3, r3, #1
 800ef16:	4413      	add	r3, r2
 800ef18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef1a:	429a      	cmp	r2, r3
 800ef1c:	d305      	bcc.n	800ef2a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ef1e:	697b      	ldr	r3, [r7, #20]
 800ef20:	685b      	ldr	r3, [r3, #4]
 800ef22:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ef24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef26:	429a      	cmp	r2, r3
 800ef28:	d910      	bls.n	800ef4c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800ef2a:	2301      	movs	r3, #1
 800ef2c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ef30:	e1d1      	b.n	800f2d6 <UART_SetConfig+0xca2>
 800ef32:	bf00      	nop
 800ef34:	40011c00 	.word	0x40011c00
 800ef38:	58024400 	.word	0x58024400
 800ef3c:	58000c00 	.word	0x58000c00
 800ef40:	03d09000 	.word	0x03d09000
 800ef44:	003d0900 	.word	0x003d0900
 800ef48:	08014f5c 	.word	0x08014f5c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ef4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef4e:	2200      	movs	r2, #0
 800ef50:	60bb      	str	r3, [r7, #8]
 800ef52:	60fa      	str	r2, [r7, #12]
 800ef54:	697b      	ldr	r3, [r7, #20]
 800ef56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef58:	4ac0      	ldr	r2, [pc, #768]	@ (800f25c <UART_SetConfig+0xc28>)
 800ef5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef5e:	b29b      	uxth	r3, r3
 800ef60:	2200      	movs	r2, #0
 800ef62:	603b      	str	r3, [r7, #0]
 800ef64:	607a      	str	r2, [r7, #4]
 800ef66:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ef6a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ef6e:	f7f1 f9cf 	bl	8000310 <__aeabi_uldivmod>
 800ef72:	4602      	mov	r2, r0
 800ef74:	460b      	mov	r3, r1
 800ef76:	4610      	mov	r0, r2
 800ef78:	4619      	mov	r1, r3
 800ef7a:	f04f 0200 	mov.w	r2, #0
 800ef7e:	f04f 0300 	mov.w	r3, #0
 800ef82:	020b      	lsls	r3, r1, #8
 800ef84:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ef88:	0202      	lsls	r2, r0, #8
 800ef8a:	6979      	ldr	r1, [r7, #20]
 800ef8c:	6849      	ldr	r1, [r1, #4]
 800ef8e:	0849      	lsrs	r1, r1, #1
 800ef90:	2000      	movs	r0, #0
 800ef92:	460c      	mov	r4, r1
 800ef94:	4605      	mov	r5, r0
 800ef96:	eb12 0804 	adds.w	r8, r2, r4
 800ef9a:	eb43 0905 	adc.w	r9, r3, r5
 800ef9e:	697b      	ldr	r3, [r7, #20]
 800efa0:	685b      	ldr	r3, [r3, #4]
 800efa2:	2200      	movs	r2, #0
 800efa4:	469a      	mov	sl, r3
 800efa6:	4693      	mov	fp, r2
 800efa8:	4652      	mov	r2, sl
 800efaa:	465b      	mov	r3, fp
 800efac:	4640      	mov	r0, r8
 800efae:	4649      	mov	r1, r9
 800efb0:	f7f1 f9ae 	bl	8000310 <__aeabi_uldivmod>
 800efb4:	4602      	mov	r2, r0
 800efb6:	460b      	mov	r3, r1
 800efb8:	4613      	mov	r3, r2
 800efba:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800efbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800efc2:	d308      	bcc.n	800efd6 <UART_SetConfig+0x9a2>
 800efc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800efca:	d204      	bcs.n	800efd6 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800efcc:	697b      	ldr	r3, [r7, #20]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800efd2:	60da      	str	r2, [r3, #12]
 800efd4:	e17f      	b.n	800f2d6 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800efd6:	2301      	movs	r3, #1
 800efd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800efdc:	e17b      	b.n	800f2d6 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800efde:	697b      	ldr	r3, [r7, #20]
 800efe0:	69db      	ldr	r3, [r3, #28]
 800efe2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800efe6:	f040 80bd 	bne.w	800f164 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800efea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800efee:	2b20      	cmp	r3, #32
 800eff0:	dc48      	bgt.n	800f084 <UART_SetConfig+0xa50>
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	db7b      	blt.n	800f0ee <UART_SetConfig+0xaba>
 800eff6:	2b20      	cmp	r3, #32
 800eff8:	d879      	bhi.n	800f0ee <UART_SetConfig+0xaba>
 800effa:	a201      	add	r2, pc, #4	@ (adr r2, 800f000 <UART_SetConfig+0x9cc>)
 800effc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f000:	0800f08b 	.word	0x0800f08b
 800f004:	0800f093 	.word	0x0800f093
 800f008:	0800f0ef 	.word	0x0800f0ef
 800f00c:	0800f0ef 	.word	0x0800f0ef
 800f010:	0800f09b 	.word	0x0800f09b
 800f014:	0800f0ef 	.word	0x0800f0ef
 800f018:	0800f0ef 	.word	0x0800f0ef
 800f01c:	0800f0ef 	.word	0x0800f0ef
 800f020:	0800f0ab 	.word	0x0800f0ab
 800f024:	0800f0ef 	.word	0x0800f0ef
 800f028:	0800f0ef 	.word	0x0800f0ef
 800f02c:	0800f0ef 	.word	0x0800f0ef
 800f030:	0800f0ef 	.word	0x0800f0ef
 800f034:	0800f0ef 	.word	0x0800f0ef
 800f038:	0800f0ef 	.word	0x0800f0ef
 800f03c:	0800f0ef 	.word	0x0800f0ef
 800f040:	0800f0bb 	.word	0x0800f0bb
 800f044:	0800f0ef 	.word	0x0800f0ef
 800f048:	0800f0ef 	.word	0x0800f0ef
 800f04c:	0800f0ef 	.word	0x0800f0ef
 800f050:	0800f0ef 	.word	0x0800f0ef
 800f054:	0800f0ef 	.word	0x0800f0ef
 800f058:	0800f0ef 	.word	0x0800f0ef
 800f05c:	0800f0ef 	.word	0x0800f0ef
 800f060:	0800f0ef 	.word	0x0800f0ef
 800f064:	0800f0ef 	.word	0x0800f0ef
 800f068:	0800f0ef 	.word	0x0800f0ef
 800f06c:	0800f0ef 	.word	0x0800f0ef
 800f070:	0800f0ef 	.word	0x0800f0ef
 800f074:	0800f0ef 	.word	0x0800f0ef
 800f078:	0800f0ef 	.word	0x0800f0ef
 800f07c:	0800f0ef 	.word	0x0800f0ef
 800f080:	0800f0e1 	.word	0x0800f0e1
 800f084:	2b40      	cmp	r3, #64	@ 0x40
 800f086:	d02e      	beq.n	800f0e6 <UART_SetConfig+0xab2>
 800f088:	e031      	b.n	800f0ee <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f08a:	f7f9 fa23 	bl	80084d4 <HAL_RCC_GetPCLK1Freq>
 800f08e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f090:	e033      	b.n	800f0fa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f092:	f7f9 fa35 	bl	8008500 <HAL_RCC_GetPCLK2Freq>
 800f096:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f098:	e02f      	b.n	800f0fa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f09a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f09e:	4618      	mov	r0, r3
 800f0a0:	f7fb f8cc 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f0a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0a8:	e027      	b.n	800f0fa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f0aa:	f107 0318 	add.w	r3, r7, #24
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	f7fb fa18 	bl	800a4e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f0b4:	69fb      	ldr	r3, [r7, #28]
 800f0b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0b8:	e01f      	b.n	800f0fa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f0ba:	4b69      	ldr	r3, [pc, #420]	@ (800f260 <UART_SetConfig+0xc2c>)
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	f003 0320 	and.w	r3, r3, #32
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d009      	beq.n	800f0da <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f0c6:	4b66      	ldr	r3, [pc, #408]	@ (800f260 <UART_SetConfig+0xc2c>)
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	08db      	lsrs	r3, r3, #3
 800f0cc:	f003 0303 	and.w	r3, r3, #3
 800f0d0:	4a64      	ldr	r2, [pc, #400]	@ (800f264 <UART_SetConfig+0xc30>)
 800f0d2:	fa22 f303 	lsr.w	r3, r2, r3
 800f0d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f0d8:	e00f      	b.n	800f0fa <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800f0da:	4b62      	ldr	r3, [pc, #392]	@ (800f264 <UART_SetConfig+0xc30>)
 800f0dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0de:	e00c      	b.n	800f0fa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f0e0:	4b61      	ldr	r3, [pc, #388]	@ (800f268 <UART_SetConfig+0xc34>)
 800f0e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0e4:	e009      	b.n	800f0fa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f0e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f0ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0ec:	e005      	b.n	800f0fa <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800f0ee:	2300      	movs	r3, #0
 800f0f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f0f2:	2301      	movs	r3, #1
 800f0f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f0f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f0fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	f000 80ea 	beq.w	800f2d6 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f102:	697b      	ldr	r3, [r7, #20]
 800f104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f106:	4a55      	ldr	r2, [pc, #340]	@ (800f25c <UART_SetConfig+0xc28>)
 800f108:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f10c:	461a      	mov	r2, r3
 800f10e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f110:	fbb3 f3f2 	udiv	r3, r3, r2
 800f114:	005a      	lsls	r2, r3, #1
 800f116:	697b      	ldr	r3, [r7, #20]
 800f118:	685b      	ldr	r3, [r3, #4]
 800f11a:	085b      	lsrs	r3, r3, #1
 800f11c:	441a      	add	r2, r3
 800f11e:	697b      	ldr	r3, [r7, #20]
 800f120:	685b      	ldr	r3, [r3, #4]
 800f122:	fbb2 f3f3 	udiv	r3, r2, r3
 800f126:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f12a:	2b0f      	cmp	r3, #15
 800f12c:	d916      	bls.n	800f15c <UART_SetConfig+0xb28>
 800f12e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f134:	d212      	bcs.n	800f15c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f138:	b29b      	uxth	r3, r3
 800f13a:	f023 030f 	bic.w	r3, r3, #15
 800f13e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f142:	085b      	lsrs	r3, r3, #1
 800f144:	b29b      	uxth	r3, r3
 800f146:	f003 0307 	and.w	r3, r3, #7
 800f14a:	b29a      	uxth	r2, r3
 800f14c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f14e:	4313      	orrs	r3, r2
 800f150:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800f152:	697b      	ldr	r3, [r7, #20]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f158:	60da      	str	r2, [r3, #12]
 800f15a:	e0bc      	b.n	800f2d6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800f15c:	2301      	movs	r3, #1
 800f15e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f162:	e0b8      	b.n	800f2d6 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f164:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f168:	2b20      	cmp	r3, #32
 800f16a:	dc4b      	bgt.n	800f204 <UART_SetConfig+0xbd0>
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	f2c0 8087 	blt.w	800f280 <UART_SetConfig+0xc4c>
 800f172:	2b20      	cmp	r3, #32
 800f174:	f200 8084 	bhi.w	800f280 <UART_SetConfig+0xc4c>
 800f178:	a201      	add	r2, pc, #4	@ (adr r2, 800f180 <UART_SetConfig+0xb4c>)
 800f17a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f17e:	bf00      	nop
 800f180:	0800f20b 	.word	0x0800f20b
 800f184:	0800f213 	.word	0x0800f213
 800f188:	0800f281 	.word	0x0800f281
 800f18c:	0800f281 	.word	0x0800f281
 800f190:	0800f21b 	.word	0x0800f21b
 800f194:	0800f281 	.word	0x0800f281
 800f198:	0800f281 	.word	0x0800f281
 800f19c:	0800f281 	.word	0x0800f281
 800f1a0:	0800f22b 	.word	0x0800f22b
 800f1a4:	0800f281 	.word	0x0800f281
 800f1a8:	0800f281 	.word	0x0800f281
 800f1ac:	0800f281 	.word	0x0800f281
 800f1b0:	0800f281 	.word	0x0800f281
 800f1b4:	0800f281 	.word	0x0800f281
 800f1b8:	0800f281 	.word	0x0800f281
 800f1bc:	0800f281 	.word	0x0800f281
 800f1c0:	0800f23b 	.word	0x0800f23b
 800f1c4:	0800f281 	.word	0x0800f281
 800f1c8:	0800f281 	.word	0x0800f281
 800f1cc:	0800f281 	.word	0x0800f281
 800f1d0:	0800f281 	.word	0x0800f281
 800f1d4:	0800f281 	.word	0x0800f281
 800f1d8:	0800f281 	.word	0x0800f281
 800f1dc:	0800f281 	.word	0x0800f281
 800f1e0:	0800f281 	.word	0x0800f281
 800f1e4:	0800f281 	.word	0x0800f281
 800f1e8:	0800f281 	.word	0x0800f281
 800f1ec:	0800f281 	.word	0x0800f281
 800f1f0:	0800f281 	.word	0x0800f281
 800f1f4:	0800f281 	.word	0x0800f281
 800f1f8:	0800f281 	.word	0x0800f281
 800f1fc:	0800f281 	.word	0x0800f281
 800f200:	0800f273 	.word	0x0800f273
 800f204:	2b40      	cmp	r3, #64	@ 0x40
 800f206:	d037      	beq.n	800f278 <UART_SetConfig+0xc44>
 800f208:	e03a      	b.n	800f280 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f20a:	f7f9 f963 	bl	80084d4 <HAL_RCC_GetPCLK1Freq>
 800f20e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f210:	e03c      	b.n	800f28c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f212:	f7f9 f975 	bl	8008500 <HAL_RCC_GetPCLK2Freq>
 800f216:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f218:	e038      	b.n	800f28c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f21a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f21e:	4618      	mov	r0, r3
 800f220:	f7fb f80c 	bl	800a23c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f226:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f228:	e030      	b.n	800f28c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f22a:	f107 0318 	add.w	r3, r7, #24
 800f22e:	4618      	mov	r0, r3
 800f230:	f7fb f958 	bl	800a4e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f234:	69fb      	ldr	r3, [r7, #28]
 800f236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f238:	e028      	b.n	800f28c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f23a:	4b09      	ldr	r3, [pc, #36]	@ (800f260 <UART_SetConfig+0xc2c>)
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	f003 0320 	and.w	r3, r3, #32
 800f242:	2b00      	cmp	r3, #0
 800f244:	d012      	beq.n	800f26c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f246:	4b06      	ldr	r3, [pc, #24]	@ (800f260 <UART_SetConfig+0xc2c>)
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	08db      	lsrs	r3, r3, #3
 800f24c:	f003 0303 	and.w	r3, r3, #3
 800f250:	4a04      	ldr	r2, [pc, #16]	@ (800f264 <UART_SetConfig+0xc30>)
 800f252:	fa22 f303 	lsr.w	r3, r2, r3
 800f256:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f258:	e018      	b.n	800f28c <UART_SetConfig+0xc58>
 800f25a:	bf00      	nop
 800f25c:	08014f5c 	.word	0x08014f5c
 800f260:	58024400 	.word	0x58024400
 800f264:	03d09000 	.word	0x03d09000
 800f268:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800f26c:	4b24      	ldr	r3, [pc, #144]	@ (800f300 <UART_SetConfig+0xccc>)
 800f26e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f270:	e00c      	b.n	800f28c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f272:	4b24      	ldr	r3, [pc, #144]	@ (800f304 <UART_SetConfig+0xcd0>)
 800f274:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f276:	e009      	b.n	800f28c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f278:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f27c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f27e:	e005      	b.n	800f28c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800f280:	2300      	movs	r3, #0
 800f282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f284:	2301      	movs	r3, #1
 800f286:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f28a:	bf00      	nop
    }

    if (pclk != 0U)
 800f28c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d021      	beq.n	800f2d6 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f292:	697b      	ldr	r3, [r7, #20]
 800f294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f296:	4a1c      	ldr	r2, [pc, #112]	@ (800f308 <UART_SetConfig+0xcd4>)
 800f298:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f29c:	461a      	mov	r2, r3
 800f29e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f2a0:	fbb3 f2f2 	udiv	r2, r3, r2
 800f2a4:	697b      	ldr	r3, [r7, #20]
 800f2a6:	685b      	ldr	r3, [r3, #4]
 800f2a8:	085b      	lsrs	r3, r3, #1
 800f2aa:	441a      	add	r2, r3
 800f2ac:	697b      	ldr	r3, [r7, #20]
 800f2ae:	685b      	ldr	r3, [r3, #4]
 800f2b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800f2b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f2b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2b8:	2b0f      	cmp	r3, #15
 800f2ba:	d909      	bls.n	800f2d0 <UART_SetConfig+0xc9c>
 800f2bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f2c2:	d205      	bcs.n	800f2d0 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f2c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2c6:	b29a      	uxth	r2, r3
 800f2c8:	697b      	ldr	r3, [r7, #20]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	60da      	str	r2, [r3, #12]
 800f2ce:	e002      	b.n	800f2d6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800f2d0:	2301      	movs	r3, #1
 800f2d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f2d6:	697b      	ldr	r3, [r7, #20]
 800f2d8:	2201      	movs	r2, #1
 800f2da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f2de:	697b      	ldr	r3, [r7, #20]
 800f2e0:	2201      	movs	r2, #1
 800f2e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f2e6:	697b      	ldr	r3, [r7, #20]
 800f2e8:	2200      	movs	r2, #0
 800f2ea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f2ec:	697b      	ldr	r3, [r7, #20]
 800f2ee:	2200      	movs	r2, #0
 800f2f0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f2f2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800f2f6:	4618      	mov	r0, r3
 800f2f8:	3748      	adds	r7, #72	@ 0x48
 800f2fa:	46bd      	mov	sp, r7
 800f2fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f300:	03d09000 	.word	0x03d09000
 800f304:	003d0900 	.word	0x003d0900
 800f308:	08014f5c 	.word	0x08014f5c

0800f30c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f30c:	b480      	push	{r7}
 800f30e:	b083      	sub	sp, #12
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f318:	f003 0308 	and.w	r3, r3, #8
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d00a      	beq.n	800f336 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	685b      	ldr	r3, [r3, #4]
 800f326:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	430a      	orrs	r2, r1
 800f334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f33a:	f003 0301 	and.w	r3, r3, #1
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d00a      	beq.n	800f358 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	685b      	ldr	r3, [r3, #4]
 800f348:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	430a      	orrs	r2, r1
 800f356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f35c:	f003 0302 	and.w	r3, r3, #2
 800f360:	2b00      	cmp	r3, #0
 800f362:	d00a      	beq.n	800f37a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	685b      	ldr	r3, [r3, #4]
 800f36a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	430a      	orrs	r2, r1
 800f378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f37e:	f003 0304 	and.w	r3, r3, #4
 800f382:	2b00      	cmp	r3, #0
 800f384:	d00a      	beq.n	800f39c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	685b      	ldr	r3, [r3, #4]
 800f38c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	430a      	orrs	r2, r1
 800f39a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3a0:	f003 0310 	and.w	r3, r3, #16
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d00a      	beq.n	800f3be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	689b      	ldr	r3, [r3, #8]
 800f3ae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	430a      	orrs	r2, r1
 800f3bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3c2:	f003 0320 	and.w	r3, r3, #32
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d00a      	beq.n	800f3e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	689b      	ldr	r3, [r3, #8]
 800f3d0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	430a      	orrs	r2, r1
 800f3de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d01a      	beq.n	800f422 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	685b      	ldr	r3, [r3, #4]
 800f3f2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	430a      	orrs	r2, r1
 800f400:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f406:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f40a:	d10a      	bne.n	800f422 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	685b      	ldr	r3, [r3, #4]
 800f412:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	430a      	orrs	r2, r1
 800f420:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d00a      	beq.n	800f444 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	685b      	ldr	r3, [r3, #4]
 800f434:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	430a      	orrs	r2, r1
 800f442:	605a      	str	r2, [r3, #4]
  }
}
 800f444:	bf00      	nop
 800f446:	370c      	adds	r7, #12
 800f448:	46bd      	mov	sp, r7
 800f44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44e:	4770      	bx	lr

0800f450 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f450:	b580      	push	{r7, lr}
 800f452:	b098      	sub	sp, #96	@ 0x60
 800f454:	af02      	add	r7, sp, #8
 800f456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	2200      	movs	r2, #0
 800f45c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f460:	f7f4 fc20 	bl	8003ca4 <HAL_GetTick>
 800f464:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	f003 0308 	and.w	r3, r3, #8
 800f470:	2b08      	cmp	r3, #8
 800f472:	d12f      	bne.n	800f4d4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f474:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f478:	9300      	str	r3, [sp, #0]
 800f47a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f47c:	2200      	movs	r2, #0
 800f47e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f482:	6878      	ldr	r0, [r7, #4]
 800f484:	f000 f88e 	bl	800f5a4 <UART_WaitOnFlagUntilTimeout>
 800f488:	4603      	mov	r3, r0
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d022      	beq.n	800f4d4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f496:	e853 3f00 	ldrex	r3, [r3]
 800f49a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f49c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f49e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f4a2:	653b      	str	r3, [r7, #80]	@ 0x50
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	461a      	mov	r2, r3
 800f4aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f4ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800f4ae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f4b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f4b4:	e841 2300 	strex	r3, r2, [r1]
 800f4b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f4ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d1e6      	bne.n	800f48e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2220      	movs	r2, #32
 800f4c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2200      	movs	r2, #0
 800f4cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f4d0:	2303      	movs	r3, #3
 800f4d2:	e063      	b.n	800f59c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	f003 0304 	and.w	r3, r3, #4
 800f4de:	2b04      	cmp	r3, #4
 800f4e0:	d149      	bne.n	800f576 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f4e2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f4e6:	9300      	str	r3, [sp, #0]
 800f4e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f4f0:	6878      	ldr	r0, [r7, #4]
 800f4f2:	f000 f857 	bl	800f5a4 <UART_WaitOnFlagUntilTimeout>
 800f4f6:	4603      	mov	r3, r0
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d03c      	beq.n	800f576 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f504:	e853 3f00 	ldrex	r3, [r3]
 800f508:	623b      	str	r3, [r7, #32]
   return(result);
 800f50a:	6a3b      	ldr	r3, [r7, #32]
 800f50c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f510:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	461a      	mov	r2, r3
 800f518:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f51a:	633b      	str	r3, [r7, #48]	@ 0x30
 800f51c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f51e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f520:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f522:	e841 2300 	strex	r3, r2, [r1]
 800f526:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d1e6      	bne.n	800f4fc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	3308      	adds	r3, #8
 800f534:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f536:	693b      	ldr	r3, [r7, #16]
 800f538:	e853 3f00 	ldrex	r3, [r3]
 800f53c:	60fb      	str	r3, [r7, #12]
   return(result);
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	f023 0301 	bic.w	r3, r3, #1
 800f544:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	3308      	adds	r3, #8
 800f54c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f54e:	61fa      	str	r2, [r7, #28]
 800f550:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f552:	69b9      	ldr	r1, [r7, #24]
 800f554:	69fa      	ldr	r2, [r7, #28]
 800f556:	e841 2300 	strex	r3, r2, [r1]
 800f55a:	617b      	str	r3, [r7, #20]
   return(result);
 800f55c:	697b      	ldr	r3, [r7, #20]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d1e5      	bne.n	800f52e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	2220      	movs	r2, #32
 800f566:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	2200      	movs	r2, #0
 800f56e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f572:	2303      	movs	r3, #3
 800f574:	e012      	b.n	800f59c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	2220      	movs	r2, #32
 800f57a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	2220      	movs	r2, #32
 800f582:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	2200      	movs	r2, #0
 800f58a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	2200      	movs	r2, #0
 800f590:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	2200      	movs	r2, #0
 800f596:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f59a:	2300      	movs	r3, #0
}
 800f59c:	4618      	mov	r0, r3
 800f59e:	3758      	adds	r7, #88	@ 0x58
 800f5a0:	46bd      	mov	sp, r7
 800f5a2:	bd80      	pop	{r7, pc}

0800f5a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f5a4:	b580      	push	{r7, lr}
 800f5a6:	b084      	sub	sp, #16
 800f5a8:	af00      	add	r7, sp, #0
 800f5aa:	60f8      	str	r0, [r7, #12]
 800f5ac:	60b9      	str	r1, [r7, #8]
 800f5ae:	603b      	str	r3, [r7, #0]
 800f5b0:	4613      	mov	r3, r2
 800f5b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f5b4:	e04f      	b.n	800f656 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f5b6:	69bb      	ldr	r3, [r7, #24]
 800f5b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5bc:	d04b      	beq.n	800f656 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f5be:	f7f4 fb71 	bl	8003ca4 <HAL_GetTick>
 800f5c2:	4602      	mov	r2, r0
 800f5c4:	683b      	ldr	r3, [r7, #0]
 800f5c6:	1ad3      	subs	r3, r2, r3
 800f5c8:	69ba      	ldr	r2, [r7, #24]
 800f5ca:	429a      	cmp	r2, r3
 800f5cc:	d302      	bcc.n	800f5d4 <UART_WaitOnFlagUntilTimeout+0x30>
 800f5ce:	69bb      	ldr	r3, [r7, #24]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d101      	bne.n	800f5d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f5d4:	2303      	movs	r3, #3
 800f5d6:	e04e      	b.n	800f676 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	f003 0304 	and.w	r3, r3, #4
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d037      	beq.n	800f656 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f5e6:	68bb      	ldr	r3, [r7, #8]
 800f5e8:	2b80      	cmp	r3, #128	@ 0x80
 800f5ea:	d034      	beq.n	800f656 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f5ec:	68bb      	ldr	r3, [r7, #8]
 800f5ee:	2b40      	cmp	r3, #64	@ 0x40
 800f5f0:	d031      	beq.n	800f656 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	69db      	ldr	r3, [r3, #28]
 800f5f8:	f003 0308 	and.w	r3, r3, #8
 800f5fc:	2b08      	cmp	r3, #8
 800f5fe:	d110      	bne.n	800f622 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	2208      	movs	r2, #8
 800f606:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f608:	68f8      	ldr	r0, [r7, #12]
 800f60a:	f000 f839 	bl	800f680 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	2208      	movs	r2, #8
 800f612:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	2200      	movs	r2, #0
 800f61a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f61e:	2301      	movs	r3, #1
 800f620:	e029      	b.n	800f676 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	69db      	ldr	r3, [r3, #28]
 800f628:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f62c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f630:	d111      	bne.n	800f656 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f63a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f63c:	68f8      	ldr	r0, [r7, #12]
 800f63e:	f000 f81f 	bl	800f680 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	2220      	movs	r2, #32
 800f646:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	2200      	movs	r2, #0
 800f64e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f652:	2303      	movs	r3, #3
 800f654:	e00f      	b.n	800f676 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	69da      	ldr	r2, [r3, #28]
 800f65c:	68bb      	ldr	r3, [r7, #8]
 800f65e:	4013      	ands	r3, r2
 800f660:	68ba      	ldr	r2, [r7, #8]
 800f662:	429a      	cmp	r2, r3
 800f664:	bf0c      	ite	eq
 800f666:	2301      	moveq	r3, #1
 800f668:	2300      	movne	r3, #0
 800f66a:	b2db      	uxtb	r3, r3
 800f66c:	461a      	mov	r2, r3
 800f66e:	79fb      	ldrb	r3, [r7, #7]
 800f670:	429a      	cmp	r2, r3
 800f672:	d0a0      	beq.n	800f5b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f674:	2300      	movs	r3, #0
}
 800f676:	4618      	mov	r0, r3
 800f678:	3710      	adds	r7, #16
 800f67a:	46bd      	mov	sp, r7
 800f67c:	bd80      	pop	{r7, pc}
	...

0800f680 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f680:	b480      	push	{r7}
 800f682:	b095      	sub	sp, #84	@ 0x54
 800f684:	af00      	add	r7, sp, #0
 800f686:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f68e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f690:	e853 3f00 	ldrex	r3, [r3]
 800f694:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f698:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f69c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	461a      	mov	r2, r3
 800f6a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800f6a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f6ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f6ae:	e841 2300 	strex	r3, r2, [r1]
 800f6b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f6b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d1e6      	bne.n	800f688 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	3308      	adds	r3, #8
 800f6c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6c2:	6a3b      	ldr	r3, [r7, #32]
 800f6c4:	e853 3f00 	ldrex	r3, [r3]
 800f6c8:	61fb      	str	r3, [r7, #28]
   return(result);
 800f6ca:	69fa      	ldr	r2, [r7, #28]
 800f6cc:	4b1e      	ldr	r3, [pc, #120]	@ (800f748 <UART_EndRxTransfer+0xc8>)
 800f6ce:	4013      	ands	r3, r2
 800f6d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	3308      	adds	r3, #8
 800f6d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f6da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f6dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f6e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f6e2:	e841 2300 	strex	r3, r2, [r1]
 800f6e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d1e5      	bne.n	800f6ba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f6f2:	2b01      	cmp	r3, #1
 800f6f4:	d118      	bne.n	800f728 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	e853 3f00 	ldrex	r3, [r3]
 800f702:	60bb      	str	r3, [r7, #8]
   return(result);
 800f704:	68bb      	ldr	r3, [r7, #8]
 800f706:	f023 0310 	bic.w	r3, r3, #16
 800f70a:	647b      	str	r3, [r7, #68]	@ 0x44
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	461a      	mov	r2, r3
 800f712:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f714:	61bb      	str	r3, [r7, #24]
 800f716:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f718:	6979      	ldr	r1, [r7, #20]
 800f71a:	69ba      	ldr	r2, [r7, #24]
 800f71c:	e841 2300 	strex	r3, r2, [r1]
 800f720:	613b      	str	r3, [r7, #16]
   return(result);
 800f722:	693b      	ldr	r3, [r7, #16]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d1e6      	bne.n	800f6f6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	2220      	movs	r2, #32
 800f72c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	2200      	movs	r2, #0
 800f734:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	2200      	movs	r2, #0
 800f73a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f73c:	bf00      	nop
 800f73e:	3754      	adds	r7, #84	@ 0x54
 800f740:	46bd      	mov	sp, r7
 800f742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f746:	4770      	bx	lr
 800f748:	effffffe 	.word	0xeffffffe

0800f74c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b084      	sub	sp, #16
 800f750:	af00      	add	r7, sp, #0
 800f752:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f758:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	2200      	movs	r2, #0
 800f75e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f762:	68f8      	ldr	r0, [r7, #12]
 800f764:	f7fe ff50 	bl	800e608 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f768:	bf00      	nop
 800f76a:	3710      	adds	r7, #16
 800f76c:	46bd      	mov	sp, r7
 800f76e:	bd80      	pop	{r7, pc}

0800f770 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f770:	b580      	push	{r7, lr}
 800f772:	b088      	sub	sp, #32
 800f774:	af00      	add	r7, sp, #0
 800f776:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	e853 3f00 	ldrex	r3, [r3]
 800f784:	60bb      	str	r3, [r7, #8]
   return(result);
 800f786:	68bb      	ldr	r3, [r7, #8]
 800f788:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f78c:	61fb      	str	r3, [r7, #28]
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	461a      	mov	r2, r3
 800f794:	69fb      	ldr	r3, [r7, #28]
 800f796:	61bb      	str	r3, [r7, #24]
 800f798:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f79a:	6979      	ldr	r1, [r7, #20]
 800f79c:	69ba      	ldr	r2, [r7, #24]
 800f79e:	e841 2300 	strex	r3, r2, [r1]
 800f7a2:	613b      	str	r3, [r7, #16]
   return(result);
 800f7a4:	693b      	ldr	r3, [r7, #16]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d1e6      	bne.n	800f778 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	2220      	movs	r2, #32
 800f7ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	2200      	movs	r2, #0
 800f7b6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f7b8:	6878      	ldr	r0, [r7, #4]
 800f7ba:	f7fe ff1b 	bl	800e5f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f7be:	bf00      	nop
 800f7c0:	3720      	adds	r7, #32
 800f7c2:	46bd      	mov	sp, r7
 800f7c4:	bd80      	pop	{r7, pc}

0800f7c6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f7c6:	b480      	push	{r7}
 800f7c8:	b083      	sub	sp, #12
 800f7ca:	af00      	add	r7, sp, #0
 800f7cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f7ce:	bf00      	nop
 800f7d0:	370c      	adds	r7, #12
 800f7d2:	46bd      	mov	sp, r7
 800f7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d8:	4770      	bx	lr

0800f7da <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f7da:	b480      	push	{r7}
 800f7dc:	b083      	sub	sp, #12
 800f7de:	af00      	add	r7, sp, #0
 800f7e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f7e2:	bf00      	nop
 800f7e4:	370c      	adds	r7, #12
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ec:	4770      	bx	lr

0800f7ee <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f7ee:	b480      	push	{r7}
 800f7f0:	b083      	sub	sp, #12
 800f7f2:	af00      	add	r7, sp, #0
 800f7f4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f7f6:	bf00      	nop
 800f7f8:	370c      	adds	r7, #12
 800f7fa:	46bd      	mov	sp, r7
 800f7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f800:	4770      	bx	lr

0800f802 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f802:	b480      	push	{r7}
 800f804:	b085      	sub	sp, #20
 800f806:	af00      	add	r7, sp, #0
 800f808:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f810:	2b01      	cmp	r3, #1
 800f812:	d101      	bne.n	800f818 <HAL_UARTEx_DisableFifoMode+0x16>
 800f814:	2302      	movs	r3, #2
 800f816:	e027      	b.n	800f868 <HAL_UARTEx_DisableFifoMode+0x66>
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	2201      	movs	r2, #1
 800f81c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	2224      	movs	r2, #36	@ 0x24
 800f824:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	681a      	ldr	r2, [r3, #0]
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	f022 0201 	bic.w	r2, r2, #1
 800f83e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f846:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	2200      	movs	r2, #0
 800f84c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	68fa      	ldr	r2, [r7, #12]
 800f854:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	2220      	movs	r2, #32
 800f85a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	2200      	movs	r2, #0
 800f862:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f866:	2300      	movs	r3, #0
}
 800f868:	4618      	mov	r0, r3
 800f86a:	3714      	adds	r7, #20
 800f86c:	46bd      	mov	sp, r7
 800f86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f872:	4770      	bx	lr

0800f874 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f874:	b580      	push	{r7, lr}
 800f876:	b084      	sub	sp, #16
 800f878:	af00      	add	r7, sp, #0
 800f87a:	6078      	str	r0, [r7, #4]
 800f87c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f884:	2b01      	cmp	r3, #1
 800f886:	d101      	bne.n	800f88c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f888:	2302      	movs	r3, #2
 800f88a:	e02d      	b.n	800f8e8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	2201      	movs	r2, #1
 800f890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	2224      	movs	r2, #36	@ 0x24
 800f898:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	681a      	ldr	r2, [r3, #0]
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	f022 0201 	bic.w	r2, r2, #1
 800f8b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	689b      	ldr	r3, [r3, #8]
 800f8ba:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	683a      	ldr	r2, [r7, #0]
 800f8c4:	430a      	orrs	r2, r1
 800f8c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f8c8:	6878      	ldr	r0, [r7, #4]
 800f8ca:	f000 f84f 	bl	800f96c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	68fa      	ldr	r2, [r7, #12]
 800f8d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	2220      	movs	r2, #32
 800f8da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f8e6:	2300      	movs	r3, #0
}
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	3710      	adds	r7, #16
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}

0800f8f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b084      	sub	sp, #16
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
 800f8f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f900:	2b01      	cmp	r3, #1
 800f902:	d101      	bne.n	800f908 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f904:	2302      	movs	r3, #2
 800f906:	e02d      	b.n	800f964 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	2201      	movs	r2, #1
 800f90c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	2224      	movs	r2, #36	@ 0x24
 800f914:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	681b      	ldr	r3, [r3, #0]
 800f924:	681a      	ldr	r2, [r3, #0]
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	f022 0201 	bic.w	r2, r2, #1
 800f92e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	689b      	ldr	r3, [r3, #8]
 800f936:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	683a      	ldr	r2, [r7, #0]
 800f940:	430a      	orrs	r2, r1
 800f942:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f944:	6878      	ldr	r0, [r7, #4]
 800f946:	f000 f811 	bl	800f96c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	68fa      	ldr	r2, [r7, #12]
 800f950:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	2220      	movs	r2, #32
 800f956:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	2200      	movs	r2, #0
 800f95e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f962:	2300      	movs	r3, #0
}
 800f964:	4618      	mov	r0, r3
 800f966:	3710      	adds	r7, #16
 800f968:	46bd      	mov	sp, r7
 800f96a:	bd80      	pop	{r7, pc}

0800f96c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f96c:	b480      	push	{r7}
 800f96e:	b085      	sub	sp, #20
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d108      	bne.n	800f98e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	2201      	movs	r2, #1
 800f980:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	2201      	movs	r2, #1
 800f988:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f98c:	e031      	b.n	800f9f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f98e:	2310      	movs	r3, #16
 800f990:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f992:	2310      	movs	r3, #16
 800f994:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	689b      	ldr	r3, [r3, #8]
 800f99c:	0e5b      	lsrs	r3, r3, #25
 800f99e:	b2db      	uxtb	r3, r3
 800f9a0:	f003 0307 	and.w	r3, r3, #7
 800f9a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	689b      	ldr	r3, [r3, #8]
 800f9ac:	0f5b      	lsrs	r3, r3, #29
 800f9ae:	b2db      	uxtb	r3, r3
 800f9b0:	f003 0307 	and.w	r3, r3, #7
 800f9b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f9b6:	7bbb      	ldrb	r3, [r7, #14]
 800f9b8:	7b3a      	ldrb	r2, [r7, #12]
 800f9ba:	4911      	ldr	r1, [pc, #68]	@ (800fa00 <UARTEx_SetNbDataToProcess+0x94>)
 800f9bc:	5c8a      	ldrb	r2, [r1, r2]
 800f9be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f9c2:	7b3a      	ldrb	r2, [r7, #12]
 800f9c4:	490f      	ldr	r1, [pc, #60]	@ (800fa04 <UARTEx_SetNbDataToProcess+0x98>)
 800f9c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f9c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f9cc:	b29a      	uxth	r2, r3
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f9d4:	7bfb      	ldrb	r3, [r7, #15]
 800f9d6:	7b7a      	ldrb	r2, [r7, #13]
 800f9d8:	4909      	ldr	r1, [pc, #36]	@ (800fa00 <UARTEx_SetNbDataToProcess+0x94>)
 800f9da:	5c8a      	ldrb	r2, [r1, r2]
 800f9dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f9e0:	7b7a      	ldrb	r2, [r7, #13]
 800f9e2:	4908      	ldr	r1, [pc, #32]	@ (800fa04 <UARTEx_SetNbDataToProcess+0x98>)
 800f9e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f9e6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f9ea:	b29a      	uxth	r2, r3
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f9f2:	bf00      	nop
 800f9f4:	3714      	adds	r7, #20
 800f9f6:	46bd      	mov	sp, r7
 800f9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9fc:	4770      	bx	lr
 800f9fe:	bf00      	nop
 800fa00:	08014f74 	.word	0x08014f74
 800fa04:	08014f7c 	.word	0x08014f7c

0800fa08 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800fa08:	b084      	sub	sp, #16
 800fa0a:	b480      	push	{r7}
 800fa0c:	b085      	sub	sp, #20
 800fa0e:	af00      	add	r7, sp, #0
 800fa10:	6078      	str	r0, [r7, #4]
 800fa12:	f107 001c 	add.w	r0, r7, #28
 800fa16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800fa1e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800fa20:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800fa22:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800fa24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800fa26:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800fa28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800fa2a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800fa2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800fa2e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800fa30:	68fa      	ldr	r2, [r7, #12]
 800fa32:	4313      	orrs	r3, r2
 800fa34:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	685a      	ldr	r2, [r3, #4]
 800fa3a:	4b07      	ldr	r3, [pc, #28]	@ (800fa58 <SDMMC_Init+0x50>)
 800fa3c:	4013      	ands	r3, r2
 800fa3e:	68fa      	ldr	r2, [r7, #12]
 800fa40:	431a      	orrs	r2, r3
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800fa46:	2300      	movs	r3, #0
}
 800fa48:	4618      	mov	r0, r3
 800fa4a:	3714      	adds	r7, #20
 800fa4c:	46bd      	mov	sp, r7
 800fa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa52:	b004      	add	sp, #16
 800fa54:	4770      	bx	lr
 800fa56:	bf00      	nop
 800fa58:	ffc02c00 	.word	0xffc02c00

0800fa5c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 800fa5c:	b480      	push	{r7}
 800fa5e:	b083      	sub	sp, #12
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800fa6a:	4618      	mov	r0, r3
 800fa6c:	370c      	adds	r7, #12
 800fa6e:	46bd      	mov	sp, r7
 800fa70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa74:	4770      	bx	lr

0800fa76 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800fa76:	b480      	push	{r7}
 800fa78:	b083      	sub	sp, #12
 800fa7a:	af00      	add	r7, sp, #0
 800fa7c:	6078      	str	r0, [r7, #4]
 800fa7e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	681a      	ldr	r2, [r3, #0]
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800fa8a:	2300      	movs	r3, #0
}
 800fa8c:	4618      	mov	r0, r3
 800fa8e:	370c      	adds	r7, #12
 800fa90:	46bd      	mov	sp, r7
 800fa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa96:	4770      	bx	lr

0800fa98 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800fa98:	b480      	push	{r7}
 800fa9a:	b083      	sub	sp, #12
 800fa9c:	af00      	add	r7, sp, #0
 800fa9e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	f043 0203 	orr.w	r2, r3, #3
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800faac:	2300      	movs	r3, #0
}
 800faae:	4618      	mov	r0, r3
 800fab0:	370c      	adds	r7, #12
 800fab2:	46bd      	mov	sp, r7
 800fab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab8:	4770      	bx	lr

0800faba <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 800faba:	b480      	push	{r7}
 800fabc:	b083      	sub	sp, #12
 800fabe:	af00      	add	r7, sp, #0
 800fac0:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	f003 0303 	and.w	r3, r3, #3
}
 800faca:	4618      	mov	r0, r3
 800facc:	370c      	adds	r7, #12
 800face:	46bd      	mov	sp, r7
 800fad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad4:	4770      	bx	lr
	...

0800fad8 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800fad8:	b480      	push	{r7}
 800fada:	b085      	sub	sp, #20
 800fadc:	af00      	add	r7, sp, #0
 800fade:	6078      	str	r0, [r7, #4]
 800fae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800fae2:	2300      	movs	r3, #0
 800fae4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800fae6:	683b      	ldr	r3, [r7, #0]
 800fae8:	681a      	ldr	r2, [r3, #0]
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800faee:	683b      	ldr	r3, [r7, #0]
 800faf0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800faf2:	683b      	ldr	r3, [r7, #0]
 800faf4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800faf6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800faf8:	683b      	ldr	r3, [r7, #0]
 800fafa:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800fafc:	431a      	orrs	r2, r3
                       Command->CPSM);
 800fafe:	683b      	ldr	r3, [r7, #0]
 800fb00:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800fb02:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800fb04:	68fa      	ldr	r2, [r7, #12]
 800fb06:	4313      	orrs	r3, r2
 800fb08:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	68da      	ldr	r2, [r3, #12]
 800fb0e:	4b06      	ldr	r3, [pc, #24]	@ (800fb28 <SDMMC_SendCommand+0x50>)
 800fb10:	4013      	ands	r3, r2
 800fb12:	68fa      	ldr	r2, [r7, #12]
 800fb14:	431a      	orrs	r2, r3
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800fb1a:	2300      	movs	r3, #0
}
 800fb1c:	4618      	mov	r0, r3
 800fb1e:	3714      	adds	r7, #20
 800fb20:	46bd      	mov	sp, r7
 800fb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb26:	4770      	bx	lr
 800fb28:	fffee0c0 	.word	0xfffee0c0

0800fb2c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 800fb2c:	b480      	push	{r7}
 800fb2e:	b083      	sub	sp, #12
 800fb30:	af00      	add	r7, sp, #0
 800fb32:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	691b      	ldr	r3, [r3, #16]
 800fb38:	b2db      	uxtb	r3, r3
}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	370c      	adds	r7, #12
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb44:	4770      	bx	lr

0800fb46 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800fb46:	b480      	push	{r7}
 800fb48:	b085      	sub	sp, #20
 800fb4a:	af00      	add	r7, sp, #0
 800fb4c:	6078      	str	r0, [r7, #4]
 800fb4e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	3314      	adds	r3, #20
 800fb54:	461a      	mov	r2, r3
 800fb56:	683b      	ldr	r3, [r7, #0]
 800fb58:	4413      	add	r3, r2
 800fb5a:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	681b      	ldr	r3, [r3, #0]
}
 800fb60:	4618      	mov	r0, r3
 800fb62:	3714      	adds	r7, #20
 800fb64:	46bd      	mov	sp, r7
 800fb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6a:	4770      	bx	lr

0800fb6c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 800fb6c:	b480      	push	{r7}
 800fb6e:	b085      	sub	sp, #20
 800fb70:	af00      	add	r7, sp, #0
 800fb72:	6078      	str	r0, [r7, #4]
 800fb74:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800fb76:	2300      	movs	r3, #0
 800fb78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800fb7a:	683b      	ldr	r3, [r7, #0]
 800fb7c:	681a      	ldr	r2, [r3, #0]
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800fb82:	683b      	ldr	r3, [r7, #0]
 800fb84:	685a      	ldr	r2, [r3, #4]
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800fb8a:	683b      	ldr	r3, [r7, #0]
 800fb8c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800fb8e:	683b      	ldr	r3, [r7, #0]
 800fb90:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800fb92:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800fb94:	683b      	ldr	r3, [r7, #0]
 800fb96:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800fb98:	431a      	orrs	r2, r3
                       Data->DPSM);
 800fb9a:	683b      	ldr	r3, [r7, #0]
 800fb9c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800fb9e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800fba0:	68fa      	ldr	r2, [r7, #12]
 800fba2:	4313      	orrs	r3, r2
 800fba4:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbaa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	431a      	orrs	r2, r3
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800fbb6:	2300      	movs	r3, #0

}
 800fbb8:	4618      	mov	r0, r3
 800fbba:	3714      	adds	r7, #20
 800fbbc:	46bd      	mov	sp, r7
 800fbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc2:	4770      	bx	lr

0800fbc4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800fbc4:	b580      	push	{r7, lr}
 800fbc6:	b088      	sub	sp, #32
 800fbc8:	af00      	add	r7, sp, #0
 800fbca:	6078      	str	r0, [r7, #4]
 800fbcc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800fbce:	683b      	ldr	r3, [r7, #0]
 800fbd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800fbd2:	2310      	movs	r3, #16
 800fbd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fbd6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fbda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fbdc:	2300      	movs	r3, #0
 800fbde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fbe0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fbe4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fbe6:	f107 0308 	add.w	r3, r7, #8
 800fbea:	4619      	mov	r1, r3
 800fbec:	6878      	ldr	r0, [r7, #4]
 800fbee:	f7ff ff73 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800fbf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fbf6:	2110      	movs	r1, #16
 800fbf8:	6878      	ldr	r0, [r7, #4]
 800fbfa:	f000 f9d3 	bl	800ffa4 <SDMMC_GetCmdResp1>
 800fbfe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fc00:	69fb      	ldr	r3, [r7, #28]
}
 800fc02:	4618      	mov	r0, r3
 800fc04:	3720      	adds	r7, #32
 800fc06:	46bd      	mov	sp, r7
 800fc08:	bd80      	pop	{r7, pc}
	...

0800fc0c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b088      	sub	sp, #32
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800fc14:	2300      	movs	r3, #0
 800fc16:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800fc18:	230c      	movs	r3, #12
 800fc1a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fc1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fc20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fc22:	2300      	movs	r3, #0
 800fc24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fc26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fc2a:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	68db      	ldr	r3, [r3, #12]
 800fc30:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	68db      	ldr	r3, [r3, #12]
 800fc3c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fc44:	f107 0308 	add.w	r3, r7, #8
 800fc48:	4619      	mov	r1, r3
 800fc4a:	6878      	ldr	r0, [r7, #4]
 800fc4c:	f7ff ff44 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800fc50:	4a0b      	ldr	r2, [pc, #44]	@ (800fc80 <SDMMC_CmdStopTransfer+0x74>)
 800fc52:	210c      	movs	r1, #12
 800fc54:	6878      	ldr	r0, [r7, #4]
 800fc56:	f000 f9a5 	bl	800ffa4 <SDMMC_GetCmdResp1>
 800fc5a:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	68db      	ldr	r3, [r3, #12]
 800fc60:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800fc68:	69fb      	ldr	r3, [r7, #28]
 800fc6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fc6e:	d101      	bne.n	800fc74 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800fc70:	2300      	movs	r3, #0
 800fc72:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800fc74:	69fb      	ldr	r3, [r7, #28]
}
 800fc76:	4618      	mov	r0, r3
 800fc78:	3720      	adds	r7, #32
 800fc7a:	46bd      	mov	sp, r7
 800fc7c:	bd80      	pop	{r7, pc}
 800fc7e:	bf00      	nop
 800fc80:	05f5e100 	.word	0x05f5e100

0800fc84 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b088      	sub	sp, #32
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	6078      	str	r0, [r7, #4]
 800fc8c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800fc8e:	683b      	ldr	r3, [r7, #0]
 800fc90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800fc92:	2307      	movs	r3, #7
 800fc94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fc96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fc9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fc9c:	2300      	movs	r3, #0
 800fc9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fca0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fca4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fca6:	f107 0308 	add.w	r3, r7, #8
 800fcaa:	4619      	mov	r1, r3
 800fcac:	6878      	ldr	r0, [r7, #4]
 800fcae:	f7ff ff13 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800fcb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fcb6:	2107      	movs	r1, #7
 800fcb8:	6878      	ldr	r0, [r7, #4]
 800fcba:	f000 f973 	bl	800ffa4 <SDMMC_GetCmdResp1>
 800fcbe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fcc0:	69fb      	ldr	r3, [r7, #28]
}
 800fcc2:	4618      	mov	r0, r3
 800fcc4:	3720      	adds	r7, #32
 800fcc6:	46bd      	mov	sp, r7
 800fcc8:	bd80      	pop	{r7, pc}

0800fcca <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800fcca:	b580      	push	{r7, lr}
 800fccc:	b088      	sub	sp, #32
 800fcce:	af00      	add	r7, sp, #0
 800fcd0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800fcda:	2300      	movs	r3, #0
 800fcdc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fcde:	2300      	movs	r3, #0
 800fce0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fce2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fce6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fce8:	f107 0308 	add.w	r3, r7, #8
 800fcec:	4619      	mov	r1, r3
 800fcee:	6878      	ldr	r0, [r7, #4]
 800fcf0:	f7ff fef2 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800fcf4:	6878      	ldr	r0, [r7, #4]
 800fcf6:	f000 fb97 	bl	8010428 <SDMMC_GetCmdError>
 800fcfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fcfc:	69fb      	ldr	r3, [r7, #28]
}
 800fcfe:	4618      	mov	r0, r3
 800fd00:	3720      	adds	r7, #32
 800fd02:	46bd      	mov	sp, r7
 800fd04:	bd80      	pop	{r7, pc}

0800fd06 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800fd06:	b580      	push	{r7, lr}
 800fd08:	b088      	sub	sp, #32
 800fd0a:	af00      	add	r7, sp, #0
 800fd0c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800fd0e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800fd12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800fd14:	2308      	movs	r3, #8
 800fd16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fd18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fd1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fd1e:	2300      	movs	r3, #0
 800fd20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fd22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fd26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fd28:	f107 0308 	add.w	r3, r7, #8
 800fd2c:	4619      	mov	r1, r3
 800fd2e:	6878      	ldr	r0, [r7, #4]
 800fd30:	f7ff fed2 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800fd34:	6878      	ldr	r0, [r7, #4]
 800fd36:	f000 fb29 	bl	801038c <SDMMC_GetCmdResp7>
 800fd3a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fd3c:	69fb      	ldr	r3, [r7, #28]
}
 800fd3e:	4618      	mov	r0, r3
 800fd40:	3720      	adds	r7, #32
 800fd42:	46bd      	mov	sp, r7
 800fd44:	bd80      	pop	{r7, pc}

0800fd46 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800fd46:	b580      	push	{r7, lr}
 800fd48:	b088      	sub	sp, #32
 800fd4a:	af00      	add	r7, sp, #0
 800fd4c:	6078      	str	r0, [r7, #4]
 800fd4e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800fd50:	683b      	ldr	r3, [r7, #0]
 800fd52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800fd54:	2337      	movs	r3, #55	@ 0x37
 800fd56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fd58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fd5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fd5e:	2300      	movs	r3, #0
 800fd60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fd62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fd66:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fd68:	f107 0308 	add.w	r3, r7, #8
 800fd6c:	4619      	mov	r1, r3
 800fd6e:	6878      	ldr	r0, [r7, #4]
 800fd70:	f7ff feb2 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800fd74:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fd78:	2137      	movs	r1, #55	@ 0x37
 800fd7a:	6878      	ldr	r0, [r7, #4]
 800fd7c:	f000 f912 	bl	800ffa4 <SDMMC_GetCmdResp1>
 800fd80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fd82:	69fb      	ldr	r3, [r7, #28]
}
 800fd84:	4618      	mov	r0, r3
 800fd86:	3720      	adds	r7, #32
 800fd88:	46bd      	mov	sp, r7
 800fd8a:	bd80      	pop	{r7, pc}

0800fd8c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b088      	sub	sp, #32
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
 800fd94:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800fd96:	683b      	ldr	r3, [r7, #0]
 800fd98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800fd9a:	2329      	movs	r3, #41	@ 0x29
 800fd9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fd9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fda2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fda4:	2300      	movs	r3, #0
 800fda6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fda8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fdac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fdae:	f107 0308 	add.w	r3, r7, #8
 800fdb2:	4619      	mov	r1, r3
 800fdb4:	6878      	ldr	r0, [r7, #4]
 800fdb6:	f7ff fe8f 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800fdba:	6878      	ldr	r0, [r7, #4]
 800fdbc:	f000 fa2e 	bl	801021c <SDMMC_GetCmdResp3>
 800fdc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fdc2:	69fb      	ldr	r3, [r7, #28]
}
 800fdc4:	4618      	mov	r0, r3
 800fdc6:	3720      	adds	r7, #32
 800fdc8:	46bd      	mov	sp, r7
 800fdca:	bd80      	pop	{r7, pc}

0800fdcc <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	b088      	sub	sp, #32
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	6078      	str	r0, [r7, #4]
 800fdd4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800fdda:	2306      	movs	r3, #6
 800fddc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fdde:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fde2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fde4:	2300      	movs	r3, #0
 800fde6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fde8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fdec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fdee:	f107 0308 	add.w	r3, r7, #8
 800fdf2:	4619      	mov	r1, r3
 800fdf4:	6878      	ldr	r0, [r7, #4]
 800fdf6:	f7ff fe6f 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800fdfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fdfe:	2106      	movs	r1, #6
 800fe00:	6878      	ldr	r0, [r7, #4]
 800fe02:	f000 f8cf 	bl	800ffa4 <SDMMC_GetCmdResp1>
 800fe06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fe08:	69fb      	ldr	r3, [r7, #28]
}
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	3720      	adds	r7, #32
 800fe0e:	46bd      	mov	sp, r7
 800fe10:	bd80      	pop	{r7, pc}

0800fe12 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800fe12:	b580      	push	{r7, lr}
 800fe14:	b088      	sub	sp, #32
 800fe16:	af00      	add	r7, sp, #0
 800fe18:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800fe1a:	2300      	movs	r3, #0
 800fe1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800fe1e:	2333      	movs	r3, #51	@ 0x33
 800fe20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fe22:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fe26:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fe28:	2300      	movs	r3, #0
 800fe2a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fe2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fe30:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fe32:	f107 0308 	add.w	r3, r7, #8
 800fe36:	4619      	mov	r1, r3
 800fe38:	6878      	ldr	r0, [r7, #4]
 800fe3a:	f7ff fe4d 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800fe3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fe42:	2133      	movs	r1, #51	@ 0x33
 800fe44:	6878      	ldr	r0, [r7, #4]
 800fe46:	f000 f8ad 	bl	800ffa4 <SDMMC_GetCmdResp1>
 800fe4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fe4c:	69fb      	ldr	r3, [r7, #28]
}
 800fe4e:	4618      	mov	r0, r3
 800fe50:	3720      	adds	r7, #32
 800fe52:	46bd      	mov	sp, r7
 800fe54:	bd80      	pop	{r7, pc}

0800fe56 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800fe56:	b580      	push	{r7, lr}
 800fe58:	b088      	sub	sp, #32
 800fe5a:	af00      	add	r7, sp, #0
 800fe5c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800fe5e:	2300      	movs	r3, #0
 800fe60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800fe62:	2302      	movs	r3, #2
 800fe64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800fe66:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800fe6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fe6c:	2300      	movs	r3, #0
 800fe6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fe70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fe74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fe76:	f107 0308 	add.w	r3, r7, #8
 800fe7a:	4619      	mov	r1, r3
 800fe7c:	6878      	ldr	r0, [r7, #4]
 800fe7e:	f7ff fe2b 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800fe82:	6878      	ldr	r0, [r7, #4]
 800fe84:	f000 f980 	bl	8010188 <SDMMC_GetCmdResp2>
 800fe88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fe8a:	69fb      	ldr	r3, [r7, #28]
}
 800fe8c:	4618      	mov	r0, r3
 800fe8e:	3720      	adds	r7, #32
 800fe90:	46bd      	mov	sp, r7
 800fe92:	bd80      	pop	{r7, pc}

0800fe94 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800fe94:	b580      	push	{r7, lr}
 800fe96:	b088      	sub	sp, #32
 800fe98:	af00      	add	r7, sp, #0
 800fe9a:	6078      	str	r0, [r7, #4]
 800fe9c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800fe9e:	683b      	ldr	r3, [r7, #0]
 800fea0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800fea2:	2309      	movs	r3, #9
 800fea4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800fea6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800feaa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800feac:	2300      	movs	r3, #0
 800feae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800feb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800feb4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800feb6:	f107 0308 	add.w	r3, r7, #8
 800feba:	4619      	mov	r1, r3
 800febc:	6878      	ldr	r0, [r7, #4]
 800febe:	f7ff fe0b 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800fec2:	6878      	ldr	r0, [r7, #4]
 800fec4:	f000 f960 	bl	8010188 <SDMMC_GetCmdResp2>
 800fec8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800feca:	69fb      	ldr	r3, [r7, #28]
}
 800fecc:	4618      	mov	r0, r3
 800fece:	3720      	adds	r7, #32
 800fed0:	46bd      	mov	sp, r7
 800fed2:	bd80      	pop	{r7, pc}

0800fed4 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b088      	sub	sp, #32
 800fed8:	af00      	add	r7, sp, #0
 800feda:	6078      	str	r0, [r7, #4]
 800fedc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800fede:	2300      	movs	r3, #0
 800fee0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800fee2:	2303      	movs	r3, #3
 800fee4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fee6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800feea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800feec:	2300      	movs	r3, #0
 800feee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fef0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fef4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fef6:	f107 0308 	add.w	r3, r7, #8
 800fefa:	4619      	mov	r1, r3
 800fefc:	6878      	ldr	r0, [r7, #4]
 800fefe:	f7ff fdeb 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800ff02:	683a      	ldr	r2, [r7, #0]
 800ff04:	2103      	movs	r1, #3
 800ff06:	6878      	ldr	r0, [r7, #4]
 800ff08:	f000 f9c8 	bl	801029c <SDMMC_GetCmdResp6>
 800ff0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ff0e:	69fb      	ldr	r3, [r7, #28]
}
 800ff10:	4618      	mov	r0, r3
 800ff12:	3720      	adds	r7, #32
 800ff14:	46bd      	mov	sp, r7
 800ff16:	bd80      	pop	{r7, pc}

0800ff18 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b088      	sub	sp, #32
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	6078      	str	r0, [r7, #4]
 800ff20:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ff26:	230d      	movs	r3, #13
 800ff28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ff2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ff2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ff30:	2300      	movs	r3, #0
 800ff32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ff34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ff38:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ff3a:	f107 0308 	add.w	r3, r7, #8
 800ff3e:	4619      	mov	r1, r3
 800ff40:	6878      	ldr	r0, [r7, #4]
 800ff42:	f7ff fdc9 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800ff46:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ff4a:	210d      	movs	r1, #13
 800ff4c:	6878      	ldr	r0, [r7, #4]
 800ff4e:	f000 f829 	bl	800ffa4 <SDMMC_GetCmdResp1>
 800ff52:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ff54:	69fb      	ldr	r3, [r7, #28]
}
 800ff56:	4618      	mov	r0, r3
 800ff58:	3720      	adds	r7, #32
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	bd80      	pop	{r7, pc}

0800ff5e <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800ff5e:	b580      	push	{r7, lr}
 800ff60:	b088      	sub	sp, #32
 800ff62:	af00      	add	r7, sp, #0
 800ff64:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800ff66:	2300      	movs	r3, #0
 800ff68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800ff6a:	230d      	movs	r3, #13
 800ff6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ff6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ff72:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ff74:	2300      	movs	r3, #0
 800ff76:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ff78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ff7c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ff7e:	f107 0308 	add.w	r3, r7, #8
 800ff82:	4619      	mov	r1, r3
 800ff84:	6878      	ldr	r0, [r7, #4]
 800ff86:	f7ff fda7 	bl	800fad8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800ff8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ff8e:	210d      	movs	r1, #13
 800ff90:	6878      	ldr	r0, [r7, #4]
 800ff92:	f000 f807 	bl	800ffa4 <SDMMC_GetCmdResp1>
 800ff96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ff98:	69fb      	ldr	r3, [r7, #28]
}
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	3720      	adds	r7, #32
 800ff9e:	46bd      	mov	sp, r7
 800ffa0:	bd80      	pop	{r7, pc}
	...

0800ffa4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ffa4:	b580      	push	{r7, lr}
 800ffa6:	b088      	sub	sp, #32
 800ffa8:	af00      	add	r7, sp, #0
 800ffaa:	60f8      	str	r0, [r7, #12]
 800ffac:	460b      	mov	r3, r1
 800ffae:	607a      	str	r2, [r7, #4]
 800ffb0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800ffb2:	4b70      	ldr	r3, [pc, #448]	@ (8010174 <SDMMC_GetCmdResp1+0x1d0>)
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	4a70      	ldr	r2, [pc, #448]	@ (8010178 <SDMMC_GetCmdResp1+0x1d4>)
 800ffb8:	fba2 2303 	umull	r2, r3, r2, r3
 800ffbc:	0a5a      	lsrs	r2, r3, #9
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	fb02 f303 	mul.w	r3, r2, r3
 800ffc4:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800ffc6:	69fb      	ldr	r3, [r7, #28]
 800ffc8:	1e5a      	subs	r2, r3, #1
 800ffca:	61fa      	str	r2, [r7, #28]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d102      	bne.n	800ffd6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ffd0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ffd4:	e0c9      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ffda:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800ffdc:	69ba      	ldr	r2, [r7, #24]
 800ffde:	4b67      	ldr	r3, [pc, #412]	@ (801017c <SDMMC_GetCmdResp1+0x1d8>)
 800ffe0:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d0ef      	beq.n	800ffc6 <SDMMC_GetCmdResp1+0x22>
 800ffe6:	69bb      	ldr	r3, [r7, #24]
 800ffe8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d1ea      	bne.n	800ffc6 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fff4:	f003 0304 	and.w	r3, r3, #4
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d004      	beq.n	8010006 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	2204      	movs	r2, #4
 8010000:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010002:	2304      	movs	r3, #4
 8010004:	e0b1      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801000a:	f003 0301 	and.w	r3, r3, #1
 801000e:	2b00      	cmp	r3, #0
 8010010:	d004      	beq.n	801001c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	2201      	movs	r2, #1
 8010016:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010018:	2301      	movs	r3, #1
 801001a:	e0a6      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	4a58      	ldr	r2, [pc, #352]	@ (8010180 <SDMMC_GetCmdResp1+0x1dc>)
 8010020:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010022:	68f8      	ldr	r0, [r7, #12]
 8010024:	f7ff fd82 	bl	800fb2c <SDMMC_GetCommandResponse>
 8010028:	4603      	mov	r3, r0
 801002a:	461a      	mov	r2, r3
 801002c:	7afb      	ldrb	r3, [r7, #11]
 801002e:	4293      	cmp	r3, r2
 8010030:	d001      	beq.n	8010036 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010032:	2301      	movs	r3, #1
 8010034:	e099      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010036:	2100      	movs	r1, #0
 8010038:	68f8      	ldr	r0, [r7, #12]
 801003a:	f7ff fd84 	bl	800fb46 <SDMMC_GetResponse>
 801003e:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010040:	697a      	ldr	r2, [r7, #20]
 8010042:	4b50      	ldr	r3, [pc, #320]	@ (8010184 <SDMMC_GetCmdResp1+0x1e0>)
 8010044:	4013      	ands	r3, r2
 8010046:	2b00      	cmp	r3, #0
 8010048:	d101      	bne.n	801004e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 801004a:	2300      	movs	r3, #0
 801004c:	e08d      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 801004e:	697b      	ldr	r3, [r7, #20]
 8010050:	2b00      	cmp	r3, #0
 8010052:	da02      	bge.n	801005a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010054:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8010058:	e087      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801005a:	697b      	ldr	r3, [r7, #20]
 801005c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010060:	2b00      	cmp	r3, #0
 8010062:	d001      	beq.n	8010068 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010064:	2340      	movs	r3, #64	@ 0x40
 8010066:	e080      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010068:	697b      	ldr	r3, [r7, #20]
 801006a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801006e:	2b00      	cmp	r3, #0
 8010070:	d001      	beq.n	8010076 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010072:	2380      	movs	r3, #128	@ 0x80
 8010074:	e079      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010076:	697b      	ldr	r3, [r7, #20]
 8010078:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801007c:	2b00      	cmp	r3, #0
 801007e:	d002      	beq.n	8010086 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010080:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010084:	e071      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010086:	697b      	ldr	r3, [r7, #20]
 8010088:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801008c:	2b00      	cmp	r3, #0
 801008e:	d002      	beq.n	8010096 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010090:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010094:	e069      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010096:	697b      	ldr	r3, [r7, #20]
 8010098:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801009c:	2b00      	cmp	r3, #0
 801009e:	d002      	beq.n	80100a6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80100a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80100a4:	e061      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80100a6:	697b      	ldr	r3, [r7, #20]
 80100a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d002      	beq.n	80100b6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80100b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80100b4:	e059      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80100b6:	697b      	ldr	r3, [r7, #20]
 80100b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d002      	beq.n	80100c6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80100c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80100c4:	e051      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80100c6:	697b      	ldr	r3, [r7, #20]
 80100c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d002      	beq.n	80100d6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80100d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80100d4:	e049      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80100d6:	697b      	ldr	r3, [r7, #20]
 80100d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d002      	beq.n	80100e6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80100e0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80100e4:	e041      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80100e6:	697b      	ldr	r3, [r7, #20]
 80100e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	d002      	beq.n	80100f6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80100f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80100f4:	e039      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80100f6:	697b      	ldr	r3, [r7, #20]
 80100f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d002      	beq.n	8010106 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010100:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8010104:	e031      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010106:	697b      	ldr	r3, [r7, #20]
 8010108:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801010c:	2b00      	cmp	r3, #0
 801010e:	d002      	beq.n	8010116 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010110:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8010114:	e029      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010116:	697b      	ldr	r3, [r7, #20]
 8010118:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801011c:	2b00      	cmp	r3, #0
 801011e:	d002      	beq.n	8010126 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010120:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010124:	e021      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010126:	697b      	ldr	r3, [r7, #20]
 8010128:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801012c:	2b00      	cmp	r3, #0
 801012e:	d002      	beq.n	8010136 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010130:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8010134:	e019      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010136:	697b      	ldr	r3, [r7, #20]
 8010138:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801013c:	2b00      	cmp	r3, #0
 801013e:	d002      	beq.n	8010146 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010140:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8010144:	e011      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010146:	697b      	ldr	r3, [r7, #20]
 8010148:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801014c:	2b00      	cmp	r3, #0
 801014e:	d002      	beq.n	8010156 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010150:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8010154:	e009      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010156:	697b      	ldr	r3, [r7, #20]
 8010158:	f003 0308 	and.w	r3, r3, #8
 801015c:	2b00      	cmp	r3, #0
 801015e:	d002      	beq.n	8010166 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010160:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8010164:	e001      	b.n	801016a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010166:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801016a:	4618      	mov	r0, r3
 801016c:	3720      	adds	r7, #32
 801016e:	46bd      	mov	sp, r7
 8010170:	bd80      	pop	{r7, pc}
 8010172:	bf00      	nop
 8010174:	24000000 	.word	0x24000000
 8010178:	10624dd3 	.word	0x10624dd3
 801017c:	00200045 	.word	0x00200045
 8010180:	002000c5 	.word	0x002000c5
 8010184:	fdffe008 	.word	0xfdffe008

08010188 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8010188:	b480      	push	{r7}
 801018a:	b085      	sub	sp, #20
 801018c:	af00      	add	r7, sp, #0
 801018e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010190:	4b1f      	ldr	r3, [pc, #124]	@ (8010210 <SDMMC_GetCmdResp2+0x88>)
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	4a1f      	ldr	r2, [pc, #124]	@ (8010214 <SDMMC_GetCmdResp2+0x8c>)
 8010196:	fba2 2303 	umull	r2, r3, r2, r3
 801019a:	0a5b      	lsrs	r3, r3, #9
 801019c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80101a0:	fb02 f303 	mul.w	r3, r2, r3
 80101a4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	1e5a      	subs	r2, r3, #1
 80101aa:	60fa      	str	r2, [r7, #12]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d102      	bne.n	80101b6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80101b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80101b4:	e026      	b.n	8010204 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80101ba:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80101bc:	68bb      	ldr	r3, [r7, #8]
 80101be:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d0ef      	beq.n	80101a6 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80101c6:	68bb      	ldr	r3, [r7, #8]
 80101c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d1ea      	bne.n	80101a6 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80101d4:	f003 0304 	and.w	r3, r3, #4
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d004      	beq.n	80101e6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	2204      	movs	r2, #4
 80101e0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80101e2:	2304      	movs	r3, #4
 80101e4:	e00e      	b.n	8010204 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80101ea:	f003 0301 	and.w	r3, r3, #1
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d004      	beq.n	80101fc <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	2201      	movs	r2, #1
 80101f6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80101f8:	2301      	movs	r3, #1
 80101fa:	e003      	b.n	8010204 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	4a06      	ldr	r2, [pc, #24]	@ (8010218 <SDMMC_GetCmdResp2+0x90>)
 8010200:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010202:	2300      	movs	r3, #0
}
 8010204:	4618      	mov	r0, r3
 8010206:	3714      	adds	r7, #20
 8010208:	46bd      	mov	sp, r7
 801020a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801020e:	4770      	bx	lr
 8010210:	24000000 	.word	0x24000000
 8010214:	10624dd3 	.word	0x10624dd3
 8010218:	002000c5 	.word	0x002000c5

0801021c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 801021c:	b480      	push	{r7}
 801021e:	b085      	sub	sp, #20
 8010220:	af00      	add	r7, sp, #0
 8010222:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010224:	4b1a      	ldr	r3, [pc, #104]	@ (8010290 <SDMMC_GetCmdResp3+0x74>)
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	4a1a      	ldr	r2, [pc, #104]	@ (8010294 <SDMMC_GetCmdResp3+0x78>)
 801022a:	fba2 2303 	umull	r2, r3, r2, r3
 801022e:	0a5b      	lsrs	r3, r3, #9
 8010230:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010234:	fb02 f303 	mul.w	r3, r2, r3
 8010238:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	1e5a      	subs	r2, r3, #1
 801023e:	60fa      	str	r2, [r7, #12]
 8010240:	2b00      	cmp	r3, #0
 8010242:	d102      	bne.n	801024a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010244:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010248:	e01b      	b.n	8010282 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801024e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010250:	68bb      	ldr	r3, [r7, #8]
 8010252:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010256:	2b00      	cmp	r3, #0
 8010258:	d0ef      	beq.n	801023a <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801025a:	68bb      	ldr	r3, [r7, #8]
 801025c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010260:	2b00      	cmp	r3, #0
 8010262:	d1ea      	bne.n	801023a <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010268:	f003 0304 	and.w	r3, r3, #4
 801026c:	2b00      	cmp	r3, #0
 801026e:	d004      	beq.n	801027a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	2204      	movs	r2, #4
 8010274:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010276:	2304      	movs	r3, #4
 8010278:	e003      	b.n	8010282 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	4a06      	ldr	r2, [pc, #24]	@ (8010298 <SDMMC_GetCmdResp3+0x7c>)
 801027e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010280:	2300      	movs	r3, #0
}
 8010282:	4618      	mov	r0, r3
 8010284:	3714      	adds	r7, #20
 8010286:	46bd      	mov	sp, r7
 8010288:	f85d 7b04 	ldr.w	r7, [sp], #4
 801028c:	4770      	bx	lr
 801028e:	bf00      	nop
 8010290:	24000000 	.word	0x24000000
 8010294:	10624dd3 	.word	0x10624dd3
 8010298:	002000c5 	.word	0x002000c5

0801029c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 801029c:	b580      	push	{r7, lr}
 801029e:	b088      	sub	sp, #32
 80102a0:	af00      	add	r7, sp, #0
 80102a2:	60f8      	str	r0, [r7, #12]
 80102a4:	460b      	mov	r3, r1
 80102a6:	607a      	str	r2, [r7, #4]
 80102a8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80102aa:	4b35      	ldr	r3, [pc, #212]	@ (8010380 <SDMMC_GetCmdResp6+0xe4>)
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	4a35      	ldr	r2, [pc, #212]	@ (8010384 <SDMMC_GetCmdResp6+0xe8>)
 80102b0:	fba2 2303 	umull	r2, r3, r2, r3
 80102b4:	0a5b      	lsrs	r3, r3, #9
 80102b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80102ba:	fb02 f303 	mul.w	r3, r2, r3
 80102be:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80102c0:	69fb      	ldr	r3, [r7, #28]
 80102c2:	1e5a      	subs	r2, r3, #1
 80102c4:	61fa      	str	r2, [r7, #28]
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d102      	bne.n	80102d0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80102ca:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80102ce:	e052      	b.n	8010376 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80102d4:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80102d6:	69bb      	ldr	r3, [r7, #24]
 80102d8:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d0ef      	beq.n	80102c0 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80102e0:	69bb      	ldr	r3, [r7, #24]
 80102e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d1ea      	bne.n	80102c0 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80102ee:	f003 0304 	and.w	r3, r3, #4
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d004      	beq.n	8010300 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	2204      	movs	r2, #4
 80102fa:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80102fc:	2304      	movs	r3, #4
 80102fe:	e03a      	b.n	8010376 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010300:	68fb      	ldr	r3, [r7, #12]
 8010302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010304:	f003 0301 	and.w	r3, r3, #1
 8010308:	2b00      	cmp	r3, #0
 801030a:	d004      	beq.n	8010316 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	2201      	movs	r2, #1
 8010310:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010312:	2301      	movs	r3, #1
 8010314:	e02f      	b.n	8010376 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010316:	68f8      	ldr	r0, [r7, #12]
 8010318:	f7ff fc08 	bl	800fb2c <SDMMC_GetCommandResponse>
 801031c:	4603      	mov	r3, r0
 801031e:	461a      	mov	r2, r3
 8010320:	7afb      	ldrb	r3, [r7, #11]
 8010322:	4293      	cmp	r3, r2
 8010324:	d001      	beq.n	801032a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010326:	2301      	movs	r3, #1
 8010328:	e025      	b.n	8010376 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801032a:	68fb      	ldr	r3, [r7, #12]
 801032c:	4a16      	ldr	r2, [pc, #88]	@ (8010388 <SDMMC_GetCmdResp6+0xec>)
 801032e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010330:	2100      	movs	r1, #0
 8010332:	68f8      	ldr	r0, [r7, #12]
 8010334:	f7ff fc07 	bl	800fb46 <SDMMC_GetResponse>
 8010338:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 801033a:	697b      	ldr	r3, [r7, #20]
 801033c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8010340:	2b00      	cmp	r3, #0
 8010342:	d106      	bne.n	8010352 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8010344:	697b      	ldr	r3, [r7, #20]
 8010346:	0c1b      	lsrs	r3, r3, #16
 8010348:	b29a      	uxth	r2, r3
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 801034e:	2300      	movs	r3, #0
 8010350:	e011      	b.n	8010376 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010352:	697b      	ldr	r3, [r7, #20]
 8010354:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010358:	2b00      	cmp	r3, #0
 801035a:	d002      	beq.n	8010362 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 801035c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010360:	e009      	b.n	8010376 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010362:	697b      	ldr	r3, [r7, #20]
 8010364:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010368:	2b00      	cmp	r3, #0
 801036a:	d002      	beq.n	8010372 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801036c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010370:	e001      	b.n	8010376 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010372:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8010376:	4618      	mov	r0, r3
 8010378:	3720      	adds	r7, #32
 801037a:	46bd      	mov	sp, r7
 801037c:	bd80      	pop	{r7, pc}
 801037e:	bf00      	nop
 8010380:	24000000 	.word	0x24000000
 8010384:	10624dd3 	.word	0x10624dd3
 8010388:	002000c5 	.word	0x002000c5

0801038c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 801038c:	b480      	push	{r7}
 801038e:	b085      	sub	sp, #20
 8010390:	af00      	add	r7, sp, #0
 8010392:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010394:	4b22      	ldr	r3, [pc, #136]	@ (8010420 <SDMMC_GetCmdResp7+0x94>)
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	4a22      	ldr	r2, [pc, #136]	@ (8010424 <SDMMC_GetCmdResp7+0x98>)
 801039a:	fba2 2303 	umull	r2, r3, r2, r3
 801039e:	0a5b      	lsrs	r3, r3, #9
 80103a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80103a4:	fb02 f303 	mul.w	r3, r2, r3
 80103a8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	1e5a      	subs	r2, r3, #1
 80103ae:	60fa      	str	r2, [r7, #12]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d102      	bne.n	80103ba <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80103b4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80103b8:	e02c      	b.n	8010414 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80103be:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80103c0:	68bb      	ldr	r3, [r7, #8]
 80103c2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d0ef      	beq.n	80103aa <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80103ca:	68bb      	ldr	r3, [r7, #8]
 80103cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d1ea      	bne.n	80103aa <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80103d8:	f003 0304 	and.w	r3, r3, #4
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d004      	beq.n	80103ea <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	2204      	movs	r2, #4
 80103e4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80103e6:	2304      	movs	r3, #4
 80103e8:	e014      	b.n	8010414 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80103ee:	f003 0301 	and.w	r3, r3, #1
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d004      	beq.n	8010400 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	2201      	movs	r2, #1
 80103fa:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80103fc:	2301      	movs	r3, #1
 80103fe:	e009      	b.n	8010414 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010408:	2b00      	cmp	r3, #0
 801040a:	d002      	beq.n	8010412 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	2240      	movs	r2, #64	@ 0x40
 8010410:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010412:	2300      	movs	r3, #0

}
 8010414:	4618      	mov	r0, r3
 8010416:	3714      	adds	r7, #20
 8010418:	46bd      	mov	sp, r7
 801041a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801041e:	4770      	bx	lr
 8010420:	24000000 	.word	0x24000000
 8010424:	10624dd3 	.word	0x10624dd3

08010428 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8010428:	b480      	push	{r7}
 801042a:	b085      	sub	sp, #20
 801042c:	af00      	add	r7, sp, #0
 801042e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010430:	4b11      	ldr	r3, [pc, #68]	@ (8010478 <SDMMC_GetCmdError+0x50>)
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	4a11      	ldr	r2, [pc, #68]	@ (801047c <SDMMC_GetCmdError+0x54>)
 8010436:	fba2 2303 	umull	r2, r3, r2, r3
 801043a:	0a5b      	lsrs	r3, r3, #9
 801043c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010440:	fb02 f303 	mul.w	r3, r2, r3
 8010444:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	1e5a      	subs	r2, r3, #1
 801044a:	60fa      	str	r2, [r7, #12]
 801044c:	2b00      	cmp	r3, #0
 801044e:	d102      	bne.n	8010456 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010450:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010454:	e009      	b.n	801046a <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801045a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801045e:	2b00      	cmp	r3, #0
 8010460:	d0f1      	beq.n	8010446 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	4a06      	ldr	r2, [pc, #24]	@ (8010480 <SDMMC_GetCmdError+0x58>)
 8010466:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8010468:	2300      	movs	r3, #0
}
 801046a:	4618      	mov	r0, r3
 801046c:	3714      	adds	r7, #20
 801046e:	46bd      	mov	sp, r7
 8010470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010474:	4770      	bx	lr
 8010476:	bf00      	nop
 8010478:	24000000 	.word	0x24000000
 801047c:	10624dd3 	.word	0x10624dd3
 8010480:	002000c5 	.word	0x002000c5

08010484 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010484:	b084      	sub	sp, #16
 8010486:	b580      	push	{r7, lr}
 8010488:	b084      	sub	sp, #16
 801048a:	af00      	add	r7, sp, #0
 801048c:	6078      	str	r0, [r7, #4]
 801048e:	f107 001c 	add.w	r0, r7, #28
 8010492:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010496:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801049a:	2b01      	cmp	r3, #1
 801049c:	d121      	bne.n	80104e2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	68da      	ldr	r2, [r3, #12]
 80104ae:	4b2c      	ldr	r3, [pc, #176]	@ (8010560 <USB_CoreInit+0xdc>)
 80104b0:	4013      	ands	r3, r2
 80104b2:	687a      	ldr	r2, [r7, #4]
 80104b4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	68db      	ldr	r3, [r3, #12]
 80104ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80104c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80104c6:	2b01      	cmp	r3, #1
 80104c8:	d105      	bne.n	80104d6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	68db      	ldr	r3, [r3, #12]
 80104ce:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80104d6:	6878      	ldr	r0, [r7, #4]
 80104d8:	f000 faaa 	bl	8010a30 <USB_CoreReset>
 80104dc:	4603      	mov	r3, r0
 80104de:	73fb      	strb	r3, [r7, #15]
 80104e0:	e01b      	b.n	801051a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	68db      	ldr	r3, [r3, #12]
 80104e6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80104ee:	6878      	ldr	r0, [r7, #4]
 80104f0:	f000 fa9e 	bl	8010a30 <USB_CoreReset>
 80104f4:	4603      	mov	r3, r0
 80104f6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80104f8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d106      	bne.n	801050e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010504:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	639a      	str	r2, [r3, #56]	@ 0x38
 801050c:	e005      	b.n	801051a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010512:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 801051a:	7fbb      	ldrb	r3, [r7, #30]
 801051c:	2b01      	cmp	r3, #1
 801051e:	d116      	bne.n	801054e <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010524:	b29a      	uxth	r2, r3
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801052e:	4b0d      	ldr	r3, [pc, #52]	@ (8010564 <USB_CoreInit+0xe0>)
 8010530:	4313      	orrs	r3, r2
 8010532:	687a      	ldr	r2, [r7, #4]
 8010534:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	689b      	ldr	r3, [r3, #8]
 801053a:	f043 0206 	orr.w	r2, r3, #6
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	689b      	ldr	r3, [r3, #8]
 8010546:	f043 0220 	orr.w	r2, r3, #32
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801054e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010550:	4618      	mov	r0, r3
 8010552:	3710      	adds	r7, #16
 8010554:	46bd      	mov	sp, r7
 8010556:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801055a:	b004      	add	sp, #16
 801055c:	4770      	bx	lr
 801055e:	bf00      	nop
 8010560:	ffbdffbf 	.word	0xffbdffbf
 8010564:	03ee0000 	.word	0x03ee0000

08010568 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8010568:	b480      	push	{r7}
 801056a:	b083      	sub	sp, #12
 801056c:	af00      	add	r7, sp, #0
 801056e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	689b      	ldr	r3, [r3, #8]
 8010574:	f023 0201 	bic.w	r2, r3, #1
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801057c:	2300      	movs	r3, #0
}
 801057e:	4618      	mov	r0, r3
 8010580:	370c      	adds	r7, #12
 8010582:	46bd      	mov	sp, r7
 8010584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010588:	4770      	bx	lr

0801058a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 801058a:	b580      	push	{r7, lr}
 801058c:	b084      	sub	sp, #16
 801058e:	af00      	add	r7, sp, #0
 8010590:	6078      	str	r0, [r7, #4]
 8010592:	460b      	mov	r3, r1
 8010594:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8010596:	2300      	movs	r3, #0
 8010598:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	68db      	ldr	r3, [r3, #12]
 801059e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80105a6:	78fb      	ldrb	r3, [r7, #3]
 80105a8:	2b01      	cmp	r3, #1
 80105aa:	d115      	bne.n	80105d8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	68db      	ldr	r3, [r3, #12]
 80105b0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80105b8:	200a      	movs	r0, #10
 80105ba:	f7f3 fb7f 	bl	8003cbc <HAL_Delay>
      ms += 10U;
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	330a      	adds	r3, #10
 80105c2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80105c4:	6878      	ldr	r0, [r7, #4]
 80105c6:	f000 fa25 	bl	8010a14 <USB_GetMode>
 80105ca:	4603      	mov	r3, r0
 80105cc:	2b01      	cmp	r3, #1
 80105ce:	d01e      	beq.n	801060e <USB_SetCurrentMode+0x84>
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	2bc7      	cmp	r3, #199	@ 0xc7
 80105d4:	d9f0      	bls.n	80105b8 <USB_SetCurrentMode+0x2e>
 80105d6:	e01a      	b.n	801060e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80105d8:	78fb      	ldrb	r3, [r7, #3]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d115      	bne.n	801060a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	68db      	ldr	r3, [r3, #12]
 80105e2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80105ea:	200a      	movs	r0, #10
 80105ec:	f7f3 fb66 	bl	8003cbc <HAL_Delay>
      ms += 10U;
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	330a      	adds	r3, #10
 80105f4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80105f6:	6878      	ldr	r0, [r7, #4]
 80105f8:	f000 fa0c 	bl	8010a14 <USB_GetMode>
 80105fc:	4603      	mov	r3, r0
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d005      	beq.n	801060e <USB_SetCurrentMode+0x84>
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	2bc7      	cmp	r3, #199	@ 0xc7
 8010606:	d9f0      	bls.n	80105ea <USB_SetCurrentMode+0x60>
 8010608:	e001      	b.n	801060e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 801060a:	2301      	movs	r3, #1
 801060c:	e005      	b.n	801061a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	2bc8      	cmp	r3, #200	@ 0xc8
 8010612:	d101      	bne.n	8010618 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8010614:	2301      	movs	r3, #1
 8010616:	e000      	b.n	801061a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8010618:	2300      	movs	r3, #0
}
 801061a:	4618      	mov	r0, r3
 801061c:	3710      	adds	r7, #16
 801061e:	46bd      	mov	sp, r7
 8010620:	bd80      	pop	{r7, pc}
	...

08010624 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010624:	b084      	sub	sp, #16
 8010626:	b580      	push	{r7, lr}
 8010628:	b086      	sub	sp, #24
 801062a:	af00      	add	r7, sp, #0
 801062c:	6078      	str	r0, [r7, #4]
 801062e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8010632:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8010636:	2300      	movs	r3, #0
 8010638:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801063e:	2300      	movs	r3, #0
 8010640:	613b      	str	r3, [r7, #16]
 8010642:	e009      	b.n	8010658 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8010644:	687a      	ldr	r2, [r7, #4]
 8010646:	693b      	ldr	r3, [r7, #16]
 8010648:	3340      	adds	r3, #64	@ 0x40
 801064a:	009b      	lsls	r3, r3, #2
 801064c:	4413      	add	r3, r2
 801064e:	2200      	movs	r2, #0
 8010650:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8010652:	693b      	ldr	r3, [r7, #16]
 8010654:	3301      	adds	r3, #1
 8010656:	613b      	str	r3, [r7, #16]
 8010658:	693b      	ldr	r3, [r7, #16]
 801065a:	2b0e      	cmp	r3, #14
 801065c:	d9f2      	bls.n	8010644 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801065e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010662:	2b00      	cmp	r3, #0
 8010664:	d11c      	bne.n	80106a0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010666:	68fb      	ldr	r3, [r7, #12]
 8010668:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801066c:	685b      	ldr	r3, [r3, #4]
 801066e:	68fa      	ldr	r2, [r7, #12]
 8010670:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010674:	f043 0302 	orr.w	r3, r3, #2
 8010678:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801067e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	601a      	str	r2, [r3, #0]
 801069e:	e005      	b.n	80106ac <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106a4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80106b2:	461a      	mov	r2, r3
 80106b4:	2300      	movs	r3, #0
 80106b6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80106b8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80106bc:	2b01      	cmp	r3, #1
 80106be:	d10d      	bne.n	80106dc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80106c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d104      	bne.n	80106d2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80106c8:	2100      	movs	r1, #0
 80106ca:	6878      	ldr	r0, [r7, #4]
 80106cc:	f000 f968 	bl	80109a0 <USB_SetDevSpeed>
 80106d0:	e008      	b.n	80106e4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80106d2:	2101      	movs	r1, #1
 80106d4:	6878      	ldr	r0, [r7, #4]
 80106d6:	f000 f963 	bl	80109a0 <USB_SetDevSpeed>
 80106da:	e003      	b.n	80106e4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80106dc:	2103      	movs	r1, #3
 80106de:	6878      	ldr	r0, [r7, #4]
 80106e0:	f000 f95e 	bl	80109a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80106e4:	2110      	movs	r1, #16
 80106e6:	6878      	ldr	r0, [r7, #4]
 80106e8:	f000 f8fa 	bl	80108e0 <USB_FlushTxFifo>
 80106ec:	4603      	mov	r3, r0
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	d001      	beq.n	80106f6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80106f2:	2301      	movs	r3, #1
 80106f4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80106f6:	6878      	ldr	r0, [r7, #4]
 80106f8:	f000 f924 	bl	8010944 <USB_FlushRxFifo>
 80106fc:	4603      	mov	r3, r0
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d001      	beq.n	8010706 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8010702:	2301      	movs	r3, #1
 8010704:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801070c:	461a      	mov	r2, r3
 801070e:	2300      	movs	r3, #0
 8010710:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010718:	461a      	mov	r2, r3
 801071a:	2300      	movs	r3, #0
 801071c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010724:	461a      	mov	r2, r3
 8010726:	2300      	movs	r3, #0
 8010728:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801072a:	2300      	movs	r3, #0
 801072c:	613b      	str	r3, [r7, #16]
 801072e:	e043      	b.n	80107b8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010730:	693b      	ldr	r3, [r7, #16]
 8010732:	015a      	lsls	r2, r3, #5
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	4413      	add	r3, r2
 8010738:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010742:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010746:	d118      	bne.n	801077a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8010748:	693b      	ldr	r3, [r7, #16]
 801074a:	2b00      	cmp	r3, #0
 801074c:	d10a      	bne.n	8010764 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801074e:	693b      	ldr	r3, [r7, #16]
 8010750:	015a      	lsls	r2, r3, #5
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	4413      	add	r3, r2
 8010756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801075a:	461a      	mov	r2, r3
 801075c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010760:	6013      	str	r3, [r2, #0]
 8010762:	e013      	b.n	801078c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8010764:	693b      	ldr	r3, [r7, #16]
 8010766:	015a      	lsls	r2, r3, #5
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	4413      	add	r3, r2
 801076c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010770:	461a      	mov	r2, r3
 8010772:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8010776:	6013      	str	r3, [r2, #0]
 8010778:	e008      	b.n	801078c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 801077a:	693b      	ldr	r3, [r7, #16]
 801077c:	015a      	lsls	r2, r3, #5
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	4413      	add	r3, r2
 8010782:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010786:	461a      	mov	r2, r3
 8010788:	2300      	movs	r3, #0
 801078a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 801078c:	693b      	ldr	r3, [r7, #16]
 801078e:	015a      	lsls	r2, r3, #5
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	4413      	add	r3, r2
 8010794:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010798:	461a      	mov	r2, r3
 801079a:	2300      	movs	r3, #0
 801079c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 801079e:	693b      	ldr	r3, [r7, #16]
 80107a0:	015a      	lsls	r2, r3, #5
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	4413      	add	r3, r2
 80107a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80107aa:	461a      	mov	r2, r3
 80107ac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80107b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80107b2:	693b      	ldr	r3, [r7, #16]
 80107b4:	3301      	adds	r3, #1
 80107b6:	613b      	str	r3, [r7, #16]
 80107b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80107bc:	461a      	mov	r2, r3
 80107be:	693b      	ldr	r3, [r7, #16]
 80107c0:	4293      	cmp	r3, r2
 80107c2:	d3b5      	bcc.n	8010730 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80107c4:	2300      	movs	r3, #0
 80107c6:	613b      	str	r3, [r7, #16]
 80107c8:	e043      	b.n	8010852 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80107ca:	693b      	ldr	r3, [r7, #16]
 80107cc:	015a      	lsls	r2, r3, #5
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	4413      	add	r3, r2
 80107d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80107dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80107e0:	d118      	bne.n	8010814 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80107e2:	693b      	ldr	r3, [r7, #16]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d10a      	bne.n	80107fe <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80107e8:	693b      	ldr	r3, [r7, #16]
 80107ea:	015a      	lsls	r2, r3, #5
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	4413      	add	r3, r2
 80107f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80107f4:	461a      	mov	r2, r3
 80107f6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80107fa:	6013      	str	r3, [r2, #0]
 80107fc:	e013      	b.n	8010826 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80107fe:	693b      	ldr	r3, [r7, #16]
 8010800:	015a      	lsls	r2, r3, #5
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	4413      	add	r3, r2
 8010806:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801080a:	461a      	mov	r2, r3
 801080c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8010810:	6013      	str	r3, [r2, #0]
 8010812:	e008      	b.n	8010826 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8010814:	693b      	ldr	r3, [r7, #16]
 8010816:	015a      	lsls	r2, r3, #5
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	4413      	add	r3, r2
 801081c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010820:	461a      	mov	r2, r3
 8010822:	2300      	movs	r3, #0
 8010824:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8010826:	693b      	ldr	r3, [r7, #16]
 8010828:	015a      	lsls	r2, r3, #5
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	4413      	add	r3, r2
 801082e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010832:	461a      	mov	r2, r3
 8010834:	2300      	movs	r3, #0
 8010836:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8010838:	693b      	ldr	r3, [r7, #16]
 801083a:	015a      	lsls	r2, r3, #5
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	4413      	add	r3, r2
 8010840:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010844:	461a      	mov	r2, r3
 8010846:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801084a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801084c:	693b      	ldr	r3, [r7, #16]
 801084e:	3301      	adds	r3, #1
 8010850:	613b      	str	r3, [r7, #16]
 8010852:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010856:	461a      	mov	r2, r3
 8010858:	693b      	ldr	r3, [r7, #16]
 801085a:	4293      	cmp	r3, r2
 801085c:	d3b5      	bcc.n	80107ca <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010864:	691b      	ldr	r3, [r3, #16]
 8010866:	68fa      	ldr	r2, [r7, #12]
 8010868:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801086c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010870:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	2200      	movs	r2, #0
 8010876:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 801087e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8010880:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010884:	2b00      	cmp	r3, #0
 8010886:	d105      	bne.n	8010894 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	699b      	ldr	r3, [r3, #24]
 801088c:	f043 0210 	orr.w	r2, r3, #16
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	699a      	ldr	r2, [r3, #24]
 8010898:	4b0f      	ldr	r3, [pc, #60]	@ (80108d8 <USB_DevInit+0x2b4>)
 801089a:	4313      	orrs	r3, r2
 801089c:	687a      	ldr	r2, [r7, #4]
 801089e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80108a0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d005      	beq.n	80108b4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	699b      	ldr	r3, [r3, #24]
 80108ac:	f043 0208 	orr.w	r2, r3, #8
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80108b4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80108b8:	2b01      	cmp	r3, #1
 80108ba:	d105      	bne.n	80108c8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	699a      	ldr	r2, [r3, #24]
 80108c0:	4b06      	ldr	r3, [pc, #24]	@ (80108dc <USB_DevInit+0x2b8>)
 80108c2:	4313      	orrs	r3, r2
 80108c4:	687a      	ldr	r2, [r7, #4]
 80108c6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80108c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80108ca:	4618      	mov	r0, r3
 80108cc:	3718      	adds	r7, #24
 80108ce:	46bd      	mov	sp, r7
 80108d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80108d4:	b004      	add	sp, #16
 80108d6:	4770      	bx	lr
 80108d8:	803c3800 	.word	0x803c3800
 80108dc:	40000004 	.word	0x40000004

080108e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80108e0:	b480      	push	{r7}
 80108e2:	b085      	sub	sp, #20
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
 80108e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80108ea:	2300      	movs	r3, #0
 80108ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80108ee:	68fb      	ldr	r3, [r7, #12]
 80108f0:	3301      	adds	r3, #1
 80108f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80108fa:	d901      	bls.n	8010900 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80108fc:	2303      	movs	r3, #3
 80108fe:	e01b      	b.n	8010938 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	691b      	ldr	r3, [r3, #16]
 8010904:	2b00      	cmp	r3, #0
 8010906:	daf2      	bge.n	80108ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8010908:	2300      	movs	r3, #0
 801090a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	019b      	lsls	r3, r3, #6
 8010910:	f043 0220 	orr.w	r2, r3, #32
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	3301      	adds	r3, #1
 801091c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010924:	d901      	bls.n	801092a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8010926:	2303      	movs	r3, #3
 8010928:	e006      	b.n	8010938 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	691b      	ldr	r3, [r3, #16]
 801092e:	f003 0320 	and.w	r3, r3, #32
 8010932:	2b20      	cmp	r3, #32
 8010934:	d0f0      	beq.n	8010918 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8010936:	2300      	movs	r3, #0
}
 8010938:	4618      	mov	r0, r3
 801093a:	3714      	adds	r7, #20
 801093c:	46bd      	mov	sp, r7
 801093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010942:	4770      	bx	lr

08010944 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8010944:	b480      	push	{r7}
 8010946:	b085      	sub	sp, #20
 8010948:	af00      	add	r7, sp, #0
 801094a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801094c:	2300      	movs	r3, #0
 801094e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	3301      	adds	r3, #1
 8010954:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801095c:	d901      	bls.n	8010962 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801095e:	2303      	movs	r3, #3
 8010960:	e018      	b.n	8010994 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	691b      	ldr	r3, [r3, #16]
 8010966:	2b00      	cmp	r3, #0
 8010968:	daf2      	bge.n	8010950 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801096a:	2300      	movs	r3, #0
 801096c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	2210      	movs	r2, #16
 8010972:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	3301      	adds	r3, #1
 8010978:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010980:	d901      	bls.n	8010986 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8010982:	2303      	movs	r3, #3
 8010984:	e006      	b.n	8010994 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	691b      	ldr	r3, [r3, #16]
 801098a:	f003 0310 	and.w	r3, r3, #16
 801098e:	2b10      	cmp	r3, #16
 8010990:	d0f0      	beq.n	8010974 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8010992:	2300      	movs	r3, #0
}
 8010994:	4618      	mov	r0, r3
 8010996:	3714      	adds	r7, #20
 8010998:	46bd      	mov	sp, r7
 801099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801099e:	4770      	bx	lr

080109a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80109a0:	b480      	push	{r7}
 80109a2:	b085      	sub	sp, #20
 80109a4:	af00      	add	r7, sp, #0
 80109a6:	6078      	str	r0, [r7, #4]
 80109a8:	460b      	mov	r3, r1
 80109aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80109b6:	681a      	ldr	r2, [r3, #0]
 80109b8:	78fb      	ldrb	r3, [r7, #3]
 80109ba:	68f9      	ldr	r1, [r7, #12]
 80109bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80109c0:	4313      	orrs	r3, r2
 80109c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80109c4:	2300      	movs	r3, #0
}
 80109c6:	4618      	mov	r0, r3
 80109c8:	3714      	adds	r7, #20
 80109ca:	46bd      	mov	sp, r7
 80109cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d0:	4770      	bx	lr

080109d2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80109d2:	b480      	push	{r7}
 80109d4:	b085      	sub	sp, #20
 80109d6:	af00      	add	r7, sp, #0
 80109d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80109de:	68fb      	ldr	r3, [r7, #12]
 80109e0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	68fa      	ldr	r2, [r7, #12]
 80109e8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80109ec:	f023 0303 	bic.w	r3, r3, #3
 80109f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80109f2:	68fb      	ldr	r3, [r7, #12]
 80109f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80109f8:	685b      	ldr	r3, [r3, #4]
 80109fa:	68fa      	ldr	r2, [r7, #12]
 80109fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010a00:	f043 0302 	orr.w	r3, r3, #2
 8010a04:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010a06:	2300      	movs	r3, #0
}
 8010a08:	4618      	mov	r0, r3
 8010a0a:	3714      	adds	r7, #20
 8010a0c:	46bd      	mov	sp, r7
 8010a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a12:	4770      	bx	lr

08010a14 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8010a14:	b480      	push	{r7}
 8010a16:	b083      	sub	sp, #12
 8010a18:	af00      	add	r7, sp, #0
 8010a1a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	695b      	ldr	r3, [r3, #20]
 8010a20:	f003 0301 	and.w	r3, r3, #1
}
 8010a24:	4618      	mov	r0, r3
 8010a26:	370c      	adds	r7, #12
 8010a28:	46bd      	mov	sp, r7
 8010a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a2e:	4770      	bx	lr

08010a30 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010a30:	b480      	push	{r7}
 8010a32:	b085      	sub	sp, #20
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010a38:	2300      	movs	r3, #0
 8010a3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010a3c:	68fb      	ldr	r3, [r7, #12]
 8010a3e:	3301      	adds	r3, #1
 8010a40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010a42:	68fb      	ldr	r3, [r7, #12]
 8010a44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010a48:	d901      	bls.n	8010a4e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8010a4a:	2303      	movs	r3, #3
 8010a4c:	e01b      	b.n	8010a86 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	691b      	ldr	r3, [r3, #16]
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	daf2      	bge.n	8010a3c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010a56:	2300      	movs	r3, #0
 8010a58:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	691b      	ldr	r3, [r3, #16]
 8010a5e:	f043 0201 	orr.w	r2, r3, #1
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010a66:	68fb      	ldr	r3, [r7, #12]
 8010a68:	3301      	adds	r3, #1
 8010a6a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010a72:	d901      	bls.n	8010a78 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8010a74:	2303      	movs	r3, #3
 8010a76:	e006      	b.n	8010a86 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	691b      	ldr	r3, [r3, #16]
 8010a7c:	f003 0301 	and.w	r3, r3, #1
 8010a80:	2b01      	cmp	r3, #1
 8010a82:	d0f0      	beq.n	8010a66 <USB_CoreReset+0x36>

  return HAL_OK;
 8010a84:	2300      	movs	r3, #0
}
 8010a86:	4618      	mov	r0, r3
 8010a88:	3714      	adds	r7, #20
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a90:	4770      	bx	lr
	...

08010a94 <__NVIC_SetPriority>:
{
 8010a94:	b480      	push	{r7}
 8010a96:	b083      	sub	sp, #12
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	4603      	mov	r3, r0
 8010a9c:	6039      	str	r1, [r7, #0]
 8010a9e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8010aa0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	db0a      	blt.n	8010abe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010aa8:	683b      	ldr	r3, [r7, #0]
 8010aaa:	b2da      	uxtb	r2, r3
 8010aac:	490c      	ldr	r1, [pc, #48]	@ (8010ae0 <__NVIC_SetPriority+0x4c>)
 8010aae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010ab2:	0112      	lsls	r2, r2, #4
 8010ab4:	b2d2      	uxtb	r2, r2
 8010ab6:	440b      	add	r3, r1
 8010ab8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010abc:	e00a      	b.n	8010ad4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010abe:	683b      	ldr	r3, [r7, #0]
 8010ac0:	b2da      	uxtb	r2, r3
 8010ac2:	4908      	ldr	r1, [pc, #32]	@ (8010ae4 <__NVIC_SetPriority+0x50>)
 8010ac4:	88fb      	ldrh	r3, [r7, #6]
 8010ac6:	f003 030f 	and.w	r3, r3, #15
 8010aca:	3b04      	subs	r3, #4
 8010acc:	0112      	lsls	r2, r2, #4
 8010ace:	b2d2      	uxtb	r2, r2
 8010ad0:	440b      	add	r3, r1
 8010ad2:	761a      	strb	r2, [r3, #24]
}
 8010ad4:	bf00      	nop
 8010ad6:	370c      	adds	r7, #12
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ade:	4770      	bx	lr
 8010ae0:	e000e100 	.word	0xe000e100
 8010ae4:	e000ed00 	.word	0xe000ed00

08010ae8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010ae8:	b580      	push	{r7, lr}
 8010aea:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8010aec:	2100      	movs	r1, #0
 8010aee:	f06f 0004 	mvn.w	r0, #4
 8010af2:	f7ff ffcf 	bl	8010a94 <__NVIC_SetPriority>
#endif
}
 8010af6:	bf00      	nop
 8010af8:	bd80      	pop	{r7, pc}
	...

08010afc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010afc:	b480      	push	{r7}
 8010afe:	b083      	sub	sp, #12
 8010b00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010b02:	f3ef 8305 	mrs	r3, IPSR
 8010b06:	603b      	str	r3, [r7, #0]
  return(result);
 8010b08:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d003      	beq.n	8010b16 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8010b0e:	f06f 0305 	mvn.w	r3, #5
 8010b12:	607b      	str	r3, [r7, #4]
 8010b14:	e00c      	b.n	8010b30 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010b16:	4b0a      	ldr	r3, [pc, #40]	@ (8010b40 <osKernelInitialize+0x44>)
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d105      	bne.n	8010b2a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010b1e:	4b08      	ldr	r3, [pc, #32]	@ (8010b40 <osKernelInitialize+0x44>)
 8010b20:	2201      	movs	r2, #1
 8010b22:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010b24:	2300      	movs	r3, #0
 8010b26:	607b      	str	r3, [r7, #4]
 8010b28:	e002      	b.n	8010b30 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8010b2e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010b30:	687b      	ldr	r3, [r7, #4]
}
 8010b32:	4618      	mov	r0, r3
 8010b34:	370c      	adds	r7, #12
 8010b36:	46bd      	mov	sp, r7
 8010b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b3c:	4770      	bx	lr
 8010b3e:	bf00      	nop
 8010b40:	24000a44 	.word	0x24000a44

08010b44 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010b44:	b580      	push	{r7, lr}
 8010b46:	b082      	sub	sp, #8
 8010b48:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010b4a:	f3ef 8305 	mrs	r3, IPSR
 8010b4e:	603b      	str	r3, [r7, #0]
  return(result);
 8010b50:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d003      	beq.n	8010b5e <osKernelStart+0x1a>
    stat = osErrorISR;
 8010b56:	f06f 0305 	mvn.w	r3, #5
 8010b5a:	607b      	str	r3, [r7, #4]
 8010b5c:	e010      	b.n	8010b80 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8010b8c <osKernelStart+0x48>)
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	2b01      	cmp	r3, #1
 8010b64:	d109      	bne.n	8010b7a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010b66:	f7ff ffbf 	bl	8010ae8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010b6a:	4b08      	ldr	r3, [pc, #32]	@ (8010b8c <osKernelStart+0x48>)
 8010b6c:	2202      	movs	r2, #2
 8010b6e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010b70:	f001 fd2c 	bl	80125cc <vTaskStartScheduler>
      stat = osOK;
 8010b74:	2300      	movs	r3, #0
 8010b76:	607b      	str	r3, [r7, #4]
 8010b78:	e002      	b.n	8010b80 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8010b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8010b7e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010b80:	687b      	ldr	r3, [r7, #4]
}
 8010b82:	4618      	mov	r0, r3
 8010b84:	3708      	adds	r7, #8
 8010b86:	46bd      	mov	sp, r7
 8010b88:	bd80      	pop	{r7, pc}
 8010b8a:	bf00      	nop
 8010b8c:	24000a44 	.word	0x24000a44

08010b90 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b082      	sub	sp, #8
 8010b94:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010b96:	f3ef 8305 	mrs	r3, IPSR
 8010b9a:	603b      	str	r3, [r7, #0]
  return(result);
 8010b9c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d003      	beq.n	8010baa <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8010ba2:	f001 fe3f 	bl	8012824 <xTaskGetTickCountFromISR>
 8010ba6:	6078      	str	r0, [r7, #4]
 8010ba8:	e002      	b.n	8010bb0 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8010baa:	f001 fe2b 	bl	8012804 <xTaskGetTickCount>
 8010bae:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8010bb0:	687b      	ldr	r3, [r7, #4]
}
 8010bb2:	4618      	mov	r0, r3
 8010bb4:	3708      	adds	r7, #8
 8010bb6:	46bd      	mov	sp, r7
 8010bb8:	bd80      	pop	{r7, pc}

08010bba <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010bba:	b580      	push	{r7, lr}
 8010bbc:	b08e      	sub	sp, #56	@ 0x38
 8010bbe:	af04      	add	r7, sp, #16
 8010bc0:	60f8      	str	r0, [r7, #12]
 8010bc2:	60b9      	str	r1, [r7, #8]
 8010bc4:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010bc6:	2300      	movs	r3, #0
 8010bc8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010bca:	f3ef 8305 	mrs	r3, IPSR
 8010bce:	617b      	str	r3, [r7, #20]
  return(result);
 8010bd0:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d17e      	bne.n	8010cd4 <osThreadNew+0x11a>
 8010bd6:	68fb      	ldr	r3, [r7, #12]
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	d07b      	beq.n	8010cd4 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8010bdc:	2380      	movs	r3, #128	@ 0x80
 8010bde:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8010be0:	2318      	movs	r3, #24
 8010be2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8010be4:	2300      	movs	r3, #0
 8010be6:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8010be8:	f04f 33ff 	mov.w	r3, #4294967295
 8010bec:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d045      	beq.n	8010c80 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d002      	beq.n	8010c02 <osThreadNew+0x48>
        name = attr->name;
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	699b      	ldr	r3, [r3, #24]
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d002      	beq.n	8010c10 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	699b      	ldr	r3, [r3, #24]
 8010c0e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010c10:	69fb      	ldr	r3, [r7, #28]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d008      	beq.n	8010c28 <osThreadNew+0x6e>
 8010c16:	69fb      	ldr	r3, [r7, #28]
 8010c18:	2b38      	cmp	r3, #56	@ 0x38
 8010c1a:	d805      	bhi.n	8010c28 <osThreadNew+0x6e>
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	685b      	ldr	r3, [r3, #4]
 8010c20:	f003 0301 	and.w	r3, r3, #1
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d001      	beq.n	8010c2c <osThreadNew+0x72>
        return (NULL);
 8010c28:	2300      	movs	r3, #0
 8010c2a:	e054      	b.n	8010cd6 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	695b      	ldr	r3, [r3, #20]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d003      	beq.n	8010c3c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	695b      	ldr	r3, [r3, #20]
 8010c38:	089b      	lsrs	r3, r3, #2
 8010c3a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	689b      	ldr	r3, [r3, #8]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d00e      	beq.n	8010c62 <osThreadNew+0xa8>
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	68db      	ldr	r3, [r3, #12]
 8010c48:	2ba7      	cmp	r3, #167	@ 0xa7
 8010c4a:	d90a      	bls.n	8010c62 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d006      	beq.n	8010c62 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	695b      	ldr	r3, [r3, #20]
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d002      	beq.n	8010c62 <osThreadNew+0xa8>
        mem = 1;
 8010c5c:	2301      	movs	r3, #1
 8010c5e:	61bb      	str	r3, [r7, #24]
 8010c60:	e010      	b.n	8010c84 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	689b      	ldr	r3, [r3, #8]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d10c      	bne.n	8010c84 <osThreadNew+0xca>
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	68db      	ldr	r3, [r3, #12]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d108      	bne.n	8010c84 <osThreadNew+0xca>
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	691b      	ldr	r3, [r3, #16]
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d104      	bne.n	8010c84 <osThreadNew+0xca>
          mem = 0;
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	61bb      	str	r3, [r7, #24]
 8010c7e:	e001      	b.n	8010c84 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8010c80:	2300      	movs	r3, #0
 8010c82:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010c84:	69bb      	ldr	r3, [r7, #24]
 8010c86:	2b01      	cmp	r3, #1
 8010c88:	d110      	bne.n	8010cac <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010c8e:	687a      	ldr	r2, [r7, #4]
 8010c90:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010c92:	9202      	str	r2, [sp, #8]
 8010c94:	9301      	str	r3, [sp, #4]
 8010c96:	69fb      	ldr	r3, [r7, #28]
 8010c98:	9300      	str	r3, [sp, #0]
 8010c9a:	68bb      	ldr	r3, [r7, #8]
 8010c9c:	6a3a      	ldr	r2, [r7, #32]
 8010c9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010ca0:	68f8      	ldr	r0, [r7, #12]
 8010ca2:	f001 fa2b 	bl	80120fc <xTaskCreateStatic>
 8010ca6:	4603      	mov	r3, r0
 8010ca8:	613b      	str	r3, [r7, #16]
 8010caa:	e013      	b.n	8010cd4 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010cac:	69bb      	ldr	r3, [r7, #24]
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d110      	bne.n	8010cd4 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010cb2:	6a3b      	ldr	r3, [r7, #32]
 8010cb4:	b29a      	uxth	r2, r3
 8010cb6:	f107 0310 	add.w	r3, r7, #16
 8010cba:	9301      	str	r3, [sp, #4]
 8010cbc:	69fb      	ldr	r3, [r7, #28]
 8010cbe:	9300      	str	r3, [sp, #0]
 8010cc0:	68bb      	ldr	r3, [r7, #8]
 8010cc2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010cc4:	68f8      	ldr	r0, [r7, #12]
 8010cc6:	f001 fa79 	bl	80121bc <xTaskCreate>
 8010cca:	4603      	mov	r3, r0
 8010ccc:	2b01      	cmp	r3, #1
 8010cce:	d001      	beq.n	8010cd4 <osThreadNew+0x11a>
            hTask = NULL;
 8010cd0:	2300      	movs	r3, #0
 8010cd2:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010cd4:	693b      	ldr	r3, [r7, #16]
}
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	3728      	adds	r7, #40	@ 0x28
 8010cda:	46bd      	mov	sp, r7
 8010cdc:	bd80      	pop	{r7, pc}

08010cde <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 8010cde:	b580      	push	{r7, lr}
 8010ce0:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 8010ce2:	2000      	movs	r0, #0
 8010ce4:	f001 fbc8 	bl	8012478 <vTaskDelete>
#endif
  for (;;);
 8010ce8:	bf00      	nop
 8010cea:	e7fd      	b.n	8010ce8 <osThreadExit+0xa>

08010cec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b084      	sub	sp, #16
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010cf4:	f3ef 8305 	mrs	r3, IPSR
 8010cf8:	60bb      	str	r3, [r7, #8]
  return(result);
 8010cfa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d003      	beq.n	8010d08 <osDelay+0x1c>
    stat = osErrorISR;
 8010d00:	f06f 0305 	mvn.w	r3, #5
 8010d04:	60fb      	str	r3, [r7, #12]
 8010d06:	e007      	b.n	8010d18 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8010d08:	2300      	movs	r3, #0
 8010d0a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d002      	beq.n	8010d18 <osDelay+0x2c>
      vTaskDelay(ticks);
 8010d12:	6878      	ldr	r0, [r7, #4]
 8010d14:	f001 fc24 	bl	8012560 <vTaskDelay>
    }
  }

  return (stat);
 8010d18:	68fb      	ldr	r3, [r7, #12]
}
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	3710      	adds	r7, #16
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	bd80      	pop	{r7, pc}

08010d22 <osMutexAcquire>:
  }

  return ((osMutexId_t)hMutex);
}

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8010d22:	b580      	push	{r7, lr}
 8010d24:	b086      	sub	sp, #24
 8010d26:	af00      	add	r7, sp, #0
 8010d28:	6078      	str	r0, [r7, #4]
 8010d2a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	f023 0301 	bic.w	r3, r3, #1
 8010d32:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	f003 0301 	and.w	r3, r3, #1
 8010d3a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8010d3c:	2300      	movs	r3, #0
 8010d3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010d40:	f3ef 8305 	mrs	r3, IPSR
 8010d44:	60bb      	str	r3, [r7, #8]
  return(result);
 8010d46:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d003      	beq.n	8010d54 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8010d4c:	f06f 0305 	mvn.w	r3, #5
 8010d50:	617b      	str	r3, [r7, #20]
 8010d52:	e02c      	b.n	8010dae <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8010d54:	693b      	ldr	r3, [r7, #16]
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d103      	bne.n	8010d62 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8010d5a:	f06f 0303 	mvn.w	r3, #3
 8010d5e:	617b      	str	r3, [r7, #20]
 8010d60:	e025      	b.n	8010dae <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d011      	beq.n	8010d8c <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8010d68:	6839      	ldr	r1, [r7, #0]
 8010d6a:	6938      	ldr	r0, [r7, #16]
 8010d6c:	f000 fbf4 	bl	8011558 <xQueueTakeMutexRecursive>
 8010d70:	4603      	mov	r3, r0
 8010d72:	2b01      	cmp	r3, #1
 8010d74:	d01b      	beq.n	8010dae <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8010d76:	683b      	ldr	r3, [r7, #0]
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d003      	beq.n	8010d84 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8010d7c:	f06f 0301 	mvn.w	r3, #1
 8010d80:	617b      	str	r3, [r7, #20]
 8010d82:	e014      	b.n	8010dae <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8010d84:	f06f 0302 	mvn.w	r3, #2
 8010d88:	617b      	str	r3, [r7, #20]
 8010d8a:	e010      	b.n	8010dae <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8010d8c:	6839      	ldr	r1, [r7, #0]
 8010d8e:	6938      	ldr	r0, [r7, #16]
 8010d90:	f000 fe9c 	bl	8011acc <xQueueSemaphoreTake>
 8010d94:	4603      	mov	r3, r0
 8010d96:	2b01      	cmp	r3, #1
 8010d98:	d009      	beq.n	8010dae <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8010d9a:	683b      	ldr	r3, [r7, #0]
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d003      	beq.n	8010da8 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8010da0:	f06f 0301 	mvn.w	r3, #1
 8010da4:	617b      	str	r3, [r7, #20]
 8010da6:	e002      	b.n	8010dae <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8010da8:	f06f 0302 	mvn.w	r3, #2
 8010dac:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8010dae:	697b      	ldr	r3, [r7, #20]
}
 8010db0:	4618      	mov	r0, r3
 8010db2:	3718      	adds	r7, #24
 8010db4:	46bd      	mov	sp, r7
 8010db6:	bd80      	pop	{r7, pc}

08010db8 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8010db8:	b580      	push	{r7, lr}
 8010dba:	b086      	sub	sp, #24
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	f023 0301 	bic.w	r3, r3, #1
 8010dc6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	f003 0301 	and.w	r3, r3, #1
 8010dce:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8010dd0:	2300      	movs	r3, #0
 8010dd2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010dd4:	f3ef 8305 	mrs	r3, IPSR
 8010dd8:	60bb      	str	r3, [r7, #8]
  return(result);
 8010dda:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d003      	beq.n	8010de8 <osMutexRelease+0x30>
    stat = osErrorISR;
 8010de0:	f06f 0305 	mvn.w	r3, #5
 8010de4:	617b      	str	r3, [r7, #20]
 8010de6:	e01f      	b.n	8010e28 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8010de8:	693b      	ldr	r3, [r7, #16]
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d103      	bne.n	8010df6 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8010dee:	f06f 0303 	mvn.w	r3, #3
 8010df2:	617b      	str	r3, [r7, #20]
 8010df4:	e018      	b.n	8010e28 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8010df6:	68fb      	ldr	r3, [r7, #12]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d009      	beq.n	8010e10 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8010dfc:	6938      	ldr	r0, [r7, #16]
 8010dfe:	f000 fb76 	bl	80114ee <xQueueGiveMutexRecursive>
 8010e02:	4603      	mov	r3, r0
 8010e04:	2b01      	cmp	r3, #1
 8010e06:	d00f      	beq.n	8010e28 <osMutexRelease+0x70>
        stat = osErrorResource;
 8010e08:	f06f 0302 	mvn.w	r3, #2
 8010e0c:	617b      	str	r3, [r7, #20]
 8010e0e:	e00b      	b.n	8010e28 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8010e10:	2300      	movs	r3, #0
 8010e12:	2200      	movs	r2, #0
 8010e14:	2100      	movs	r1, #0
 8010e16:	6938      	ldr	r0, [r7, #16]
 8010e18:	f000 fbd6 	bl	80115c8 <xQueueGenericSend>
 8010e1c:	4603      	mov	r3, r0
 8010e1e:	2b01      	cmp	r3, #1
 8010e20:	d002      	beq.n	8010e28 <osMutexRelease+0x70>
        stat = osErrorResource;
 8010e22:	f06f 0302 	mvn.w	r3, #2
 8010e26:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8010e28:	697b      	ldr	r3, [r7, #20]
}
 8010e2a:	4618      	mov	r0, r3
 8010e2c:	3718      	adds	r7, #24
 8010e2e:	46bd      	mov	sp, r7
 8010e30:	bd80      	pop	{r7, pc}

08010e32 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8010e32:	b580      	push	{r7, lr}
 8010e34:	b08a      	sub	sp, #40	@ 0x28
 8010e36:	af02      	add	r7, sp, #8
 8010e38:	60f8      	str	r0, [r7, #12]
 8010e3a:	60b9      	str	r1, [r7, #8]
 8010e3c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8010e3e:	2300      	movs	r3, #0
 8010e40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010e42:	f3ef 8305 	mrs	r3, IPSR
 8010e46:	613b      	str	r3, [r7, #16]
  return(result);
 8010e48:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d15f      	bne.n	8010f0e <osMessageQueueNew+0xdc>
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d05c      	beq.n	8010f0e <osMessageQueueNew+0xdc>
 8010e54:	68bb      	ldr	r3, [r7, #8]
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d059      	beq.n	8010f0e <osMessageQueueNew+0xdc>
    mem = -1;
 8010e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8010e5e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d029      	beq.n	8010eba <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	689b      	ldr	r3, [r3, #8]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d012      	beq.n	8010e94 <osMessageQueueNew+0x62>
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	68db      	ldr	r3, [r3, #12]
 8010e72:	2b4f      	cmp	r3, #79	@ 0x4f
 8010e74:	d90e      	bls.n	8010e94 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d00a      	beq.n	8010e94 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	695a      	ldr	r2, [r3, #20]
 8010e82:	68fb      	ldr	r3, [r7, #12]
 8010e84:	68b9      	ldr	r1, [r7, #8]
 8010e86:	fb01 f303 	mul.w	r3, r1, r3
 8010e8a:	429a      	cmp	r2, r3
 8010e8c:	d302      	bcc.n	8010e94 <osMessageQueueNew+0x62>
        mem = 1;
 8010e8e:	2301      	movs	r3, #1
 8010e90:	61bb      	str	r3, [r7, #24]
 8010e92:	e014      	b.n	8010ebe <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	689b      	ldr	r3, [r3, #8]
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d110      	bne.n	8010ebe <osMessageQueueNew+0x8c>
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	68db      	ldr	r3, [r3, #12]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d10c      	bne.n	8010ebe <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d108      	bne.n	8010ebe <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	695b      	ldr	r3, [r3, #20]
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d104      	bne.n	8010ebe <osMessageQueueNew+0x8c>
          mem = 0;
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	61bb      	str	r3, [r7, #24]
 8010eb8:	e001      	b.n	8010ebe <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8010eba:	2300      	movs	r3, #0
 8010ebc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010ebe:	69bb      	ldr	r3, [r7, #24]
 8010ec0:	2b01      	cmp	r3, #1
 8010ec2:	d10b      	bne.n	8010edc <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	691a      	ldr	r2, [r3, #16]
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	689b      	ldr	r3, [r3, #8]
 8010ecc:	2100      	movs	r1, #0
 8010ece:	9100      	str	r1, [sp, #0]
 8010ed0:	68b9      	ldr	r1, [r7, #8]
 8010ed2:	68f8      	ldr	r0, [r7, #12]
 8010ed4:	f000 fa30 	bl	8011338 <xQueueGenericCreateStatic>
 8010ed8:	61f8      	str	r0, [r7, #28]
 8010eda:	e008      	b.n	8010eee <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8010edc:	69bb      	ldr	r3, [r7, #24]
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d105      	bne.n	8010eee <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	68b9      	ldr	r1, [r7, #8]
 8010ee6:	68f8      	ldr	r0, [r7, #12]
 8010ee8:	f000 faa3 	bl	8011432 <xQueueGenericCreate>
 8010eec:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8010eee:	69fb      	ldr	r3, [r7, #28]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d00c      	beq.n	8010f0e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d003      	beq.n	8010f02 <osMessageQueueNew+0xd0>
        name = attr->name;
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	617b      	str	r3, [r7, #20]
 8010f00:	e001      	b.n	8010f06 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8010f02:	2300      	movs	r3, #0
 8010f04:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8010f06:	6979      	ldr	r1, [r7, #20]
 8010f08:	69f8      	ldr	r0, [r7, #28]
 8010f0a:	f001 f899 	bl	8012040 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8010f0e:	69fb      	ldr	r3, [r7, #28]
}
 8010f10:	4618      	mov	r0, r3
 8010f12:	3720      	adds	r7, #32
 8010f14:	46bd      	mov	sp, r7
 8010f16:	bd80      	pop	{r7, pc}

08010f18 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8010f18:	b580      	push	{r7, lr}
 8010f1a:	b088      	sub	sp, #32
 8010f1c:	af00      	add	r7, sp, #0
 8010f1e:	60f8      	str	r0, [r7, #12]
 8010f20:	60b9      	str	r1, [r7, #8]
 8010f22:	603b      	str	r3, [r7, #0]
 8010f24:	4613      	mov	r3, r2
 8010f26:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f30:	f3ef 8305 	mrs	r3, IPSR
 8010f34:	617b      	str	r3, [r7, #20]
  return(result);
 8010f36:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d028      	beq.n	8010f8e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010f3c:	69bb      	ldr	r3, [r7, #24]
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d005      	beq.n	8010f4e <osMessageQueuePut+0x36>
 8010f42:	68bb      	ldr	r3, [r7, #8]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d002      	beq.n	8010f4e <osMessageQueuePut+0x36>
 8010f48:	683b      	ldr	r3, [r7, #0]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d003      	beq.n	8010f56 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8010f4e:	f06f 0303 	mvn.w	r3, #3
 8010f52:	61fb      	str	r3, [r7, #28]
 8010f54:	e038      	b.n	8010fc8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8010f56:	2300      	movs	r3, #0
 8010f58:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8010f5a:	f107 0210 	add.w	r2, r7, #16
 8010f5e:	2300      	movs	r3, #0
 8010f60:	68b9      	ldr	r1, [r7, #8]
 8010f62:	69b8      	ldr	r0, [r7, #24]
 8010f64:	f000 fc32 	bl	80117cc <xQueueGenericSendFromISR>
 8010f68:	4603      	mov	r3, r0
 8010f6a:	2b01      	cmp	r3, #1
 8010f6c:	d003      	beq.n	8010f76 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8010f6e:	f06f 0302 	mvn.w	r3, #2
 8010f72:	61fb      	str	r3, [r7, #28]
 8010f74:	e028      	b.n	8010fc8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8010f76:	693b      	ldr	r3, [r7, #16]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d025      	beq.n	8010fc8 <osMessageQueuePut+0xb0>
 8010f7c:	4b15      	ldr	r3, [pc, #84]	@ (8010fd4 <osMessageQueuePut+0xbc>)
 8010f7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010f82:	601a      	str	r2, [r3, #0]
 8010f84:	f3bf 8f4f 	dsb	sy
 8010f88:	f3bf 8f6f 	isb	sy
 8010f8c:	e01c      	b.n	8010fc8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010f8e:	69bb      	ldr	r3, [r7, #24]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d002      	beq.n	8010f9a <osMessageQueuePut+0x82>
 8010f94:	68bb      	ldr	r3, [r7, #8]
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d103      	bne.n	8010fa2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8010f9a:	f06f 0303 	mvn.w	r3, #3
 8010f9e:	61fb      	str	r3, [r7, #28]
 8010fa0:	e012      	b.n	8010fc8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	683a      	ldr	r2, [r7, #0]
 8010fa6:	68b9      	ldr	r1, [r7, #8]
 8010fa8:	69b8      	ldr	r0, [r7, #24]
 8010faa:	f000 fb0d 	bl	80115c8 <xQueueGenericSend>
 8010fae:	4603      	mov	r3, r0
 8010fb0:	2b01      	cmp	r3, #1
 8010fb2:	d009      	beq.n	8010fc8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8010fb4:	683b      	ldr	r3, [r7, #0]
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d003      	beq.n	8010fc2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8010fba:	f06f 0301 	mvn.w	r3, #1
 8010fbe:	61fb      	str	r3, [r7, #28]
 8010fc0:	e002      	b.n	8010fc8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8010fc2:	f06f 0302 	mvn.w	r3, #2
 8010fc6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010fc8:	69fb      	ldr	r3, [r7, #28]
}
 8010fca:	4618      	mov	r0, r3
 8010fcc:	3720      	adds	r7, #32
 8010fce:	46bd      	mov	sp, r7
 8010fd0:	bd80      	pop	{r7, pc}
 8010fd2:	bf00      	nop
 8010fd4:	e000ed04 	.word	0xe000ed04

08010fd8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8010fd8:	b580      	push	{r7, lr}
 8010fda:	b088      	sub	sp, #32
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	60f8      	str	r0, [r7, #12]
 8010fe0:	60b9      	str	r1, [r7, #8]
 8010fe2:	607a      	str	r2, [r7, #4]
 8010fe4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8010fea:	2300      	movs	r3, #0
 8010fec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010fee:	f3ef 8305 	mrs	r3, IPSR
 8010ff2:	617b      	str	r3, [r7, #20]
  return(result);
 8010ff4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d028      	beq.n	801104c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010ffa:	69bb      	ldr	r3, [r7, #24]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d005      	beq.n	801100c <osMessageQueueGet+0x34>
 8011000:	68bb      	ldr	r3, [r7, #8]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d002      	beq.n	801100c <osMessageQueueGet+0x34>
 8011006:	683b      	ldr	r3, [r7, #0]
 8011008:	2b00      	cmp	r3, #0
 801100a:	d003      	beq.n	8011014 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 801100c:	f06f 0303 	mvn.w	r3, #3
 8011010:	61fb      	str	r3, [r7, #28]
 8011012:	e037      	b.n	8011084 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8011014:	2300      	movs	r3, #0
 8011016:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8011018:	f107 0310 	add.w	r3, r7, #16
 801101c:	461a      	mov	r2, r3
 801101e:	68b9      	ldr	r1, [r7, #8]
 8011020:	69b8      	ldr	r0, [r7, #24]
 8011022:	f000 fe63 	bl	8011cec <xQueueReceiveFromISR>
 8011026:	4603      	mov	r3, r0
 8011028:	2b01      	cmp	r3, #1
 801102a:	d003      	beq.n	8011034 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 801102c:	f06f 0302 	mvn.w	r3, #2
 8011030:	61fb      	str	r3, [r7, #28]
 8011032:	e027      	b.n	8011084 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8011034:	693b      	ldr	r3, [r7, #16]
 8011036:	2b00      	cmp	r3, #0
 8011038:	d024      	beq.n	8011084 <osMessageQueueGet+0xac>
 801103a:	4b15      	ldr	r3, [pc, #84]	@ (8011090 <osMessageQueueGet+0xb8>)
 801103c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011040:	601a      	str	r2, [r3, #0]
 8011042:	f3bf 8f4f 	dsb	sy
 8011046:	f3bf 8f6f 	isb	sy
 801104a:	e01b      	b.n	8011084 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801104c:	69bb      	ldr	r3, [r7, #24]
 801104e:	2b00      	cmp	r3, #0
 8011050:	d002      	beq.n	8011058 <osMessageQueueGet+0x80>
 8011052:	68bb      	ldr	r3, [r7, #8]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d103      	bne.n	8011060 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8011058:	f06f 0303 	mvn.w	r3, #3
 801105c:	61fb      	str	r3, [r7, #28]
 801105e:	e011      	b.n	8011084 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8011060:	683a      	ldr	r2, [r7, #0]
 8011062:	68b9      	ldr	r1, [r7, #8]
 8011064:	69b8      	ldr	r0, [r7, #24]
 8011066:	f000 fc4f 	bl	8011908 <xQueueReceive>
 801106a:	4603      	mov	r3, r0
 801106c:	2b01      	cmp	r3, #1
 801106e:	d009      	beq.n	8011084 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8011070:	683b      	ldr	r3, [r7, #0]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d003      	beq.n	801107e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8011076:	f06f 0301 	mvn.w	r3, #1
 801107a:	61fb      	str	r3, [r7, #28]
 801107c:	e002      	b.n	8011084 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 801107e:	f06f 0302 	mvn.w	r3, #2
 8011082:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8011084:	69fb      	ldr	r3, [r7, #28]
}
 8011086:	4618      	mov	r0, r3
 8011088:	3720      	adds	r7, #32
 801108a:	46bd      	mov	sp, r7
 801108c:	bd80      	pop	{r7, pc}
 801108e:	bf00      	nop
 8011090:	e000ed04 	.word	0xe000ed04

08011094 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8011094:	b480      	push	{r7}
 8011096:	b085      	sub	sp, #20
 8011098:	af00      	add	r7, sp, #0
 801109a:	60f8      	str	r0, [r7, #12]
 801109c:	60b9      	str	r1, [r7, #8]
 801109e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	4a07      	ldr	r2, [pc, #28]	@ (80110c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80110a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80110a6:	68bb      	ldr	r3, [r7, #8]
 80110a8:	4a06      	ldr	r2, [pc, #24]	@ (80110c4 <vApplicationGetIdleTaskMemory+0x30>)
 80110aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	2280      	movs	r2, #128	@ 0x80
 80110b0:	601a      	str	r2, [r3, #0]
}
 80110b2:	bf00      	nop
 80110b4:	3714      	adds	r7, #20
 80110b6:	46bd      	mov	sp, r7
 80110b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110bc:	4770      	bx	lr
 80110be:	bf00      	nop
 80110c0:	24000a48 	.word	0x24000a48
 80110c4:	24000af0 	.word	0x24000af0

080110c8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80110c8:	b480      	push	{r7}
 80110ca:	b085      	sub	sp, #20
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	60f8      	str	r0, [r7, #12]
 80110d0:	60b9      	str	r1, [r7, #8]
 80110d2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80110d4:	68fb      	ldr	r3, [r7, #12]
 80110d6:	4a07      	ldr	r2, [pc, #28]	@ (80110f4 <vApplicationGetTimerTaskMemory+0x2c>)
 80110d8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80110da:	68bb      	ldr	r3, [r7, #8]
 80110dc:	4a06      	ldr	r2, [pc, #24]	@ (80110f8 <vApplicationGetTimerTaskMemory+0x30>)
 80110de:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80110e6:	601a      	str	r2, [r3, #0]
}
 80110e8:	bf00      	nop
 80110ea:	3714      	adds	r7, #20
 80110ec:	46bd      	mov	sp, r7
 80110ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f2:	4770      	bx	lr
 80110f4:	24000cf0 	.word	0x24000cf0
 80110f8:	24000d98 	.word	0x24000d98

080110fc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80110fc:	b480      	push	{r7}
 80110fe:	b083      	sub	sp, #12
 8011100:	af00      	add	r7, sp, #0
 8011102:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	f103 0208 	add.w	r2, r3, #8
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	f04f 32ff 	mov.w	r2, #4294967295
 8011114:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	f103 0208 	add.w	r2, r3, #8
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	f103 0208 	add.w	r2, r3, #8
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	2200      	movs	r2, #0
 801112e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011130:	bf00      	nop
 8011132:	370c      	adds	r7, #12
 8011134:	46bd      	mov	sp, r7
 8011136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801113a:	4770      	bx	lr

0801113c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801113c:	b480      	push	{r7}
 801113e:	b083      	sub	sp, #12
 8011140:	af00      	add	r7, sp, #0
 8011142:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	2200      	movs	r2, #0
 8011148:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801114a:	bf00      	nop
 801114c:	370c      	adds	r7, #12
 801114e:	46bd      	mov	sp, r7
 8011150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011154:	4770      	bx	lr

08011156 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011156:	b480      	push	{r7}
 8011158:	b085      	sub	sp, #20
 801115a:	af00      	add	r7, sp, #0
 801115c:	6078      	str	r0, [r7, #4]
 801115e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	685b      	ldr	r3, [r3, #4]
 8011164:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011166:	683b      	ldr	r3, [r7, #0]
 8011168:	68fa      	ldr	r2, [r7, #12]
 801116a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	689a      	ldr	r2, [r3, #8]
 8011170:	683b      	ldr	r3, [r7, #0]
 8011172:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011174:	68fb      	ldr	r3, [r7, #12]
 8011176:	689b      	ldr	r3, [r3, #8]
 8011178:	683a      	ldr	r2, [r7, #0]
 801117a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	683a      	ldr	r2, [r7, #0]
 8011180:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011182:	683b      	ldr	r3, [r7, #0]
 8011184:	687a      	ldr	r2, [r7, #4]
 8011186:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	1c5a      	adds	r2, r3, #1
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	601a      	str	r2, [r3, #0]
}
 8011192:	bf00      	nop
 8011194:	3714      	adds	r7, #20
 8011196:	46bd      	mov	sp, r7
 8011198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801119c:	4770      	bx	lr

0801119e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801119e:	b480      	push	{r7}
 80111a0:	b085      	sub	sp, #20
 80111a2:	af00      	add	r7, sp, #0
 80111a4:	6078      	str	r0, [r7, #4]
 80111a6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80111a8:	683b      	ldr	r3, [r7, #0]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80111ae:	68bb      	ldr	r3, [r7, #8]
 80111b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111b4:	d103      	bne.n	80111be <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	691b      	ldr	r3, [r3, #16]
 80111ba:	60fb      	str	r3, [r7, #12]
 80111bc:	e00c      	b.n	80111d8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	3308      	adds	r3, #8
 80111c2:	60fb      	str	r3, [r7, #12]
 80111c4:	e002      	b.n	80111cc <vListInsert+0x2e>
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	685b      	ldr	r3, [r3, #4]
 80111ca:	60fb      	str	r3, [r7, #12]
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	685b      	ldr	r3, [r3, #4]
 80111d0:	681b      	ldr	r3, [r3, #0]
 80111d2:	68ba      	ldr	r2, [r7, #8]
 80111d4:	429a      	cmp	r2, r3
 80111d6:	d2f6      	bcs.n	80111c6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	685a      	ldr	r2, [r3, #4]
 80111dc:	683b      	ldr	r3, [r7, #0]
 80111de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80111e0:	683b      	ldr	r3, [r7, #0]
 80111e2:	685b      	ldr	r3, [r3, #4]
 80111e4:	683a      	ldr	r2, [r7, #0]
 80111e6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80111e8:	683b      	ldr	r3, [r7, #0]
 80111ea:	68fa      	ldr	r2, [r7, #12]
 80111ec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	683a      	ldr	r2, [r7, #0]
 80111f2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80111f4:	683b      	ldr	r3, [r7, #0]
 80111f6:	687a      	ldr	r2, [r7, #4]
 80111f8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	1c5a      	adds	r2, r3, #1
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	601a      	str	r2, [r3, #0]
}
 8011204:	bf00      	nop
 8011206:	3714      	adds	r7, #20
 8011208:	46bd      	mov	sp, r7
 801120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801120e:	4770      	bx	lr

08011210 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011210:	b480      	push	{r7}
 8011212:	b085      	sub	sp, #20
 8011214:	af00      	add	r7, sp, #0
 8011216:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	691b      	ldr	r3, [r3, #16]
 801121c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	685b      	ldr	r3, [r3, #4]
 8011222:	687a      	ldr	r2, [r7, #4]
 8011224:	6892      	ldr	r2, [r2, #8]
 8011226:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	689b      	ldr	r3, [r3, #8]
 801122c:	687a      	ldr	r2, [r7, #4]
 801122e:	6852      	ldr	r2, [r2, #4]
 8011230:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011232:	68fb      	ldr	r3, [r7, #12]
 8011234:	685b      	ldr	r3, [r3, #4]
 8011236:	687a      	ldr	r2, [r7, #4]
 8011238:	429a      	cmp	r2, r3
 801123a:	d103      	bne.n	8011244 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	689a      	ldr	r2, [r3, #8]
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	2200      	movs	r2, #0
 8011248:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	1e5a      	subs	r2, r3, #1
 8011250:	68fb      	ldr	r3, [r7, #12]
 8011252:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	681b      	ldr	r3, [r3, #0]
}
 8011258:	4618      	mov	r0, r3
 801125a:	3714      	adds	r7, #20
 801125c:	46bd      	mov	sp, r7
 801125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011262:	4770      	bx	lr

08011264 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011264:	b580      	push	{r7, lr}
 8011266:	b084      	sub	sp, #16
 8011268:	af00      	add	r7, sp, #0
 801126a:	6078      	str	r0, [r7, #4]
 801126c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011272:	68fb      	ldr	r3, [r7, #12]
 8011274:	2b00      	cmp	r3, #0
 8011276:	d10b      	bne.n	8011290 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801127c:	f383 8811 	msr	BASEPRI, r3
 8011280:	f3bf 8f6f 	isb	sy
 8011284:	f3bf 8f4f 	dsb	sy
 8011288:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801128a:	bf00      	nop
 801128c:	bf00      	nop
 801128e:	e7fd      	b.n	801128c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011290:	f002 fc92 	bl	8013bb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	681a      	ldr	r2, [r3, #0]
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801129c:	68f9      	ldr	r1, [r7, #12]
 801129e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80112a0:	fb01 f303 	mul.w	r3, r1, r3
 80112a4:	441a      	add	r2, r3
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	2200      	movs	r2, #0
 80112ae:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	681a      	ldr	r2, [r3, #0]
 80112b4:	68fb      	ldr	r3, [r7, #12]
 80112b6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	681a      	ldr	r2, [r3, #0]
 80112bc:	68fb      	ldr	r3, [r7, #12]
 80112be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112c0:	3b01      	subs	r3, #1
 80112c2:	68f9      	ldr	r1, [r7, #12]
 80112c4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80112c6:	fb01 f303 	mul.w	r3, r1, r3
 80112ca:	441a      	add	r2, r3
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80112d0:	68fb      	ldr	r3, [r7, #12]
 80112d2:	22ff      	movs	r2, #255	@ 0xff
 80112d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	22ff      	movs	r2, #255	@ 0xff
 80112dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80112e0:	683b      	ldr	r3, [r7, #0]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d114      	bne.n	8011310 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80112e6:	68fb      	ldr	r3, [r7, #12]
 80112e8:	691b      	ldr	r3, [r3, #16]
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d01a      	beq.n	8011324 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	3310      	adds	r3, #16
 80112f2:	4618      	mov	r0, r3
 80112f4:	f001 fc1a 	bl	8012b2c <xTaskRemoveFromEventList>
 80112f8:	4603      	mov	r3, r0
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d012      	beq.n	8011324 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80112fe:	4b0d      	ldr	r3, [pc, #52]	@ (8011334 <xQueueGenericReset+0xd0>)
 8011300:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011304:	601a      	str	r2, [r3, #0]
 8011306:	f3bf 8f4f 	dsb	sy
 801130a:	f3bf 8f6f 	isb	sy
 801130e:	e009      	b.n	8011324 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011310:	68fb      	ldr	r3, [r7, #12]
 8011312:	3310      	adds	r3, #16
 8011314:	4618      	mov	r0, r3
 8011316:	f7ff fef1 	bl	80110fc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	3324      	adds	r3, #36	@ 0x24
 801131e:	4618      	mov	r0, r3
 8011320:	f7ff feec 	bl	80110fc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011324:	f002 fc7a 	bl	8013c1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011328:	2301      	movs	r3, #1
}
 801132a:	4618      	mov	r0, r3
 801132c:	3710      	adds	r7, #16
 801132e:	46bd      	mov	sp, r7
 8011330:	bd80      	pop	{r7, pc}
 8011332:	bf00      	nop
 8011334:	e000ed04 	.word	0xe000ed04

08011338 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011338:	b580      	push	{r7, lr}
 801133a:	b08e      	sub	sp, #56	@ 0x38
 801133c:	af02      	add	r7, sp, #8
 801133e:	60f8      	str	r0, [r7, #12]
 8011340:	60b9      	str	r1, [r7, #8]
 8011342:	607a      	str	r2, [r7, #4]
 8011344:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	2b00      	cmp	r3, #0
 801134a:	d10b      	bne.n	8011364 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 801134c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011350:	f383 8811 	msr	BASEPRI, r3
 8011354:	f3bf 8f6f 	isb	sy
 8011358:	f3bf 8f4f 	dsb	sy
 801135c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801135e:	bf00      	nop
 8011360:	bf00      	nop
 8011362:	e7fd      	b.n	8011360 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011364:	683b      	ldr	r3, [r7, #0]
 8011366:	2b00      	cmp	r3, #0
 8011368:	d10b      	bne.n	8011382 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801136a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801136e:	f383 8811 	msr	BASEPRI, r3
 8011372:	f3bf 8f6f 	isb	sy
 8011376:	f3bf 8f4f 	dsb	sy
 801137a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801137c:	bf00      	nop
 801137e:	bf00      	nop
 8011380:	e7fd      	b.n	801137e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	2b00      	cmp	r3, #0
 8011386:	d002      	beq.n	801138e <xQueueGenericCreateStatic+0x56>
 8011388:	68bb      	ldr	r3, [r7, #8]
 801138a:	2b00      	cmp	r3, #0
 801138c:	d001      	beq.n	8011392 <xQueueGenericCreateStatic+0x5a>
 801138e:	2301      	movs	r3, #1
 8011390:	e000      	b.n	8011394 <xQueueGenericCreateStatic+0x5c>
 8011392:	2300      	movs	r3, #0
 8011394:	2b00      	cmp	r3, #0
 8011396:	d10b      	bne.n	80113b0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8011398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801139c:	f383 8811 	msr	BASEPRI, r3
 80113a0:	f3bf 8f6f 	isb	sy
 80113a4:	f3bf 8f4f 	dsb	sy
 80113a8:	623b      	str	r3, [r7, #32]
}
 80113aa:	bf00      	nop
 80113ac:	bf00      	nop
 80113ae:	e7fd      	b.n	80113ac <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d102      	bne.n	80113bc <xQueueGenericCreateStatic+0x84>
 80113b6:	68bb      	ldr	r3, [r7, #8]
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d101      	bne.n	80113c0 <xQueueGenericCreateStatic+0x88>
 80113bc:	2301      	movs	r3, #1
 80113be:	e000      	b.n	80113c2 <xQueueGenericCreateStatic+0x8a>
 80113c0:	2300      	movs	r3, #0
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d10b      	bne.n	80113de <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80113c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113ca:	f383 8811 	msr	BASEPRI, r3
 80113ce:	f3bf 8f6f 	isb	sy
 80113d2:	f3bf 8f4f 	dsb	sy
 80113d6:	61fb      	str	r3, [r7, #28]
}
 80113d8:	bf00      	nop
 80113da:	bf00      	nop
 80113dc:	e7fd      	b.n	80113da <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80113de:	2350      	movs	r3, #80	@ 0x50
 80113e0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80113e2:	697b      	ldr	r3, [r7, #20]
 80113e4:	2b50      	cmp	r3, #80	@ 0x50
 80113e6:	d00b      	beq.n	8011400 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80113e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113ec:	f383 8811 	msr	BASEPRI, r3
 80113f0:	f3bf 8f6f 	isb	sy
 80113f4:	f3bf 8f4f 	dsb	sy
 80113f8:	61bb      	str	r3, [r7, #24]
}
 80113fa:	bf00      	nop
 80113fc:	bf00      	nop
 80113fe:	e7fd      	b.n	80113fc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011400:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011402:	683b      	ldr	r3, [r7, #0]
 8011404:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8011406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011408:	2b00      	cmp	r3, #0
 801140a:	d00d      	beq.n	8011428 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801140c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801140e:	2201      	movs	r2, #1
 8011410:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011414:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8011418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801141a:	9300      	str	r3, [sp, #0]
 801141c:	4613      	mov	r3, r2
 801141e:	687a      	ldr	r2, [r7, #4]
 8011420:	68b9      	ldr	r1, [r7, #8]
 8011422:	68f8      	ldr	r0, [r7, #12]
 8011424:	f000 f840 	bl	80114a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 801142a:	4618      	mov	r0, r3
 801142c:	3730      	adds	r7, #48	@ 0x30
 801142e:	46bd      	mov	sp, r7
 8011430:	bd80      	pop	{r7, pc}

08011432 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011432:	b580      	push	{r7, lr}
 8011434:	b08a      	sub	sp, #40	@ 0x28
 8011436:	af02      	add	r7, sp, #8
 8011438:	60f8      	str	r0, [r7, #12]
 801143a:	60b9      	str	r1, [r7, #8]
 801143c:	4613      	mov	r3, r2
 801143e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	2b00      	cmp	r3, #0
 8011444:	d10b      	bne.n	801145e <xQueueGenericCreate+0x2c>
	__asm volatile
 8011446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801144a:	f383 8811 	msr	BASEPRI, r3
 801144e:	f3bf 8f6f 	isb	sy
 8011452:	f3bf 8f4f 	dsb	sy
 8011456:	613b      	str	r3, [r7, #16]
}
 8011458:	bf00      	nop
 801145a:	bf00      	nop
 801145c:	e7fd      	b.n	801145a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	68ba      	ldr	r2, [r7, #8]
 8011462:	fb02 f303 	mul.w	r3, r2, r3
 8011466:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011468:	69fb      	ldr	r3, [r7, #28]
 801146a:	3350      	adds	r3, #80	@ 0x50
 801146c:	4618      	mov	r0, r3
 801146e:	f002 fcc5 	bl	8013dfc <pvPortMalloc>
 8011472:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011474:	69bb      	ldr	r3, [r7, #24]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d011      	beq.n	801149e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801147a:	69bb      	ldr	r3, [r7, #24]
 801147c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801147e:	697b      	ldr	r3, [r7, #20]
 8011480:	3350      	adds	r3, #80	@ 0x50
 8011482:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011484:	69bb      	ldr	r3, [r7, #24]
 8011486:	2200      	movs	r2, #0
 8011488:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801148c:	79fa      	ldrb	r2, [r7, #7]
 801148e:	69bb      	ldr	r3, [r7, #24]
 8011490:	9300      	str	r3, [sp, #0]
 8011492:	4613      	mov	r3, r2
 8011494:	697a      	ldr	r2, [r7, #20]
 8011496:	68b9      	ldr	r1, [r7, #8]
 8011498:	68f8      	ldr	r0, [r7, #12]
 801149a:	f000 f805 	bl	80114a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801149e:	69bb      	ldr	r3, [r7, #24]
	}
 80114a0:	4618      	mov	r0, r3
 80114a2:	3720      	adds	r7, #32
 80114a4:	46bd      	mov	sp, r7
 80114a6:	bd80      	pop	{r7, pc}

080114a8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80114a8:	b580      	push	{r7, lr}
 80114aa:	b084      	sub	sp, #16
 80114ac:	af00      	add	r7, sp, #0
 80114ae:	60f8      	str	r0, [r7, #12]
 80114b0:	60b9      	str	r1, [r7, #8]
 80114b2:	607a      	str	r2, [r7, #4]
 80114b4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80114b6:	68bb      	ldr	r3, [r7, #8]
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d103      	bne.n	80114c4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80114bc:	69bb      	ldr	r3, [r7, #24]
 80114be:	69ba      	ldr	r2, [r7, #24]
 80114c0:	601a      	str	r2, [r3, #0]
 80114c2:	e002      	b.n	80114ca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80114c4:	69bb      	ldr	r3, [r7, #24]
 80114c6:	687a      	ldr	r2, [r7, #4]
 80114c8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80114ca:	69bb      	ldr	r3, [r7, #24]
 80114cc:	68fa      	ldr	r2, [r7, #12]
 80114ce:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80114d0:	69bb      	ldr	r3, [r7, #24]
 80114d2:	68ba      	ldr	r2, [r7, #8]
 80114d4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80114d6:	2101      	movs	r1, #1
 80114d8:	69b8      	ldr	r0, [r7, #24]
 80114da:	f7ff fec3 	bl	8011264 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80114de:	69bb      	ldr	r3, [r7, #24]
 80114e0:	78fa      	ldrb	r2, [r7, #3]
 80114e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80114e6:	bf00      	nop
 80114e8:	3710      	adds	r7, #16
 80114ea:	46bd      	mov	sp, r7
 80114ec:	bd80      	pop	{r7, pc}

080114ee <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80114ee:	b590      	push	{r4, r7, lr}
 80114f0:	b087      	sub	sp, #28
 80114f2:	af00      	add	r7, sp, #0
 80114f4:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80114fa:	693b      	ldr	r3, [r7, #16]
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d10b      	bne.n	8011518 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8011500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011504:	f383 8811 	msr	BASEPRI, r3
 8011508:	f3bf 8f6f 	isb	sy
 801150c:	f3bf 8f4f 	dsb	sy
 8011510:	60fb      	str	r3, [r7, #12]
}
 8011512:	bf00      	nop
 8011514:	bf00      	nop
 8011516:	e7fd      	b.n	8011514 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8011518:	693b      	ldr	r3, [r7, #16]
 801151a:	689c      	ldr	r4, [r3, #8]
 801151c:	f001 fccc 	bl	8012eb8 <xTaskGetCurrentTaskHandle>
 8011520:	4603      	mov	r3, r0
 8011522:	429c      	cmp	r4, r3
 8011524:	d111      	bne.n	801154a <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8011526:	693b      	ldr	r3, [r7, #16]
 8011528:	68db      	ldr	r3, [r3, #12]
 801152a:	1e5a      	subs	r2, r3, #1
 801152c:	693b      	ldr	r3, [r7, #16]
 801152e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8011530:	693b      	ldr	r3, [r7, #16]
 8011532:	68db      	ldr	r3, [r3, #12]
 8011534:	2b00      	cmp	r3, #0
 8011536:	d105      	bne.n	8011544 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8011538:	2300      	movs	r3, #0
 801153a:	2200      	movs	r2, #0
 801153c:	2100      	movs	r1, #0
 801153e:	6938      	ldr	r0, [r7, #16]
 8011540:	f000 f842 	bl	80115c8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8011544:	2301      	movs	r3, #1
 8011546:	617b      	str	r3, [r7, #20]
 8011548:	e001      	b.n	801154e <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 801154a:	2300      	movs	r3, #0
 801154c:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 801154e:	697b      	ldr	r3, [r7, #20]
	}
 8011550:	4618      	mov	r0, r3
 8011552:	371c      	adds	r7, #28
 8011554:	46bd      	mov	sp, r7
 8011556:	bd90      	pop	{r4, r7, pc}

08011558 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8011558:	b590      	push	{r4, r7, lr}
 801155a:	b087      	sub	sp, #28
 801155c:	af00      	add	r7, sp, #0
 801155e:	6078      	str	r0, [r7, #4]
 8011560:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8011566:	693b      	ldr	r3, [r7, #16]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d10b      	bne.n	8011584 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 801156c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011570:	f383 8811 	msr	BASEPRI, r3
 8011574:	f3bf 8f6f 	isb	sy
 8011578:	f3bf 8f4f 	dsb	sy
 801157c:	60fb      	str	r3, [r7, #12]
}
 801157e:	bf00      	nop
 8011580:	bf00      	nop
 8011582:	e7fd      	b.n	8011580 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8011584:	693b      	ldr	r3, [r7, #16]
 8011586:	689c      	ldr	r4, [r3, #8]
 8011588:	f001 fc96 	bl	8012eb8 <xTaskGetCurrentTaskHandle>
 801158c:	4603      	mov	r3, r0
 801158e:	429c      	cmp	r4, r3
 8011590:	d107      	bne.n	80115a2 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8011592:	693b      	ldr	r3, [r7, #16]
 8011594:	68db      	ldr	r3, [r3, #12]
 8011596:	1c5a      	adds	r2, r3, #1
 8011598:	693b      	ldr	r3, [r7, #16]
 801159a:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 801159c:	2301      	movs	r3, #1
 801159e:	617b      	str	r3, [r7, #20]
 80115a0:	e00c      	b.n	80115bc <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80115a2:	6839      	ldr	r1, [r7, #0]
 80115a4:	6938      	ldr	r0, [r7, #16]
 80115a6:	f000 fa91 	bl	8011acc <xQueueSemaphoreTake>
 80115aa:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80115ac:	697b      	ldr	r3, [r7, #20]
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d004      	beq.n	80115bc <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80115b2:	693b      	ldr	r3, [r7, #16]
 80115b4:	68db      	ldr	r3, [r3, #12]
 80115b6:	1c5a      	adds	r2, r3, #1
 80115b8:	693b      	ldr	r3, [r7, #16]
 80115ba:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80115bc:	697b      	ldr	r3, [r7, #20]
	}
 80115be:	4618      	mov	r0, r3
 80115c0:	371c      	adds	r7, #28
 80115c2:	46bd      	mov	sp, r7
 80115c4:	bd90      	pop	{r4, r7, pc}
	...

080115c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80115c8:	b580      	push	{r7, lr}
 80115ca:	b08e      	sub	sp, #56	@ 0x38
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	60f8      	str	r0, [r7, #12]
 80115d0:	60b9      	str	r1, [r7, #8]
 80115d2:	607a      	str	r2, [r7, #4]
 80115d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80115d6:	2300      	movs	r3, #0
 80115d8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80115da:	68fb      	ldr	r3, [r7, #12]
 80115dc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80115de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d10b      	bne.n	80115fc <xQueueGenericSend+0x34>
	__asm volatile
 80115e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115e8:	f383 8811 	msr	BASEPRI, r3
 80115ec:	f3bf 8f6f 	isb	sy
 80115f0:	f3bf 8f4f 	dsb	sy
 80115f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80115f6:	bf00      	nop
 80115f8:	bf00      	nop
 80115fa:	e7fd      	b.n	80115f8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80115fc:	68bb      	ldr	r3, [r7, #8]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d103      	bne.n	801160a <xQueueGenericSend+0x42>
 8011602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011606:	2b00      	cmp	r3, #0
 8011608:	d101      	bne.n	801160e <xQueueGenericSend+0x46>
 801160a:	2301      	movs	r3, #1
 801160c:	e000      	b.n	8011610 <xQueueGenericSend+0x48>
 801160e:	2300      	movs	r3, #0
 8011610:	2b00      	cmp	r3, #0
 8011612:	d10b      	bne.n	801162c <xQueueGenericSend+0x64>
	__asm volatile
 8011614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011618:	f383 8811 	msr	BASEPRI, r3
 801161c:	f3bf 8f6f 	isb	sy
 8011620:	f3bf 8f4f 	dsb	sy
 8011624:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011626:	bf00      	nop
 8011628:	bf00      	nop
 801162a:	e7fd      	b.n	8011628 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801162c:	683b      	ldr	r3, [r7, #0]
 801162e:	2b02      	cmp	r3, #2
 8011630:	d103      	bne.n	801163a <xQueueGenericSend+0x72>
 8011632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011636:	2b01      	cmp	r3, #1
 8011638:	d101      	bne.n	801163e <xQueueGenericSend+0x76>
 801163a:	2301      	movs	r3, #1
 801163c:	e000      	b.n	8011640 <xQueueGenericSend+0x78>
 801163e:	2300      	movs	r3, #0
 8011640:	2b00      	cmp	r3, #0
 8011642:	d10b      	bne.n	801165c <xQueueGenericSend+0x94>
	__asm volatile
 8011644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011648:	f383 8811 	msr	BASEPRI, r3
 801164c:	f3bf 8f6f 	isb	sy
 8011650:	f3bf 8f4f 	dsb	sy
 8011654:	623b      	str	r3, [r7, #32]
}
 8011656:	bf00      	nop
 8011658:	bf00      	nop
 801165a:	e7fd      	b.n	8011658 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801165c:	f001 fc3c 	bl	8012ed8 <xTaskGetSchedulerState>
 8011660:	4603      	mov	r3, r0
 8011662:	2b00      	cmp	r3, #0
 8011664:	d102      	bne.n	801166c <xQueueGenericSend+0xa4>
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	2b00      	cmp	r3, #0
 801166a:	d101      	bne.n	8011670 <xQueueGenericSend+0xa8>
 801166c:	2301      	movs	r3, #1
 801166e:	e000      	b.n	8011672 <xQueueGenericSend+0xaa>
 8011670:	2300      	movs	r3, #0
 8011672:	2b00      	cmp	r3, #0
 8011674:	d10b      	bne.n	801168e <xQueueGenericSend+0xc6>
	__asm volatile
 8011676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801167a:	f383 8811 	msr	BASEPRI, r3
 801167e:	f3bf 8f6f 	isb	sy
 8011682:	f3bf 8f4f 	dsb	sy
 8011686:	61fb      	str	r3, [r7, #28]
}
 8011688:	bf00      	nop
 801168a:	bf00      	nop
 801168c:	e7fd      	b.n	801168a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801168e:	f002 fa93 	bl	8013bb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011694:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801169a:	429a      	cmp	r2, r3
 801169c:	d302      	bcc.n	80116a4 <xQueueGenericSend+0xdc>
 801169e:	683b      	ldr	r3, [r7, #0]
 80116a0:	2b02      	cmp	r3, #2
 80116a2:	d129      	bne.n	80116f8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80116a4:	683a      	ldr	r2, [r7, #0]
 80116a6:	68b9      	ldr	r1, [r7, #8]
 80116a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80116aa:	f000 fbb9 	bl	8011e20 <prvCopyDataToQueue>
 80116ae:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80116b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d010      	beq.n	80116da <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80116b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116ba:	3324      	adds	r3, #36	@ 0x24
 80116bc:	4618      	mov	r0, r3
 80116be:	f001 fa35 	bl	8012b2c <xTaskRemoveFromEventList>
 80116c2:	4603      	mov	r3, r0
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	d013      	beq.n	80116f0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80116c8:	4b3f      	ldr	r3, [pc, #252]	@ (80117c8 <xQueueGenericSend+0x200>)
 80116ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80116ce:	601a      	str	r2, [r3, #0]
 80116d0:	f3bf 8f4f 	dsb	sy
 80116d4:	f3bf 8f6f 	isb	sy
 80116d8:	e00a      	b.n	80116f0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80116da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d007      	beq.n	80116f0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80116e0:	4b39      	ldr	r3, [pc, #228]	@ (80117c8 <xQueueGenericSend+0x200>)
 80116e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80116e6:	601a      	str	r2, [r3, #0]
 80116e8:	f3bf 8f4f 	dsb	sy
 80116ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80116f0:	f002 fa94 	bl	8013c1c <vPortExitCritical>
				return pdPASS;
 80116f4:	2301      	movs	r3, #1
 80116f6:	e063      	b.n	80117c0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d103      	bne.n	8011706 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80116fe:	f002 fa8d 	bl	8013c1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011702:	2300      	movs	r3, #0
 8011704:	e05c      	b.n	80117c0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011708:	2b00      	cmp	r3, #0
 801170a:	d106      	bne.n	801171a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801170c:	f107 0314 	add.w	r3, r7, #20
 8011710:	4618      	mov	r0, r3
 8011712:	f001 fa6f 	bl	8012bf4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011716:	2301      	movs	r3, #1
 8011718:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801171a:	f002 fa7f 	bl	8013c1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801171e:	f000 ffc5 	bl	80126ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011722:	f002 fa49 	bl	8013bb8 <vPortEnterCritical>
 8011726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011728:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801172c:	b25b      	sxtb	r3, r3
 801172e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011732:	d103      	bne.n	801173c <xQueueGenericSend+0x174>
 8011734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011736:	2200      	movs	r2, #0
 8011738:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801173c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801173e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011742:	b25b      	sxtb	r3, r3
 8011744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011748:	d103      	bne.n	8011752 <xQueueGenericSend+0x18a>
 801174a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801174c:	2200      	movs	r2, #0
 801174e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011752:	f002 fa63 	bl	8013c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011756:	1d3a      	adds	r2, r7, #4
 8011758:	f107 0314 	add.w	r3, r7, #20
 801175c:	4611      	mov	r1, r2
 801175e:	4618      	mov	r0, r3
 8011760:	f001 fa5e 	bl	8012c20 <xTaskCheckForTimeOut>
 8011764:	4603      	mov	r3, r0
 8011766:	2b00      	cmp	r3, #0
 8011768:	d124      	bne.n	80117b4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801176a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801176c:	f000 fc50 	bl	8012010 <prvIsQueueFull>
 8011770:	4603      	mov	r3, r0
 8011772:	2b00      	cmp	r3, #0
 8011774:	d018      	beq.n	80117a8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011778:	3310      	adds	r3, #16
 801177a:	687a      	ldr	r2, [r7, #4]
 801177c:	4611      	mov	r1, r2
 801177e:	4618      	mov	r0, r3
 8011780:	f001 f982 	bl	8012a88 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011784:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011786:	f000 fbdb 	bl	8011f40 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801178a:	f000 ff9d 	bl	80126c8 <xTaskResumeAll>
 801178e:	4603      	mov	r3, r0
 8011790:	2b00      	cmp	r3, #0
 8011792:	f47f af7c 	bne.w	801168e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8011796:	4b0c      	ldr	r3, [pc, #48]	@ (80117c8 <xQueueGenericSend+0x200>)
 8011798:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801179c:	601a      	str	r2, [r3, #0]
 801179e:	f3bf 8f4f 	dsb	sy
 80117a2:	f3bf 8f6f 	isb	sy
 80117a6:	e772      	b.n	801168e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80117a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80117aa:	f000 fbc9 	bl	8011f40 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80117ae:	f000 ff8b 	bl	80126c8 <xTaskResumeAll>
 80117b2:	e76c      	b.n	801168e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80117b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80117b6:	f000 fbc3 	bl	8011f40 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80117ba:	f000 ff85 	bl	80126c8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80117be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80117c0:	4618      	mov	r0, r3
 80117c2:	3738      	adds	r7, #56	@ 0x38
 80117c4:	46bd      	mov	sp, r7
 80117c6:	bd80      	pop	{r7, pc}
 80117c8:	e000ed04 	.word	0xe000ed04

080117cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80117cc:	b580      	push	{r7, lr}
 80117ce:	b090      	sub	sp, #64	@ 0x40
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	60f8      	str	r0, [r7, #12]
 80117d4:	60b9      	str	r1, [r7, #8]
 80117d6:	607a      	str	r2, [r7, #4]
 80117d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80117de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d10b      	bne.n	80117fc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80117e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117e8:	f383 8811 	msr	BASEPRI, r3
 80117ec:	f3bf 8f6f 	isb	sy
 80117f0:	f3bf 8f4f 	dsb	sy
 80117f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80117f6:	bf00      	nop
 80117f8:	bf00      	nop
 80117fa:	e7fd      	b.n	80117f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80117fc:	68bb      	ldr	r3, [r7, #8]
 80117fe:	2b00      	cmp	r3, #0
 8011800:	d103      	bne.n	801180a <xQueueGenericSendFromISR+0x3e>
 8011802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011806:	2b00      	cmp	r3, #0
 8011808:	d101      	bne.n	801180e <xQueueGenericSendFromISR+0x42>
 801180a:	2301      	movs	r3, #1
 801180c:	e000      	b.n	8011810 <xQueueGenericSendFromISR+0x44>
 801180e:	2300      	movs	r3, #0
 8011810:	2b00      	cmp	r3, #0
 8011812:	d10b      	bne.n	801182c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8011814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011818:	f383 8811 	msr	BASEPRI, r3
 801181c:	f3bf 8f6f 	isb	sy
 8011820:	f3bf 8f4f 	dsb	sy
 8011824:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011826:	bf00      	nop
 8011828:	bf00      	nop
 801182a:	e7fd      	b.n	8011828 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801182c:	683b      	ldr	r3, [r7, #0]
 801182e:	2b02      	cmp	r3, #2
 8011830:	d103      	bne.n	801183a <xQueueGenericSendFromISR+0x6e>
 8011832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011836:	2b01      	cmp	r3, #1
 8011838:	d101      	bne.n	801183e <xQueueGenericSendFromISR+0x72>
 801183a:	2301      	movs	r3, #1
 801183c:	e000      	b.n	8011840 <xQueueGenericSendFromISR+0x74>
 801183e:	2300      	movs	r3, #0
 8011840:	2b00      	cmp	r3, #0
 8011842:	d10b      	bne.n	801185c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8011844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011848:	f383 8811 	msr	BASEPRI, r3
 801184c:	f3bf 8f6f 	isb	sy
 8011850:	f3bf 8f4f 	dsb	sy
 8011854:	623b      	str	r3, [r7, #32]
}
 8011856:	bf00      	nop
 8011858:	bf00      	nop
 801185a:	e7fd      	b.n	8011858 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801185c:	f002 fa8c 	bl	8013d78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011860:	f3ef 8211 	mrs	r2, BASEPRI
 8011864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011868:	f383 8811 	msr	BASEPRI, r3
 801186c:	f3bf 8f6f 	isb	sy
 8011870:	f3bf 8f4f 	dsb	sy
 8011874:	61fa      	str	r2, [r7, #28]
 8011876:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011878:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801187a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801187c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801187e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011884:	429a      	cmp	r2, r3
 8011886:	d302      	bcc.n	801188e <xQueueGenericSendFromISR+0xc2>
 8011888:	683b      	ldr	r3, [r7, #0]
 801188a:	2b02      	cmp	r3, #2
 801188c:	d12f      	bne.n	80118ee <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801188e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011890:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011894:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801189a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801189c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801189e:	683a      	ldr	r2, [r7, #0]
 80118a0:	68b9      	ldr	r1, [r7, #8]
 80118a2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80118a4:	f000 fabc 	bl	8011e20 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80118a8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80118ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118b0:	d112      	bne.n	80118d8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80118b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d016      	beq.n	80118e8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80118ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118bc:	3324      	adds	r3, #36	@ 0x24
 80118be:	4618      	mov	r0, r3
 80118c0:	f001 f934 	bl	8012b2c <xTaskRemoveFromEventList>
 80118c4:	4603      	mov	r3, r0
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d00e      	beq.n	80118e8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d00b      	beq.n	80118e8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	2201      	movs	r2, #1
 80118d4:	601a      	str	r2, [r3, #0]
 80118d6:	e007      	b.n	80118e8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80118d8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80118dc:	3301      	adds	r3, #1
 80118de:	b2db      	uxtb	r3, r3
 80118e0:	b25a      	sxtb	r2, r3
 80118e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80118e8:	2301      	movs	r3, #1
 80118ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80118ec:	e001      	b.n	80118f2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80118ee:	2300      	movs	r3, #0
 80118f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80118f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118f4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80118f6:	697b      	ldr	r3, [r7, #20]
 80118f8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80118fc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80118fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011900:	4618      	mov	r0, r3
 8011902:	3740      	adds	r7, #64	@ 0x40
 8011904:	46bd      	mov	sp, r7
 8011906:	bd80      	pop	{r7, pc}

08011908 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011908:	b580      	push	{r7, lr}
 801190a:	b08c      	sub	sp, #48	@ 0x30
 801190c:	af00      	add	r7, sp, #0
 801190e:	60f8      	str	r0, [r7, #12]
 8011910:	60b9      	str	r1, [r7, #8]
 8011912:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011914:	2300      	movs	r3, #0
 8011916:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801191c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801191e:	2b00      	cmp	r3, #0
 8011920:	d10b      	bne.n	801193a <xQueueReceive+0x32>
	__asm volatile
 8011922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011926:	f383 8811 	msr	BASEPRI, r3
 801192a:	f3bf 8f6f 	isb	sy
 801192e:	f3bf 8f4f 	dsb	sy
 8011932:	623b      	str	r3, [r7, #32]
}
 8011934:	bf00      	nop
 8011936:	bf00      	nop
 8011938:	e7fd      	b.n	8011936 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801193a:	68bb      	ldr	r3, [r7, #8]
 801193c:	2b00      	cmp	r3, #0
 801193e:	d103      	bne.n	8011948 <xQueueReceive+0x40>
 8011940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011944:	2b00      	cmp	r3, #0
 8011946:	d101      	bne.n	801194c <xQueueReceive+0x44>
 8011948:	2301      	movs	r3, #1
 801194a:	e000      	b.n	801194e <xQueueReceive+0x46>
 801194c:	2300      	movs	r3, #0
 801194e:	2b00      	cmp	r3, #0
 8011950:	d10b      	bne.n	801196a <xQueueReceive+0x62>
	__asm volatile
 8011952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011956:	f383 8811 	msr	BASEPRI, r3
 801195a:	f3bf 8f6f 	isb	sy
 801195e:	f3bf 8f4f 	dsb	sy
 8011962:	61fb      	str	r3, [r7, #28]
}
 8011964:	bf00      	nop
 8011966:	bf00      	nop
 8011968:	e7fd      	b.n	8011966 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801196a:	f001 fab5 	bl	8012ed8 <xTaskGetSchedulerState>
 801196e:	4603      	mov	r3, r0
 8011970:	2b00      	cmp	r3, #0
 8011972:	d102      	bne.n	801197a <xQueueReceive+0x72>
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	2b00      	cmp	r3, #0
 8011978:	d101      	bne.n	801197e <xQueueReceive+0x76>
 801197a:	2301      	movs	r3, #1
 801197c:	e000      	b.n	8011980 <xQueueReceive+0x78>
 801197e:	2300      	movs	r3, #0
 8011980:	2b00      	cmp	r3, #0
 8011982:	d10b      	bne.n	801199c <xQueueReceive+0x94>
	__asm volatile
 8011984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011988:	f383 8811 	msr	BASEPRI, r3
 801198c:	f3bf 8f6f 	isb	sy
 8011990:	f3bf 8f4f 	dsb	sy
 8011994:	61bb      	str	r3, [r7, #24]
}
 8011996:	bf00      	nop
 8011998:	bf00      	nop
 801199a:	e7fd      	b.n	8011998 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801199c:	f002 f90c 	bl	8013bb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80119a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80119a4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80119a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d01f      	beq.n	80119ec <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80119ac:	68b9      	ldr	r1, [r7, #8]
 80119ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80119b0:	f000 faa0 	bl	8011ef4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80119b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119b6:	1e5a      	subs	r2, r3, #1
 80119b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119ba:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80119bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119be:	691b      	ldr	r3, [r3, #16]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d00f      	beq.n	80119e4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80119c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119c6:	3310      	adds	r3, #16
 80119c8:	4618      	mov	r0, r3
 80119ca:	f001 f8af 	bl	8012b2c <xTaskRemoveFromEventList>
 80119ce:	4603      	mov	r3, r0
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d007      	beq.n	80119e4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80119d4:	4b3c      	ldr	r3, [pc, #240]	@ (8011ac8 <xQueueReceive+0x1c0>)
 80119d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80119da:	601a      	str	r2, [r3, #0]
 80119dc:	f3bf 8f4f 	dsb	sy
 80119e0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80119e4:	f002 f91a 	bl	8013c1c <vPortExitCritical>
				return pdPASS;
 80119e8:	2301      	movs	r3, #1
 80119ea:	e069      	b.n	8011ac0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d103      	bne.n	80119fa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80119f2:	f002 f913 	bl	8013c1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80119f6:	2300      	movs	r3, #0
 80119f8:	e062      	b.n	8011ac0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80119fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d106      	bne.n	8011a0e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011a00:	f107 0310 	add.w	r3, r7, #16
 8011a04:	4618      	mov	r0, r3
 8011a06:	f001 f8f5 	bl	8012bf4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011a0a:	2301      	movs	r3, #1
 8011a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011a0e:	f002 f905 	bl	8013c1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011a12:	f000 fe4b 	bl	80126ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011a16:	f002 f8cf 	bl	8013bb8 <vPortEnterCritical>
 8011a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011a20:	b25b      	sxtb	r3, r3
 8011a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a26:	d103      	bne.n	8011a30 <xQueueReceive+0x128>
 8011a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011a36:	b25b      	sxtb	r3, r3
 8011a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a3c:	d103      	bne.n	8011a46 <xQueueReceive+0x13e>
 8011a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a40:	2200      	movs	r2, #0
 8011a42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011a46:	f002 f8e9 	bl	8013c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011a4a:	1d3a      	adds	r2, r7, #4
 8011a4c:	f107 0310 	add.w	r3, r7, #16
 8011a50:	4611      	mov	r1, r2
 8011a52:	4618      	mov	r0, r3
 8011a54:	f001 f8e4 	bl	8012c20 <xTaskCheckForTimeOut>
 8011a58:	4603      	mov	r3, r0
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d123      	bne.n	8011aa6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011a5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011a60:	f000 fac0 	bl	8011fe4 <prvIsQueueEmpty>
 8011a64:	4603      	mov	r3, r0
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d017      	beq.n	8011a9a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a6c:	3324      	adds	r3, #36	@ 0x24
 8011a6e:	687a      	ldr	r2, [r7, #4]
 8011a70:	4611      	mov	r1, r2
 8011a72:	4618      	mov	r0, r3
 8011a74:	f001 f808 	bl	8012a88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011a78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011a7a:	f000 fa61 	bl	8011f40 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011a7e:	f000 fe23 	bl	80126c8 <xTaskResumeAll>
 8011a82:	4603      	mov	r3, r0
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d189      	bne.n	801199c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8011a88:	4b0f      	ldr	r3, [pc, #60]	@ (8011ac8 <xQueueReceive+0x1c0>)
 8011a8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a8e:	601a      	str	r2, [r3, #0]
 8011a90:	f3bf 8f4f 	dsb	sy
 8011a94:	f3bf 8f6f 	isb	sy
 8011a98:	e780      	b.n	801199c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011a9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011a9c:	f000 fa50 	bl	8011f40 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011aa0:	f000 fe12 	bl	80126c8 <xTaskResumeAll>
 8011aa4:	e77a      	b.n	801199c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011aa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011aa8:	f000 fa4a 	bl	8011f40 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011aac:	f000 fe0c 	bl	80126c8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011ab0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011ab2:	f000 fa97 	bl	8011fe4 <prvIsQueueEmpty>
 8011ab6:	4603      	mov	r3, r0
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	f43f af6f 	beq.w	801199c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011abe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011ac0:	4618      	mov	r0, r3
 8011ac2:	3730      	adds	r7, #48	@ 0x30
 8011ac4:	46bd      	mov	sp, r7
 8011ac6:	bd80      	pop	{r7, pc}
 8011ac8:	e000ed04 	.word	0xe000ed04

08011acc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8011acc:	b580      	push	{r7, lr}
 8011ace:	b08e      	sub	sp, #56	@ 0x38
 8011ad0:	af00      	add	r7, sp, #0
 8011ad2:	6078      	str	r0, [r7, #4]
 8011ad4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8011ade:	2300      	movs	r3, #0
 8011ae0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ae4:	2b00      	cmp	r3, #0
 8011ae6:	d10b      	bne.n	8011b00 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8011ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011aec:	f383 8811 	msr	BASEPRI, r3
 8011af0:	f3bf 8f6f 	isb	sy
 8011af4:	f3bf 8f4f 	dsb	sy
 8011af8:	623b      	str	r3, [r7, #32]
}
 8011afa:	bf00      	nop
 8011afc:	bf00      	nop
 8011afe:	e7fd      	b.n	8011afc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d00b      	beq.n	8011b20 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8011b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b0c:	f383 8811 	msr	BASEPRI, r3
 8011b10:	f3bf 8f6f 	isb	sy
 8011b14:	f3bf 8f4f 	dsb	sy
 8011b18:	61fb      	str	r3, [r7, #28]
}
 8011b1a:	bf00      	nop
 8011b1c:	bf00      	nop
 8011b1e:	e7fd      	b.n	8011b1c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011b20:	f001 f9da 	bl	8012ed8 <xTaskGetSchedulerState>
 8011b24:	4603      	mov	r3, r0
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d102      	bne.n	8011b30 <xQueueSemaphoreTake+0x64>
 8011b2a:	683b      	ldr	r3, [r7, #0]
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d101      	bne.n	8011b34 <xQueueSemaphoreTake+0x68>
 8011b30:	2301      	movs	r3, #1
 8011b32:	e000      	b.n	8011b36 <xQueueSemaphoreTake+0x6a>
 8011b34:	2300      	movs	r3, #0
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d10b      	bne.n	8011b52 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8011b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b3e:	f383 8811 	msr	BASEPRI, r3
 8011b42:	f3bf 8f6f 	isb	sy
 8011b46:	f3bf 8f4f 	dsb	sy
 8011b4a:	61bb      	str	r3, [r7, #24]
}
 8011b4c:	bf00      	nop
 8011b4e:	bf00      	nop
 8011b50:	e7fd      	b.n	8011b4e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011b52:	f002 f831 	bl	8013bb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011b5a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d024      	beq.n	8011bac <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b64:	1e5a      	subs	r2, r3, #1
 8011b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b68:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d104      	bne.n	8011b7c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8011b72:	f001 fb2b 	bl	80131cc <pvTaskIncrementMutexHeldCount>
 8011b76:	4602      	mov	r2, r0
 8011b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b7a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b7e:	691b      	ldr	r3, [r3, #16]
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d00f      	beq.n	8011ba4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b86:	3310      	adds	r3, #16
 8011b88:	4618      	mov	r0, r3
 8011b8a:	f000 ffcf 	bl	8012b2c <xTaskRemoveFromEventList>
 8011b8e:	4603      	mov	r3, r0
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d007      	beq.n	8011ba4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011b94:	4b54      	ldr	r3, [pc, #336]	@ (8011ce8 <xQueueSemaphoreTake+0x21c>)
 8011b96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011b9a:	601a      	str	r2, [r3, #0]
 8011b9c:	f3bf 8f4f 	dsb	sy
 8011ba0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011ba4:	f002 f83a 	bl	8013c1c <vPortExitCritical>
				return pdPASS;
 8011ba8:	2301      	movs	r3, #1
 8011baa:	e098      	b.n	8011cde <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011bac:	683b      	ldr	r3, [r7, #0]
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d112      	bne.n	8011bd8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8011bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d00b      	beq.n	8011bd0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8011bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bbc:	f383 8811 	msr	BASEPRI, r3
 8011bc0:	f3bf 8f6f 	isb	sy
 8011bc4:	f3bf 8f4f 	dsb	sy
 8011bc8:	617b      	str	r3, [r7, #20]
}
 8011bca:	bf00      	nop
 8011bcc:	bf00      	nop
 8011bce:	e7fd      	b.n	8011bcc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011bd0:	f002 f824 	bl	8013c1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011bd4:	2300      	movs	r3, #0
 8011bd6:	e082      	b.n	8011cde <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011bd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d106      	bne.n	8011bec <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011bde:	f107 030c 	add.w	r3, r7, #12
 8011be2:	4618      	mov	r0, r3
 8011be4:	f001 f806 	bl	8012bf4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011be8:	2301      	movs	r3, #1
 8011bea:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011bec:	f002 f816 	bl	8013c1c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011bf0:	f000 fd5c 	bl	80126ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011bf4:	f001 ffe0 	bl	8013bb8 <vPortEnterCritical>
 8011bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011bfa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011bfe:	b25b      	sxtb	r3, r3
 8011c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c04:	d103      	bne.n	8011c0e <xQueueSemaphoreTake+0x142>
 8011c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c08:	2200      	movs	r2, #0
 8011c0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011c14:	b25b      	sxtb	r3, r3
 8011c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c1a:	d103      	bne.n	8011c24 <xQueueSemaphoreTake+0x158>
 8011c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c1e:	2200      	movs	r2, #0
 8011c20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011c24:	f001 fffa 	bl	8013c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011c28:	463a      	mov	r2, r7
 8011c2a:	f107 030c 	add.w	r3, r7, #12
 8011c2e:	4611      	mov	r1, r2
 8011c30:	4618      	mov	r0, r3
 8011c32:	f000 fff5 	bl	8012c20 <xTaskCheckForTimeOut>
 8011c36:	4603      	mov	r3, r0
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d132      	bne.n	8011ca2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011c3c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011c3e:	f000 f9d1 	bl	8011fe4 <prvIsQueueEmpty>
 8011c42:	4603      	mov	r3, r0
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d026      	beq.n	8011c96 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c4a:	681b      	ldr	r3, [r3, #0]
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d109      	bne.n	8011c64 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8011c50:	f001 ffb2 	bl	8013bb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c56:	689b      	ldr	r3, [r3, #8]
 8011c58:	4618      	mov	r0, r3
 8011c5a:	f001 f95b 	bl	8012f14 <xTaskPriorityInherit>
 8011c5e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8011c60:	f001 ffdc 	bl	8013c1c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c66:	3324      	adds	r3, #36	@ 0x24
 8011c68:	683a      	ldr	r2, [r7, #0]
 8011c6a:	4611      	mov	r1, r2
 8011c6c:	4618      	mov	r0, r3
 8011c6e:	f000 ff0b 	bl	8012a88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011c72:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011c74:	f000 f964 	bl	8011f40 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011c78:	f000 fd26 	bl	80126c8 <xTaskResumeAll>
 8011c7c:	4603      	mov	r3, r0
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	f47f af67 	bne.w	8011b52 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8011c84:	4b18      	ldr	r3, [pc, #96]	@ (8011ce8 <xQueueSemaphoreTake+0x21c>)
 8011c86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c8a:	601a      	str	r2, [r3, #0]
 8011c8c:	f3bf 8f4f 	dsb	sy
 8011c90:	f3bf 8f6f 	isb	sy
 8011c94:	e75d      	b.n	8011b52 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8011c96:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011c98:	f000 f952 	bl	8011f40 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011c9c:	f000 fd14 	bl	80126c8 <xTaskResumeAll>
 8011ca0:	e757      	b.n	8011b52 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8011ca2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011ca4:	f000 f94c 	bl	8011f40 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011ca8:	f000 fd0e 	bl	80126c8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011cac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011cae:	f000 f999 	bl	8011fe4 <prvIsQueueEmpty>
 8011cb2:	4603      	mov	r3, r0
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	f43f af4c 	beq.w	8011b52 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8011cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d00d      	beq.n	8011cdc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8011cc0:	f001 ff7a 	bl	8013bb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8011cc4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011cc6:	f000 f893 	bl	8011df0 <prvGetDisinheritPriorityAfterTimeout>
 8011cca:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cce:	689b      	ldr	r3, [r3, #8]
 8011cd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011cd2:	4618      	mov	r0, r3
 8011cd4:	f001 f9f6 	bl	80130c4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8011cd8:	f001 ffa0 	bl	8013c1c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011cdc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011cde:	4618      	mov	r0, r3
 8011ce0:	3738      	adds	r7, #56	@ 0x38
 8011ce2:	46bd      	mov	sp, r7
 8011ce4:	bd80      	pop	{r7, pc}
 8011ce6:	bf00      	nop
 8011ce8:	e000ed04 	.word	0xe000ed04

08011cec <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011cec:	b580      	push	{r7, lr}
 8011cee:	b08e      	sub	sp, #56	@ 0x38
 8011cf0:	af00      	add	r7, sp, #0
 8011cf2:	60f8      	str	r0, [r7, #12]
 8011cf4:	60b9      	str	r1, [r7, #8]
 8011cf6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	d10b      	bne.n	8011d1a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8011d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d06:	f383 8811 	msr	BASEPRI, r3
 8011d0a:	f3bf 8f6f 	isb	sy
 8011d0e:	f3bf 8f4f 	dsb	sy
 8011d12:	623b      	str	r3, [r7, #32]
}
 8011d14:	bf00      	nop
 8011d16:	bf00      	nop
 8011d18:	e7fd      	b.n	8011d16 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011d1a:	68bb      	ldr	r3, [r7, #8]
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d103      	bne.n	8011d28 <xQueueReceiveFromISR+0x3c>
 8011d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d101      	bne.n	8011d2c <xQueueReceiveFromISR+0x40>
 8011d28:	2301      	movs	r3, #1
 8011d2a:	e000      	b.n	8011d2e <xQueueReceiveFromISR+0x42>
 8011d2c:	2300      	movs	r3, #0
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d10b      	bne.n	8011d4a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8011d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d36:	f383 8811 	msr	BASEPRI, r3
 8011d3a:	f3bf 8f6f 	isb	sy
 8011d3e:	f3bf 8f4f 	dsb	sy
 8011d42:	61fb      	str	r3, [r7, #28]
}
 8011d44:	bf00      	nop
 8011d46:	bf00      	nop
 8011d48:	e7fd      	b.n	8011d46 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011d4a:	f002 f815 	bl	8013d78 <vPortValidateInterruptPriority>
	__asm volatile
 8011d4e:	f3ef 8211 	mrs	r2, BASEPRI
 8011d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d56:	f383 8811 	msr	BASEPRI, r3
 8011d5a:	f3bf 8f6f 	isb	sy
 8011d5e:	f3bf 8f4f 	dsb	sy
 8011d62:	61ba      	str	r2, [r7, #24]
 8011d64:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8011d66:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011d6e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d02f      	beq.n	8011dd6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8011d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011d7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011d80:	68b9      	ldr	r1, [r7, #8]
 8011d82:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011d84:	f000 f8b6 	bl	8011ef4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d8a:	1e5a      	subs	r2, r3, #1
 8011d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d8e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8011d90:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d98:	d112      	bne.n	8011dc0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d9c:	691b      	ldr	r3, [r3, #16]
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d016      	beq.n	8011dd0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011da4:	3310      	adds	r3, #16
 8011da6:	4618      	mov	r0, r3
 8011da8:	f000 fec0 	bl	8012b2c <xTaskRemoveFromEventList>
 8011dac:	4603      	mov	r3, r0
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d00e      	beq.n	8011dd0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d00b      	beq.n	8011dd0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	2201      	movs	r2, #1
 8011dbc:	601a      	str	r2, [r3, #0]
 8011dbe:	e007      	b.n	8011dd0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011dc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011dc4:	3301      	adds	r3, #1
 8011dc6:	b2db      	uxtb	r3, r3
 8011dc8:	b25a      	sxtb	r2, r3
 8011dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8011dd0:	2301      	movs	r3, #1
 8011dd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8011dd4:	e001      	b.n	8011dda <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8011dd6:	2300      	movs	r3, #0
 8011dd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8011dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ddc:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011dde:	693b      	ldr	r3, [r7, #16]
 8011de0:	f383 8811 	msr	BASEPRI, r3
}
 8011de4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011de6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011de8:	4618      	mov	r0, r3
 8011dea:	3738      	adds	r7, #56	@ 0x38
 8011dec:	46bd      	mov	sp, r7
 8011dee:	bd80      	pop	{r7, pc}

08011df0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8011df0:	b480      	push	{r7}
 8011df2:	b085      	sub	sp, #20
 8011df4:	af00      	add	r7, sp, #0
 8011df6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d006      	beq.n	8011e0e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8011e0a:	60fb      	str	r3, [r7, #12]
 8011e0c:	e001      	b.n	8011e12 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8011e0e:	2300      	movs	r3, #0
 8011e10:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8011e12:	68fb      	ldr	r3, [r7, #12]
	}
 8011e14:	4618      	mov	r0, r3
 8011e16:	3714      	adds	r7, #20
 8011e18:	46bd      	mov	sp, r7
 8011e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e1e:	4770      	bx	lr

08011e20 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011e20:	b580      	push	{r7, lr}
 8011e22:	b086      	sub	sp, #24
 8011e24:	af00      	add	r7, sp, #0
 8011e26:	60f8      	str	r0, [r7, #12]
 8011e28:	60b9      	str	r1, [r7, #8]
 8011e2a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011e2c:	2300      	movs	r3, #0
 8011e2e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011e30:	68fb      	ldr	r3, [r7, #12]
 8011e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e34:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d10d      	bne.n	8011e5a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d14d      	bne.n	8011ee2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011e46:	68fb      	ldr	r3, [r7, #12]
 8011e48:	689b      	ldr	r3, [r3, #8]
 8011e4a:	4618      	mov	r0, r3
 8011e4c:	f001 f8ca 	bl	8012fe4 <xTaskPriorityDisinherit>
 8011e50:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	2200      	movs	r2, #0
 8011e56:	609a      	str	r2, [r3, #8]
 8011e58:	e043      	b.n	8011ee2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d119      	bne.n	8011e94 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011e60:	68fb      	ldr	r3, [r7, #12]
 8011e62:	6858      	ldr	r0, [r3, #4]
 8011e64:	68fb      	ldr	r3, [r7, #12]
 8011e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e68:	461a      	mov	r2, r3
 8011e6a:	68b9      	ldr	r1, [r7, #8]
 8011e6c:	f002 fa40 	bl	80142f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011e70:	68fb      	ldr	r3, [r7, #12]
 8011e72:	685a      	ldr	r2, [r3, #4]
 8011e74:	68fb      	ldr	r3, [r7, #12]
 8011e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e78:	441a      	add	r2, r3
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011e7e:	68fb      	ldr	r3, [r7, #12]
 8011e80:	685a      	ldr	r2, [r3, #4]
 8011e82:	68fb      	ldr	r3, [r7, #12]
 8011e84:	689b      	ldr	r3, [r3, #8]
 8011e86:	429a      	cmp	r2, r3
 8011e88:	d32b      	bcc.n	8011ee2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	681a      	ldr	r2, [r3, #0]
 8011e8e:	68fb      	ldr	r3, [r7, #12]
 8011e90:	605a      	str	r2, [r3, #4]
 8011e92:	e026      	b.n	8011ee2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	68d8      	ldr	r0, [r3, #12]
 8011e98:	68fb      	ldr	r3, [r7, #12]
 8011e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e9c:	461a      	mov	r2, r3
 8011e9e:	68b9      	ldr	r1, [r7, #8]
 8011ea0:	f002 fa26 	bl	80142f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	68da      	ldr	r2, [r3, #12]
 8011ea8:	68fb      	ldr	r3, [r7, #12]
 8011eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011eac:	425b      	negs	r3, r3
 8011eae:	441a      	add	r2, r3
 8011eb0:	68fb      	ldr	r3, [r7, #12]
 8011eb2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	68da      	ldr	r2, [r3, #12]
 8011eb8:	68fb      	ldr	r3, [r7, #12]
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	429a      	cmp	r2, r3
 8011ebe:	d207      	bcs.n	8011ed0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011ec0:	68fb      	ldr	r3, [r7, #12]
 8011ec2:	689a      	ldr	r2, [r3, #8]
 8011ec4:	68fb      	ldr	r3, [r7, #12]
 8011ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011ec8:	425b      	negs	r3, r3
 8011eca:	441a      	add	r2, r3
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	2b02      	cmp	r3, #2
 8011ed4:	d105      	bne.n	8011ee2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011ed6:	693b      	ldr	r3, [r7, #16]
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d002      	beq.n	8011ee2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011edc:	693b      	ldr	r3, [r7, #16]
 8011ede:	3b01      	subs	r3, #1
 8011ee0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011ee2:	693b      	ldr	r3, [r7, #16]
 8011ee4:	1c5a      	adds	r2, r3, #1
 8011ee6:	68fb      	ldr	r3, [r7, #12]
 8011ee8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8011eea:	697b      	ldr	r3, [r7, #20]
}
 8011eec:	4618      	mov	r0, r3
 8011eee:	3718      	adds	r7, #24
 8011ef0:	46bd      	mov	sp, r7
 8011ef2:	bd80      	pop	{r7, pc}

08011ef4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011ef4:	b580      	push	{r7, lr}
 8011ef6:	b082      	sub	sp, #8
 8011ef8:	af00      	add	r7, sp, #0
 8011efa:	6078      	str	r0, [r7, #4]
 8011efc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d018      	beq.n	8011f38 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	68da      	ldr	r2, [r3, #12]
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011f0e:	441a      	add	r2, r3
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	68da      	ldr	r2, [r3, #12]
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	689b      	ldr	r3, [r3, #8]
 8011f1c:	429a      	cmp	r2, r3
 8011f1e:	d303      	bcc.n	8011f28 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	681a      	ldr	r2, [r3, #0]
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	68d9      	ldr	r1, [r3, #12]
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011f30:	461a      	mov	r2, r3
 8011f32:	6838      	ldr	r0, [r7, #0]
 8011f34:	f002 f9dc 	bl	80142f0 <memcpy>
	}
}
 8011f38:	bf00      	nop
 8011f3a:	3708      	adds	r7, #8
 8011f3c:	46bd      	mov	sp, r7
 8011f3e:	bd80      	pop	{r7, pc}

08011f40 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011f40:	b580      	push	{r7, lr}
 8011f42:	b084      	sub	sp, #16
 8011f44:	af00      	add	r7, sp, #0
 8011f46:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011f48:	f001 fe36 	bl	8013bb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011f52:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011f54:	e011      	b.n	8011f7a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d012      	beq.n	8011f84 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	3324      	adds	r3, #36	@ 0x24
 8011f62:	4618      	mov	r0, r3
 8011f64:	f000 fde2 	bl	8012b2c <xTaskRemoveFromEventList>
 8011f68:	4603      	mov	r3, r0
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d001      	beq.n	8011f72 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011f6e:	f000 febb 	bl	8012ce8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011f72:	7bfb      	ldrb	r3, [r7, #15]
 8011f74:	3b01      	subs	r3, #1
 8011f76:	b2db      	uxtb	r3, r3
 8011f78:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	dce9      	bgt.n	8011f56 <prvUnlockQueue+0x16>
 8011f82:	e000      	b.n	8011f86 <prvUnlockQueue+0x46>
					break;
 8011f84:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	22ff      	movs	r2, #255	@ 0xff
 8011f8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8011f8e:	f001 fe45 	bl	8013c1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011f92:	f001 fe11 	bl	8013bb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011f9c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011f9e:	e011      	b.n	8011fc4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	691b      	ldr	r3, [r3, #16]
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d012      	beq.n	8011fce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	3310      	adds	r3, #16
 8011fac:	4618      	mov	r0, r3
 8011fae:	f000 fdbd 	bl	8012b2c <xTaskRemoveFromEventList>
 8011fb2:	4603      	mov	r3, r0
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d001      	beq.n	8011fbc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011fb8:	f000 fe96 	bl	8012ce8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011fbc:	7bbb      	ldrb	r3, [r7, #14]
 8011fbe:	3b01      	subs	r3, #1
 8011fc0:	b2db      	uxtb	r3, r3
 8011fc2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011fc4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	dce9      	bgt.n	8011fa0 <prvUnlockQueue+0x60>
 8011fcc:	e000      	b.n	8011fd0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011fce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	22ff      	movs	r2, #255	@ 0xff
 8011fd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8011fd8:	f001 fe20 	bl	8013c1c <vPortExitCritical>
}
 8011fdc:	bf00      	nop
 8011fde:	3710      	adds	r7, #16
 8011fe0:	46bd      	mov	sp, r7
 8011fe2:	bd80      	pop	{r7, pc}

08011fe4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011fe4:	b580      	push	{r7, lr}
 8011fe6:	b084      	sub	sp, #16
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011fec:	f001 fde4 	bl	8013bb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d102      	bne.n	8011ffe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011ff8:	2301      	movs	r3, #1
 8011ffa:	60fb      	str	r3, [r7, #12]
 8011ffc:	e001      	b.n	8012002 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011ffe:	2300      	movs	r3, #0
 8012000:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012002:	f001 fe0b 	bl	8013c1c <vPortExitCritical>

	return xReturn;
 8012006:	68fb      	ldr	r3, [r7, #12]
}
 8012008:	4618      	mov	r0, r3
 801200a:	3710      	adds	r7, #16
 801200c:	46bd      	mov	sp, r7
 801200e:	bd80      	pop	{r7, pc}

08012010 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8012010:	b580      	push	{r7, lr}
 8012012:	b084      	sub	sp, #16
 8012014:	af00      	add	r7, sp, #0
 8012016:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012018:	f001 fdce 	bl	8013bb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012024:	429a      	cmp	r2, r3
 8012026:	d102      	bne.n	801202e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012028:	2301      	movs	r3, #1
 801202a:	60fb      	str	r3, [r7, #12]
 801202c:	e001      	b.n	8012032 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801202e:	2300      	movs	r3, #0
 8012030:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012032:	f001 fdf3 	bl	8013c1c <vPortExitCritical>

	return xReturn;
 8012036:	68fb      	ldr	r3, [r7, #12]
}
 8012038:	4618      	mov	r0, r3
 801203a:	3710      	adds	r7, #16
 801203c:	46bd      	mov	sp, r7
 801203e:	bd80      	pop	{r7, pc}

08012040 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8012040:	b480      	push	{r7}
 8012042:	b085      	sub	sp, #20
 8012044:	af00      	add	r7, sp, #0
 8012046:	6078      	str	r0, [r7, #4]
 8012048:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801204a:	2300      	movs	r3, #0
 801204c:	60fb      	str	r3, [r7, #12]
 801204e:	e014      	b.n	801207a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8012050:	4a0f      	ldr	r2, [pc, #60]	@ (8012090 <vQueueAddToRegistry+0x50>)
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012058:	2b00      	cmp	r3, #0
 801205a:	d10b      	bne.n	8012074 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801205c:	490c      	ldr	r1, [pc, #48]	@ (8012090 <vQueueAddToRegistry+0x50>)
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	683a      	ldr	r2, [r7, #0]
 8012062:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8012066:	4a0a      	ldr	r2, [pc, #40]	@ (8012090 <vQueueAddToRegistry+0x50>)
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	00db      	lsls	r3, r3, #3
 801206c:	4413      	add	r3, r2
 801206e:	687a      	ldr	r2, [r7, #4]
 8012070:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012072:	e006      	b.n	8012082 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	3301      	adds	r3, #1
 8012078:	60fb      	str	r3, [r7, #12]
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	2b07      	cmp	r3, #7
 801207e:	d9e7      	bls.n	8012050 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012080:	bf00      	nop
 8012082:	bf00      	nop
 8012084:	3714      	adds	r7, #20
 8012086:	46bd      	mov	sp, r7
 8012088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801208c:	4770      	bx	lr
 801208e:	bf00      	nop
 8012090:	24001198 	.word	0x24001198

08012094 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012094:	b580      	push	{r7, lr}
 8012096:	b086      	sub	sp, #24
 8012098:	af00      	add	r7, sp, #0
 801209a:	60f8      	str	r0, [r7, #12]
 801209c:	60b9      	str	r1, [r7, #8]
 801209e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80120a4:	f001 fd88 	bl	8013bb8 <vPortEnterCritical>
 80120a8:	697b      	ldr	r3, [r7, #20]
 80120aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80120ae:	b25b      	sxtb	r3, r3
 80120b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120b4:	d103      	bne.n	80120be <vQueueWaitForMessageRestricted+0x2a>
 80120b6:	697b      	ldr	r3, [r7, #20]
 80120b8:	2200      	movs	r2, #0
 80120ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80120be:	697b      	ldr	r3, [r7, #20]
 80120c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80120c4:	b25b      	sxtb	r3, r3
 80120c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120ca:	d103      	bne.n	80120d4 <vQueueWaitForMessageRestricted+0x40>
 80120cc:	697b      	ldr	r3, [r7, #20]
 80120ce:	2200      	movs	r2, #0
 80120d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80120d4:	f001 fda2 	bl	8013c1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80120d8:	697b      	ldr	r3, [r7, #20]
 80120da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d106      	bne.n	80120ee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80120e0:	697b      	ldr	r3, [r7, #20]
 80120e2:	3324      	adds	r3, #36	@ 0x24
 80120e4:	687a      	ldr	r2, [r7, #4]
 80120e6:	68b9      	ldr	r1, [r7, #8]
 80120e8:	4618      	mov	r0, r3
 80120ea:	f000 fcf3 	bl	8012ad4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80120ee:	6978      	ldr	r0, [r7, #20]
 80120f0:	f7ff ff26 	bl	8011f40 <prvUnlockQueue>
	}
 80120f4:	bf00      	nop
 80120f6:	3718      	adds	r7, #24
 80120f8:	46bd      	mov	sp, r7
 80120fa:	bd80      	pop	{r7, pc}

080120fc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80120fc:	b580      	push	{r7, lr}
 80120fe:	b08e      	sub	sp, #56	@ 0x38
 8012100:	af04      	add	r7, sp, #16
 8012102:	60f8      	str	r0, [r7, #12]
 8012104:	60b9      	str	r1, [r7, #8]
 8012106:	607a      	str	r2, [r7, #4]
 8012108:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801210a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801210c:	2b00      	cmp	r3, #0
 801210e:	d10b      	bne.n	8012128 <xTaskCreateStatic+0x2c>
	__asm volatile
 8012110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012114:	f383 8811 	msr	BASEPRI, r3
 8012118:	f3bf 8f6f 	isb	sy
 801211c:	f3bf 8f4f 	dsb	sy
 8012120:	623b      	str	r3, [r7, #32]
}
 8012122:	bf00      	nop
 8012124:	bf00      	nop
 8012126:	e7fd      	b.n	8012124 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8012128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801212a:	2b00      	cmp	r3, #0
 801212c:	d10b      	bne.n	8012146 <xTaskCreateStatic+0x4a>
	__asm volatile
 801212e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012132:	f383 8811 	msr	BASEPRI, r3
 8012136:	f3bf 8f6f 	isb	sy
 801213a:	f3bf 8f4f 	dsb	sy
 801213e:	61fb      	str	r3, [r7, #28]
}
 8012140:	bf00      	nop
 8012142:	bf00      	nop
 8012144:	e7fd      	b.n	8012142 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8012146:	23a8      	movs	r3, #168	@ 0xa8
 8012148:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801214a:	693b      	ldr	r3, [r7, #16]
 801214c:	2ba8      	cmp	r3, #168	@ 0xa8
 801214e:	d00b      	beq.n	8012168 <xTaskCreateStatic+0x6c>
	__asm volatile
 8012150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012154:	f383 8811 	msr	BASEPRI, r3
 8012158:	f3bf 8f6f 	isb	sy
 801215c:	f3bf 8f4f 	dsb	sy
 8012160:	61bb      	str	r3, [r7, #24]
}
 8012162:	bf00      	nop
 8012164:	bf00      	nop
 8012166:	e7fd      	b.n	8012164 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8012168:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801216a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801216c:	2b00      	cmp	r3, #0
 801216e:	d01e      	beq.n	80121ae <xTaskCreateStatic+0xb2>
 8012170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012172:	2b00      	cmp	r3, #0
 8012174:	d01b      	beq.n	80121ae <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012178:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801217a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801217c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801217e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012182:	2202      	movs	r2, #2
 8012184:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012188:	2300      	movs	r3, #0
 801218a:	9303      	str	r3, [sp, #12]
 801218c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801218e:	9302      	str	r3, [sp, #8]
 8012190:	f107 0314 	add.w	r3, r7, #20
 8012194:	9301      	str	r3, [sp, #4]
 8012196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012198:	9300      	str	r3, [sp, #0]
 801219a:	683b      	ldr	r3, [r7, #0]
 801219c:	687a      	ldr	r2, [r7, #4]
 801219e:	68b9      	ldr	r1, [r7, #8]
 80121a0:	68f8      	ldr	r0, [r7, #12]
 80121a2:	f000 f851 	bl	8012248 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80121a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80121a8:	f000 f8f6 	bl	8012398 <prvAddNewTaskToReadyList>
 80121ac:	e001      	b.n	80121b2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80121ae:	2300      	movs	r3, #0
 80121b0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80121b2:	697b      	ldr	r3, [r7, #20]
	}
 80121b4:	4618      	mov	r0, r3
 80121b6:	3728      	adds	r7, #40	@ 0x28
 80121b8:	46bd      	mov	sp, r7
 80121ba:	bd80      	pop	{r7, pc}

080121bc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80121bc:	b580      	push	{r7, lr}
 80121be:	b08c      	sub	sp, #48	@ 0x30
 80121c0:	af04      	add	r7, sp, #16
 80121c2:	60f8      	str	r0, [r7, #12]
 80121c4:	60b9      	str	r1, [r7, #8]
 80121c6:	603b      	str	r3, [r7, #0]
 80121c8:	4613      	mov	r3, r2
 80121ca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80121cc:	88fb      	ldrh	r3, [r7, #6]
 80121ce:	009b      	lsls	r3, r3, #2
 80121d0:	4618      	mov	r0, r3
 80121d2:	f001 fe13 	bl	8013dfc <pvPortMalloc>
 80121d6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80121d8:	697b      	ldr	r3, [r7, #20]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d00e      	beq.n	80121fc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80121de:	20a8      	movs	r0, #168	@ 0xa8
 80121e0:	f001 fe0c 	bl	8013dfc <pvPortMalloc>
 80121e4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80121e6:	69fb      	ldr	r3, [r7, #28]
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	d003      	beq.n	80121f4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80121ec:	69fb      	ldr	r3, [r7, #28]
 80121ee:	697a      	ldr	r2, [r7, #20]
 80121f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80121f2:	e005      	b.n	8012200 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80121f4:	6978      	ldr	r0, [r7, #20]
 80121f6:	f001 fecf 	bl	8013f98 <vPortFree>
 80121fa:	e001      	b.n	8012200 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80121fc:	2300      	movs	r3, #0
 80121fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012200:	69fb      	ldr	r3, [r7, #28]
 8012202:	2b00      	cmp	r3, #0
 8012204:	d017      	beq.n	8012236 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012206:	69fb      	ldr	r3, [r7, #28]
 8012208:	2200      	movs	r2, #0
 801220a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801220e:	88fa      	ldrh	r2, [r7, #6]
 8012210:	2300      	movs	r3, #0
 8012212:	9303      	str	r3, [sp, #12]
 8012214:	69fb      	ldr	r3, [r7, #28]
 8012216:	9302      	str	r3, [sp, #8]
 8012218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801221a:	9301      	str	r3, [sp, #4]
 801221c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801221e:	9300      	str	r3, [sp, #0]
 8012220:	683b      	ldr	r3, [r7, #0]
 8012222:	68b9      	ldr	r1, [r7, #8]
 8012224:	68f8      	ldr	r0, [r7, #12]
 8012226:	f000 f80f 	bl	8012248 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801222a:	69f8      	ldr	r0, [r7, #28]
 801222c:	f000 f8b4 	bl	8012398 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012230:	2301      	movs	r3, #1
 8012232:	61bb      	str	r3, [r7, #24]
 8012234:	e002      	b.n	801223c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012236:	f04f 33ff 	mov.w	r3, #4294967295
 801223a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801223c:	69bb      	ldr	r3, [r7, #24]
	}
 801223e:	4618      	mov	r0, r3
 8012240:	3720      	adds	r7, #32
 8012242:	46bd      	mov	sp, r7
 8012244:	bd80      	pop	{r7, pc}
	...

08012248 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012248:	b580      	push	{r7, lr}
 801224a:	b088      	sub	sp, #32
 801224c:	af00      	add	r7, sp, #0
 801224e:	60f8      	str	r0, [r7, #12]
 8012250:	60b9      	str	r1, [r7, #8]
 8012252:	607a      	str	r2, [r7, #4]
 8012254:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012258:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	009b      	lsls	r3, r3, #2
 801225e:	461a      	mov	r2, r3
 8012260:	21a5      	movs	r1, #165	@ 0xa5
 8012262:	f001 ffb9 	bl	80141d8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012268:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801226a:	6879      	ldr	r1, [r7, #4]
 801226c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8012270:	440b      	add	r3, r1
 8012272:	009b      	lsls	r3, r3, #2
 8012274:	4413      	add	r3, r2
 8012276:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012278:	69bb      	ldr	r3, [r7, #24]
 801227a:	f023 0307 	bic.w	r3, r3, #7
 801227e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012280:	69bb      	ldr	r3, [r7, #24]
 8012282:	f003 0307 	and.w	r3, r3, #7
 8012286:	2b00      	cmp	r3, #0
 8012288:	d00b      	beq.n	80122a2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801228a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801228e:	f383 8811 	msr	BASEPRI, r3
 8012292:	f3bf 8f6f 	isb	sy
 8012296:	f3bf 8f4f 	dsb	sy
 801229a:	617b      	str	r3, [r7, #20]
}
 801229c:	bf00      	nop
 801229e:	bf00      	nop
 80122a0:	e7fd      	b.n	801229e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80122a2:	68bb      	ldr	r3, [r7, #8]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d01f      	beq.n	80122e8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80122a8:	2300      	movs	r3, #0
 80122aa:	61fb      	str	r3, [r7, #28]
 80122ac:	e012      	b.n	80122d4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80122ae:	68ba      	ldr	r2, [r7, #8]
 80122b0:	69fb      	ldr	r3, [r7, #28]
 80122b2:	4413      	add	r3, r2
 80122b4:	7819      	ldrb	r1, [r3, #0]
 80122b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80122b8:	69fb      	ldr	r3, [r7, #28]
 80122ba:	4413      	add	r3, r2
 80122bc:	3334      	adds	r3, #52	@ 0x34
 80122be:	460a      	mov	r2, r1
 80122c0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80122c2:	68ba      	ldr	r2, [r7, #8]
 80122c4:	69fb      	ldr	r3, [r7, #28]
 80122c6:	4413      	add	r3, r2
 80122c8:	781b      	ldrb	r3, [r3, #0]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d006      	beq.n	80122dc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80122ce:	69fb      	ldr	r3, [r7, #28]
 80122d0:	3301      	adds	r3, #1
 80122d2:	61fb      	str	r3, [r7, #28]
 80122d4:	69fb      	ldr	r3, [r7, #28]
 80122d6:	2b0f      	cmp	r3, #15
 80122d8:	d9e9      	bls.n	80122ae <prvInitialiseNewTask+0x66>
 80122da:	e000      	b.n	80122de <prvInitialiseNewTask+0x96>
			{
				break;
 80122dc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80122de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122e0:	2200      	movs	r2, #0
 80122e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80122e6:	e003      	b.n	80122f0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80122e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122ea:	2200      	movs	r2, #0
 80122ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80122f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122f2:	2b37      	cmp	r3, #55	@ 0x37
 80122f4:	d901      	bls.n	80122fa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80122f6:	2337      	movs	r3, #55	@ 0x37
 80122f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80122fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80122fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012302:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012304:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012308:	2200      	movs	r2, #0
 801230a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801230c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801230e:	3304      	adds	r3, #4
 8012310:	4618      	mov	r0, r3
 8012312:	f7fe ff13 	bl	801113c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012318:	3318      	adds	r3, #24
 801231a:	4618      	mov	r0, r3
 801231c:	f7fe ff0e 	bl	801113c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012322:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012324:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012328:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801232c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801232e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012332:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012334:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012338:	2200      	movs	r2, #0
 801233a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801233e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012340:	2200      	movs	r2, #0
 8012342:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012348:	3354      	adds	r3, #84	@ 0x54
 801234a:	224c      	movs	r2, #76	@ 0x4c
 801234c:	2100      	movs	r1, #0
 801234e:	4618      	mov	r0, r3
 8012350:	f001 ff42 	bl	80141d8 <memset>
 8012354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012356:	4a0d      	ldr	r2, [pc, #52]	@ (801238c <prvInitialiseNewTask+0x144>)
 8012358:	659a      	str	r2, [r3, #88]	@ 0x58
 801235a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801235c:	4a0c      	ldr	r2, [pc, #48]	@ (8012390 <prvInitialiseNewTask+0x148>)
 801235e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012362:	4a0c      	ldr	r2, [pc, #48]	@ (8012394 <prvInitialiseNewTask+0x14c>)
 8012364:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012366:	683a      	ldr	r2, [r7, #0]
 8012368:	68f9      	ldr	r1, [r7, #12]
 801236a:	69b8      	ldr	r0, [r7, #24]
 801236c:	f001 faf0 	bl	8013950 <pxPortInitialiseStack>
 8012370:	4602      	mov	r2, r0
 8012372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012374:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012378:	2b00      	cmp	r3, #0
 801237a:	d002      	beq.n	8012382 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801237c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801237e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012380:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012382:	bf00      	nop
 8012384:	3720      	adds	r7, #32
 8012386:	46bd      	mov	sp, r7
 8012388:	bd80      	pop	{r7, pc}
 801238a:	bf00      	nop
 801238c:	2400542c 	.word	0x2400542c
 8012390:	24005494 	.word	0x24005494
 8012394:	240054fc 	.word	0x240054fc

08012398 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012398:	b580      	push	{r7, lr}
 801239a:	b082      	sub	sp, #8
 801239c:	af00      	add	r7, sp, #0
 801239e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80123a0:	f001 fc0a 	bl	8013bb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80123a4:	4b2d      	ldr	r3, [pc, #180]	@ (801245c <prvAddNewTaskToReadyList+0xc4>)
 80123a6:	681b      	ldr	r3, [r3, #0]
 80123a8:	3301      	adds	r3, #1
 80123aa:	4a2c      	ldr	r2, [pc, #176]	@ (801245c <prvAddNewTaskToReadyList+0xc4>)
 80123ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80123ae:	4b2c      	ldr	r3, [pc, #176]	@ (8012460 <prvAddNewTaskToReadyList+0xc8>)
 80123b0:	681b      	ldr	r3, [r3, #0]
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d109      	bne.n	80123ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80123b6:	4a2a      	ldr	r2, [pc, #168]	@ (8012460 <prvAddNewTaskToReadyList+0xc8>)
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80123bc:	4b27      	ldr	r3, [pc, #156]	@ (801245c <prvAddNewTaskToReadyList+0xc4>)
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	2b01      	cmp	r3, #1
 80123c2:	d110      	bne.n	80123e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80123c4:	f000 fcb4 	bl	8012d30 <prvInitialiseTaskLists>
 80123c8:	e00d      	b.n	80123e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80123ca:	4b26      	ldr	r3, [pc, #152]	@ (8012464 <prvAddNewTaskToReadyList+0xcc>)
 80123cc:	681b      	ldr	r3, [r3, #0]
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d109      	bne.n	80123e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80123d2:	4b23      	ldr	r3, [pc, #140]	@ (8012460 <prvAddNewTaskToReadyList+0xc8>)
 80123d4:	681b      	ldr	r3, [r3, #0]
 80123d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80123dc:	429a      	cmp	r2, r3
 80123de:	d802      	bhi.n	80123e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80123e0:	4a1f      	ldr	r2, [pc, #124]	@ (8012460 <prvAddNewTaskToReadyList+0xc8>)
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80123e6:	4b20      	ldr	r3, [pc, #128]	@ (8012468 <prvAddNewTaskToReadyList+0xd0>)
 80123e8:	681b      	ldr	r3, [r3, #0]
 80123ea:	3301      	adds	r3, #1
 80123ec:	4a1e      	ldr	r2, [pc, #120]	@ (8012468 <prvAddNewTaskToReadyList+0xd0>)
 80123ee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80123f0:	4b1d      	ldr	r3, [pc, #116]	@ (8012468 <prvAddNewTaskToReadyList+0xd0>)
 80123f2:	681a      	ldr	r2, [r3, #0]
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80123fc:	4b1b      	ldr	r3, [pc, #108]	@ (801246c <prvAddNewTaskToReadyList+0xd4>)
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	429a      	cmp	r2, r3
 8012402:	d903      	bls.n	801240c <prvAddNewTaskToReadyList+0x74>
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012408:	4a18      	ldr	r2, [pc, #96]	@ (801246c <prvAddNewTaskToReadyList+0xd4>)
 801240a:	6013      	str	r3, [r2, #0]
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012410:	4613      	mov	r3, r2
 8012412:	009b      	lsls	r3, r3, #2
 8012414:	4413      	add	r3, r2
 8012416:	009b      	lsls	r3, r3, #2
 8012418:	4a15      	ldr	r2, [pc, #84]	@ (8012470 <prvAddNewTaskToReadyList+0xd8>)
 801241a:	441a      	add	r2, r3
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	3304      	adds	r3, #4
 8012420:	4619      	mov	r1, r3
 8012422:	4610      	mov	r0, r2
 8012424:	f7fe fe97 	bl	8011156 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012428:	f001 fbf8 	bl	8013c1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801242c:	4b0d      	ldr	r3, [pc, #52]	@ (8012464 <prvAddNewTaskToReadyList+0xcc>)
 801242e:	681b      	ldr	r3, [r3, #0]
 8012430:	2b00      	cmp	r3, #0
 8012432:	d00e      	beq.n	8012452 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012434:	4b0a      	ldr	r3, [pc, #40]	@ (8012460 <prvAddNewTaskToReadyList+0xc8>)
 8012436:	681b      	ldr	r3, [r3, #0]
 8012438:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801243e:	429a      	cmp	r2, r3
 8012440:	d207      	bcs.n	8012452 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012442:	4b0c      	ldr	r3, [pc, #48]	@ (8012474 <prvAddNewTaskToReadyList+0xdc>)
 8012444:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012448:	601a      	str	r2, [r3, #0]
 801244a:	f3bf 8f4f 	dsb	sy
 801244e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012452:	bf00      	nop
 8012454:	3708      	adds	r7, #8
 8012456:	46bd      	mov	sp, r7
 8012458:	bd80      	pop	{r7, pc}
 801245a:	bf00      	nop
 801245c:	240016ac 	.word	0x240016ac
 8012460:	240011d8 	.word	0x240011d8
 8012464:	240016b8 	.word	0x240016b8
 8012468:	240016c8 	.word	0x240016c8
 801246c:	240016b4 	.word	0x240016b4
 8012470:	240011dc 	.word	0x240011dc
 8012474:	e000ed04 	.word	0xe000ed04

08012478 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8012478:	b580      	push	{r7, lr}
 801247a:	b084      	sub	sp, #16
 801247c:	af00      	add	r7, sp, #0
 801247e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8012480:	f001 fb9a 	bl	8013bb8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	2b00      	cmp	r3, #0
 8012488:	d102      	bne.n	8012490 <vTaskDelete+0x18>
 801248a:	4b2d      	ldr	r3, [pc, #180]	@ (8012540 <vTaskDelete+0xc8>)
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	e000      	b.n	8012492 <vTaskDelete+0x1a>
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	3304      	adds	r3, #4
 8012498:	4618      	mov	r0, r3
 801249a:	f7fe feb9 	bl	8011210 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d004      	beq.n	80124b0 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	3318      	adds	r3, #24
 80124aa:	4618      	mov	r0, r3
 80124ac:	f7fe feb0 	bl	8011210 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80124b0:	4b24      	ldr	r3, [pc, #144]	@ (8012544 <vTaskDelete+0xcc>)
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	3301      	adds	r3, #1
 80124b6:	4a23      	ldr	r2, [pc, #140]	@ (8012544 <vTaskDelete+0xcc>)
 80124b8:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80124ba:	4b21      	ldr	r3, [pc, #132]	@ (8012540 <vTaskDelete+0xc8>)
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	68fa      	ldr	r2, [r7, #12]
 80124c0:	429a      	cmp	r2, r3
 80124c2:	d10b      	bne.n	80124dc <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80124c4:	68fb      	ldr	r3, [r7, #12]
 80124c6:	3304      	adds	r3, #4
 80124c8:	4619      	mov	r1, r3
 80124ca:	481f      	ldr	r0, [pc, #124]	@ (8012548 <vTaskDelete+0xd0>)
 80124cc:	f7fe fe43 	bl	8011156 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80124d0:	4b1e      	ldr	r3, [pc, #120]	@ (801254c <vTaskDelete+0xd4>)
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	3301      	adds	r3, #1
 80124d6:	4a1d      	ldr	r2, [pc, #116]	@ (801254c <vTaskDelete+0xd4>)
 80124d8:	6013      	str	r3, [r2, #0]
 80124da:	e009      	b.n	80124f0 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80124dc:	4b1c      	ldr	r3, [pc, #112]	@ (8012550 <vTaskDelete+0xd8>)
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	3b01      	subs	r3, #1
 80124e2:	4a1b      	ldr	r2, [pc, #108]	@ (8012550 <vTaskDelete+0xd8>)
 80124e4:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80124e6:	68f8      	ldr	r0, [r7, #12]
 80124e8:	f000 fc90 	bl	8012e0c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80124ec:	f000 fcc4 	bl	8012e78 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80124f0:	f001 fb94 	bl	8013c1c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80124f4:	4b17      	ldr	r3, [pc, #92]	@ (8012554 <vTaskDelete+0xdc>)
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	2b00      	cmp	r3, #0
 80124fa:	d01c      	beq.n	8012536 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80124fc:	4b10      	ldr	r3, [pc, #64]	@ (8012540 <vTaskDelete+0xc8>)
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	68fa      	ldr	r2, [r7, #12]
 8012502:	429a      	cmp	r2, r3
 8012504:	d117      	bne.n	8012536 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8012506:	4b14      	ldr	r3, [pc, #80]	@ (8012558 <vTaskDelete+0xe0>)
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d00b      	beq.n	8012526 <vTaskDelete+0xae>
	__asm volatile
 801250e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012512:	f383 8811 	msr	BASEPRI, r3
 8012516:	f3bf 8f6f 	isb	sy
 801251a:	f3bf 8f4f 	dsb	sy
 801251e:	60bb      	str	r3, [r7, #8]
}
 8012520:	bf00      	nop
 8012522:	bf00      	nop
 8012524:	e7fd      	b.n	8012522 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8012526:	4b0d      	ldr	r3, [pc, #52]	@ (801255c <vTaskDelete+0xe4>)
 8012528:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801252c:	601a      	str	r2, [r3, #0]
 801252e:	f3bf 8f4f 	dsb	sy
 8012532:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012536:	bf00      	nop
 8012538:	3710      	adds	r7, #16
 801253a:	46bd      	mov	sp, r7
 801253c:	bd80      	pop	{r7, pc}
 801253e:	bf00      	nop
 8012540:	240011d8 	.word	0x240011d8
 8012544:	240016c8 	.word	0x240016c8
 8012548:	24001680 	.word	0x24001680
 801254c:	24001694 	.word	0x24001694
 8012550:	240016ac 	.word	0x240016ac
 8012554:	240016b8 	.word	0x240016b8
 8012558:	240016d4 	.word	0x240016d4
 801255c:	e000ed04 	.word	0xe000ed04

08012560 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012560:	b580      	push	{r7, lr}
 8012562:	b084      	sub	sp, #16
 8012564:	af00      	add	r7, sp, #0
 8012566:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012568:	2300      	movs	r3, #0
 801256a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	2b00      	cmp	r3, #0
 8012570:	d018      	beq.n	80125a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012572:	4b14      	ldr	r3, [pc, #80]	@ (80125c4 <vTaskDelay+0x64>)
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	2b00      	cmp	r3, #0
 8012578:	d00b      	beq.n	8012592 <vTaskDelay+0x32>
	__asm volatile
 801257a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801257e:	f383 8811 	msr	BASEPRI, r3
 8012582:	f3bf 8f6f 	isb	sy
 8012586:	f3bf 8f4f 	dsb	sy
 801258a:	60bb      	str	r3, [r7, #8]
}
 801258c:	bf00      	nop
 801258e:	bf00      	nop
 8012590:	e7fd      	b.n	801258e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012592:	f000 f88b 	bl	80126ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012596:	2100      	movs	r1, #0
 8012598:	6878      	ldr	r0, [r7, #4]
 801259a:	f000 fe2b 	bl	80131f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801259e:	f000 f893 	bl	80126c8 <xTaskResumeAll>
 80125a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80125a4:	68fb      	ldr	r3, [r7, #12]
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d107      	bne.n	80125ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80125aa:	4b07      	ldr	r3, [pc, #28]	@ (80125c8 <vTaskDelay+0x68>)
 80125ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80125b0:	601a      	str	r2, [r3, #0]
 80125b2:	f3bf 8f4f 	dsb	sy
 80125b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80125ba:	bf00      	nop
 80125bc:	3710      	adds	r7, #16
 80125be:	46bd      	mov	sp, r7
 80125c0:	bd80      	pop	{r7, pc}
 80125c2:	bf00      	nop
 80125c4:	240016d4 	.word	0x240016d4
 80125c8:	e000ed04 	.word	0xe000ed04

080125cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80125cc:	b580      	push	{r7, lr}
 80125ce:	b08a      	sub	sp, #40	@ 0x28
 80125d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80125d2:	2300      	movs	r3, #0
 80125d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80125d6:	2300      	movs	r3, #0
 80125d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80125da:	463a      	mov	r2, r7
 80125dc:	1d39      	adds	r1, r7, #4
 80125de:	f107 0308 	add.w	r3, r7, #8
 80125e2:	4618      	mov	r0, r3
 80125e4:	f7fe fd56 	bl	8011094 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80125e8:	6839      	ldr	r1, [r7, #0]
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	68ba      	ldr	r2, [r7, #8]
 80125ee:	9202      	str	r2, [sp, #8]
 80125f0:	9301      	str	r3, [sp, #4]
 80125f2:	2300      	movs	r3, #0
 80125f4:	9300      	str	r3, [sp, #0]
 80125f6:	2300      	movs	r3, #0
 80125f8:	460a      	mov	r2, r1
 80125fa:	4924      	ldr	r1, [pc, #144]	@ (801268c <vTaskStartScheduler+0xc0>)
 80125fc:	4824      	ldr	r0, [pc, #144]	@ (8012690 <vTaskStartScheduler+0xc4>)
 80125fe:	f7ff fd7d 	bl	80120fc <xTaskCreateStatic>
 8012602:	4603      	mov	r3, r0
 8012604:	4a23      	ldr	r2, [pc, #140]	@ (8012694 <vTaskStartScheduler+0xc8>)
 8012606:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012608:	4b22      	ldr	r3, [pc, #136]	@ (8012694 <vTaskStartScheduler+0xc8>)
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	2b00      	cmp	r3, #0
 801260e:	d002      	beq.n	8012616 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012610:	2301      	movs	r3, #1
 8012612:	617b      	str	r3, [r7, #20]
 8012614:	e001      	b.n	801261a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012616:	2300      	movs	r3, #0
 8012618:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801261a:	697b      	ldr	r3, [r7, #20]
 801261c:	2b01      	cmp	r3, #1
 801261e:	d102      	bne.n	8012626 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012620:	f000 fe3c 	bl	801329c <xTimerCreateTimerTask>
 8012624:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012626:	697b      	ldr	r3, [r7, #20]
 8012628:	2b01      	cmp	r3, #1
 801262a:	d11b      	bne.n	8012664 <vTaskStartScheduler+0x98>
	__asm volatile
 801262c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012630:	f383 8811 	msr	BASEPRI, r3
 8012634:	f3bf 8f6f 	isb	sy
 8012638:	f3bf 8f4f 	dsb	sy
 801263c:	613b      	str	r3, [r7, #16]
}
 801263e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012640:	4b15      	ldr	r3, [pc, #84]	@ (8012698 <vTaskStartScheduler+0xcc>)
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	3354      	adds	r3, #84	@ 0x54
 8012646:	4a15      	ldr	r2, [pc, #84]	@ (801269c <vTaskStartScheduler+0xd0>)
 8012648:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801264a:	4b15      	ldr	r3, [pc, #84]	@ (80126a0 <vTaskStartScheduler+0xd4>)
 801264c:	f04f 32ff 	mov.w	r2, #4294967295
 8012650:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012652:	4b14      	ldr	r3, [pc, #80]	@ (80126a4 <vTaskStartScheduler+0xd8>)
 8012654:	2201      	movs	r2, #1
 8012656:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012658:	4b13      	ldr	r3, [pc, #76]	@ (80126a8 <vTaskStartScheduler+0xdc>)
 801265a:	2200      	movs	r2, #0
 801265c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801265e:	f001 fa07 	bl	8013a70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012662:	e00f      	b.n	8012684 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012664:	697b      	ldr	r3, [r7, #20]
 8012666:	f1b3 3fff 	cmp.w	r3, #4294967295
 801266a:	d10b      	bne.n	8012684 <vTaskStartScheduler+0xb8>
	__asm volatile
 801266c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012670:	f383 8811 	msr	BASEPRI, r3
 8012674:	f3bf 8f6f 	isb	sy
 8012678:	f3bf 8f4f 	dsb	sy
 801267c:	60fb      	str	r3, [r7, #12]
}
 801267e:	bf00      	nop
 8012680:	bf00      	nop
 8012682:	e7fd      	b.n	8012680 <vTaskStartScheduler+0xb4>
}
 8012684:	bf00      	nop
 8012686:	3718      	adds	r7, #24
 8012688:	46bd      	mov	sp, r7
 801268a:	bd80      	pop	{r7, pc}
 801268c:	08014e04 	.word	0x08014e04
 8012690:	08012d01 	.word	0x08012d01
 8012694:	240016d0 	.word	0x240016d0
 8012698:	240011d8 	.word	0x240011d8
 801269c:	24000014 	.word	0x24000014
 80126a0:	240016cc 	.word	0x240016cc
 80126a4:	240016b8 	.word	0x240016b8
 80126a8:	240016b0 	.word	0x240016b0

080126ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80126ac:	b480      	push	{r7}
 80126ae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80126b0:	4b04      	ldr	r3, [pc, #16]	@ (80126c4 <vTaskSuspendAll+0x18>)
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	3301      	adds	r3, #1
 80126b6:	4a03      	ldr	r2, [pc, #12]	@ (80126c4 <vTaskSuspendAll+0x18>)
 80126b8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80126ba:	bf00      	nop
 80126bc:	46bd      	mov	sp, r7
 80126be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c2:	4770      	bx	lr
 80126c4:	240016d4 	.word	0x240016d4

080126c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80126c8:	b580      	push	{r7, lr}
 80126ca:	b084      	sub	sp, #16
 80126cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80126ce:	2300      	movs	r3, #0
 80126d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80126d2:	2300      	movs	r3, #0
 80126d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80126d6:	4b42      	ldr	r3, [pc, #264]	@ (80127e0 <xTaskResumeAll+0x118>)
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d10b      	bne.n	80126f6 <xTaskResumeAll+0x2e>
	__asm volatile
 80126de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126e2:	f383 8811 	msr	BASEPRI, r3
 80126e6:	f3bf 8f6f 	isb	sy
 80126ea:	f3bf 8f4f 	dsb	sy
 80126ee:	603b      	str	r3, [r7, #0]
}
 80126f0:	bf00      	nop
 80126f2:	bf00      	nop
 80126f4:	e7fd      	b.n	80126f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80126f6:	f001 fa5f 	bl	8013bb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80126fa:	4b39      	ldr	r3, [pc, #228]	@ (80127e0 <xTaskResumeAll+0x118>)
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	3b01      	subs	r3, #1
 8012700:	4a37      	ldr	r2, [pc, #220]	@ (80127e0 <xTaskResumeAll+0x118>)
 8012702:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012704:	4b36      	ldr	r3, [pc, #216]	@ (80127e0 <xTaskResumeAll+0x118>)
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	2b00      	cmp	r3, #0
 801270a:	d162      	bne.n	80127d2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801270c:	4b35      	ldr	r3, [pc, #212]	@ (80127e4 <xTaskResumeAll+0x11c>)
 801270e:	681b      	ldr	r3, [r3, #0]
 8012710:	2b00      	cmp	r3, #0
 8012712:	d05e      	beq.n	80127d2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012714:	e02f      	b.n	8012776 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012716:	4b34      	ldr	r3, [pc, #208]	@ (80127e8 <xTaskResumeAll+0x120>)
 8012718:	68db      	ldr	r3, [r3, #12]
 801271a:	68db      	ldr	r3, [r3, #12]
 801271c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801271e:	68fb      	ldr	r3, [r7, #12]
 8012720:	3318      	adds	r3, #24
 8012722:	4618      	mov	r0, r3
 8012724:	f7fe fd74 	bl	8011210 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	3304      	adds	r3, #4
 801272c:	4618      	mov	r0, r3
 801272e:	f7fe fd6f 	bl	8011210 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012732:	68fb      	ldr	r3, [r7, #12]
 8012734:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012736:	4b2d      	ldr	r3, [pc, #180]	@ (80127ec <xTaskResumeAll+0x124>)
 8012738:	681b      	ldr	r3, [r3, #0]
 801273a:	429a      	cmp	r2, r3
 801273c:	d903      	bls.n	8012746 <xTaskResumeAll+0x7e>
 801273e:	68fb      	ldr	r3, [r7, #12]
 8012740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012742:	4a2a      	ldr	r2, [pc, #168]	@ (80127ec <xTaskResumeAll+0x124>)
 8012744:	6013      	str	r3, [r2, #0]
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801274a:	4613      	mov	r3, r2
 801274c:	009b      	lsls	r3, r3, #2
 801274e:	4413      	add	r3, r2
 8012750:	009b      	lsls	r3, r3, #2
 8012752:	4a27      	ldr	r2, [pc, #156]	@ (80127f0 <xTaskResumeAll+0x128>)
 8012754:	441a      	add	r2, r3
 8012756:	68fb      	ldr	r3, [r7, #12]
 8012758:	3304      	adds	r3, #4
 801275a:	4619      	mov	r1, r3
 801275c:	4610      	mov	r0, r2
 801275e:	f7fe fcfa 	bl	8011156 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012762:	68fb      	ldr	r3, [r7, #12]
 8012764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012766:	4b23      	ldr	r3, [pc, #140]	@ (80127f4 <xTaskResumeAll+0x12c>)
 8012768:	681b      	ldr	r3, [r3, #0]
 801276a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801276c:	429a      	cmp	r2, r3
 801276e:	d302      	bcc.n	8012776 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8012770:	4b21      	ldr	r3, [pc, #132]	@ (80127f8 <xTaskResumeAll+0x130>)
 8012772:	2201      	movs	r2, #1
 8012774:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012776:	4b1c      	ldr	r3, [pc, #112]	@ (80127e8 <xTaskResumeAll+0x120>)
 8012778:	681b      	ldr	r3, [r3, #0]
 801277a:	2b00      	cmp	r3, #0
 801277c:	d1cb      	bne.n	8012716 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801277e:	68fb      	ldr	r3, [r7, #12]
 8012780:	2b00      	cmp	r3, #0
 8012782:	d001      	beq.n	8012788 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012784:	f000 fb78 	bl	8012e78 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012788:	4b1c      	ldr	r3, [pc, #112]	@ (80127fc <xTaskResumeAll+0x134>)
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	2b00      	cmp	r3, #0
 8012792:	d010      	beq.n	80127b6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012794:	f000 f858 	bl	8012848 <xTaskIncrementTick>
 8012798:	4603      	mov	r3, r0
 801279a:	2b00      	cmp	r3, #0
 801279c:	d002      	beq.n	80127a4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801279e:	4b16      	ldr	r3, [pc, #88]	@ (80127f8 <xTaskResumeAll+0x130>)
 80127a0:	2201      	movs	r2, #1
 80127a2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	3b01      	subs	r3, #1
 80127a8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d1f1      	bne.n	8012794 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80127b0:	4b12      	ldr	r3, [pc, #72]	@ (80127fc <xTaskResumeAll+0x134>)
 80127b2:	2200      	movs	r2, #0
 80127b4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80127b6:	4b10      	ldr	r3, [pc, #64]	@ (80127f8 <xTaskResumeAll+0x130>)
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d009      	beq.n	80127d2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80127be:	2301      	movs	r3, #1
 80127c0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80127c2:	4b0f      	ldr	r3, [pc, #60]	@ (8012800 <xTaskResumeAll+0x138>)
 80127c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80127c8:	601a      	str	r2, [r3, #0]
 80127ca:	f3bf 8f4f 	dsb	sy
 80127ce:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80127d2:	f001 fa23 	bl	8013c1c <vPortExitCritical>

	return xAlreadyYielded;
 80127d6:	68bb      	ldr	r3, [r7, #8]
}
 80127d8:	4618      	mov	r0, r3
 80127da:	3710      	adds	r7, #16
 80127dc:	46bd      	mov	sp, r7
 80127de:	bd80      	pop	{r7, pc}
 80127e0:	240016d4 	.word	0x240016d4
 80127e4:	240016ac 	.word	0x240016ac
 80127e8:	2400166c 	.word	0x2400166c
 80127ec:	240016b4 	.word	0x240016b4
 80127f0:	240011dc 	.word	0x240011dc
 80127f4:	240011d8 	.word	0x240011d8
 80127f8:	240016c0 	.word	0x240016c0
 80127fc:	240016bc 	.word	0x240016bc
 8012800:	e000ed04 	.word	0xe000ed04

08012804 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012804:	b480      	push	{r7}
 8012806:	b083      	sub	sp, #12
 8012808:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801280a:	4b05      	ldr	r3, [pc, #20]	@ (8012820 <xTaskGetTickCount+0x1c>)
 801280c:	681b      	ldr	r3, [r3, #0]
 801280e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012810:	687b      	ldr	r3, [r7, #4]
}
 8012812:	4618      	mov	r0, r3
 8012814:	370c      	adds	r7, #12
 8012816:	46bd      	mov	sp, r7
 8012818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801281c:	4770      	bx	lr
 801281e:	bf00      	nop
 8012820:	240016b0 	.word	0x240016b0

08012824 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8012824:	b580      	push	{r7, lr}
 8012826:	b082      	sub	sp, #8
 8012828:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801282a:	f001 faa5 	bl	8013d78 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801282e:	2300      	movs	r3, #0
 8012830:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8012832:	4b04      	ldr	r3, [pc, #16]	@ (8012844 <xTaskGetTickCountFromISR+0x20>)
 8012834:	681b      	ldr	r3, [r3, #0]
 8012836:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012838:	683b      	ldr	r3, [r7, #0]
}
 801283a:	4618      	mov	r0, r3
 801283c:	3708      	adds	r7, #8
 801283e:	46bd      	mov	sp, r7
 8012840:	bd80      	pop	{r7, pc}
 8012842:	bf00      	nop
 8012844:	240016b0 	.word	0x240016b0

08012848 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012848:	b580      	push	{r7, lr}
 801284a:	b086      	sub	sp, #24
 801284c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801284e:	2300      	movs	r3, #0
 8012850:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012852:	4b4f      	ldr	r3, [pc, #316]	@ (8012990 <xTaskIncrementTick+0x148>)
 8012854:	681b      	ldr	r3, [r3, #0]
 8012856:	2b00      	cmp	r3, #0
 8012858:	f040 8090 	bne.w	801297c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801285c:	4b4d      	ldr	r3, [pc, #308]	@ (8012994 <xTaskIncrementTick+0x14c>)
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	3301      	adds	r3, #1
 8012862:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012864:	4a4b      	ldr	r2, [pc, #300]	@ (8012994 <xTaskIncrementTick+0x14c>)
 8012866:	693b      	ldr	r3, [r7, #16]
 8012868:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801286a:	693b      	ldr	r3, [r7, #16]
 801286c:	2b00      	cmp	r3, #0
 801286e:	d121      	bne.n	80128b4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8012870:	4b49      	ldr	r3, [pc, #292]	@ (8012998 <xTaskIncrementTick+0x150>)
 8012872:	681b      	ldr	r3, [r3, #0]
 8012874:	681b      	ldr	r3, [r3, #0]
 8012876:	2b00      	cmp	r3, #0
 8012878:	d00b      	beq.n	8012892 <xTaskIncrementTick+0x4a>
	__asm volatile
 801287a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801287e:	f383 8811 	msr	BASEPRI, r3
 8012882:	f3bf 8f6f 	isb	sy
 8012886:	f3bf 8f4f 	dsb	sy
 801288a:	603b      	str	r3, [r7, #0]
}
 801288c:	bf00      	nop
 801288e:	bf00      	nop
 8012890:	e7fd      	b.n	801288e <xTaskIncrementTick+0x46>
 8012892:	4b41      	ldr	r3, [pc, #260]	@ (8012998 <xTaskIncrementTick+0x150>)
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	60fb      	str	r3, [r7, #12]
 8012898:	4b40      	ldr	r3, [pc, #256]	@ (801299c <xTaskIncrementTick+0x154>)
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	4a3e      	ldr	r2, [pc, #248]	@ (8012998 <xTaskIncrementTick+0x150>)
 801289e:	6013      	str	r3, [r2, #0]
 80128a0:	4a3e      	ldr	r2, [pc, #248]	@ (801299c <xTaskIncrementTick+0x154>)
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	6013      	str	r3, [r2, #0]
 80128a6:	4b3e      	ldr	r3, [pc, #248]	@ (80129a0 <xTaskIncrementTick+0x158>)
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	3301      	adds	r3, #1
 80128ac:	4a3c      	ldr	r2, [pc, #240]	@ (80129a0 <xTaskIncrementTick+0x158>)
 80128ae:	6013      	str	r3, [r2, #0]
 80128b0:	f000 fae2 	bl	8012e78 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80128b4:	4b3b      	ldr	r3, [pc, #236]	@ (80129a4 <xTaskIncrementTick+0x15c>)
 80128b6:	681b      	ldr	r3, [r3, #0]
 80128b8:	693a      	ldr	r2, [r7, #16]
 80128ba:	429a      	cmp	r2, r3
 80128bc:	d349      	bcc.n	8012952 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80128be:	4b36      	ldr	r3, [pc, #216]	@ (8012998 <xTaskIncrementTick+0x150>)
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d104      	bne.n	80128d2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80128c8:	4b36      	ldr	r3, [pc, #216]	@ (80129a4 <xTaskIncrementTick+0x15c>)
 80128ca:	f04f 32ff 	mov.w	r2, #4294967295
 80128ce:	601a      	str	r2, [r3, #0]
					break;
 80128d0:	e03f      	b.n	8012952 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80128d2:	4b31      	ldr	r3, [pc, #196]	@ (8012998 <xTaskIncrementTick+0x150>)
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	68db      	ldr	r3, [r3, #12]
 80128d8:	68db      	ldr	r3, [r3, #12]
 80128da:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80128dc:	68bb      	ldr	r3, [r7, #8]
 80128de:	685b      	ldr	r3, [r3, #4]
 80128e0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80128e2:	693a      	ldr	r2, [r7, #16]
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	429a      	cmp	r2, r3
 80128e8:	d203      	bcs.n	80128f2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80128ea:	4a2e      	ldr	r2, [pc, #184]	@ (80129a4 <xTaskIncrementTick+0x15c>)
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80128f0:	e02f      	b.n	8012952 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80128f2:	68bb      	ldr	r3, [r7, #8]
 80128f4:	3304      	adds	r3, #4
 80128f6:	4618      	mov	r0, r3
 80128f8:	f7fe fc8a 	bl	8011210 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80128fc:	68bb      	ldr	r3, [r7, #8]
 80128fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012900:	2b00      	cmp	r3, #0
 8012902:	d004      	beq.n	801290e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012904:	68bb      	ldr	r3, [r7, #8]
 8012906:	3318      	adds	r3, #24
 8012908:	4618      	mov	r0, r3
 801290a:	f7fe fc81 	bl	8011210 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801290e:	68bb      	ldr	r3, [r7, #8]
 8012910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012912:	4b25      	ldr	r3, [pc, #148]	@ (80129a8 <xTaskIncrementTick+0x160>)
 8012914:	681b      	ldr	r3, [r3, #0]
 8012916:	429a      	cmp	r2, r3
 8012918:	d903      	bls.n	8012922 <xTaskIncrementTick+0xda>
 801291a:	68bb      	ldr	r3, [r7, #8]
 801291c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801291e:	4a22      	ldr	r2, [pc, #136]	@ (80129a8 <xTaskIncrementTick+0x160>)
 8012920:	6013      	str	r3, [r2, #0]
 8012922:	68bb      	ldr	r3, [r7, #8]
 8012924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012926:	4613      	mov	r3, r2
 8012928:	009b      	lsls	r3, r3, #2
 801292a:	4413      	add	r3, r2
 801292c:	009b      	lsls	r3, r3, #2
 801292e:	4a1f      	ldr	r2, [pc, #124]	@ (80129ac <xTaskIncrementTick+0x164>)
 8012930:	441a      	add	r2, r3
 8012932:	68bb      	ldr	r3, [r7, #8]
 8012934:	3304      	adds	r3, #4
 8012936:	4619      	mov	r1, r3
 8012938:	4610      	mov	r0, r2
 801293a:	f7fe fc0c 	bl	8011156 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801293e:	68bb      	ldr	r3, [r7, #8]
 8012940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012942:	4b1b      	ldr	r3, [pc, #108]	@ (80129b0 <xTaskIncrementTick+0x168>)
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012948:	429a      	cmp	r2, r3
 801294a:	d3b8      	bcc.n	80128be <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801294c:	2301      	movs	r3, #1
 801294e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012950:	e7b5      	b.n	80128be <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012952:	4b17      	ldr	r3, [pc, #92]	@ (80129b0 <xTaskIncrementTick+0x168>)
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012958:	4914      	ldr	r1, [pc, #80]	@ (80129ac <xTaskIncrementTick+0x164>)
 801295a:	4613      	mov	r3, r2
 801295c:	009b      	lsls	r3, r3, #2
 801295e:	4413      	add	r3, r2
 8012960:	009b      	lsls	r3, r3, #2
 8012962:	440b      	add	r3, r1
 8012964:	681b      	ldr	r3, [r3, #0]
 8012966:	2b01      	cmp	r3, #1
 8012968:	d901      	bls.n	801296e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 801296a:	2301      	movs	r3, #1
 801296c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801296e:	4b11      	ldr	r3, [pc, #68]	@ (80129b4 <xTaskIncrementTick+0x16c>)
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	2b00      	cmp	r3, #0
 8012974:	d007      	beq.n	8012986 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8012976:	2301      	movs	r3, #1
 8012978:	617b      	str	r3, [r7, #20]
 801297a:	e004      	b.n	8012986 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801297c:	4b0e      	ldr	r3, [pc, #56]	@ (80129b8 <xTaskIncrementTick+0x170>)
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	3301      	adds	r3, #1
 8012982:	4a0d      	ldr	r2, [pc, #52]	@ (80129b8 <xTaskIncrementTick+0x170>)
 8012984:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012986:	697b      	ldr	r3, [r7, #20]
}
 8012988:	4618      	mov	r0, r3
 801298a:	3718      	adds	r7, #24
 801298c:	46bd      	mov	sp, r7
 801298e:	bd80      	pop	{r7, pc}
 8012990:	240016d4 	.word	0x240016d4
 8012994:	240016b0 	.word	0x240016b0
 8012998:	24001664 	.word	0x24001664
 801299c:	24001668 	.word	0x24001668
 80129a0:	240016c4 	.word	0x240016c4
 80129a4:	240016cc 	.word	0x240016cc
 80129a8:	240016b4 	.word	0x240016b4
 80129ac:	240011dc 	.word	0x240011dc
 80129b0:	240011d8 	.word	0x240011d8
 80129b4:	240016c0 	.word	0x240016c0
 80129b8:	240016bc 	.word	0x240016bc

080129bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80129bc:	b480      	push	{r7}
 80129be:	b085      	sub	sp, #20
 80129c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80129c2:	4b2b      	ldr	r3, [pc, #172]	@ (8012a70 <vTaskSwitchContext+0xb4>)
 80129c4:	681b      	ldr	r3, [r3, #0]
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	d003      	beq.n	80129d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80129ca:	4b2a      	ldr	r3, [pc, #168]	@ (8012a74 <vTaskSwitchContext+0xb8>)
 80129cc:	2201      	movs	r2, #1
 80129ce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80129d0:	e047      	b.n	8012a62 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80129d2:	4b28      	ldr	r3, [pc, #160]	@ (8012a74 <vTaskSwitchContext+0xb8>)
 80129d4:	2200      	movs	r2, #0
 80129d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80129d8:	4b27      	ldr	r3, [pc, #156]	@ (8012a78 <vTaskSwitchContext+0xbc>)
 80129da:	681b      	ldr	r3, [r3, #0]
 80129dc:	60fb      	str	r3, [r7, #12]
 80129de:	e011      	b.n	8012a04 <vTaskSwitchContext+0x48>
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d10b      	bne.n	80129fe <vTaskSwitchContext+0x42>
	__asm volatile
 80129e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129ea:	f383 8811 	msr	BASEPRI, r3
 80129ee:	f3bf 8f6f 	isb	sy
 80129f2:	f3bf 8f4f 	dsb	sy
 80129f6:	607b      	str	r3, [r7, #4]
}
 80129f8:	bf00      	nop
 80129fa:	bf00      	nop
 80129fc:	e7fd      	b.n	80129fa <vTaskSwitchContext+0x3e>
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	3b01      	subs	r3, #1
 8012a02:	60fb      	str	r3, [r7, #12]
 8012a04:	491d      	ldr	r1, [pc, #116]	@ (8012a7c <vTaskSwitchContext+0xc0>)
 8012a06:	68fa      	ldr	r2, [r7, #12]
 8012a08:	4613      	mov	r3, r2
 8012a0a:	009b      	lsls	r3, r3, #2
 8012a0c:	4413      	add	r3, r2
 8012a0e:	009b      	lsls	r3, r3, #2
 8012a10:	440b      	add	r3, r1
 8012a12:	681b      	ldr	r3, [r3, #0]
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d0e3      	beq.n	80129e0 <vTaskSwitchContext+0x24>
 8012a18:	68fa      	ldr	r2, [r7, #12]
 8012a1a:	4613      	mov	r3, r2
 8012a1c:	009b      	lsls	r3, r3, #2
 8012a1e:	4413      	add	r3, r2
 8012a20:	009b      	lsls	r3, r3, #2
 8012a22:	4a16      	ldr	r2, [pc, #88]	@ (8012a7c <vTaskSwitchContext+0xc0>)
 8012a24:	4413      	add	r3, r2
 8012a26:	60bb      	str	r3, [r7, #8]
 8012a28:	68bb      	ldr	r3, [r7, #8]
 8012a2a:	685b      	ldr	r3, [r3, #4]
 8012a2c:	685a      	ldr	r2, [r3, #4]
 8012a2e:	68bb      	ldr	r3, [r7, #8]
 8012a30:	605a      	str	r2, [r3, #4]
 8012a32:	68bb      	ldr	r3, [r7, #8]
 8012a34:	685a      	ldr	r2, [r3, #4]
 8012a36:	68bb      	ldr	r3, [r7, #8]
 8012a38:	3308      	adds	r3, #8
 8012a3a:	429a      	cmp	r2, r3
 8012a3c:	d104      	bne.n	8012a48 <vTaskSwitchContext+0x8c>
 8012a3e:	68bb      	ldr	r3, [r7, #8]
 8012a40:	685b      	ldr	r3, [r3, #4]
 8012a42:	685a      	ldr	r2, [r3, #4]
 8012a44:	68bb      	ldr	r3, [r7, #8]
 8012a46:	605a      	str	r2, [r3, #4]
 8012a48:	68bb      	ldr	r3, [r7, #8]
 8012a4a:	685b      	ldr	r3, [r3, #4]
 8012a4c:	68db      	ldr	r3, [r3, #12]
 8012a4e:	4a0c      	ldr	r2, [pc, #48]	@ (8012a80 <vTaskSwitchContext+0xc4>)
 8012a50:	6013      	str	r3, [r2, #0]
 8012a52:	4a09      	ldr	r2, [pc, #36]	@ (8012a78 <vTaskSwitchContext+0xbc>)
 8012a54:	68fb      	ldr	r3, [r7, #12]
 8012a56:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012a58:	4b09      	ldr	r3, [pc, #36]	@ (8012a80 <vTaskSwitchContext+0xc4>)
 8012a5a:	681b      	ldr	r3, [r3, #0]
 8012a5c:	3354      	adds	r3, #84	@ 0x54
 8012a5e:	4a09      	ldr	r2, [pc, #36]	@ (8012a84 <vTaskSwitchContext+0xc8>)
 8012a60:	6013      	str	r3, [r2, #0]
}
 8012a62:	bf00      	nop
 8012a64:	3714      	adds	r7, #20
 8012a66:	46bd      	mov	sp, r7
 8012a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a6c:	4770      	bx	lr
 8012a6e:	bf00      	nop
 8012a70:	240016d4 	.word	0x240016d4
 8012a74:	240016c0 	.word	0x240016c0
 8012a78:	240016b4 	.word	0x240016b4
 8012a7c:	240011dc 	.word	0x240011dc
 8012a80:	240011d8 	.word	0x240011d8
 8012a84:	24000014 	.word	0x24000014

08012a88 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012a88:	b580      	push	{r7, lr}
 8012a8a:	b084      	sub	sp, #16
 8012a8c:	af00      	add	r7, sp, #0
 8012a8e:	6078      	str	r0, [r7, #4]
 8012a90:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d10b      	bne.n	8012ab0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8012a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a9c:	f383 8811 	msr	BASEPRI, r3
 8012aa0:	f3bf 8f6f 	isb	sy
 8012aa4:	f3bf 8f4f 	dsb	sy
 8012aa8:	60fb      	str	r3, [r7, #12]
}
 8012aaa:	bf00      	nop
 8012aac:	bf00      	nop
 8012aae:	e7fd      	b.n	8012aac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012ab0:	4b07      	ldr	r3, [pc, #28]	@ (8012ad0 <vTaskPlaceOnEventList+0x48>)
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	3318      	adds	r3, #24
 8012ab6:	4619      	mov	r1, r3
 8012ab8:	6878      	ldr	r0, [r7, #4]
 8012aba:	f7fe fb70 	bl	801119e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012abe:	2101      	movs	r1, #1
 8012ac0:	6838      	ldr	r0, [r7, #0]
 8012ac2:	f000 fb97 	bl	80131f4 <prvAddCurrentTaskToDelayedList>
}
 8012ac6:	bf00      	nop
 8012ac8:	3710      	adds	r7, #16
 8012aca:	46bd      	mov	sp, r7
 8012acc:	bd80      	pop	{r7, pc}
 8012ace:	bf00      	nop
 8012ad0:	240011d8 	.word	0x240011d8

08012ad4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012ad4:	b580      	push	{r7, lr}
 8012ad6:	b086      	sub	sp, #24
 8012ad8:	af00      	add	r7, sp, #0
 8012ada:	60f8      	str	r0, [r7, #12]
 8012adc:	60b9      	str	r1, [r7, #8]
 8012ade:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012ae0:	68fb      	ldr	r3, [r7, #12]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d10b      	bne.n	8012afe <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8012ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012aea:	f383 8811 	msr	BASEPRI, r3
 8012aee:	f3bf 8f6f 	isb	sy
 8012af2:	f3bf 8f4f 	dsb	sy
 8012af6:	617b      	str	r3, [r7, #20]
}
 8012af8:	bf00      	nop
 8012afa:	bf00      	nop
 8012afc:	e7fd      	b.n	8012afa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012afe:	4b0a      	ldr	r3, [pc, #40]	@ (8012b28 <vTaskPlaceOnEventListRestricted+0x54>)
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	3318      	adds	r3, #24
 8012b04:	4619      	mov	r1, r3
 8012b06:	68f8      	ldr	r0, [r7, #12]
 8012b08:	f7fe fb25 	bl	8011156 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d002      	beq.n	8012b18 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8012b12:	f04f 33ff 	mov.w	r3, #4294967295
 8012b16:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012b18:	6879      	ldr	r1, [r7, #4]
 8012b1a:	68b8      	ldr	r0, [r7, #8]
 8012b1c:	f000 fb6a 	bl	80131f4 <prvAddCurrentTaskToDelayedList>
	}
 8012b20:	bf00      	nop
 8012b22:	3718      	adds	r7, #24
 8012b24:	46bd      	mov	sp, r7
 8012b26:	bd80      	pop	{r7, pc}
 8012b28:	240011d8 	.word	0x240011d8

08012b2c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012b2c:	b580      	push	{r7, lr}
 8012b2e:	b086      	sub	sp, #24
 8012b30:	af00      	add	r7, sp, #0
 8012b32:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	68db      	ldr	r3, [r3, #12]
 8012b38:	68db      	ldr	r3, [r3, #12]
 8012b3a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012b3c:	693b      	ldr	r3, [r7, #16]
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	d10b      	bne.n	8012b5a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8012b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b46:	f383 8811 	msr	BASEPRI, r3
 8012b4a:	f3bf 8f6f 	isb	sy
 8012b4e:	f3bf 8f4f 	dsb	sy
 8012b52:	60fb      	str	r3, [r7, #12]
}
 8012b54:	bf00      	nop
 8012b56:	bf00      	nop
 8012b58:	e7fd      	b.n	8012b56 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012b5a:	693b      	ldr	r3, [r7, #16]
 8012b5c:	3318      	adds	r3, #24
 8012b5e:	4618      	mov	r0, r3
 8012b60:	f7fe fb56 	bl	8011210 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012b64:	4b1d      	ldr	r3, [pc, #116]	@ (8012bdc <xTaskRemoveFromEventList+0xb0>)
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d11d      	bne.n	8012ba8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012b6c:	693b      	ldr	r3, [r7, #16]
 8012b6e:	3304      	adds	r3, #4
 8012b70:	4618      	mov	r0, r3
 8012b72:	f7fe fb4d 	bl	8011210 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012b76:	693b      	ldr	r3, [r7, #16]
 8012b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b7a:	4b19      	ldr	r3, [pc, #100]	@ (8012be0 <xTaskRemoveFromEventList+0xb4>)
 8012b7c:	681b      	ldr	r3, [r3, #0]
 8012b7e:	429a      	cmp	r2, r3
 8012b80:	d903      	bls.n	8012b8a <xTaskRemoveFromEventList+0x5e>
 8012b82:	693b      	ldr	r3, [r7, #16]
 8012b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b86:	4a16      	ldr	r2, [pc, #88]	@ (8012be0 <xTaskRemoveFromEventList+0xb4>)
 8012b88:	6013      	str	r3, [r2, #0]
 8012b8a:	693b      	ldr	r3, [r7, #16]
 8012b8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b8e:	4613      	mov	r3, r2
 8012b90:	009b      	lsls	r3, r3, #2
 8012b92:	4413      	add	r3, r2
 8012b94:	009b      	lsls	r3, r3, #2
 8012b96:	4a13      	ldr	r2, [pc, #76]	@ (8012be4 <xTaskRemoveFromEventList+0xb8>)
 8012b98:	441a      	add	r2, r3
 8012b9a:	693b      	ldr	r3, [r7, #16]
 8012b9c:	3304      	adds	r3, #4
 8012b9e:	4619      	mov	r1, r3
 8012ba0:	4610      	mov	r0, r2
 8012ba2:	f7fe fad8 	bl	8011156 <vListInsertEnd>
 8012ba6:	e005      	b.n	8012bb4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012ba8:	693b      	ldr	r3, [r7, #16]
 8012baa:	3318      	adds	r3, #24
 8012bac:	4619      	mov	r1, r3
 8012bae:	480e      	ldr	r0, [pc, #56]	@ (8012be8 <xTaskRemoveFromEventList+0xbc>)
 8012bb0:	f7fe fad1 	bl	8011156 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012bb4:	693b      	ldr	r3, [r7, #16]
 8012bb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8012bec <xTaskRemoveFromEventList+0xc0>)
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012bbe:	429a      	cmp	r2, r3
 8012bc0:	d905      	bls.n	8012bce <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012bc2:	2301      	movs	r3, #1
 8012bc4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8012bf0 <xTaskRemoveFromEventList+0xc4>)
 8012bc8:	2201      	movs	r2, #1
 8012bca:	601a      	str	r2, [r3, #0]
 8012bcc:	e001      	b.n	8012bd2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8012bce:	2300      	movs	r3, #0
 8012bd0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012bd2:	697b      	ldr	r3, [r7, #20]
}
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	3718      	adds	r7, #24
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	bd80      	pop	{r7, pc}
 8012bdc:	240016d4 	.word	0x240016d4
 8012be0:	240016b4 	.word	0x240016b4
 8012be4:	240011dc 	.word	0x240011dc
 8012be8:	2400166c 	.word	0x2400166c
 8012bec:	240011d8 	.word	0x240011d8
 8012bf0:	240016c0 	.word	0x240016c0

08012bf4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012bf4:	b480      	push	{r7}
 8012bf6:	b083      	sub	sp, #12
 8012bf8:	af00      	add	r7, sp, #0
 8012bfa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012bfc:	4b06      	ldr	r3, [pc, #24]	@ (8012c18 <vTaskInternalSetTimeOutState+0x24>)
 8012bfe:	681a      	ldr	r2, [r3, #0]
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012c04:	4b05      	ldr	r3, [pc, #20]	@ (8012c1c <vTaskInternalSetTimeOutState+0x28>)
 8012c06:	681a      	ldr	r2, [r3, #0]
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	605a      	str	r2, [r3, #4]
}
 8012c0c:	bf00      	nop
 8012c0e:	370c      	adds	r7, #12
 8012c10:	46bd      	mov	sp, r7
 8012c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c16:	4770      	bx	lr
 8012c18:	240016c4 	.word	0x240016c4
 8012c1c:	240016b0 	.word	0x240016b0

08012c20 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012c20:	b580      	push	{r7, lr}
 8012c22:	b088      	sub	sp, #32
 8012c24:	af00      	add	r7, sp, #0
 8012c26:	6078      	str	r0, [r7, #4]
 8012c28:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d10b      	bne.n	8012c48 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8012c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c34:	f383 8811 	msr	BASEPRI, r3
 8012c38:	f3bf 8f6f 	isb	sy
 8012c3c:	f3bf 8f4f 	dsb	sy
 8012c40:	613b      	str	r3, [r7, #16]
}
 8012c42:	bf00      	nop
 8012c44:	bf00      	nop
 8012c46:	e7fd      	b.n	8012c44 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012c48:	683b      	ldr	r3, [r7, #0]
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d10b      	bne.n	8012c66 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8012c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c52:	f383 8811 	msr	BASEPRI, r3
 8012c56:	f3bf 8f6f 	isb	sy
 8012c5a:	f3bf 8f4f 	dsb	sy
 8012c5e:	60fb      	str	r3, [r7, #12]
}
 8012c60:	bf00      	nop
 8012c62:	bf00      	nop
 8012c64:	e7fd      	b.n	8012c62 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012c66:	f000 ffa7 	bl	8013bb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8012ce0 <xTaskCheckForTimeOut+0xc0>)
 8012c6c:	681b      	ldr	r3, [r3, #0]
 8012c6e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	685b      	ldr	r3, [r3, #4]
 8012c74:	69ba      	ldr	r2, [r7, #24]
 8012c76:	1ad3      	subs	r3, r2, r3
 8012c78:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012c7a:	683b      	ldr	r3, [r7, #0]
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c82:	d102      	bne.n	8012c8a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012c84:	2300      	movs	r3, #0
 8012c86:	61fb      	str	r3, [r7, #28]
 8012c88:	e023      	b.n	8012cd2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	681a      	ldr	r2, [r3, #0]
 8012c8e:	4b15      	ldr	r3, [pc, #84]	@ (8012ce4 <xTaskCheckForTimeOut+0xc4>)
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	429a      	cmp	r2, r3
 8012c94:	d007      	beq.n	8012ca6 <xTaskCheckForTimeOut+0x86>
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	685b      	ldr	r3, [r3, #4]
 8012c9a:	69ba      	ldr	r2, [r7, #24]
 8012c9c:	429a      	cmp	r2, r3
 8012c9e:	d302      	bcc.n	8012ca6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012ca0:	2301      	movs	r3, #1
 8012ca2:	61fb      	str	r3, [r7, #28]
 8012ca4:	e015      	b.n	8012cd2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012ca6:	683b      	ldr	r3, [r7, #0]
 8012ca8:	681b      	ldr	r3, [r3, #0]
 8012caa:	697a      	ldr	r2, [r7, #20]
 8012cac:	429a      	cmp	r2, r3
 8012cae:	d20b      	bcs.n	8012cc8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012cb0:	683b      	ldr	r3, [r7, #0]
 8012cb2:	681a      	ldr	r2, [r3, #0]
 8012cb4:	697b      	ldr	r3, [r7, #20]
 8012cb6:	1ad2      	subs	r2, r2, r3
 8012cb8:	683b      	ldr	r3, [r7, #0]
 8012cba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012cbc:	6878      	ldr	r0, [r7, #4]
 8012cbe:	f7ff ff99 	bl	8012bf4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012cc2:	2300      	movs	r3, #0
 8012cc4:	61fb      	str	r3, [r7, #28]
 8012cc6:	e004      	b.n	8012cd2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8012cc8:	683b      	ldr	r3, [r7, #0]
 8012cca:	2200      	movs	r2, #0
 8012ccc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012cce:	2301      	movs	r3, #1
 8012cd0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012cd2:	f000 ffa3 	bl	8013c1c <vPortExitCritical>

	return xReturn;
 8012cd6:	69fb      	ldr	r3, [r7, #28]
}
 8012cd8:	4618      	mov	r0, r3
 8012cda:	3720      	adds	r7, #32
 8012cdc:	46bd      	mov	sp, r7
 8012cde:	bd80      	pop	{r7, pc}
 8012ce0:	240016b0 	.word	0x240016b0
 8012ce4:	240016c4 	.word	0x240016c4

08012ce8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012ce8:	b480      	push	{r7}
 8012cea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012cec:	4b03      	ldr	r3, [pc, #12]	@ (8012cfc <vTaskMissedYield+0x14>)
 8012cee:	2201      	movs	r2, #1
 8012cf0:	601a      	str	r2, [r3, #0]
}
 8012cf2:	bf00      	nop
 8012cf4:	46bd      	mov	sp, r7
 8012cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cfa:	4770      	bx	lr
 8012cfc:	240016c0 	.word	0x240016c0

08012d00 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012d00:	b580      	push	{r7, lr}
 8012d02:	b082      	sub	sp, #8
 8012d04:	af00      	add	r7, sp, #0
 8012d06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012d08:	f000 f852 	bl	8012db0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012d0c:	4b06      	ldr	r3, [pc, #24]	@ (8012d28 <prvIdleTask+0x28>)
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	2b01      	cmp	r3, #1
 8012d12:	d9f9      	bls.n	8012d08 <prvIdleTask+0x8>
			{
				taskYIELD();
 8012d14:	4b05      	ldr	r3, [pc, #20]	@ (8012d2c <prvIdleTask+0x2c>)
 8012d16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012d1a:	601a      	str	r2, [r3, #0]
 8012d1c:	f3bf 8f4f 	dsb	sy
 8012d20:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012d24:	e7f0      	b.n	8012d08 <prvIdleTask+0x8>
 8012d26:	bf00      	nop
 8012d28:	240011dc 	.word	0x240011dc
 8012d2c:	e000ed04 	.word	0xe000ed04

08012d30 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012d30:	b580      	push	{r7, lr}
 8012d32:	b082      	sub	sp, #8
 8012d34:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012d36:	2300      	movs	r3, #0
 8012d38:	607b      	str	r3, [r7, #4]
 8012d3a:	e00c      	b.n	8012d56 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012d3c:	687a      	ldr	r2, [r7, #4]
 8012d3e:	4613      	mov	r3, r2
 8012d40:	009b      	lsls	r3, r3, #2
 8012d42:	4413      	add	r3, r2
 8012d44:	009b      	lsls	r3, r3, #2
 8012d46:	4a12      	ldr	r2, [pc, #72]	@ (8012d90 <prvInitialiseTaskLists+0x60>)
 8012d48:	4413      	add	r3, r2
 8012d4a:	4618      	mov	r0, r3
 8012d4c:	f7fe f9d6 	bl	80110fc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	3301      	adds	r3, #1
 8012d54:	607b      	str	r3, [r7, #4]
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	2b37      	cmp	r3, #55	@ 0x37
 8012d5a:	d9ef      	bls.n	8012d3c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012d5c:	480d      	ldr	r0, [pc, #52]	@ (8012d94 <prvInitialiseTaskLists+0x64>)
 8012d5e:	f7fe f9cd 	bl	80110fc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012d62:	480d      	ldr	r0, [pc, #52]	@ (8012d98 <prvInitialiseTaskLists+0x68>)
 8012d64:	f7fe f9ca 	bl	80110fc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012d68:	480c      	ldr	r0, [pc, #48]	@ (8012d9c <prvInitialiseTaskLists+0x6c>)
 8012d6a:	f7fe f9c7 	bl	80110fc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012d6e:	480c      	ldr	r0, [pc, #48]	@ (8012da0 <prvInitialiseTaskLists+0x70>)
 8012d70:	f7fe f9c4 	bl	80110fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012d74:	480b      	ldr	r0, [pc, #44]	@ (8012da4 <prvInitialiseTaskLists+0x74>)
 8012d76:	f7fe f9c1 	bl	80110fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8012da8 <prvInitialiseTaskLists+0x78>)
 8012d7c:	4a05      	ldr	r2, [pc, #20]	@ (8012d94 <prvInitialiseTaskLists+0x64>)
 8012d7e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012d80:	4b0a      	ldr	r3, [pc, #40]	@ (8012dac <prvInitialiseTaskLists+0x7c>)
 8012d82:	4a05      	ldr	r2, [pc, #20]	@ (8012d98 <prvInitialiseTaskLists+0x68>)
 8012d84:	601a      	str	r2, [r3, #0]
}
 8012d86:	bf00      	nop
 8012d88:	3708      	adds	r7, #8
 8012d8a:	46bd      	mov	sp, r7
 8012d8c:	bd80      	pop	{r7, pc}
 8012d8e:	bf00      	nop
 8012d90:	240011dc 	.word	0x240011dc
 8012d94:	2400163c 	.word	0x2400163c
 8012d98:	24001650 	.word	0x24001650
 8012d9c:	2400166c 	.word	0x2400166c
 8012da0:	24001680 	.word	0x24001680
 8012da4:	24001698 	.word	0x24001698
 8012da8:	24001664 	.word	0x24001664
 8012dac:	24001668 	.word	0x24001668

08012db0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012db0:	b580      	push	{r7, lr}
 8012db2:	b082      	sub	sp, #8
 8012db4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012db6:	e019      	b.n	8012dec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012db8:	f000 fefe 	bl	8013bb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012dbc:	4b10      	ldr	r3, [pc, #64]	@ (8012e00 <prvCheckTasksWaitingTermination+0x50>)
 8012dbe:	68db      	ldr	r3, [r3, #12]
 8012dc0:	68db      	ldr	r3, [r3, #12]
 8012dc2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	3304      	adds	r3, #4
 8012dc8:	4618      	mov	r0, r3
 8012dca:	f7fe fa21 	bl	8011210 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012dce:	4b0d      	ldr	r3, [pc, #52]	@ (8012e04 <prvCheckTasksWaitingTermination+0x54>)
 8012dd0:	681b      	ldr	r3, [r3, #0]
 8012dd2:	3b01      	subs	r3, #1
 8012dd4:	4a0b      	ldr	r2, [pc, #44]	@ (8012e04 <prvCheckTasksWaitingTermination+0x54>)
 8012dd6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8012e08 <prvCheckTasksWaitingTermination+0x58>)
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	3b01      	subs	r3, #1
 8012dde:	4a0a      	ldr	r2, [pc, #40]	@ (8012e08 <prvCheckTasksWaitingTermination+0x58>)
 8012de0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012de2:	f000 ff1b 	bl	8013c1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012de6:	6878      	ldr	r0, [r7, #4]
 8012de8:	f000 f810 	bl	8012e0c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012dec:	4b06      	ldr	r3, [pc, #24]	@ (8012e08 <prvCheckTasksWaitingTermination+0x58>)
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d1e1      	bne.n	8012db8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012df4:	bf00      	nop
 8012df6:	bf00      	nop
 8012df8:	3708      	adds	r7, #8
 8012dfa:	46bd      	mov	sp, r7
 8012dfc:	bd80      	pop	{r7, pc}
 8012dfe:	bf00      	nop
 8012e00:	24001680 	.word	0x24001680
 8012e04:	240016ac 	.word	0x240016ac
 8012e08:	24001694 	.word	0x24001694

08012e0c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012e0c:	b580      	push	{r7, lr}
 8012e0e:	b084      	sub	sp, #16
 8012e10:	af00      	add	r7, sp, #0
 8012e12:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	3354      	adds	r3, #84	@ 0x54
 8012e18:	4618      	mov	r0, r3
 8012e1a:	f001 f9e5 	bl	80141e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d108      	bne.n	8012e3a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e2c:	4618      	mov	r0, r3
 8012e2e:	f001 f8b3 	bl	8013f98 <vPortFree>
				vPortFree( pxTCB );
 8012e32:	6878      	ldr	r0, [r7, #4]
 8012e34:	f001 f8b0 	bl	8013f98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012e38:	e019      	b.n	8012e6e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012e40:	2b01      	cmp	r3, #1
 8012e42:	d103      	bne.n	8012e4c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8012e44:	6878      	ldr	r0, [r7, #4]
 8012e46:	f001 f8a7 	bl	8013f98 <vPortFree>
	}
 8012e4a:	e010      	b.n	8012e6e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012e52:	2b02      	cmp	r3, #2
 8012e54:	d00b      	beq.n	8012e6e <prvDeleteTCB+0x62>
	__asm volatile
 8012e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e5a:	f383 8811 	msr	BASEPRI, r3
 8012e5e:	f3bf 8f6f 	isb	sy
 8012e62:	f3bf 8f4f 	dsb	sy
 8012e66:	60fb      	str	r3, [r7, #12]
}
 8012e68:	bf00      	nop
 8012e6a:	bf00      	nop
 8012e6c:	e7fd      	b.n	8012e6a <prvDeleteTCB+0x5e>
	}
 8012e6e:	bf00      	nop
 8012e70:	3710      	adds	r7, #16
 8012e72:	46bd      	mov	sp, r7
 8012e74:	bd80      	pop	{r7, pc}
	...

08012e78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012e78:	b480      	push	{r7}
 8012e7a:	b083      	sub	sp, #12
 8012e7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8012eb0 <prvResetNextTaskUnblockTime+0x38>)
 8012e80:	681b      	ldr	r3, [r3, #0]
 8012e82:	681b      	ldr	r3, [r3, #0]
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	d104      	bne.n	8012e92 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012e88:	4b0a      	ldr	r3, [pc, #40]	@ (8012eb4 <prvResetNextTaskUnblockTime+0x3c>)
 8012e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8012e8e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012e90:	e008      	b.n	8012ea4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e92:	4b07      	ldr	r3, [pc, #28]	@ (8012eb0 <prvResetNextTaskUnblockTime+0x38>)
 8012e94:	681b      	ldr	r3, [r3, #0]
 8012e96:	68db      	ldr	r3, [r3, #12]
 8012e98:	68db      	ldr	r3, [r3, #12]
 8012e9a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	685b      	ldr	r3, [r3, #4]
 8012ea0:	4a04      	ldr	r2, [pc, #16]	@ (8012eb4 <prvResetNextTaskUnblockTime+0x3c>)
 8012ea2:	6013      	str	r3, [r2, #0]
}
 8012ea4:	bf00      	nop
 8012ea6:	370c      	adds	r7, #12
 8012ea8:	46bd      	mov	sp, r7
 8012eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eae:	4770      	bx	lr
 8012eb0:	24001664 	.word	0x24001664
 8012eb4:	240016cc 	.word	0x240016cc

08012eb8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8012eb8:	b480      	push	{r7}
 8012eba:	b083      	sub	sp, #12
 8012ebc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8012ebe:	4b05      	ldr	r3, [pc, #20]	@ (8012ed4 <xTaskGetCurrentTaskHandle+0x1c>)
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	607b      	str	r3, [r7, #4]

		return xReturn;
 8012ec4:	687b      	ldr	r3, [r7, #4]
	}
 8012ec6:	4618      	mov	r0, r3
 8012ec8:	370c      	adds	r7, #12
 8012eca:	46bd      	mov	sp, r7
 8012ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ed0:	4770      	bx	lr
 8012ed2:	bf00      	nop
 8012ed4:	240011d8 	.word	0x240011d8

08012ed8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012ed8:	b480      	push	{r7}
 8012eda:	b083      	sub	sp, #12
 8012edc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012ede:	4b0b      	ldr	r3, [pc, #44]	@ (8012f0c <xTaskGetSchedulerState+0x34>)
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d102      	bne.n	8012eec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012ee6:	2301      	movs	r3, #1
 8012ee8:	607b      	str	r3, [r7, #4]
 8012eea:	e008      	b.n	8012efe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012eec:	4b08      	ldr	r3, [pc, #32]	@ (8012f10 <xTaskGetSchedulerState+0x38>)
 8012eee:	681b      	ldr	r3, [r3, #0]
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d102      	bne.n	8012efa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012ef4:	2302      	movs	r3, #2
 8012ef6:	607b      	str	r3, [r7, #4]
 8012ef8:	e001      	b.n	8012efe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012efa:	2300      	movs	r3, #0
 8012efc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012efe:	687b      	ldr	r3, [r7, #4]
	}
 8012f00:	4618      	mov	r0, r3
 8012f02:	370c      	adds	r7, #12
 8012f04:	46bd      	mov	sp, r7
 8012f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f0a:	4770      	bx	lr
 8012f0c:	240016b8 	.word	0x240016b8
 8012f10:	240016d4 	.word	0x240016d4

08012f14 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8012f14:	b580      	push	{r7, lr}
 8012f16:	b084      	sub	sp, #16
 8012f18:	af00      	add	r7, sp, #0
 8012f1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8012f20:	2300      	movs	r3, #0
 8012f22:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d051      	beq.n	8012fce <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8012f2a:	68bb      	ldr	r3, [r7, #8]
 8012f2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f2e:	4b2a      	ldr	r3, [pc, #168]	@ (8012fd8 <xTaskPriorityInherit+0xc4>)
 8012f30:	681b      	ldr	r3, [r3, #0]
 8012f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f34:	429a      	cmp	r2, r3
 8012f36:	d241      	bcs.n	8012fbc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012f38:	68bb      	ldr	r3, [r7, #8]
 8012f3a:	699b      	ldr	r3, [r3, #24]
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	db06      	blt.n	8012f4e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012f40:	4b25      	ldr	r3, [pc, #148]	@ (8012fd8 <xTaskPriorityInherit+0xc4>)
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f46:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012f4a:	68bb      	ldr	r3, [r7, #8]
 8012f4c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8012f4e:	68bb      	ldr	r3, [r7, #8]
 8012f50:	6959      	ldr	r1, [r3, #20]
 8012f52:	68bb      	ldr	r3, [r7, #8]
 8012f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f56:	4613      	mov	r3, r2
 8012f58:	009b      	lsls	r3, r3, #2
 8012f5a:	4413      	add	r3, r2
 8012f5c:	009b      	lsls	r3, r3, #2
 8012f5e:	4a1f      	ldr	r2, [pc, #124]	@ (8012fdc <xTaskPriorityInherit+0xc8>)
 8012f60:	4413      	add	r3, r2
 8012f62:	4299      	cmp	r1, r3
 8012f64:	d122      	bne.n	8012fac <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012f66:	68bb      	ldr	r3, [r7, #8]
 8012f68:	3304      	adds	r3, #4
 8012f6a:	4618      	mov	r0, r3
 8012f6c:	f7fe f950 	bl	8011210 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012f70:	4b19      	ldr	r3, [pc, #100]	@ (8012fd8 <xTaskPriorityInherit+0xc4>)
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f76:	68bb      	ldr	r3, [r7, #8]
 8012f78:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012f7a:	68bb      	ldr	r3, [r7, #8]
 8012f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f7e:	4b18      	ldr	r3, [pc, #96]	@ (8012fe0 <xTaskPriorityInherit+0xcc>)
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	429a      	cmp	r2, r3
 8012f84:	d903      	bls.n	8012f8e <xTaskPriorityInherit+0x7a>
 8012f86:	68bb      	ldr	r3, [r7, #8]
 8012f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f8a:	4a15      	ldr	r2, [pc, #84]	@ (8012fe0 <xTaskPriorityInherit+0xcc>)
 8012f8c:	6013      	str	r3, [r2, #0]
 8012f8e:	68bb      	ldr	r3, [r7, #8]
 8012f90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f92:	4613      	mov	r3, r2
 8012f94:	009b      	lsls	r3, r3, #2
 8012f96:	4413      	add	r3, r2
 8012f98:	009b      	lsls	r3, r3, #2
 8012f9a:	4a10      	ldr	r2, [pc, #64]	@ (8012fdc <xTaskPriorityInherit+0xc8>)
 8012f9c:	441a      	add	r2, r3
 8012f9e:	68bb      	ldr	r3, [r7, #8]
 8012fa0:	3304      	adds	r3, #4
 8012fa2:	4619      	mov	r1, r3
 8012fa4:	4610      	mov	r0, r2
 8012fa6:	f7fe f8d6 	bl	8011156 <vListInsertEnd>
 8012faa:	e004      	b.n	8012fb6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012fac:	4b0a      	ldr	r3, [pc, #40]	@ (8012fd8 <xTaskPriorityInherit+0xc4>)
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012fb2:	68bb      	ldr	r3, [r7, #8]
 8012fb4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8012fb6:	2301      	movs	r3, #1
 8012fb8:	60fb      	str	r3, [r7, #12]
 8012fba:	e008      	b.n	8012fce <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012fbc:	68bb      	ldr	r3, [r7, #8]
 8012fbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012fc0:	4b05      	ldr	r3, [pc, #20]	@ (8012fd8 <xTaskPriorityInherit+0xc4>)
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012fc6:	429a      	cmp	r2, r3
 8012fc8:	d201      	bcs.n	8012fce <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8012fca:	2301      	movs	r3, #1
 8012fcc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012fce:	68fb      	ldr	r3, [r7, #12]
	}
 8012fd0:	4618      	mov	r0, r3
 8012fd2:	3710      	adds	r7, #16
 8012fd4:	46bd      	mov	sp, r7
 8012fd6:	bd80      	pop	{r7, pc}
 8012fd8:	240011d8 	.word	0x240011d8
 8012fdc:	240011dc 	.word	0x240011dc
 8012fe0:	240016b4 	.word	0x240016b4

08012fe4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012fe4:	b580      	push	{r7, lr}
 8012fe6:	b086      	sub	sp, #24
 8012fe8:	af00      	add	r7, sp, #0
 8012fea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012ff0:	2300      	movs	r3, #0
 8012ff2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d058      	beq.n	80130ac <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80130b8 <xTaskPriorityDisinherit+0xd4>)
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	693a      	ldr	r2, [r7, #16]
 8013000:	429a      	cmp	r2, r3
 8013002:	d00b      	beq.n	801301c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8013004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013008:	f383 8811 	msr	BASEPRI, r3
 801300c:	f3bf 8f6f 	isb	sy
 8013010:	f3bf 8f4f 	dsb	sy
 8013014:	60fb      	str	r3, [r7, #12]
}
 8013016:	bf00      	nop
 8013018:	bf00      	nop
 801301a:	e7fd      	b.n	8013018 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801301c:	693b      	ldr	r3, [r7, #16]
 801301e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013020:	2b00      	cmp	r3, #0
 8013022:	d10b      	bne.n	801303c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8013024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013028:	f383 8811 	msr	BASEPRI, r3
 801302c:	f3bf 8f6f 	isb	sy
 8013030:	f3bf 8f4f 	dsb	sy
 8013034:	60bb      	str	r3, [r7, #8]
}
 8013036:	bf00      	nop
 8013038:	bf00      	nop
 801303a:	e7fd      	b.n	8013038 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801303c:	693b      	ldr	r3, [r7, #16]
 801303e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013040:	1e5a      	subs	r2, r3, #1
 8013042:	693b      	ldr	r3, [r7, #16]
 8013044:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013046:	693b      	ldr	r3, [r7, #16]
 8013048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801304a:	693b      	ldr	r3, [r7, #16]
 801304c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801304e:	429a      	cmp	r2, r3
 8013050:	d02c      	beq.n	80130ac <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013052:	693b      	ldr	r3, [r7, #16]
 8013054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013056:	2b00      	cmp	r3, #0
 8013058:	d128      	bne.n	80130ac <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801305a:	693b      	ldr	r3, [r7, #16]
 801305c:	3304      	adds	r3, #4
 801305e:	4618      	mov	r0, r3
 8013060:	f7fe f8d6 	bl	8011210 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013064:	693b      	ldr	r3, [r7, #16]
 8013066:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013068:	693b      	ldr	r3, [r7, #16]
 801306a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801306c:	693b      	ldr	r3, [r7, #16]
 801306e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013070:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013074:	693b      	ldr	r3, [r7, #16]
 8013076:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013078:	693b      	ldr	r3, [r7, #16]
 801307a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801307c:	4b0f      	ldr	r3, [pc, #60]	@ (80130bc <xTaskPriorityDisinherit+0xd8>)
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	429a      	cmp	r2, r3
 8013082:	d903      	bls.n	801308c <xTaskPriorityDisinherit+0xa8>
 8013084:	693b      	ldr	r3, [r7, #16]
 8013086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013088:	4a0c      	ldr	r2, [pc, #48]	@ (80130bc <xTaskPriorityDisinherit+0xd8>)
 801308a:	6013      	str	r3, [r2, #0]
 801308c:	693b      	ldr	r3, [r7, #16]
 801308e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013090:	4613      	mov	r3, r2
 8013092:	009b      	lsls	r3, r3, #2
 8013094:	4413      	add	r3, r2
 8013096:	009b      	lsls	r3, r3, #2
 8013098:	4a09      	ldr	r2, [pc, #36]	@ (80130c0 <xTaskPriorityDisinherit+0xdc>)
 801309a:	441a      	add	r2, r3
 801309c:	693b      	ldr	r3, [r7, #16]
 801309e:	3304      	adds	r3, #4
 80130a0:	4619      	mov	r1, r3
 80130a2:	4610      	mov	r0, r2
 80130a4:	f7fe f857 	bl	8011156 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80130a8:	2301      	movs	r3, #1
 80130aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80130ac:	697b      	ldr	r3, [r7, #20]
	}
 80130ae:	4618      	mov	r0, r3
 80130b0:	3718      	adds	r7, #24
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bd80      	pop	{r7, pc}
 80130b6:	bf00      	nop
 80130b8:	240011d8 	.word	0x240011d8
 80130bc:	240016b4 	.word	0x240016b4
 80130c0:	240011dc 	.word	0x240011dc

080130c4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80130c4:	b580      	push	{r7, lr}
 80130c6:	b088      	sub	sp, #32
 80130c8:	af00      	add	r7, sp, #0
 80130ca:	6078      	str	r0, [r7, #4]
 80130cc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80130d2:	2301      	movs	r3, #1
 80130d4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d06c      	beq.n	80131b6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80130dc:	69bb      	ldr	r3, [r7, #24]
 80130de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d10b      	bne.n	80130fc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80130e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130e8:	f383 8811 	msr	BASEPRI, r3
 80130ec:	f3bf 8f6f 	isb	sy
 80130f0:	f3bf 8f4f 	dsb	sy
 80130f4:	60fb      	str	r3, [r7, #12]
}
 80130f6:	bf00      	nop
 80130f8:	bf00      	nop
 80130fa:	e7fd      	b.n	80130f8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80130fc:	69bb      	ldr	r3, [r7, #24]
 80130fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013100:	683a      	ldr	r2, [r7, #0]
 8013102:	429a      	cmp	r2, r3
 8013104:	d902      	bls.n	801310c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8013106:	683b      	ldr	r3, [r7, #0]
 8013108:	61fb      	str	r3, [r7, #28]
 801310a:	e002      	b.n	8013112 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801310c:	69bb      	ldr	r3, [r7, #24]
 801310e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013110:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8013112:	69bb      	ldr	r3, [r7, #24]
 8013114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013116:	69fa      	ldr	r2, [r7, #28]
 8013118:	429a      	cmp	r2, r3
 801311a:	d04c      	beq.n	80131b6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801311c:	69bb      	ldr	r3, [r7, #24]
 801311e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013120:	697a      	ldr	r2, [r7, #20]
 8013122:	429a      	cmp	r2, r3
 8013124:	d147      	bne.n	80131b6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8013126:	4b26      	ldr	r3, [pc, #152]	@ (80131c0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	69ba      	ldr	r2, [r7, #24]
 801312c:	429a      	cmp	r2, r3
 801312e:	d10b      	bne.n	8013148 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8013130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013134:	f383 8811 	msr	BASEPRI, r3
 8013138:	f3bf 8f6f 	isb	sy
 801313c:	f3bf 8f4f 	dsb	sy
 8013140:	60bb      	str	r3, [r7, #8]
}
 8013142:	bf00      	nop
 8013144:	bf00      	nop
 8013146:	e7fd      	b.n	8013144 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8013148:	69bb      	ldr	r3, [r7, #24]
 801314a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801314c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801314e:	69bb      	ldr	r3, [r7, #24]
 8013150:	69fa      	ldr	r2, [r7, #28]
 8013152:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013154:	69bb      	ldr	r3, [r7, #24]
 8013156:	699b      	ldr	r3, [r3, #24]
 8013158:	2b00      	cmp	r3, #0
 801315a:	db04      	blt.n	8013166 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801315c:	69fb      	ldr	r3, [r7, #28]
 801315e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013162:	69bb      	ldr	r3, [r7, #24]
 8013164:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8013166:	69bb      	ldr	r3, [r7, #24]
 8013168:	6959      	ldr	r1, [r3, #20]
 801316a:	693a      	ldr	r2, [r7, #16]
 801316c:	4613      	mov	r3, r2
 801316e:	009b      	lsls	r3, r3, #2
 8013170:	4413      	add	r3, r2
 8013172:	009b      	lsls	r3, r3, #2
 8013174:	4a13      	ldr	r2, [pc, #76]	@ (80131c4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8013176:	4413      	add	r3, r2
 8013178:	4299      	cmp	r1, r3
 801317a:	d11c      	bne.n	80131b6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801317c:	69bb      	ldr	r3, [r7, #24]
 801317e:	3304      	adds	r3, #4
 8013180:	4618      	mov	r0, r3
 8013182:	f7fe f845 	bl	8011210 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8013186:	69bb      	ldr	r3, [r7, #24]
 8013188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801318a:	4b0f      	ldr	r3, [pc, #60]	@ (80131c8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 801318c:	681b      	ldr	r3, [r3, #0]
 801318e:	429a      	cmp	r2, r3
 8013190:	d903      	bls.n	801319a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8013192:	69bb      	ldr	r3, [r7, #24]
 8013194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013196:	4a0c      	ldr	r2, [pc, #48]	@ (80131c8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8013198:	6013      	str	r3, [r2, #0]
 801319a:	69bb      	ldr	r3, [r7, #24]
 801319c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801319e:	4613      	mov	r3, r2
 80131a0:	009b      	lsls	r3, r3, #2
 80131a2:	4413      	add	r3, r2
 80131a4:	009b      	lsls	r3, r3, #2
 80131a6:	4a07      	ldr	r2, [pc, #28]	@ (80131c4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80131a8:	441a      	add	r2, r3
 80131aa:	69bb      	ldr	r3, [r7, #24]
 80131ac:	3304      	adds	r3, #4
 80131ae:	4619      	mov	r1, r3
 80131b0:	4610      	mov	r0, r2
 80131b2:	f7fd ffd0 	bl	8011156 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80131b6:	bf00      	nop
 80131b8:	3720      	adds	r7, #32
 80131ba:	46bd      	mov	sp, r7
 80131bc:	bd80      	pop	{r7, pc}
 80131be:	bf00      	nop
 80131c0:	240011d8 	.word	0x240011d8
 80131c4:	240011dc 	.word	0x240011dc
 80131c8:	240016b4 	.word	0x240016b4

080131cc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80131cc:	b480      	push	{r7}
 80131ce:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80131d0:	4b07      	ldr	r3, [pc, #28]	@ (80131f0 <pvTaskIncrementMutexHeldCount+0x24>)
 80131d2:	681b      	ldr	r3, [r3, #0]
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d004      	beq.n	80131e2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80131d8:	4b05      	ldr	r3, [pc, #20]	@ (80131f0 <pvTaskIncrementMutexHeldCount+0x24>)
 80131da:	681b      	ldr	r3, [r3, #0]
 80131dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80131de:	3201      	adds	r2, #1
 80131e0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80131e2:	4b03      	ldr	r3, [pc, #12]	@ (80131f0 <pvTaskIncrementMutexHeldCount+0x24>)
 80131e4:	681b      	ldr	r3, [r3, #0]
	}
 80131e6:	4618      	mov	r0, r3
 80131e8:	46bd      	mov	sp, r7
 80131ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ee:	4770      	bx	lr
 80131f0:	240011d8 	.word	0x240011d8

080131f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80131f4:	b580      	push	{r7, lr}
 80131f6:	b084      	sub	sp, #16
 80131f8:	af00      	add	r7, sp, #0
 80131fa:	6078      	str	r0, [r7, #4]
 80131fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80131fe:	4b21      	ldr	r3, [pc, #132]	@ (8013284 <prvAddCurrentTaskToDelayedList+0x90>)
 8013200:	681b      	ldr	r3, [r3, #0]
 8013202:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013204:	4b20      	ldr	r3, [pc, #128]	@ (8013288 <prvAddCurrentTaskToDelayedList+0x94>)
 8013206:	681b      	ldr	r3, [r3, #0]
 8013208:	3304      	adds	r3, #4
 801320a:	4618      	mov	r0, r3
 801320c:	f7fe f800 	bl	8011210 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013216:	d10a      	bne.n	801322e <prvAddCurrentTaskToDelayedList+0x3a>
 8013218:	683b      	ldr	r3, [r7, #0]
 801321a:	2b00      	cmp	r3, #0
 801321c:	d007      	beq.n	801322e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801321e:	4b1a      	ldr	r3, [pc, #104]	@ (8013288 <prvAddCurrentTaskToDelayedList+0x94>)
 8013220:	681b      	ldr	r3, [r3, #0]
 8013222:	3304      	adds	r3, #4
 8013224:	4619      	mov	r1, r3
 8013226:	4819      	ldr	r0, [pc, #100]	@ (801328c <prvAddCurrentTaskToDelayedList+0x98>)
 8013228:	f7fd ff95 	bl	8011156 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801322c:	e026      	b.n	801327c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801322e:	68fa      	ldr	r2, [r7, #12]
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	4413      	add	r3, r2
 8013234:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013236:	4b14      	ldr	r3, [pc, #80]	@ (8013288 <prvAddCurrentTaskToDelayedList+0x94>)
 8013238:	681b      	ldr	r3, [r3, #0]
 801323a:	68ba      	ldr	r2, [r7, #8]
 801323c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801323e:	68ba      	ldr	r2, [r7, #8]
 8013240:	68fb      	ldr	r3, [r7, #12]
 8013242:	429a      	cmp	r2, r3
 8013244:	d209      	bcs.n	801325a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013246:	4b12      	ldr	r3, [pc, #72]	@ (8013290 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013248:	681a      	ldr	r2, [r3, #0]
 801324a:	4b0f      	ldr	r3, [pc, #60]	@ (8013288 <prvAddCurrentTaskToDelayedList+0x94>)
 801324c:	681b      	ldr	r3, [r3, #0]
 801324e:	3304      	adds	r3, #4
 8013250:	4619      	mov	r1, r3
 8013252:	4610      	mov	r0, r2
 8013254:	f7fd ffa3 	bl	801119e <vListInsert>
}
 8013258:	e010      	b.n	801327c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801325a:	4b0e      	ldr	r3, [pc, #56]	@ (8013294 <prvAddCurrentTaskToDelayedList+0xa0>)
 801325c:	681a      	ldr	r2, [r3, #0]
 801325e:	4b0a      	ldr	r3, [pc, #40]	@ (8013288 <prvAddCurrentTaskToDelayedList+0x94>)
 8013260:	681b      	ldr	r3, [r3, #0]
 8013262:	3304      	adds	r3, #4
 8013264:	4619      	mov	r1, r3
 8013266:	4610      	mov	r0, r2
 8013268:	f7fd ff99 	bl	801119e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801326c:	4b0a      	ldr	r3, [pc, #40]	@ (8013298 <prvAddCurrentTaskToDelayedList+0xa4>)
 801326e:	681b      	ldr	r3, [r3, #0]
 8013270:	68ba      	ldr	r2, [r7, #8]
 8013272:	429a      	cmp	r2, r3
 8013274:	d202      	bcs.n	801327c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8013276:	4a08      	ldr	r2, [pc, #32]	@ (8013298 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013278:	68bb      	ldr	r3, [r7, #8]
 801327a:	6013      	str	r3, [r2, #0]
}
 801327c:	bf00      	nop
 801327e:	3710      	adds	r7, #16
 8013280:	46bd      	mov	sp, r7
 8013282:	bd80      	pop	{r7, pc}
 8013284:	240016b0 	.word	0x240016b0
 8013288:	240011d8 	.word	0x240011d8
 801328c:	24001698 	.word	0x24001698
 8013290:	24001668 	.word	0x24001668
 8013294:	24001664 	.word	0x24001664
 8013298:	240016cc 	.word	0x240016cc

0801329c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801329c:	b580      	push	{r7, lr}
 801329e:	b08a      	sub	sp, #40	@ 0x28
 80132a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80132a2:	2300      	movs	r3, #0
 80132a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80132a6:	f000 fb13 	bl	80138d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80132aa:	4b1d      	ldr	r3, [pc, #116]	@ (8013320 <xTimerCreateTimerTask+0x84>)
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d021      	beq.n	80132f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80132b2:	2300      	movs	r3, #0
 80132b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80132b6:	2300      	movs	r3, #0
 80132b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80132ba:	1d3a      	adds	r2, r7, #4
 80132bc:	f107 0108 	add.w	r1, r7, #8
 80132c0:	f107 030c 	add.w	r3, r7, #12
 80132c4:	4618      	mov	r0, r3
 80132c6:	f7fd feff 	bl	80110c8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80132ca:	6879      	ldr	r1, [r7, #4]
 80132cc:	68bb      	ldr	r3, [r7, #8]
 80132ce:	68fa      	ldr	r2, [r7, #12]
 80132d0:	9202      	str	r2, [sp, #8]
 80132d2:	9301      	str	r3, [sp, #4]
 80132d4:	2302      	movs	r3, #2
 80132d6:	9300      	str	r3, [sp, #0]
 80132d8:	2300      	movs	r3, #0
 80132da:	460a      	mov	r2, r1
 80132dc:	4911      	ldr	r1, [pc, #68]	@ (8013324 <xTimerCreateTimerTask+0x88>)
 80132de:	4812      	ldr	r0, [pc, #72]	@ (8013328 <xTimerCreateTimerTask+0x8c>)
 80132e0:	f7fe ff0c 	bl	80120fc <xTaskCreateStatic>
 80132e4:	4603      	mov	r3, r0
 80132e6:	4a11      	ldr	r2, [pc, #68]	@ (801332c <xTimerCreateTimerTask+0x90>)
 80132e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80132ea:	4b10      	ldr	r3, [pc, #64]	@ (801332c <xTimerCreateTimerTask+0x90>)
 80132ec:	681b      	ldr	r3, [r3, #0]
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	d001      	beq.n	80132f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80132f2:	2301      	movs	r3, #1
 80132f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80132f6:	697b      	ldr	r3, [r7, #20]
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d10b      	bne.n	8013314 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80132fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013300:	f383 8811 	msr	BASEPRI, r3
 8013304:	f3bf 8f6f 	isb	sy
 8013308:	f3bf 8f4f 	dsb	sy
 801330c:	613b      	str	r3, [r7, #16]
}
 801330e:	bf00      	nop
 8013310:	bf00      	nop
 8013312:	e7fd      	b.n	8013310 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8013314:	697b      	ldr	r3, [r7, #20]
}
 8013316:	4618      	mov	r0, r3
 8013318:	3718      	adds	r7, #24
 801331a:	46bd      	mov	sp, r7
 801331c:	bd80      	pop	{r7, pc}
 801331e:	bf00      	nop
 8013320:	24001708 	.word	0x24001708
 8013324:	08014e0c 	.word	0x08014e0c
 8013328:	08013469 	.word	0x08013469
 801332c:	2400170c 	.word	0x2400170c

08013330 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8013330:	b580      	push	{r7, lr}
 8013332:	b08a      	sub	sp, #40	@ 0x28
 8013334:	af00      	add	r7, sp, #0
 8013336:	60f8      	str	r0, [r7, #12]
 8013338:	60b9      	str	r1, [r7, #8]
 801333a:	607a      	str	r2, [r7, #4]
 801333c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801333e:	2300      	movs	r3, #0
 8013340:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8013342:	68fb      	ldr	r3, [r7, #12]
 8013344:	2b00      	cmp	r3, #0
 8013346:	d10b      	bne.n	8013360 <xTimerGenericCommand+0x30>
	__asm volatile
 8013348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801334c:	f383 8811 	msr	BASEPRI, r3
 8013350:	f3bf 8f6f 	isb	sy
 8013354:	f3bf 8f4f 	dsb	sy
 8013358:	623b      	str	r3, [r7, #32]
}
 801335a:	bf00      	nop
 801335c:	bf00      	nop
 801335e:	e7fd      	b.n	801335c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013360:	4b19      	ldr	r3, [pc, #100]	@ (80133c8 <xTimerGenericCommand+0x98>)
 8013362:	681b      	ldr	r3, [r3, #0]
 8013364:	2b00      	cmp	r3, #0
 8013366:	d02a      	beq.n	80133be <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013368:	68bb      	ldr	r3, [r7, #8]
 801336a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013370:	68fb      	ldr	r3, [r7, #12]
 8013372:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013374:	68bb      	ldr	r3, [r7, #8]
 8013376:	2b05      	cmp	r3, #5
 8013378:	dc18      	bgt.n	80133ac <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801337a:	f7ff fdad 	bl	8012ed8 <xTaskGetSchedulerState>
 801337e:	4603      	mov	r3, r0
 8013380:	2b02      	cmp	r3, #2
 8013382:	d109      	bne.n	8013398 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013384:	4b10      	ldr	r3, [pc, #64]	@ (80133c8 <xTimerGenericCommand+0x98>)
 8013386:	6818      	ldr	r0, [r3, #0]
 8013388:	f107 0110 	add.w	r1, r7, #16
 801338c:	2300      	movs	r3, #0
 801338e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013390:	f7fe f91a 	bl	80115c8 <xQueueGenericSend>
 8013394:	6278      	str	r0, [r7, #36]	@ 0x24
 8013396:	e012      	b.n	80133be <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013398:	4b0b      	ldr	r3, [pc, #44]	@ (80133c8 <xTimerGenericCommand+0x98>)
 801339a:	6818      	ldr	r0, [r3, #0]
 801339c:	f107 0110 	add.w	r1, r7, #16
 80133a0:	2300      	movs	r3, #0
 80133a2:	2200      	movs	r2, #0
 80133a4:	f7fe f910 	bl	80115c8 <xQueueGenericSend>
 80133a8:	6278      	str	r0, [r7, #36]	@ 0x24
 80133aa:	e008      	b.n	80133be <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80133ac:	4b06      	ldr	r3, [pc, #24]	@ (80133c8 <xTimerGenericCommand+0x98>)
 80133ae:	6818      	ldr	r0, [r3, #0]
 80133b0:	f107 0110 	add.w	r1, r7, #16
 80133b4:	2300      	movs	r3, #0
 80133b6:	683a      	ldr	r2, [r7, #0]
 80133b8:	f7fe fa08 	bl	80117cc <xQueueGenericSendFromISR>
 80133bc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80133be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80133c0:	4618      	mov	r0, r3
 80133c2:	3728      	adds	r7, #40	@ 0x28
 80133c4:	46bd      	mov	sp, r7
 80133c6:	bd80      	pop	{r7, pc}
 80133c8:	24001708 	.word	0x24001708

080133cc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80133cc:	b580      	push	{r7, lr}
 80133ce:	b088      	sub	sp, #32
 80133d0:	af02      	add	r7, sp, #8
 80133d2:	6078      	str	r0, [r7, #4]
 80133d4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80133d6:	4b23      	ldr	r3, [pc, #140]	@ (8013464 <prvProcessExpiredTimer+0x98>)
 80133d8:	681b      	ldr	r3, [r3, #0]
 80133da:	68db      	ldr	r3, [r3, #12]
 80133dc:	68db      	ldr	r3, [r3, #12]
 80133de:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80133e0:	697b      	ldr	r3, [r7, #20]
 80133e2:	3304      	adds	r3, #4
 80133e4:	4618      	mov	r0, r3
 80133e6:	f7fd ff13 	bl	8011210 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80133ea:	697b      	ldr	r3, [r7, #20]
 80133ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80133f0:	f003 0304 	and.w	r3, r3, #4
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d023      	beq.n	8013440 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80133f8:	697b      	ldr	r3, [r7, #20]
 80133fa:	699a      	ldr	r2, [r3, #24]
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	18d1      	adds	r1, r2, r3
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	683a      	ldr	r2, [r7, #0]
 8013404:	6978      	ldr	r0, [r7, #20]
 8013406:	f000 f8d5 	bl	80135b4 <prvInsertTimerInActiveList>
 801340a:	4603      	mov	r3, r0
 801340c:	2b00      	cmp	r3, #0
 801340e:	d020      	beq.n	8013452 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013410:	2300      	movs	r3, #0
 8013412:	9300      	str	r3, [sp, #0]
 8013414:	2300      	movs	r3, #0
 8013416:	687a      	ldr	r2, [r7, #4]
 8013418:	2100      	movs	r1, #0
 801341a:	6978      	ldr	r0, [r7, #20]
 801341c:	f7ff ff88 	bl	8013330 <xTimerGenericCommand>
 8013420:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8013422:	693b      	ldr	r3, [r7, #16]
 8013424:	2b00      	cmp	r3, #0
 8013426:	d114      	bne.n	8013452 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8013428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801342c:	f383 8811 	msr	BASEPRI, r3
 8013430:	f3bf 8f6f 	isb	sy
 8013434:	f3bf 8f4f 	dsb	sy
 8013438:	60fb      	str	r3, [r7, #12]
}
 801343a:	bf00      	nop
 801343c:	bf00      	nop
 801343e:	e7fd      	b.n	801343c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013440:	697b      	ldr	r3, [r7, #20]
 8013442:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013446:	f023 0301 	bic.w	r3, r3, #1
 801344a:	b2da      	uxtb	r2, r3
 801344c:	697b      	ldr	r3, [r7, #20]
 801344e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013452:	697b      	ldr	r3, [r7, #20]
 8013454:	6a1b      	ldr	r3, [r3, #32]
 8013456:	6978      	ldr	r0, [r7, #20]
 8013458:	4798      	blx	r3
}
 801345a:	bf00      	nop
 801345c:	3718      	adds	r7, #24
 801345e:	46bd      	mov	sp, r7
 8013460:	bd80      	pop	{r7, pc}
 8013462:	bf00      	nop
 8013464:	24001700 	.word	0x24001700

08013468 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013468:	b580      	push	{r7, lr}
 801346a:	b084      	sub	sp, #16
 801346c:	af00      	add	r7, sp, #0
 801346e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013470:	f107 0308 	add.w	r3, r7, #8
 8013474:	4618      	mov	r0, r3
 8013476:	f000 f859 	bl	801352c <prvGetNextExpireTime>
 801347a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801347c:	68bb      	ldr	r3, [r7, #8]
 801347e:	4619      	mov	r1, r3
 8013480:	68f8      	ldr	r0, [r7, #12]
 8013482:	f000 f805 	bl	8013490 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013486:	f000 f8d7 	bl	8013638 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801348a:	bf00      	nop
 801348c:	e7f0      	b.n	8013470 <prvTimerTask+0x8>
	...

08013490 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013490:	b580      	push	{r7, lr}
 8013492:	b084      	sub	sp, #16
 8013494:	af00      	add	r7, sp, #0
 8013496:	6078      	str	r0, [r7, #4]
 8013498:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801349a:	f7ff f907 	bl	80126ac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801349e:	f107 0308 	add.w	r3, r7, #8
 80134a2:	4618      	mov	r0, r3
 80134a4:	f000 f866 	bl	8013574 <prvSampleTimeNow>
 80134a8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80134aa:	68bb      	ldr	r3, [r7, #8]
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d130      	bne.n	8013512 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80134b0:	683b      	ldr	r3, [r7, #0]
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d10a      	bne.n	80134cc <prvProcessTimerOrBlockTask+0x3c>
 80134b6:	687a      	ldr	r2, [r7, #4]
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	429a      	cmp	r2, r3
 80134bc:	d806      	bhi.n	80134cc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80134be:	f7ff f903 	bl	80126c8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80134c2:	68f9      	ldr	r1, [r7, #12]
 80134c4:	6878      	ldr	r0, [r7, #4]
 80134c6:	f7ff ff81 	bl	80133cc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80134ca:	e024      	b.n	8013516 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80134cc:	683b      	ldr	r3, [r7, #0]
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d008      	beq.n	80134e4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80134d2:	4b13      	ldr	r3, [pc, #76]	@ (8013520 <prvProcessTimerOrBlockTask+0x90>)
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d101      	bne.n	80134e0 <prvProcessTimerOrBlockTask+0x50>
 80134dc:	2301      	movs	r3, #1
 80134de:	e000      	b.n	80134e2 <prvProcessTimerOrBlockTask+0x52>
 80134e0:	2300      	movs	r3, #0
 80134e2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80134e4:	4b0f      	ldr	r3, [pc, #60]	@ (8013524 <prvProcessTimerOrBlockTask+0x94>)
 80134e6:	6818      	ldr	r0, [r3, #0]
 80134e8:	687a      	ldr	r2, [r7, #4]
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	1ad3      	subs	r3, r2, r3
 80134ee:	683a      	ldr	r2, [r7, #0]
 80134f0:	4619      	mov	r1, r3
 80134f2:	f7fe fdcf 	bl	8012094 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80134f6:	f7ff f8e7 	bl	80126c8 <xTaskResumeAll>
 80134fa:	4603      	mov	r3, r0
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d10a      	bne.n	8013516 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013500:	4b09      	ldr	r3, [pc, #36]	@ (8013528 <prvProcessTimerOrBlockTask+0x98>)
 8013502:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013506:	601a      	str	r2, [r3, #0]
 8013508:	f3bf 8f4f 	dsb	sy
 801350c:	f3bf 8f6f 	isb	sy
}
 8013510:	e001      	b.n	8013516 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8013512:	f7ff f8d9 	bl	80126c8 <xTaskResumeAll>
}
 8013516:	bf00      	nop
 8013518:	3710      	adds	r7, #16
 801351a:	46bd      	mov	sp, r7
 801351c:	bd80      	pop	{r7, pc}
 801351e:	bf00      	nop
 8013520:	24001704 	.word	0x24001704
 8013524:	24001708 	.word	0x24001708
 8013528:	e000ed04 	.word	0xe000ed04

0801352c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801352c:	b480      	push	{r7}
 801352e:	b085      	sub	sp, #20
 8013530:	af00      	add	r7, sp, #0
 8013532:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013534:	4b0e      	ldr	r3, [pc, #56]	@ (8013570 <prvGetNextExpireTime+0x44>)
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	2b00      	cmp	r3, #0
 801353c:	d101      	bne.n	8013542 <prvGetNextExpireTime+0x16>
 801353e:	2201      	movs	r2, #1
 8013540:	e000      	b.n	8013544 <prvGetNextExpireTime+0x18>
 8013542:	2200      	movs	r2, #0
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	2b00      	cmp	r3, #0
 801354e:	d105      	bne.n	801355c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013550:	4b07      	ldr	r3, [pc, #28]	@ (8013570 <prvGetNextExpireTime+0x44>)
 8013552:	681b      	ldr	r3, [r3, #0]
 8013554:	68db      	ldr	r3, [r3, #12]
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	60fb      	str	r3, [r7, #12]
 801355a:	e001      	b.n	8013560 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801355c:	2300      	movs	r3, #0
 801355e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013560:	68fb      	ldr	r3, [r7, #12]
}
 8013562:	4618      	mov	r0, r3
 8013564:	3714      	adds	r7, #20
 8013566:	46bd      	mov	sp, r7
 8013568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801356c:	4770      	bx	lr
 801356e:	bf00      	nop
 8013570:	24001700 	.word	0x24001700

08013574 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013574:	b580      	push	{r7, lr}
 8013576:	b084      	sub	sp, #16
 8013578:	af00      	add	r7, sp, #0
 801357a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801357c:	f7ff f942 	bl	8012804 <xTaskGetTickCount>
 8013580:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8013582:	4b0b      	ldr	r3, [pc, #44]	@ (80135b0 <prvSampleTimeNow+0x3c>)
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	68fa      	ldr	r2, [r7, #12]
 8013588:	429a      	cmp	r2, r3
 801358a:	d205      	bcs.n	8013598 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801358c:	f000 f93a 	bl	8013804 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	2201      	movs	r2, #1
 8013594:	601a      	str	r2, [r3, #0]
 8013596:	e002      	b.n	801359e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	2200      	movs	r2, #0
 801359c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801359e:	4a04      	ldr	r2, [pc, #16]	@ (80135b0 <prvSampleTimeNow+0x3c>)
 80135a0:	68fb      	ldr	r3, [r7, #12]
 80135a2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80135a4:	68fb      	ldr	r3, [r7, #12]
}
 80135a6:	4618      	mov	r0, r3
 80135a8:	3710      	adds	r7, #16
 80135aa:	46bd      	mov	sp, r7
 80135ac:	bd80      	pop	{r7, pc}
 80135ae:	bf00      	nop
 80135b0:	24001710 	.word	0x24001710

080135b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80135b4:	b580      	push	{r7, lr}
 80135b6:	b086      	sub	sp, #24
 80135b8:	af00      	add	r7, sp, #0
 80135ba:	60f8      	str	r0, [r7, #12]
 80135bc:	60b9      	str	r1, [r7, #8]
 80135be:	607a      	str	r2, [r7, #4]
 80135c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80135c2:	2300      	movs	r3, #0
 80135c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	68ba      	ldr	r2, [r7, #8]
 80135ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80135cc:	68fb      	ldr	r3, [r7, #12]
 80135ce:	68fa      	ldr	r2, [r7, #12]
 80135d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80135d2:	68ba      	ldr	r2, [r7, #8]
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	429a      	cmp	r2, r3
 80135d8:	d812      	bhi.n	8013600 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80135da:	687a      	ldr	r2, [r7, #4]
 80135dc:	683b      	ldr	r3, [r7, #0]
 80135de:	1ad2      	subs	r2, r2, r3
 80135e0:	68fb      	ldr	r3, [r7, #12]
 80135e2:	699b      	ldr	r3, [r3, #24]
 80135e4:	429a      	cmp	r2, r3
 80135e6:	d302      	bcc.n	80135ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80135e8:	2301      	movs	r3, #1
 80135ea:	617b      	str	r3, [r7, #20]
 80135ec:	e01b      	b.n	8013626 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80135ee:	4b10      	ldr	r3, [pc, #64]	@ (8013630 <prvInsertTimerInActiveList+0x7c>)
 80135f0:	681a      	ldr	r2, [r3, #0]
 80135f2:	68fb      	ldr	r3, [r7, #12]
 80135f4:	3304      	adds	r3, #4
 80135f6:	4619      	mov	r1, r3
 80135f8:	4610      	mov	r0, r2
 80135fa:	f7fd fdd0 	bl	801119e <vListInsert>
 80135fe:	e012      	b.n	8013626 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013600:	687a      	ldr	r2, [r7, #4]
 8013602:	683b      	ldr	r3, [r7, #0]
 8013604:	429a      	cmp	r2, r3
 8013606:	d206      	bcs.n	8013616 <prvInsertTimerInActiveList+0x62>
 8013608:	68ba      	ldr	r2, [r7, #8]
 801360a:	683b      	ldr	r3, [r7, #0]
 801360c:	429a      	cmp	r2, r3
 801360e:	d302      	bcc.n	8013616 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013610:	2301      	movs	r3, #1
 8013612:	617b      	str	r3, [r7, #20]
 8013614:	e007      	b.n	8013626 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013616:	4b07      	ldr	r3, [pc, #28]	@ (8013634 <prvInsertTimerInActiveList+0x80>)
 8013618:	681a      	ldr	r2, [r3, #0]
 801361a:	68fb      	ldr	r3, [r7, #12]
 801361c:	3304      	adds	r3, #4
 801361e:	4619      	mov	r1, r3
 8013620:	4610      	mov	r0, r2
 8013622:	f7fd fdbc 	bl	801119e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013626:	697b      	ldr	r3, [r7, #20]
}
 8013628:	4618      	mov	r0, r3
 801362a:	3718      	adds	r7, #24
 801362c:	46bd      	mov	sp, r7
 801362e:	bd80      	pop	{r7, pc}
 8013630:	24001704 	.word	0x24001704
 8013634:	24001700 	.word	0x24001700

08013638 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013638:	b580      	push	{r7, lr}
 801363a:	b08e      	sub	sp, #56	@ 0x38
 801363c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801363e:	e0ce      	b.n	80137de <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	2b00      	cmp	r3, #0
 8013644:	da19      	bge.n	801367a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8013646:	1d3b      	adds	r3, r7, #4
 8013648:	3304      	adds	r3, #4
 801364a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801364c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801364e:	2b00      	cmp	r3, #0
 8013650:	d10b      	bne.n	801366a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8013652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013656:	f383 8811 	msr	BASEPRI, r3
 801365a:	f3bf 8f6f 	isb	sy
 801365e:	f3bf 8f4f 	dsb	sy
 8013662:	61fb      	str	r3, [r7, #28]
}
 8013664:	bf00      	nop
 8013666:	bf00      	nop
 8013668:	e7fd      	b.n	8013666 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801366a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801366c:	681b      	ldr	r3, [r3, #0]
 801366e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013670:	6850      	ldr	r0, [r2, #4]
 8013672:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013674:	6892      	ldr	r2, [r2, #8]
 8013676:	4611      	mov	r1, r2
 8013678:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	2b00      	cmp	r3, #0
 801367e:	f2c0 80ae 	blt.w	80137de <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013682:	68fb      	ldr	r3, [r7, #12]
 8013684:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013688:	695b      	ldr	r3, [r3, #20]
 801368a:	2b00      	cmp	r3, #0
 801368c:	d004      	beq.n	8013698 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801368e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013690:	3304      	adds	r3, #4
 8013692:	4618      	mov	r0, r3
 8013694:	f7fd fdbc 	bl	8011210 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013698:	463b      	mov	r3, r7
 801369a:	4618      	mov	r0, r3
 801369c:	f7ff ff6a 	bl	8013574 <prvSampleTimeNow>
 80136a0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	2b09      	cmp	r3, #9
 80136a6:	f200 8097 	bhi.w	80137d8 <prvProcessReceivedCommands+0x1a0>
 80136aa:	a201      	add	r2, pc, #4	@ (adr r2, 80136b0 <prvProcessReceivedCommands+0x78>)
 80136ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80136b0:	080136d9 	.word	0x080136d9
 80136b4:	080136d9 	.word	0x080136d9
 80136b8:	080136d9 	.word	0x080136d9
 80136bc:	0801374f 	.word	0x0801374f
 80136c0:	08013763 	.word	0x08013763
 80136c4:	080137af 	.word	0x080137af
 80136c8:	080136d9 	.word	0x080136d9
 80136cc:	080136d9 	.word	0x080136d9
 80136d0:	0801374f 	.word	0x0801374f
 80136d4:	08013763 	.word	0x08013763
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80136d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80136de:	f043 0301 	orr.w	r3, r3, #1
 80136e2:	b2da      	uxtb	r2, r3
 80136e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80136ea:	68ba      	ldr	r2, [r7, #8]
 80136ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136ee:	699b      	ldr	r3, [r3, #24]
 80136f0:	18d1      	adds	r1, r2, r3
 80136f2:	68bb      	ldr	r3, [r7, #8]
 80136f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80136f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80136f8:	f7ff ff5c 	bl	80135b4 <prvInsertTimerInActiveList>
 80136fc:	4603      	mov	r3, r0
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d06c      	beq.n	80137dc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013704:	6a1b      	ldr	r3, [r3, #32]
 8013706:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013708:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801370a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801370c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013710:	f003 0304 	and.w	r3, r3, #4
 8013714:	2b00      	cmp	r3, #0
 8013716:	d061      	beq.n	80137dc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013718:	68ba      	ldr	r2, [r7, #8]
 801371a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801371c:	699b      	ldr	r3, [r3, #24]
 801371e:	441a      	add	r2, r3
 8013720:	2300      	movs	r3, #0
 8013722:	9300      	str	r3, [sp, #0]
 8013724:	2300      	movs	r3, #0
 8013726:	2100      	movs	r1, #0
 8013728:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801372a:	f7ff fe01 	bl	8013330 <xTimerGenericCommand>
 801372e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8013730:	6a3b      	ldr	r3, [r7, #32]
 8013732:	2b00      	cmp	r3, #0
 8013734:	d152      	bne.n	80137dc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8013736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801373a:	f383 8811 	msr	BASEPRI, r3
 801373e:	f3bf 8f6f 	isb	sy
 8013742:	f3bf 8f4f 	dsb	sy
 8013746:	61bb      	str	r3, [r7, #24]
}
 8013748:	bf00      	nop
 801374a:	bf00      	nop
 801374c:	e7fd      	b.n	801374a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801374e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013750:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013754:	f023 0301 	bic.w	r3, r3, #1
 8013758:	b2da      	uxtb	r2, r3
 801375a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801375c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8013760:	e03d      	b.n	80137de <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013764:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013768:	f043 0301 	orr.w	r3, r3, #1
 801376c:	b2da      	uxtb	r2, r3
 801376e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013770:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013774:	68ba      	ldr	r2, [r7, #8]
 8013776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013778:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801377a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801377c:	699b      	ldr	r3, [r3, #24]
 801377e:	2b00      	cmp	r3, #0
 8013780:	d10b      	bne.n	801379a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8013782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013786:	f383 8811 	msr	BASEPRI, r3
 801378a:	f3bf 8f6f 	isb	sy
 801378e:	f3bf 8f4f 	dsb	sy
 8013792:	617b      	str	r3, [r7, #20]
}
 8013794:	bf00      	nop
 8013796:	bf00      	nop
 8013798:	e7fd      	b.n	8013796 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801379a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801379c:	699a      	ldr	r2, [r3, #24]
 801379e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137a0:	18d1      	adds	r1, r2, r3
 80137a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80137a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80137a8:	f7ff ff04 	bl	80135b4 <prvInsertTimerInActiveList>
					break;
 80137ac:	e017      	b.n	80137de <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80137ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80137b4:	f003 0302 	and.w	r3, r3, #2
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d103      	bne.n	80137c4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80137bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80137be:	f000 fbeb 	bl	8013f98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80137c2:	e00c      	b.n	80137de <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80137c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80137ca:	f023 0301 	bic.w	r3, r3, #1
 80137ce:	b2da      	uxtb	r2, r3
 80137d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80137d6:	e002      	b.n	80137de <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80137d8:	bf00      	nop
 80137da:	e000      	b.n	80137de <prvProcessReceivedCommands+0x1a6>
					break;
 80137dc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80137de:	4b08      	ldr	r3, [pc, #32]	@ (8013800 <prvProcessReceivedCommands+0x1c8>)
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	1d39      	adds	r1, r7, #4
 80137e4:	2200      	movs	r2, #0
 80137e6:	4618      	mov	r0, r3
 80137e8:	f7fe f88e 	bl	8011908 <xQueueReceive>
 80137ec:	4603      	mov	r3, r0
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	f47f af26 	bne.w	8013640 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80137f4:	bf00      	nop
 80137f6:	bf00      	nop
 80137f8:	3730      	adds	r7, #48	@ 0x30
 80137fa:	46bd      	mov	sp, r7
 80137fc:	bd80      	pop	{r7, pc}
 80137fe:	bf00      	nop
 8013800:	24001708 	.word	0x24001708

08013804 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013804:	b580      	push	{r7, lr}
 8013806:	b088      	sub	sp, #32
 8013808:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801380a:	e049      	b.n	80138a0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801380c:	4b2e      	ldr	r3, [pc, #184]	@ (80138c8 <prvSwitchTimerLists+0xc4>)
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	68db      	ldr	r3, [r3, #12]
 8013812:	681b      	ldr	r3, [r3, #0]
 8013814:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013816:	4b2c      	ldr	r3, [pc, #176]	@ (80138c8 <prvSwitchTimerLists+0xc4>)
 8013818:	681b      	ldr	r3, [r3, #0]
 801381a:	68db      	ldr	r3, [r3, #12]
 801381c:	68db      	ldr	r3, [r3, #12]
 801381e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013820:	68fb      	ldr	r3, [r7, #12]
 8013822:	3304      	adds	r3, #4
 8013824:	4618      	mov	r0, r3
 8013826:	f7fd fcf3 	bl	8011210 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	6a1b      	ldr	r3, [r3, #32]
 801382e:	68f8      	ldr	r0, [r7, #12]
 8013830:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013832:	68fb      	ldr	r3, [r7, #12]
 8013834:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013838:	f003 0304 	and.w	r3, r3, #4
 801383c:	2b00      	cmp	r3, #0
 801383e:	d02f      	beq.n	80138a0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	699b      	ldr	r3, [r3, #24]
 8013844:	693a      	ldr	r2, [r7, #16]
 8013846:	4413      	add	r3, r2
 8013848:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801384a:	68ba      	ldr	r2, [r7, #8]
 801384c:	693b      	ldr	r3, [r7, #16]
 801384e:	429a      	cmp	r2, r3
 8013850:	d90e      	bls.n	8013870 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8013852:	68fb      	ldr	r3, [r7, #12]
 8013854:	68ba      	ldr	r2, [r7, #8]
 8013856:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013858:	68fb      	ldr	r3, [r7, #12]
 801385a:	68fa      	ldr	r2, [r7, #12]
 801385c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801385e:	4b1a      	ldr	r3, [pc, #104]	@ (80138c8 <prvSwitchTimerLists+0xc4>)
 8013860:	681a      	ldr	r2, [r3, #0]
 8013862:	68fb      	ldr	r3, [r7, #12]
 8013864:	3304      	adds	r3, #4
 8013866:	4619      	mov	r1, r3
 8013868:	4610      	mov	r0, r2
 801386a:	f7fd fc98 	bl	801119e <vListInsert>
 801386e:	e017      	b.n	80138a0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013870:	2300      	movs	r3, #0
 8013872:	9300      	str	r3, [sp, #0]
 8013874:	2300      	movs	r3, #0
 8013876:	693a      	ldr	r2, [r7, #16]
 8013878:	2100      	movs	r1, #0
 801387a:	68f8      	ldr	r0, [r7, #12]
 801387c:	f7ff fd58 	bl	8013330 <xTimerGenericCommand>
 8013880:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	2b00      	cmp	r3, #0
 8013886:	d10b      	bne.n	80138a0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8013888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801388c:	f383 8811 	msr	BASEPRI, r3
 8013890:	f3bf 8f6f 	isb	sy
 8013894:	f3bf 8f4f 	dsb	sy
 8013898:	603b      	str	r3, [r7, #0]
}
 801389a:	bf00      	nop
 801389c:	bf00      	nop
 801389e:	e7fd      	b.n	801389c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80138a0:	4b09      	ldr	r3, [pc, #36]	@ (80138c8 <prvSwitchTimerLists+0xc4>)
 80138a2:	681b      	ldr	r3, [r3, #0]
 80138a4:	681b      	ldr	r3, [r3, #0]
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d1b0      	bne.n	801380c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80138aa:	4b07      	ldr	r3, [pc, #28]	@ (80138c8 <prvSwitchTimerLists+0xc4>)
 80138ac:	681b      	ldr	r3, [r3, #0]
 80138ae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80138b0:	4b06      	ldr	r3, [pc, #24]	@ (80138cc <prvSwitchTimerLists+0xc8>)
 80138b2:	681b      	ldr	r3, [r3, #0]
 80138b4:	4a04      	ldr	r2, [pc, #16]	@ (80138c8 <prvSwitchTimerLists+0xc4>)
 80138b6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80138b8:	4a04      	ldr	r2, [pc, #16]	@ (80138cc <prvSwitchTimerLists+0xc8>)
 80138ba:	697b      	ldr	r3, [r7, #20]
 80138bc:	6013      	str	r3, [r2, #0]
}
 80138be:	bf00      	nop
 80138c0:	3718      	adds	r7, #24
 80138c2:	46bd      	mov	sp, r7
 80138c4:	bd80      	pop	{r7, pc}
 80138c6:	bf00      	nop
 80138c8:	24001700 	.word	0x24001700
 80138cc:	24001704 	.word	0x24001704

080138d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80138d0:	b580      	push	{r7, lr}
 80138d2:	b082      	sub	sp, #8
 80138d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80138d6:	f000 f96f 	bl	8013bb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80138da:	4b15      	ldr	r3, [pc, #84]	@ (8013930 <prvCheckForValidListAndQueue+0x60>)
 80138dc:	681b      	ldr	r3, [r3, #0]
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d120      	bne.n	8013924 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80138e2:	4814      	ldr	r0, [pc, #80]	@ (8013934 <prvCheckForValidListAndQueue+0x64>)
 80138e4:	f7fd fc0a 	bl	80110fc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80138e8:	4813      	ldr	r0, [pc, #76]	@ (8013938 <prvCheckForValidListAndQueue+0x68>)
 80138ea:	f7fd fc07 	bl	80110fc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80138ee:	4b13      	ldr	r3, [pc, #76]	@ (801393c <prvCheckForValidListAndQueue+0x6c>)
 80138f0:	4a10      	ldr	r2, [pc, #64]	@ (8013934 <prvCheckForValidListAndQueue+0x64>)
 80138f2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80138f4:	4b12      	ldr	r3, [pc, #72]	@ (8013940 <prvCheckForValidListAndQueue+0x70>)
 80138f6:	4a10      	ldr	r2, [pc, #64]	@ (8013938 <prvCheckForValidListAndQueue+0x68>)
 80138f8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80138fa:	2300      	movs	r3, #0
 80138fc:	9300      	str	r3, [sp, #0]
 80138fe:	4b11      	ldr	r3, [pc, #68]	@ (8013944 <prvCheckForValidListAndQueue+0x74>)
 8013900:	4a11      	ldr	r2, [pc, #68]	@ (8013948 <prvCheckForValidListAndQueue+0x78>)
 8013902:	2110      	movs	r1, #16
 8013904:	200a      	movs	r0, #10
 8013906:	f7fd fd17 	bl	8011338 <xQueueGenericCreateStatic>
 801390a:	4603      	mov	r3, r0
 801390c:	4a08      	ldr	r2, [pc, #32]	@ (8013930 <prvCheckForValidListAndQueue+0x60>)
 801390e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013910:	4b07      	ldr	r3, [pc, #28]	@ (8013930 <prvCheckForValidListAndQueue+0x60>)
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	2b00      	cmp	r3, #0
 8013916:	d005      	beq.n	8013924 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013918:	4b05      	ldr	r3, [pc, #20]	@ (8013930 <prvCheckForValidListAndQueue+0x60>)
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	490b      	ldr	r1, [pc, #44]	@ (801394c <prvCheckForValidListAndQueue+0x7c>)
 801391e:	4618      	mov	r0, r3
 8013920:	f7fe fb8e 	bl	8012040 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013924:	f000 f97a 	bl	8013c1c <vPortExitCritical>
}
 8013928:	bf00      	nop
 801392a:	46bd      	mov	sp, r7
 801392c:	bd80      	pop	{r7, pc}
 801392e:	bf00      	nop
 8013930:	24001708 	.word	0x24001708
 8013934:	240016d8 	.word	0x240016d8
 8013938:	240016ec 	.word	0x240016ec
 801393c:	24001700 	.word	0x24001700
 8013940:	24001704 	.word	0x24001704
 8013944:	240017b4 	.word	0x240017b4
 8013948:	24001714 	.word	0x24001714
 801394c:	08014e14 	.word	0x08014e14

08013950 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013950:	b480      	push	{r7}
 8013952:	b085      	sub	sp, #20
 8013954:	af00      	add	r7, sp, #0
 8013956:	60f8      	str	r0, [r7, #12]
 8013958:	60b9      	str	r1, [r7, #8]
 801395a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801395c:	68fb      	ldr	r3, [r7, #12]
 801395e:	3b04      	subs	r3, #4
 8013960:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013968:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	3b04      	subs	r3, #4
 801396e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013970:	68bb      	ldr	r3, [r7, #8]
 8013972:	f023 0201 	bic.w	r2, r3, #1
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	3b04      	subs	r3, #4
 801397e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013980:	4a0c      	ldr	r2, [pc, #48]	@ (80139b4 <pxPortInitialiseStack+0x64>)
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	3b14      	subs	r3, #20
 801398a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801398c:	687a      	ldr	r2, [r7, #4]
 801398e:	68fb      	ldr	r3, [r7, #12]
 8013990:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	3b04      	subs	r3, #4
 8013996:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013998:	68fb      	ldr	r3, [r7, #12]
 801399a:	f06f 0202 	mvn.w	r2, #2
 801399e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80139a0:	68fb      	ldr	r3, [r7, #12]
 80139a2:	3b20      	subs	r3, #32
 80139a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80139a6:	68fb      	ldr	r3, [r7, #12]
}
 80139a8:	4618      	mov	r0, r3
 80139aa:	3714      	adds	r7, #20
 80139ac:	46bd      	mov	sp, r7
 80139ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139b2:	4770      	bx	lr
 80139b4:	080139b9 	.word	0x080139b9

080139b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80139b8:	b480      	push	{r7}
 80139ba:	b085      	sub	sp, #20
 80139bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80139be:	2300      	movs	r3, #0
 80139c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80139c2:	4b13      	ldr	r3, [pc, #76]	@ (8013a10 <prvTaskExitError+0x58>)
 80139c4:	681b      	ldr	r3, [r3, #0]
 80139c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139ca:	d00b      	beq.n	80139e4 <prvTaskExitError+0x2c>
	__asm volatile
 80139cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139d0:	f383 8811 	msr	BASEPRI, r3
 80139d4:	f3bf 8f6f 	isb	sy
 80139d8:	f3bf 8f4f 	dsb	sy
 80139dc:	60fb      	str	r3, [r7, #12]
}
 80139de:	bf00      	nop
 80139e0:	bf00      	nop
 80139e2:	e7fd      	b.n	80139e0 <prvTaskExitError+0x28>
	__asm volatile
 80139e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139e8:	f383 8811 	msr	BASEPRI, r3
 80139ec:	f3bf 8f6f 	isb	sy
 80139f0:	f3bf 8f4f 	dsb	sy
 80139f4:	60bb      	str	r3, [r7, #8]
}
 80139f6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80139f8:	bf00      	nop
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d0fc      	beq.n	80139fa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013a00:	bf00      	nop
 8013a02:	bf00      	nop
 8013a04:	3714      	adds	r7, #20
 8013a06:	46bd      	mov	sp, r7
 8013a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a0c:	4770      	bx	lr
 8013a0e:	bf00      	nop
 8013a10:	24000010 	.word	0x24000010
	...

08013a20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013a20:	4b07      	ldr	r3, [pc, #28]	@ (8013a40 <pxCurrentTCBConst2>)
 8013a22:	6819      	ldr	r1, [r3, #0]
 8013a24:	6808      	ldr	r0, [r1, #0]
 8013a26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a2a:	f380 8809 	msr	PSP, r0
 8013a2e:	f3bf 8f6f 	isb	sy
 8013a32:	f04f 0000 	mov.w	r0, #0
 8013a36:	f380 8811 	msr	BASEPRI, r0
 8013a3a:	4770      	bx	lr
 8013a3c:	f3af 8000 	nop.w

08013a40 <pxCurrentTCBConst2>:
 8013a40:	240011d8 	.word	0x240011d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013a44:	bf00      	nop
 8013a46:	bf00      	nop

08013a48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013a48:	4808      	ldr	r0, [pc, #32]	@ (8013a6c <prvPortStartFirstTask+0x24>)
 8013a4a:	6800      	ldr	r0, [r0, #0]
 8013a4c:	6800      	ldr	r0, [r0, #0]
 8013a4e:	f380 8808 	msr	MSP, r0
 8013a52:	f04f 0000 	mov.w	r0, #0
 8013a56:	f380 8814 	msr	CONTROL, r0
 8013a5a:	b662      	cpsie	i
 8013a5c:	b661      	cpsie	f
 8013a5e:	f3bf 8f4f 	dsb	sy
 8013a62:	f3bf 8f6f 	isb	sy
 8013a66:	df00      	svc	0
 8013a68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013a6a:	bf00      	nop
 8013a6c:	e000ed08 	.word	0xe000ed08

08013a70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013a70:	b580      	push	{r7, lr}
 8013a72:	b086      	sub	sp, #24
 8013a74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013a76:	4b47      	ldr	r3, [pc, #284]	@ (8013b94 <xPortStartScheduler+0x124>)
 8013a78:	681b      	ldr	r3, [r3, #0]
 8013a7a:	4a47      	ldr	r2, [pc, #284]	@ (8013b98 <xPortStartScheduler+0x128>)
 8013a7c:	4293      	cmp	r3, r2
 8013a7e:	d10b      	bne.n	8013a98 <xPortStartScheduler+0x28>
	__asm volatile
 8013a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a84:	f383 8811 	msr	BASEPRI, r3
 8013a88:	f3bf 8f6f 	isb	sy
 8013a8c:	f3bf 8f4f 	dsb	sy
 8013a90:	60fb      	str	r3, [r7, #12]
}
 8013a92:	bf00      	nop
 8013a94:	bf00      	nop
 8013a96:	e7fd      	b.n	8013a94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013a98:	4b3e      	ldr	r3, [pc, #248]	@ (8013b94 <xPortStartScheduler+0x124>)
 8013a9a:	681b      	ldr	r3, [r3, #0]
 8013a9c:	4a3f      	ldr	r2, [pc, #252]	@ (8013b9c <xPortStartScheduler+0x12c>)
 8013a9e:	4293      	cmp	r3, r2
 8013aa0:	d10b      	bne.n	8013aba <xPortStartScheduler+0x4a>
	__asm volatile
 8013aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013aa6:	f383 8811 	msr	BASEPRI, r3
 8013aaa:	f3bf 8f6f 	isb	sy
 8013aae:	f3bf 8f4f 	dsb	sy
 8013ab2:	613b      	str	r3, [r7, #16]
}
 8013ab4:	bf00      	nop
 8013ab6:	bf00      	nop
 8013ab8:	e7fd      	b.n	8013ab6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013aba:	4b39      	ldr	r3, [pc, #228]	@ (8013ba0 <xPortStartScheduler+0x130>)
 8013abc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8013abe:	697b      	ldr	r3, [r7, #20]
 8013ac0:	781b      	ldrb	r3, [r3, #0]
 8013ac2:	b2db      	uxtb	r3, r3
 8013ac4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013ac6:	697b      	ldr	r3, [r7, #20]
 8013ac8:	22ff      	movs	r2, #255	@ 0xff
 8013aca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013acc:	697b      	ldr	r3, [r7, #20]
 8013ace:	781b      	ldrb	r3, [r3, #0]
 8013ad0:	b2db      	uxtb	r3, r3
 8013ad2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013ad4:	78fb      	ldrb	r3, [r7, #3]
 8013ad6:	b2db      	uxtb	r3, r3
 8013ad8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013adc:	b2da      	uxtb	r2, r3
 8013ade:	4b31      	ldr	r3, [pc, #196]	@ (8013ba4 <xPortStartScheduler+0x134>)
 8013ae0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013ae2:	4b31      	ldr	r3, [pc, #196]	@ (8013ba8 <xPortStartScheduler+0x138>)
 8013ae4:	2207      	movs	r2, #7
 8013ae6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013ae8:	e009      	b.n	8013afe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8013aea:	4b2f      	ldr	r3, [pc, #188]	@ (8013ba8 <xPortStartScheduler+0x138>)
 8013aec:	681b      	ldr	r3, [r3, #0]
 8013aee:	3b01      	subs	r3, #1
 8013af0:	4a2d      	ldr	r2, [pc, #180]	@ (8013ba8 <xPortStartScheduler+0x138>)
 8013af2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013af4:	78fb      	ldrb	r3, [r7, #3]
 8013af6:	b2db      	uxtb	r3, r3
 8013af8:	005b      	lsls	r3, r3, #1
 8013afa:	b2db      	uxtb	r3, r3
 8013afc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013afe:	78fb      	ldrb	r3, [r7, #3]
 8013b00:	b2db      	uxtb	r3, r3
 8013b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013b06:	2b80      	cmp	r3, #128	@ 0x80
 8013b08:	d0ef      	beq.n	8013aea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013b0a:	4b27      	ldr	r3, [pc, #156]	@ (8013ba8 <xPortStartScheduler+0x138>)
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	f1c3 0307 	rsb	r3, r3, #7
 8013b12:	2b04      	cmp	r3, #4
 8013b14:	d00b      	beq.n	8013b2e <xPortStartScheduler+0xbe>
	__asm volatile
 8013b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b1a:	f383 8811 	msr	BASEPRI, r3
 8013b1e:	f3bf 8f6f 	isb	sy
 8013b22:	f3bf 8f4f 	dsb	sy
 8013b26:	60bb      	str	r3, [r7, #8]
}
 8013b28:	bf00      	nop
 8013b2a:	bf00      	nop
 8013b2c:	e7fd      	b.n	8013b2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8013ba8 <xPortStartScheduler+0x138>)
 8013b30:	681b      	ldr	r3, [r3, #0]
 8013b32:	021b      	lsls	r3, r3, #8
 8013b34:	4a1c      	ldr	r2, [pc, #112]	@ (8013ba8 <xPortStartScheduler+0x138>)
 8013b36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013b38:	4b1b      	ldr	r3, [pc, #108]	@ (8013ba8 <xPortStartScheduler+0x138>)
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013b40:	4a19      	ldr	r2, [pc, #100]	@ (8013ba8 <xPortStartScheduler+0x138>)
 8013b42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	b2da      	uxtb	r2, r3
 8013b48:	697b      	ldr	r3, [r7, #20]
 8013b4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013b4c:	4b17      	ldr	r3, [pc, #92]	@ (8013bac <xPortStartScheduler+0x13c>)
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	4a16      	ldr	r2, [pc, #88]	@ (8013bac <xPortStartScheduler+0x13c>)
 8013b52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013b56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013b58:	4b14      	ldr	r3, [pc, #80]	@ (8013bac <xPortStartScheduler+0x13c>)
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	4a13      	ldr	r2, [pc, #76]	@ (8013bac <xPortStartScheduler+0x13c>)
 8013b5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013b62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013b64:	f000 f8da 	bl	8013d1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013b68:	4b11      	ldr	r3, [pc, #68]	@ (8013bb0 <xPortStartScheduler+0x140>)
 8013b6a:	2200      	movs	r2, #0
 8013b6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013b6e:	f000 f8f9 	bl	8013d64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013b72:	4b10      	ldr	r3, [pc, #64]	@ (8013bb4 <xPortStartScheduler+0x144>)
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	4a0f      	ldr	r2, [pc, #60]	@ (8013bb4 <xPortStartScheduler+0x144>)
 8013b78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8013b7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013b7e:	f7ff ff63 	bl	8013a48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013b82:	f7fe ff1b 	bl	80129bc <vTaskSwitchContext>
	prvTaskExitError();
 8013b86:	f7ff ff17 	bl	80139b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013b8a:	2300      	movs	r3, #0
}
 8013b8c:	4618      	mov	r0, r3
 8013b8e:	3718      	adds	r7, #24
 8013b90:	46bd      	mov	sp, r7
 8013b92:	bd80      	pop	{r7, pc}
 8013b94:	e000ed00 	.word	0xe000ed00
 8013b98:	410fc271 	.word	0x410fc271
 8013b9c:	410fc270 	.word	0x410fc270
 8013ba0:	e000e400 	.word	0xe000e400
 8013ba4:	24001804 	.word	0x24001804
 8013ba8:	24001808 	.word	0x24001808
 8013bac:	e000ed20 	.word	0xe000ed20
 8013bb0:	24000010 	.word	0x24000010
 8013bb4:	e000ef34 	.word	0xe000ef34

08013bb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013bb8:	b480      	push	{r7}
 8013bba:	b083      	sub	sp, #12
 8013bbc:	af00      	add	r7, sp, #0
	__asm volatile
 8013bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bc2:	f383 8811 	msr	BASEPRI, r3
 8013bc6:	f3bf 8f6f 	isb	sy
 8013bca:	f3bf 8f4f 	dsb	sy
 8013bce:	607b      	str	r3, [r7, #4]
}
 8013bd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013bd2:	4b10      	ldr	r3, [pc, #64]	@ (8013c14 <vPortEnterCritical+0x5c>)
 8013bd4:	681b      	ldr	r3, [r3, #0]
 8013bd6:	3301      	adds	r3, #1
 8013bd8:	4a0e      	ldr	r2, [pc, #56]	@ (8013c14 <vPortEnterCritical+0x5c>)
 8013bda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8013c14 <vPortEnterCritical+0x5c>)
 8013bde:	681b      	ldr	r3, [r3, #0]
 8013be0:	2b01      	cmp	r3, #1
 8013be2:	d110      	bne.n	8013c06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013be4:	4b0c      	ldr	r3, [pc, #48]	@ (8013c18 <vPortEnterCritical+0x60>)
 8013be6:	681b      	ldr	r3, [r3, #0]
 8013be8:	b2db      	uxtb	r3, r3
 8013bea:	2b00      	cmp	r3, #0
 8013bec:	d00b      	beq.n	8013c06 <vPortEnterCritical+0x4e>
	__asm volatile
 8013bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bf2:	f383 8811 	msr	BASEPRI, r3
 8013bf6:	f3bf 8f6f 	isb	sy
 8013bfa:	f3bf 8f4f 	dsb	sy
 8013bfe:	603b      	str	r3, [r7, #0]
}
 8013c00:	bf00      	nop
 8013c02:	bf00      	nop
 8013c04:	e7fd      	b.n	8013c02 <vPortEnterCritical+0x4a>
	}
}
 8013c06:	bf00      	nop
 8013c08:	370c      	adds	r7, #12
 8013c0a:	46bd      	mov	sp, r7
 8013c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c10:	4770      	bx	lr
 8013c12:	bf00      	nop
 8013c14:	24000010 	.word	0x24000010
 8013c18:	e000ed04 	.word	0xe000ed04

08013c1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013c1c:	b480      	push	{r7}
 8013c1e:	b083      	sub	sp, #12
 8013c20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013c22:	4b12      	ldr	r3, [pc, #72]	@ (8013c6c <vPortExitCritical+0x50>)
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	2b00      	cmp	r3, #0
 8013c28:	d10b      	bne.n	8013c42 <vPortExitCritical+0x26>
	__asm volatile
 8013c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c2e:	f383 8811 	msr	BASEPRI, r3
 8013c32:	f3bf 8f6f 	isb	sy
 8013c36:	f3bf 8f4f 	dsb	sy
 8013c3a:	607b      	str	r3, [r7, #4]
}
 8013c3c:	bf00      	nop
 8013c3e:	bf00      	nop
 8013c40:	e7fd      	b.n	8013c3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013c42:	4b0a      	ldr	r3, [pc, #40]	@ (8013c6c <vPortExitCritical+0x50>)
 8013c44:	681b      	ldr	r3, [r3, #0]
 8013c46:	3b01      	subs	r3, #1
 8013c48:	4a08      	ldr	r2, [pc, #32]	@ (8013c6c <vPortExitCritical+0x50>)
 8013c4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013c4c:	4b07      	ldr	r3, [pc, #28]	@ (8013c6c <vPortExitCritical+0x50>)
 8013c4e:	681b      	ldr	r3, [r3, #0]
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d105      	bne.n	8013c60 <vPortExitCritical+0x44>
 8013c54:	2300      	movs	r3, #0
 8013c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013c58:	683b      	ldr	r3, [r7, #0]
 8013c5a:	f383 8811 	msr	BASEPRI, r3
}
 8013c5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013c60:	bf00      	nop
 8013c62:	370c      	adds	r7, #12
 8013c64:	46bd      	mov	sp, r7
 8013c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c6a:	4770      	bx	lr
 8013c6c:	24000010 	.word	0x24000010

08013c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013c70:	f3ef 8009 	mrs	r0, PSP
 8013c74:	f3bf 8f6f 	isb	sy
 8013c78:	4b15      	ldr	r3, [pc, #84]	@ (8013cd0 <pxCurrentTCBConst>)
 8013c7a:	681a      	ldr	r2, [r3, #0]
 8013c7c:	f01e 0f10 	tst.w	lr, #16
 8013c80:	bf08      	it	eq
 8013c82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013c86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c8a:	6010      	str	r0, [r2, #0]
 8013c8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013c90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013c94:	f380 8811 	msr	BASEPRI, r0
 8013c98:	f3bf 8f4f 	dsb	sy
 8013c9c:	f3bf 8f6f 	isb	sy
 8013ca0:	f7fe fe8c 	bl	80129bc <vTaskSwitchContext>
 8013ca4:	f04f 0000 	mov.w	r0, #0
 8013ca8:	f380 8811 	msr	BASEPRI, r0
 8013cac:	bc09      	pop	{r0, r3}
 8013cae:	6819      	ldr	r1, [r3, #0]
 8013cb0:	6808      	ldr	r0, [r1, #0]
 8013cb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cb6:	f01e 0f10 	tst.w	lr, #16
 8013cba:	bf08      	it	eq
 8013cbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013cc0:	f380 8809 	msr	PSP, r0
 8013cc4:	f3bf 8f6f 	isb	sy
 8013cc8:	4770      	bx	lr
 8013cca:	bf00      	nop
 8013ccc:	f3af 8000 	nop.w

08013cd0 <pxCurrentTCBConst>:
 8013cd0:	240011d8 	.word	0x240011d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013cd4:	bf00      	nop
 8013cd6:	bf00      	nop

08013cd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013cd8:	b580      	push	{r7, lr}
 8013cda:	b082      	sub	sp, #8
 8013cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8013cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ce2:	f383 8811 	msr	BASEPRI, r3
 8013ce6:	f3bf 8f6f 	isb	sy
 8013cea:	f3bf 8f4f 	dsb	sy
 8013cee:	607b      	str	r3, [r7, #4]
}
 8013cf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013cf2:	f7fe fda9 	bl	8012848 <xTaskIncrementTick>
 8013cf6:	4603      	mov	r3, r0
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d003      	beq.n	8013d04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013cfc:	4b06      	ldr	r3, [pc, #24]	@ (8013d18 <xPortSysTickHandler+0x40>)
 8013cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013d02:	601a      	str	r2, [r3, #0]
 8013d04:	2300      	movs	r3, #0
 8013d06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013d08:	683b      	ldr	r3, [r7, #0]
 8013d0a:	f383 8811 	msr	BASEPRI, r3
}
 8013d0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013d10:	bf00      	nop
 8013d12:	3708      	adds	r7, #8
 8013d14:	46bd      	mov	sp, r7
 8013d16:	bd80      	pop	{r7, pc}
 8013d18:	e000ed04 	.word	0xe000ed04

08013d1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013d1c:	b480      	push	{r7}
 8013d1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013d20:	4b0b      	ldr	r3, [pc, #44]	@ (8013d50 <vPortSetupTimerInterrupt+0x34>)
 8013d22:	2200      	movs	r2, #0
 8013d24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013d26:	4b0b      	ldr	r3, [pc, #44]	@ (8013d54 <vPortSetupTimerInterrupt+0x38>)
 8013d28:	2200      	movs	r2, #0
 8013d2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8013d58 <vPortSetupTimerInterrupt+0x3c>)
 8013d2e:	681b      	ldr	r3, [r3, #0]
 8013d30:	4a0a      	ldr	r2, [pc, #40]	@ (8013d5c <vPortSetupTimerInterrupt+0x40>)
 8013d32:	fba2 2303 	umull	r2, r3, r2, r3
 8013d36:	099b      	lsrs	r3, r3, #6
 8013d38:	4a09      	ldr	r2, [pc, #36]	@ (8013d60 <vPortSetupTimerInterrupt+0x44>)
 8013d3a:	3b01      	subs	r3, #1
 8013d3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013d3e:	4b04      	ldr	r3, [pc, #16]	@ (8013d50 <vPortSetupTimerInterrupt+0x34>)
 8013d40:	2207      	movs	r2, #7
 8013d42:	601a      	str	r2, [r3, #0]
}
 8013d44:	bf00      	nop
 8013d46:	46bd      	mov	sp, r7
 8013d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d4c:	4770      	bx	lr
 8013d4e:	bf00      	nop
 8013d50:	e000e010 	.word	0xe000e010
 8013d54:	e000e018 	.word	0xe000e018
 8013d58:	24000000 	.word	0x24000000
 8013d5c:	10624dd3 	.word	0x10624dd3
 8013d60:	e000e014 	.word	0xe000e014

08013d64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013d64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013d74 <vPortEnableVFP+0x10>
 8013d68:	6801      	ldr	r1, [r0, #0]
 8013d6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013d6e:	6001      	str	r1, [r0, #0]
 8013d70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013d72:	bf00      	nop
 8013d74:	e000ed88 	.word	0xe000ed88

08013d78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013d78:	b480      	push	{r7}
 8013d7a:	b085      	sub	sp, #20
 8013d7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013d7e:	f3ef 8305 	mrs	r3, IPSR
 8013d82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013d84:	68fb      	ldr	r3, [r7, #12]
 8013d86:	2b0f      	cmp	r3, #15
 8013d88:	d915      	bls.n	8013db6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013d8a:	4a18      	ldr	r2, [pc, #96]	@ (8013dec <vPortValidateInterruptPriority+0x74>)
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	4413      	add	r3, r2
 8013d90:	781b      	ldrb	r3, [r3, #0]
 8013d92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013d94:	4b16      	ldr	r3, [pc, #88]	@ (8013df0 <vPortValidateInterruptPriority+0x78>)
 8013d96:	781b      	ldrb	r3, [r3, #0]
 8013d98:	7afa      	ldrb	r2, [r7, #11]
 8013d9a:	429a      	cmp	r2, r3
 8013d9c:	d20b      	bcs.n	8013db6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8013d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013da2:	f383 8811 	msr	BASEPRI, r3
 8013da6:	f3bf 8f6f 	isb	sy
 8013daa:	f3bf 8f4f 	dsb	sy
 8013dae:	607b      	str	r3, [r7, #4]
}
 8013db0:	bf00      	nop
 8013db2:	bf00      	nop
 8013db4:	e7fd      	b.n	8013db2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013db6:	4b0f      	ldr	r3, [pc, #60]	@ (8013df4 <vPortValidateInterruptPriority+0x7c>)
 8013db8:	681b      	ldr	r3, [r3, #0]
 8013dba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8013df8 <vPortValidateInterruptPriority+0x80>)
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	429a      	cmp	r2, r3
 8013dc4:	d90b      	bls.n	8013dde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013dca:	f383 8811 	msr	BASEPRI, r3
 8013dce:	f3bf 8f6f 	isb	sy
 8013dd2:	f3bf 8f4f 	dsb	sy
 8013dd6:	603b      	str	r3, [r7, #0]
}
 8013dd8:	bf00      	nop
 8013dda:	bf00      	nop
 8013ddc:	e7fd      	b.n	8013dda <vPortValidateInterruptPriority+0x62>
	}
 8013dde:	bf00      	nop
 8013de0:	3714      	adds	r7, #20
 8013de2:	46bd      	mov	sp, r7
 8013de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013de8:	4770      	bx	lr
 8013dea:	bf00      	nop
 8013dec:	e000e3f0 	.word	0xe000e3f0
 8013df0:	24001804 	.word	0x24001804
 8013df4:	e000ed0c 	.word	0xe000ed0c
 8013df8:	24001808 	.word	0x24001808

08013dfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013dfc:	b580      	push	{r7, lr}
 8013dfe:	b08a      	sub	sp, #40	@ 0x28
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013e04:	2300      	movs	r3, #0
 8013e06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013e08:	f7fe fc50 	bl	80126ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013e0c:	4b5c      	ldr	r3, [pc, #368]	@ (8013f80 <pvPortMalloc+0x184>)
 8013e0e:	681b      	ldr	r3, [r3, #0]
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	d101      	bne.n	8013e18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013e14:	f000 f924 	bl	8014060 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013e18:	4b5a      	ldr	r3, [pc, #360]	@ (8013f84 <pvPortMalloc+0x188>)
 8013e1a:	681a      	ldr	r2, [r3, #0]
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	4013      	ands	r3, r2
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	f040 8095 	bne.w	8013f50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d01e      	beq.n	8013e6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8013e2c:	2208      	movs	r2, #8
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	4413      	add	r3, r2
 8013e32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	f003 0307 	and.w	r3, r3, #7
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d015      	beq.n	8013e6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	f023 0307 	bic.w	r3, r3, #7
 8013e44:	3308      	adds	r3, #8
 8013e46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	f003 0307 	and.w	r3, r3, #7
 8013e4e:	2b00      	cmp	r3, #0
 8013e50:	d00b      	beq.n	8013e6a <pvPortMalloc+0x6e>
	__asm volatile
 8013e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e56:	f383 8811 	msr	BASEPRI, r3
 8013e5a:	f3bf 8f6f 	isb	sy
 8013e5e:	f3bf 8f4f 	dsb	sy
 8013e62:	617b      	str	r3, [r7, #20]
}
 8013e64:	bf00      	nop
 8013e66:	bf00      	nop
 8013e68:	e7fd      	b.n	8013e66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d06f      	beq.n	8013f50 <pvPortMalloc+0x154>
 8013e70:	4b45      	ldr	r3, [pc, #276]	@ (8013f88 <pvPortMalloc+0x18c>)
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	687a      	ldr	r2, [r7, #4]
 8013e76:	429a      	cmp	r2, r3
 8013e78:	d86a      	bhi.n	8013f50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013e7a:	4b44      	ldr	r3, [pc, #272]	@ (8013f8c <pvPortMalloc+0x190>)
 8013e7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013e7e:	4b43      	ldr	r3, [pc, #268]	@ (8013f8c <pvPortMalloc+0x190>)
 8013e80:	681b      	ldr	r3, [r3, #0]
 8013e82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013e84:	e004      	b.n	8013e90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e8c:	681b      	ldr	r3, [r3, #0]
 8013e8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e92:	685b      	ldr	r3, [r3, #4]
 8013e94:	687a      	ldr	r2, [r7, #4]
 8013e96:	429a      	cmp	r2, r3
 8013e98:	d903      	bls.n	8013ea2 <pvPortMalloc+0xa6>
 8013e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e9c:	681b      	ldr	r3, [r3, #0]
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d1f1      	bne.n	8013e86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013ea2:	4b37      	ldr	r3, [pc, #220]	@ (8013f80 <pvPortMalloc+0x184>)
 8013ea4:	681b      	ldr	r3, [r3, #0]
 8013ea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013ea8:	429a      	cmp	r2, r3
 8013eaa:	d051      	beq.n	8013f50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013eac:	6a3b      	ldr	r3, [r7, #32]
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	2208      	movs	r2, #8
 8013eb2:	4413      	add	r3, r2
 8013eb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013eb8:	681a      	ldr	r2, [r3, #0]
 8013eba:	6a3b      	ldr	r3, [r7, #32]
 8013ebc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ec0:	685a      	ldr	r2, [r3, #4]
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	1ad2      	subs	r2, r2, r3
 8013ec6:	2308      	movs	r3, #8
 8013ec8:	005b      	lsls	r3, r3, #1
 8013eca:	429a      	cmp	r2, r3
 8013ecc:	d920      	bls.n	8013f10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	4413      	add	r3, r2
 8013ed4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013ed6:	69bb      	ldr	r3, [r7, #24]
 8013ed8:	f003 0307 	and.w	r3, r3, #7
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	d00b      	beq.n	8013ef8 <pvPortMalloc+0xfc>
	__asm volatile
 8013ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ee4:	f383 8811 	msr	BASEPRI, r3
 8013ee8:	f3bf 8f6f 	isb	sy
 8013eec:	f3bf 8f4f 	dsb	sy
 8013ef0:	613b      	str	r3, [r7, #16]
}
 8013ef2:	bf00      	nop
 8013ef4:	bf00      	nop
 8013ef6:	e7fd      	b.n	8013ef4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013efa:	685a      	ldr	r2, [r3, #4]
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	1ad2      	subs	r2, r2, r3
 8013f00:	69bb      	ldr	r3, [r7, #24]
 8013f02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f06:	687a      	ldr	r2, [r7, #4]
 8013f08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013f0a:	69b8      	ldr	r0, [r7, #24]
 8013f0c:	f000 f90a 	bl	8014124 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013f10:	4b1d      	ldr	r3, [pc, #116]	@ (8013f88 <pvPortMalloc+0x18c>)
 8013f12:	681a      	ldr	r2, [r3, #0]
 8013f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f16:	685b      	ldr	r3, [r3, #4]
 8013f18:	1ad3      	subs	r3, r2, r3
 8013f1a:	4a1b      	ldr	r2, [pc, #108]	@ (8013f88 <pvPortMalloc+0x18c>)
 8013f1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8013f88 <pvPortMalloc+0x18c>)
 8013f20:	681a      	ldr	r2, [r3, #0]
 8013f22:	4b1b      	ldr	r3, [pc, #108]	@ (8013f90 <pvPortMalloc+0x194>)
 8013f24:	681b      	ldr	r3, [r3, #0]
 8013f26:	429a      	cmp	r2, r3
 8013f28:	d203      	bcs.n	8013f32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013f2a:	4b17      	ldr	r3, [pc, #92]	@ (8013f88 <pvPortMalloc+0x18c>)
 8013f2c:	681b      	ldr	r3, [r3, #0]
 8013f2e:	4a18      	ldr	r2, [pc, #96]	@ (8013f90 <pvPortMalloc+0x194>)
 8013f30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f34:	685a      	ldr	r2, [r3, #4]
 8013f36:	4b13      	ldr	r3, [pc, #76]	@ (8013f84 <pvPortMalloc+0x188>)
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	431a      	orrs	r2, r3
 8013f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f42:	2200      	movs	r2, #0
 8013f44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013f46:	4b13      	ldr	r3, [pc, #76]	@ (8013f94 <pvPortMalloc+0x198>)
 8013f48:	681b      	ldr	r3, [r3, #0]
 8013f4a:	3301      	adds	r3, #1
 8013f4c:	4a11      	ldr	r2, [pc, #68]	@ (8013f94 <pvPortMalloc+0x198>)
 8013f4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013f50:	f7fe fbba 	bl	80126c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013f54:	69fb      	ldr	r3, [r7, #28]
 8013f56:	f003 0307 	and.w	r3, r3, #7
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d00b      	beq.n	8013f76 <pvPortMalloc+0x17a>
	__asm volatile
 8013f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f62:	f383 8811 	msr	BASEPRI, r3
 8013f66:	f3bf 8f6f 	isb	sy
 8013f6a:	f3bf 8f4f 	dsb	sy
 8013f6e:	60fb      	str	r3, [r7, #12]
}
 8013f70:	bf00      	nop
 8013f72:	bf00      	nop
 8013f74:	e7fd      	b.n	8013f72 <pvPortMalloc+0x176>
	return pvReturn;
 8013f76:	69fb      	ldr	r3, [r7, #28]
}
 8013f78:	4618      	mov	r0, r3
 8013f7a:	3728      	adds	r7, #40	@ 0x28
 8013f7c:	46bd      	mov	sp, r7
 8013f7e:	bd80      	pop	{r7, pc}
 8013f80:	24005414 	.word	0x24005414
 8013f84:	24005428 	.word	0x24005428
 8013f88:	24005418 	.word	0x24005418
 8013f8c:	2400540c 	.word	0x2400540c
 8013f90:	2400541c 	.word	0x2400541c
 8013f94:	24005420 	.word	0x24005420

08013f98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013f98:	b580      	push	{r7, lr}
 8013f9a:	b086      	sub	sp, #24
 8013f9c:	af00      	add	r7, sp, #0
 8013f9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	2b00      	cmp	r3, #0
 8013fa8:	d04f      	beq.n	801404a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013faa:	2308      	movs	r3, #8
 8013fac:	425b      	negs	r3, r3
 8013fae:	697a      	ldr	r2, [r7, #20]
 8013fb0:	4413      	add	r3, r2
 8013fb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013fb4:	697b      	ldr	r3, [r7, #20]
 8013fb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013fb8:	693b      	ldr	r3, [r7, #16]
 8013fba:	685a      	ldr	r2, [r3, #4]
 8013fbc:	4b25      	ldr	r3, [pc, #148]	@ (8014054 <vPortFree+0xbc>)
 8013fbe:	681b      	ldr	r3, [r3, #0]
 8013fc0:	4013      	ands	r3, r2
 8013fc2:	2b00      	cmp	r3, #0
 8013fc4:	d10b      	bne.n	8013fde <vPortFree+0x46>
	__asm volatile
 8013fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fca:	f383 8811 	msr	BASEPRI, r3
 8013fce:	f3bf 8f6f 	isb	sy
 8013fd2:	f3bf 8f4f 	dsb	sy
 8013fd6:	60fb      	str	r3, [r7, #12]
}
 8013fd8:	bf00      	nop
 8013fda:	bf00      	nop
 8013fdc:	e7fd      	b.n	8013fda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013fde:	693b      	ldr	r3, [r7, #16]
 8013fe0:	681b      	ldr	r3, [r3, #0]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d00b      	beq.n	8013ffe <vPortFree+0x66>
	__asm volatile
 8013fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fea:	f383 8811 	msr	BASEPRI, r3
 8013fee:	f3bf 8f6f 	isb	sy
 8013ff2:	f3bf 8f4f 	dsb	sy
 8013ff6:	60bb      	str	r3, [r7, #8]
}
 8013ff8:	bf00      	nop
 8013ffa:	bf00      	nop
 8013ffc:	e7fd      	b.n	8013ffa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013ffe:	693b      	ldr	r3, [r7, #16]
 8014000:	685a      	ldr	r2, [r3, #4]
 8014002:	4b14      	ldr	r3, [pc, #80]	@ (8014054 <vPortFree+0xbc>)
 8014004:	681b      	ldr	r3, [r3, #0]
 8014006:	4013      	ands	r3, r2
 8014008:	2b00      	cmp	r3, #0
 801400a:	d01e      	beq.n	801404a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801400c:	693b      	ldr	r3, [r7, #16]
 801400e:	681b      	ldr	r3, [r3, #0]
 8014010:	2b00      	cmp	r3, #0
 8014012:	d11a      	bne.n	801404a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014014:	693b      	ldr	r3, [r7, #16]
 8014016:	685a      	ldr	r2, [r3, #4]
 8014018:	4b0e      	ldr	r3, [pc, #56]	@ (8014054 <vPortFree+0xbc>)
 801401a:	681b      	ldr	r3, [r3, #0]
 801401c:	43db      	mvns	r3, r3
 801401e:	401a      	ands	r2, r3
 8014020:	693b      	ldr	r3, [r7, #16]
 8014022:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014024:	f7fe fb42 	bl	80126ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014028:	693b      	ldr	r3, [r7, #16]
 801402a:	685a      	ldr	r2, [r3, #4]
 801402c:	4b0a      	ldr	r3, [pc, #40]	@ (8014058 <vPortFree+0xc0>)
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	4413      	add	r3, r2
 8014032:	4a09      	ldr	r2, [pc, #36]	@ (8014058 <vPortFree+0xc0>)
 8014034:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014036:	6938      	ldr	r0, [r7, #16]
 8014038:	f000 f874 	bl	8014124 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801403c:	4b07      	ldr	r3, [pc, #28]	@ (801405c <vPortFree+0xc4>)
 801403e:	681b      	ldr	r3, [r3, #0]
 8014040:	3301      	adds	r3, #1
 8014042:	4a06      	ldr	r2, [pc, #24]	@ (801405c <vPortFree+0xc4>)
 8014044:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8014046:	f7fe fb3f 	bl	80126c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801404a:	bf00      	nop
 801404c:	3718      	adds	r7, #24
 801404e:	46bd      	mov	sp, r7
 8014050:	bd80      	pop	{r7, pc}
 8014052:	bf00      	nop
 8014054:	24005428 	.word	0x24005428
 8014058:	24005418 	.word	0x24005418
 801405c:	24005424 	.word	0x24005424

08014060 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014060:	b480      	push	{r7}
 8014062:	b085      	sub	sp, #20
 8014064:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014066:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801406a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801406c:	4b27      	ldr	r3, [pc, #156]	@ (801410c <prvHeapInit+0xac>)
 801406e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014070:	68fb      	ldr	r3, [r7, #12]
 8014072:	f003 0307 	and.w	r3, r3, #7
 8014076:	2b00      	cmp	r3, #0
 8014078:	d00c      	beq.n	8014094 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801407a:	68fb      	ldr	r3, [r7, #12]
 801407c:	3307      	adds	r3, #7
 801407e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014080:	68fb      	ldr	r3, [r7, #12]
 8014082:	f023 0307 	bic.w	r3, r3, #7
 8014086:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014088:	68ba      	ldr	r2, [r7, #8]
 801408a:	68fb      	ldr	r3, [r7, #12]
 801408c:	1ad3      	subs	r3, r2, r3
 801408e:	4a1f      	ldr	r2, [pc, #124]	@ (801410c <prvHeapInit+0xac>)
 8014090:	4413      	add	r3, r2
 8014092:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014094:	68fb      	ldr	r3, [r7, #12]
 8014096:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014098:	4a1d      	ldr	r2, [pc, #116]	@ (8014110 <prvHeapInit+0xb0>)
 801409a:	687b      	ldr	r3, [r7, #4]
 801409c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801409e:	4b1c      	ldr	r3, [pc, #112]	@ (8014110 <prvHeapInit+0xb0>)
 80140a0:	2200      	movs	r2, #0
 80140a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	68ba      	ldr	r2, [r7, #8]
 80140a8:	4413      	add	r3, r2
 80140aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80140ac:	2208      	movs	r2, #8
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	1a9b      	subs	r3, r3, r2
 80140b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80140b4:	68fb      	ldr	r3, [r7, #12]
 80140b6:	f023 0307 	bic.w	r3, r3, #7
 80140ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80140bc:	68fb      	ldr	r3, [r7, #12]
 80140be:	4a15      	ldr	r2, [pc, #84]	@ (8014114 <prvHeapInit+0xb4>)
 80140c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80140c2:	4b14      	ldr	r3, [pc, #80]	@ (8014114 <prvHeapInit+0xb4>)
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	2200      	movs	r2, #0
 80140c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80140ca:	4b12      	ldr	r3, [pc, #72]	@ (8014114 <prvHeapInit+0xb4>)
 80140cc:	681b      	ldr	r3, [r3, #0]
 80140ce:	2200      	movs	r2, #0
 80140d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80140d6:	683b      	ldr	r3, [r7, #0]
 80140d8:	68fa      	ldr	r2, [r7, #12]
 80140da:	1ad2      	subs	r2, r2, r3
 80140dc:	683b      	ldr	r3, [r7, #0]
 80140de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80140e0:	4b0c      	ldr	r3, [pc, #48]	@ (8014114 <prvHeapInit+0xb4>)
 80140e2:	681a      	ldr	r2, [r3, #0]
 80140e4:	683b      	ldr	r3, [r7, #0]
 80140e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80140e8:	683b      	ldr	r3, [r7, #0]
 80140ea:	685b      	ldr	r3, [r3, #4]
 80140ec:	4a0a      	ldr	r2, [pc, #40]	@ (8014118 <prvHeapInit+0xb8>)
 80140ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80140f0:	683b      	ldr	r3, [r7, #0]
 80140f2:	685b      	ldr	r3, [r3, #4]
 80140f4:	4a09      	ldr	r2, [pc, #36]	@ (801411c <prvHeapInit+0xbc>)
 80140f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80140f8:	4b09      	ldr	r3, [pc, #36]	@ (8014120 <prvHeapInit+0xc0>)
 80140fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80140fe:	601a      	str	r2, [r3, #0]
}
 8014100:	bf00      	nop
 8014102:	3714      	adds	r7, #20
 8014104:	46bd      	mov	sp, r7
 8014106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801410a:	4770      	bx	lr
 801410c:	2400180c 	.word	0x2400180c
 8014110:	2400540c 	.word	0x2400540c
 8014114:	24005414 	.word	0x24005414
 8014118:	2400541c 	.word	0x2400541c
 801411c:	24005418 	.word	0x24005418
 8014120:	24005428 	.word	0x24005428

08014124 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014124:	b480      	push	{r7}
 8014126:	b085      	sub	sp, #20
 8014128:	af00      	add	r7, sp, #0
 801412a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801412c:	4b28      	ldr	r3, [pc, #160]	@ (80141d0 <prvInsertBlockIntoFreeList+0xac>)
 801412e:	60fb      	str	r3, [r7, #12]
 8014130:	e002      	b.n	8014138 <prvInsertBlockIntoFreeList+0x14>
 8014132:	68fb      	ldr	r3, [r7, #12]
 8014134:	681b      	ldr	r3, [r3, #0]
 8014136:	60fb      	str	r3, [r7, #12]
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	681b      	ldr	r3, [r3, #0]
 801413c:	687a      	ldr	r2, [r7, #4]
 801413e:	429a      	cmp	r2, r3
 8014140:	d8f7      	bhi.n	8014132 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014142:	68fb      	ldr	r3, [r7, #12]
 8014144:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014146:	68fb      	ldr	r3, [r7, #12]
 8014148:	685b      	ldr	r3, [r3, #4]
 801414a:	68ba      	ldr	r2, [r7, #8]
 801414c:	4413      	add	r3, r2
 801414e:	687a      	ldr	r2, [r7, #4]
 8014150:	429a      	cmp	r2, r3
 8014152:	d108      	bne.n	8014166 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014154:	68fb      	ldr	r3, [r7, #12]
 8014156:	685a      	ldr	r2, [r3, #4]
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	685b      	ldr	r3, [r3, #4]
 801415c:	441a      	add	r2, r3
 801415e:	68fb      	ldr	r3, [r7, #12]
 8014160:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014162:	68fb      	ldr	r3, [r7, #12]
 8014164:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801416a:	687b      	ldr	r3, [r7, #4]
 801416c:	685b      	ldr	r3, [r3, #4]
 801416e:	68ba      	ldr	r2, [r7, #8]
 8014170:	441a      	add	r2, r3
 8014172:	68fb      	ldr	r3, [r7, #12]
 8014174:	681b      	ldr	r3, [r3, #0]
 8014176:	429a      	cmp	r2, r3
 8014178:	d118      	bne.n	80141ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	681a      	ldr	r2, [r3, #0]
 801417e:	4b15      	ldr	r3, [pc, #84]	@ (80141d4 <prvInsertBlockIntoFreeList+0xb0>)
 8014180:	681b      	ldr	r3, [r3, #0]
 8014182:	429a      	cmp	r2, r3
 8014184:	d00d      	beq.n	80141a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	685a      	ldr	r2, [r3, #4]
 801418a:	68fb      	ldr	r3, [r7, #12]
 801418c:	681b      	ldr	r3, [r3, #0]
 801418e:	685b      	ldr	r3, [r3, #4]
 8014190:	441a      	add	r2, r3
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014196:	68fb      	ldr	r3, [r7, #12]
 8014198:	681b      	ldr	r3, [r3, #0]
 801419a:	681a      	ldr	r2, [r3, #0]
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	601a      	str	r2, [r3, #0]
 80141a0:	e008      	b.n	80141b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80141a2:	4b0c      	ldr	r3, [pc, #48]	@ (80141d4 <prvInsertBlockIntoFreeList+0xb0>)
 80141a4:	681a      	ldr	r2, [r3, #0]
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	601a      	str	r2, [r3, #0]
 80141aa:	e003      	b.n	80141b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80141ac:	68fb      	ldr	r3, [r7, #12]
 80141ae:	681a      	ldr	r2, [r3, #0]
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80141b4:	68fa      	ldr	r2, [r7, #12]
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	429a      	cmp	r2, r3
 80141ba:	d002      	beq.n	80141c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80141bc:	68fb      	ldr	r3, [r7, #12]
 80141be:	687a      	ldr	r2, [r7, #4]
 80141c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80141c2:	bf00      	nop
 80141c4:	3714      	adds	r7, #20
 80141c6:	46bd      	mov	sp, r7
 80141c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141cc:	4770      	bx	lr
 80141ce:	bf00      	nop
 80141d0:	2400540c 	.word	0x2400540c
 80141d4:	24005414 	.word	0x24005414

080141d8 <memset>:
 80141d8:	4402      	add	r2, r0
 80141da:	4603      	mov	r3, r0
 80141dc:	4293      	cmp	r3, r2
 80141de:	d100      	bne.n	80141e2 <memset+0xa>
 80141e0:	4770      	bx	lr
 80141e2:	f803 1b01 	strb.w	r1, [r3], #1
 80141e6:	e7f9      	b.n	80141dc <memset+0x4>

080141e8 <_reclaim_reent>:
 80141e8:	4b2d      	ldr	r3, [pc, #180]	@ (80142a0 <_reclaim_reent+0xb8>)
 80141ea:	681b      	ldr	r3, [r3, #0]
 80141ec:	4283      	cmp	r3, r0
 80141ee:	b570      	push	{r4, r5, r6, lr}
 80141f0:	4604      	mov	r4, r0
 80141f2:	d053      	beq.n	801429c <_reclaim_reent+0xb4>
 80141f4:	69c3      	ldr	r3, [r0, #28]
 80141f6:	b31b      	cbz	r3, 8014240 <_reclaim_reent+0x58>
 80141f8:	68db      	ldr	r3, [r3, #12]
 80141fa:	b163      	cbz	r3, 8014216 <_reclaim_reent+0x2e>
 80141fc:	2500      	movs	r5, #0
 80141fe:	69e3      	ldr	r3, [r4, #28]
 8014200:	68db      	ldr	r3, [r3, #12]
 8014202:	5959      	ldr	r1, [r3, r5]
 8014204:	b9b1      	cbnz	r1, 8014234 <_reclaim_reent+0x4c>
 8014206:	3504      	adds	r5, #4
 8014208:	2d80      	cmp	r5, #128	@ 0x80
 801420a:	d1f8      	bne.n	80141fe <_reclaim_reent+0x16>
 801420c:	69e3      	ldr	r3, [r4, #28]
 801420e:	4620      	mov	r0, r4
 8014210:	68d9      	ldr	r1, [r3, #12]
 8014212:	f000 f87b 	bl	801430c <_free_r>
 8014216:	69e3      	ldr	r3, [r4, #28]
 8014218:	6819      	ldr	r1, [r3, #0]
 801421a:	b111      	cbz	r1, 8014222 <_reclaim_reent+0x3a>
 801421c:	4620      	mov	r0, r4
 801421e:	f000 f875 	bl	801430c <_free_r>
 8014222:	69e3      	ldr	r3, [r4, #28]
 8014224:	689d      	ldr	r5, [r3, #8]
 8014226:	b15d      	cbz	r5, 8014240 <_reclaim_reent+0x58>
 8014228:	4629      	mov	r1, r5
 801422a:	4620      	mov	r0, r4
 801422c:	682d      	ldr	r5, [r5, #0]
 801422e:	f000 f86d 	bl	801430c <_free_r>
 8014232:	e7f8      	b.n	8014226 <_reclaim_reent+0x3e>
 8014234:	680e      	ldr	r6, [r1, #0]
 8014236:	4620      	mov	r0, r4
 8014238:	f000 f868 	bl	801430c <_free_r>
 801423c:	4631      	mov	r1, r6
 801423e:	e7e1      	b.n	8014204 <_reclaim_reent+0x1c>
 8014240:	6961      	ldr	r1, [r4, #20]
 8014242:	b111      	cbz	r1, 801424a <_reclaim_reent+0x62>
 8014244:	4620      	mov	r0, r4
 8014246:	f000 f861 	bl	801430c <_free_r>
 801424a:	69e1      	ldr	r1, [r4, #28]
 801424c:	b111      	cbz	r1, 8014254 <_reclaim_reent+0x6c>
 801424e:	4620      	mov	r0, r4
 8014250:	f000 f85c 	bl	801430c <_free_r>
 8014254:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014256:	b111      	cbz	r1, 801425e <_reclaim_reent+0x76>
 8014258:	4620      	mov	r0, r4
 801425a:	f000 f857 	bl	801430c <_free_r>
 801425e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014260:	b111      	cbz	r1, 8014268 <_reclaim_reent+0x80>
 8014262:	4620      	mov	r0, r4
 8014264:	f000 f852 	bl	801430c <_free_r>
 8014268:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801426a:	b111      	cbz	r1, 8014272 <_reclaim_reent+0x8a>
 801426c:	4620      	mov	r0, r4
 801426e:	f000 f84d 	bl	801430c <_free_r>
 8014272:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014274:	b111      	cbz	r1, 801427c <_reclaim_reent+0x94>
 8014276:	4620      	mov	r0, r4
 8014278:	f000 f848 	bl	801430c <_free_r>
 801427c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801427e:	b111      	cbz	r1, 8014286 <_reclaim_reent+0x9e>
 8014280:	4620      	mov	r0, r4
 8014282:	f000 f843 	bl	801430c <_free_r>
 8014286:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014288:	b111      	cbz	r1, 8014290 <_reclaim_reent+0xa8>
 801428a:	4620      	mov	r0, r4
 801428c:	f000 f83e 	bl	801430c <_free_r>
 8014290:	6a23      	ldr	r3, [r4, #32]
 8014292:	b11b      	cbz	r3, 801429c <_reclaim_reent+0xb4>
 8014294:	4620      	mov	r0, r4
 8014296:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801429a:	4718      	bx	r3
 801429c:	bd70      	pop	{r4, r5, r6, pc}
 801429e:	bf00      	nop
 80142a0:	24000014 	.word	0x24000014

080142a4 <__libc_init_array>:
 80142a4:	b570      	push	{r4, r5, r6, lr}
 80142a6:	4d0d      	ldr	r5, [pc, #52]	@ (80142dc <__libc_init_array+0x38>)
 80142a8:	4c0d      	ldr	r4, [pc, #52]	@ (80142e0 <__libc_init_array+0x3c>)
 80142aa:	1b64      	subs	r4, r4, r5
 80142ac:	10a4      	asrs	r4, r4, #2
 80142ae:	2600      	movs	r6, #0
 80142b0:	42a6      	cmp	r6, r4
 80142b2:	d109      	bne.n	80142c8 <__libc_init_array+0x24>
 80142b4:	4d0b      	ldr	r5, [pc, #44]	@ (80142e4 <__libc_init_array+0x40>)
 80142b6:	4c0c      	ldr	r4, [pc, #48]	@ (80142e8 <__libc_init_array+0x44>)
 80142b8:	f000 f87e 	bl	80143b8 <_init>
 80142bc:	1b64      	subs	r4, r4, r5
 80142be:	10a4      	asrs	r4, r4, #2
 80142c0:	2600      	movs	r6, #0
 80142c2:	42a6      	cmp	r6, r4
 80142c4:	d105      	bne.n	80142d2 <__libc_init_array+0x2e>
 80142c6:	bd70      	pop	{r4, r5, r6, pc}
 80142c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80142cc:	4798      	blx	r3
 80142ce:	3601      	adds	r6, #1
 80142d0:	e7ee      	b.n	80142b0 <__libc_init_array+0xc>
 80142d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80142d6:	4798      	blx	r3
 80142d8:	3601      	adds	r6, #1
 80142da:	e7f2      	b.n	80142c2 <__libc_init_array+0x1e>
 80142dc:	08014f8c 	.word	0x08014f8c
 80142e0:	08014f8c 	.word	0x08014f8c
 80142e4:	08014f8c 	.word	0x08014f8c
 80142e8:	08014f90 	.word	0x08014f90

080142ec <__retarget_lock_acquire_recursive>:
 80142ec:	4770      	bx	lr

080142ee <__retarget_lock_release_recursive>:
 80142ee:	4770      	bx	lr

080142f0 <memcpy>:
 80142f0:	440a      	add	r2, r1
 80142f2:	4291      	cmp	r1, r2
 80142f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80142f8:	d100      	bne.n	80142fc <memcpy+0xc>
 80142fa:	4770      	bx	lr
 80142fc:	b510      	push	{r4, lr}
 80142fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014302:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014306:	4291      	cmp	r1, r2
 8014308:	d1f9      	bne.n	80142fe <memcpy+0xe>
 801430a:	bd10      	pop	{r4, pc}

0801430c <_free_r>:
 801430c:	b538      	push	{r3, r4, r5, lr}
 801430e:	4605      	mov	r5, r0
 8014310:	2900      	cmp	r1, #0
 8014312:	d041      	beq.n	8014398 <_free_r+0x8c>
 8014314:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014318:	1f0c      	subs	r4, r1, #4
 801431a:	2b00      	cmp	r3, #0
 801431c:	bfb8      	it	lt
 801431e:	18e4      	addlt	r4, r4, r3
 8014320:	f000 f83e 	bl	80143a0 <__malloc_lock>
 8014324:	4a1d      	ldr	r2, [pc, #116]	@ (801439c <_free_r+0x90>)
 8014326:	6813      	ldr	r3, [r2, #0]
 8014328:	b933      	cbnz	r3, 8014338 <_free_r+0x2c>
 801432a:	6063      	str	r3, [r4, #4]
 801432c:	6014      	str	r4, [r2, #0]
 801432e:	4628      	mov	r0, r5
 8014330:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014334:	f000 b83a 	b.w	80143ac <__malloc_unlock>
 8014338:	42a3      	cmp	r3, r4
 801433a:	d908      	bls.n	801434e <_free_r+0x42>
 801433c:	6820      	ldr	r0, [r4, #0]
 801433e:	1821      	adds	r1, r4, r0
 8014340:	428b      	cmp	r3, r1
 8014342:	bf01      	itttt	eq
 8014344:	6819      	ldreq	r1, [r3, #0]
 8014346:	685b      	ldreq	r3, [r3, #4]
 8014348:	1809      	addeq	r1, r1, r0
 801434a:	6021      	streq	r1, [r4, #0]
 801434c:	e7ed      	b.n	801432a <_free_r+0x1e>
 801434e:	461a      	mov	r2, r3
 8014350:	685b      	ldr	r3, [r3, #4]
 8014352:	b10b      	cbz	r3, 8014358 <_free_r+0x4c>
 8014354:	42a3      	cmp	r3, r4
 8014356:	d9fa      	bls.n	801434e <_free_r+0x42>
 8014358:	6811      	ldr	r1, [r2, #0]
 801435a:	1850      	adds	r0, r2, r1
 801435c:	42a0      	cmp	r0, r4
 801435e:	d10b      	bne.n	8014378 <_free_r+0x6c>
 8014360:	6820      	ldr	r0, [r4, #0]
 8014362:	4401      	add	r1, r0
 8014364:	1850      	adds	r0, r2, r1
 8014366:	4283      	cmp	r3, r0
 8014368:	6011      	str	r1, [r2, #0]
 801436a:	d1e0      	bne.n	801432e <_free_r+0x22>
 801436c:	6818      	ldr	r0, [r3, #0]
 801436e:	685b      	ldr	r3, [r3, #4]
 8014370:	6053      	str	r3, [r2, #4]
 8014372:	4408      	add	r0, r1
 8014374:	6010      	str	r0, [r2, #0]
 8014376:	e7da      	b.n	801432e <_free_r+0x22>
 8014378:	d902      	bls.n	8014380 <_free_r+0x74>
 801437a:	230c      	movs	r3, #12
 801437c:	602b      	str	r3, [r5, #0]
 801437e:	e7d6      	b.n	801432e <_free_r+0x22>
 8014380:	6820      	ldr	r0, [r4, #0]
 8014382:	1821      	adds	r1, r4, r0
 8014384:	428b      	cmp	r3, r1
 8014386:	bf04      	itt	eq
 8014388:	6819      	ldreq	r1, [r3, #0]
 801438a:	685b      	ldreq	r3, [r3, #4]
 801438c:	6063      	str	r3, [r4, #4]
 801438e:	bf04      	itt	eq
 8014390:	1809      	addeq	r1, r1, r0
 8014392:	6021      	streq	r1, [r4, #0]
 8014394:	6054      	str	r4, [r2, #4]
 8014396:	e7ca      	b.n	801432e <_free_r+0x22>
 8014398:	bd38      	pop	{r3, r4, r5, pc}
 801439a:	bf00      	nop
 801439c:	24005568 	.word	0x24005568

080143a0 <__malloc_lock>:
 80143a0:	4801      	ldr	r0, [pc, #4]	@ (80143a8 <__malloc_lock+0x8>)
 80143a2:	f7ff bfa3 	b.w	80142ec <__retarget_lock_acquire_recursive>
 80143a6:	bf00      	nop
 80143a8:	24005564 	.word	0x24005564

080143ac <__malloc_unlock>:
 80143ac:	4801      	ldr	r0, [pc, #4]	@ (80143b4 <__malloc_unlock+0x8>)
 80143ae:	f7ff bf9e 	b.w	80142ee <__retarget_lock_release_recursive>
 80143b2:	bf00      	nop
 80143b4:	24005564 	.word	0x24005564

080143b8 <_init>:
 80143b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143ba:	bf00      	nop
 80143bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80143be:	bc08      	pop	{r3}
 80143c0:	469e      	mov	lr, r3
 80143c2:	4770      	bx	lr

080143c4 <_fini>:
 80143c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143c6:	bf00      	nop
 80143c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80143ca:	bc08      	pop	{r3}
 80143cc:	469e      	mov	lr, r3
 80143ce:	4770      	bx	lr
