// Seed: 2402394723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = (-1);
endmodule
module module_1 #(
    parameter id_3 = 32'd25,
    parameter id_4 = 32'd42,
    parameter id_5 = 32'd90
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    _id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire _id_5;
  output wire _id_4;
  output wire _id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_1,
      id_6,
      id_6
  );
  assign modCall_1.id_4 = 0;
  input wire id_1;
  logic [id_4  &  -1 : (  id_4  ?  id_5 : id_3  )  ==  id_3] id_8;
endmodule
