diff --git a/Projects/KC705_testing/KC705_testing.cache/ip/2024.1.2/a/5/a5001ff321e03c60/stats.txt b/Projects/KC705_testing/KC705_testing.cache/ip/2024.1.2/a/5/a5001ff321e03c60/stats.txt
index 7f0357c..c01a32f 100644
--- a/Projects/KC705_testing/KC705_testing.cache/ip/2024.1.2/a/5/a5001ff321e03c60/stats.txt
+++ b/Projects/KC705_testing/KC705_testing.cache/ip/2024.1.2/a/5/a5001ff321e03c60/stats.txt
@@ -1,2 +1,2 @@
-NumberHits:3
-Timestamp: Wed Dec 18 15:43:25 UTC 2024
+NumberHits:4
+Timestamp: Wed Dec 18 15:52:25 UTC 2024
diff --git a/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc b/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
index d932d9e..fb84f9c 100644
--- a/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
+++ b/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
@@ -1,4 +1,4 @@
 version:1
-6d6f64655f636f756e7465727c42617463684d6f6465:53
+6d6f64655f636f756e7465727c42617463684d6f6465:55
 6d6f64655f636f756e7465727c4755494d6f6465:18
 eof:
diff --git a/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf b/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf
index 474f6e1..0dcea08 100644
--- a/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf
+++ b/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf
@@ -46,7 +46,7 @@ version:1
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d73666375:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d64656275675f6c6f67:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d657374:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a323673:00:00
-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:323538372e3533314d42:00:00
-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:313037362e3934354d42:00:00
-eof:444971126
+73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a323373:00:00
+73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:323539342e3834384d42:00:00
+73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:313038322e3238314d42:00:00
+eof:367207744
diff --git a/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml b/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
index 4665c0d..3aece03 100644
--- a/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
+++ b/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
@@ -3,10 +3,10 @@
 <!--The data in this file is primarily intended for consumption by Xilinx tools.
 The structure and the elements are likely to change over the next few releases.
 This means code written to parse this file will need to be revisited each subsequent release.-->
-<application name="pa" timeStamp="Wed Dec 18 16:41:20 2024">
+<application name="pa" timeStamp="Wed Dec 18 16:51:28 2024">
 <section name="Project Information" visible="false">
 <property name="ProjectID" value="f6040860966d4006ab247ce323ef8060" type="ProjectID"/>
-<property name="ProjectIteration" value="56" type="ProjectIteration"/>
+<property name="ProjectIteration" value="57" type="ProjectIteration"/>
 </section>
 <section name="PlanAhead Usage" visible="true">
 <item name="Project Data">
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst
index 3975f03..ecb9819 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="178793">
+    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="236962">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst
index 3975f03..ecb9819 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="178793">
+    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="236962">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst
index 3975f03..ecb9819 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="178793">
+    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="236962">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst
index 3975f03..ecb9819 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="178793">
+    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="236962">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst
index 3975f03..ecb9819 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="178793">
+    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="236962">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst
index 542b0e3..e222fdf 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst
@@ -1,25 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="2267" HostCore="20" HostMemory="16210284">
-    </Process>
-</ProcessHandle>
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="57245" HostCore="20" HostMemory="16210284">
-    </Process>
-</ProcessHandle>
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="59936" HostCore="20" HostMemory="16210284">
-    </Process>
-</ProcessHandle>
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="116210" HostCore="20" HostMemory="16210284">
-    </Process>
-</ProcessHandle>
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="178748" HostCore="20" HostMemory="16210284">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="236918" HostCore="20" HostMemory="16210284">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.begin.rst
deleted file mode 100644
index 3975f03..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="178793">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit
deleted file mode 100644
index 45a42aa..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx
deleted file mode 100644
index 14497d9..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx
+++ /dev/null
@@ -1,1405 +0,0 @@
-{
-    "ltx_root": {
-        "version": 4,
-        "minor": 0,
-        "ltx_data": [
-            {
-                "name": "EDA_PROBESET",
-                "active": true,
-                "debug_cores": [
-                    {
-                        "type": "XSDB_V3",
-                        "name": "dbg_hub",
-                        "spec": "labtools_xsdbm_v3",
-                        "clk_input_freq_hz": "200000001"
-                    },
-                    {
-                        "type": "ILA_V3",
-                        "name": "ila_data_inout",
-                        "spec": "labtools_ila_v6",
-                        "ipName": "ila",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 0,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "8E512B2113985DB382B3E3CE68303656",
-                        "pins": [
-                            {
-                                "name": "probe0",
-                                "id": 0,
-                                "type": "DATA_TRIGGER",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "rx_data_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_data_in[31]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[30]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[29]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[28]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[27]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[26]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[25]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[24]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[23]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[22]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[21]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[20]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[19]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[18]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[17]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[16]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[15]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[14]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[13]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[12]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[11]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[10]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[9]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[8]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[7]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[6]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[5]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[4]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[3]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[2]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[1]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe1",
-                                "id": 1,
-                                "type": "DATA_TRIGGER",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "tx_data_out_1",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_data_out_1[31]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[30]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[29]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[28]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[27]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[26]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[25]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[24]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[23]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[22]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[21]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[20]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[19]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[18]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[17]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[16]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[15]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[14]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[13]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[12]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[11]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[10]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[9]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[8]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[7]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[6]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[5]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[4]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[3]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[2]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[1]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_DRP_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 1,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "253C3EBD118B5BB98F970DDE366D7581",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 2,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 15,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "drp_dout",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "drp_dout[15]"
-                                            },
-                                            {
-                                                "name": "drp_dout[14]"
-                                            },
-                                            {
-                                                "name": "drp_dout[13]"
-                                            },
-                                            {
-                                                "name": "drp_dout[12]"
-                                            },
-                                            {
-                                                "name": "drp_dout[11]"
-                                            },
-                                            {
-                                                "name": "drp_dout[10]"
-                                            },
-                                            {
-                                                "name": "drp_dout[9]"
-                                            },
-                                            {
-                                                "name": "drp_dout[8]"
-                                            },
-                                            {
-                                                "name": "drp_dout[7]"
-                                            },
-                                            {
-                                                "name": "drp_dout[6]"
-                                            },
-                                            {
-                                                "name": "drp_dout[5]"
-                                            },
-                                            {
-                                                "name": "drp_dout[4]"
-                                            },
-                                            {
-                                                "name": "drp_dout[3]"
-                                            },
-                                            {
-                                                "name": "drp_dout[2]"
-                                            },
-                                            {
-                                                "name": "drp_dout[1]"
-                                            },
-                                            {
-                                                "name": "drp_dout[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 3,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "drp_rdy",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 4,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 8,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpaddr_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_drpaddr_in[8]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[7]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[6]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[5]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[4]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[3]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 5,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 15,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpdi_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_drpdi_in[15]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[14]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[13]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[12]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[11]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[10]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[9]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[8]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[7]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[6]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[5]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[4]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[3]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 6,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpwe_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 7,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpen_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_TRANS_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 2,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "1F26AA8A764D51D99934CE1D7D7DABC2",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 8,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "trans_rx_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 9,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "trans_tx_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 10,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "SOFT_RESET_RX_IN",
-                                        "isBus": false,
-                                        "parentNetId": 110
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 11,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "SOFT_RESET_TX_IN",
-                                        "isBus": false,
-                                        "parentNetId": 111
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 12,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "DONT_RESET_ON_DATA_ERROR_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 13,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "GT0_DATA_VALID_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_misc_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 3,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "EC4844A2195E5FD185F2FD9D1623EFA1",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 14,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 7,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "digital_monitor",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "digital_monitor[7]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[6]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[5]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[4]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[3]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[2]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[1]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 15,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "eye_data_err",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 16,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_eyescanreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 17,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_eyescantrigger_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_qppl_lck_pd",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 4,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "D6CACE0C2E8C53FDB1634558ECF232D0",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 18,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "qpll_lckd",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 19,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "qpll_ref_lost",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 20,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "GT0_QPLLPD_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_rx_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 5,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "76B6765AE87855B8A2FC4C9D834572E2",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 21,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "rx_prbs_err",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 22,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "rx_buf_stat",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_buf_stat[2]"
-                                            },
-                                            {
-                                                "name": "rx_buf_stat[1]"
-                                            },
-                                            {
-                                                "name": "rx_buf_stat[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in2",
-                                "id": 23,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 6,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "rx_monitor",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_monitor[6]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[5]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[4]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[3]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[2]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[1]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in3",
-                                "id": 24,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "rx_rst_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 25,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxuserrdy_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 26,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxprbssel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_rxprbssel_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_rxprbssel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_rxprbssel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 27,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxprbscntreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 28,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxbufreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out4",
-                                "id": 29,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 4,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxdfelpmreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out5",
-                                "id": 30,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 1,
-                                "portIndex": 5,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxmonitorsel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_rxmonitorsel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_rxmonitorsel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out6",
-                                "id": 31,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 6,
-                                "nets": [
-                                    {
-                                        "name": "gt0_gtrxreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out7",
-                                "id": 32,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 7,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxpmareset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out8",
-                                "id": 33,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 8,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxslide_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_tx_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 6,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "1B7E8E0CF80D5F0099B1DEF7283F4C9B",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 34,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 1,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "tx_buf_stat",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_buf_stat[1]"
-                                            },
-                                            {
-                                                "name": "tx_buf_stat[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 35,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "tx_rst_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 36,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_gttxreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 37,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txuserrdy_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 38,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txprbsforceerr_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 39,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txprbssel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_txprbssel_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_txprbssel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_txprbssel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out4",
-                                "id": 40,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 4,
-                                "nets": [
-                                    {
-                                        "name": "tx_data_out",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_data_out[31]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[30]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[29]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[28]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[27]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[26]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[25]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[24]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[23]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[22]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[21]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[20]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[19]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[18]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[17]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[16]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[15]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[14]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[13]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[12]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[11]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[10]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[9]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[8]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[7]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[6]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[5]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[4]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[3]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[2]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[1]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ],
-                "parent_nets": [
-                    {
-                        "id": 110,
-                        "name": "vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]",
-                        "state_reg": [
-                            {
-                                "name": "trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]",
-                                "states": [
-                                    {
-                                        "name": "release_pll_reset",
-                                        "val": "0011"
-                                    },
-                                    {
-                                        "name": "verify_recclk_stable",
-                                        "val": "0100"
-                                    },
-                                    {
-                                        "name": "wait_for_pll_lock",
-                                        "val": "0010"
-                                    },
-                                    {
-                                        "name": "fsm_done",
-                                        "val": "1010"
-                                    },
-                                    {
-                                        "name": "assert_all_resets",
-                                        "val": "0001"
-                                    },
-                                    {
-                                        "name": "init",
-                                        "val": "0000"
-                                    },
-                                    {
-                                        "name": "wait_reset_done",
-                                        "val": "0111"
-                                    },
-                                    {
-                                        "name": "monitor_data_valid",
-                                        "val": "1001"
-                                    },
-                                    {
-                                        "name": "wait_for_rxusrclk",
-                                        "val": "0110"
-                                    },
-                                    {
-                                        "name": "do_phase_alignment",
-                                        "val": "1000"
-                                    },
-                                    {
-                                        "name": "release_mmcm_reset",
-                                        "val": "0101"
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "id": 111,
-                        "name": "vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]",
-                        "state_reg": [
-                            {
-                                "name": "trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]",
-                                "states": [
-                                    {
-                                        "name": "wait_for_txoutclk",
-                                        "val": "0100"
-                                    },
-                                    {
-                                        "name": "release_pll_reset",
-                                        "val": "0011"
-                                    },
-                                    {
-                                        "name": "wait_for_pll_lock",
-                                        "val": "0010"
-                                    },
-                                    {
-                                        "name": "assert_all_resets",
-                                        "val": "0001"
-                                    },
-                                    {
-                                        "name": "init",
-                                        "val": "0000"
-                                    },
-                                    {
-                                        "name": "wait_reset_done",
-                                        "val": "0111"
-                                    },
-                                    {
-                                        "name": "reset_fsm_done",
-                                        "val": "1001"
-                                    },
-                                    {
-                                        "name": "wait_for_txusrclk",
-                                        "val": "0110"
-                                    },
-                                    {
-                                        "name": "do_phase_alignment",
-                                        "val": "1000"
-                                    },
-                                    {
-                                        "name": "release_mmcm_reset",
-                                        "val": "0101"
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ]
-            }
-        ]
-    }
-}
\ No newline at end of file
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl
index bcce55b..913ed06 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl
@@ -106,8 +106,8 @@ start_step init_design
 set ACTIVE_STEP init_design
 set rc [catch {
   create_msg_db init_design.pb
-  set_param chipscope.maxJobs 5
-  set_param runs.launchOptions { -jobs 20  }
+  set_param chipscope.maxJobs 3
+  set_param runs.launchOptions { -jobs 4  }
 OPTRACE "create in-memory project" START { }
   create_project -in_memory -part xc7k325tffg900-2
   set_property board_part xilinx.com:kc705:part0:1.7 [current_project]
@@ -323,69 +323,4 @@ OPTRACE "route_design write_checkpoint" END { }
 
 OPTRACE "route_design misc" END { }
 OPTRACE "Phase: Route Design" END { }
-OPTRACE "Phase: Write Bitstream" START { ROLLUP_AUTO }
-OPTRACE "write_bitstream setup" START { }
-start_step write_bitstream
-set ACTIVE_STEP write_bitstream
-set rc [catch {
-  create_msg_db write_bitstream.pb
-OPTRACE "Write Bitstream: pre hook" START { }
-  set src_rc [catch { 
-    puts "source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl"
-    source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-  } _RESULT] 
-  if {$src_rc} { 
-    set tool_flow [get_property -quiet TOOL_FLOW [current_project -quiet]]
-    if { $tool_flow eq {SDx} } { 
-      send_gid_msg -id 2 -ssname VPL_TCL -severity ERROR $_RESULT
-      send_gid_msg -id 3 -ssname VPL_TCL -severity ERROR "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl failed"
-    } else {
-      send_msg_id runtcl-1 status "$_RESULT"
-      send_msg_id runtcl-2 status "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl failed"
-    }
-    return -code error
-  }
-OPTRACE "Write Bitstream: pre hook" END { }
-OPTRACE "read constraints: write_bitstream" START { }
-OPTRACE "read constraints: write_bitstream" END { }
-  set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
-  catch { write_mem_info -force -no_partial_mmi KC705_top.mmi }
-OPTRACE "write_bitstream setup" END { }
-OPTRACE "write_bitstream" START { }
-  write_bitstream -force KC705_top.bit 
-OPTRACE "write_bitstream" END { }
-OPTRACE "write_bitstream misc" START { }
-OPTRACE "read constraints: write_bitstream_post" START { }
-OPTRACE "read constraints: write_bitstream_post" END { }
-  catch {write_debug_probes -quiet -force KC705_top}
-  catch {file copy -force KC705_top.ltx debug_nets.ltx}
-OPTRACE "Write Bitstream: post hook" START { }
-  set src_rc [catch { 
-    puts "source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl"
-    source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-  } _RESULT] 
-  if {$src_rc} { 
-    set tool_flow [get_property -quiet TOOL_FLOW [current_project -quiet]]
-    if { $tool_flow eq {SDx} } { 
-      send_gid_msg -id 2 -ssname VPL_TCL -severity ERROR $_RESULT
-      send_gid_msg -id 3 -ssname VPL_TCL -severity ERROR "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl failed"
-    } else {
-      send_msg_id runtcl-1 status "$_RESULT"
-      send_msg_id runtcl-2 status "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl failed"
-    }
-    return -code error
-  }
-OPTRACE "Write Bitstream: post hook" END { }
-  close_msg_db -file write_bitstream.pb
-} RESULT]
-if {$rc} {
-  step_failed write_bitstream
-  return -code error $RESULT
-} else {
-  end_step write_bitstream
-  unset ACTIVE_STEP 
-}
-
-OPTRACE "write_bitstream misc" END { }
-OPTRACE "Phase: Write Bitstream" END { }
 OPTRACE "impl_1" END { }
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
index b966b6a..c29854e 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 16:42:22 2024
-# Process ID: 178793
+# Start of session at: Wed Dec 18 16:51:31 2024
+# Process ID: 236962
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
 # Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
@@ -19,10 +19,10 @@
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :16481 MB
+# Available Virtual :19401 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1412.531 ; gain = 0.023 ; free physical = 9466 ; free virtual = 15334
+create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.500 ; gain = 0.023 ; free physical = 12084 ; free virtual = 18120
 Command: link_design -top KC705_top -part xc7k325tffg900-2
 Design is defaulting to srcset: sources_1
 Design is defaulting to constrset: constrs_1
@@ -36,7 +36,7 @@ INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_af
 INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.dcp' for cell 'vio_qppl_lck_pd'
 INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.dcp' for cell 'vio_rx_settings'
 INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.dcp' for cell 'vio_tx_settings'
-Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1884.695 ; gain = 0.000 ; free physical = 8964 ; free virtual = 14833
+Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1883.289 ; gain = 0.000 ; free physical = 11577 ; free virtual = 17614
 INFO: [Netlist 29-17] Analyzing 486 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
@@ -67,24 +67,20 @@ Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705
 Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
 Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
 Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:14]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:15]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:16]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:17]
 Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
 Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.129 ; gain = 0.000 ; free physical = 8856 ; free virtual = 14725
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.785 ; gain = 0.000 ; free physical = 11464 ; free virtual = 17500
 INFO: [Project 1-111] Unisim Transformation Summary:
   A total of 252 instances were transformed.
   CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances
   RAM64M => RAM64M (RAMD64E(x4)): 32 instances
 
-24 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
+24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
 link_design completed successfully
-link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2116.129 ; gain = 676.574 ; free physical = 8856 ; free virtual = 14725
+link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.785 ; gain = 680.270 ; free physical = 11464 ; free virtual = 17500
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
 INFO: [Hog:Msg-0] All done
@@ -107,13 +103,13 @@ INFO: [DRC 23-27] Running DRC with 20 threads
 INFO: [Project 1-461] DRC finished with 0 Errors
 INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
 
-Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2317.898 ; gain = 190.797 ; free physical = 8810 ; free virtual = 14679
+Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2318.523 ; gain = 191.766 ; free physical = 11423 ; free virtual = 17460
 
 Starting Cache Timing Information Task
 INFO: [Timing 38-35] Done setting XDC timing constraints.
 Ending Cache Timing Information Task | Checksum: 141b92a79
 
-Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.891 ; gain = 508.992 ; free physical = 8337 ; free virtual = 14206
+Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2826.516 ; gain = 507.992 ; free physical = 10963 ; free virtual = 16999
 
 Starting Logic Optimization Task
 
@@ -125,37 +121,37 @@ Phase 1.1.1 Generate And Synthesize Debug Cores
 INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
 INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
 INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a5001ff321e03c60.
-Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.328 ; gain = 0.000 ; free physical = 7985 ; free virtual = 13857
-Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3238.359 ; gain = 0.000 ; free physical = 7979 ; free virtual = 13852
+Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.016 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16654
+Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3236.047 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16653
 Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
 Phase 1.1 Core Generation And Design Setup | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
 
 Phase 1.2 Setup Constraints And Sort Netlist
 Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
 Phase 1 Initialization | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
 
 Phase 2 Timer Update And Timing Data Collection
 
 Phase 2.1 Timer Update
 Phase 2.1 Timer Update | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7980 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 
 Phase 2.2 Timing Data Collection
 Phase 2.2 Timing Data Collection | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 Phase 2 Timer Update And Timing Data Collection | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 
 Phase 3 Retarget
 INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
@@ -163,7 +159,7 @@ INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
 INFO: [Opt 31-49] Retargeted 0 cell(s).
 Phase 3 Retarget | Checksum: e1f77c15
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7977 ; free virtual = 13850
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 Retarget | Checksum: e1f77c15
 INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 16 cells
 INFO: [Opt 31-1021] In phase Retarget, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
@@ -172,7 +168,7 @@ Phase 4 Constant propagation
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 Phase 4 Constant propagation | Checksum: 91c1a278
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7977 ; free virtual = 13850
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 Constant propagation | Checksum: 91c1a278
 INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
 INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
@@ -180,7 +176,7 @@ INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constr
 Phase 5 Sweep
 Phase 5 Sweep | Checksum: d25aec03
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7977 ; free virtual = 13850
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 Sweep | Checksum: d25aec03
 INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 60 cells
 INFO: [Opt 31-1021] In phase Sweep, 3154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
@@ -190,7 +186,7 @@ INFO: [Opt 31-194] Inserted BUFG clk_sys_BUFG_inst to drive 6496 load(s) on cloc
 INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
 Phase 6 BUFG optimization | Checksum: c65ef9d6
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7977 ; free virtual = 13849
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
 BUFG optimization | Checksum: c65ef9d6
 INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
 
@@ -198,14 +194,14 @@ Phase 7 Shift Register Optimization
 INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
 Phase 7 Shift Register Optimization | Checksum: c65ef9d6
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7977 ; free virtual = 13849
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
 Shift Register Optimization | Checksum: c65ef9d6
 INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
 
 Phase 8 Post Processing Netlist
 Phase 8 Post Processing Netlist | Checksum: 153cb7779
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7977 ; free virtual = 13849
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
 Post Processing Netlist | Checksum: 153cb7779
 INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
 INFO: [Opt 31-1021] In phase Post Processing Netlist, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
@@ -215,19 +211,19 @@ Phase 9 Finalization
 Phase 9.1 Finalizing Design Cores and Updating Shapes
 Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 178f22350
 
-Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7976 ; free virtual = 13849
+Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
 
 Phase 9.2 Verifying Netlist Connectivity
 
 Starting Connectivity Check Task
 
-Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3270.375 ; gain = 0.000 ; free physical = 7976 ; free virtual = 13849
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3268.062 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16653
 Phase 9.2 Verifying Netlist Connectivity | Checksum: 178f22350
 
-Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7976 ; free virtual = 13849
+Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
 Phase 9 Finalization | Checksum: 178f22350
 
-Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7976 ; free virtual = 13849
+Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
 Opt_design Change Summary
 =========================
 
@@ -246,7 +242,7 @@ Opt_design Change Summary
 
 Ending Logic Optimization Task | Checksum: 178f22350
 
-Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7976 ; free virtual = 13849
+Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
 
 Starting Power Optimization Task
 INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
@@ -264,25 +260,25 @@ INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
 Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
 Ending PowerOpt Patch Enables Task | Checksum: 14b4ea580
 
-Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3507.242 ; gain = 0.000 ; free physical = 7851 ; free virtual = 13723
+Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
 Ending Power Optimization Task | Checksum: 14b4ea580
 
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3507.242 ; gain = 236.867 ; free physical = 7850 ; free virtual = 13722
+Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3505.969 ; gain = 237.906 ; free physical = 10487 ; free virtual = 16527
 
 Starting Final Cleanup Task
 Ending Final Cleanup Task | Checksum: 14b4ea580
 
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3507.242 ; gain = 0.000 ; free physical = 7850 ; free virtual = 13722
+Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
 
 Starting Netlist Obfuscation Task
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3507.242 ; gain = 0.000 ; free physical = 7850 ; free virtual = 13722
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
 Ending Netlist Obfuscation Task | Checksum: 1d9cd760e
 
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3507.242 ; gain = 0.000 ; free physical = 7850 ; free virtual = 13722
+Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
 INFO: [Common 17-83] Releasing license: Implementation
-61 Infos, 0 Warnings, 5 Critical Warnings and 0 Errors encountered.
+61 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
 opt_design completed successfully
-opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 3507.242 ; gain = 1391.113 ; free physical = 7850 ; free virtual = 13722
+opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3505.969 ; gain = 1390.184 ; free physical = 10487 ; free virtual = 16527
 INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
 Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
 INFO: [IP_Flow 19-1839] IP Catalog is up to date.
@@ -290,17 +286,17 @@ INFO: [DRC 23-27] Running DRC with 20 threads
 INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt.
 report_drc completed successfully
 INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7843 ; free virtual = 13716
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7843 ; free virtual = 13716
+Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10481 ; free virtual = 16521
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10481 ; free virtual = 16521
 Writing XDEF routing.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7842 ; free virtual = 13715
+INFO: [Timing 38-480] Writing timing data to binary archive.
+Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10478 ; free virtual = 16518
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7842 ; free virtual = 13715
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7842 ; free virtual = 13715
-Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7842 ; free virtual = 13716
-Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7842 ; free virtual = 13715
+Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10474 ; free virtual = 16514
+Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10474 ; free virtual = 16514
+Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10473 ; free virtual = 16514
+Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10473 ; free virtual = 16514
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
 INFO: [Chipscope 16-240] Debug cores have already been implemented
 Command: place_design
@@ -321,53 +317,53 @@ Starting Placer Task
 Phase 1 Placer Initialization
 
 Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7833 ; free virtual = 13708
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
 Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa1f0f19
 
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7833 ; free virtual = 13708
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7833 ; free virtual = 13708
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
 
 Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
 Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2a3efc7
 
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7830 ; free virtual = 13705
+Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10451 ; free virtual = 16493
 
 Phase 1.3 Build Placer Netlist Model
 Phase 1.3 Build Placer Netlist Model | Checksum: 1d2cd94b5
 
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7826 ; free virtual = 13701
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
 
 Phase 1.4 Constrain Clocks/Macros
 Phase 1.4 Constrain Clocks/Macros | Checksum: 1d2cd94b5
 
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7827 ; free virtual = 13702
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
 Phase 1 Placer Initialization | Checksum: 1d2cd94b5
 
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7826 ; free virtual = 13701
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
 
 Phase 2 Global Placement
 
 Phase 2.1 Floorplanning
 Phase 2.1 Floorplanning | Checksum: 156640c52
 
-Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7822 ; free virtual = 13696
+Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10436 ; free virtual = 16478
 
 Phase 2.2 Update Timing before SLR Path Opt
 Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c4844241
 
-Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7820 ; free virtual = 13695
+Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10435 ; free virtual = 16478
 
 Phase 2.3 Post-Processing in Floorplanning
 Phase 2.3 Post-Processing in Floorplanning | Checksum: f85b89e4
 
-Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7821 ; free virtual = 13696
+Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10435 ; free virtual = 16477
 
 Phase 2.4 Global Placement Core
 
 Phase 2.4.1 UpdateTiming Before Physical Synthesis
 Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e584c669
 
-Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7803 ; free virtual = 13678
+Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10442 ; free virtual = 16484
 
 Phase 2.4.2 Physical Synthesis In Placer
 INFO: [Physopt 32-1035] Found 16 LUTNM shape to break, 266 LUT instances to create LUTNM shape
@@ -391,7 +387,7 @@ INFO: [Physopt 32-846] No candidate cells for URAM register optimization found i
 INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
 INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
 INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7798 ; free virtual = 13672
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10442 ; free virtual = 16484
 
 Summary of Physical Synthesis Optimizations
 ============================================
@@ -415,63 +411,63 @@ Summary of Physical Synthesis Optimizations
 
 Phase 2.4.2 Physical Synthesis In Placer | Checksum: f90ceffe
 
-Time (s): cpu = 00:01:04 ; elapsed = 00:00:19 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7797 ; free virtual = 13672
+Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
 Phase 2.4 Global Placement Core | Checksum: 161be6f75
 
-Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7797 ; free virtual = 13672
+Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
 Phase 2 Global Placement | Checksum: 161be6f75
 
-Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7797 ; free virtual = 13672
+Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
 
 Phase 3 Detail Placement
 
 Phase 3.1 Commit Multi Column Macros
 Phase 3.1 Commit Multi Column Macros | Checksum: 148e9a8c4
 
-Time (s): cpu = 00:01:10 ; elapsed = 00:00:20 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7794 ; free virtual = 13669
+Time (s): cpu = 00:01:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
 
 Phase 3.2 Commit Most Macros & LUTRAMs
 Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2adb921f6
 
-Time (s): cpu = 00:01:13 ; elapsed = 00:00:21 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7794 ; free virtual = 13669
+Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10449 ; free virtual = 16491
 
 Phase 3.3 Area Swap Optimization
 Phase 3.3 Area Swap Optimization | Checksum: 253564cc5
 
-Time (s): cpu = 00:01:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7794 ; free virtual = 13669
+Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10450 ; free virtual = 16492
 
 Phase 3.4 Pipeline Register Optimization
 Phase 3.4 Pipeline Register Optimization | Checksum: 234088507
 
-Time (s): cpu = 00:01:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7794 ; free virtual = 13669
+Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10450 ; free virtual = 16492
 
 Phase 3.5 Fast Optimization
 Phase 3.5 Fast Optimization | Checksum: 2190ac897
 
-Time (s): cpu = 00:01:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7793 ; free virtual = 13668
+Time (s): cpu = 00:01:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10444 ; free virtual = 16486
 
 Phase 3.6 Small Shape Detail Placement
 Phase 3.6 Small Shape Detail Placement | Checksum: 22ffba5db
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7790 ; free virtual = 13665
+Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
 
 Phase 3.7 Re-assign LUT pins
 Phase 3.7 Re-assign LUT pins | Checksum: 21bbabc73
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7790 ; free virtual = 13665
+Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
 
 Phase 3.8 Pipeline Register Optimization
 Phase 3.8 Pipeline Register Optimization | Checksum: 1fa3a4e5b
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7790 ; free virtual = 13665
+Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
 
 Phase 3.9 Fast Optimization
 Phase 3.9 Fast Optimization | Checksum: 279ea59f9
 
-Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7790 ; free virtual = 13665
+Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10437 ; free virtual = 16480
 Phase 3 Detail Placement | Checksum: 279ea59f9
 
-Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7790 ; free virtual = 13665
+Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10437 ; free virtual = 16480
 
 Phase 4 Post Placement Optimization and Clean-Up
 
@@ -490,30 +486,30 @@ INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximu
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.152 | TNS=-127.390 |
 Phase 1 Physical Synthesis Initialization | Checksum: 2bc1d0ad8
 
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7765 ; free virtual = 13640
+Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
 INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
 Ending Physical Synthesis Task | Checksum: 2b2a55f94
 
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7764 ; free virtual = 13639
+Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
 Phase 4.1.1.1 BUFG Insertion | Checksum: 2c675c1e4
 
-Time (s): cpu = 00:01:39 ; elapsed = 00:00:31 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7762 ; free virtual = 13637
+Time (s): cpu = 00:01:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
 
 Phase 4.1.1.2 Post Placement Timing Optimization
 INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.072. For the most accurate timing information please run report_timing.
 Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22a8d3bb9
 
-Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7779 ; free virtual = 13654
+Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 
-Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7779 ; free virtual = 13654
+Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 Phase 4.1 Post Commit Optimization | Checksum: 22a8d3bb9
 
-Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7779 ; free virtual = 13654
+Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 
 Phase 4.2 Post Placement Cleanup
 Phase 4.2 Post Placement Cleanup | Checksum: 22a8d3bb9
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 
 Phase 4.3 Placer Reporting
 
@@ -534,42 +530,42 @@ INFO: [Place 30-612] Post-Placement Estimated Congestion
 
 Phase 4.3.1 Print Estimated Congestion | Checksum: 22a8d3bb9
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 Phase 4.3 Placer Reporting | Checksum: 22a8d3bb9
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 
 Phase 4.4 Final Placement Cleanup
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
 Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16931e1f9
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
 Ending Placer Task | Checksum: b3ed590b
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
-105 Infos, 0 Warnings, 5 Critical Warnings and 0 Errors encountered.
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
+105 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
 place_design completed successfully
-place_design: Time (s): cpu = 00:01:56 ; elapsed = 00:00:43 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
 INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
 Running report generation with 3 threads.
 INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7774 ; free virtual = 13649
+report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10425 ; free virtual = 16467
 INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
 INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7777 ; free virtual = 13652
+report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10421 ; free virtual = 16463
 INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7774 ; free virtual = 13651
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7762 ; free virtual = 13650
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7762 ; free virtual = 13650
+Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10422 ; free virtual = 16466
+Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10410 ; free virtual = 16463
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10410 ; free virtual = 16463
 Writing XDEF routing.
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7762 ; free virtual = 13649
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7761 ; free virtual = 13649
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7761 ; free virtual = 13649
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7761 ; free virtual = 13649
+Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10409 ; free virtual = 16463
+Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10409 ; free virtual = 16463
+Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10408 ; free virtual = 16463
+Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10408 ; free virtual = 16463
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
 Command: phys_opt_design
 Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
@@ -577,9 +573,9 @@ INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc
 
 Starting Initial Update Timing Task
 
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7760 ; free virtual = 13639
-INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.16s |  WALL: 1.22s
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7760 ; free virtual = 13639
+Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10412 ; free virtual = 16457
+INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.53s |  WALL: 0.85s
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10412 ; free virtual = 16457
 
 Starting Physical Synthesis Task
 
@@ -588,7 +584,7 @@ INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximu
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
 Phase 1 Physical Synthesis Initialization | Checksum: 1736dc75d
 
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7756 ; free virtual = 13634
+Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10407 ; free virtual = 16453
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
 
 Phase 2 DSP Register Optimization
@@ -596,7 +592,7 @@ INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in
 INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
 Phase 2 DSP Register Optimization | Checksum: 1736dc75d
 
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7756 ; free virtual = 13634
+Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10407 ; free virtual = 16453
 
 Phase 3 Critical Path Optimization
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
@@ -630,10 +626,10 @@ INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wi
 INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
 INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7754 ; free virtual = 13632
+Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16447
 Phase 3 Critical Path Optimization | Checksum: 1736dc75d
 
-Time (s): cpu = 00:00:50 ; elapsed = 00:00:05 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7754 ; free virtual = 13632
+Time (s): cpu = 00:00:54 ; elapsed = 00:00:05 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16447
 
 Phase 4 Critical Path Optimization
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
@@ -652,11 +648,11 @@ INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wi
 INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
 INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7753 ; free virtual = 13631
+Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
 Phase 4 Critical Path Optimization | Checksum: 1736dc75d
 
-Time (s): cpu = 00:01:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7753 ; free virtual = 13631
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7753 ; free virtual = 13631
+Time (s): cpu = 00:01:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
 INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.056 | TNS=-122.981 |
 
 Summary of Physical Synthesis Optimizations
@@ -667,30 +663,30 @@ Summary of Physical Synthesis Optimizations
 |  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------
 |  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Critical Path  |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           2  |  00:00:06  |
-|  Total          |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           3  |  00:00:06  |
+|  Critical Path  |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           2  |  00:00:05  |
+|  Total          |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           3  |  00:00:05  |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------
 
 
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7753 ; free virtual = 13631
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
 Ending Physical Synthesis Task | Checksum: 19654b753
 
-Time (s): cpu = 00:01:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7753 ; free virtual = 13631
+Time (s): cpu = 00:01:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10402 ; free virtual = 16448
 INFO: [Common 17-83] Releasing license: Implementation
-167 Infos, 0 Warnings, 5 Critical Warnings and 0 Errors encountered.
+167 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
 phys_opt_design completed successfully
-phys_opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7752 ; free virtual = 13631
+phys_opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10402 ; free virtual = 16448
 INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7752 ; free virtual = 13632
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7742 ; free virtual = 13632
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7742 ; free virtual = 13632
+Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16448
+Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
 Writing XDEF routing.
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7742 ; free virtual = 13632
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7742 ; free virtual = 13632
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7741 ; free virtual = 13632
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7741 ; free virtual = 13632
+Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
+Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
+Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10388 ; free virtual = 16447
+Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10388 ; free virtual = 16447
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
 Command: route_design
 Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
@@ -709,25 +705,25 @@ Checksum: PlaceDB: 2977a166 ConstDB: 0 ShapeSum: 64b334a8 RouteDB: 287b7a50
 Post Restoration Checksum: NetGraph: bf0e8092 | NumContArr: e83c463b | Constraints: c2a8fa9d | Timing: c2a8fa9d
 Phase 1 Build RT Design | Checksum: 32c9cbc07
 
-Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3702.332 ; gain = 152.004 ; free physical = 7425 ; free virtual = 13307
+Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16113
 
 Phase 2 Router Initialization
 
 Phase 2.1 Fix Topology Constraints
 Phase 2.1 Fix Topology Constraints | Checksum: 32c9cbc07
 
-Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3702.332 ; gain = 152.004 ; free physical = 7425 ; free virtual = 13307
+Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16114
 
 Phase 2.2 Pre Route Cleanup
 Phase 2.2 Pre Route Cleanup | Checksum: 32c9cbc07
 
-Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3702.332 ; gain = 152.004 ; free physical = 7425 ; free virtual = 13307
+Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16114
  Number of Nodes with overlaps = 0
 
 Phase 2.3 Update Timing
 Phase 2.3 Update Timing | Checksum: 22812aad4
 
-Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3858.566 ; gain = 308.238 ; free physical = 7264 ; free virtual = 13146
+Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9906 ; free virtual = 15955
 INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-123.382| WHS=-0.594 | THS=-579.945|
 
 
@@ -736,12 +732,12 @@ Phase 2.4 Update Timing for Bus Skew
 Phase 2.4.1 Update Timing
 Phase 2.4.1 Update Timing | Checksum: 23a013ec2
 
-Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3858.566 ; gain = 308.238 ; free physical = 7264 ; free virtual = 13146
+Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9907 ; free virtual = 15955
 INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-149.412| WHS=-1.220 | THS=-123.999|
 
 Phase 2.4 Update Timing for Bus Skew | Checksum: 1f82a1e1c
 
-Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3858.566 ; gain = 308.238 ; free physical = 7413 ; free virtual = 13295
+Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9907 ; free virtual = 15955
 
 Router Utilization Summary
   Global Vertical Routing Utilization    = 0.00537703 %
@@ -757,22 +753,22 @@ Router Utilization Summary
 
 Phase 2 Router Initialization | Checksum: 24328f109
 
-Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3867.816 ; gain = 317.488 ; free physical = 7254 ; free virtual = 13136
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3870.543 ; gain = 329.492 ; free physical = 9897 ; free virtual = 15946
 
 Phase 3 Global Routing
 Phase 3 Global Routing | Checksum: 24328f109
 
-Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3867.816 ; gain = 317.488 ; free physical = 7254 ; free virtual = 13136
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3870.543 ; gain = 329.492 ; free physical = 9897 ; free virtual = 15946
 
 Phase 4 Initial Routing
 
 Phase 4.1 Initial Net Routing Pass
 Phase 4.1 Initial Net Routing Pass | Checksum: 243d3b4be
 
-Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4273.816 ; gain = 723.488 ; free physical = 6849 ; free virtual = 12731
+Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4273.543 ; gain = 732.492 ; free physical = 9502 ; free virtual = 15551
 Phase 4 Initial Routing | Checksum: 243d3b4be
 
-Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4273.816 ; gain = 723.488 ; free physical = 6849 ; free virtual = 12730
+Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4273.543 ; gain = 732.492 ; free physical = 9502 ; free virtual = 15551
 INFO: [Route 35-580] Design has 104 pins with tight setup and hold constraints.
 
 The top 5 pins with tight setup and hold constraints:
@@ -781,8 +777,8 @@ The top 5 pins with tight setup and hold constraints:
 | Launch Setup Clock                                                              | Launch Hold Clock                                                               | Pin                                                               |
 +=================================================================================+=================================================================================+===================================================================+
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D |
+| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D  |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D |
 +---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------+
@@ -804,7 +800,7 @@ INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.798| WH
 
 Phase 5.1 Global Iteration 0 | Checksum: 25d123a6d
 
-Time (s): cpu = 00:03:37 ; elapsed = 00:01:12 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 
 Phase 5.2 Global Iteration 1
  Number of Nodes with overlaps = 0
@@ -812,10 +808,10 @@ INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WH
 
 Phase 5.2 Global Iteration 1 | Checksum: 36452752a
 
-Time (s): cpu = 00:03:38 ; elapsed = 00:01:12 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 Phase 5 Rip-up And Reroute | Checksum: 36452752a
 
-Time (s): cpu = 00:03:38 ; elapsed = 00:01:12 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 
 Phase 6 Delay and Skew Optimization
 
@@ -824,21 +820,21 @@ Phase 6.1 Delay CleanUp
 Phase 6.1.1 Update Timing
 Phase 6.1.1 Update Timing | Checksum: 34fc49cde
 
-Time (s): cpu = 00:03:39 ; elapsed = 00:01:13 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:13 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WHS=N/A    | THS=N/A    |
 
  Number of Nodes with overlaps = 0
 Phase 6.1 Delay CleanUp | Checksum: 2904b09d7
 
-Time (s): cpu = 00:03:42 ; elapsed = 00:01:13 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 
 Phase 6.2 Clock Skew Optimization
 Phase 6.2 Clock Skew Optimization | Checksum: 2904b09d7
 
-Time (s): cpu = 00:03:42 ; elapsed = 00:01:13 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 Phase 6 Delay and Skew Optimization | Checksum: 2904b09d7
 
-Time (s): cpu = 00:03:42 ; elapsed = 00:01:13 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 
 Phase 7 Post Hold Fix
 
@@ -847,12 +843,12 @@ INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.117 | TNS=-215.134| WH
 
 Phase 7.1 Hold Fix Iter | Checksum: 249be8334
 
-Time (s): cpu = 00:04:48 ; elapsed = 00:01:25 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6206 ; free virtual = 12088
+Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
 
 Phase 7.2 Non Free Resource Hold Fix Iter
 Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2c3002187
 
-Time (s): cpu = 00:04:48 ; elapsed = 00:01:25 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6206 ; free virtual = 12088
+Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
 WARNING: [Route 35-468] The router encountered 92 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
 	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
 	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
@@ -868,7 +864,7 @@ WARNING: [Route 35-468] The router encountered 92 pins that are both setup-criti
 
 Phase 7 Post Hold Fix | Checksum: 2c3002187
 
-Time (s): cpu = 00:04:48 ; elapsed = 00:01:25 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6206 ; free virtual = 12088
+Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
 
 Phase 8 Route finalize
 
@@ -915,54 +911,54 @@ Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
 
 Phase 8 Route finalize | Checksum: 2c3002187
 
-Time (s): cpu = 00:04:48 ; elapsed = 00:01:25 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6206 ; free virtual = 12088
+Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
 
 Phase 9 Verifying routed nets
 
  Verification completed successfully
 Phase 9 Verifying routed nets | Checksum: 2c3002187
 
-Time (s): cpu = 00:04:48 ; elapsed = 00:01:25 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6206 ; free virtual = 12088
+Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
 
 Phase 10 Depositing Routes
 Phase 10 Depositing Routes | Checksum: 2fbf7758e
 
-Time (s): cpu = 00:04:49 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6208 ; free virtual = 12089
+Time (s): cpu = 00:04:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
 
 Phase 11 Post Process Routing
 Phase 11 Post Process Routing | Checksum: 2fbf7758e
 
-Time (s): cpu = 00:04:49 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6203 ; free virtual = 12085
+Time (s): cpu = 00:04:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
 
 Phase 12 Post Router Timing
 
 Phase 12.1 Update Timing
 Phase 12.1 Update Timing | Checksum: 2fbf7758e
 
-Time (s): cpu = 00:04:50 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6207 ; free virtual = 12088
+Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
 INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.117 | TNS=-295.439| WHS=0.056  | THS=0.000  |
 
 WARNING: [Route 35-328] Router estimated timing not met.
 Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
 Phase 12 Post Router Timing | Checksum: 2fbf7758e
 
-Time (s): cpu = 00:04:50 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6207 ; free virtual = 12088
-Total Elapsed time in route_design: 86.12 secs
+Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
+Total Elapsed time in route_design: 71.25 secs
 
 Phase 13 Post-Route Event Processing
 Phase 13 Post-Route Event Processing | Checksum: 1480e0618
 
-Time (s): cpu = 00:04:50 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6207 ; free virtual = 12088
+Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8883 ; free virtual = 14932
 INFO: [Route 35-16] Router Completed Successfully
 Ending Routing Task | Checksum: 1480e0618
 
-Time (s): cpu = 00:04:50 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6207 ; free virtual = 12088
+Time (s): cpu = 00:04:15 ; elapsed = 00:01:12 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8883 ; free virtual = 14932
 
 Routing Is Done.
 INFO: [Common 17-83] Releasing license: Implementation
-184 Infos, 2 Warnings, 5 Critical Warnings and 0 Errors encountered.
+184 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
 route_design completed successfully
-route_design: Time (s): cpu = 00:04:53 ; elapsed = 00:01:27 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6207 ; free virtual = 12088
+route_design: Time (s): cpu = 00:04:18 ; elapsed = 00:01:13 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8886 ; free virtual = 14935
 INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
 Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
 INFO: [IP_Flow 19-1839] IP Catalog is up to date.
@@ -1000,20 +996,18 @@ Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summa
 Running Vector-less Activity Propagation...
 
 Finished Running Vector-less Activity Propagation
-208 Infos, 4 Warnings, 7 Critical Warnings and 0 Errors encountered.
+208 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
 report_power completed successfully
 INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
 WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
 WARNING: [Device 21-2174] Failed to initialize Virtual grid.
-generate_parallel_reports: Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 5154.953 ; gain = 280.137 ; free physical = 6182 ; free virtual = 12075
+generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 5147.676 ; gain = 272.133 ; free physical = 8873 ; free virtual = 14932
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci. Commit to Git to resolve this warning.
-CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-526FD3F-dirty
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
 INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
 CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
@@ -1022,162 +1016,7 @@ INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci. Commit to Git to resolve this warning.
-CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-526FD3F-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty...
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
 INFO: [Hog:Msg-0] Evaluating differences with last commit...
-WARNING: [Hog:Msg-0] Found non committed changes:
- .../ip/2024.1.2/3/7/37158d9ed405d4a7/stats.txt     |    4 +-
- .../KC705_testing.cache/wt/project.wpc             |    4 +-
- .../KC705_testing.cache/wt/synthesis.wdf           |    8 +-
- .../KC705_testing.cache/wt/webtalk_pa.xml          |    4 +-
- .../ipstatic/mmcm_pll_drp_func_7s_mmcm.vh          |  680 --
- .../ipstatic/mmcm_pll_drp_func_7s_pll.vh           |  542 --
- .../ipstatic/mmcm_pll_drp_func_us_mmcm.vh          |  680 --
- .../ipstatic/mmcm_pll_drp_func_us_pll.vh           |  555 --
- .../ipstatic/mmcm_pll_drp_func_us_plus_mmcm.vh     |  886 --
- .../ipstatic/mmcm_pll_drp_func_us_plus_pll.vh      |  561 --
- .../KC705_testing.runs/impl_1/.vivado.begin.rst    |   15 +-
- .../impl_1/vivado_96103.backup.jou                 |   24 -
- .../synth_1/.Xil/KC705_top_propImpl.xdc            |   16 +-
- .../KC705_testing.runs/synth_1/.vivado.begin.rst   |    2 +-
- .../KC705_testing.runs/synth_1/KC705_top.dcp       |  Bin 11668 -> 21977 bytes
- .../KC705_testing.runs/synth_1/KC705_top.tcl       |   44 +-
- .../KC705_testing.runs/synth_1/KC705_top.vds       |  453 +-
- .../synth_1/KC705_top_utilization_synth.pb         |  Bin 291 -> 291 bytes
- .../synth_1/KC705_top_utilization_synth.rpt        |   25 +-
- .../KC705_testing.runs/synth_1/dont_touch.xdc      |    9 -
- .../KC705_testing.runs/synth_1/gen_run.xml         |   18 +-
- .../KC705_testing.runs/synth_1/project.wdf         |   33 -
- .../KC705_testing.runs/synth_1/runme.log           |  447 +-
- .../KC705_testing.runs/synth_1/vivado.jou          |    8 +-
- .../KC705_testing.runs/synth_1/vivado.pb           |  Bin 42526 -> 52998 bytes
- .../KC705_testing/KC705_testing.runs/versions.txt  |   16 +-
- .../vio_mmcm_synth_1/.Vivado_Synthesis.queue.rst   |    0
- .../vio_mmcm_synth_1/.Xil/vio_mmcm_propImpl.xdc    |    5 -
- .../vio_mmcm_synth_1/.vivado.begin.rst             |    5 -
- .../vio_mmcm_synth_1/.vivado.end.rst               |    0
- .../KC705_testing.runs/vio_mmcm_synth_1/ISEWrap.js |  270 -
- .../KC705_testing.runs/vio_mmcm_synth_1/ISEWrap.sh |   85 -
- .../vio_mmcm_synth_1/__synthesis_is_complete__     |    0
- .../vio_mmcm_synth_1/gen_run.xml                   |  120 -
- .../KC705_testing.runs/vio_mmcm_synth_1/htr.txt    |   10 -
- .../KC705_testing.runs/vio_mmcm_synth_1/rundef.js  |   41 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.bat  |   11 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.log  |  383 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.sh   |   40 -
- .../vio_mmcm_synth_1/vio_mmcm.dcp                  |  Bin 97208 -> 0 bytes
- .../vio_mmcm_synth_1/vio_mmcm.tcl                  |  219 -
- .../vio_mmcm_synth_1/vio_mmcm.vds                  |  393 -
- .../vio_mmcm_synth_1/vio_mmcm_sim_netlist.v        | 5725 -----------
- .../vio_mmcm_synth_1/vio_mmcm_sim_netlist.vhdl     | 9919 --------------------
- .../vio_mmcm_synth_1/vio_mmcm_stub.v               |   24 -
- .../vio_mmcm_synth_1/vio_mmcm_stub.vhdl            |   33 -
- .../vio_mmcm_synth_1/vio_mmcm_utilization_synth.pb |  Bin 291 -> 0 bytes
- .../vio_mmcm_utilization_synth.rpt                 |  182 -
- .../KC705_testing.runs/vio_mmcm_synth_1/vivado.jou |   24 -
- .../KC705_testing.runs/vio_mmcm_synth_1/vivado.pb  |  Bin 42360 -> 0 bytes
- .../utils_1/imports/synth_1/KC705_top.dcp          |  Bin 11693 -> 21967 bytes
- Projects/KC705_testing/KC705_testing.xpr           |  447 +-
- Top/KC705_testing/list/xil_defaultlib.src          |    9 +-
- sources/constraints/KC705_clocking.xdc             |    3 +-
- sources/constraints/KC705_physical.xdc             |   17 +-
- sources/hdl/KC705_top.vhd                          |  405 +-
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xci       | 1207 ---
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xdc       |  107 -
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xml       | 5611 -----------
- .../trans_data_wiz_rx_startup_fsm.vhd              |  792 --
- .../example_design/trans_data_wiz_sync_block.vhd   |  194 -
- .../trans_data_wiz_tx_startup_fsm.vhd              |  611 --
- sources/ip/Trans_Data_wiz/Trans_Data_wiz_ooc.xdc   |   84 -
- .../Trans_Data_wiz/doc/gtwizard_v3_6_changelog.txt |  347 -
- sources/ip/Trans_Data_wiz/tcl/v7ht.tcl             |  Bin 103433 -> 0 bytes
- sources/ip/Trans_Data_wiz/trans_data_wiz.vhd       |  663 --
- sources/ip/Trans_Data_wiz/trans_data_wiz.vho       |  397 -
- sources/ip/Trans_Data_wiz/trans_data_wiz_gt.vhd    |  817 --
- sources/ip/Trans_Data_wiz/trans_data_wiz_init.vhd  | 1108 ---
- .../ip/Trans_Data_wiz/trans_data_wiz_multi_gt.vhd  |  630 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_7s_mmcm.vh  |  680 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_7s_pll.vh   |  542 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_us_mmcm.vh  |  680 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_us_pll.vh   |  555 --
- .../mmcm_pll_drp_func_us_plus_mmcm.vh              |  886 --
- .../mmcm_pll_drp_func_us_plus_pll.vh               |  561 --
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.dcp   |  Bin 13414 -> 0 bytes
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.v     |   95 -
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci   |  709 --
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc   |   57 -
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xml   | 5035 ----------
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc |    2 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_clk_wiz.v |  219 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_ooc.xdc   |   55 -
- .../mmcm_sys_clk_wiz_sim_netlist.v                 |  280 -
- .../mmcm_sys_clk_wiz_sim_netlist.vhdl              |  207 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_stub.v    |   29 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_stub.vhdl |   34 -
- 88 files changed, 1398 insertions(+), 45200 deletions(-)
-INFO: [Hog:Msg-0] All done.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6181 ; free virtual = 12074
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6169 ; free virtual = 12073
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6169 ; free virtual = 12073
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6167 ; free virtual = 12072
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6167 ; free virtual = 12072
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6166 ; free virtual = 12072
-Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6166 ; free virtual = 12072
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done.
-Command: write_bitstream -force KC705_top.bit
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command write_bitstream
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0], vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]... and (the first 15 of 23 listed).
-INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
-INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
-INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
-Loading data files...
-Loading site data...
-Loading route data...
-Processing options...
-Creating bitmap...
-Creating bitstream...
-Writing bitstream ./KC705_top.bit...
-INFO: [Vivado 12-1842] Bitgen Completed Successfully.
-INFO: [Common 17-83] Releasing license: Implementation
-233 Infos, 12 Warnings, 17 Critical Warnings and 0 Errors encountered.
-write_bitstream completed successfully
-write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6164 ; free virtual = 12071
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci. Commit to Git to resolve this warning.
-CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Hog describe set to: v0.0.2-526FD3F-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty...
-INFO: [Hog:Msg-0] Copying main binary file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty/KC705_testing-v0.0.2-526FD3F-dirty.bit...
-INFO: [Hog:Msg-0] Copying /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx file into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty/KC705_testing-v0.0.2-526FD3F-dirty.ltx...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:46:52 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_2312.backup.vdi b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_2312.backup.vdi
deleted file mode 100644
index 9f645d1..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_2312.backup.vdi
+++ /dev/null
@@ -1,1126 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 15:59:51 2024
-# Process ID: 2312
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.400 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :18878 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.531 ; gain = 0.023 ; free physical = 11924 ; free virtual = 17615
-Command: link_design -top KC705_top -part xc7k325tffg900-2
-Design is defaulting to srcset: sources_1
-Design is defaulting to constrset: constrs_1
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.dcp' for cell 'ila_data_inout'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.dcp' for cell 'trans_wiz_TxRx'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.dcp' for cell 'vio_DRP_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.dcp' for cell 'vio_TRANS_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.dcp' for cell 'vio_misc_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.dcp' for cell 'vio_qppl_lck_pd'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.dcp' for cell 'vio_rx_settings'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.dcp' for cell 'vio_tx_settings'
-Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1883.359 ; gain = 0.000 ; free physical = 11436 ; free virtual = 17128
-INFO: [Netlist 29-17] Analyzing 486 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-INFO: [Chipscope 16-324] Core: ila_data_inout UUID: 8e512b21-1398-5db3-82b3-e3ce68303656 
-INFO: [Chipscope 16-324] Core: vio_DRP_settings UUID: 253c3ebd-118b-5bb9-8f97-0dde366d7581 
-INFO: [Chipscope 16-324] Core: vio_TRANS_settings UUID: 1f26aa8a-764d-51d9-9934-ce1d7d7dabc2 
-INFO: [Chipscope 16-324] Core: vio_misc_settings UUID: ec4844a2-195e-5fd1-85f2-fd9d1623efa1 
-INFO: [Chipscope 16-324] Core: vio_qppl_lck_pd UUID: d6cace0c-2e8c-53fd-b163-4558ecf232d0 
-INFO: [Chipscope 16-324] Core: vio_rx_settings UUID: 76b6765a-e878-55b8-a2fc-4c9d834572e2 
-INFO: [Chipscope 16-324] Core: vio_tx_settings UUID: 1b7e8e0c-f80d-5f00-99b1-def7283f4c9b 
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xdc] for cell 'trans_wiz_TxRx/U0'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xdc] for cell 'trans_wiz_TxRx/U0'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xdc] for cell 'vio_DRP_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xdc] for cell 'vio_DRP_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xdc] for cell 'vio_qppl_lck_pd'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xdc] for cell 'vio_qppl_lck_pd'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xdc] for cell 'vio_TRANS_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xdc] for cell 'vio_TRANS_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.xdc] for cell 'vio_rx_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.xdc] for cell 'vio_rx_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xdc] for cell 'vio_misc_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xdc] for cell 'vio_misc_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xdc] for cell 'vio_tx_settings'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xdc] for cell 'vio_tx_settings'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_data_inout/U0'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_data_inout/U0'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the negative port (N-side) 'data_in_diff[0]' of a differential pair cannot be placed on a positive package pin 'K6' (IOBM). [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:8]
-CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the positive port (P-side) 'data_in_diff[1]' of a differential pair cannot be placed on a negative package pin 'K5' (IOBS). [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:9]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:14]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:15]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:16]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:17]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:18]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:19]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2115.855 ; gain = 0.000 ; free physical = 11314 ; free virtual = 17008
-INFO: [Project 1-111] Unisim Transformation Summary:
-  A total of 252 instances were transformed.
-  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances
-  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
-
-24 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
-link_design completed successfully
-link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2115.855 ; gain = 676.301 ; free physical = 11314 ; free virtual = 17008
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done
-Command: opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Parsing TCL File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl] from IP /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci
-Sourcing Tcl File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl]
-
-****************************************************************************************
-*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
-*           Your current part is xc7k325t.                                            *
-****************************************************************************************
-
-Finished Sourcing Tcl File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl]
-Running DRC as a precondition to command opt_design
-
-Starting DRC Task
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Project 1-461] DRC finished with 0 Errors
-INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
-
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2317.594 ; gain = 190.766 ; free physical = 11284 ; free virtual = 16978
-
-Starting Cache Timing Information Task
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Ending Cache Timing Information Task | Checksum: 1b9e35dea
-
-Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.586 ; gain = 508.992 ; free physical = 10793 ; free virtual = 16504
-
-Starting Logic Optimization Task
-
-Phase 1 Initialization
-
-Phase 1.1 Core Generation And Design Setup
-
-Phase 1.1.1 Generate And Synthesize Debug Cores
-INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
-INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
-Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.023 ; gain = 0.000 ; free physical = 10393 ; free virtual = 16135
-Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3239.055 ; gain = 0.000 ; free physical = 10392 ; free virtual = 16133
-Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1d80ad41f
-
-Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 3239.055 ; gain = 87.844 ; free physical = 10392 ; free virtual = 16133
-Phase 1.1 Core Generation And Design Setup | Checksum: 1d80ad41f
-
-Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 3239.055 ; gain = 87.844 ; free physical = 10392 ; free virtual = 16133
-
-Phase 1.2 Setup Constraints And Sort Netlist
-Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d80ad41f
-
-Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 3239.055 ; gain = 87.844 ; free physical = 10392 ; free virtual = 16133
-Phase 1 Initialization | Checksum: 1d80ad41f
-
-Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 3239.055 ; gain = 87.844 ; free physical = 10392 ; free virtual = 16133
-
-Phase 2 Timer Update And Timing Data Collection
-
-Phase 2.1 Timer Update
-Phase 2.1 Timer Update | Checksum: 1d80ad41f
-
-Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 3239.055 ; gain = 87.844 ; free physical = 10392 ; free virtual = 16133
-
-Phase 2.2 Timing Data Collection
-Phase 2.2 Timing Data Collection | Checksum: 1d80ad41f
-
-Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 3239.055 ; gain = 87.844 ; free physical = 10390 ; free virtual = 16131
-Phase 2 Timer Update And Timing Data Collection | Checksum: 1d80ad41f
-
-Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 3239.055 ; gain = 87.844 ; free physical = 10390 ; free virtual = 16131
-
-Phase 3 Retarget
-INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
-INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
-INFO: [Opt 31-49] Retargeted 0 cell(s).
-Phase 3 Retarget | Checksum: 185aa06da
-
-Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 3239.055 ; gain = 87.844 ; free physical = 10390 ; free virtual = 16131
-Retarget | Checksum: 185aa06da
-INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 16 cells
-INFO: [Opt 31-1021] In phase Retarget, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 4 Constant propagation
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Phase 4 Constant propagation | Checksum: 135bff16f
-
-Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 3239.055 ; gain = 87.844 ; free physical = 10390 ; free virtual = 16131
-Constant propagation | Checksum: 135bff16f
-INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
-INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 5 Sweep
-Phase 5 Sweep | Checksum: 1764896e4
-
-Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 3239.055 ; gain = 87.844 ; free physical = 10389 ; free virtual = 16131
-Sweep | Checksum: 1764896e4
-INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 60 cells
-INFO: [Opt 31-1021] In phase Sweep, 3154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 6 BUFG optimization
-INFO: [Opt 31-194] Inserted BUFG clk_sys_BUFG_inst to drive 6496 load(s) on clock net clk_sys_BUFG
-INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
-Phase 6 BUFG optimization | Checksum: e736397e
-
-Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 3271.070 ; gain = 119.859 ; free physical = 10389 ; free virtual = 16131
-BUFG optimization | Checksum: e736397e
-INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
-
-Phase 7 Shift Register Optimization
-INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
-Phase 7 Shift Register Optimization | Checksum: e736397e
-
-Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 3271.070 ; gain = 119.859 ; free physical = 10389 ; free virtual = 16131
-Shift Register Optimization | Checksum: e736397e
-INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
-
-Phase 8 Post Processing Netlist
-Phase 8 Post Processing Netlist | Checksum: 174c4b389
-
-Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 3271.070 ; gain = 119.859 ; free physical = 10389 ; free virtual = 16131
-Post Processing Netlist | Checksum: 174c4b389
-INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
-INFO: [Opt 31-1021] In phase Post Processing Netlist, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 9 Finalization
-
-Phase 9.1 Finalizing Design Cores and Updating Shapes
-Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d4d534d4
-
-Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 3271.070 ; gain = 119.859 ; free physical = 10389 ; free virtual = 16130
-
-Phase 9.2 Verifying Netlist Connectivity
-
-Starting Connectivity Check Task
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3271.070 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16130
-Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d4d534d4
-
-Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 3271.070 ; gain = 119.859 ; free physical = 10389 ; free virtual = 16130
-Phase 9 Finalization | Checksum: 1d4d534d4
-
-Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 3271.070 ; gain = 119.859 ; free physical = 10389 ; free virtual = 16130
-Opt_design Change Summary
-=========================
-
-
--------------------------------------------------------------------------------------------------------------------------
-|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
--------------------------------------------------------------------------------------------------------------------------
-|  Retarget                     |               9  |              16  |                                            111  |
-|  Constant propagation         |               0  |              16  |                                             94  |
-|  Sweep                        |               0  |              60  |                                           3154  |
-|  BUFG optimization            |               1  |               0  |                                              0  |
-|  Shift Register Optimization  |               0  |               0  |                                              0  |
-|  Post Processing Netlist      |               0  |               0  |                                            102  |
--------------------------------------------------------------------------------------------------------------------------
-
-
-Ending Logic Optimization Task | Checksum: 1d4d534d4
-
-Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 3271.070 ; gain = 119.859 ; free physical = 10389 ; free virtual = 16130
-
-Starting Power Optimization Task
-INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
-INFO: [Pwropt 34-9] Applying IDT optimizations ...
-INFO: [Pwropt 34-10] Applying ODC optimizations ...
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Running Vector-less Activity Propagation...
-
-Finished Running Vector-less Activity Propagation
-
-
-Starting PowerOpt Patch Enables Task
-INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
-INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
-Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
-Ending PowerOpt Patch Enables Task | Checksum: 1f321b684
-
-Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3506.938 ; gain = 0.000 ; free physical = 10252 ; free virtual = 15999
-Ending Power Optimization Task | Checksum: 1f321b684
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3506.938 ; gain = 235.867 ; free physical = 10251 ; free virtual = 15999
-
-Starting Final Cleanup Task
-Ending Final Cleanup Task | Checksum: 1f321b684
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3506.938 ; gain = 0.000 ; free physical = 10251 ; free virtual = 15999
-
-Starting Netlist Obfuscation Task
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3506.938 ; gain = 0.000 ; free physical = 10251 ; free virtual = 15999
-Ending Netlist Obfuscation Task | Checksum: 175a26612
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.938 ; gain = 0.000 ; free physical = 10251 ; free virtual = 15999
-INFO: [Common 17-83] Releasing license: Implementation
-60 Infos, 0 Warnings, 9 Critical Warnings and 0 Errors encountered.
-opt_design completed successfully
-opt_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 3506.938 ; gain = 1391.082 ; free physical = 10251 ; free virtual = 15999
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt.
-report_drc completed successfully
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10245 ; free virtual = 15994
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10245 ; free virtual = 15994
-Writing XDEF routing.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10245 ; free virtual = 15994
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10244 ; free virtual = 15993
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10244 ; free virtual = 15993
-Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10243 ; free virtual = 15993
-Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10243 ; free virtual = 15993
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
-INFO: [Chipscope 16-240] Debug cores have already been implemented
-Command: place_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-83] Releasing license: Implementation
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-Running DRC as a precondition to command place_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 20 CPUs
-
-Starting Placer Task
-
-Phase 1 Placer Initialization
-
-Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10228 ; free virtual = 15979
-Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fbfb0bf5
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10228 ; free virtual = 15979
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10228 ; free virtual = 15979
-
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12d8be1e1
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10224 ; free virtual = 15979
-
-Phase 1.3 Build Placer Netlist Model
-Phase 1.3 Build Placer Netlist Model | Checksum: 20db586cf
-
-Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10219 ; free virtual = 15975
-
-Phase 1.4 Constrain Clocks/Macros
-Phase 1.4 Constrain Clocks/Macros | Checksum: 20db586cf
-
-Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10219 ; free virtual = 15976
-Phase 1 Placer Initialization | Checksum: 20db586cf
-
-Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10218 ; free virtual = 15975
-
-Phase 2 Global Placement
-
-Phase 2.1 Floorplanning
-Phase 2.1 Floorplanning | Checksum: 1914bfe6c
-
-Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10205 ; free virtual = 15962
-
-Phase 2.2 Update Timing before SLR Path Opt
-Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ff6c345b
-
-Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10205 ; free virtual = 15962
-
-Phase 2.3 Post-Processing in Floorplanning
-Phase 2.3 Post-Processing in Floorplanning | Checksum: 133437bfe
-
-Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10205 ; free virtual = 15962
-
-Phase 2.4 Global Placement Core
-
-Phase 2.4.1 UpdateTiming Before Physical Synthesis
-Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1793a58eb
-
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10195 ; free virtual = 15953
-
-Phase 2.4.2 Physical Synthesis In Placer
-INFO: [Physopt 32-1035] Found 16 LUTNM shape to break, 266 LUT instances to create LUTNM shape
-INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 11, total 16, new lutff created 0
-INFO: [Physopt 32-1138] End 1 Pass. Optimized 133 nets or LUTs. Breaked 16 LUTs, combined 117 existing LUTs and moved 0 existing LUT
-INFO: [Physopt 32-65] No nets found for high-fanout optimization.
-INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
-INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
-INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
-INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10190 ; free virtual = 15949
-
-Summary of Physical Synthesis Optimizations
-============================================
-
-
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  LUT Combining                                    |           16  |            117  |                   133  |           0  |           1  |  00:00:00  |
-|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Total                                            |           16  |            117  |                   133  |           0  |           9  |  00:00:00  |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-
-Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18cc28280
-
-Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10189 ; free virtual = 15948
-Phase 2.4 Global Placement Core | Checksum: 1f57401f7
-
-Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10191 ; free virtual = 15950
-Phase 2 Global Placement | Checksum: 1f57401f7
-
-Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10191 ; free virtual = 15950
-
-Phase 3 Detail Placement
-
-Phase 3.1 Commit Multi Column Macros
-Phase 3.1 Commit Multi Column Macros | Checksum: 1dc9f3b46
-
-Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10191 ; free virtual = 15950
-
-Phase 3.2 Commit Most Macros & LUTRAMs
-Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ea2442f8
-
-Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10190 ; free virtual = 15950
-
-Phase 3.3 Area Swap Optimization
-Phase 3.3 Area Swap Optimization | Checksum: 18fc16dc7
-
-Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10190 ; free virtual = 15950
-
-Phase 3.4 Pipeline Register Optimization
-Phase 3.4 Pipeline Register Optimization | Checksum: 17073a609
-
-Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10190 ; free virtual = 15950
-
-Phase 3.5 Fast Optimization
-Phase 3.5 Fast Optimization | Checksum: 15575e999
-
-Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10186 ; free virtual = 15946
-
-Phase 3.6 Small Shape Detail Placement
-Phase 3.6 Small Shape Detail Placement | Checksum: 2196cd9da
-
-Time (s): cpu = 00:00:58 ; elapsed = 00:00:17 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10180 ; free virtual = 15939
-
-Phase 3.7 Re-assign LUT pins
-Phase 3.7 Re-assign LUT pins | Checksum: 22da97072
-
-Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10180 ; free virtual = 15939
-
-Phase 3.8 Pipeline Register Optimization
-Phase 3.8 Pipeline Register Optimization | Checksum: 20c29025a
-
-Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10180 ; free virtual = 15939
-
-Phase 3.9 Fast Optimization
-Phase 3.9 Fast Optimization | Checksum: 1fd465c3f
-
-Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10177 ; free virtual = 15937
-Phase 3 Detail Placement | Checksum: 1fd465c3f
-
-Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10177 ; free virtual = 15937
-
-Phase 4 Post Placement Optimization and Clean-Up
-
-Phase 4.1 Post Commit Optimization
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-
-Phase 4.1.1 Post Placement Optimization
-Post Placement Optimization Initialization | Checksum: 249d1c42a
-
-Phase 4.1.1.1 BUFG Insertion
-
-Starting Physical Synthesis Task
-
-Phase 1 Physical Synthesis Initialization
-INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.152 | TNS=-127.390 |
-Phase 1 Physical Synthesis Initialization | Checksum: 25615fe00
-
-Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10163 ; free virtual = 15923
-INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
-Ending Physical Synthesis Task | Checksum: 1cffa5502
-
-Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10163 ; free virtual = 15923
-Phase 4.1.1.1 BUFG Insertion | Checksum: 249d1c42a
-
-Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10163 ; free virtual = 15923
-
-Phase 4.1.1.2 Post Placement Timing Optimization
-INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.072. For the most accurate timing information please run report_timing.
-Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 272d1fb25
-
-Time (s): cpu = 00:01:21 ; elapsed = 00:00:30 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10168 ; free virtual = 15928
-
-Time (s): cpu = 00:01:21 ; elapsed = 00:00:30 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10168 ; free virtual = 15928
-Phase 4.1 Post Commit Optimization | Checksum: 272d1fb25
-
-Time (s): cpu = 00:01:21 ; elapsed = 00:00:30 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10168 ; free virtual = 15928
-
-Phase 4.2 Post Placement Cleanup
-Phase 4.2 Post Placement Cleanup | Checksum: 272d1fb25
-
-Time (s): cpu = 00:01:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10168 ; free virtual = 15928
-
-Phase 4.3 Placer Reporting
-
-Phase 4.3.1 Print Estimated Congestion
-INFO: [Place 30-612] Post-Placement Estimated Congestion 
- ____________________________________________________
-|           | Global Congestion | Short Congestion  |
-| Direction | Region Size       | Region Size       |
-|___________|___________________|___________________|
-|      North|                1x1|                1x1|
-|___________|___________________|___________________|
-|      South|                1x1|                1x1|
-|___________|___________________|___________________|
-|       East|                1x1|                1x1|
-|___________|___________________|___________________|
-|       West|                1x1|                1x1|
-|___________|___________________|___________________|
-
-Phase 4.3.1 Print Estimated Congestion | Checksum: 272d1fb25
-
-Time (s): cpu = 00:01:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10168 ; free virtual = 15928
-Phase 4.3 Placer Reporting | Checksum: 272d1fb25
-
-Time (s): cpu = 00:01:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10168 ; free virtual = 15928
-
-Phase 4.4 Final Placement Cleanup
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10168 ; free virtual = 15928
-
-Time (s): cpu = 00:01:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10168 ; free virtual = 15928
-Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b176a165
-
-Time (s): cpu = 00:01:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10168 ; free virtual = 15928
-Ending Placer Task | Checksum: fc321877
-
-Time (s): cpu = 00:01:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10168 ; free virtual = 15928
-104 Infos, 0 Warnings, 9 Critical Warnings and 0 Errors encountered.
-place_design completed successfully
-place_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10168 ; free virtual = 15928
-INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
-Running report generation with 3 threads.
-INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10164 ; free virtual = 15924
-INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
-INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10161 ; free virtual = 15920
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10166 ; free virtual = 15927
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10153 ; free virtual = 15924
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10153 ; free virtual = 15924
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10152 ; free virtual = 15924
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10152 ; free virtual = 15924
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10151 ; free virtual = 15924
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10151 ; free virtual = 15924
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
-Command: phys_opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-
-Starting Initial Update Timing Task
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10155 ; free virtual = 15918
-INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.71s |  WALL: 1.15s
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10155 ; free virtual = 15918
-
-Starting Physical Synthesis Task
-
-Phase 1 Physical Synthesis Initialization
-INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
-Phase 1 Physical Synthesis Initialization | Checksum: 10d66ba85
-
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10153 ; free virtual = 15917
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
-
-Phase 2 DSP Register Optimization
-INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
-INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Phase 2 DSP Register Optimization | Checksum: 10d66ba85
-
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10153 ; free virtual = 15917
-
-Phase 3 Critical Path Optimization
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-663] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[7].  Re-placed instance vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]
-INFO: [Physopt 32-735] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[7]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.072 |
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.045 |
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.017 |
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.005 |
-INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[36].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]
-INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[36]. Optimization improves timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10151 ; free virtual = 15915
-Phase 3 Critical Path Optimization | Checksum: 10d66ba85
-
-Time (s): cpu = 00:00:50 ; elapsed = 00:00:04 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10151 ; free virtual = 15915
-
-Phase 4 Critical Path Optimization
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10148 ; free virtual = 15912
-Phase 4 Critical Path Optimization | Checksum: 10d66ba85
-
-Time (s): cpu = 00:01:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10148 ; free virtual = 15912
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10148 ; free virtual = 15912
-INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.056 | TNS=-122.981 |
-
-Summary of Physical Synthesis Optimizations
-============================================
-
-
--------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Critical Path  |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           2  |  00:00:06  |
-|  Total          |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           3  |  00:00:06  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10148 ; free virtual = 15912
-Ending Physical Synthesis Task | Checksum: 198b061fc
-
-Time (s): cpu = 00:01:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10148 ; free virtual = 15912
-INFO: [Common 17-83] Releasing license: Implementation
-166 Infos, 0 Warnings, 9 Critical Warnings and 0 Errors encountered.
-phys_opt_design completed successfully
-phys_opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10148 ; free virtual = 15912
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10148 ; free virtual = 15912
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10136 ; free virtual = 15911
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10136 ; free virtual = 15911
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10135 ; free virtual = 15910
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10135 ; free virtual = 15911
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10134 ; free virtual = 15910
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3542.020 ; gain = 0.000 ; free physical = 10134 ; free virtual = 15910
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
-Command: route_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command route_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-
-
-Starting Routing Task
-INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 20 CPUs
-
-Phase 1 Build RT Design
-Checksum: PlaceDB: 91da58e7 ConstDB: 0 ShapeSum: 64b334a8 RouteDB: 287b7a50
-Post Restoration Checksum: NetGraph: bf0e8092 | NumContArr: e83c463b | Constraints: c2a8fa9d | Timing: c2a8fa9d
-Phase 1 Build RT Design | Checksum: 32c9cbc07
-
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 3705.027 ; gain = 163.008 ; free physical = 9833 ; free virtual = 15601
-
-Phase 2 Router Initialization
-
-Phase 2.1 Fix Topology Constraints
-Phase 2.1 Fix Topology Constraints | Checksum: 32c9cbc07
-
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 3705.027 ; gain = 163.008 ; free physical = 9833 ; free virtual = 15602
-
-Phase 2.2 Pre Route Cleanup
-Phase 2.2 Pre Route Cleanup | Checksum: 32c9cbc07
-
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 3705.027 ; gain = 163.008 ; free physical = 9833 ; free virtual = 15602
- Number of Nodes with overlaps = 0
-
-Phase 2.3 Update Timing
-Phase 2.3 Update Timing | Checksum: 22812aad4
-
-Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3861.262 ; gain = 319.242 ; free physical = 9684 ; free virtual = 15454
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-123.382| WHS=-0.594 | THS=-579.945|
-
-
-Phase 2.4 Update Timing for Bus Skew
-
-Phase 2.4.1 Update Timing
-Phase 2.4.1 Update Timing | Checksum: 23a013ec2
-
-Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 3861.262 ; gain = 319.242 ; free physical = 9683 ; free virtual = 15453
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-149.412| WHS=-1.220 | THS=-123.999|
-
-Phase 2.4 Update Timing for Bus Skew | Checksum: 1f82a1e1c
-
-Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 3861.262 ; gain = 319.242 ; free physical = 9681 ; free virtual = 15454
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.00537703 %
-  Global Horizontal Routing Utilization  = 0.000671607 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 9027
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 9027
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Phase 2 Router Initialization | Checksum: 24328f109
-
-Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3870.512 ; gain = 328.492 ; free physical = 9670 ; free virtual = 15444
-
-Phase 3 Global Routing
-Phase 3 Global Routing | Checksum: 24328f109
-
-Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3870.512 ; gain = 328.492 ; free physical = 9670 ; free virtual = 15444
-
-Phase 4 Initial Routing
-
-Phase 4.1 Initial Net Routing Pass
-Phase 4.1 Initial Net Routing Pass | Checksum: 243d3b4be
-
-Time (s): cpu = 00:01:22 ; elapsed = 00:00:33 . Memory (MB): peak = 4281.512 ; gain = 739.492 ; free physical = 9258 ; free virtual = 15032
-Phase 4 Initial Routing | Checksum: 243d3b4be
-
-Time (s): cpu = 00:01:22 ; elapsed = 00:00:33 . Memory (MB): peak = 4281.512 ; gain = 739.492 ; free physical = 9258 ; free virtual = 15032
-INFO: [Route 35-580] Design has 104 pins with tight setup and hold constraints.
-
-The top 5 pins with tight setup and hold constraints:
-
-+=================================================================================+=================================================================================+===================================================================+
-| Launch Setup Clock                                                              | Launch Hold Clock                                                               | Pin                                                               |
-+=================================================================================+=================================================================================+===================================================================+
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D  |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D |
-+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------+
-
-File with complete list of pins: tight_setup_hold_pins.txt
-
-
-Phase 5 Rip-up And Reroute
-
-Phase 5.1 Global Iteration 0
- Number of Nodes with overlaps = 545
- Number of Nodes with overlaps = 20
- Number of Nodes with overlaps = 3
- Number of Nodes with overlaps = 1
- Number of Nodes with overlaps = 2
- Number of Nodes with overlaps = 1
- Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.798| WHS=N/A    | THS=N/A    |
-
-Phase 5.1 Global Iteration 0 | Checksum: 25d123a6d
-
-Time (s): cpu = 00:03:19 ; elapsed = 00:01:09 . Memory (MB): peak = 4327.512 ; gain = 785.492 ; free physical = 9242 ; free virtual = 15017
-
-Phase 5.2 Global Iteration 1
- Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WHS=N/A    | THS=N/A    |
-
-Phase 5.2 Global Iteration 1 | Checksum: 36452752a
-
-Time (s): cpu = 00:03:19 ; elapsed = 00:01:09 . Memory (MB): peak = 4327.512 ; gain = 785.492 ; free physical = 9242 ; free virtual = 15017
-Phase 5 Rip-up And Reroute | Checksum: 36452752a
-
-Time (s): cpu = 00:03:19 ; elapsed = 00:01:09 . Memory (MB): peak = 4327.512 ; gain = 785.492 ; free physical = 9242 ; free virtual = 15017
-
-Phase 6 Delay and Skew Optimization
-
-Phase 6.1 Delay CleanUp
-
-Phase 6.1.1 Update Timing
-Phase 6.1.1 Update Timing | Checksum: 34fc49cde
-
-Time (s): cpu = 00:03:20 ; elapsed = 00:01:10 . Memory (MB): peak = 4327.512 ; gain = 785.492 ; free physical = 9242 ; free virtual = 15017
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WHS=N/A    | THS=N/A    |
-
- Number of Nodes with overlaps = 0
-Phase 6.1 Delay CleanUp | Checksum: 2904b09d7
-
-Time (s): cpu = 00:03:22 ; elapsed = 00:01:10 . Memory (MB): peak = 4327.512 ; gain = 785.492 ; free physical = 9242 ; free virtual = 15017
-
-Phase 6.2 Clock Skew Optimization
-Phase 6.2 Clock Skew Optimization | Checksum: 2904b09d7
-
-Time (s): cpu = 00:03:22 ; elapsed = 00:01:10 . Memory (MB): peak = 4327.512 ; gain = 785.492 ; free physical = 9242 ; free virtual = 15017
-Phase 6 Delay and Skew Optimization | Checksum: 2904b09d7
-
-Time (s): cpu = 00:03:22 ; elapsed = 00:01:10 . Memory (MB): peak = 4327.512 ; gain = 785.492 ; free physical = 9242 ; free virtual = 15017
-
-Phase 7 Post Hold Fix
-
-Phase 7.1 Hold Fix Iter
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.117 | TNS=-215.134| WHS=-0.290 | THS=-21.011|
-
-Phase 7.1 Hold Fix Iter | Checksum: 249be8334
-
-Time (s): cpu = 00:04:23 ; elapsed = 00:01:22 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8693 ; free virtual = 14467
-
-Phase 7.2 Non Free Resource Hold Fix Iter
-Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:24 ; elapsed = 00:01:22 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8693 ; free virtual = 14467
-WARNING: [Route 35-468] The router encountered 92 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
-	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_28/I1
-	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_32/I1
-	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
-	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_31/I1
-	.. and 82 more pins.
-
-Phase 7 Post Hold Fix | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:24 ; elapsed = 00:01:22 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8693 ; free virtual = 14467
-
-Phase 8 Route finalize
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.475094 %
-  Global Horizontal Routing Utilization  = 0.536128 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 0
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 0
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-
---GLOBAL Congestion:
-Utilization threshold used for congestion level computation: 0.85
-Congestion Report
-North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
-South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
-East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
-West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
-
-------------------------------
-Reporting congestion hotspots
-------------------------------
-Direction: North
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: South
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: East
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: West
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-
-Phase 8 Route finalize | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:24 ; elapsed = 00:01:22 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8693 ; free virtual = 14467
-
-Phase 9 Verifying routed nets
-
- Verification completed successfully
-Phase 9 Verifying routed nets | Checksum: 2c3002187
-
-Time (s): cpu = 00:04:24 ; elapsed = 00:01:22 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8692 ; free virtual = 14467
-
-Phase 10 Depositing Routes
-Phase 10 Depositing Routes | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:25 ; elapsed = 00:01:23 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8694 ; free virtual = 14469
-
-Phase 11 Post Process Routing
-Phase 11 Post Process Routing | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:25 ; elapsed = 00:01:23 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8694 ; free virtual = 14469
-
-Phase 12 Post Router Timing
-
-Phase 12.1 Update Timing
-Phase 12.1 Update Timing | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:26 ; elapsed = 00:01:23 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8694 ; free virtual = 14468
-INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.117 | TNS=-295.439| WHS=0.056  | THS=0.000  |
-
-WARNING: [Route 35-328] Router estimated timing not met.
-Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
-Phase 12 Post Router Timing | Checksum: 2fbf7758e
-
-Time (s): cpu = 00:04:26 ; elapsed = 00:01:23 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8694 ; free virtual = 14468
-Total Elapsed time in route_design: 83.06 secs
-
-Phase 13 Post-Route Event Processing
-Phase 13 Post-Route Event Processing | Checksum: 1936bfb0f
-
-Time (s): cpu = 00:04:26 ; elapsed = 00:01:23 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8695 ; free virtual = 14469
-INFO: [Route 35-16] Router Completed Successfully
-Ending Routing Task | Checksum: 1936bfb0f
-
-Time (s): cpu = 00:04:26 ; elapsed = 00:01:23 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8695 ; free virtual = 14469
-
-Routing Is Done.
-INFO: [Common 17-83] Releasing license: Implementation
-183 Infos, 2 Warnings, 9 Critical Warnings and 0 Errors encountered.
-route_design completed successfully
-route_design: Time (s): cpu = 00:04:28 ; elapsed = 00:01:24 . Memory (MB): peak = 4877.512 ; gain = 1335.492 ; free physical = 8694 ; free virtual = 14469
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt.
-report_drc completed successfully
-INFO: [Vivado 12-24828] Executing command : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-Command: report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [DRC 23-133] Running Methodology with 20 threads
-INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt.
-report_methodology completed successfully
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation 
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation 
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status, report_utilization" in parallel.
-Running report generation with 4 threads.
-INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file KC705_top_incremental_reuse_routed.rpt
-INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
-INFO: [Vivado 12-24828] Executing command : report_route_status -file KC705_top_route_status.rpt -pb KC705_top_route_status.pb
-INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-INFO: [Vivado 12-24828] Executing command : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
-INFO: [Vivado 12-24828] Executing command : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Running Vector-less Activity Propagation...
-
-Finished Running Vector-less Activity Propagation
-207 Infos, 4 Warnings, 11 Critical Warnings and 0 Errors encountered.
-report_power completed successfully
-INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
-WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
-WARNING: [Device 21-2174] Failed to initialize Virtual grid.
-generate_parallel_reports: Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 5157.648 ; gain = 280.137 ; free physical = 8686 ; free virtual = 14471
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../../sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-526FD3F-dirty
-INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
-CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
-CRITICAL WARNING: [Hog:Msg-0] List files and project properties not clean, git commit hash be set to 0.
-INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../../sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-526FD3F-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty...
-INFO: [Hog:Msg-0] Evaluating differences with last commit...
-WARNING: [Hog:Msg-0] Found non committed changes:
- .../ip/2024.1.2/3/7/37158d9ed405d4a7/stats.txt     |    4 +-
- .../KC705_testing.cache/wt/project.wpc             |    4 +-
- .../KC705_testing.cache/wt/synthesis.wdf           |    8 +-
- .../KC705_testing.cache/wt/webtalk_pa.xml          |    4 +-
- .../ipstatic/mmcm_pll_drp_func_7s_mmcm.vh          |  680 --
- .../ipstatic/mmcm_pll_drp_func_7s_pll.vh           |  542 --
- .../ipstatic/mmcm_pll_drp_func_us_mmcm.vh          |  680 --
- .../ipstatic/mmcm_pll_drp_func_us_pll.vh           |  555 --
- .../ipstatic/mmcm_pll_drp_func_us_plus_mmcm.vh     |  886 --
- .../ipstatic/mmcm_pll_drp_func_us_plus_pll.vh      |  561 --
- .../KC705_testing.runs/impl_1/.vivado.begin.rst    |   27 +-
- .../KC705_testing.runs/impl_1/.vivado.end.rst      |    0
- .../impl_1/vivado_96103.backup.jou                 |   24 -
- .../synth_1/.Xil/KC705_top_propImpl.xdc            |   16 +-
- .../KC705_testing.runs/synth_1/.vivado.begin.rst   |    2 +-
- .../KC705_testing.runs/synth_1/KC705_top.dcp       |  Bin 11668 -> 21948 bytes
- .../KC705_testing.runs/synth_1/KC705_top.tcl       |   44 +-
- .../KC705_testing.runs/synth_1/KC705_top.vds       |  427 +-
- .../synth_1/KC705_top_utilization_synth.pb         |  Bin 291 -> 291 bytes
- .../synth_1/KC705_top_utilization_synth.rpt        |   25 +-
- .../KC705_testing.runs/synth_1/dont_touch.xdc      |    9 -
- .../KC705_testing.runs/synth_1/gen_run.xml         |   18 +-
- .../KC705_testing.runs/synth_1/project.wdf         |   33 -
- .../KC705_testing.runs/synth_1/runme.log           |  421 +-
- .../KC705_testing.runs/synth_1/vivado.jou          |    8 +-
- .../KC705_testing.runs/synth_1/vivado.pb           |  Bin 42526 -> 50245 bytes
- .../KC705_testing/KC705_testing.runs/versions.txt  |    8 +-
- .../vio_mmcm_synth_1/.Vivado_Synthesis.queue.rst   |    0
- .../vio_mmcm_synth_1/.Xil/vio_mmcm_propImpl.xdc    |    5 -
- .../vio_mmcm_synth_1/.vivado.begin.rst             |    5 -
- .../vio_mmcm_synth_1/.vivado.end.rst               |    0
- .../KC705_testing.runs/vio_mmcm_synth_1/ISEWrap.js |  270 -
- .../KC705_testing.runs/vio_mmcm_synth_1/ISEWrap.sh |   85 -
- .../vio_mmcm_synth_1/__synthesis_is_complete__     |    0
- .../vio_mmcm_synth_1/gen_run.xml                   |  120 -
- .../KC705_testing.runs/vio_mmcm_synth_1/htr.txt    |   10 -
- .../KC705_testing.runs/vio_mmcm_synth_1/rundef.js  |   41 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.bat  |   11 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.log  |  383 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.sh   |   40 -
- .../vio_mmcm_synth_1/vio_mmcm.dcp                  |  Bin 97208 -> 0 bytes
- .../vio_mmcm_synth_1/vio_mmcm.tcl                  |  219 -
- .../vio_mmcm_synth_1/vio_mmcm.vds                  |  393 -
- .../vio_mmcm_synth_1/vio_mmcm_sim_netlist.v        | 5725 -----------
- .../vio_mmcm_synth_1/vio_mmcm_sim_netlist.vhdl     | 9919 --------------------
- .../vio_mmcm_synth_1/vio_mmcm_stub.v               |   24 -
- .../vio_mmcm_synth_1/vio_mmcm_stub.vhdl            |   33 -
- .../vio_mmcm_synth_1/vio_mmcm_utilization_synth.pb |  Bin 291 -> 0 bytes
- .../vio_mmcm_utilization_synth.rpt                 |  182 -
- .../KC705_testing.runs/vio_mmcm_synth_1/vivado.jou |   24 -
- .../KC705_testing.runs/vio_mmcm_synth_1/vivado.pb  |  Bin 42360 -> 0 bytes
- .../utils_1/imports/synth_1/KC705_top.dcp          |  Bin 11693 -> 22533 bytes
- Projects/KC705_testing/KC705_testing.xpr           |  445 +-
- sources/constraints/KC705_clocking.xdc             |    2 +-
- sources/constraints/KC705_physical.xdc             |   23 +-
- sources/hdl/KC705_top.vhd                          |  405 +-
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xci       | 1207 ---
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xdc       |  107 -
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xml       | 5611 -----------
- .../trans_data_wiz_rx_startup_fsm.vhd              |  792 --
- .../example_design/trans_data_wiz_sync_block.vhd   |  194 -
- .../trans_data_wiz_tx_startup_fsm.vhd              |  611 --
- sources/ip/Trans_Data_wiz/Trans_Data_wiz_ooc.xdc   |   84 -
- .../Trans_Data_wiz/doc/gtwizard_v3_6_changelog.txt |  347 -
- sources/ip/Trans_Data_wiz/tcl/v7ht.tcl             |  Bin 103433 -> 0 bytes
- sources/ip/Trans_Data_wiz/trans_data_wiz.vhd       |  663 --
- sources/ip/Trans_Data_wiz/trans_data_wiz.vho       |  397 -
- sources/ip/Trans_Data_wiz/trans_data_wiz_gt.vhd    |  817 --
- sources/ip/Trans_Data_wiz/trans_data_wiz_init.vhd  | 1108 ---
- .../ip/Trans_Data_wiz/trans_data_wiz_multi_gt.vhd  |  630 --
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.dcp   |  Bin 13414 -> 13258 bytes
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.v     |   10 +-
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci   |  106 +-
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xml   |  506 +-
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_clk_wiz.v |   38 +-
- .../mmcm_sys_clk_wiz_sim_netlist.v                 |   54 +-
- .../mmcm_sys_clk_wiz_sim_netlist.vhdl              |   50 +-
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_stub.v    |   13 +-
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_stub.vhdl |   10 +-
- 79 files changed, 1670 insertions(+), 35035 deletions(-)
-INFO: [Hog:Msg-0] All done.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5157.648 ; gain = 0.000 ; free physical = 8672 ; free virtual = 14465
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 5157.648 ; gain = 0.000 ; free physical = 8661 ; free virtual = 14464
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5157.648 ; gain = 0.000 ; free physical = 8661 ; free virtual = 14464
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5157.648 ; gain = 0.000 ; free physical = 8660 ; free virtual = 14464
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5157.648 ; gain = 0.000 ; free physical = 8660 ; free virtual = 14465
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5157.648 ; gain = 0.000 ; free physical = 8659 ; free virtual = 14465
-Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 5157.648 ; gain = 0.000 ; free physical = 8659 ; free virtual = 14465
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:04:28 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt
index 8b0149b..d6b05ec 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ------------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:46:08 2024
+| Date         : Wed Dec 18 16:54:42 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
 | Design       : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx
index e8663e4..cd374bd 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt
index 91c3bad..4fd463a 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:46:12 2024
+| Date         : Wed Dec 18 16:54:45 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
 | Design       : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt
index 346f534..ffc1d04 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:44:24 2024
+| Date         : Wed Dec 18 16:53:14 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
 | Design       : KC705_top
@@ -73,289 +73,289 @@ Table of Contents
 +-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
 |                      Clock Signal                     |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
 +-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                             | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                1 |              1 |         1.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
 |  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | vio_qppl_lck_pd/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                1 |              1 |         1.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                1 |              1 |         1.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                             | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              2 |         2.00 |
 |  clk_sys_BUFG                                         | vio_TRANS_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                1 |              2 |         2.00 |
+|  clk_sys_BUFG                                         | vio_misc_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                      | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                1 |              2 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
 |  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/DECODER_INST/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         | vio_misc_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                      | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                1 |              2 |         2.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                1 |              2 |         2.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              2 |         2.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                         |                1 |              3 |         3.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                1 |              3 |         3.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                1 |              3 |         3.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                1 |              3 |         3.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[6]                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                         |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/PROBE_IN_INST/read_done                                                                                                                                                                                            |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/DECODER_INST/Read_int_i_5                                                                                                                                                                                        |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/wr_en[4]_i_4_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                1 |              4 |         4.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
 |  clk_sys_BUFG                                         | vio_rx_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                         |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[6]                                                                                                                                                         |                1 |              4 |         4.00 |
 |  clk_sys_BUFG                                         | vio_TRANS_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         | vio_misc_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
 |  clk_sys_BUFG                                         | vio_DRP_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                     | vio_TRANS_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
 |  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                                 | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                 |                4 |              4 |         1.00 |
 |  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                             | vio_DRP_settings/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                                     |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | vio_misc_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[6]                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
-|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                     | vio_TRANS_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
 |  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/E[0]                                                                                                                                                                                   | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                 |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                              |                3 |              4 |         1.33 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/PROBE_IN_INST/read_done                                                                                                                                                                                            |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_IN_INST/read_done                                                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_IN_INST/read_done                                                                                                                                                                                         |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/wr_en[4]_i_4_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                              |                3 |              4 |         1.33 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/PROBE_IN_INST/addr_count[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/init_wait_count                                                                                                                                                                                      | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                 |                2 |              6 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                   |                3 |              6 |         2.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |              6 |         3.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                         |                3 |              6 |         2.00 |
 |  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/init_wait_count                                                                                                                                                                                      | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                 |                2 |              6 |         3.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                   |                3 |              6 |         2.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                              | ila_data_inout/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                      |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                              | ila_data_inout/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                      |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg[0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                          |                3 |              7 |         2.33 |
+|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/init_wait_count                                                                                                                                                                                      | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                 |                2 |              6 |         3.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                         |                3 |              6 |         2.00 |
 |  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_1[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sel                                                                                                                                                                                                  | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_time_cnt[6]_i_1__0_n_0                                                                                                                                                         |                2 |              7 |         3.50 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg[0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              7 |         7.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[15]_i_1_n_0                                                                                                                                                                  |                1 |              7 |         7.00 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              7 |         7.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                              | ila_data_inout/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                      |                2 |              7 |         3.50 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                          |                3 |              7 |         2.33 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                              | ila_data_inout/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                      |                2 |              7 |         3.50 |
 |  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0_n_0                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_time_cnt[6]_i_1_n_0                                                                                                                                                            |                3 |              7 |         2.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                        |                3 |              8 |         2.67 |
+|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sel                                                                                                                                                                                                  | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_time_cnt[6]_i_1__0_n_0                                                                                                                                                         |                2 |              7 |         3.50 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg_0[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              8 |         2.67 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                         |                2 |              8 |         4.00 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                          |                2 |              8 |         4.00 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                                                                        | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                        |                3 |              8 |         2.67 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
+|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                                                                        | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
+|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/common_reset_i/init_wait_count[7]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
 |  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[7]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg_0[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              8 |         2.67 |
 |  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/common_reset_i/init_wait_count[7]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                         |                2 |              8 |         4.00 |
 |  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                                                                                           | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                           | ila_data_inout/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                 |                7 |              9 |         1.29 |
-|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                 | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |              9 |         4.50 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
 |  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |              9 |         1.00 |
 |  clk_sys_BUFG                                         | vio_misc_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                           | ila_data_inout/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
+|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                 | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |              9 |         4.50 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                2 |             10 |         5.00 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                             |                2 |             10 |         5.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/SR[0]                                                                                                                                                                               |                4 |             11 |         2.75 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                2 |             10 |         5.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                 |                7 |             11 |         1.57 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/SR[0]                                                                                                                                                                               |                4 |             11 |         2.75 |
+|  clk_sys_BUFG                                         | vio_rx_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | vio_rx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                6 |             12 |         2.00 |
 |  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_rx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |             12 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
-|  clk_sys_BUFG                                         | vio_rx_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | vio_rx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                6 |             12 |         2.00 |
 |  clk_sys_BUFG                                         | vio_rx_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
-|  trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                                      | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                                                     |                4 |             13 |         3.25 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                6 |             13 |         2.17 |
+|  trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                                      | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                                                     |                4 |             13 |         3.25 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_tx_settings/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[15]_i_1_n_0                                                                                                                                                                   |                2 |             13 |         6.50 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                 |                8 |             14 |         1.75 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                        |                4 |             15 |         3.75 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                      |                6 |             15 |         2.50 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_qppl_lck_pd/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                        |                4 |             15 |         3.75 |
 |  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                6 |             15 |         2.50 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |                8 |             16 |         2.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | vio_misc_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
+|  trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/clear                                                                                                                                                                               |                4 |             16 |         4.00 |
 |  clk_sys_BUFG                                         | vio_DRP_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
-|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                 | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |             16 |         8.00 |
-|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | vio_qppl_lck_pd/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |             16 |         8.00 |
-|  clk_sys_BUFG                                         | vio_misc_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                2 |             16 |         8.00 |
 |  clk_sys_BUFG                                         | vio_tx_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | vio_rx_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
 |  clk_sys_BUFG                                         | vio_rx_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | vio_rx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |             16 |         5.33 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
+|  clk_sys_BUFG                                         | vio_misc_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
+|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
-|  trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/clear                                                                                                                                                                               |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
+|  clk_sys_BUFG                                         | vio_tx_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                4 |             16 |         4.00 |
+|  clk_sys_BUFG                                         | vio_rx_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
-|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                               | vio_TRANS_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                4 |             16 |         4.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
+|  clk_sys_BUFG                                         | vio_misc_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                | vio_misc_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                2 |             16 |         8.00 |
+|  clk_sys_BUFG                                         | vio_qppl_lck_pd/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | vio_qppl_lck_pd/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |             16 |         8.00 |
+|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |                8 |             16 |         2.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
+|  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                 | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |             16 |         8.00 |
+|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                               | vio_TRANS_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                4 |             16 |         4.00 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
 |  clk_sys_BUFG                                         | vio_DRP_settings/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                 | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                3 |             16 |         5.33 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
-|  clk_sys_BUFG                                         | vio_TRANS_settings/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
-|  clk_sys_BUFG                                         | vio_DRP_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
+|  clk_sys_BUFG                                         | vio_DRP_settings/inst/DECODER_INST/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
 |  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/time_out_counter                                                                                                                                                                                     | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/reset_time_out                                                                                                                                                                      |                5 |             17 |         3.40 |
 |  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/time_out_counter                                                                                                                                                                                     | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                              |                5 |             17 |         3.40 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
-|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_count                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_count_reset                                                                                                                                                                   |                5 |             18 |         3.60 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/PROBE_IN_INST/read_done                                                                                                                                                                                          |                6 |             18 |         3.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | vio_misc_settings/inst/PROBE_IN_INST/read_done                                                                                                                                                                                          |                6 |             18 |         3.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
-|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
+|  clk_sys_BUFG                                         | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_count                                                                                                                                                                                          | trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/adapt_count_reset                                                                                                                                                                   |                5 |             18 |         3.60 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
+|  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
 |  clk_sys_BUFG                                         | vio_DRP_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                       | vio_DRP_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                7 |             27 |         3.86 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
 |  clk_sys_BUFG                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
 |  trans_wiz_TxRx/U0/gt_usrclk_source/GT0_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             30 |         4.29 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                   |               13 |             32 |         2.46 |
 |  clk_sys_BUFG                                         | vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out_reg                                                                                                                                                                                  | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                7 |             32 |         4.57 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                   |               13 |             32 |         2.46 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |               12 |             34 |         2.83 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | ila_data_inout/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |               12 |             34 |         2.83 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
-|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             38 |         2.11 |
 |  clk_sys_BUFG                                         | vio_tx_settings/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | vio_tx_settings/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |               12 |             38 |         3.17 |
+|  clk_sys_BUFG                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             38 |         2.11 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
-|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
+|  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             53 |         3.79 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
 |  clk_sys_BUFG                                         | ila_data_inout/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt
index 7f88eb0..6523d26 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:43:41 2024
+| Date         : Wed Dec 18 16:52:39 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
 | Design       : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt
index 1b78713..41909e6 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:46:04 2024
+| Date         : Wed Dec 18 16:54:38 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
 | Design       : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt
index b47518c..61eae14 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ----------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version              : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date                      : Wed Dec 18 16:44:25 2024
+| Date                      : Wed Dec 18 16:53:14 2024
 | Host                      : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command                   : report_io -file KC705_top_io_placed.rpt
 | Design                    : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt
index 04b60b6..74ec89a 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 -----------------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:46:07 2024
+| Date         : Wed Dec 18 16:54:40 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
 | Design       : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp
index 4117f35..c03bf48 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp
index d8e23bb..81722e6 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp
index 6ac25c6..52b2b72 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt
index 88bd84d..18ad23f 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 -------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version     : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date             : Wed Dec 18 16:46:11 2024
+| Date             : Wed Dec 18 16:54:44 2024
 | Host             : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command          : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
 | Design           : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx
index a2c4b53..0856896 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp
deleted file mode 100644
index e7c2172..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt
index 2820723..e771c7e 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:46:08 2024
+| Date         : Wed Dec 18 16:54:41 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation
 | Design       : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx
index bc6944b..3074afa 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt
index 6a85de9..7e13bd3 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:46:08 2024
+| Date         : Wed Dec 18 16:54:42 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation
 | Design       : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx
index e296b36..aa59ab7 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt
index edc0bf5..063a3f9 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:44:25 2024
+| Date         : Wed Dec 18 16:53:14 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
 | Design       : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt b/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt
index 58dda31..99390b2 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt
@@ -1,6 +1,6 @@
 -------------------------------------
 | Tool Version : Vivado v.2024.1.2
-| Date         : Wed Dec 18 16:43:47 2024
+| Date         : Wed Dec 18 16:52:44 2024
 | Host         : fmasmitsxps15
 | Design       : design_1
 | Device       : xc7k325t-ffg900-2--
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx b/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx
deleted file mode 100644
index 14497d9..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx
+++ /dev/null
@@ -1,1405 +0,0 @@
-{
-    "ltx_root": {
-        "version": 4,
-        "minor": 0,
-        "ltx_data": [
-            {
-                "name": "EDA_PROBESET",
-                "active": true,
-                "debug_cores": [
-                    {
-                        "type": "XSDB_V3",
-                        "name": "dbg_hub",
-                        "spec": "labtools_xsdbm_v3",
-                        "clk_input_freq_hz": "200000001"
-                    },
-                    {
-                        "type": "ILA_V3",
-                        "name": "ila_data_inout",
-                        "spec": "labtools_ila_v6",
-                        "ipName": "ila",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 0,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "8E512B2113985DB382B3E3CE68303656",
-                        "pins": [
-                            {
-                                "name": "probe0",
-                                "id": 0,
-                                "type": "DATA_TRIGGER",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "rx_data_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_data_in[31]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[30]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[29]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[28]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[27]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[26]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[25]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[24]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[23]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[22]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[21]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[20]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[19]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[18]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[17]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[16]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[15]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[14]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[13]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[12]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[11]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[10]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[9]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[8]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[7]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[6]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[5]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[4]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[3]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[2]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[1]"
-                                            },
-                                            {
-                                                "name": "rx_data_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe1",
-                                "id": 1,
-                                "type": "DATA_TRIGGER",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "tx_data_out_1",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_data_out_1[31]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[30]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[29]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[28]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[27]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[26]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[25]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[24]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[23]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[22]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[21]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[20]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[19]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[18]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[17]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[16]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[15]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[14]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[13]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[12]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[11]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[10]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[9]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[8]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[7]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[6]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[5]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[4]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[3]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[2]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[1]"
-                                            },
-                                            {
-                                                "name": "tx_data_out_1[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_DRP_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 1,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "253C3EBD118B5BB98F970DDE366D7581",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 2,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 15,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "drp_dout",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "drp_dout[15]"
-                                            },
-                                            {
-                                                "name": "drp_dout[14]"
-                                            },
-                                            {
-                                                "name": "drp_dout[13]"
-                                            },
-                                            {
-                                                "name": "drp_dout[12]"
-                                            },
-                                            {
-                                                "name": "drp_dout[11]"
-                                            },
-                                            {
-                                                "name": "drp_dout[10]"
-                                            },
-                                            {
-                                                "name": "drp_dout[9]"
-                                            },
-                                            {
-                                                "name": "drp_dout[8]"
-                                            },
-                                            {
-                                                "name": "drp_dout[7]"
-                                            },
-                                            {
-                                                "name": "drp_dout[6]"
-                                            },
-                                            {
-                                                "name": "drp_dout[5]"
-                                            },
-                                            {
-                                                "name": "drp_dout[4]"
-                                            },
-                                            {
-                                                "name": "drp_dout[3]"
-                                            },
-                                            {
-                                                "name": "drp_dout[2]"
-                                            },
-                                            {
-                                                "name": "drp_dout[1]"
-                                            },
-                                            {
-                                                "name": "drp_dout[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 3,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "drp_rdy",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 4,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 8,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpaddr_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_drpaddr_in[8]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[7]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[6]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[5]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[4]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[3]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_drpaddr_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 5,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 15,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpdi_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_drpdi_in[15]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[14]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[13]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[12]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[11]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[10]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[9]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[8]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[7]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[6]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[5]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[4]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[3]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_drpdi_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 6,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpwe_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 7,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_drpen_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_TRANS_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 2,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "1F26AA8A764D51D99934CE1D7D7DABC2",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 8,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "trans_rx_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 9,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "trans_tx_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 10,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "SOFT_RESET_RX_IN",
-                                        "isBus": false,
-                                        "parentNetId": 110
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 11,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "SOFT_RESET_TX_IN",
-                                        "isBus": false,
-                                        "parentNetId": 111
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 12,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "DONT_RESET_ON_DATA_ERROR_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 13,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "GT0_DATA_VALID_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_misc_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 3,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "EC4844A2195E5FD185F2FD9D1623EFA1",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 14,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 7,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "digital_monitor",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "digital_monitor[7]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[6]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[5]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[4]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[3]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[2]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[1]"
-                                            },
-                                            {
-                                                "name": "digital_monitor[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 15,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "eye_data_err",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 16,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_eyescanreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 17,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_eyescantrigger_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_qppl_lck_pd",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 4,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "D6CACE0C2E8C53FDB1634558ECF232D0",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 18,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "qpll_lckd",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 19,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "qpll_ref_lost",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 20,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "GT0_QPLLPD_IN",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_rx_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 5,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "76B6765AE87855B8A2FC4C9D834572E2",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 21,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "rx_prbs_err",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 22,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "rx_buf_stat",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_buf_stat[2]"
-                                            },
-                                            {
-                                                "name": "rx_buf_stat[1]"
-                                            },
-                                            {
-                                                "name": "rx_buf_stat[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in2",
-                                "id": 23,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 6,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "rx_monitor",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "rx_monitor[6]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[5]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[4]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[3]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[2]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[1]"
-                                            },
-                                            {
-                                                "name": "rx_monitor[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in3",
-                                "id": 24,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "rx_rst_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 25,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxuserrdy_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 26,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxprbssel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_rxprbssel_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_rxprbssel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_rxprbssel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 27,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxprbscntreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 28,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxbufreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out4",
-                                "id": 29,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 4,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxdfelpmreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out5",
-                                "id": 30,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 1,
-                                "portIndex": 5,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxmonitorsel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_rxmonitorsel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_rxmonitorsel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out6",
-                                "id": 31,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 6,
-                                "nets": [
-                                    {
-                                        "name": "gt0_gtrxreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out7",
-                                "id": 32,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 7,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxpmareset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out8",
-                                "id": 33,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 8,
-                                "nets": [
-                                    {
-                                        "name": "gt0_rxslide_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_tx_settings",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 6,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "1B7E8E0CF80D5F0099B1DEF7283F4C9B",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 34,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 1,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "tx_buf_stat",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_buf_stat[1]"
-                                            },
-                                            {
-                                                "name": "tx_buf_stat[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_in1",
-                                "id": 35,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "tx_rst_done",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 36,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "gt0_gttxreset_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out1",
-                                "id": 37,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 1,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txuserrdy_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out2",
-                                "id": 38,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 2,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txprbsforceerr_in",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out3",
-                                "id": 39,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 2,
-                                "portIndex": 3,
-                                "nets": [
-                                    {
-                                        "name": "gt0_txprbssel_in",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "gt0_txprbssel_in[2]"
-                                            },
-                                            {
-                                                "name": "gt0_txprbssel_in[1]"
-                                            },
-                                            {
-                                                "name": "gt0_txprbssel_in[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out4",
-                                "id": 40,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": true,
-                                "leftIndex": 0,
-                                "rightIndex": 31,
-                                "portIndex": 4,
-                                "nets": [
-                                    {
-                                        "name": "tx_data_out",
-                                        "isBus": true,
-                                        "subnets": [
-                                            {
-                                                "name": "tx_data_out[31]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[30]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[29]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[28]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[27]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[26]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[25]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[24]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[23]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[22]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[21]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[20]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[19]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[18]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[17]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[16]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[15]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[14]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[13]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[12]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[11]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[10]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[9]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[8]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[7]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[6]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[5]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[4]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[3]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[2]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[1]"
-                                            },
-                                            {
-                                                "name": "tx_data_out[0]"
-                                            }
-                                        ]
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ],
-                "parent_nets": [
-                    {
-                        "id": 110,
-                        "name": "vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]",
-                        "state_reg": [
-                            {
-                                "name": "trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]",
-                                "states": [
-                                    {
-                                        "name": "release_pll_reset",
-                                        "val": "0011"
-                                    },
-                                    {
-                                        "name": "verify_recclk_stable",
-                                        "val": "0100"
-                                    },
-                                    {
-                                        "name": "wait_for_pll_lock",
-                                        "val": "0010"
-                                    },
-                                    {
-                                        "name": "fsm_done",
-                                        "val": "1010"
-                                    },
-                                    {
-                                        "name": "assert_all_resets",
-                                        "val": "0001"
-                                    },
-                                    {
-                                        "name": "init",
-                                        "val": "0000"
-                                    },
-                                    {
-                                        "name": "wait_reset_done",
-                                        "val": "0111"
-                                    },
-                                    {
-                                        "name": "monitor_data_valid",
-                                        "val": "1001"
-                                    },
-                                    {
-                                        "name": "wait_for_rxusrclk",
-                                        "val": "0110"
-                                    },
-                                    {
-                                        "name": "do_phase_alignment",
-                                        "val": "1000"
-                                    },
-                                    {
-                                        "name": "release_mmcm_reset",
-                                        "val": "0101"
-                                    }
-                                ]
-                            }
-                        ]
-                    },
-                    {
-                        "id": 111,
-                        "name": "vio_TRANS_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]",
-                        "state_reg": [
-                            {
-                                "name": "trans_wiz_TxRx/U0/trans_wiz_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]",
-                                "states": [
-                                    {
-                                        "name": "wait_for_txoutclk",
-                                        "val": "0100"
-                                    },
-                                    {
-                                        "name": "release_pll_reset",
-                                        "val": "0011"
-                                    },
-                                    {
-                                        "name": "wait_for_pll_lock",
-                                        "val": "0010"
-                                    },
-                                    {
-                                        "name": "assert_all_resets",
-                                        "val": "0001"
-                                    },
-                                    {
-                                        "name": "init",
-                                        "val": "0000"
-                                    },
-                                    {
-                                        "name": "wait_reset_done",
-                                        "val": "0111"
-                                    },
-                                    {
-                                        "name": "reset_fsm_done",
-                                        "val": "1001"
-                                    },
-                                    {
-                                        "name": "wait_for_txusrclk",
-                                        "val": "0110"
-                                    },
-                                    {
-                                        "name": "do_phase_alignment",
-                                        "val": "1000"
-                                    },
-                                    {
-                                        "name": "release_mmcm_reset",
-                                        "val": "0101"
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ]
-            }
-        ]
-    }
-}
\ No newline at end of file
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml b/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml
index 20e4da9..0b353b5 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml
@@ -1,5 +1,5 @@
 <?xml version="1.0" encoding="UTF-8"?>
-<GenRun Id="impl_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1734536479">
+<GenRun Id="impl_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1734537088">
   <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
   <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
   <File Type="POSTROUTE-PHYSOPT-RQS" Name="KC705_top_postroute_physopted.rqs"/>
@@ -26,12 +26,12 @@
   <File Type="BITSTR-MSK" Name="KC705_top.msk"/>
   <File Type="BG-BIN" Name="KC705_top.bin"/>
   <File Type="BG-BIT" Name="KC705_top.bit"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="KC705_top_bus_skew_postroute_physopted.rpx"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="KC705_top_bus_skew_postroute_physopted.pb"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="KC705_top_bus_skew_postroute_physopted.rpt"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="KC705_top_timing_summary_postroute_physopted.rpx"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="KC705_top_timing_summary_postroute_physopted.pb"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="KC705_top_timing_summary_postroute_physopted.rpt"/>
+  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="KC705_top_bus_skew_postroute_physopted_1.rpx"/>
+  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="KC705_top_bus_skew_postroute_physopted_1.pb"/>
+  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="KC705_top_bus_skew_postroute_physopted_1.rpt"/>
+  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="KC705_top_timing_summary_postroute_physopted_1.rpx"/>
+  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="KC705_top_timing_summary_postroute_physopted_1.pb"/>
+  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="KC705_top_timing_summary_postroute_physopted_1.rpt"/>
   <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="KC705_top_postroute_physopt_bb.dcp"/>
   <File Type="POSTROUTE-PHYSOPT-DCP" Name="KC705_top_postroute_physopt.dcp"/>
   <File Type="ROUTE-RQS-PB" Name="KC705_top_rqs_routed.pb"/>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb
index 4990dbe..aba4a06 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb
index d6a6f1d..07c6eae 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb
index 6c5814f..283a036 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb
index 0f28397..8de22b1 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb
index d0f3d8a..cfb5576 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt
index 246cc59..c01d8c2 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:46:08 2024
+| Date         : Wed Dec 18 16:54:42 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
 | Design       : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log
index a55ff25..d0538c7 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log
@@ -7,12 +7,12 @@
   **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
   **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
   **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 18 16:42:22 2024
+  **** Start of session at: Wed Dec 18 16:51:31 2024
     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
     ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1412.531 ; gain = 0.023 ; free physical = 9466 ; free virtual = 15334
+create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.500 ; gain = 0.023 ; free physical = 12084 ; free virtual = 18120
 Command: link_design -top KC705_top -part xc7k325tffg900-2
 Design is defaulting to srcset: sources_1
 Design is defaulting to constrset: constrs_1
@@ -26,7 +26,7 @@ INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_af
 INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.dcp' for cell 'vio_qppl_lck_pd'
 INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.dcp' for cell 'vio_rx_settings'
 INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.dcp' for cell 'vio_tx_settings'
-Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1884.695 ; gain = 0.000 ; free physical = 8964 ; free virtual = 14833
+Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1883.289 ; gain = 0.000 ; free physical = 11577 ; free virtual = 17614
 INFO: [Netlist 29-17] Analyzing 486 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
@@ -57,24 +57,20 @@ Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705
 Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
 Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
 Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:14]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:15]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:16]
-CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:17]
 Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
 Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.129 ; gain = 0.000 ; free physical = 8856 ; free virtual = 14725
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.785 ; gain = 0.000 ; free physical = 11464 ; free virtual = 17500
 INFO: [Project 1-111] Unisim Transformation Summary:
   A total of 252 instances were transformed.
   CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances
   RAM64M => RAM64M (RAMD64E(x4)): 32 instances
 
-24 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
+24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
 link_design completed successfully
-link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2116.129 ; gain = 676.574 ; free physical = 8856 ; free virtual = 14725
+link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.785 ; gain = 680.270 ; free physical = 11464 ; free virtual = 17500
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
 INFO: [Hog:Msg-0] All done
@@ -97,13 +93,13 @@ INFO: [DRC 23-27] Running DRC with 20 threads
 INFO: [Project 1-461] DRC finished with 0 Errors
 INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
 
-Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2317.898 ; gain = 190.797 ; free physical = 8810 ; free virtual = 14679
+Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2318.523 ; gain = 191.766 ; free physical = 11423 ; free virtual = 17460
 
 Starting Cache Timing Information Task
 INFO: [Timing 38-35] Done setting XDC timing constraints.
 Ending Cache Timing Information Task | Checksum: 141b92a79
 
-Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.891 ; gain = 508.992 ; free physical = 8337 ; free virtual = 14206
+Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2826.516 ; gain = 507.992 ; free physical = 10963 ; free virtual = 16999
 
 Starting Logic Optimization Task
 
@@ -115,37 +111,37 @@ Phase 1.1.1 Generate And Synthesize Debug Cores
 INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
 INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
 INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a5001ff321e03c60.
-Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.328 ; gain = 0.000 ; free physical = 7985 ; free virtual = 13857
-Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3238.359 ; gain = 0.000 ; free physical = 7979 ; free virtual = 13852
+Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.016 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16654
+Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3236.047 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16653
 Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
 Phase 1.1 Core Generation And Design Setup | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
 
 Phase 1.2 Setup Constraints And Sort Netlist
 Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
 Phase 1 Initialization | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
 
 Phase 2 Timer Update And Timing Data Collection
 
 Phase 2.1 Timer Update
 Phase 2.1 Timer Update | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7980 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 
 Phase 2.2 Timing Data Collection
 Phase 2.2 Timing Data Collection | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 Phase 2 Timer Update And Timing Data Collection | Checksum: 1344c893c
 
-Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7979 ; free virtual = 13852
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 
 Phase 3 Retarget
 INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
@@ -153,7 +149,7 @@ INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
 INFO: [Opt 31-49] Retargeted 0 cell(s).
 Phase 3 Retarget | Checksum: e1f77c15
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7977 ; free virtual = 13850
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 Retarget | Checksum: e1f77c15
 INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 16 cells
 INFO: [Opt 31-1021] In phase Retarget, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
@@ -162,7 +158,7 @@ Phase 4 Constant propagation
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 Phase 4 Constant propagation | Checksum: 91c1a278
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7977 ; free virtual = 13850
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 Constant propagation | Checksum: 91c1a278
 INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
 INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
@@ -170,7 +166,7 @@ INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constr
 Phase 5 Sweep
 Phase 5 Sweep | Checksum: d25aec03
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3238.359 ; gain = 87.844 ; free physical = 7977 ; free virtual = 13850
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
 Sweep | Checksum: d25aec03
 INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 60 cells
 INFO: [Opt 31-1021] In phase Sweep, 3154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
@@ -180,7 +176,7 @@ INFO: [Opt 31-194] Inserted BUFG clk_sys_BUFG_inst to drive 6496 load(s) on cloc
 INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
 Phase 6 BUFG optimization | Checksum: c65ef9d6
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7977 ; free virtual = 13849
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
 BUFG optimization | Checksum: c65ef9d6
 INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
 
@@ -188,14 +184,14 @@ Phase 7 Shift Register Optimization
 INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
 Phase 7 Shift Register Optimization | Checksum: c65ef9d6
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7977 ; free virtual = 13849
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
 Shift Register Optimization | Checksum: c65ef9d6
 INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
 
 Phase 8 Post Processing Netlist
 Phase 8 Post Processing Netlist | Checksum: 153cb7779
 
-Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7977 ; free virtual = 13849
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
 Post Processing Netlist | Checksum: 153cb7779
 INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
 INFO: [Opt 31-1021] In phase Post Processing Netlist, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
@@ -205,19 +201,19 @@ Phase 9 Finalization
 Phase 9.1 Finalizing Design Cores and Updating Shapes
 Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 178f22350
 
-Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7976 ; free virtual = 13849
+Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
 
 Phase 9.2 Verifying Netlist Connectivity
 
 Starting Connectivity Check Task
 
-Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3270.375 ; gain = 0.000 ; free physical = 7976 ; free virtual = 13849
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3268.062 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16653
 Phase 9.2 Verifying Netlist Connectivity | Checksum: 178f22350
 
-Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7976 ; free virtual = 13849
+Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
 Phase 9 Finalization | Checksum: 178f22350
 
-Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7976 ; free virtual = 13849
+Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
 Opt_design Change Summary
 =========================
 
@@ -236,7 +232,7 @@ Opt_design Change Summary
 
 Ending Logic Optimization Task | Checksum: 178f22350
 
-Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3270.375 ; gain = 119.859 ; free physical = 7976 ; free virtual = 13849
+Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
 
 Starting Power Optimization Task
 INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
@@ -254,25 +250,25 @@ INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
 Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
 Ending PowerOpt Patch Enables Task | Checksum: 14b4ea580
 
-Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3507.242 ; gain = 0.000 ; free physical = 7851 ; free virtual = 13723
+Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
 Ending Power Optimization Task | Checksum: 14b4ea580
 
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3507.242 ; gain = 236.867 ; free physical = 7850 ; free virtual = 13722
+Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3505.969 ; gain = 237.906 ; free physical = 10487 ; free virtual = 16527
 
 Starting Final Cleanup Task
 Ending Final Cleanup Task | Checksum: 14b4ea580
 
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3507.242 ; gain = 0.000 ; free physical = 7850 ; free virtual = 13722
+Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
 
 Starting Netlist Obfuscation Task
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3507.242 ; gain = 0.000 ; free physical = 7850 ; free virtual = 13722
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
 Ending Netlist Obfuscation Task | Checksum: 1d9cd760e
 
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3507.242 ; gain = 0.000 ; free physical = 7850 ; free virtual = 13722
+Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
 INFO: [Common 17-83] Releasing license: Implementation
-61 Infos, 0 Warnings, 5 Critical Warnings and 0 Errors encountered.
+61 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
 opt_design completed successfully
-opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 3507.242 ; gain = 1391.113 ; free physical = 7850 ; free virtual = 13722
+opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3505.969 ; gain = 1390.184 ; free physical = 10487 ; free virtual = 16527
 INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
 Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
 INFO: [IP_Flow 19-1839] IP Catalog is up to date.
@@ -280,17 +276,17 @@ INFO: [DRC 23-27] Running DRC with 20 threads
 INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt.
 report_drc completed successfully
 INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7843 ; free virtual = 13716
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7843 ; free virtual = 13716
+Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10481 ; free virtual = 16521
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10481 ; free virtual = 16521
 Writing XDEF routing.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7842 ; free virtual = 13715
+INFO: [Timing 38-480] Writing timing data to binary archive.
+Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10478 ; free virtual = 16518
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7842 ; free virtual = 13715
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7842 ; free virtual = 13715
-Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7842 ; free virtual = 13716
-Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7842 ; free virtual = 13715
+Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10474 ; free virtual = 16514
+Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10474 ; free virtual = 16514
+Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10473 ; free virtual = 16514
+Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10473 ; free virtual = 16514
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
 INFO: [Chipscope 16-240] Debug cores have already been implemented
 Command: place_design
@@ -311,53 +307,53 @@ Starting Placer Task
 Phase 1 Placer Initialization
 
 Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7833 ; free virtual = 13708
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
 Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa1f0f19
 
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7833 ; free virtual = 13708
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7833 ; free virtual = 13708
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
 
 Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
 Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2a3efc7
 
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7830 ; free virtual = 13705
+Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10451 ; free virtual = 16493
 
 Phase 1.3 Build Placer Netlist Model
 Phase 1.3 Build Placer Netlist Model | Checksum: 1d2cd94b5
 
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7826 ; free virtual = 13701
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
 
 Phase 1.4 Constrain Clocks/Macros
 Phase 1.4 Constrain Clocks/Macros | Checksum: 1d2cd94b5
 
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7827 ; free virtual = 13702
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
 Phase 1 Placer Initialization | Checksum: 1d2cd94b5
 
-Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7826 ; free virtual = 13701
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
 
 Phase 2 Global Placement
 
 Phase 2.1 Floorplanning
 Phase 2.1 Floorplanning | Checksum: 156640c52
 
-Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7822 ; free virtual = 13696
+Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10436 ; free virtual = 16478
 
 Phase 2.2 Update Timing before SLR Path Opt
 Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c4844241
 
-Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7820 ; free virtual = 13695
+Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10435 ; free virtual = 16478
 
 Phase 2.3 Post-Processing in Floorplanning
 Phase 2.3 Post-Processing in Floorplanning | Checksum: f85b89e4
 
-Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7821 ; free virtual = 13696
+Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10435 ; free virtual = 16477
 
 Phase 2.4 Global Placement Core
 
 Phase 2.4.1 UpdateTiming Before Physical Synthesis
 Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e584c669
 
-Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7803 ; free virtual = 13678
+Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10442 ; free virtual = 16484
 
 Phase 2.4.2 Physical Synthesis In Placer
 INFO: [Physopt 32-1035] Found 16 LUTNM shape to break, 266 LUT instances to create LUTNM shape
@@ -381,7 +377,7 @@ INFO: [Physopt 32-846] No candidate cells for URAM register optimization found i
 INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
 INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
 INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7798 ; free virtual = 13672
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10442 ; free virtual = 16484
 
 Summary of Physical Synthesis Optimizations
 ============================================
@@ -405,63 +401,63 @@ Summary of Physical Synthesis Optimizations
 
 Phase 2.4.2 Physical Synthesis In Placer | Checksum: f90ceffe
 
-Time (s): cpu = 00:01:04 ; elapsed = 00:00:19 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7797 ; free virtual = 13672
+Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
 Phase 2.4 Global Placement Core | Checksum: 161be6f75
 
-Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7797 ; free virtual = 13672
+Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
 Phase 2 Global Placement | Checksum: 161be6f75
 
-Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7797 ; free virtual = 13672
+Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
 
 Phase 3 Detail Placement
 
 Phase 3.1 Commit Multi Column Macros
 Phase 3.1 Commit Multi Column Macros | Checksum: 148e9a8c4
 
-Time (s): cpu = 00:01:10 ; elapsed = 00:00:20 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7794 ; free virtual = 13669
+Time (s): cpu = 00:01:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
 
 Phase 3.2 Commit Most Macros & LUTRAMs
 Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2adb921f6
 
-Time (s): cpu = 00:01:13 ; elapsed = 00:00:21 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7794 ; free virtual = 13669
+Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10449 ; free virtual = 16491
 
 Phase 3.3 Area Swap Optimization
 Phase 3.3 Area Swap Optimization | Checksum: 253564cc5
 
-Time (s): cpu = 00:01:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7794 ; free virtual = 13669
+Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10450 ; free virtual = 16492
 
 Phase 3.4 Pipeline Register Optimization
 Phase 3.4 Pipeline Register Optimization | Checksum: 234088507
 
-Time (s): cpu = 00:01:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7794 ; free virtual = 13669
+Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10450 ; free virtual = 16492
 
 Phase 3.5 Fast Optimization
 Phase 3.5 Fast Optimization | Checksum: 2190ac897
 
-Time (s): cpu = 00:01:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7793 ; free virtual = 13668
+Time (s): cpu = 00:01:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10444 ; free virtual = 16486
 
 Phase 3.6 Small Shape Detail Placement
 Phase 3.6 Small Shape Detail Placement | Checksum: 22ffba5db
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7790 ; free virtual = 13665
+Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
 
 Phase 3.7 Re-assign LUT pins
 Phase 3.7 Re-assign LUT pins | Checksum: 21bbabc73
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7790 ; free virtual = 13665
+Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
 
 Phase 3.8 Pipeline Register Optimization
 Phase 3.8 Pipeline Register Optimization | Checksum: 1fa3a4e5b
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7790 ; free virtual = 13665
+Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482
 
 Phase 3.9 Fast Optimization
 Phase 3.9 Fast Optimization | Checksum: 279ea59f9
 
-Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7790 ; free virtual = 13665
+Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10437 ; free virtual = 16480
 Phase 3 Detail Placement | Checksum: 279ea59f9
 
-Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7790 ; free virtual = 13665
+Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10437 ; free virtual = 16480
 
 Phase 4 Post Placement Optimization and Clean-Up
 
@@ -480,30 +476,30 @@ INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximu
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.152 | TNS=-127.390 |
 Phase 1 Physical Synthesis Initialization | Checksum: 2bc1d0ad8
 
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7765 ; free virtual = 13640
+Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
 INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
 Ending Physical Synthesis Task | Checksum: 2b2a55f94
 
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7764 ; free virtual = 13639
+Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
 Phase 4.1.1.1 BUFG Insertion | Checksum: 2c675c1e4
 
-Time (s): cpu = 00:01:39 ; elapsed = 00:00:31 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7762 ; free virtual = 13637
+Time (s): cpu = 00:01:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
 
 Phase 4.1.1.2 Post Placement Timing Optimization
 INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.072. For the most accurate timing information please run report_timing.
 Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22a8d3bb9
 
-Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7779 ; free virtual = 13654
+Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 
-Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7779 ; free virtual = 13654
+Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 Phase 4.1 Post Commit Optimization | Checksum: 22a8d3bb9
 
-Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7779 ; free virtual = 13654
+Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 
 Phase 4.2 Post Placement Cleanup
 Phase 4.2 Post Placement Cleanup | Checksum: 22a8d3bb9
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 
 Phase 4.3 Placer Reporting
 
@@ -524,42 +520,42 @@ INFO: [Place 30-612] Post-Placement Estimated Congestion
 
 Phase 4.3.1 Print Estimated Congestion | Checksum: 22a8d3bb9
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 Phase 4.3 Placer Reporting | Checksum: 22a8d3bb9
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
 
 Phase 4.4 Final Placement Cleanup
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
 Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16931e1f9
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
 Ending Placer Task | Checksum: b3ed590b
 
-Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
-105 Infos, 0 Warnings, 5 Critical Warnings and 0 Errors encountered.
+Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
+105 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
 place_design completed successfully
-place_design: Time (s): cpu = 00:01:56 ; elapsed = 00:00:43 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7778 ; free virtual = 13653
+place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
 INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
 Running report generation with 3 threads.
 INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7774 ; free virtual = 13649
+report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10425 ; free virtual = 16467
 INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
 INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7777 ; free virtual = 13652
+report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10421 ; free virtual = 16463
 INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7774 ; free virtual = 13651
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7762 ; free virtual = 13650
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7762 ; free virtual = 13650
+Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10422 ; free virtual = 16466
+Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10410 ; free virtual = 16463
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10410 ; free virtual = 16463
 Writing XDEF routing.
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7762 ; free virtual = 13649
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7761 ; free virtual = 13649
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7761 ; free virtual = 13649
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7761 ; free virtual = 13649
+Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10409 ; free virtual = 16463
+Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10409 ; free virtual = 16463
+Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10408 ; free virtual = 16463
+Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10408 ; free virtual = 16463
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
 Command: phys_opt_design
 Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
@@ -567,9 +563,9 @@ INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc
 
 Starting Initial Update Timing Task
 
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7760 ; free virtual = 13639
-INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.16s |  WALL: 1.22s
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7760 ; free virtual = 13639
+Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10412 ; free virtual = 16457
+INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.53s |  WALL: 0.85s
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10412 ; free virtual = 16457
 
 Starting Physical Synthesis Task
 
@@ -578,7 +574,7 @@ INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximu
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
 Phase 1 Physical Synthesis Initialization | Checksum: 1736dc75d
 
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7756 ; free virtual = 13634
+Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10407 ; free virtual = 16453
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
 
 Phase 2 DSP Register Optimization
@@ -586,7 +582,7 @@ INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in
 INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
 Phase 2 DSP Register Optimization | Checksum: 1736dc75d
 
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7756 ; free virtual = 13634
+Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10407 ; free virtual = 16453
 
 Phase 3 Critical Path Optimization
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
@@ -620,10 +616,10 @@ INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wi
 INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
 INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7754 ; free virtual = 13632
+Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16447
 Phase 3 Critical Path Optimization | Checksum: 1736dc75d
 
-Time (s): cpu = 00:00:50 ; elapsed = 00:00:05 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7754 ; free virtual = 13632
+Time (s): cpu = 00:00:54 ; elapsed = 00:00:05 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16447
 
 Phase 4 Critical Path Optimization
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
@@ -642,11 +638,11 @@ INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wi
 INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
 INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7753 ; free virtual = 13631
+Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
 Phase 4 Critical Path Optimization | Checksum: 1736dc75d
 
-Time (s): cpu = 00:01:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7753 ; free virtual = 13631
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7753 ; free virtual = 13631
+Time (s): cpu = 00:01:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
 INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.056 | TNS=-122.981 |
 
 Summary of Physical Synthesis Optimizations
@@ -657,30 +653,30 @@ Summary of Physical Synthesis Optimizations
 |  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------
 |  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Critical Path  |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           2  |  00:00:06  |
-|  Total          |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           3  |  00:00:06  |
+|  Critical Path  |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           2  |  00:00:05  |
+|  Total          |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           3  |  00:00:05  |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------
 
 
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7753 ; free virtual = 13631
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
 Ending Physical Synthesis Task | Checksum: 19654b753
 
-Time (s): cpu = 00:01:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7753 ; free virtual = 13631
+Time (s): cpu = 00:01:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10402 ; free virtual = 16448
 INFO: [Common 17-83] Releasing license: Implementation
-167 Infos, 0 Warnings, 5 Critical Warnings and 0 Errors encountered.
+167 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
 phys_opt_design completed successfully
-phys_opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7752 ; free virtual = 13631
+phys_opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10402 ; free virtual = 16448
 INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7752 ; free virtual = 13632
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7742 ; free virtual = 13632
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7742 ; free virtual = 13632
+Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16448
+Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
 Writing XDEF routing.
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7742 ; free virtual = 13632
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7742 ; free virtual = 13632
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7741 ; free virtual = 13632
-Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3550.328 ; gain = 0.000 ; free physical = 7741 ; free virtual = 13632
+Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
+Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
+Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10388 ; free virtual = 16447
+Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10388 ; free virtual = 16447
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
 Command: route_design
 Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
@@ -699,25 +695,25 @@ Checksum: PlaceDB: 2977a166 ConstDB: 0 ShapeSum: 64b334a8 RouteDB: 287b7a50
 Post Restoration Checksum: NetGraph: bf0e8092 | NumContArr: e83c463b | Constraints: c2a8fa9d | Timing: c2a8fa9d
 Phase 1 Build RT Design | Checksum: 32c9cbc07
 
-Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3702.332 ; gain = 152.004 ; free physical = 7425 ; free virtual = 13307
+Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16113
 
 Phase 2 Router Initialization
 
 Phase 2.1 Fix Topology Constraints
 Phase 2.1 Fix Topology Constraints | Checksum: 32c9cbc07
 
-Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3702.332 ; gain = 152.004 ; free physical = 7425 ; free virtual = 13307
+Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16114
 
 Phase 2.2 Pre Route Cleanup
 Phase 2.2 Pre Route Cleanup | Checksum: 32c9cbc07
 
-Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3702.332 ; gain = 152.004 ; free physical = 7425 ; free virtual = 13307
+Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16114
  Number of Nodes with overlaps = 0
 
 Phase 2.3 Update Timing
 Phase 2.3 Update Timing | Checksum: 22812aad4
 
-Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3858.566 ; gain = 308.238 ; free physical = 7264 ; free virtual = 13146
+Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9906 ; free virtual = 15955
 INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-123.382| WHS=-0.594 | THS=-579.945|
 
 
@@ -726,12 +722,12 @@ Phase 2.4 Update Timing for Bus Skew
 Phase 2.4.1 Update Timing
 Phase 2.4.1 Update Timing | Checksum: 23a013ec2
 
-Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3858.566 ; gain = 308.238 ; free physical = 7264 ; free virtual = 13146
+Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9907 ; free virtual = 15955
 INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-149.412| WHS=-1.220 | THS=-123.999|
 
 Phase 2.4 Update Timing for Bus Skew | Checksum: 1f82a1e1c
 
-Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3858.566 ; gain = 308.238 ; free physical = 7413 ; free virtual = 13295
+Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9907 ; free virtual = 15955
 
 Router Utilization Summary
   Global Vertical Routing Utilization    = 0.00537703 %
@@ -747,22 +743,22 @@ Router Utilization Summary
 
 Phase 2 Router Initialization | Checksum: 24328f109
 
-Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3867.816 ; gain = 317.488 ; free physical = 7254 ; free virtual = 13136
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3870.543 ; gain = 329.492 ; free physical = 9897 ; free virtual = 15946
 
 Phase 3 Global Routing
 Phase 3 Global Routing | Checksum: 24328f109
 
-Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3867.816 ; gain = 317.488 ; free physical = 7254 ; free virtual = 13136
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3870.543 ; gain = 329.492 ; free physical = 9897 ; free virtual = 15946
 
 Phase 4 Initial Routing
 
 Phase 4.1 Initial Net Routing Pass
 Phase 4.1 Initial Net Routing Pass | Checksum: 243d3b4be
 
-Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4273.816 ; gain = 723.488 ; free physical = 6849 ; free virtual = 12731
+Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4273.543 ; gain = 732.492 ; free physical = 9502 ; free virtual = 15551
 Phase 4 Initial Routing | Checksum: 243d3b4be
 
-Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4273.816 ; gain = 723.488 ; free physical = 6849 ; free virtual = 12730
+Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4273.543 ; gain = 732.492 ; free physical = 9502 ; free virtual = 15551
 INFO: [Route 35-580] Design has 104 pins with tight setup and hold constraints.
 
 The top 5 pins with tight setup and hold constraints:
@@ -771,8 +767,8 @@ The top 5 pins with tight setup and hold constraints:
 | Launch Setup Clock                                                              | Launch Hold Clock                                                               | Pin                                                               |
 +=================================================================================+=================================================================================+===================================================================+
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D |
+| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D  |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D |
 +---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------+
@@ -794,7 +790,7 @@ INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.798| WH
 
 Phase 5.1 Global Iteration 0 | Checksum: 25d123a6d
 
-Time (s): cpu = 00:03:37 ; elapsed = 00:01:12 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 
 Phase 5.2 Global Iteration 1
  Number of Nodes with overlaps = 0
@@ -802,10 +798,10 @@ INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WH
 
 Phase 5.2 Global Iteration 1 | Checksum: 36452752a
 
-Time (s): cpu = 00:03:38 ; elapsed = 00:01:12 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 Phase 5 Rip-up And Reroute | Checksum: 36452752a
 
-Time (s): cpu = 00:03:38 ; elapsed = 00:01:12 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 
 Phase 6 Delay and Skew Optimization
 
@@ -814,21 +810,21 @@ Phase 6.1 Delay CleanUp
 Phase 6.1.1 Update Timing
 Phase 6.1.1 Update Timing | Checksum: 34fc49cde
 
-Time (s): cpu = 00:03:39 ; elapsed = 00:01:13 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:13 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WHS=N/A    | THS=N/A    |
 
  Number of Nodes with overlaps = 0
 Phase 6.1 Delay CleanUp | Checksum: 2904b09d7
 
-Time (s): cpu = 00:03:42 ; elapsed = 00:01:13 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 
 Phase 6.2 Clock Skew Optimization
 Phase 6.2 Clock Skew Optimization | Checksum: 2904b09d7
 
-Time (s): cpu = 00:03:42 ; elapsed = 00:01:13 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 Phase 6 Delay and Skew Optimization | Checksum: 2904b09d7
 
-Time (s): cpu = 00:03:42 ; elapsed = 00:01:13 . Memory (MB): peak = 4322.816 ; gain = 772.488 ; free physical = 6742 ; free virtual = 12624
+Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
 
 Phase 7 Post Hold Fix
 
@@ -837,12 +833,12 @@ INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.117 | TNS=-215.134| WH
 
 Phase 7.1 Hold Fix Iter | Checksum: 249be8334
 
-Time (s): cpu = 00:04:48 ; elapsed = 00:01:25 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6206 ; free virtual = 12088
+Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
 
 Phase 7.2 Non Free Resource Hold Fix Iter
 Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2c3002187
 
-Time (s): cpu = 00:04:48 ; elapsed = 00:01:25 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6206 ; free virtual = 12088
+Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
 WARNING: [Route 35-468] The router encountered 92 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
 	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
 	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
@@ -858,7 +854,7 @@ WARNING: [Route 35-468] The router encountered 92 pins that are both setup-criti
 
 Phase 7 Post Hold Fix | Checksum: 2c3002187
 
-Time (s): cpu = 00:04:48 ; elapsed = 00:01:25 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6206 ; free virtual = 12088
+Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
 
 Phase 8 Route finalize
 
@@ -905,54 +901,54 @@ Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
 
 Phase 8 Route finalize | Checksum: 2c3002187
 
-Time (s): cpu = 00:04:48 ; elapsed = 00:01:25 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6206 ; free virtual = 12088
+Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
 
 Phase 9 Verifying routed nets
 
  Verification completed successfully
 Phase 9 Verifying routed nets | Checksum: 2c3002187
 
-Time (s): cpu = 00:04:48 ; elapsed = 00:01:25 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6206 ; free virtual = 12088
+Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
 
 Phase 10 Depositing Routes
 Phase 10 Depositing Routes | Checksum: 2fbf7758e
 
-Time (s): cpu = 00:04:49 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6208 ; free virtual = 12089
+Time (s): cpu = 00:04:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
 
 Phase 11 Post Process Routing
 Phase 11 Post Process Routing | Checksum: 2fbf7758e
 
-Time (s): cpu = 00:04:49 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6203 ; free virtual = 12085
+Time (s): cpu = 00:04:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
 
 Phase 12 Post Router Timing
 
 Phase 12.1 Update Timing
 Phase 12.1 Update Timing | Checksum: 2fbf7758e
 
-Time (s): cpu = 00:04:50 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6207 ; free virtual = 12088
+Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
 INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.117 | TNS=-295.439| WHS=0.056  | THS=0.000  |
 
 WARNING: [Route 35-328] Router estimated timing not met.
 Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
 Phase 12 Post Router Timing | Checksum: 2fbf7758e
 
-Time (s): cpu = 00:04:50 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6207 ; free virtual = 12088
-Total Elapsed time in route_design: 86.12 secs
+Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
+Total Elapsed time in route_design: 71.25 secs
 
 Phase 13 Post-Route Event Processing
 Phase 13 Post-Route Event Processing | Checksum: 1480e0618
 
-Time (s): cpu = 00:04:50 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6207 ; free virtual = 12088
+Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8883 ; free virtual = 14932
 INFO: [Route 35-16] Router Completed Successfully
 Ending Routing Task | Checksum: 1480e0618
 
-Time (s): cpu = 00:04:50 ; elapsed = 00:01:26 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6207 ; free virtual = 12088
+Time (s): cpu = 00:04:15 ; elapsed = 00:01:12 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8883 ; free virtual = 14932
 
 Routing Is Done.
 INFO: [Common 17-83] Releasing license: Implementation
-184 Infos, 2 Warnings, 5 Critical Warnings and 0 Errors encountered.
+184 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
 route_design completed successfully
-route_design: Time (s): cpu = 00:04:53 ; elapsed = 00:01:27 . Memory (MB): peak = 4874.816 ; gain = 1324.488 ; free physical = 6207 ; free virtual = 12088
+route_design: Time (s): cpu = 00:04:18 ; elapsed = 00:01:13 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8886 ; free virtual = 14935
 INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
 Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
 INFO: [IP_Flow 19-1839] IP Catalog is up to date.
@@ -990,20 +986,18 @@ Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summa
 Running Vector-less Activity Propagation...
 
 Finished Running Vector-less Activity Propagation
-208 Infos, 4 Warnings, 7 Critical Warnings and 0 Errors encountered.
+208 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
 report_power completed successfully
 INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
 WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
 WARNING: [Device 21-2174] Failed to initialize Virtual grid.
-generate_parallel_reports: Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 5154.953 ; gain = 280.137 ; free physical = 6182 ; free virtual = 12075
+generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 5147.676 ; gain = 272.133 ; free physical = 8873 ; free virtual = 14932
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci. Commit to Git to resolve this warning.
-CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-526FD3F-dirty
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
 INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
 CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
@@ -1012,162 +1006,7 @@ INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci. Commit to Git to resolve this warning.
-CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-526FD3F-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty...
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
 INFO: [Hog:Msg-0] Evaluating differences with last commit...
-WARNING: [Hog:Msg-0] Found non committed changes:
- .../ip/2024.1.2/3/7/37158d9ed405d4a7/stats.txt     |    4 +-
- .../KC705_testing.cache/wt/project.wpc             |    4 +-
- .../KC705_testing.cache/wt/synthesis.wdf           |    8 +-
- .../KC705_testing.cache/wt/webtalk_pa.xml          |    4 +-
- .../ipstatic/mmcm_pll_drp_func_7s_mmcm.vh          |  680 --
- .../ipstatic/mmcm_pll_drp_func_7s_pll.vh           |  542 --
- .../ipstatic/mmcm_pll_drp_func_us_mmcm.vh          |  680 --
- .../ipstatic/mmcm_pll_drp_func_us_pll.vh           |  555 --
- .../ipstatic/mmcm_pll_drp_func_us_plus_mmcm.vh     |  886 --
- .../ipstatic/mmcm_pll_drp_func_us_plus_pll.vh      |  561 --
- .../KC705_testing.runs/impl_1/.vivado.begin.rst    |   15 +-
- .../impl_1/vivado_96103.backup.jou                 |   24 -
- .../synth_1/.Xil/KC705_top_propImpl.xdc            |   16 +-
- .../KC705_testing.runs/synth_1/.vivado.begin.rst   |    2 +-
- .../KC705_testing.runs/synth_1/KC705_top.dcp       |  Bin 11668 -> 21977 bytes
- .../KC705_testing.runs/synth_1/KC705_top.tcl       |   44 +-
- .../KC705_testing.runs/synth_1/KC705_top.vds       |  453 +-
- .../synth_1/KC705_top_utilization_synth.pb         |  Bin 291 -> 291 bytes
- .../synth_1/KC705_top_utilization_synth.rpt        |   25 +-
- .../KC705_testing.runs/synth_1/dont_touch.xdc      |    9 -
- .../KC705_testing.runs/synth_1/gen_run.xml         |   18 +-
- .../KC705_testing.runs/synth_1/project.wdf         |   33 -
- .../KC705_testing.runs/synth_1/runme.log           |  447 +-
- .../KC705_testing.runs/synth_1/vivado.jou          |    8 +-
- .../KC705_testing.runs/synth_1/vivado.pb           |  Bin 42526 -> 52998 bytes
- .../KC705_testing/KC705_testing.runs/versions.txt  |   16 +-
- .../vio_mmcm_synth_1/.Vivado_Synthesis.queue.rst   |    0
- .../vio_mmcm_synth_1/.Xil/vio_mmcm_propImpl.xdc    |    5 -
- .../vio_mmcm_synth_1/.vivado.begin.rst             |    5 -
- .../vio_mmcm_synth_1/.vivado.end.rst               |    0
- .../KC705_testing.runs/vio_mmcm_synth_1/ISEWrap.js |  270 -
- .../KC705_testing.runs/vio_mmcm_synth_1/ISEWrap.sh |   85 -
- .../vio_mmcm_synth_1/__synthesis_is_complete__     |    0
- .../vio_mmcm_synth_1/gen_run.xml                   |  120 -
- .../KC705_testing.runs/vio_mmcm_synth_1/htr.txt    |   10 -
- .../KC705_testing.runs/vio_mmcm_synth_1/rundef.js  |   41 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.bat  |   11 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.log  |  383 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.sh   |   40 -
- .../vio_mmcm_synth_1/vio_mmcm.dcp                  |  Bin 97208 -> 0 bytes
- .../vio_mmcm_synth_1/vio_mmcm.tcl                  |  219 -
- .../vio_mmcm_synth_1/vio_mmcm.vds                  |  393 -
- .../vio_mmcm_synth_1/vio_mmcm_sim_netlist.v        | 5725 -----------
- .../vio_mmcm_synth_1/vio_mmcm_sim_netlist.vhdl     | 9919 --------------------
- .../vio_mmcm_synth_1/vio_mmcm_stub.v               |   24 -
- .../vio_mmcm_synth_1/vio_mmcm_stub.vhdl            |   33 -
- .../vio_mmcm_synth_1/vio_mmcm_utilization_synth.pb |  Bin 291 -> 0 bytes
- .../vio_mmcm_utilization_synth.rpt                 |  182 -
- .../KC705_testing.runs/vio_mmcm_synth_1/vivado.jou |   24 -
- .../KC705_testing.runs/vio_mmcm_synth_1/vivado.pb  |  Bin 42360 -> 0 bytes
- .../utils_1/imports/synth_1/KC705_top.dcp          |  Bin 11693 -> 21967 bytes
- Projects/KC705_testing/KC705_testing.xpr           |  447 +-
- Top/KC705_testing/list/xil_defaultlib.src          |    9 +-
- sources/constraints/KC705_clocking.xdc             |    3 +-
- sources/constraints/KC705_physical.xdc             |   17 +-
- sources/hdl/KC705_top.vhd                          |  405 +-
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xci       | 1207 ---
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xdc       |  107 -
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xml       | 5611 -----------
- .../trans_data_wiz_rx_startup_fsm.vhd              |  792 --
- .../example_design/trans_data_wiz_sync_block.vhd   |  194 -
- .../trans_data_wiz_tx_startup_fsm.vhd              |  611 --
- sources/ip/Trans_Data_wiz/Trans_Data_wiz_ooc.xdc   |   84 -
- .../Trans_Data_wiz/doc/gtwizard_v3_6_changelog.txt |  347 -
- sources/ip/Trans_Data_wiz/tcl/v7ht.tcl             |  Bin 103433 -> 0 bytes
- sources/ip/Trans_Data_wiz/trans_data_wiz.vhd       |  663 --
- sources/ip/Trans_Data_wiz/trans_data_wiz.vho       |  397 -
- sources/ip/Trans_Data_wiz/trans_data_wiz_gt.vhd    |  817 --
- sources/ip/Trans_Data_wiz/trans_data_wiz_init.vhd  | 1108 ---
- .../ip/Trans_Data_wiz/trans_data_wiz_multi_gt.vhd  |  630 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_7s_mmcm.vh  |  680 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_7s_pll.vh   |  542 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_us_mmcm.vh  |  680 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_us_pll.vh   |  555 --
- .../mmcm_pll_drp_func_us_plus_mmcm.vh              |  886 --
- .../mmcm_pll_drp_func_us_plus_pll.vh               |  561 --
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.dcp   |  Bin 13414 -> 0 bytes
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.v     |   95 -
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci   |  709 --
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc   |   57 -
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xml   | 5035 ----------
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc |    2 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_clk_wiz.v |  219 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_ooc.xdc   |   55 -
- .../mmcm_sys_clk_wiz_sim_netlist.v                 |  280 -
- .../mmcm_sys_clk_wiz_sim_netlist.vhdl              |  207 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_stub.v    |   29 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_stub.vhdl |   34 -
- 88 files changed, 1398 insertions(+), 45200 deletions(-)
-INFO: [Hog:Msg-0] All done.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6181 ; free virtual = 12074
-Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6169 ; free virtual = 12073
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6169 ; free virtual = 12073
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6167 ; free virtual = 12072
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6167 ; free virtual = 12072
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6166 ; free virtual = 12072
-Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6166 ; free virtual = 12072
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done.
-Command: write_bitstream -force KC705_top.bit
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command write_bitstream
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, vio_rx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0], vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]... and (the first 15 of 23 listed).
-INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
-INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
-INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
-Loading data files...
-Loading site data...
-Loading route data...
-Processing options...
-Creating bitmap...
-Creating bitstream...
-Writing bitstream ./KC705_top.bit...
-INFO: [Vivado 12-1842] Bitgen Completed Successfully.
-INFO: [Common 17-83] Releasing license: Implementation
-233 Infos, 12 Warnings, 17 Critical Warnings and 0 Errors encountered.
-write_bitstream completed successfully
-write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 5154.953 ; gain = 0.000 ; free physical = 6164 ; free virtual = 12071
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci. Commit to Git to resolve this warning.
-CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Hog describe set to: v0.0.2-526FD3F-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty...
-INFO: [Hog:Msg-0] Copying main binary file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty/KC705_testing-v0.0.2-526FD3F-dirty.bit...
-INFO: [Hog:Msg-0] Copying /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx file into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty/KC705_testing-v0.0.2-526FD3F-dirty.ltx...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:46:52 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/tight_setup_hold_pins.txt b/Projects/KC705_testing/KC705_testing.runs/impl_1/tight_setup_hold_pins.txt
index 6a511ad..97ac715 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/tight_setup_hold_pins.txt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/tight_setup_hold_pins.txt
@@ -2,8 +2,8 @@
 | Launch Setup Clock                                                              | Launch Hold Clock                                                               | Pin                                                                                                                                               |
 +=================================================================================+=================================================================================+===================================================================================================================================================+
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D                                                                                 |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D                                                                                 |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D                                                                                 |
+| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D                                                                                 |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D                                                                                  |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D                                                                                 |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D                                                                                 |
@@ -20,8 +20,8 @@
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D                                                                                  |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D                                                                                 |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | vio_tx_settings/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D                                                                                          |
-| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D                                                                                 |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D                                                                                 |
+| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D                                                                                 |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D                                                                                 |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D                                                                                  |
 | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D                                                                                 |
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
index 8535850..2a01891 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 16:42:22 2024
-# Process ID: 178793
+# Start of session at: Wed Dec 18 16:51:31 2024
+# Process ID: 236962
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
 # Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
@@ -19,6 +19,6 @@
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :16481 MB
+# Available Virtual :19401 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb
index b94b924..e69de29 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_2312.backup.jou b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_2312.backup.jou
deleted file mode 100644
index e0f5e20..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_2312.backup.jou
+++ /dev/null
@@ -1,24 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 15:59:51 2024
-# Process ID: 2312
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.400 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :18878 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb
deleted file mode 100644
index 574ba63..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst b/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
index 18e4faa..753b425 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="178085" HostCore="20" HostMemory="16210284">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="236347" HostCore="20" HostMemory="16210284">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp
index a4d0446..a5976aa 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp and b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
index af10044..3038237 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
@@ -56,7 +56,6 @@ if {$::dispatch::connected} {
 }
 
 OPTRACE "synth_1" START { ROLLUP_AUTO }
-set_param chipscope.maxJobs 5
 set_msg_config  -string {{.*The IP file '.*' has been moved from its original location, as a result the outputs for this IP will now be generated in '.*'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands..*}}  -suppress  -regexp
 set_msg_config  -string {{.*File '.*.xci' referenced by design '.*' could not be found..*}}  -suppress  -regexp
 OPTRACE "Creating in-memory project" START { }
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
index ebd8fba..4d21b1b 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 16:41:22 2024
-# Process ID: 178129
+# Start of session at: Wed Dec 18 16:50:35 2024
+# Process ID: 236391
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1
 # Command line: vivado -log KC705_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source KC705_top.tcl
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -19,17 +19,15 @@
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :16491 MB
+# Available Virtual :19407 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1415.531 ; gain = 0.023 ; free physical = 9465 ; free virtual = 15333
+create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1414.504 ; gain = 0.023 ; free physical = 12093 ; free virtual = 18124
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-synthesis.tcl
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci. Commit to Git to resolve this warning.
-CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty...
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
 INFO: [Hog:Msg-0] Opening project KC705_testing...
 Scanning sources...
 Finished scanning sources
@@ -47,138 +45,120 @@ CRITICAL WARNING: [Hog:Msg-0] Number of errors: 1 (Design List files = 1, hog.co
 INFO: [Hog:Msg-0] Simulation list files match project. All ok!
 INFO: [Hog:Msg-0] Simulation config files match project. All ok!
 INFO: [Hog:Msg-0] All done.
-CRITICAL WARNING: [Hog:Msg-0] Project list or hog.conf mismatch, will use current SHA (526fd3f) and version will be set to 0.
+CRITICAL WARNING: [Hog:Msg-0] Project list or hog.conf mismatch, will use current SHA (2993113) and version will be set to 0.
 INFO: [Hog:Msg-0] Evaluating non committed changes...
 WARNING: [Hog:Msg-0] Found non committed changes:...
- .../ip/2024.1.2/3/7/37158d9ed405d4a7/stats.txt     |    4 +-
- .../KC705_testing.cache/wt/project.wpc             |    4 +-
- .../KC705_testing.cache/wt/synthesis.wdf           |    8 +-
- .../KC705_testing.cache/wt/webtalk_pa.xml          |    4 +-
- .../ipstatic/mmcm_pll_drp_func_7s_mmcm.vh          |  680 --
- .../ipstatic/mmcm_pll_drp_func_7s_pll.vh           |  542 --
- .../ipstatic/mmcm_pll_drp_func_us_mmcm.vh          |  680 --
- .../ipstatic/mmcm_pll_drp_func_us_pll.vh           |  555 --
- .../ipstatic/mmcm_pll_drp_func_us_plus_mmcm.vh     |  886 --
- .../ipstatic/mmcm_pll_drp_func_us_plus_pll.vh      |  561 --
- .../KC705_testing.runs/impl_1/.vivado.begin.rst    |   18 +-
- .../impl_1/vivado_96103.backup.jou                 |   24 -
- .../synth_1/.Xil/KC705_top_propImpl.xdc            |    7 -
- .../KC705_testing.runs/synth_1/.vivado.begin.rst   |    2 +-
- .../KC705_testing.runs/synth_1/.vivado.end.rst     |    0
- .../KC705_testing.runs/synth_1/KC705_top.dcp       |  Bin 11668 -> 0 bytes
- .../KC705_testing.runs/synth_1/KC705_top.tcl       |   44 +-
- .../KC705_testing.runs/synth_1/KC705_top.vds       |  399 +-
- .../synth_1/KC705_top_utilization_synth.pb         |  Bin 291 -> 0 bytes
- .../synth_1/KC705_top_utilization_synth.rpt        |  180 -
- .../synth_1/__synthesis_is_complete__              |    0
- .../KC705_testing.runs/synth_1/dont_touch.xdc      |    9 -
- .../KC705_testing.runs/synth_1/gen_run.xml         |   18 +-
- .../synth_1/incr_synth_reason.pb                   |    1 -
- .../KC705_testing.runs/synth_1/project.wdf         |   33 -
- .../KC705_testing.runs/synth_1/runme.log           |  393 +-
- .../KC705_testing.runs/synth_1/vivado.jou          |    8 +-
- .../KC705_testing.runs/synth_1/vivado.pb           |  Bin 42526 -> 3360 bytes
- .../KC705_testing/KC705_testing.runs/versions.txt  |    8 +-
- .../vio_mmcm_synth_1/.Vivado_Synthesis.queue.rst   |    0
- .../vio_mmcm_synth_1/.Xil/vio_mmcm_propImpl.xdc    |    5 -
- .../vio_mmcm_synth_1/.vivado.begin.rst             |    5 -
- .../vio_mmcm_synth_1/.vivado.end.rst               |    0
- .../KC705_testing.runs/vio_mmcm_synth_1/ISEWrap.js |  270 -
- .../KC705_testing.runs/vio_mmcm_synth_1/ISEWrap.sh |   85 -
- .../vio_mmcm_synth_1/__synthesis_is_complete__     |    0
- .../vio_mmcm_synth_1/gen_run.xml                   |  120 -
- .../KC705_testing.runs/vio_mmcm_synth_1/htr.txt    |   10 -
- .../KC705_testing.runs/vio_mmcm_synth_1/rundef.js  |   41 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.bat  |   11 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.log  |  383 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.sh   |   40 -
- .../vio_mmcm_synth_1/vio_mmcm.dcp                  |  Bin 97208 -> 0 bytes
- .../vio_mmcm_synth_1/vio_mmcm.tcl                  |  219 -
- .../vio_mmcm_synth_1/vio_mmcm.vds                  |  393 -
- .../vio_mmcm_synth_1/vio_mmcm_sim_netlist.v        | 5725 -----------
- .../vio_mmcm_synth_1/vio_mmcm_sim_netlist.vhdl     | 9919 --------------------
- .../vio_mmcm_synth_1/vio_mmcm_stub.v               |   24 -
- .../vio_mmcm_synth_1/vio_mmcm_stub.vhdl            |   33 -
- .../vio_mmcm_synth_1/vio_mmcm_utilization_synth.pb |  Bin 291 -> 0 bytes
- .../vio_mmcm_utilization_synth.rpt                 |  182 -
- .../KC705_testing.runs/vio_mmcm_synth_1/vivado.jou |   24 -
- .../KC705_testing.runs/vio_mmcm_synth_1/vivado.pb  |  Bin 42360 -> 0 bytes
- .../utils_1/imports/synth_1/KC705_top.dcp          |  Bin 11693 -> 21967 bytes
- Projects/KC705_testing/KC705_testing.xpr           |  441 +-
- Top/KC705_testing/list/xil_defaultlib.src          |    9 +-
- sources/constraints/KC705_clocking.xdc             |    3 +-
- sources/constraints/KC705_physical.xdc             |   21 +-
- sources/hdl/KC705_top.vhd                          |  405 +-
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xci       | 1207 ---
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xdc       |  107 -
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xml       | 5611 -----------
- .../trans_data_wiz_rx_startup_fsm.vhd              |  792 --
- .../example_design/trans_data_wiz_sync_block.vhd   |  194 -
- .../trans_data_wiz_tx_startup_fsm.vhd              |  611 --
- sources/ip/Trans_Data_wiz/Trans_Data_wiz_ooc.xdc   |   84 -
- .../Trans_Data_wiz/doc/gtwizard_v3_6_changelog.txt |  347 -
- sources/ip/Trans_Data_wiz/tcl/v7ht.tcl             |  Bin 103433 -> 0 bytes
- sources/ip/Trans_Data_wiz/trans_data_wiz.vhd       |  663 --
- sources/ip/Trans_Data_wiz/trans_data_wiz.vho       |  397 -
- sources/ip/Trans_Data_wiz/trans_data_wiz_gt.vhd    |  817 --
- sources/ip/Trans_Data_wiz/trans_data_wiz_init.vhd  | 1108 ---
- .../ip/Trans_Data_wiz/trans_data_wiz_multi_gt.vhd  |  630 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_7s_mmcm.vh  |  680 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_7s_pll.vh   |  542 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_us_mmcm.vh  |  680 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_us_pll.vh   |  555 --
- .../mmcm_pll_drp_func_us_plus_mmcm.vh              |  886 --
- .../mmcm_pll_drp_func_us_plus_pll.vh               |  561 --
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.dcp   |  Bin 13414 -> 0 bytes
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.v     |   95 -
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci   |  709 --
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc   |   57 -
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xml   | 5035 ----------
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc |    2 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_clk_wiz.v |  219 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_ooc.xdc   |   55 -
- .../mmcm_sys_clk_wiz_sim_netlist.v                 |  280 -
- .../mmcm_sys_clk_wiz_sim_netlist.vhdl              |  207 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_stub.v    |   29 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_stub.vhdl |   34 -
- 91 files changed, 883 insertions(+), 45747 deletions(-)
-CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (526fd3f) and create a dirty bitfile...
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/trans_wiz/trans_wiz.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/ila_data_in/ila_data_in.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/vio_DRP/vio_DRP.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/vio_misc/vio_misc.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/vio_QPLL/vio_QPLL.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/vio_TRANS/vio_TRANS.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/vio_TX/vio_TX.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.2-526FD3F-dirty
+ .../KC705_testing.cache/wt/project.wpc             |     2 +-
+ .../impl_1/.Vivado_Implementation.queue.rst        |     0
+ .../impl_1/.init_design.begin.rst                  |     5 -
+ .../KC705_testing.runs/impl_1/.init_design.end.rst |     0
+ .../impl_1/.opt_design.begin.rst                   |     5 -
+ .../KC705_testing.runs/impl_1/.opt_design.end.rst  |     0
+ .../impl_1/.phys_opt_design.begin.rst              |     5 -
+ .../impl_1/.phys_opt_design.end.rst                |     0
+ .../impl_1/.place_design.begin.rst                 |     5 -
+ .../impl_1/.place_design.end.rst                   |     0
+ .../impl_1/.route_design.begin.rst                 |     5 -
+ .../impl_1/.route_design.end.rst                   |     0
+ .../KC705_testing.runs/impl_1/.vivado.begin.rst    |    25 -
+ .../KC705_testing.runs/impl_1/.vivado.end.rst      |     0
+ .../impl_1/.write_bitstream.begin.rst              |     5 -
+ .../impl_1/.write_bitstream.end.rst                |     0
+ .../KC705_testing.runs/impl_1/ISEWrap.js           |   270 -
+ .../KC705_testing.runs/impl_1/ISEWrap.sh           |    85 -
+ .../KC705_testing.runs/impl_1/KC705_top.bit        |   Bin 11443718 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top.ltx        |  1405 --
+ .../KC705_testing.runs/impl_1/KC705_top.tcl        |   391 -
+ .../KC705_testing.runs/impl_1/KC705_top.vdi        |  1183 --
+ .../impl_1/KC705_top_2312.backup.vdi               |  1126 --
+ .../impl_1/KC705_top_bus_skew_routed.pb            |     2 -
+ .../impl_1/KC705_top_bus_skew_routed.rpt           |   429 -
+ .../impl_1/KC705_top_bus_skew_routed.rpx           |   Bin 106871 -> 0 bytes
+ .../impl_1/KC705_top_clock_utilization_routed.rpt  |   285 -
+ .../impl_1/KC705_top_control_sets_placed.rpt       |   368 -
+ .../impl_1/KC705_top_drc_opted.pb                  |   Bin 37 -> 0 bytes
+ .../impl_1/KC705_top_drc_opted.rpt                 |    49 -
+ .../impl_1/KC705_top_drc_opted.rpx                 |   Bin 1630 -> 0 bytes
+ .../impl_1/KC705_top_drc_routed.pb                 |   Bin 75 -> 0 bytes
+ .../impl_1/KC705_top_drc_routed.rpt                |    86 -
+ .../impl_1/KC705_top_drc_routed.rpx                |   Bin 10681 -> 0 bytes
+ .../impl_1/KC705_top_io_placed.rpt                 |   942 --
+ .../impl_1/KC705_top_methodology_drc_routed.pb     |   Bin 53 -> 0 bytes
+ .../impl_1/KC705_top_methodology_drc_routed.rpt    |   824 --
+ .../impl_1/KC705_top_methodology_drc_routed.rpx    |   Bin 208201 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top_opt.dcp    |   Bin 2379342 -> 0 bytes
+ .../impl_1/KC705_top_physopt.dcp                   |   Bin 3162543 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top_placed.dcp |   Bin 3172972 -> 0 bytes
+ .../impl_1/KC705_top_power_routed.rpt              |   184 -
+ .../impl_1/KC705_top_power_routed.rpx              |   Bin 5235253 -> 0 bytes
+ .../impl_1/KC705_top_power_summary_routed.pb       |   Bin 855 -> 0 bytes
+ .../impl_1/KC705_top_route_status.pb               |   Bin 44 -> 0 bytes
+ .../impl_1/KC705_top_route_status.rpt              |    12 -
+ .../KC705_testing.runs/impl_1/KC705_top_routed.dcp |   Bin 3720372 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed.pb      |   Bin 110 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed.rpt     | 14125 -------------------
+ .../impl_1/KC705_top_timing_summary_routed.rpx     |   Bin 1298933 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed_1.pb    |   Bin 110 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed_1.rpt   | 14125 -------------------
+ .../impl_1/KC705_top_timing_summary_routed_1.rpx   |   Bin 1298945 -> 0 bytes
+ .../impl_1/KC705_top_utilization_placed.pb         |   Bin 291 -> 0 bytes
+ .../impl_1/KC705_top_utilization_placed.rpt        |   249 -
+ .../KC705_testing.runs/impl_1/clockInfo.txt        |    10 -
+ .../KC705_testing.runs/impl_1/debug_nets.ltx       |  1405 --
+ .../KC705_testing.runs/impl_1/gen_run.xml          |   202 -
+ .../KC705_testing.runs/impl_1/htr.txt              |    10 -
+ .../KC705_testing.runs/impl_1/init_design.pb       |   Bin 10590 -> 0 bytes
+ .../KC705_testing.runs/impl_1/opt_design.pb        |   Bin 19407 -> 0 bytes
+ .../KC705_testing.runs/impl_1/phys_opt_design.pb   |   Bin 22246 -> 0 bytes
+ .../KC705_testing.runs/impl_1/place_design.pb      |   Bin 25137 -> 0 bytes
+ .../KC705_testing.runs/impl_1/project.wdf          |    39 -
+ .../KC705_testing.runs/impl_1/route_design.pb      |   Bin 33299 -> 0 bytes
+ .../impl_1/route_report_utilization_0.pb           |   Bin 291 -> 0 bytes
+ .../impl_1/route_report_utilization_0.rpt          |   249 -
+ .../KC705_testing.runs/impl_1/rundef.js            |    45 -
+ .../KC705_testing.runs/impl_1/runme.bat            |    11 -
+ .../KC705_testing.runs/impl_1/runme.log            |  1173 --
+ .../KC705_testing.runs/impl_1/runme.sh             |    44 -
+ .../impl_1/tight_setup_hold_pins.txt               |   108 -
+ .../KC705_testing.runs/impl_1/vivado.jou           |    24 -
+ .../KC705_testing.runs/impl_1/vivado.pb            |   Bin 112 -> 0 bytes
+ .../impl_1/vivado_2312.backup.jou                  |    24 -
+ .../KC705_testing.runs/impl_1/write_bitstream.pb   |   Bin 11986 -> 0 bytes
+ .../synth_1/.Xil/KC705_top_propImpl.xdc            |    17 -
+ .../KC705_testing.runs/synth_1/.vivado.begin.rst   |     2 +-
+ .../KC705_testing.runs/synth_1/.vivado.end.rst     |     0
+ .../KC705_testing.runs/synth_1/KC705_top.dcp       |   Bin 21977 -> 0 bytes
+ .../KC705_testing.runs/synth_1/KC705_top.tcl       |     1 -
+ .../KC705_testing.runs/synth_1/KC705_top.vds       |   442 +-
+ .../synth_1/KC705_top_utilization_synth.pb         |   Bin 291 -> 0 bytes
+ .../synth_1/KC705_top_utilization_synth.rpt        |   187 -
+ .../synth_1/__synthesis_is_complete__              |     0
+ .../KC705_testing.runs/synth_1/gen_run.xml         |     2 +-
+ .../synth_1/incr_synth_reason.pb                   |     1 -
+ .../KC705_testing.runs/synth_1/runme.log           |   438 +-
+ .../KC705_testing.runs/synth_1/vivado.jou          |     6 +-
+ .../KC705_testing.runs/synth_1/vivado.pb           |   Bin 52998 -> 2586 bytes
+ .../utils_1/imports/synth_1/KC705_top.dcp          |   Bin 21967 -> 21977 bytes
+ Projects/KC705_testing/KC705_testing.xpr           |    87 +-
+ vivado.log                                         |     2 +
+ vivado_pid540.str                                  |  1077 --
+ 94 files changed, 61 insertions(+), 41742 deletions(-)
+CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (2993113) and create a dirty bitfile...
+INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.2-2993113-dirty
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
 INFO: [Hog:WriteGenerics-0] Passing parameters/generics to project's top module...
 INFO: [Hog:WriteGenerics-0] Setting parameters/generics...
 INFO: [Hog:Msg-0] Opening version file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/versions.txt...
  ------------------------- PRE SYNTHESIS -------------------------
- 18/12/2024 at 16:41:39
- Firmware date and time: 16122024, 00090354
- Global SHA: 526fd3f, VER: 0.0.0
- Constraints SHA: 526fd3f, VER: 0.0.2
+ 18/12/2024 at 16:50:48
+ Firmware date and time: 18122024, 00164819
+ Global SHA: 2993113, VER: 0.0.0
+ Constraints SHA: 2993113, VER: 0.0.2
  Top SHA: ab3d196, VER: 0.0.0
  Hog SHA: 219f277, VER: 8.15.4
  --- Libraries ---
- xil_defaultlib SHA: 526fd3f, VER: 0.0.2
- ips SHA: , VER: 0.0.0
+ xil_defaultlib SHA: 2993113, VER: 0.0.2
+ ips SHA: 2993113, VER: 0.0.2
  -----------------------------------------------------------------
 INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705. Skipping this step
 INFO: [Hog:Msg-0] All done.
@@ -195,56 +175,56 @@ INFO: [Designutils 20-5440] No compile time benefit to using incremental synthes
 INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
 INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
 INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
-INFO: [Synth 8-7075] Helper process launched with PID 178377
+INFO: [Synth 8-7075] Helper process launched with PID 236560
 ---------------------------------------------------------------------------------
-Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2280.828 ; gain = 402.711 ; free physical = 8289 ; free virtual = 14157
+Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2284.809 ; gain = 402.711 ; free physical = 10905 ; free virtual = 16940
 ---------------------------------------------------------------------------------
 INFO: [Synth 8-638] synthesizing module 'KC705_top' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:45]
-	Parameter GLOBAL_DATE bound to: 32'b00010110000100100010000000100100 
-	Parameter GLOBAL_TIME bound to: 32'b00000000000010010000001101010100 
+	Parameter GLOBAL_DATE bound to: 32'b00011000000100100010000000100100 
+	Parameter GLOBAL_TIME bound to: 32'b00000000000101100100100000011001 
 	Parameter GLOBAL_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter GLOBAL_SHA bound to: 32'b00000101001001101111110100111111 
+	Parameter GLOBAL_SHA bound to: 32'b00000010100110010011000100010011 
 	Parameter TOP_VER bound to: 32'b00000000000000000000000000000000 
 	Parameter TOP_SHA bound to: 32'b00001010101100111101000110010110 
 	Parameter CON_VER bound to: 32'b00000000000000000000000000000010 
-	Parameter CON_SHA bound to: 32'b00000101001001101111110100111111 
+	Parameter CON_SHA bound to: 32'b00000010100110010011000100010011 
 	Parameter HOG_VER bound to: 32'b00001000000011110000000000000100 
 	Parameter HOG_SHA bound to: 32'b00000010000110011111001001110111 
-	Parameter IPS_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter IPS_SHA bound to: 32'b00000000000000000000000000000000 
+	Parameter IPS_VER bound to: 32'b00000000000000000000000000000010 
+	Parameter IPS_SHA bound to: 32'b00000010100110010011000100010011 
 	Parameter XIL_DEFAULTLIB_VER bound to: 32'b00000000000000000000000000000010 
-	Parameter XIL_DEFAULTLIB_SHA bound to: 32'b00000101001001101111110100111111 
+	Parameter XIL_DEFAULTLIB_SHA bound to: 32'b00000010100110010011000100010011 
 INFO: [Synth 8-113] binding component instance 'IBUFDS_sys_clk' to cell 'IBUFDS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:286]
-INFO: [Synth 8-3491] module 'trans_wiz' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' bound to instance 'trans_wiz_TxRx' of component 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]
-INFO: [Synth 8-638] synthesizing module 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:68]
-INFO: [Synth 8-3491] module 'vio_DRP' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:6' bound to instance 'vio_DRP_settings' of component 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:383]
-INFO: [Synth 8-638] synthesizing module 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:19]
-INFO: [Synth 8-3491] module 'vio_QPLL' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:6' bound to instance 'vio_qppl_lck_pd' of component 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:394]
-INFO: [Synth 8-638] synthesizing module 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:16]
-INFO: [Synth 8-3491] module 'vio_TRANS' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:6' bound to instance 'vio_TRANS_settings' of component 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:402]
-INFO: [Synth 8-638] synthesizing module 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:19]
-INFO: [Synth 8-3491] module 'vio_RX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_RX_stub.vhdl:6' bound to instance 'vio_rx_settings' of component 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:413]
-INFO: [Synth 8-638] synthesizing module 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_RX_stub.vhdl:26]
-INFO: [Synth 8-3491] module 'vio_TX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_TX_stub.vhdl:6' bound to instance 'vio_tx_settings' of component 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:431]
-INFO: [Synth 8-638] synthesizing module 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_TX_stub.vhdl:20]
-INFO: [Synth 8-3491] module 'vio_misc' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_misc_stub.vhdl:6' bound to instance 'vio_misc_settings' of component 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:443]
-INFO: [Synth 8-638] synthesizing module 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_misc_stub.vhdl:17]
-INFO: [Synth 8-3491] module 'ila_data_in' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:6' bound to instance 'ila_data_inout' of component 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:452]
-INFO: [Synth 8-638] synthesizing module 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:15]
+INFO: [Synth 8-3491] module 'trans_wiz' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' bound to instance 'trans_wiz_TxRx' of component 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]
+INFO: [Synth 8-638] synthesizing module 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:68]
+INFO: [Synth 8-3491] module 'vio_DRP' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:6' bound to instance 'vio_DRP_settings' of component 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:383]
+INFO: [Synth 8-638] synthesizing module 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:19]
+INFO: [Synth 8-3491] module 'vio_QPLL' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:6' bound to instance 'vio_qppl_lck_pd' of component 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:394]
+INFO: [Synth 8-638] synthesizing module 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:16]
+INFO: [Synth 8-3491] module 'vio_TRANS' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:6' bound to instance 'vio_TRANS_settings' of component 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:402]
+INFO: [Synth 8-638] synthesizing module 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:19]
+INFO: [Synth 8-3491] module 'vio_RX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_RX_stub.vhdl:6' bound to instance 'vio_rx_settings' of component 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:413]
+INFO: [Synth 8-638] synthesizing module 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_RX_stub.vhdl:26]
+INFO: [Synth 8-3491] module 'vio_TX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TX_stub.vhdl:6' bound to instance 'vio_tx_settings' of component 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:431]
+INFO: [Synth 8-638] synthesizing module 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TX_stub.vhdl:20]
+INFO: [Synth 8-3491] module 'vio_misc' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_misc_stub.vhdl:6' bound to instance 'vio_misc_settings' of component 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:443]
+INFO: [Synth 8-638] synthesizing module 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_misc_stub.vhdl:17]
+INFO: [Synth 8-3491] module 'ila_data_in' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:6' bound to instance 'ila_data_inout' of component 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:452]
+INFO: [Synth 8-638] synthesizing module 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:15]
 INFO: [Synth 8-256] done synthesizing module 'KC705_top' (0#1) [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:45]
 ---------------------------------------------------------------------------------
-Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.797 ; gain = 493.680 ; free physical = 8192 ; free virtual = 14062
+Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.777 ; gain = 493.680 ; free physical = 10807 ; free virtual = 16843
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Handling Custom Attributes
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.797 ; gain = 493.680 ; free physical = 8192 ; free virtual = 14062
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2378.746 ; gain = 496.648 ; free physical = 10803 ; free virtual = 16839
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.797 ; gain = 493.680 ; free physical = 8192 ; free virtual = 14062
+Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2378.746 ; gain = 496.648 ; free physical = 10803 ; free virtual = 16839
 ---------------------------------------------------------------------------------
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.797 ; gain = 0.000 ; free physical = 8192 ; free virtual = 14062
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.746 ; gain = 0.000 ; free physical = 10799 ; free virtual = 16835
 INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-570] Preparing netlist for logic optimization
@@ -275,11 +255,11 @@ Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/
 Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 Completed Processing XDC Constraints
 
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.531 ; gain = 0.000 ; free physical = 8178 ; free virtual = 14048
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10791 ; free virtual = 16827
 INFO: [Project 1-111] Unisim Transformation Summary:
 No Unisim elements were transformed.
 
-Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.531 ; gain = 0.000 ; free physical = 8178 ; free virtual = 14048
+Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10791 ; free virtual = 16827
 WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_data_inout' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
 WARNING: [Timing 38-316] Clock period '16.667' specified during out-of-context synthesis of instance 'trans_wiz_TxRx' at clock pin 'sysclk_in' is different from the actual clock period '5.000', this can lead to different synthesis results.
 WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_DRP_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
@@ -291,14 +271,14 @@ WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context s
 INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
 INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
 ---------------------------------------------------------------------------------
-Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8182 ; free virtual = 14051
+Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Loading Part and Timing Information
 ---------------------------------------------------------------------------------
 Loading part: xc7k325tffg900-2
 ---------------------------------------------------------------------------------
-Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8182 ; free virtual = 14051
+Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Applying 'set_property' XDC Constraints
@@ -312,10 +292,10 @@ Applied set_property KEEP_HIERARCHY = SOFT for vio_misc_settings. (constraint fi
 Applied set_property KEEP_HIERARCHY = SOFT for vio_tx_settings. (constraint file  auto generated constraint).
 Applied set_property KEEP_HIERARCHY = SOFT for ila_data_inout. (constraint file  auto generated constraint).
 ---------------------------------------------------------------------------------
-Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8182 ; free virtual = 14051
+Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8180 ; free virtual = 14050
+Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10788 ; free virtual = 16824
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start RTL Component Statistics 
@@ -338,25 +318,25 @@ Start Cross Boundary and Area Optimization
 ---------------------------------------------------------------------------------
 WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
 ---------------------------------------------------------------------------------
-Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10785 ; free virtual = 16826
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Applying XDC Timing Constraints
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8174 ; free virtual = 14049
+Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Timing Optimization
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8174 ; free virtual = 14049
+Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Technology Mapping
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8174 ; free virtual = 14049
+Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start IO Insertion
@@ -374,37 +354,37 @@ Start Final Netlist Cleanup
 Finished Final Netlist Cleanup
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Instances
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Rebuilding User Hierarchy
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Ports
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Handling Custom Attributes
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Nets
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Writing Synthesis Report
@@ -441,39 +421,37 @@ Report Cell Usage:
 |11    |OBUF             |     2|
 +------+-----------------+------+
 ---------------------------------------------------------------------------------
-Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
-Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2587.531 ; gain = 493.680 ; free physical = 8177 ; free virtual = 14052
-Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2594.848 ; gain = 496.648 ; free physical = 10787 ; free virtual = 16828
+Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 INFO: [Project 1-571] Translating synthesized netlist
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.531 ; gain = 0.000 ; free physical = 8177 ; free virtual = 14052
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10787 ; free virtual = 16828
 INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-570] Preparing netlist for logic optimization
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.531 ; gain = 0.000 ; free physical = 8476 ; free virtual = 14350
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 11084 ; free virtual = 17125
 INFO: [Project 1-111] Unisim Transformation Summary:
 No Unisim elements were transformed.
 
 Synth Design complete | Checksum: 87392fd
 INFO: [Common 17-83] Releasing license: Synthesis
-65 Infos, 11 Warnings, 22 Critical Warnings and 0 Errors encountered.
+65 Infos, 11 Warnings, 6 Critical Warnings and 0 Errors encountered.
 synth_design completed successfully
-synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2587.531 ; gain = 1076.945 ; free physical = 8476 ; free virtual = 14351
-INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2027.482; main = 1679.418; forked = 399.081
-INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3576.672; main = 2555.516; forked = 1021.156
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.531 ; gain = 0.000 ; free physical = 8476 ; free virtual = 14351
+synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2594.848 ; gain = 1082.281 ; free physical = 11084 ; free virtual = 17125
+INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2034.212; main = 1687.796; forked = 401.116
+INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3583.992; main = 2562.832; forked = 1021.160
+Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 11084 ; free virtual = 17125
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp' has been generated.
 INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-synthesis.tcl
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci. Commit to Git to resolve this warning.
-CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-526FD3F-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty...
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
 INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:42:10 2024...
+INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:51:17 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt
index 1ad0823..a610bc7 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 18 16:42:09 2024
+| Date         : Wed Dec 18 16:51:16 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
 | Design       : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml b/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
index 4f97c13..3152a24 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
@@ -1,5 +1,5 @@
 <?xml version="1.0" encoding="UTF-8"?>
-<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1734536479" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
+<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1734537032" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
   <File Type="VDS-TIMING-PB" Name="KC705_top_timing_summary_synth.pb"/>
   <File Type="VDS-TIMINGSUMMARY" Name="KC705_top_timing_summary_synth.rpt"/>
   <File Type="RDS-DCP" Name="KC705_top.dcp"/>
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log b/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
index fc601bb..a0b7b47 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
@@ -7,19 +7,17 @@
   **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
   **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
   **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 18 16:41:22 2024
+  **** Start of session at: Wed Dec 18 16:50:35 2024
     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
     ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1415.531 ; gain = 0.023 ; free physical = 9465 ; free virtual = 15333
+create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1414.504 ; gain = 0.023 ; free physical = 12093 ; free virtual = 18124
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-synthesis.tcl
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci. Commit to Git to resolve this warning.
-CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty...
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
 INFO: [Hog:Msg-0] Opening project KC705_testing...
 Scanning sources...
 Finished scanning sources
@@ -37,138 +35,120 @@ CRITICAL WARNING: [Hog:Msg-0] Number of errors: 1 (Design List files = 1, hog.co
 INFO: [Hog:Msg-0] Simulation list files match project. All ok!
 INFO: [Hog:Msg-0] Simulation config files match project. All ok!
 INFO: [Hog:Msg-0] All done.
-CRITICAL WARNING: [Hog:Msg-0] Project list or hog.conf mismatch, will use current SHA (526fd3f) and version will be set to 0.
+CRITICAL WARNING: [Hog:Msg-0] Project list or hog.conf mismatch, will use current SHA (2993113) and version will be set to 0.
 INFO: [Hog:Msg-0] Evaluating non committed changes...
 WARNING: [Hog:Msg-0] Found non committed changes:...
- .../ip/2024.1.2/3/7/37158d9ed405d4a7/stats.txt     |    4 +-
- .../KC705_testing.cache/wt/project.wpc             |    4 +-
- .../KC705_testing.cache/wt/synthesis.wdf           |    8 +-
- .../KC705_testing.cache/wt/webtalk_pa.xml          |    4 +-
- .../ipstatic/mmcm_pll_drp_func_7s_mmcm.vh          |  680 --
- .../ipstatic/mmcm_pll_drp_func_7s_pll.vh           |  542 --
- .../ipstatic/mmcm_pll_drp_func_us_mmcm.vh          |  680 --
- .../ipstatic/mmcm_pll_drp_func_us_pll.vh           |  555 --
- .../ipstatic/mmcm_pll_drp_func_us_plus_mmcm.vh     |  886 --
- .../ipstatic/mmcm_pll_drp_func_us_plus_pll.vh      |  561 --
- .../KC705_testing.runs/impl_1/.vivado.begin.rst    |   18 +-
- .../impl_1/vivado_96103.backup.jou                 |   24 -
- .../synth_1/.Xil/KC705_top_propImpl.xdc            |    7 -
- .../KC705_testing.runs/synth_1/.vivado.begin.rst   |    2 +-
- .../KC705_testing.runs/synth_1/.vivado.end.rst     |    0
- .../KC705_testing.runs/synth_1/KC705_top.dcp       |  Bin 11668 -> 0 bytes
- .../KC705_testing.runs/synth_1/KC705_top.tcl       |   44 +-
- .../KC705_testing.runs/synth_1/KC705_top.vds       |  399 +-
- .../synth_1/KC705_top_utilization_synth.pb         |  Bin 291 -> 0 bytes
- .../synth_1/KC705_top_utilization_synth.rpt        |  180 -
- .../synth_1/__synthesis_is_complete__              |    0
- .../KC705_testing.runs/synth_1/dont_touch.xdc      |    9 -
- .../KC705_testing.runs/synth_1/gen_run.xml         |   18 +-
- .../synth_1/incr_synth_reason.pb                   |    1 -
- .../KC705_testing.runs/synth_1/project.wdf         |   33 -
- .../KC705_testing.runs/synth_1/runme.log           |  393 +-
- .../KC705_testing.runs/synth_1/vivado.jou          |    8 +-
- .../KC705_testing.runs/synth_1/vivado.pb           |  Bin 42526 -> 3360 bytes
- .../KC705_testing/KC705_testing.runs/versions.txt  |    8 +-
- .../vio_mmcm_synth_1/.Vivado_Synthesis.queue.rst   |    0
- .../vio_mmcm_synth_1/.Xil/vio_mmcm_propImpl.xdc    |    5 -
- .../vio_mmcm_synth_1/.vivado.begin.rst             |    5 -
- .../vio_mmcm_synth_1/.vivado.end.rst               |    0
- .../KC705_testing.runs/vio_mmcm_synth_1/ISEWrap.js |  270 -
- .../KC705_testing.runs/vio_mmcm_synth_1/ISEWrap.sh |   85 -
- .../vio_mmcm_synth_1/__synthesis_is_complete__     |    0
- .../vio_mmcm_synth_1/gen_run.xml                   |  120 -
- .../KC705_testing.runs/vio_mmcm_synth_1/htr.txt    |   10 -
- .../KC705_testing.runs/vio_mmcm_synth_1/rundef.js  |   41 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.bat  |   11 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.log  |  383 -
- .../KC705_testing.runs/vio_mmcm_synth_1/runme.sh   |   40 -
- .../vio_mmcm_synth_1/vio_mmcm.dcp                  |  Bin 97208 -> 0 bytes
- .../vio_mmcm_synth_1/vio_mmcm.tcl                  |  219 -
- .../vio_mmcm_synth_1/vio_mmcm.vds                  |  393 -
- .../vio_mmcm_synth_1/vio_mmcm_sim_netlist.v        | 5725 -----------
- .../vio_mmcm_synth_1/vio_mmcm_sim_netlist.vhdl     | 9919 --------------------
- .../vio_mmcm_synth_1/vio_mmcm_stub.v               |   24 -
- .../vio_mmcm_synth_1/vio_mmcm_stub.vhdl            |   33 -
- .../vio_mmcm_synth_1/vio_mmcm_utilization_synth.pb |  Bin 291 -> 0 bytes
- .../vio_mmcm_utilization_synth.rpt                 |  182 -
- .../KC705_testing.runs/vio_mmcm_synth_1/vivado.jou |   24 -
- .../KC705_testing.runs/vio_mmcm_synth_1/vivado.pb  |  Bin 42360 -> 0 bytes
- .../utils_1/imports/synth_1/KC705_top.dcp          |  Bin 11693 -> 21967 bytes
- Projects/KC705_testing/KC705_testing.xpr           |  441 +-
- Top/KC705_testing/list/xil_defaultlib.src          |    9 +-
- sources/constraints/KC705_clocking.xdc             |    3 +-
- sources/constraints/KC705_physical.xdc             |   21 +-
- sources/hdl/KC705_top.vhd                          |  405 +-
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xci       | 1207 ---
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xdc       |  107 -
- sources/ip/Trans_Data_wiz/Trans_Data_wiz.xml       | 5611 -----------
- .../trans_data_wiz_rx_startup_fsm.vhd              |  792 --
- .../example_design/trans_data_wiz_sync_block.vhd   |  194 -
- .../trans_data_wiz_tx_startup_fsm.vhd              |  611 --
- sources/ip/Trans_Data_wiz/Trans_Data_wiz_ooc.xdc   |   84 -
- .../Trans_Data_wiz/doc/gtwizard_v3_6_changelog.txt |  347 -
- sources/ip/Trans_Data_wiz/tcl/v7ht.tcl             |  Bin 103433 -> 0 bytes
- sources/ip/Trans_Data_wiz/trans_data_wiz.vhd       |  663 --
- sources/ip/Trans_Data_wiz/trans_data_wiz.vho       |  397 -
- sources/ip/Trans_Data_wiz/trans_data_wiz_gt.vhd    |  817 --
- sources/ip/Trans_Data_wiz/trans_data_wiz_init.vhd  | 1108 ---
- .../ip/Trans_Data_wiz/trans_data_wiz_multi_gt.vhd  |  630 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_7s_mmcm.vh  |  680 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_7s_pll.vh   |  542 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_us_mmcm.vh  |  680 --
- .../mmcm_sys_clk_wiz/mmcm_pll_drp_func_us_pll.vh   |  555 --
- .../mmcm_pll_drp_func_us_plus_mmcm.vh              |  886 --
- .../mmcm_pll_drp_func_us_plus_pll.vh               |  561 --
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.dcp   |  Bin 13414 -> 0 bytes
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.v     |   95 -
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci   |  709 --
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc   |   57 -
- sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xml   | 5035 ----------
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc |    2 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_clk_wiz.v |  219 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_ooc.xdc   |   55 -
- .../mmcm_sys_clk_wiz_sim_netlist.v                 |  280 -
- .../mmcm_sys_clk_wiz_sim_netlist.vhdl              |  207 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_stub.v    |   29 -
- .../ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_stub.vhdl |   34 -
- 91 files changed, 883 insertions(+), 45747 deletions(-)
-CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (526fd3f) and create a dirty bitfile...
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/trans_wiz/trans_wiz.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/ila_data_in/ila_data_in.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/vio_DRP/vio_DRP.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/vio_misc/vio_misc.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/vio_QPLL/vio_QPLL.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/vio_TRANS/vio_TRANS.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci is not in the git repository. Please add it with:
- git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci
-CRITICAL WARNING: [Hog:Msg-0] sources/ip/vio_TX/vio_TX.xci is not in the git repository. Will use current SHA (526fd3f) and version will be set to 0.
-INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.2-526FD3F-dirty
+ .../KC705_testing.cache/wt/project.wpc             |     2 +-
+ .../impl_1/.Vivado_Implementation.queue.rst        |     0
+ .../impl_1/.init_design.begin.rst                  |     5 -
+ .../KC705_testing.runs/impl_1/.init_design.end.rst |     0
+ .../impl_1/.opt_design.begin.rst                   |     5 -
+ .../KC705_testing.runs/impl_1/.opt_design.end.rst  |     0
+ .../impl_1/.phys_opt_design.begin.rst              |     5 -
+ .../impl_1/.phys_opt_design.end.rst                |     0
+ .../impl_1/.place_design.begin.rst                 |     5 -
+ .../impl_1/.place_design.end.rst                   |     0
+ .../impl_1/.route_design.begin.rst                 |     5 -
+ .../impl_1/.route_design.end.rst                   |     0
+ .../KC705_testing.runs/impl_1/.vivado.begin.rst    |    25 -
+ .../KC705_testing.runs/impl_1/.vivado.end.rst      |     0
+ .../impl_1/.write_bitstream.begin.rst              |     5 -
+ .../impl_1/.write_bitstream.end.rst                |     0
+ .../KC705_testing.runs/impl_1/ISEWrap.js           |   270 -
+ .../KC705_testing.runs/impl_1/ISEWrap.sh           |    85 -
+ .../KC705_testing.runs/impl_1/KC705_top.bit        |   Bin 11443718 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top.ltx        |  1405 --
+ .../KC705_testing.runs/impl_1/KC705_top.tcl        |   391 -
+ .../KC705_testing.runs/impl_1/KC705_top.vdi        |  1183 --
+ .../impl_1/KC705_top_2312.backup.vdi               |  1126 --
+ .../impl_1/KC705_top_bus_skew_routed.pb            |     2 -
+ .../impl_1/KC705_top_bus_skew_routed.rpt           |   429 -
+ .../impl_1/KC705_top_bus_skew_routed.rpx           |   Bin 106871 -> 0 bytes
+ .../impl_1/KC705_top_clock_utilization_routed.rpt  |   285 -
+ .../impl_1/KC705_top_control_sets_placed.rpt       |   368 -
+ .../impl_1/KC705_top_drc_opted.pb                  |   Bin 37 -> 0 bytes
+ .../impl_1/KC705_top_drc_opted.rpt                 |    49 -
+ .../impl_1/KC705_top_drc_opted.rpx                 |   Bin 1630 -> 0 bytes
+ .../impl_1/KC705_top_drc_routed.pb                 |   Bin 75 -> 0 bytes
+ .../impl_1/KC705_top_drc_routed.rpt                |    86 -
+ .../impl_1/KC705_top_drc_routed.rpx                |   Bin 10681 -> 0 bytes
+ .../impl_1/KC705_top_io_placed.rpt                 |   942 --
+ .../impl_1/KC705_top_methodology_drc_routed.pb     |   Bin 53 -> 0 bytes
+ .../impl_1/KC705_top_methodology_drc_routed.rpt    |   824 --
+ .../impl_1/KC705_top_methodology_drc_routed.rpx    |   Bin 208201 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top_opt.dcp    |   Bin 2379342 -> 0 bytes
+ .../impl_1/KC705_top_physopt.dcp                   |   Bin 3162543 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top_placed.dcp |   Bin 3172972 -> 0 bytes
+ .../impl_1/KC705_top_power_routed.rpt              |   184 -
+ .../impl_1/KC705_top_power_routed.rpx              |   Bin 5235253 -> 0 bytes
+ .../impl_1/KC705_top_power_summary_routed.pb       |   Bin 855 -> 0 bytes
+ .../impl_1/KC705_top_route_status.pb               |   Bin 44 -> 0 bytes
+ .../impl_1/KC705_top_route_status.rpt              |    12 -
+ .../KC705_testing.runs/impl_1/KC705_top_routed.dcp |   Bin 3720372 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed.pb      |   Bin 110 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed.rpt     | 14125 -------------------
+ .../impl_1/KC705_top_timing_summary_routed.rpx     |   Bin 1298933 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed_1.pb    |   Bin 110 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed_1.rpt   | 14125 -------------------
+ .../impl_1/KC705_top_timing_summary_routed_1.rpx   |   Bin 1298945 -> 0 bytes
+ .../impl_1/KC705_top_utilization_placed.pb         |   Bin 291 -> 0 bytes
+ .../impl_1/KC705_top_utilization_placed.rpt        |   249 -
+ .../KC705_testing.runs/impl_1/clockInfo.txt        |    10 -
+ .../KC705_testing.runs/impl_1/debug_nets.ltx       |  1405 --
+ .../KC705_testing.runs/impl_1/gen_run.xml          |   202 -
+ .../KC705_testing.runs/impl_1/htr.txt              |    10 -
+ .../KC705_testing.runs/impl_1/init_design.pb       |   Bin 10590 -> 0 bytes
+ .../KC705_testing.runs/impl_1/opt_design.pb        |   Bin 19407 -> 0 bytes
+ .../KC705_testing.runs/impl_1/phys_opt_design.pb   |   Bin 22246 -> 0 bytes
+ .../KC705_testing.runs/impl_1/place_design.pb      |   Bin 25137 -> 0 bytes
+ .../KC705_testing.runs/impl_1/project.wdf          |    39 -
+ .../KC705_testing.runs/impl_1/route_design.pb      |   Bin 33299 -> 0 bytes
+ .../impl_1/route_report_utilization_0.pb           |   Bin 291 -> 0 bytes
+ .../impl_1/route_report_utilization_0.rpt          |   249 -
+ .../KC705_testing.runs/impl_1/rundef.js            |    45 -
+ .../KC705_testing.runs/impl_1/runme.bat            |    11 -
+ .../KC705_testing.runs/impl_1/runme.log            |  1173 --
+ .../KC705_testing.runs/impl_1/runme.sh             |    44 -
+ .../impl_1/tight_setup_hold_pins.txt               |   108 -
+ .../KC705_testing.runs/impl_1/vivado.jou           |    24 -
+ .../KC705_testing.runs/impl_1/vivado.pb            |   Bin 112 -> 0 bytes
+ .../impl_1/vivado_2312.backup.jou                  |    24 -
+ .../KC705_testing.runs/impl_1/write_bitstream.pb   |   Bin 11986 -> 0 bytes
+ .../synth_1/.Xil/KC705_top_propImpl.xdc            |    17 -
+ .../KC705_testing.runs/synth_1/.vivado.begin.rst   |     2 +-
+ .../KC705_testing.runs/synth_1/.vivado.end.rst     |     0
+ .../KC705_testing.runs/synth_1/KC705_top.dcp       |   Bin 21977 -> 0 bytes
+ .../KC705_testing.runs/synth_1/KC705_top.tcl       |     1 -
+ .../KC705_testing.runs/synth_1/KC705_top.vds       |   442 +-
+ .../synth_1/KC705_top_utilization_synth.pb         |   Bin 291 -> 0 bytes
+ .../synth_1/KC705_top_utilization_synth.rpt        |   187 -
+ .../synth_1/__synthesis_is_complete__              |     0
+ .../KC705_testing.runs/synth_1/gen_run.xml         |     2 +-
+ .../synth_1/incr_synth_reason.pb                   |     1 -
+ .../KC705_testing.runs/synth_1/runme.log           |   438 +-
+ .../KC705_testing.runs/synth_1/vivado.jou          |     6 +-
+ .../KC705_testing.runs/synth_1/vivado.pb           |   Bin 52998 -> 2586 bytes
+ .../utils_1/imports/synth_1/KC705_top.dcp          |   Bin 21967 -> 21977 bytes
+ Projects/KC705_testing/KC705_testing.xpr           |    87 +-
+ vivado.log                                         |     2 +
+ vivado_pid540.str                                  |  1077 --
+ 94 files changed, 61 insertions(+), 41742 deletions(-)
+CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (2993113) and create a dirty bitfile...
+INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.2-2993113-dirty
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
 INFO: [Hog:WriteGenerics-0] Passing parameters/generics to project's top module...
 INFO: [Hog:WriteGenerics-0] Setting parameters/generics...
 INFO: [Hog:Msg-0] Opening version file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/versions.txt...
  ------------------------- PRE SYNTHESIS -------------------------
- 18/12/2024 at 16:41:39
- Firmware date and time: 16122024, 00090354
- Global SHA: 526fd3f, VER: 0.0.0
- Constraints SHA: 526fd3f, VER: 0.0.2
+ 18/12/2024 at 16:50:48
+ Firmware date and time: 18122024, 00164819
+ Global SHA: 2993113, VER: 0.0.0
+ Constraints SHA: 2993113, VER: 0.0.2
  Top SHA: ab3d196, VER: 0.0.0
  Hog SHA: 219f277, VER: 8.15.4
  --- Libraries ---
- xil_defaultlib SHA: 526fd3f, VER: 0.0.2
- ips SHA: , VER: 0.0.0
+ xil_defaultlib SHA: 2993113, VER: 0.0.2
+ ips SHA: 2993113, VER: 0.0.2
  -----------------------------------------------------------------
 INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705. Skipping this step
 INFO: [Hog:Msg-0] All done.
@@ -185,56 +165,56 @@ INFO: [Designutils 20-5440] No compile time benefit to using incremental synthes
 INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
 INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
 INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
-INFO: [Synth 8-7075] Helper process launched with PID 178377
+INFO: [Synth 8-7075] Helper process launched with PID 236560
 ---------------------------------------------------------------------------------
-Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2280.828 ; gain = 402.711 ; free physical = 8289 ; free virtual = 14157
+Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2284.809 ; gain = 402.711 ; free physical = 10905 ; free virtual = 16940
 ---------------------------------------------------------------------------------
 INFO: [Synth 8-638] synthesizing module 'KC705_top' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:45]
-	Parameter GLOBAL_DATE bound to: 32'b00010110000100100010000000100100 
-	Parameter GLOBAL_TIME bound to: 32'b00000000000010010000001101010100 
+	Parameter GLOBAL_DATE bound to: 32'b00011000000100100010000000100100 
+	Parameter GLOBAL_TIME bound to: 32'b00000000000101100100100000011001 
 	Parameter GLOBAL_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter GLOBAL_SHA bound to: 32'b00000101001001101111110100111111 
+	Parameter GLOBAL_SHA bound to: 32'b00000010100110010011000100010011 
 	Parameter TOP_VER bound to: 32'b00000000000000000000000000000000 
 	Parameter TOP_SHA bound to: 32'b00001010101100111101000110010110 
 	Parameter CON_VER bound to: 32'b00000000000000000000000000000010 
-	Parameter CON_SHA bound to: 32'b00000101001001101111110100111111 
+	Parameter CON_SHA bound to: 32'b00000010100110010011000100010011 
 	Parameter HOG_VER bound to: 32'b00001000000011110000000000000100 
 	Parameter HOG_SHA bound to: 32'b00000010000110011111001001110111 
-	Parameter IPS_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter IPS_SHA bound to: 32'b00000000000000000000000000000000 
+	Parameter IPS_VER bound to: 32'b00000000000000000000000000000010 
+	Parameter IPS_SHA bound to: 32'b00000010100110010011000100010011 
 	Parameter XIL_DEFAULTLIB_VER bound to: 32'b00000000000000000000000000000010 
-	Parameter XIL_DEFAULTLIB_SHA bound to: 32'b00000101001001101111110100111111 
+	Parameter XIL_DEFAULTLIB_SHA bound to: 32'b00000010100110010011000100010011 
 INFO: [Synth 8-113] binding component instance 'IBUFDS_sys_clk' to cell 'IBUFDS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:286]
-INFO: [Synth 8-3491] module 'trans_wiz' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' bound to instance 'trans_wiz_TxRx' of component 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]
-INFO: [Synth 8-638] synthesizing module 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:68]
-INFO: [Synth 8-3491] module 'vio_DRP' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:6' bound to instance 'vio_DRP_settings' of component 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:383]
-INFO: [Synth 8-638] synthesizing module 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:19]
-INFO: [Synth 8-3491] module 'vio_QPLL' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:6' bound to instance 'vio_qppl_lck_pd' of component 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:394]
-INFO: [Synth 8-638] synthesizing module 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:16]
-INFO: [Synth 8-3491] module 'vio_TRANS' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:6' bound to instance 'vio_TRANS_settings' of component 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:402]
-INFO: [Synth 8-638] synthesizing module 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:19]
-INFO: [Synth 8-3491] module 'vio_RX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_RX_stub.vhdl:6' bound to instance 'vio_rx_settings' of component 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:413]
-INFO: [Synth 8-638] synthesizing module 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_RX_stub.vhdl:26]
-INFO: [Synth 8-3491] module 'vio_TX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_TX_stub.vhdl:6' bound to instance 'vio_tx_settings' of component 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:431]
-INFO: [Synth 8-638] synthesizing module 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_TX_stub.vhdl:20]
-INFO: [Synth 8-3491] module 'vio_misc' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_misc_stub.vhdl:6' bound to instance 'vio_misc_settings' of component 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:443]
-INFO: [Synth 8-638] synthesizing module 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/vio_misc_stub.vhdl:17]
-INFO: [Synth 8-3491] module 'ila_data_in' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:6' bound to instance 'ila_data_inout' of component 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:452]
-INFO: [Synth 8-638] synthesizing module 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-178129-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:15]
+INFO: [Synth 8-3491] module 'trans_wiz' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' bound to instance 'trans_wiz_TxRx' of component 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]
+INFO: [Synth 8-638] synthesizing module 'trans_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:68]
+INFO: [Synth 8-3491] module 'vio_DRP' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:6' bound to instance 'vio_DRP_settings' of component 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:383]
+INFO: [Synth 8-638] synthesizing module 'vio_DRP' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_DRP_stub.vhdl:19]
+INFO: [Synth 8-3491] module 'vio_QPLL' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:6' bound to instance 'vio_qppl_lck_pd' of component 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:394]
+INFO: [Synth 8-638] synthesizing module 'vio_QPLL' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_QPLL_stub.vhdl:16]
+INFO: [Synth 8-3491] module 'vio_TRANS' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:6' bound to instance 'vio_TRANS_settings' of component 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:402]
+INFO: [Synth 8-638] synthesizing module 'vio_TRANS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TRANS_stub.vhdl:19]
+INFO: [Synth 8-3491] module 'vio_RX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_RX_stub.vhdl:6' bound to instance 'vio_rx_settings' of component 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:413]
+INFO: [Synth 8-638] synthesizing module 'vio_RX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_RX_stub.vhdl:26]
+INFO: [Synth 8-3491] module 'vio_TX' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TX_stub.vhdl:6' bound to instance 'vio_tx_settings' of component 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:431]
+INFO: [Synth 8-638] synthesizing module 'vio_TX' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_TX_stub.vhdl:20]
+INFO: [Synth 8-3491] module 'vio_misc' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_misc_stub.vhdl:6' bound to instance 'vio_misc_settings' of component 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:443]
+INFO: [Synth 8-638] synthesizing module 'vio_misc' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/vio_misc_stub.vhdl:17]
+INFO: [Synth 8-3491] module 'ila_data_in' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:6' bound to instance 'ila_data_inout' of component 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:452]
+INFO: [Synth 8-638] synthesizing module 'ila_data_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-236391-fmasmitsxps15/realtime/ila_data_in_stub.vhdl:15]
 INFO: [Synth 8-256] done synthesizing module 'KC705_top' (0#1) [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:45]
 ---------------------------------------------------------------------------------
-Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.797 ; gain = 493.680 ; free physical = 8192 ; free virtual = 14062
+Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.777 ; gain = 493.680 ; free physical = 10807 ; free virtual = 16843
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Handling Custom Attributes
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.797 ; gain = 493.680 ; free physical = 8192 ; free virtual = 14062
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2378.746 ; gain = 496.648 ; free physical = 10803 ; free virtual = 16839
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.797 ; gain = 493.680 ; free physical = 8192 ; free virtual = 14062
+Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2378.746 ; gain = 496.648 ; free physical = 10803 ; free virtual = 16839
 ---------------------------------------------------------------------------------
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.797 ; gain = 0.000 ; free physical = 8192 ; free virtual = 14062
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.746 ; gain = 0.000 ; free physical = 10799 ; free virtual = 16835
 INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-570] Preparing netlist for logic optimization
@@ -265,11 +245,11 @@ Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/
 Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 Completed Processing XDC Constraints
 
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.531 ; gain = 0.000 ; free physical = 8178 ; free virtual = 14048
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10791 ; free virtual = 16827
 INFO: [Project 1-111] Unisim Transformation Summary:
 No Unisim elements were transformed.
 
-Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.531 ; gain = 0.000 ; free physical = 8178 ; free virtual = 14048
+Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10791 ; free virtual = 16827
 WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_data_inout' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
 WARNING: [Timing 38-316] Clock period '16.667' specified during out-of-context synthesis of instance 'trans_wiz_TxRx' at clock pin 'sysclk_in' is different from the actual clock period '5.000', this can lead to different synthesis results.
 WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_DRP_settings' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
@@ -281,14 +261,14 @@ WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context s
 INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
 INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
 ---------------------------------------------------------------------------------
-Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8182 ; free virtual = 14051
+Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Loading Part and Timing Information
 ---------------------------------------------------------------------------------
 Loading part: xc7k325tffg900-2
 ---------------------------------------------------------------------------------
-Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8182 ; free virtual = 14051
+Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Applying 'set_property' XDC Constraints
@@ -302,10 +282,10 @@ Applied set_property KEEP_HIERARCHY = SOFT for vio_misc_settings. (constraint fi
 Applied set_property KEEP_HIERARCHY = SOFT for vio_tx_settings. (constraint file  auto generated constraint).
 Applied set_property KEEP_HIERARCHY = SOFT for ila_data_inout. (constraint file  auto generated constraint).
 ---------------------------------------------------------------------------------
-Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8182 ; free virtual = 14051
+Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10791 ; free virtual = 16827
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8180 ; free virtual = 14050
+Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10788 ; free virtual = 16824
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start RTL Component Statistics 
@@ -328,25 +308,25 @@ Start Cross Boundary and Area Optimization
 ---------------------------------------------------------------------------------
 WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
 ---------------------------------------------------------------------------------
-Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10785 ; free virtual = 16826
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Applying XDC Timing Constraints
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8174 ; free virtual = 14049
+Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Timing Optimization
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8174 ; free virtual = 14049
+Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Technology Mapping
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8174 ; free virtual = 14049
+Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start IO Insertion
@@ -364,37 +344,37 @@ Start Final Netlist Cleanup
 Finished Final Netlist Cleanup
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Instances
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Rebuilding User Hierarchy
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Ports
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Handling Custom Attributes
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Nets
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Writing Synthesis Report
@@ -431,39 +411,37 @@ Report Cell Usage:
 |11    |OBUF             |     2|
 +------+-----------------+------+
 ---------------------------------------------------------------------------------
-Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 ---------------------------------------------------------------------------------
 Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
-Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2587.531 ; gain = 493.680 ; free physical = 8177 ; free virtual = 14052
-Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2587.531 ; gain = 709.414 ; free physical = 8177 ; free virtual = 14052
+Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2594.848 ; gain = 496.648 ; free physical = 10787 ; free virtual = 16828
+Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2594.848 ; gain = 712.750 ; free physical = 10787 ; free virtual = 16828
 INFO: [Project 1-571] Translating synthesized netlist
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.531 ; gain = 0.000 ; free physical = 8177 ; free virtual = 14052
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 10787 ; free virtual = 16828
 INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-570] Preparing netlist for logic optimization
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.531 ; gain = 0.000 ; free physical = 8476 ; free virtual = 14350
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 11084 ; free virtual = 17125
 INFO: [Project 1-111] Unisim Transformation Summary:
 No Unisim elements were transformed.
 
 Synth Design complete | Checksum: 87392fd
 INFO: [Common 17-83] Releasing license: Synthesis
-65 Infos, 11 Warnings, 22 Critical Warnings and 0 Errors encountered.
+65 Infos, 11 Warnings, 6 Critical Warnings and 0 Errors encountered.
 synth_design completed successfully
-synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2587.531 ; gain = 1076.945 ; free physical = 8476 ; free virtual = 14351
-INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2027.482; main = 1679.418; forked = 399.081
-INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3576.672; main = 2555.516; forked = 1021.156
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.531 ; gain = 0.000 ; free physical = 8476 ; free virtual = 14351
+synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2594.848 ; gain = 1082.281 ; free physical = 11084 ; free virtual = 17125
+INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2034.212; main = 1687.796; forked = 401.116
+INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3583.992; main = 2562.832; forked = 1021.160
+Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.848 ; gain = 0.000 ; free physical = 11084 ; free virtual = 17125
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp' has been generated.
 INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-synthesis.tcl
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci. Commit to Git to resolve this warning.
-CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.2-526FD3F-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-526FD3F-dirty...
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
 INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:42:10 2024...
+INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:51:17 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
index 7536325..3476069 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 18 16:41:22 2024
-# Process ID: 178129
+# Start of session at: Wed Dec 18 16:50:35 2024
+# Process ID: 236391
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1
 # Command line: vivado -log KC705_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source KC705_top.tcl
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -19,6 +19,6 @@
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :16491 MB
+# Available Virtual :19407 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb
index 49b1eaf..1dc5053 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb and b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/versions.txt b/Projects/KC705_testing/KC705_testing.runs/versions.txt
index bffd32b..fb52d1c 100644
--- a/Projects/KC705_testing/KC705_testing.runs/versions.txt
+++ b/Projects/KC705_testing/KC705_testing.runs/versions.txt
@@ -1,13 +1,13 @@
 ## KC705_testing Version Table
 
-| **File set**            | **Commit SHA** |     **Version** |
-| ---                     | ---            |     ---         |
-| Global                  | 526fd3f        |     0.0.0       |
-| Constraints             | 526fd3f        |     0.0.2       |
-| Top Directory           | ab3d196        |     0.0.0       |
-| Hog                     | 219f277        |     8.15.4      |
-| **Lib:** xil_defaultlib | 526fd3f        |     0.0.2       |
-| **Lib:** ips            | |              0.0.0 |            
+| **File set**            | **Commit SHA** | **Version** |
+| ---                     | ---            | ---         |
+| Global                  | 2993113        | 0.0.0       |
+| Constraints             | 2993113        | 0.0.2       |
+| Top Directory           | ab3d196        | 0.0.0       |
+| Hog                     | 219f277        | 8.15.4      |
+| **Lib:** xil_defaultlib | 2993113        | 0.0.2       |
+| **Lib:** ips            | 2993113        | 0.0.2       |
 
 
 
diff --git a/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp b/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp
index adef5b9..a4d0446 100755
Binary files a/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp and b/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp differ
diff --git a/Projects/KC705_testing/KC705_testing.xpr b/Projects/KC705_testing/KC705_testing.xpr
index df8c9c6..4525ad6 100644
--- a/Projects/KC705_testing/KC705_testing.xpr
+++ b/Projects/KC705_testing/KC705_testing.xpr
@@ -544,7 +544,7 @@
       <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
       <RQSFiles/>
     </Run>
-    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 20 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
+    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 4 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
       <Strategy Version="1" Minor="2">
         <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
         <Step Id="init_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-implementation.tcl"/>
@@ -559,7 +559,7 @@
       </Strategy>
       <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
       <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024" CtrlBit="true">
-        <ReportConfig DisplayName="Timing Summary - Design Initialization" Name="impl_1_init_report_timing_summary_0" Spec="report_timing_summary" RunStep="init_design" ReportFile="KC705_top_timing_summary_init.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Design Initialization" Name="impl_1_init_report_timing_summary_0" Spec="report_timing_summary" RunStep="init_design" ReportFile="KC705_top_timing_summary_init_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
@@ -570,13 +570,13 @@
           <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_drc_opted.pb"/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_drc_opted.rpx"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Opt Design" Name="impl_1_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="opt_design" ReportFile="KC705_top_timing_summary_opted.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Opt Design" Name="impl_1_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="opt_design" ReportFile="KC705_top_timing_summary_opted_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Power Opt Design" Name="impl_1_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="power_opt_design" ReportFile="KC705_top_timing_summary_pwropted.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Power Opt Design" Name="impl_1_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="power_opt_design" ReportFile="KC705_top_timing_summary_pwropted_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
@@ -592,25 +592,25 @@
         <ReportConfig DisplayName="Control Sets - Place Design" Name="impl_1_place_report_control_sets_0" Spec="report_control_sets" RunStep="place_design" ReportFile="KC705_top_control_sets_placed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="verbose" Type="" Value="true"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Incremental Reuse - Place Design" Name="impl_1_place_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="place_design" ReportFile="KC705_top_incremental_reuse_pre_placed.rpt.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Incremental Reuse - Place Design" Name="impl_1_place_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="place_design" ReportFile="KC705_top_incremental_reuse_pre_placed.rpt_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Incremental Reuse - Place Design" Name="impl_1_place_report_incremental_reuse_1" Spec="report_incremental_reuse" RunStep="place_design" ReportFile="KC705_top_incremental_reuse_placed.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Incremental Reuse - Place Design" Name="impl_1_place_report_incremental_reuse_1" Spec="report_incremental_reuse" RunStep="place_design" ReportFile="KC705_top_incremental_reuse_placed_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Place Design" Name="impl_1_place_report_timing_summary_0" Spec="report_timing_summary" RunStep="place_design" ReportFile="KC705_top_timing_summary_placed.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Place Design" Name="impl_1_place_report_timing_summary_0" Spec="report_timing_summary" RunStep="place_design" ReportFile="KC705_top_timing_summary_placed_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Post-Place Power Opt Design" Name="impl_1_post_place_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_place_power_opt_design" ReportFile="KC705_top_timing_summary_postplace_pwropted.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Post-Place Power Opt Design" Name="impl_1_post_place_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_place_power_opt_design" ReportFile="KC705_top_timing_summary_postplace_pwropted_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Post-Place Phys Opt Design" Name="impl_1_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="phys_opt_design" ReportFile="KC705_top_timing_summary_physopted.rpt" Version="1" Minor="0" IsDisabled="true">
+        <ReportConfig DisplayName="Timing Summary - Post-Place Phys Opt Design" Name="impl_1_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="phys_opt_design" ReportFile="KC705_top_timing_summary_physopted_1.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
@@ -618,28 +618,28 @@
         </ReportConfig>
         <ReportConfig DisplayName="DRC - Route Design" Name="impl_1_route_report_drc_0" Spec="report_drc" RunStep="route_design" ReportFile="KC705_top_drc_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_drc_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_drc_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Methodology - Route Design" Name="impl_1_route_report_methodology_0" Spec="report_methodology" RunStep="route_design" ReportFile="KC705_top_methodology_drc_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_methodology_drc_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_methodology_drc_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Power - Route Design" Name="impl_1_route_report_power_0" Spec="report_power" RunStep="route_design" ReportFile="KC705_top_power_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_power_summary_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_power_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Route Status - Route Design" Name="impl_1_route_report_route_status_0" Spec="report_route_status" RunStep="route_design" ReportFile="KC705_top_route_status.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_route_status.pb"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Timing Summary - Route Design" Name="impl_1_route_report_timing_summary_0" Spec="report_timing_summary" RunStep="route_design" ReportFile="KC705_top_timing_summary_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_timing_summary_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_timing_summary_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Incremental Reuse - Route Design" Name="impl_1_route_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="route_design" ReportFile="KC705_top_incremental_reuse_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
@@ -649,8 +649,8 @@
         </ReportConfig>
         <ReportConfig DisplayName="Bus Skew - Route Design" Name="impl_1_route_report_bus_skew_0" Spec="report_bus_skew" RunStep="route_design" ReportFile="KC705_top_bus_skew_routed.rpt" Version="1" Minor="1">
           <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_bus_skew_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_bus_skew_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="implementation_log" Name="impl_1_route_implementation_log_0" Spec="" RunStep="route_design" ReportFile="KC705_top.vdi">
           <ReportConfigOption Name="dummy_option" Type="string"/>
@@ -658,26 +658,26 @@
         <ReportConfig DisplayName="impl_1_route_report_timing_summary" Name="impl_1_route_report_timing_summary" Spec="report_timing_summary" RunStep="route_design" ReportFile="KC705_top_timing_summary_routed_1.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_timing_summary_routed_1.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_timing_summary_routed_1.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="impl_1_route_report_utilization" Name="impl_1_route_report_utilization" Spec="report_utilization" RunStep="route_design" ReportFile="route_report_utilization_0.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="route_report_utilization_0.pb"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_timing_summary_postroute_physopted.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Timing Summary - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_timing_summary_postroute_physopted_1.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
           <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Bus Skew - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_bus_skew_0" Spec="report_bus_skew" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_bus_skew_postroute_physopted.rpt" Version="1" Minor="1">
+        <ReportConfig DisplayName="Bus Skew - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_bus_skew_0" Spec="report_bus_skew" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_bus_skew_postroute_physopted_1.rpt" Version="1" Minor="1">
           <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="implementation_log" Name="impl_1_bitstream_implementation_log_0" Spec="" RunStep="write_bitstream" ReportFile="KC705_top.vdi">
+        <ReportConfig DisplayName="implementation_log" Name="impl_1_bitstream_implementation_log_0" Spec="" RunStep="write_bitstream">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
       </ReportStrategy>
diff --git a/Top/KC705_testing/list/xil_defaultlib.src b/Top/KC705_testing/list/xil_defaultlib.src
index 8e64c0e..f61d0cb 100644
--- a/Top/KC705_testing/list/xil_defaultlib.src
+++ b/Top/KC705_testing/list/xil_defaultlib.src
@@ -1,4 +1,5 @@
-sources/hdl/KC705_top.vhd top=KC705_top
+sources/hdl/KC705_top.vhd                                                   top=KC705_top
+Projects/KC705_testing/KC705_testing.srcs/sources_1/ip/vio_RX/vio_RX.xci
 sources/ip/trans_wiz/trans_wiz.xci
 sources/ip/ila_data_in/ila_data_in.xci
 sources/ip/vio_DRP/vio_DRP.xci
diff --git a/vivado.log b/vivado.log
index 066585e..c40bff5 100644
--- a/vivado.log
+++ b/vivado.log
@@ -246,3 +246,5 @@ launch_runs impl_1 -to_step write_bitstream -jobs 20
 Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
 [Wed Dec 18 16:41:20 2024] Launched impl_1...
 Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log
+exit
+INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:50:11 2024...
diff --git a/vivado_pid540.str b/vivado_pid540.str
deleted file mode 100644
index da34d63..0000000
--- a/vivado_pid540.str
+++ /dev/null
@@ -1,1077 +0,0 @@
-/*
-
-AMD Vivado v2024.1.2 (64-bit) [Major: 2024, Minor: 1]
-SW Build: 5164865 on Thu Sep  5 14:36:28 MDT 2024
-IP Build: 5164407 on Fri Sep  6 08:18:11 MDT 2024
-IP Build: 5164407 on Fri Sep  6 08:18:11 MDT 2024
-
-Process ID (PID): 540
-License: Customer
-Mode: GUI Mode
-
-Current time: 	Wed Dec 18 15:48:48 CET 2024
-Time zone: 	Central European Standard Time (Europe/Amsterdam)
-
-OS: Ubuntu
-OS Version: 5.15.167.4-microsoft-standard-WSL2
-OS Architecture: amd64
-Available processors (cores): 20
-LSB Release Description: NAME=Ubuntu
-
-Display: 0
-Screen size: 1920x1200
-Local screen bounds: x = 1920, y = 0, width = 1920, height = 1200
-Screen resolution (DPI): 100
-Available screens: 2
-Default font: family=Dialog,name=Dialog,style=plain,size=12
-Scale size: 12
-OS font scaling: 100%
-Anti-Alias Enabled: true
-
-Java version: 	21.0.1 64-bit
-JavaFX version: 21.0.1
-Java home: 	/tools/Xilinx/Vivado/2024.1/tps/lnx64/jre21.0.1_12
-Java executable: 	/tools/Xilinx/Vivado/2024.1/tps/lnx64/jre21.0.1_12/bin/java
-Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.uiScale.enabled=false, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, -XX:+UseStringDeduplication, -XX:MaxGCPauseMillis=200, -XX:+ParallelRefProcEnabled, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, --add-opens=java.desktop/sun.awt.X11=ALL-UNNAMED, -XX:NewSize=80m, -XX:MaxNewSize=80m, -Xms512m, -Xmx4072m, -Xss10m, -Xrs]
-Java initial memory (-Xms): 	512 MB
-Java maximum memory (-Xmx):	 3 GB
-
-User name: 	fma_smits
-User home directory: /home/fma_smits
-User working directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705
-User country: 	US
-User language: 	en
-User locale: 	en_US
-
-RDI_BASEROOT: /tools/Xilinx/Vivado
-HDI_APPROOT: /tools/Xilinx/Vivado/2024.1
-RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data
-RDI_BINDIR: /tools/Xilinx/Vivado/2024.1/bin
-
-Vivado preferences file: /home/fma_smits/.Xilinx/Vivado/2024.1/vivado.xml
-Vivado preferences directory: /home/fma_smits/.Xilinx/Vivado/2024.1/
-Vivado layouts directory: /home/fma_smits/.Xilinx/Vivado/2024.1/data/layouts
-PlanAhead jar file: 	/tools/Xilinx/Vivado/2024.1/lib/classes/planAhead.jar
-Vivado log file: 	/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/vivado.log
-Vivado journal file: 	/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/vivado.jou
-Engine tmp dir: 	./.Xil/Vivado-540-fmasmitsxps15
-Non-Default Parameters:	[]
-
-Xilinx & AMD Environment Variables
---------------------------------------------------------------------------------------------
-RDI_APPROOT: /tools/Xilinx/Vivado/2024.1
-RDI_BASEROOT: /tools/Xilinx/Vivado
-RDI_BINROOT: /tools/Xilinx/Vivado/2024.1/bin
-RDI_BUILD: yes
-RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data
-RDI_INSTALLROOT: /tools/Xilinx
-RDI_INSTALLVER: 2024.1
-RDI_JAVA_PLATFORM: 
-RDI_JAVA_VERSION: 21.0.1_12
-RDI_LIBDIR: /tools/Xilinx/Vivado/2024.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vivado/2024.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vivado/2024.1/lib/lnx64.o
-RDI_OPT_EXT: .o
-RDI_PATCHROOT: 
-RDI_PLATFORM: lnx64
-RDI_PREPEND_PATH: /tools/Xilinx/Vivado/2024.1/ids_lite/ISE/bin/lin64
-RDI_PROG: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/vivado
-RDI_SESSION_INFO: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705:fmasmitsxps15_1734533309_499
-RDI_SHARED_DATA: /tools/Xilinx/SharedData/2024.1/data
-RDI_TPS_ROOT: /tools/Xilinx/Vivado/2024.1/tps/lnx64
-RDI_USE_JDK21: True
-SHELL: /bin/bash
-XILINX: /tools/Xilinx/Vivado/2024.1/ids_lite/ISE
-XILINX_DSP: /tools/Xilinx/Vivado/2024.1/ids_lite/ISE
-XILINX_HLS: /tools/Xilinx/Vitis_HLS/2024.1
-XILINX_PLANAHEAD: /tools/Xilinx/Vivado/2024.1
-XILINX_VIVADO: /tools/Xilinx/Vivado/2024.1
-XILINX_VIVADO_HLS: /tools/Xilinx/Vivado/2024.1
-
-
-GUI allocated memory:	512 MB
-GUI max memory:		4,072 MB
-Engine allocated memory: 1,477 MB
-
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-
-*/
-
-// TclEventType: START_GUI
-// Tcl Message: start_gui 
-// WARNING: HEventQueue.dispatchEvent() is taking  1001 ms.
-// HMemoryUtils.trashcanNow. Engine heap size: 1,531 MB. GUI used memory: 87 MB. Current time: 12/18/24, 3:48:49PM CET
-// WARNING: HEventQueue.dispatchEvent() is taking  1001 ms.
-selectList(PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS, "/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.xpr", 0); // b.c (PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS)
-// [GUI Memory]: 111 MB (+113948kb) [00:00:27]
-// [Engine Memory]: 1,523 MB (+1445067kb) [00:00:27]
-// Opening Vivado Project: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.xpr. Version: Vivado v2024.1.2 
-// TclEventType: DEBUG_PROBE_SET_CHANGE
-// TclEventType: FLOW_ADDED
-// TclEventType: MSGMGR_MOVEMSG
-// TclEventType: FILE_SET_CHANGE
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: FILE_SET_CHANGE
-// TclEventType: FILE_SET_NEW
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_FAILED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: RUN_CURRENT
-// TclEventType: MSGMGR_REFRESH_MSG
-// TclEventType: PROJECT_DASHBOARD_NEW
-// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
-// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
-// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
-// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
-// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
-// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
-// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
-// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
-// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
-// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
-// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
-// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
-// TclEventType: COMPOSITE_FILE_CHANGE
-// TclEventType: PROJECT_NEW
-// [GUI Memory]: 160 MB (+45534kb) [00:00:30]
-// [Engine Memory]: 1,626 MB (+28371kb) [00:00:30]
-// [Engine Memory]: 1,945 MB (+249804kb) [00:00:31]
-// WARNING: HEventQueue.dispatchEvent() is taking  2615 ms.
-// Tcl Message: open_project /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.xpr 
-// Tcl Message: Scanning sources... Finished scanning sources 
-// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'. 
-// [GUI Memory]: 173 MB (+4976kb) [00:00:33]
-// HMemoryUtils.trashcanNow. Engine heap size: 2,005 MB. GUI used memory: 104 MB. Current time: 12/18/24, 3:49:10PM CET
-// Project name: KC705_testing; location: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing; part: xc7k325tffg900-2
-dismissDialog("Open Project"); // bj (Open Project Progress)
-// Tcl Message: update_compile_order -fileset sources_1 
-// [Engine Memory]: 2,547 MB (+529343kb) [00:00:39]
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, KC705_top(Behavioral) (KC705_top.vhd)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, KC705_top(Behavioral) (KC705_top.vhd), trans_wiz_TxRx : trans_wiz (trans_wiz.xci)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, KC705_top(Behavioral) (KC705_top.vhd), trans_wiz_TxRx : trans_wiz (trans_wiz.xci)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
-// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
-// TclEventType: LOAD_FEATURE
-// WARNING: HEventQueue.dispatchEvent() is taking  1565 ms.
-dismissDialog("Re-customize IP"); // C (Re-customize IP Progress)
-// HMemoryUtils.trashcanNow. Engine heap size: 2,587 MB. GUI used memory: 121 MB. Current time: 12/18/24, 3:49:29PM CET
-selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Line Rate, RefClk Selection", 1); // cI (PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE)
-selectCheckBox((HResource) null, "Use GTX X0Y0", false); // f: FALSE
-// [GUI Memory]: 196 MB (+15756kb) [00:01:58]
-// Elapsed time: 188 seconds
-dismissDialog("Re-customize IP"); // m (dialog0)
-collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, KC705_top(Behavioral) (KC705_top.vhd)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, KC705_top(Behavioral) (KC705_top.vhd)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
-// WARNING: HEventQueue.dispatchEvent() is taking  1065 ms.
-dismissDialog("Re-customize IP"); // C (Re-customize IP Progress)
-collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, KC705_top(Behavioral) (KC705_top.vhd)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, KC705_top(Behavioral) (KC705_top.vhd)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-dismissDialog("Re-customize IP"); // m (dialog1)
-collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, KC705_top(Behavioral) (KC705_top.vhd)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, KC705_top(Behavioral) (KC705_top.vhd)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, KC705_top(Behavioral) (KC705_top.vhd)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
-// [GUI Memory]: 216 MB (+9911kb) [00:04:19]
-// Elapsed time: 12 seconds
-collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, KC705_top(Behavioral) (KC705_top.vhd)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, KC705_physical.xdc]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, KC705_physical.xdc]", 4, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
-selectCodeEditor("KC705_physical.xdc", 476, 113); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 423, 54); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 412, 98); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 433, 233); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 693, 247); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 453, 116); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 416, 39); // ac (KC705_physical.xdc)
-typeControlKey((HResource) null, "KC705_physical.xdc", 'c'); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 453, 35); // ac (KC705_physical.xdc)
-typeControlKey((HResource) null, "KC705_physical.xdc", 'v'); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 188, 56); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 186, 56, false, false, false, false, true); // ac (KC705_physical.xdc) - Double Click
-selectCodeEditor("KC705_physical.xdc", 183, 66); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 183, 66, false, false, false, false, true); // ac (KC705_physical.xdc) - Double Click
-selectCodeEditor("KC705_physical.xdc", 546, 56); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 187, 50); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 193, 51); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 444, 28); // ac (KC705_physical.xdc)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_physical.xdc", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectCodeEditor("KC705_physical.xdc", 340, 53); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 342, 67); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 694, 5); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 644, 60); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 414, 186); // ac (KC705_physical.xdc)
-typeControlKey((HResource) null, "KC705_physical.xdc", 'c'); // ac (KC705_physical.xdc)
-typeControlKey((HResource) null, "KC705_physical.xdc", 'v'); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 336, 205); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 333, 216); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 521, 255); // ac (KC705_physical.xdc)
-selectCodeEditor("KC705_physical.xdc", 502, 219); // ac (KC705_physical.xdc)
-// TclEventType: FILE_SET_CHANGE
-selectCodeEditor("KC705_physical.xdc", 537, 217); // ac (KC705_physical.xdc)
-selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 18, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
-selectButton(RDIResource.BaseDialog_YES, "Yes", "Synthesis is Out-of-date"); // a (RDIResource.BaseDialog_YES)
-dismissDialog("Synthesis is Out-of-date"); // t (dialog2)
-// TclEventType: RUN_MODIFY
-// TclEventType: RUN_RESET
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_RESET
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_RESET
-// TclEventType: RUN_MODIFY
-// Tcl Message: reset_run synth_1 
-// Tcl Message: INFO: [Project 1-1161] Replacing file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp with file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp 
-// TclEventType: FILE_SET_CHANGE
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: RUN_LAUNCH
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: RUN_LAUNCH
-// TclEventType: RUN_MODIFY
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_MODIFY
-// Tcl Message: launch_runs impl_1 -jobs 20 
-// Tcl Message: [Wed Dec 18 15:54:22 2024] Launched synth_1... Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log [Wed Dec 18 15:54:22 2024] Launched impl_1... Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log 
-dismissDialog("Starting Design Runs"); // bj (Starting Design Runs Progress)
-// TclEventType: RUN_STATUS_CHANGE
-selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TX_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 39, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TX_synth_1, [Synth 8-3848] Net sl_iport0 in module/entity vio_TX does not have driver. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/synth/vio_TX.v:81]. ]", 40, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TX_synth_1, [Synth 8-3848] Net sl_iport0 in module/entity vio_TX does not have driver. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/synth/vio_TX.v:81]. ]", 40, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TX_synth_1, [Synth 8-3848] Net sl_iport0 in module/entity vio_TX does not have driver. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/synth/vio_TX.v:81]. ]", 40, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TX_synth_1, [Synth 8-3848] Net sl_iport0 in module/entity vio_TX does not have driver. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/synth/vio_TX.v:81]. ]", 40, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/synth/vio_TX.v;-;;-;16;-;line;-;81;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ila_data_in_synth_1, [Synth 8-3848] Net sl_iport0 in module/entity ila_data_in does not have driver. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/synth/ila_data_in.vhd:4245]. ]", 47, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-// Elapsed time: 12 seconds
-closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-// TclEventType: RUN_FAILED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_STEP_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-selectButton(RDIResource.BaseDialog_OK, "OK", "Synthesis Failed"); // a (RDIResource.BaseDialog_OK)
-// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
-dismissDialog("Synthesis Failed"); // Q.a (dialog3)
-// Elapsed time: 11 seconds
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-3493] module 'trans_wiz' declared at './.Xil/Vivado-1307-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' does not have matching formal port for component port 'q0_clk1_gtrefclk_pad_n_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]. ]", 6, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-3493] module 'trans_wiz' declared at './.Xil/Vivado-1307-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' does not have matching formal port for component port 'q0_clk1_gtrefclk_pad_n_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]. ]", 6, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd;-;;-;16;-;line;-;300;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-// Elapsed time: 15 seconds
-selectCodeEditor("KC705_top.vhd", 371, 281); // ac (KC705_top.vhd)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_physical.xdc", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectCodeEditor("KC705_physical.xdc", 173, 50); // ac (KC705_physical.xdc)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-// Elapsed time: 16 seconds
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Hog:Msg-0] Number of errors: 9 (Design List files = 9, hog.conf = 0).. ]", 5, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-3493] module 'trans_wiz' declared at './.Xil/Vivado-1307-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' does not have matching formal port for component port 'q0_clk1_gtrefclk_pad_n_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]. ]", 6, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-3493] module 'trans_wiz' declared at './.Xil/Vivado-1307-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' does not have matching formal port for component port 'q0_clk1_gtrefclk_pad_n_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]. ]", 6, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-3493] module 'trans_wiz' declared at './.Xil/Vivado-1307-fmasmitsxps15/realtime/trans_wiz_stub.vhdl:6' does not have matching formal port for component port 'q0_clk1_gtrefclk_pad_n_in' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:300]. ]", 6, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_physical.xdc", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-// Elapsed time: 12 seconds
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Hog:MsgAndLog-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci was found in project but not in list files or .hog/extra.files. ]", 4, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): TRUE
-// Elapsed time: 13 seconds
-collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, trans_wiz]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, trans_wiz, Instantiation Template]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, trans_wiz, Instantiation Template, trans_wiz.vho]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, trans_wiz, Instantiation Template, trans_wiz.vho]", 4, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
-selectCodeEditor("trans_wiz.vho", 116, 80); // K (trans_wiz.vho)
-selectCodeEditor("trans_wiz.vho", 116, 80, false, false, false, false, true); // K (trans_wiz.vho) - Double Click
-typeControlKey((HResource) null, "trans_wiz.vho", 'c'); // K (trans_wiz.vho)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_physical.xdc", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectCodeEditor("KC705_top.vhd", 203, 214); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 203, 214, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-typeControlKey((HResource) null, "KC705_top.vhd", 'v'); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 188, 229); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 188, 229, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-typeControlKey((HResource) null, "KC705_top.vhd", 'v'); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 173, 188); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 173, 188, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-typeControlKey((HResource) null, "KC705_top.vhd", 'v'); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 171, 199); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 171, 199, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-typeControlKey((HResource) null, "KC705_top.vhd", 'v'); // ac (KC705_top.vhd)
-// TclEventType: DG_GRAPH_STALE
-// TclEventType: FILE_SET_CHANGE
-// Elapsed Time for: 'L.f': 08m:10s
-// Elapsed Time for: 'L.f': 08m:14s
-// Elapsed time: 12 seconds
-selectCodeEditor("KC705_top.vhd", 215, 98); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 206, 95); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 212, 98); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 234, 110); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 205, 307); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 336, 224); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 168, 277); // ac (KC705_top.vhd)
-selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // f (PAResourceItoN.MsgView_CRITICAL_WARNINGS): FALSE
-selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_ERROR_MESSAGES): FALSE
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): FALSE
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): TRUE
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_RX_synth_1, [Synth 8-3848] Net sl_iport0 in module/entity vio_RX does not have driver. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/synth/vio_RX.v:91]. ]", 34, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectCodeEditor("KC705_top.vhd", 170, 265); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 170, 265, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-// Elapsed time: 13 seconds
-selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 18, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
-// Elapsed time: 10 seconds
-selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 18, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-selectButton("OptionPane.button", "OK", "Missing Synthesis Results"); // JButton (OptionPane.button)
-// TclEventType: RUN_MODIFY
-// TclEventType: RUN_RESET
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_RESET
-// TclEventType: RUN_MODIFY
-// Tcl Message: reset_run synth_1 
-selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save", "Save Project"); // a (PAResourceQtoS.SaveProjectUtils_SAVE)
-// TclEventType: DG_GRAPH_STALE
-dismissDialog("Save Project"); // Z.d (dialog4)
-// TclEventType: FILE_SET_CHANGE
-// Tcl Message: launch_runs impl_1 -jobs 20 
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: RUN_LAUNCH
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: RUN_LAUNCH
-// TclEventType: RUN_MODIFY
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_MODIFY
-// Tcl Message: [Wed Dec 18 15:58:41 2024] Launched synth_1... Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log [Wed Dec 18 15:58:41 2024] Launched impl_1... Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log 
-// 'a' command handler elapsed time: 6 seconds
-dismissDialog("Starting Design Runs"); // bj (Starting Design Runs Progress)
-// Elapsed Time for: 'L.f': 09m:34s
-// TclEventType: RUN_STATUS_CHANGE
-// Elapsed Time for: 'L.f': 09m:38s
-// Elapsed time: 49 seconds
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): FALSE
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): TRUE
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TRANS_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 24, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TRANS_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 24); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TRANS_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. , [Synth 8-3301] Unused top level parameter/generic HOG_SHA. ]", 30, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TRANS_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. , [Synth 8-3301] Unused top level parameter/generic HOG_SHA. ]", 30, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TRANS_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. , [Synth 8-3301] Unused top level parameter/generic HOG_SHA. ]", 30, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_STEP_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TRANS_synth_1]", 27); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // f (PAResourceItoN.MsgView_CRITICAL_WARNINGS): TRUE
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): FALSE
-// TclEventType: RUN_STEP_COMPLETED
-// Elapsed time: 150 seconds
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20. ]", 10, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_STEP_COMPLETED
-// Elapsed time: 221 seconds
-dismissDialog("Implementation Completed"); // Q.a (dialog5)
-selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 21, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
-// TclEventType: RUN_LAUNCH
-// TclEventType: RUN_MODIFY
-// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 20 
-// Tcl Message: [Wed Dec 18 16:06:06 2024] Launched impl_1... Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log 
-// TclEventType: RUN_STATUS_CHANGE
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 12, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 12); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. , [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 13, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. , [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 13, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. , [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 13, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
-selectTab((HResource) null, (HResource) null, "Log", 2); // aa
-selectTab((HResource) null, (HResource) null, "Reports", 3); // aa
-selectTab((HResource) null, (HResource) null, "Log", 2); // aa
-selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
-selectTab((HResource) null, (HResource) null, "Design Runs", 4); // aa
-selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Running write_bitstream... ; -3.1134870052337646 ; -294.9247131347656 ; 0.055141668766736984 ; 0.0 ; 4.554810523986816 ; -0.7139999866485596 ; 0.6420186758041382 ; 0 ; 5 CW, 151 Warn ;  ;  ; 4164 ; 6647 ; 2.0 ; 0 ; 0 ; Wed Dec 18 15:59:55 CET 2024 ; 00:04:41 ; Vivado Implementation Defaults* (Vivado Implementation 2024) ; Vivado Implementation Default Reports (Vivado Implementation 2024) ; xc7k325tffg900-2 ; fmasmitsxps15 ; Default settings for Implementation.", 1, "0.6420186758041382", 11, false); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-// PAPropertyPanels.initPanels (impl_1) elapsed time: 0.3s
-selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Running write_bitstream... ; -3.1134870052337646 ; -294.9247131347656 ; 0.055141668766736984 ; 0.0 ; 4.554810523986816 ; -0.7139999866485596 ; 0.6420186758041382 ; 0 ; 5 CW, 151 Warn ;  ;  ; 4164 ; 6647 ; 2.0 ; 0 ; 0 ; Wed Dec 18 15:59:55 CET 2024 ; 00:04:41 ; Vivado Implementation Defaults* (Vivado Implementation 2024) ; Vivado Implementation Default Reports (Vivado Implementation 2024) ; xc7k325tffg900-2 ; fmasmitsxps15 ; Default settings for Implementation.", 1, "0.6420186758041382", 11, false, false, false, false, false, true); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE) - Double Click
-// Tcl Message: open_run impl_1 
-// HMemoryUtils.trashcanNow. Engine heap size: 2,687 MB. GUI used memory: 137 MB. Current time: 12/18/24, 4:06:29PM CET
-// [Engine Memory]: 2,879 MB (+213750kb) [00:18:01]
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_CNS_STALE
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: FLOORPLAN_MODIFY
-// TclEventType: DESIGN_NEW
-// HMemoryUtils.trashcanNow. Engine heap size: 3,456 MB. GUI used memory: 136 MB. Current time: 12/18/24, 4:06:41PM CET
-// [Engine Memory]: 3,456 MB (+454517kb) [00:18:05]
-// TclEventType: DESIGN_NEW
-// Xgd.load filename: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/./.Xil/Vivado-540-fmasmitsxps15/xc7k325t_detail.xgd_67478CFD elapsed time: 0.5s
-// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 0.7s
-// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
-// [Engine Memory]: 3,644 MB (+15492kb) [00:18:06]
-// DeviceView Instantiated
-// [GUI Memory]: 236 MB (+9934kb) [00:18:07]
-// PAPropertyPanels.initPanels (impl_1) elapsed time: 0.2s
-// WARNING: HEventQueue.dispatchEvent() is taking  1736 ms.
-// TclEventType: CURR_DESIGN_SET
-// Tcl Message: INFO: [Device 21-403] Loading part xc7k325tffg900-2 INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library. 
-// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8747.453 ; gain = 0.000 ; free physical = 10809 ; free virtual = 16604 
-// Tcl Message: INFO: [Netlist 29-17] Analyzing 504 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
-// Tcl Message: Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8818.234 ; gain = 1.000 ; free physical = 10704 ; free virtual = 16500 
-// Tcl Message: INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are: 
-// Tcl Message:   general.maxThreads 
-// Tcl Message: INFO: [Project 1-853] Binary constraint restore complete. INFO: [Designutils 20-5722] Start Reading Physical Databases. 
-// Tcl Message: Reading placement. 
-// Tcl Message: Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9459.328 ; gain = 0.000 ; free physical = 9518 ; free virtual = 15314 
-// Tcl Message: Reading placer database... 
-// Tcl Message: Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9459.328 ; gain = 0.000 ; free physical = 9518 ; free virtual = 15314 Read PlaceDB: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.41 . Memory (MB): peak = 9469.336 ; gain = 10.008 ; free physical = 9510 ; free virtual = 15306 Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9469.336 ; gain = 0.000 ; free physical = 9510 ; free virtual = 15306 
-// Tcl Message: Reading routing. 
-// Tcl Message: Read RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9470.336 ; gain = 1.000 ; free physical = 9510 ; free virtual = 15306 Read Physdb Files: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.5 . Memory (MB): peak = 9470.336 ; gain = 11.008 ; free physical = 9510 ; free virtual = 15306 
-// Tcl Message: Restored from archive | CPU: 0.600000 secs | Memory: 13.240891 MB | 
-// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.5 . Memory (MB): peak = 9470.336 ; gain = 11.008 ; free physical = 9510 ; free virtual = 15306 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9470.336 ; gain = 0.000 ; free physical = 9510 ; free virtual = 15306 
-// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 258 instances were transformed.   CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances   RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances   RAM64M => RAM64M (RAMD64E(x4)): 32 instances  
-// TclEventType: CURR_DESIGN_SET
-// Device view-level: 0.0
-// RouteApi: Init Delay Mediator Swing Worker Finished
-// Tcl Message: open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 9823.168 ; gain = 1458.758 ; free physical = 9288 ; free virtual = 15094 
-// TclEventType: DRC_ADDED
-// TclEventType: METHODOLOGY_ADDED
-// TclEventType: POWER_UPDATED
-// [GUI Memory]: 253 MB (+5200kb) [00:18:09]
-// WARNING: HEventQueue.dispatchEvent() is taking  1243 ms.
-// [Engine Memory]: 3,939 MB (+118808kb) [00:18:10]
-// TclEventType: TIMING_SUMMARY_UPDATED
-// WARNING: HEventQueue.dispatchEvent() is taking  1189 ms.
-// Elapsed Time for: 'x': 22s
-// [GUI Memory]: 277 MB (+11718kb) [00:18:11]
-// Elapsed time: 22 seconds
-dismissDialog("Open Implemented Design"); // bj (Open Implemented Design Progress)
-selectTab((HResource) null, (HResource) null, "Methodology", 6); // aa
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// Elapsed time: 15 seconds
-selectButton(RDIResource.BaseDialog_CANCEL, "Cancel", "Bitstream Generation Completed"); // a (RDIResource.BaseDialog_CANCEL)
-dismissDialog("Bitstream Generation Completed"); // Q.a (dialog6)
-selectCheckBox(PAResourceTtoZ.VioResultsTab_WARNINGS, (String) null, false); // f (PAResourceTtoZ.VioResultsTab_WARNINGS): FALSE
-selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING #1 ; Critical Warning ; The clocks clk_sys_diff[0] and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_diff[0]] -to [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK]", 4, "The clocks clk_sys_diff[0] and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_diff[0]] -to [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK]", 2, false); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING #1 ; Critical Warning ; The clocks clk_sys_diff[0] and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_diff[0]] -to [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK]", 4, "The clocks clk_sys_diff[0] and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_diff[0]] -to [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK]", 2, false); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING #1 ; Critical Warning ; The clocks clk_sys_diff[0] and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_diff[0]] -to [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK]", 4, "The clocks clk_sys_diff[0] and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_diff[0]] -to [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK]", 2, false); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-// [GUI Memory]: 293 MB (+3055kb) [00:19:09]
-// Elapsed time: 24 seconds
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-7 ;  ; ", 4, "TIMING-7", 0, true); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE) - Node
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-7 ;  ; ", 4); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-25 ;  ; ", 5, "TIMING-25", 0, true); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE) - Node
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-25 ;  ; ", 5); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-25 ;  ; ", 5, "TIMING-25", 0, true, false, false, false, false, true); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE) - Double Click - Node
-expandTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 745665, 226049); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor)
-/********** startDrag (1442, 284); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-/********** endDrag (1284, 379); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-// Device view-level: 0.5
-// HMemoryUtils.trashcanNow. Engine heap size: 4,061 MB. GUI used memory: 203 MB. Current time: 12/18/24, 4:08:03PM CET
-selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 213962, 143408); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor)
-/********** startDrag (1189, 319); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-/********** endDrag (1617, 620); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-// Device view-level: 0.9
-selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 305798, 234730); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor)
-/********** startDrag (1225, 309); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-/********** endDrag (1681, 608); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-// Device view-level: 1.2
-// HMemoryUtils.trashcanNow. Engine heap size: 3,839 MB. GUI used memory: 204 MB. Current time: 12/18/24, 4:08:07PM CET
-// HMemoryUtils.trashcanNow. Engine heap size: 3,831 MB. GUI used memory: 202 MB. Current time: 12/18/24, 4:08:07PM CET
-selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 304411, 244740); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor)
-/********** startDrag (966, 308); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-// Device view-level: 1.2
-// HMemoryUtils.trashcanNow. Engine heap size: 3,831 MB. GUI used memory: 205 MB. Current time: 12/18/24, 4:08:11PM CET
-/********** endDrag (1710, 404); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-// Device view-level: 1.3
-// HMemoryUtils.trashcanNow. Engine heap size: 3,831 MB. GUI used memory: 202 MB. Current time: 12/18/24, 4:08:14PM CET
-// HMemoryUtils.trashcanNow. Engine heap size: 3,831 MB. GUI used memory: 201 MB. Current time: 12/18/24, 4:08:15PM CET
-selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 562947, 341467); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor)
-/********** startDrag (1558, 423); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-/********** endDrag (1725, 496); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-// Device view-level: 2.6
-selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 571894, 345058); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor)
-/********** startDrag (844, 244); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-/********** endDrag (1712, 595); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-// Device view-level: 2.8
-selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 585571, 347107); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor)
-/********** startDrag (975, 236); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-/********** endDrag (1192, 347); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-// Device view-level: 3.9
-selectGraphicalView(PAResourceOtoP.PAViews_DEVICE, 589731, 348378); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor)
-/********** startDrag (1176, 310); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-/********** endDrag (1246, 399); // t (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice_editor) **********/
-// Device view-level: 5.2
-// Device view-level: 4.9
-// HMemoryUtils.trashcanNow. Engine heap size: 3,836 MB. GUI used memory: 205 MB. Current time: 12/18/24, 4:08:24PM CET
-// Device view-level: 3.1
-// Device view-level: 2.8
-// Device view-level: 1.1
-// Device view-level: 0.5
-// Device view-level: 0.0
-// HMemoryUtils.trashcanNow. Engine heap size: 5,204 MB. GUI used memory: 202 MB. Current time: 12/18/24, 4:08:25PM CET
-// Device view-level: 0.3
-// Device view-level: 0.6
-// Device view-level: 0.9
-// Device view-level: 1.2
-// HMemoryUtils.trashcanNow. Engine heap size: 3,844 MB. GUI used memory: 203 MB. Current time: 12/18/24, 4:08:25PM CET
-// Device view-level: 1.5
-// Device view-level: 1.2
-// Device view-level: 0.9
-// Device view-level: 0.6
-// Device view-level: 0.3
-// HMemoryUtils.trashcanNow. Engine heap size: 3,844 MB. GUI used memory: 203 MB. Current time: 12/18/24, 4:08:26PM CET
-// Device view-level: 0.0
-// Device view-level: 0.3
-// Device view-level: 0.6
-// Device view-level: 0.9
-// HMemoryUtils.trashcanNow. Engine heap size: 3,844 MB. GUI used memory: 203 MB. Current time: 12/18/24, 4:08:27PM CET
-// Device view-level: 1.2
-// Device view-level: 1.5
-// Device view-level: 1.8
-// Device view-level: 1.5
-// Device view-level: 1.2
-// HMemoryUtils.trashcanNow. Engine heap size: 3,844 MB. GUI used memory: 204 MB. Current time: 12/18/24, 4:08:28PM CET
-// Device view-level: 0.9
-// Device view-level: 0.6
-// Device view-level: 0.3
-// Device view-level: 0.0
-// Device view-level: 0.3
-// HMemoryUtils.trashcanNow. Engine heap size: 3,844 MB. GUI used memory: 202 MB. Current time: 12/18/24, 4:08:29PM CET
-// Device view-level: 0.6
-// Device view-level: 0.9
-// Device view-level: 1.2
-// Device view-level: 1.5
-// HMemoryUtils.trashcanNow. Engine heap size: 3,836 MB. GUI used memory: 202 MB. Current time: 12/18/24, 4:08:30PM CET
-// Device view-level: 1.8
-// Device view-level: 1.5
-// Device view-level: 1.2
-// Device view-level: 0.9
-// Device view-level: 1.2
-// HMemoryUtils.trashcanNow. Engine heap size: 3,836 MB. GUI used memory: 204 MB. Current time: 12/18/24, 4:08:31PM CET
-// Elapsed time: 15 seconds
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3, "TIMING-6", 0, true); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE) - Node
-expandTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-7 ;  ; ", 4); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-expandTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-// Elapsed time: 119 seconds
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-7 ;  ; ", 4); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-expandTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-// Elapsed time: 28 seconds
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "trans_wiz.vho", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-// Elapsed time: 25 seconds
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_physical.xdc", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "trans_wiz.vho", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_physical.xdc", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
-selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-// PAPropertyPanels.initPanels (KC705_clocking.xdc) elapsed time: 0.2s
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, KC705_clocking.xdc]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, KC705_clocking.xdc]", 4, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
-selectCodeEditor("KC705_clocking.xdc", 745, 25); // ac (KC705_clocking.xdc)
-typeControlKey((HResource) null, "KC705_clocking.xdc", 'c'); // ac (KC705_clocking.xdc)
-typeControlKey(null, null, 'z');
-typeControlKey((HResource) null, "KC705_clocking.xdc", 'v'); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 289, 39); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 670, 42); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 164, 36); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 164, 36, false, false, false, false, true); // ac (KC705_clocking.xdc) - Double Click
-selectCodeEditor("KC705_clocking.xdc", 179, 39); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 179, 39, false, false, false, false, true); // ac (KC705_clocking.xdc) - Double Click
-selectCodeEditor("KC705_clocking.xdc", 174, 83); // ac (KC705_clocking.xdc)
-// Elapsed time: 36 seconds
-selectCodeEditor("KC705_clocking.xdc", 776, 40); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 161, 32); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 155, 32); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 305, 160); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 480, 63); // ac (KC705_clocking.xdc)
-// TclEventType: FILE_SET_CHANGE
-selectCodeEditor("KC705_clocking.xdc", 487, 61); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 361, 22); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 371, 40); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 556, 103); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 639, 29); // ac (KC705_clocking.xdc)
-selectCodeEditor("KC705_clocking.xdc", 642, 43); // ac (KC705_clocking.xdc)
-closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-expandTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-25 ;  ; ", 5); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-// Elapsed time: 54 seconds
-selectCodeEditor("trans_wiz.vho", 659, 130); // K (trans_wiz.vho)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Device", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-closeView(PAResourceOtoP.PAViews_DEVICE, "Device"); // G (PAResourceOtoP.PAViews_DEVICE, PlanAheadTabDevice)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "trans_wiz.vho", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // u (PAResourceOtoP.PAViews_PROJECT_SUMMARY, PlanAheadTabProject Summary)
-expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 17); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 17); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 17); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 17); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 18, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
-selectButton(RDIResource.BaseDialog_YES, "Yes", "Synthesis is Out-of-date"); // a (RDIResource.BaseDialog_YES)
-dismissDialog("Synthesis is Out-of-date"); // t (dialog7)
-// TclEventType: RUN_MODIFY
-// TclEventType: RUN_RESET
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_RESET
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_RESET
-// TclEventType: RUN_MODIFY
-// Tcl Message: reset_run synth_1 
-// Tcl Message: INFO: [Project 1-1161] Replacing file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp with file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp 
-// TclEventType: FILE_SET_CHANGE
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: RUN_LAUNCH
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: DESIGN_STALE
-// TclEventType: RUN_LAUNCH
-// TclEventType: RUN_MODIFY
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_MODIFY
-// Tcl Message: launch_runs impl_1 -jobs 20 
-// Tcl Message: [Wed Dec 18 16:14:13 2024] Launched synth_1... Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log [Wed Dec 18 16:14:13 2024] Launched impl_1... Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log 
-dismissDialog("Starting Design Runs"); // bj (Starting Design Runs Progress)
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_STEP_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// Elapsed time: 100 seconds
-selectButton(PAResourceOtoP.ProjectTab_CLOSE_DESIGN, "Close Design"); // g (PAResourceOtoP.ProjectTab_CLOSE_DESIGN)
-// TclEventType: DESIGN_CLOSE
-// HMemoryUtils.trashcanNow. Engine heap size: 3,869 MB. GUI used memory: 171 MB. Current time: 12/18/24, 4:15:55PM CET
-// TclEventType: TIMING_RESULTS_UNLOAD
-// Engine heap size: 3,870 MB. GUI used memory: 172 MB. Current time: 12/18/24, 4:15:55PM CET
-// TclEventType: CURR_DESIGN_SET
-// Tcl Message: close_design 
-// TclEventType: CURR_DESIGN_SET
-// TclEventType: DESIGN_CLOSE
-dismissDialog("Closing"); // bj (Closing Progress)
-// TclEventType: RUN_STEP_COMPLETED
-// Elapsed time: 48 seconds
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, KC705_physical.xdc]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
-selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, KC705_physical.xdc]", 3, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
-selectCodeEditor("KC705_physical.xdc", 180, 113); // ac (KC705_physical.xdc)
-// Elapsed time: 19 seconds
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-// Elapsed time: 21 seconds
-selectCodeEditor("KC705_top.vhd", 373, 173); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 373, 173, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-selectCodeEditor("KC705_top.vhd", 370, 187); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 370, 187, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-selectCodeEditor("KC705_top.vhd", 433, 190); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 423, 185); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 529, 192); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 490, 200); // ac (KC705_top.vhd)
-// TclEventType: DG_GRAPH_STALE
-// TclEventType: FILE_SET_CHANGE
-// Elapsed Time for: 'L.f': 28m:36s
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Hog:Msg-0] Number of errors: 9 (Design List files = 9, hog.conf = 0).. ]", 4, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-// Elapsed Time for: 'L.f': 28m:40s
-// TclEventType: RUN_STEP_COMPLETED
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_STEP_COMPLETED
-// Elapsed time: 252 seconds
-selectButton(RDIResource.BaseDialog_CANCEL, "Cancel", "Implementation Completed"); // a (RDIResource.BaseDialog_CANCEL)
-dismissDialog("Implementation Completed"); // Q.a (dialog8)
-selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 18, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
-selectButton(RDIResource.BaseDialog_YES, "Yes", "Synthesis is Out-of-date"); // a (RDIResource.BaseDialog_YES)
-dismissDialog("Synthesis is Out-of-date"); // t (dialog9)
-// TclEventType: RUN_MODIFY
-// TclEventType: RUN_RESET
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_RESET
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_RESET
-// TclEventType: RUN_MODIFY
-// Tcl Message: reset_run synth_1 
-// Tcl Message: INFO: [Project 1-1161] Replacing file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp with file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp 
-// TclEventType: FILE_SET_CHANGE
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: RUN_LAUNCH
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: RUN_LAUNCH
-// TclEventType: RUN_MODIFY
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_MODIFY
-// Tcl Message: launch_runs impl_1 -jobs 20 
-// Tcl Message: [Wed Dec 18 16:22:08 2024] Launched synth_1... Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log [Wed Dec 18 16:22:08 2024] Launched impl_1... Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log 
-dismissDialog("Starting Design Runs"); // bj (Starting Design Runs Progress)
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_STEP_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_STEP_COMPLETED
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_STEP_COMPLETED
-// Elapsed time: 303 seconds
-selectButton(RDIResource.BaseDialog_CANCEL, "Cancel", "Implementation Completed"); // a (RDIResource.BaseDialog_CANCEL)
-dismissDialog("Implementation Completed"); // Q.a (dialog10)
-// Elapsed time: 10 seconds
-selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; route_design Complete, Failed Timing! ; -3.1134870052337646 ; -294.9247131347656 ; 0.055141668766736984 ; 0.0 ; 4.554810523986816 ; -0.7139999866485596 ; 0.6420210003852844 ; 0 ; 4 CW, 151 Warn ;  ;  ; 4164 ; 6647 ; 2.0 ; 0 ; 0 ; Wed Dec 18 16:23:35 CET 2024 ; 00:03:34 ; Vivado Implementation Defaults* (Vivado Implementation 2024) ; Vivado Implementation Default Reports (Vivado Implementation 2024) ; xc7k325tffg900-2 ; fmasmitsxps15 ; Default settings for Implementation.", 1, "0.6420210003852844", 11, false); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; route_design Complete, Failed Timing! ; -3.1134870052337646 ; -294.9247131347656 ; 0.055141668766736984 ; 0.0 ; 4.554810523986816 ; -0.7139999866485596 ; 0.6420210003852844 ; 0 ; 4 CW, 151 Warn ;  ;  ; 4164 ; 6647 ; 2.0 ; 0 ; 0 ; Wed Dec 18 16:23:35 CET 2024 ; 00:03:34 ; Vivado Implementation Defaults* (Vivado Implementation 2024) ; Vivado Implementation Default Reports (Vivado Implementation 2024) ; xc7k325tffg900-2 ; fmasmitsxps15 ; Default settings for Implementation.", 1, "0.6420210003852844", 11, false, false, false, false, false, true); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE) - Double Click
-// Tcl Message: open_run impl_1 
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_CNS_STALE
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: FLOORPLAN_MODIFY
-// TclEventType: DESIGN_NEW
-// HMemoryUtils.trashcanNow. Engine heap size: 3,815 MB. GUI used memory: 149 MB. Current time: 12/18/24, 4:27:35PM CET
-// TclEventType: DESIGN_NEW
-// Xgd.load filename: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/./.Xil/Vivado-540-fmasmitsxps15/xc7k325t_detail.xgd_5B6F4326 elapsed time: 0.6s
-// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 0.8s
-// DeviceView Instantiated
-// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
-// TclEventType: CURR_DESIGN_SET
-// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9823.168 ; gain = 0.000 ; free physical = 10202 ; free virtual = 16094 
-// Tcl Message: INFO: [Netlist 29-17] Analyzing 504 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
-// Tcl Message: Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9823.168 ; gain = 0.000 ; free physical = 10194 ; free virtual = 16086 
-// Tcl Message: INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are: 
-// Tcl Message:   general.maxThreads 
-// Tcl Message: INFO: [Project 1-853] Binary constraint restore complete. INFO: [Designutils 20-5722] Start Reading Physical Databases. 
-// Tcl Message: Reading placement. 
-// Tcl Message: Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9823.168 ; gain = 0.000 ; free physical = 10182 ; free virtual = 16074 
-// Tcl Message: Reading placer database... 
-// Tcl Message: Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9823.168 ; gain = 0.000 ; free physical = 10182 ; free virtual = 16074 Read PlaceDB: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 9823.168 ; gain = 0.000 ; free physical = 10181 ; free virtual = 16073 Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9823.168 ; gain = 0.000 ; free physical = 10181 ; free virtual = 16073 
-// Tcl Message: Reading routing. 
-// Tcl Message: Read RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9823.168 ; gain = 0.000 ; free physical = 10181 ; free virtual = 16073 Read Physdb Files: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.53 . Memory (MB): peak = 9823.168 ; gain = 0.000 ; free physical = 10181 ; free virtual = 16073 
-// Tcl Message: Restored from archive | CPU: 0.630000 secs | Memory: 12.033821 MB | 
-// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.53 . Memory (MB): peak = 9823.168 ; gain = 0.000 ; free physical = 10181 ; free virtual = 16073 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9823.168 ; gain = 0.000 ; free physical = 10181 ; free virtual = 16073 
-// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 258 instances were transformed.   CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances   RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances   RAM64M => RAM64M (RAMD64E(x4)): 32 instances  
-// TclEventType: CURR_DESIGN_SET
-// Device view-level: 0.0
-// RouteApi: Init Delay Mediator Swing Worker Finished
-// TclEventType: DRC_ADDED
-// Tcl Message: open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 9908.234 ; gain = 85.066 ; free physical = 10256 ; free virtual = 16154 
-// TclEventType: DRC_ADDED
-// TclEventType: METHODOLOGY_ADDED
-// TclEventType: POWER_UPDATED
-// [Engine Memory]: 4,149 MB (+13202kb) [00:39:02]
-// TclEventType: TIMING_SUMMARY_UPDATED
-// WARNING: HEventQueue.dispatchEvent() is taking  1069 ms.
-// [Engine Memory]: 4,476 MB (+125717kb) [00:39:03]
-// Elapsed time: 16 seconds
-dismissDialog("Open Implemented Design"); // bj (Open Implemented Design Progress)
-selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
-collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1]", 1); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization]", 3); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design]", 4); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, impl_1, General Messages]", 6); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, impl_1, General Messages]", 6); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTab((HResource) null, (HResource) null, "Methodology", 6); // aa
-selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3, "TIMING-6", 0, true); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE) - Node
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-7 ;  ; ", 4); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-16 ;  ; ", 5); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-expandTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-// Elapsed time: 10 seconds
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-expandTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-7 ;  ; ", 4); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-collapseTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-7 ;  ; ", 4); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-// Elapsed time: 106 seconds
-expandTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING-6 ;  ; ", 3); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "TIMING #1 ; Critical Warning ; The clocks clk_sys_diff[0] and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_diff[0]] -to [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK]", 4, "The clocks clk_sys_diff[0] and trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_diff[0]] -to [get_clocks trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK]", 2, false); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-// Elapsed time: 205 seconds
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-// Elapsed time: 12 seconds
-selectCodeEditor("KC705_top.vhd", 154, 378); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 154, 378, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-selectCodeEditor("KC705_top.vhd", 140, 370); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 140, 370, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-// Elapsed time: 23 seconds
-selectCodeEditor("KC705_top.vhd", 133, 254); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 133, 254, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-selectCodeEditor("KC705_top.vhd", 130, 238); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 130, 238, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-selectCodeEditor("KC705_top.vhd", 132, 250); // ac (KC705_top.vhd)
-selectCodeEditor("KC705_top.vhd", 132, 250, false, false, false, false, true); // ac (KC705_top.vhd) - Double Click
-// Elapsed time: 17 seconds
-selectTreeTable(PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE, "LUTAR #1 ; Warning ; LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,. dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE. dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.", 12, "LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,. dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE. dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.", 2, false); // A.c (PAResourceTtoZ.VioTreeTablePanel_VIO_TREE_TABLE)
-selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Schematic]", 31, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
-runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "unselect_objects"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
-runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "unselect_objects"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
-runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
-// [GUI Memory]: 308 MB (+118kb) [00:45:56]
-runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "unselect_objects"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
-selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
-collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 16); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 16); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 29, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-// Tcl Message: open_run synth_1 -name synth_1 
-// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xc7k325tffg900-2 
-// HMemoryUtils.trashcanNow. Engine heap size: 4,572 MB. GUI used memory: 216 MB. Current time: 12/18/24, 4:34:44PM CET
-// TclEventType: DEBUG_PORT_ADD
-// TclEventType: READ_XDC_FILE_START
-// TclEventType: POWER_CNS_STALE
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: READ_XDC_FILE_END
-// TclEventType: READ_XDC_FILE_START
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: READ_XDC_FILE_END
-// TclEventType: READ_XDC_FILE_START
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: READ_XDC_FILE_END
-// TclEventType: READ_XDC_FILE_START
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: READ_XDC_FILE_END
-// TclEventType: READ_XDC_FILE_START
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: READ_XDC_FILE_END
-// TclEventType: READ_XDC_FILE_START
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: READ_XDC_FILE_END
-// TclEventType: READ_XDC_FILE_START
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: READ_XDC_FILE_END
-// TclEventType: READ_XDC_FILE_START
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: READ_XDC_FILE_END
-// TclEventType: READ_XDC_FILE_START
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: READ_XDC_FILE_END
-// TclEventType: READ_XDC_FILE_START
-// TclEventType: PLACEDB_MODIFY_PRE
-// TclEventType: LOC_CONSTRAINT_ADD
-// TclEventType: LOC_CONSTRAINT_REMOVE
-// TclEventType: LOC_CONSTRAINT_ADD
-// TclEventType: PLACEDB_MODIFY_PRE
-// TclEventType: LOC_CONSTRAINT_ADD
-// TclEventType: LOC_CONSTRAINT_REMOVE
-// TclEventType: LOC_CONSTRAINT_ADD
-// TclEventType: PLACEDB_MODIFY_PRE
-// TclEventType: LOC_CONSTRAINT_ADD
-// TclEventType: LOC_CONSTRAINT_REMOVE
-// TclEventType: LOC_CONSTRAINT_ADD
-// TclEventType: LOC_CONSTRAINT_REMOVE
-// TclEventType: LOC_CONSTRAINT_ADD
-// TclEventType: LOC_CONSTRAINT_REMOVE
-// TclEventType: LOC_CONSTRAINT_ADD
-// TclEventType: SIGNAL_MODIFY
-// TclEventType: READ_XDC_FILE_END
-// TclEventType: READ_XDC_FILE_START
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: POWER_REPORT_STALE
-// TclEventType: SDC_CONSTRAINT_ADD
-// TclEventType: READ_XDC_FILE_END
-// TclEventType: FLOORPLAN_MODIFY
-// TclEventType: DESIGN_NEW
-// HMemoryUtils.trashcanNow. Engine heap size: 4,187 MB. GUI used memory: 212 MB. Current time: 12/18/24, 4:34:48PM CET
-// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
-// TclEventType: DESIGN_NEW
-// DeviceView Instantiated
-// TclEventType: CURR_DESIGN_SET
-// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9908.234 ; gain = 0.000 ; free physical = 10142 ; free virtual = 16034 
-// Tcl Message: Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc] Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc] Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc] 
-// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design. 
-// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9925.910 ; gain = 0.000 ; free physical = 10219 ; free virtual = 16111 
-// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 252 instances were transformed.   CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances   RAM64M => RAM64M (RAMD64E(x4)): 32 instances  
-// TclEventType: CURR_DESIGN_SET
-// Device view-level: 0.0
-// RouteApi: Init Delay Mediator Swing Worker Finished
-// Tcl Message: open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 10146.242 ; gain = 238.008 ; free physical = 10050 ; free virtual = 15942 
-// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
-dismissDialog("Open Synthesized Design"); // bj (Open Synthesized Design Progress)
-// Elapsed time: 10 seconds
-selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK", "Critical Messages"); // f (PAResourceAtoD.CmdMsgDialog_OK)
-dismissDialog("Critical Messages"); // J (dialog11)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_physical.xdc", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectCodeEditor("KC705_physical.xdc", 432, 217); // ac (KC705_physical.xdc)
-// TclEventType: DESIGN_STALE
-// TclEventType: FILE_SET_CHANGE
-selectCodeEditor("KC705_physical.xdc", 645, 250); // ac (KC705_physical.xdc)
-selectButton(PAResourceOtoP.ProjectTab_CLOSE_DESIGN, "Close Design"); // g (PAResourceOtoP.ProjectTab_CLOSE_DESIGN)
-// TclEventType: DESIGN_CLOSE
-// HMemoryUtils.trashcanNow. Engine heap size: 4,250 MB. GUI used memory: 218 MB. Current time: 12/18/24, 4:35:13PM CET
-// Engine heap size: 4,250 MB. GUI used memory: 219 MB. Current time: 12/18/24, 4:35:13PM CET
-// TclEventType: CURR_DESIGN_SET
-// Tcl Message: close_design 
-// TclEventType: CURR_DESIGN_SET
-// TclEventType: DESIGN_CLOSE
-dismissDialog("Closing"); // bj (Closing Progress)
-selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j (PAResourceTtoZ.TaskBanner_CLOSE)
-closeTask("Implementation", "Implemented Design", "DesignTask.RESULTS_ANALYSIS");
-selectButton(RDIResource.BaseDialog_OK, "OK", "Confirm Close"); // a (RDIResource.BaseDialog_OK)
-dismissDialog("Confirm Close"); // t (dialog12)
-// HMemoryUtils.trashcanNow. Engine heap size: 4,250 MB. GUI used memory: 184 MB. Current time: 12/18/24, 4:35:17PM CET
-// TclEventType: TIMING_RESULTS_UNLOAD
-// Engine heap size: 4,250 MB. GUI used memory: 184 MB. Current time: 12/18/24, 4:35:17PM CET
-// TclEventType: CURR_DESIGN_SET
-// Tcl Message: close_design 
-// TclEventType: CURR_DESIGN_SET
-// TclEventType: DESIGN_CLOSE
-dismissDialog("Close"); // bj (Close Progress)
-selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Implementation Out-of-date ; -3.1134870052337646 ; -294.9247131347656 ; 0.055141668766736984 ; 0.0 ; 4.554810523986816 ; -0.7139999866485596 ; 0.6420210003852844 ; 0 ; 4 CW, 151 Warn ;  ;  ; 4164 ; 6647 ; 2.0 ; 0 ; 0 ; Wed Dec 18 16:23:35 CET 2024 ; 00:03:34 ; Vivado Implementation Defaults* (Vivado Implementation 2024) ; Vivado Implementation Default Reports (Vivado Implementation 2024) ; xc7k325tffg900-2 ; fmasmitsxps15 ; Default settings for Implementation.", 1, "100", 3, false); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Implementation Out-of-date ; -3.1134870052337646 ; -294.9247131347656 ; 0.055141668766736984 ; 0.0 ; 4.554810523986816 ; -0.7139999866485596 ; 0.6420210003852844 ; 0 ; 4 CW, 151 Warn ;  ;  ; 4164 ; 6647 ; 2.0 ; 0 ; 0 ; Wed Dec 18 16:23:35 CET 2024 ; 00:03:34 ; Vivado Implementation Defaults* (Vivado Implementation 2024) ; Vivado Implementation Default Reports (Vivado Implementation 2024) ; xc7k325tffg900-2 ; fmasmitsxps15 ; Default settings for Implementation.", 1, "Off", 4, false); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Implementation Out-of-date ; -3.1134870052337646 ; -294.9247131347656 ; 0.055141668766736984 ; 0.0 ; 4.554810523986816 ; -0.7139999866485596 ; 0.6420210003852844 ; 0 ; 4 CW, 151 Warn ;  ;  ; 4164 ; 6647 ; 2.0 ; 0 ; 0 ; Wed Dec 18 16:23:35 CET 2024 ; 00:03:34 ; Vivado Implementation Defaults* (Vivado Implementation 2024) ; Vivado Implementation Default Reports (Vivado Implementation 2024) ; xc7k325tffg900-2 ; fmasmitsxps15 ; Default settings for Implementation.", 1, "0.0", 8, false); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Implementation Out-of-date ; -3.1134870052337646 ; -294.9247131347656 ; 0.055141668766736984 ; 0.0 ; 4.554810523986816 ; -0.7139999866485596 ; 0.6420210003852844 ; 0 ; 4 CW, 151 Warn ;  ;  ; 4164 ; 6647 ; 2.0 ; 0 ; 0 ; Wed Dec 18 16:23:35 CET 2024 ; 00:03:34 ; Vivado Implementation Defaults* (Vivado Implementation 2024) ; Vivado Implementation Default Reports (Vivado Implementation 2024) ; xc7k325tffg900-2 ; fmasmitsxps15 ; Default settings for Implementation.", 1, "0.6420210003852844", 11, false); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-// Elapsed time: 136 seconds
-selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Implementation Out-of-date ; -3.1134870052337646 ; -294.9247131347656 ; 0.055141668766736984 ; 0.0 ; 4.554810523986816 ; -0.7139999866485596 ; 0.6420210003852844 ; 0 ; 4 CW, 151 Warn ;  ;  ; 4164 ; 6647 ; 2.0 ; 0 ; 0 ; Wed Dec 18 16:23:35 CET 2024 ; 00:03:34 ; Vivado Implementation Defaults* (Vivado Implementation 2024) ; Vivado Implementation Default Reports (Vivado Implementation 2024) ; xc7k325tffg900-2 ; fmasmitsxps15 ; Default settings for Implementation.", 1, "0.0", 8, false); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-selectTreeTableHeader(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "TPWS", 8); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-selectTreeTableHeader(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "TPWS", 8); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-selectTreeTableHeader(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "TPWS", 8); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-selectTreeTableHeader(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "TPWS", 8, false, false, false, true, false); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE) - Popup Trigger
-selectTreeTableHeader(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "TPWS", 8); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-// Elapsed time: 16 seconds
-selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Implementation Out-of-date ; -3.1134870052337646 ; -294.9247131347656 ; 0.055141668766736984 ; 0.0 ; 4.554810523986816 ; -0.7139999866485596 ; 0.6420210003852844 ; 0 ; 4 CW, 151 Warn ;  ;  ; 4164 ; 6647 ; 2.0 ; 0 ; 0 ; Wed Dec 18 16:23:35 CET 2024 ; 00:03:34 ; Vivado Implementation Defaults* (Vivado Implementation 2024) ; Vivado Implementation Default Reports (Vivado Implementation 2024) ; xc7k325tffg900-2 ; fmasmitsxps15 ; Default settings for Implementation.", 1, "0.6420210003852844", 11, false); // ar (PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE)
-// Elapsed time: 183 seconds
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_physical.xdc", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectCodeEditor("KC705_physical.xdc", 517, 283); // ac (KC705_physical.xdc)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "KC705_top.vhd", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
-selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 44, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
-// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
-selectButton(RDIResource.BaseDialog_YES, "Yes", "Synthesis is Out-of-date"); // a (RDIResource.BaseDialog_YES)
-dismissDialog("Synthesis is Out-of-date"); // t (dialog13)
-// TclEventType: RUN_MODIFY
-// TclEventType: RUN_RESET
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_RESET
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_RESET
-// TclEventType: RUN_MODIFY
-// Tcl Message: reset_run synth_1 
-// Tcl Message: INFO: [Project 1-1161] Replacing file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp with file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp 
-// TclEventType: FILE_SET_CHANGE
-dismissDialog("Resetting Runs"); // bj (Resetting Runs Progress)
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: RUN_LAUNCH
-// TclEventType: FILESET_TARGET_UCF_CHANGE
-// TclEventType: RUN_LAUNCH
-// TclEventType: RUN_MODIFY
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_MODIFY
-// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 20 
-// Tcl Message: [Wed Dec 18 16:41:20 2024] Launched synth_1... Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log [Wed Dec 18 16:41:20 2024] Launched impl_1... Run output will be captured here: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log 
-// TclEventType: RUN_STATUS_CHANGE
-selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
-selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): TRUE
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_DRP_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 9, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_DRP_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 9); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_STEP_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// TclEventType: RUN_STEP_COMPLETED
-// Elapsed time: 97 seconds
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): FALSE
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Hog:GetVer-0] Empty SHA found for /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xci /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xci. Commit to Git to resolve this warning.. ]", 6, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.. ]", 5, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci is not in the git repository. Please add it with:.  git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci. ]", 4, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-// Elapsed time: 21 seconds
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:14]. ]", 10, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:14]. ]", 10, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc;-;;-;16;-;line;-;14;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:14]. ]", 10, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc;-;;-;16;-;line;-;14;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:14]. ]", 10, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc;-;;-;16;-;line;-;14;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:14]. , [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:16]. ]", 12, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
-// Elapsed time: 16 seconds
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:14]. , [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:15]. ]", 11, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc;-;;-;16;-;line;-;15;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:14]. , [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:16]. ]", 12, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc;-;;-;16;-;line;-;16;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:14]. , [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc:17]. ]", 13, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc;-;;-;16;-;line;-;17;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectCodeEditor("KC705_physical.xdc", 422, 253); // ac (KC705_physical.xdc)
-// TclEventType: FILE_SET_CHANGE
-selectCodeEditor("KC705_physical.xdc", 338, 84); // ac (KC705_physical.xdc)
-// Elapsed time: 10 seconds
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): TRUE
-selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // f (PAResourceItoN.MsgView_CRITICAL_WARNINGS): FALSE
-// TclEventType: RUN_STEP_COMPLETED
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, trans_wiz_synth_1, [Synth 8-3819] Generic 'GLOBAL_DATE' not present in instantiated entity will be ignored. ]", 7, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, trans_wiz_synth_1, [Synth 8-3819] Generic 'GLOBAL_DATE' not present in instantiated entity will be ignored. ]", 7, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_DRP_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 13, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_DRP_synth_1, [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0. ]", 17, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_QPLL_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 19, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TRANS_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 25, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_RX_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 31, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 37, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_TX_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 43, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ila_data_in_synth_1, [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE. ]", 50, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0. ]", 41, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0. ]", 41, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
-expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0. ]", 41); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0. , [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0. ]", 42, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0. , [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0. ]", 42, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0. , [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0. ]", 42, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0. , [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0. ]", 42, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0. , [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0. ]", 42, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0. ]", 41); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3848] Net sl_iport0 in module/entity vio_misc does not have driver. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/synth/vio_misc.v:75]. ]", 38, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, vio_misc_synth_1, [Synth 8-3848] Net sl_iport0 in module/entity vio_misc does not have driver. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/synth/vio_misc.v:75]. ]", 38, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/synth/vio_misc.v;-;;-;16;-;line;-;75;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
-selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // f (PAResourceItoN.MsgView_CRITICAL_WARNINGS): TRUE
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): FALSE
-// TclEventType: RUN_COMPLETED
-// TclEventType: RUN_STATUS_CHANGE
-// Elapsed time: 122 seconds
-selectButton(RDIResource.BaseDialog_OK, "OK", "Bitstream Generation Completed"); // a (RDIResource.BaseDialog_OK)
-// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
-dismissDialog("Bitstream Generation Completed"); // Q.a (dialog14)
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): TRUE
-selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): FALSE
-selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20. ]", 19, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
