// Seed: 3814409645
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input uwire id_4
);
  wor  id_6;
  wire id_7;
  wire id_8;
  tranif1 (id_3, 1'b0 - id_7);
  assign id_7 = id_6;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri0 id_2,
    input wire id_3
    , id_45,
    input wand id_4,
    output wor id_5,
    input wire id_6,
    output wor id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    output tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output uwire id_15,
    output supply0 id_16,
    input uwire id_17,
    input tri id_18,
    output tri0 id_19,
    output wire id_20,
    input wand id_21,
    output wor id_22,
    input wor id_23,
    input supply0 id_24,
    input supply1 id_25,
    output wand id_26,
    input wand id_27,
    input uwire id_28,
    input tri id_29,
    output tri0 id_30,
    input uwire id_31,
    input tri1 id_32,
    output tri id_33,
    input uwire id_34,
    output uwire id_35,
    input tri id_36,
    input tri0 id_37,
    input wand id_38,
    inout wor id_39,
    output tri0 id_40,
    input supply1 id_41,
    output supply1 id_42
    , id_46,
    input supply1 id_43
);
  wire id_47;
  module_0(
      id_18, id_14, id_43, id_31, id_43
  );
endmodule
