# ########################################################################
# Copyright (C) 2019, Xilinx Inc - All rights reserved

# Licensed under the Apache License, Version 2.0 (the "License"). You may
# not use this file except in compliance with the License. A copy of the
# License is located at

 # http://www.apache.org/licenses/LICENSE-2.0

# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
# WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
# License for the specific language governing permissions and limitations
# under the License.
# ########################################################################
proc createDesign {design_name options} {  

##################################################################
# DESIGN PROCs													 
##################################################################

set_property target_language Verilog [current_project]

proc create_root_design { parentCell design_name temp_options} {

puts "create_root_design"
set board_part [get_property NAME [current_board_part]]
set board_name [get_property BOARD_NAME [current_board]]
set fpga_part [get_property PART_NAME [current_board_part]]
puts "INFO: $board_name is selected"
puts "INFO: $board_part is selected"
puts "INFO: $fpga_part is selected"


  # Create interface ports
  set pcie_gts [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 pcie_gts ]

  set pcie_refclk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 pcie_refclk ]

  # Create ports

  # Create instance: axi_dbg_hub_0, and set properties
  set axi_dbg_hub_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dbg_hub axi_dbg_hub_0 ]
  set_property -dict [ list \
   CONFIG.C_NUM_DEBUG_CORES {2} \
 ] $axi_dbg_hub_0

  # Create instance: axi_noc_0, and set properties
  set axi_noc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc axi_noc_0 ]
  set_property -dict [ list \
   CONFIG.NUM_CLKS {5} \
   CONFIG.NUM_MI {3} \
   CONFIG.NUM_SI {3} \
 ] $axi_noc_0

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.CATEGORY {ps_pcie} \
 ] [get_bd_intf_pins /axi_noc_0/M00_AXI]

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.APERTURES {{0x201_4000_0000 1G}} \
   CONFIG.CATEGORY {pl} \
 ] [get_bd_intf_pins /axi_noc_0/M01_AXI]

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.APERTURES {{0x201_0000_0000 1G}} \
   CONFIG.CATEGORY {pl} \
 ] [get_bd_intf_pins /axi_noc_0/M02_AXI]

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.R_TRAFFIC_CLASS {BEST_EFFORT} \
   CONFIG.W_TRAFFIC_CLASS {BEST_EFFORT} \
   CONFIG.CONNECTIONS {M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720}} } \
   CONFIG.DEST_IDS {M01_AXI:0x40:M02_AXI:0x0:M00_AXI:0x80} \
   CONFIG.CATEGORY {ps_pcie} \
 ] [get_bd_intf_pins /axi_noc_0/S00_AXI]

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.R_TRAFFIC_CLASS {BEST_EFFORT} \
   CONFIG.W_TRAFFIC_CLASS {BEST_EFFORT} \
   CONFIG.CONNECTIONS {M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} } \
   CONFIG.DEST_IDS {M01_AXI:0x40:M02_AXI:0x0:M00_AXI:0x80} \
   CONFIG.CATEGORY {ps_pcie} \
 ] [get_bd_intf_pins /axi_noc_0/S01_AXI]

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.CONNECTIONS {M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} } \
   CONFIG.DEST_IDS {M01_AXI:0x40:M02_AXI:0x0:M00_AXI:0x80} \
   CONFIG.CATEGORY {ps_pmc} \
 ] [get_bd_intf_pins /axi_noc_0/S02_AXI]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S00_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk0]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S01_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk1]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {M00_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk2]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {M01_AXI:M02_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk3]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S02_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk4]

  # Create instance: axis_ila_0, and set properties
  set axis_ila_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_ila axis_ila_0 ]
  set_property -dict [ list \
   CONFIG.C_ADV_TRIGGER {true} \
   CONFIG.C_EN_AXIS_IF {1} \
   CONFIG.C_INPUT_PIPE_STAGES {1} \
   CONFIG.C_NUM_OF_PROBES {3} \
   CONFIG.C_PROBE2_WIDTH {16} \
   CONFIG.C_TRIGIN_EN {false} \
 ] $axis_ila_0

  # Create instance: bram_ctrl_inst, and set properties
  set bram_ctrl_inst [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl bram_ctrl_inst ]

  # Create instance: bram_inst, and set properties
  set bram_inst [ create_bd_cell -type ip -vlnv xilinx.com:ip:emb_mem_gen bram_inst ]
  set_property -dict [ list \
   CONFIG.MEMORY_TYPE {True_Dual_Port_RAM} \
 ] $bram_inst

  # Create instance: logic0, and set properties
  set logic0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant logic0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $logic0

  # Create instance: logic1, and set properties
  set logic1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant logic1 ]

  # Create instance: mgmt_cntr, and set properties
  set mgmt_cntr [ create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary mgmt_cntr ]
  set_property -dict [ list \
   CONFIG.CE {true} \
   CONFIG.Count_Mode {UPDOWN} \
   CONFIG.Load {true} \
 ] $mgmt_cntr

  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset proc_sys_reset_0 ]

  # Create instance: versal_cips_0, and set properties
  set versal_cips_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips versal_cips_0 ]
if [regexp "vpk120" $board_name]  {
  
  set_property -dict [ list \
   CONFIG.CLOCK_MODE {Custom} \
   CONFIG.CPM_CONFIG {\
     CPM_PCIE0_AXIBAR2PCIE_BASEADDR_0_L {0xE8000000}\
     CPM_PCIE0_AXIBAR2PCIE_BASEADDR_1_H {0x00000007}\
     CPM_PCIE0_BRIDGE_AXI_SLAVE_IF {1}\
     CPM_PCIE0_MAX_LINK_SPEED {16.0_GT/s}\
     CPM_PCIE0_MODES {DMA}\
     CPM_PCIE0_MODE_SELECTION {Advanced}\
     CPM_PCIE0_PCIE_REGION_0_EN {1}\
     CPM_PCIE0_PCIE_REGION_0_NUM_WINDOW {1}\
     CPM_PCIE0_PCIE_REGION_0_SCALE {Kilobytes}\
     CPM_PCIE0_PCIE_REGION_1_EN {1}\
     CPM_PCIE0_PCIE_REGION_2_EN {0}\
     CPM_PCIE0_PF0_BAR0_QDMA_64BIT {1}\
     CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE {0}\
     CPM_PCIE0_PF0_BAR0_QDMA_TYPE {DMA}\
     CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE {0}\
     CPM_PCIE0_PF0_BAR2_QDMA_64BIT {1}\
     CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE {0}\
     CPM_PCIE0_PF0_BAR2_QDMA_ENABLED {1}\
     CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE {1}\
     CPM_PCIE0_PF0_BAR2_QDMA_SCALE {Megabytes}\
     CPM_PCIE0_PF0_BAR2_QDMA_SIZE {512}\
     CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE {0}\
     CPM_PCIE0_PF0_BAR4_QDMA_64BIT {1}\
     CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE {0}\
     CPM_PCIE0_PF0_BAR4_QDMA_ENABLED {1}\
     CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE {1}\
     CPM_PCIE0_PF0_BAR4_QDMA_SCALE {Megabytes}\
     CPM_PCIE0_PF0_BAR4_QDMA_SIZE {512}\
     CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE {0}\
     CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 {0xE0000000}\
     CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 {0x0000000600000000}\
     CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH {X8}\
   } \
   CONFIG.DDR_MEMORY_MODE {Custom} \
   CONFIG.PS_PMC_CONFIG {\
   CLOCK_MODE {Custom}\
     DDR_MEMORY_MODE {Custom}\
     DESIGN_MODE {1}\
     PCIE_APERTURES_DUAL_ENABLE {0}\
     PCIE_APERTURES_SINGLE_ENABLE {1}\
     PMC_CRP_PL0_REF_CTRL_FREQMHZ {150}\
     PMC_OSPI_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 11}} {MODE Single}}\
     PMC_USE_PMC_NOC_AXI0 {1}\
     PS_BOARD_INTERFACE {Custom}\
     PS_NUM_FABRIC_RESETS {1}\
     PS_PCIE1_PERIPHERAL_ENABLE {1}\
     PS_PCIE2_PERIPHERAL_ENABLE {0}\
     PS_PCIE_RESET {{ENABLE 1}}\
     PS_USE_PMCPL_CLK0 {1}\
     SMON_ALARMS {Set_Alarms_On}\
     SMON_ENABLE_TEMP_AVERAGING {0}\
     SMON_TEMP_AVERAGING_SAMPLES {0}\
   } \
   CONFIG.PS_PMC_CONFIG_APPLIED {1} \
 ] $versal_cips_0
  
  } else {
  set_property -dict [ list \
   CONFIG.BOOT_MODE {Custom} \
   CONFIG.CLOCK_MODE {Custom} \
   CONFIG.CPM_CONFIG {AURORA_LINE_RATE_GPBS 10.0 BOOT_SECONDARY_PCIE_ENABLE 0 CPM_A0_REFCLK 0\
CPM_A1_REFCLK 0 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 899.991028\
CPM_AUX0_REF_CTRL_DIVISOR0 2 CPM_AUX0_REF_CTRL_FREQMHZ 900\
CPM_AUX1_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX1_REF_CTRL_DIVISOR0 2\
CPM_AUX1_REF_CTRL_FREQMHZ 900 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006\
CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H\
0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000\
CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA_BASE_ADDRR_L\
0x11000000 CPM_CCIX_IS_MM_ONLY 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0\
CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0\
CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0\
CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0\
CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0\
CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_ATTRIB_0\
Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1\
Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2\
Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3\
Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4\
Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5\
Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6\
Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7\
Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000\
CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000\
CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000\
CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000\
CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000\
CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000\
CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000\
CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0\
CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0\
CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0\
CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0\
CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB\
CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB\
CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB\
CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB\
CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_TYPE_0\
Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1\
Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2\
Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3\
Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4\
Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5\
Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6\
Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7\
Other_or_Non_Specified_Memory_Type CPM_CCIX_SELECT_AGENT None CPM_CDO_EN 0\
CPM_CLRERR_LANE_MARGIN 0 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028\
CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_CPLL_CTRL_FBDIV\
108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009\
CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_DESIGN_USE_MODE 4\
CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_DMA_IS_MM_ONLY 0 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ\
149.998505 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_LSBUS_REF_CTRL_FREQMHZ 150\
CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0\
CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_PCIE0_AER_CAP_ENABLED 1\
CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE0_ATS_PRI_CAP_ON\
0 CPM_PCIE0_AXIBAR_NUM 2 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20\
CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080\
CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE Address_Aligned\
CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 1\
CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0\
CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0\
CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0\
CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0\
CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0\
CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0\
CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_AXISTEN_IF_EXT_512\
0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0\
CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0\
CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0\
CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 1\
CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 1\
CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned\
CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE\
DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 1\
CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN\
0 CPM_PCIE0_AXISTEN_IF_WIDTH 512 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8\
CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 1\
CPM_PCIE0_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0\
CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE0_CFG_EXT_IF 0\
CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE0_CFG_SPEC_4_0 0\
CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE0_CONTROLLER_ENABLE 1\
CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1\
CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1\
CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_CORE_CLK_FREQ 500\
CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_DMA_DATA_WIDTH 512bits\
CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_MASK\
256bits CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE\
CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0\
CPM_PCIE0_EDR_IF 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE0_EN_PARITY 0\
CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None\
CPM_PCIE0_FUNCTIONAL_MODE DMA CPM_PCIE0_LANE_REVERSAL_EN 1\
CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_LINK_DEBUG_AXIST_EN 0\
CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN4\
CPM_PCIE0_LINK_WIDTH0_FOR_POWER 8 CPM_PCIE0_MAILBOX_ENABLE 0\
CPM_PCIE0_MAX_LINK_SPEED 16.0_GT/s CPM_PCIE0_MCAP_ENABLE 0\
CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE0_MODE0_FOR_POWER\
CPM_STREAM_W_DMA CPM_PCIE0_MODES DMA CPM_PCIE0_MODE_SELECTION Advanced\
CPM_PCIE0_MSIX_RP_ENABLED 0 CPM_PCIE0_MSI_X_OPTIONS None CPM_PCIE0_NUM_USR_IRQ\
0 CPM_PCIE0_PASID_IF 0 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0\
CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_ARI_CAP_VER 1\
CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0\
0x00000000E8000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000700000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000700000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000008000000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000700000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000008000000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x00000000EFFFFFFF\
CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x00000007FFFFFFFF\
CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x000000070003FFFF\
CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000008000000FFF\
CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000\
CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000\
CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0\
CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_SCALE\
Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128\
CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0\
CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_SCALE\
Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_BAR0_64BIT 1\
CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0\
CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Bytes\
CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 128 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory\
CPM_PCIE0_PF0_BAR0_ENABLED 1 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 1\
CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR0_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR0_QDMA_SIZE 128\
CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_SCALE\
Kilobytes CPM_PCIE0_PF0_BAR0_SIZE 64 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE\
Memory CPM_PCIE0_PF0_BAR0_XDMA_64BIT 1 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 1 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 1\
CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SIZE 64\
CPM_PCIE0_PF0_BAR0_XDMA_TYPE DMA CPM_PCIE0_PF0_BAR1_64BIT 0\
CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Bytes\
CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 128 CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory\
CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR1_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR1_QDMA_SIZE 128\
CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SCALE Bytes\
CPM_PCIE0_PF0_BAR1_SIZE 128 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_TYPE\
Memory CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR1_XDMA_SCALE Bytes CPM_PCIE0_PF0_BAR1_XDMA_SIZE 128\
CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_64BIT 1\
CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0\
CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Bytes\
CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 128 CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory\
CPM_PCIE0_PF0_BAR2_ENABLED 1 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 1\
CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR2_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 128\
CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SCALE\
Megabytes CPM_PCIE0_PF0_BAR2_SIZE 512 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_TYPE\
Memory CPM_PCIE0_PF0_BAR2_XDMA_64BIT 1 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 1 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 1\
CPM_PCIE0_PF0_BAR2_XDMA_SCALE Megabytes CPM_PCIE0_PF0_BAR2_XDMA_SIZE 512\
CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_64BIT 0\
CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Bytes\
CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 128 CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory\
CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR3_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR3_QDMA_SIZE 128\
CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SCALE Bytes\
CPM_PCIE0_PF0_BAR3_SIZE 128 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_TYPE\
Memory CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR3_XDMA_SCALE Bytes CPM_PCIE0_PF0_BAR3_XDMA_SIZE 128\
CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_64BIT 1\
CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0\
CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Bytes\
CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 128 CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory\
CPM_PCIE0_PF0_BAR4_ENABLED 1 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 1\
CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR4_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR4_QDMA_SIZE 128\
CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SCALE\
Megabytes CPM_PCIE0_PF0_BAR4_SIZE 512 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_TYPE\
Memory CPM_PCIE0_PF0_BAR4_XDMA_64BIT 1 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 1 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 1\
CPM_PCIE0_PF0_BAR4_XDMA_SCALE Megabytes CPM_PCIE0_PF0_BAR4_XDMA_SIZE 512\
CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_64BIT 0\
CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Bytes\
CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 128 CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory\
CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR5_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR5_QDMA_SIZE 128\
CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SCALE Bytes\
CPM_PCIE0_PF0_BAR5_SIZE 128 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_TYPE\
Memory CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0\
CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_BAR5_XDMA_SCALE Bytes CPM_PCIE0_PF0_BAR5_XDMA_SIZE 128\
CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BASE_CLASS_MENU\
Memory_controller CPM_PCIE0_PF0_BASE_CLASS_VALUE 05\
CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_CFG_DEV_ID B03F\
CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7\
CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_CLASS_CODE 0x058000\
CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY\
less_than_64ns CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us\
CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 1\
CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0\
CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 512_bytes CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID\
0x0025 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 1 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1\
CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0\
CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0\
CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes\
CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_EXPANSION_ROM_SCALE\
Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_INTERFACE_VALUE 00\
CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM\
CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_PF0_MARGINING_CAP_ID 0\
CPM_PCIE0_PF0_MARGINING_CAP_ON 1 CPM_PCIE0_PF0_MARGINING_CAP_VER 1\
CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40\
CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_ENABLED 1\
CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP\
0 CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 1\
CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER\
0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0xE0000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000600000000\
CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000\
CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_PL16_CAP_ON 1\
CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_ID 1\
CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1\
CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT\
1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3\
CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PRI_CAP_ON 0\
CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0\
CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0\
CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 128\
CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0\
CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0\
CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Bytes CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 128\
CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0\
CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0\
CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Bytes CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 128\
CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0\
CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0\
CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Bytes CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 128\
CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0\
CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0\
CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Bytes CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 128\
CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0\
CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0\
CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Bytes CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 128\
CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0\
CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0\
CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4\
CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553\
CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU\
Other_memory_controller CPM_PCIE0_PF0_SUB_CLASS_VALUE 80\
CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0\
CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC\
ST_Table_not_present CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16\
CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_TPHR_ENABLE 0\
CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY\
0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_PF0_VC_CAP_ENABLED 0\
CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0\
CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_XDMA_64BIT 0\
CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_XDMA_SIZE 128\
CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ATS_CAP_ON 0\
CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0\
CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_SCALE\
Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128\
CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0\
CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_SCALE\
Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_BAR0_64BIT 0\
CPM_PCIE0_PF1_BAR0_ENABLED 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR0_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 128\
CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SCALE Bytes\
CPM_PCIE0_PF1_BAR0_SIZE 128 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_TYPE\
Memory CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR0_XDMA_SCALE Bytes CPM_PCIE0_PF1_BAR0_XDMA_SIZE 128\
CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_64BIT 0\
CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR1_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR1_QDMA_SIZE 128\
CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SCALE Bytes\
CPM_PCIE0_PF1_BAR1_SIZE 128 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_TYPE\
Memory CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR1_XDMA_SCALE Bytes CPM_PCIE0_PF1_BAR1_XDMA_SIZE 128\
CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_64BIT 0\
CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR2_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 128\
CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SCALE Bytes\
CPM_PCIE0_PF1_BAR2_SIZE 128 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_TYPE\
Memory CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR2_XDMA_SCALE Bytes CPM_PCIE0_PF1_BAR2_XDMA_SIZE 128\
CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_64BIT 0\
CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR3_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR3_QDMA_SIZE 128\
CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SCALE Bytes\
CPM_PCIE0_PF1_BAR3_SIZE 128 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_TYPE\
Memory CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR3_XDMA_SCALE Bytes CPM_PCIE0_PF1_BAR3_XDMA_SIZE 128\
CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_64BIT 0\
CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR4_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 128\
CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SCALE Bytes\
CPM_PCIE0_PF1_BAR4_SIZE 128 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_TYPE\
Memory CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR4_XDMA_SCALE Bytes CPM_PCIE0_PF1_BAR4_XDMA_SIZE 128\
CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_64BIT 0\
CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR5_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR5_QDMA_SIZE 128\
CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SCALE Bytes\
CPM_PCIE0_PF1_BAR5_SIZE 128 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_TYPE\
Memory CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0\
CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF1_BAR5_XDMA_SCALE Bytes CPM_PCIE0_PF1_BAR5_XDMA_SIZE 128\
CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BASE_CLASS_MENU\
Memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05\
CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CFG_DEV_ID B13F\
CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_ID 7\
CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF1_CLASS_CODE 0x000\
CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0\
CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0\
CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes\
CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_SCALE\
Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_INTERFACE_VALUE 00\
CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0\
CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0\
CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007\
CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector\
CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_ENABLED 0\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000\
CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PRI_CAP_ON\
0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT\
0 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0\
CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 128\
CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0\
CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0\
CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Bytes CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 128\
CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0\
CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0\
CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Bytes CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 128\
CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0\
CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0\
CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Bytes CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 128\
CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0\
CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0\
CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Bytes CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 128\
CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0\
CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0\
CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Bytes CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 128\
CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0\
CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0\
CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7\
CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553\
CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU RAM\
CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT\
1 CPM_PCIE0_PF1_VEND_ID 0 CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_ENABLED\
0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_SCALE Kilobytes\
CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0\
CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0\
CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0\
CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_SCALE\
Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128\
CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0\
CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_SCALE\
Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_BAR0_64BIT 0\
CPM_PCIE0_PF2_BAR0_ENABLED 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR0_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR0_QDMA_SIZE 128\
CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SCALE Bytes\
CPM_PCIE0_PF2_BAR0_SIZE 128 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_TYPE\
Memory CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR0_XDMA_SCALE Bytes CPM_PCIE0_PF2_BAR0_XDMA_SIZE 128\
CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_64BIT 0\
CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR1_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR1_QDMA_SIZE 128\
CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SCALE Bytes\
CPM_PCIE0_PF2_BAR1_SIZE 128 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_TYPE\
Memory CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR1_XDMA_SCALE Bytes CPM_PCIE0_PF2_BAR1_XDMA_SIZE 128\
CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_64BIT 0\
CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR2_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR2_QDMA_SIZE 128\
CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SCALE Bytes\
CPM_PCIE0_PF2_BAR2_SIZE 128 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_TYPE\
Memory CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR2_XDMA_SCALE Bytes CPM_PCIE0_PF2_BAR2_XDMA_SIZE 128\
CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_64BIT 0\
CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR3_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR3_QDMA_SIZE 128\
CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SCALE Bytes\
CPM_PCIE0_PF2_BAR3_SIZE 128 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_TYPE\
Memory CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR3_XDMA_SCALE Bytes CPM_PCIE0_PF2_BAR3_XDMA_SIZE 128\
CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_64BIT 0\
CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR4_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR4_QDMA_SIZE 128\
CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SCALE Bytes\
CPM_PCIE0_PF2_BAR4_SIZE 128 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_TYPE\
Memory CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR4_XDMA_SCALE Bytes CPM_PCIE0_PF2_BAR4_XDMA_SIZE 128\
CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_64BIT 0\
CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR5_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR5_QDMA_SIZE 128\
CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SCALE Bytes\
CPM_PCIE0_PF2_BAR5_SIZE 128 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_TYPE\
Memory CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0\
CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF2_BAR5_XDMA_SCALE Bytes CPM_PCIE0_PF2_BAR5_XDMA_SIZE 128\
CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BASE_CLASS_MENU\
Memory_controller CPM_PCIE0_PF2_BASE_CLASS_VALUE 05\
CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CFG_DEV_ID B23F\
CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_ID 7\
CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF2_CLASS_CODE 0x000\
CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0\
CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0\
CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes\
CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_SCALE\
Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_INTERFACE_VALUE 00\
CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0\
CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0\
CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007\
CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector\
CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_ENABLED 0\
CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 1\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000\
CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PRI_CAP_ON\
0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT\
0 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0\
CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 128\
CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0\
CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0\
CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Bytes CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 128\
CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0\
CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0\
CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Bytes CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 128\
CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0\
CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0\
CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Bytes CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 128\
CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0\
CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0\
CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Bytes CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 128\
CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0\
CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0\
CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Bytes CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 128\
CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0\
CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0\
CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10\
CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553\
CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU RAM\
CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT\
1 CPM_PCIE0_PF2_VEND_ID 0 CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_ENABLED\
0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_SCALE Kilobytes\
CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0\
CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0\
CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0\
CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_SCALE\
Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128\
CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0\
CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_SCALE\
Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_BAR0_64BIT 0\
CPM_PCIE0_PF3_BAR0_ENABLED 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR0_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR0_QDMA_SIZE 128\
CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SCALE Bytes\
CPM_PCIE0_PF3_BAR0_SIZE 128 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_TYPE\
Memory CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR0_XDMA_SCALE Bytes CPM_PCIE0_PF3_BAR0_XDMA_SIZE 128\
CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_64BIT 0\
CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR1_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR1_QDMA_SIZE 128\
CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SCALE Bytes\
CPM_PCIE0_PF3_BAR1_SIZE 128 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_TYPE\
Memory CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR1_XDMA_SCALE Bytes CPM_PCIE0_PF3_BAR1_XDMA_SIZE 128\
CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_64BIT 0\
CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR2_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR2_QDMA_SIZE 128\
CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SCALE Bytes\
CPM_PCIE0_PF3_BAR2_SIZE 128 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_TYPE\
Memory CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR2_XDMA_SCALE Bytes CPM_PCIE0_PF3_BAR2_XDMA_SIZE 128\
CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_64BIT 0\
CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR3_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR3_QDMA_SIZE 128\
CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SCALE Bytes\
CPM_PCIE0_PF3_BAR3_SIZE 128 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_TYPE\
Memory CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR3_XDMA_SCALE Bytes CPM_PCIE0_PF3_BAR3_XDMA_SIZE 128\
CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_64BIT 0\
CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR4_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR4_QDMA_SIZE 128\
CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SCALE Bytes\
CPM_PCIE0_PF3_BAR4_SIZE 128 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_TYPE\
Memory CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR4_XDMA_SCALE Bytes CPM_PCIE0_PF3_BAR4_XDMA_SIZE 128\
CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_64BIT 0\
CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR5_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR5_QDMA_SIZE 128\
CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SCALE Bytes\
CPM_PCIE0_PF3_BAR5_SIZE 128 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0\
CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0\
CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Bytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 1\
CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_TYPE\
Memory CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0\
CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0\
CPM_PCIE0_PF3_BAR5_XDMA_SCALE Bytes CPM_PCIE0_PF3_BAR5_XDMA_SIZE 128\
CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BASE_CLASS_MENU\
Memory_controller CPM_PCIE0_PF3_BASE_CLASS_VALUE 05\
CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CFG_DEV_ID B33F\
CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_ID 7\
CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF3_CLASS_CODE 0x000\
CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0\
CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0\
CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes\
CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SCALE\
Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_INTERFACE_VALUE 00\
CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0\
CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0\
CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007\
CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector\
CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_ENABLED 0\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000\
CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PRI_CAP_ON\
0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT\
0 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0\
CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 128\
CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0\
CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0\
CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Bytes CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 128\
CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0\
CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0\
CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Bytes CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 128\
CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0\
CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0\
CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Bytes CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 128\
CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0\
CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0\
CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Bytes CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 128\
CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0\
CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0\
CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Bytes CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 128\
CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0\
CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0\
CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13\
CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553\
CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU RAM\
CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT\
1 CPM_PCIE0_PF3_VEND_ID 0 CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_ENABLED\
0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_SCALE Kilobytes\
CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3\
CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH X8 CPM_PCIE0_PL_UPSTREAM_FACING 1\
CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0\
CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0\
CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0\
CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PORT_TYPE\
PCI_Express_Endpoint_device CPM_PCIE0_QDMA_MULTQ_MAX 2048\
CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_PCIE0_REF_CLK_FREQ 100_MHz\
CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4\
CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0\
CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE0_TL_POSTED_RAM_SIZE 0\
CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE0_TX_FC_IF 0\
CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Disabled\
CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled\
CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT Disabled\
CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_USER_CLK2_FREQ\
500_MHz CPM_PCIE0_USER_CLK_FREQ 250_MHz CPM_PCIE0_USER_EDR_CLK2_FREQ 312.5_MHz\
CPM_PCIE0_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE0_VC0_CAPABILITY_POINTER 80\
CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0\
CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50\
CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40\
CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG0_MSIX_ENABLED 0\
CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0\
CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50\
CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40\
CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG1_MSIX_ENABLED 0\
CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0\
CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50\
CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40\
CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG2_MSIX_ENABLED 0\
CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0\
CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50\
CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40\
CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG3_MSIX_ENABLED 0\
CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0\
CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000\
CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_IRQ 1\
CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_RNUM_CHNL 4\
CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_WNUM_CHNL\
4 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE1_AER_CAP_ENABLED 1\
CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE1_ATS_PRI_CAP_ON\
0 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned\
CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20\
CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080\
CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned\
CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 0\
CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0\
CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0\
CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0\
CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0\
CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0\
CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0\
CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXT_512\
0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0\
CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0\
CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0\
CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 0\
CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 0\
CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned\
CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE\
DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 1\
CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN\
0 CPM_PCIE1_AXISTEN_IF_WIDTH 64 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8\
CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE1_CCIX_EN 0\
CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0\
CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE1_CFG_EXT_IF 0\
CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE1_CFG_SPEC_4_0 0\
CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE1_CONTROLLER_ENABLE 0\
CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 1\
CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_DSC_BYPASS_RD 0\
CPM_PCIE1_DSC_BYPASS_WR 0 CPM_PCIE1_EDR_IF 0 CPM_PCIE1_EDR_LINK_SPEED None\
CPM_PCIE1_EN_PARITY 0 CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None\
CPM_PCIE1_FUNCTIONAL_MODE None CPM_PCIE1_LANE_REVERSAL_EN 1\
CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0\
CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN1\
CPM_PCIE1_LINK_WIDTH1_FOR_POWER 0 CPM_PCIE1_MAX_LINK_SPEED 2.5_GT/s\
CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0\
CPM_PCIE1_MODE1_FOR_POWER NONE CPM_PCIE1_MODES None CPM_PCIE1_MODE_SELECTION\
Basic CPM_PCIE1_MSIX_RP_ENABLED 1 CPM_PCIE1_MSI_X_OPTIONS MSI-X_External\
CPM_PCIE1_PASID_IF 0 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0\
CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_VER 1\
CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0\
CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0\
CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_SCALE\
Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128\
CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0\
CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_SCALE\
Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_BAR0_64BIT 0\
CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0\
CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SIZE 128\
CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR1_64BIT 0\
CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0\
CPM_PCIE1_PF0_BAR1_SCALE Bytes CPM_PCIE1_PF0_BAR1_SIZE 128\
CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR2_64BIT 0\
CPM_PCIE1_PF0_BAR2_ENABLED 0 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0\
CPM_PCIE1_PF0_BAR2_SCALE Bytes CPM_PCIE1_PF0_BAR2_SIZE 128\
CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR3_64BIT 0\
CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0\
CPM_PCIE1_PF0_BAR3_SCALE Bytes CPM_PCIE1_PF0_BAR3_SIZE 128\
CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR4_64BIT 0\
CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0\
CPM_PCIE1_PF0_BAR4_SCALE Bytes CPM_PCIE1_PF0_BAR4_SIZE 128\
CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR5_64BIT 0\
CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0\
CPM_PCIE1_PF0_BAR5_SCALE Bytes CPM_PCIE1_PF0_BAR5_SIZE 128\
CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller\
CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_CAPABILITY_POINTER 80\
CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_REV_ID 0\
CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE\
CPM_PCIE1_PF0_CLASS_CODE 0x058000 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 0\
CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns\
CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us\
CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 0\
CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0\
CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0\
CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1\
CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0\
CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2\
CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERRUPT_PIN NONE\
CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM\
CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_MARGINING_CAP_ID 0\
CPM_PCIE1_PF0_MARGINING_CAP_ON 0 CPM_PCIE1_PF0_MARGINING_CAP_VER 1\
CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 50\
CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 40\
CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF0_MSIX_ENABLED 1\
CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP\
0 CPM_PCIE1_PF0_MSI_ENABLED 1 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 1\
CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER\
0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000\
CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ON 0\
CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PM_CAP_ID 1\
CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1\
CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT\
1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_VER_ID 3\
CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PRI_CAP_ON 0\
CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 0\
CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 0\
CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 2\
CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0\
CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0\
CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Bytes CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 128\
CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 0\
CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 0\
CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Bytes CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 128\
CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0\
CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0\
CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Bytes CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 128\
CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0\
CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0\
CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Bytes CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 128\
CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0\
CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0\
CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Bytes CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 128\
CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0\
CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0\
CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 4\
CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553\
CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU\
Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_VALUE 80\
CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0\
CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC\
ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16\
CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_ENABLE 0\
CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY\
0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0\
CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0\
CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC\
0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0\
CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0\
CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_SCALE\
Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128\
CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0\
CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_SCALE\
Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_BAR0_64BIT 0\
CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0\
CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SIZE 128\
CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR1_64BIT 0\
CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0\
CPM_PCIE1_PF1_BAR1_SCALE Bytes CPM_PCIE1_PF1_BAR1_SIZE 128\
CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR2_64BIT 0\
CPM_PCIE1_PF1_BAR2_ENABLED 0 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0\
CPM_PCIE1_PF1_BAR2_SCALE Bytes CPM_PCIE1_PF1_BAR2_SIZE 128\
CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR3_64BIT 0\
CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0\
CPM_PCIE1_PF1_BAR3_SCALE Bytes CPM_PCIE1_PF1_BAR3_SIZE 128\
CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR4_64BIT 0\
CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0\
CPM_PCIE1_PF1_BAR4_SCALE Bytes CPM_PCIE1_PF1_BAR4_SIZE 128\
CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR5_64BIT 0\
CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0\
CPM_PCIE1_PF1_BAR5_SCALE Bytes CPM_PCIE1_PF1_BAR5_SIZE 128\
CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller\
CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CAPABILITY_POINTER 80\
CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_REV_ID 0\
CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE\
CPM_PCIE1_PF1_CLASS_CODE 0x000 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0\
CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_SCALE\
Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_INTERFACE_VALUE 00\
CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_0\
CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_0\
CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 007\
CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector\
CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_ENABLED 0\
CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000\
CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000\
CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0\
CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1\
CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR0_SCALE\
Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory\
CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0\
CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Bytes\
CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 128 CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory\
CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 0\
CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Bytes\
CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 128 CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory\
CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0\
CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Bytes\
CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 128 CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory\
CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0\
CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Bytes\
CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 128 CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory\
CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0\
CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Bytes\
CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 128 CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory\
CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4\
CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_VER 1\
CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0\
CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID\
C13F CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller\
CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT\
1 CPM_PCIE1_PF1_VEND_ID 0 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0\
CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0\
CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0\
CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_SCALE\
Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128\
CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0\
CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_SCALE\
Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_BAR0_64BIT 0\
CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0\
CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SIZE 128\
CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR1_64BIT 0\
CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0\
CPM_PCIE1_PF2_BAR1_SCALE Bytes CPM_PCIE1_PF2_BAR1_SIZE 128\
CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR2_64BIT 0\
CPM_PCIE1_PF2_BAR2_ENABLED 0 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0\
CPM_PCIE1_PF2_BAR2_SCALE Bytes CPM_PCIE1_PF2_BAR2_SIZE 128\
CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR3_64BIT 0\
CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0\
CPM_PCIE1_PF2_BAR3_SCALE Bytes CPM_PCIE1_PF2_BAR3_SIZE 128\
CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR4_64BIT 0\
CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0\
CPM_PCIE1_PF2_BAR4_SCALE Bytes CPM_PCIE1_PF2_BAR4_SIZE 128\
CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR5_64BIT 0\
CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0\
CPM_PCIE1_PF2_BAR5_SCALE Bytes CPM_PCIE1_PF2_BAR5_SIZE 128\
CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller\
CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_CAPABILITY_POINTER 80\
CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_REV_ID 0\
CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE\
CPM_PCIE1_PF2_CLASS_CODE 0x000 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0\
CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_SCALE\
Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_INTERFACE_VALUE 00\
CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_0\
CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_0\
CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 007\
CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector\
CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_ENABLED 0\
CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 1\
CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000\
CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000\
CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0\
CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1\
CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR0_SCALE\
Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory\
CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0\
CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Bytes\
CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 128 CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory\
CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 0\
CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Bytes\
CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 128 CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory\
CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0\
CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Bytes\
CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 128 CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory\
CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0\
CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Bytes\
CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 128 CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory\
CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0\
CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Bytes\
CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 128 CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory\
CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4\
CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_VER 1\
CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0\
CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID\
C23F CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller\
CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT\
1 CPM_PCIE1_PF2_VEND_ID 0 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0\
CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0\
CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0\
CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_SCALE\
Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128\
CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0\
CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_SCALE\
Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_BAR0_64BIT 0\
CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0\
CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SIZE 128\
CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR1_64BIT 0\
CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0\
CPM_PCIE1_PF3_BAR1_SCALE Bytes CPM_PCIE1_PF3_BAR1_SIZE 128\
CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR2_64BIT 0\
CPM_PCIE1_PF3_BAR2_ENABLED 0 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0\
CPM_PCIE1_PF3_BAR2_SCALE Bytes CPM_PCIE1_PF3_BAR2_SIZE 128\
CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR3_64BIT 0\
CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0\
CPM_PCIE1_PF3_BAR3_SCALE Bytes CPM_PCIE1_PF3_BAR3_SIZE 128\
CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR4_64BIT 0\
CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0\
CPM_PCIE1_PF3_BAR4_SCALE Bytes CPM_PCIE1_PF3_BAR4_SIZE 128\
CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR5_64BIT 0\
CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0\
CPM_PCIE1_PF3_BAR5_SCALE Bytes CPM_PCIE1_PF3_BAR5_SIZE 128\
CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller\
CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_CAPABILITY_POINTER 80\
CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_REV_ID 0\
CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE\
CPM_PCIE1_PF3_CLASS_CODE 0x000 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0\
CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_SCALE\
Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_INTERFACE_VALUE 00\
CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_0\
CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_0\
CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 007\
CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector\
CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_ENABLED 0\
CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000\
CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000\
CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0\
CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1\
CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR0_SCALE\
Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory\
CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0\
CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Bytes\
CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 128 CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory\
CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 0\
CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Bytes\
CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 128 CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory\
CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0\
CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Bytes\
CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 128 CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory\
CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0\
CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Bytes\
CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 128 CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory\
CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0\
CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Bytes\
CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 128 CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory\
CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4\
CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_VER 1\
CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0\
CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID\
C33F CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller\
CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT\
1 CPM_PCIE1_PF3_VEND_ID 0 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3\
CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE1_PL_UPSTREAM_FACING 1\
CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0\
CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0\
CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_L1_REENTRY_DELAY 0\
CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PORT_TYPE\
PCI_Express_Endpoint_device CPM_PCIE1_REF_CLK_FREQ 100_MHz\
CPM_PCIE1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 4\
CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0\
CPM_PCIE1_TL_PF_ENABLE_REG 1 CPM_PCIE1_TL_POSTED_RAM_SIZE 0\
CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE1_TX_FC_IF 0\
CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled\
CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_USER_CLK2_FREQ\
125_MHz CPM_PCIE1_USER_CLK_FREQ 125_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 312.5_MHz\
CPM_PCIE1_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE1_VC0_CAPABILITY_POINTER 80\
CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0\
CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 50\
CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 40\
CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG0_MSIX_ENABLED 0\
CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0\
CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 50\
CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 40\
CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG1_MSIX_ENABLED 0\
CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0\
CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 50\
CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 40\
CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG2_MSIX_ENABLED 0\
CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0\
CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 50\
CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 40\
CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG3_MSIX_ENABLED 0\
CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE_CHANNELS_FOR_POWER 1 CPM_PERIPHERAL_EN 1\
CPM_PERIPHERAL_TEST_EN 0 CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_0_L2_ENABLE 0\
CPM_REQ_AGENTS_1_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK\
CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled\
CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_USE_MODES None\
CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_XDMA_TL_PF_VISIBLE 1 CPM_XPIPE_0_CLKDLY_CFG\
268485632 CPM_XPIPE_0_CLK_CFG 1044480 CPM_XPIPE_0_INSTANTIATED 1\
CPM_XPIPE_0_LINK0_CFG X8 CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_0_LOC QUAD0\
CPM_XPIPE_0_MODE 1 CPM_XPIPE_0_REG_CFG 8146 CPM_XPIPE_0_RSVD 0\
CPM_XPIPE_1_CLKDLY_CFG 33557632 CPM_XPIPE_1_CLK_CFG 1048320\
CPM_XPIPE_1_INSTANTIATED 1 CPM_XPIPE_1_LINK0_CFG X8 CPM_XPIPE_1_LINK1_CFG\
DISABLE CPM_XPIPE_1_LOC QUAD0 CPM_XPIPE_1_MODE 1 CPM_XPIPE_1_REG_CFG 8137\
CPM_XPIPE_1_RSVD 0 CPM_XPIPE_2_CLKDLY_CFG 0 CPM_XPIPE_2_CLK_CFG 0\
CPM_XPIPE_2_INSTANTIATED 0 CPM_XPIPE_2_LINK0_CFG DISABLE CPM_XPIPE_2_LINK1_CFG\
DISABLE CPM_XPIPE_2_LOC QUAD0 CPM_XPIPE_2_MODE 0 CPM_XPIPE_2_REG_CFG 0\
CPM_XPIPE_2_RSVD 0 CPM_XPIPE_3_CLKDLY_CFG 0 CPM_XPIPE_3_CLK_CFG 0\
CPM_XPIPE_3_INSTANTIATED 0 CPM_XPIPE_3_LINK0_CFG DISABLE CPM_XPIPE_3_LINK1_CFG\
DISABLE CPM_XPIPE_3_LOC QUAD0 CPM_XPIPE_3_MODE 0 CPM_XPIPE_3_REG_CFG 0\
CPM_XPIPE_3_RSVD 0 GT_REFCLK_MHZ 156.25 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0\
PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE\
PS_USE_NOC_PS_PCI_0 1 PS_USE_PS_NOC_PCI_0 1 PS_USE_PS_NOC_PCI_1 1}\
   CONFIG.DDR_MEMORY_MODE {Custom} \
   CONFIG.DEBUG_MODE {Custom} \
   CONFIG.PS_PL_CONNECTIVITY_MODE {Custom} \
   CONFIG.PS_PMC_CONFIG {BOOT_MODE Custom CLOCK_MODE Custom DDR_MEMORY_MODE Custom DEBUG_MODE Custom\
DESIGN_MODE 1 PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 1\
PMC_CRP_PL0_REF_CTRL_FREQMHZ 150 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300\
PMC_OSPI_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 11}} {MODE Single}}\
PMC_QSPI_PERIPHERAL_ENABLE 0 PMC_QSPI_PERIPHERAL_MODE Single\
PMC_USE_PMC_NOC_AXI0 1 PS_BOARD_INTERFACE Custom PS_HSDP_INGRESS_TRAFFIC PCIE\
PS_NUM_FABRIC_RESETS 1 PS_PCIE1_PERIPHERAL_ENABLE 1 PS_PCIE2_PERIPHERAL_ENABLE\
0 PS_PCIE_EP_RESET1_IO {PMC_MIO 38} PS_PCIE_RESET {{ENABLE 1} {IO {PS_MIO 18 ..\
19}}} PS_PL_CONNECTIVITY_MODE Custom PS_USE_M_AXI_LPD 0 PS_USE_PMCPL_CLK0 1\
SMON_ALARMS Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0\
SMON_TEMP_AVERAGING_SAMPLES 0}\
   CONFIG.PS_PMC_CONFIG_APPLIED {1} \
 ] $versal_cips_0
}


  # Create instance: vio_inst, and set properties
  set vio_inst [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_vio vio_inst ]
  set_property -dict [ list \
   CONFIG.C_EN_AXIS_IF {1} \
   CONFIG.C_NUM_PROBE_OUT {4} \
   CONFIG.C_PROBE_IN0_WIDTH {16} \
   CONFIG.C_PROBE_OUT3_WIDTH {16} \
   CONFIG.C_PROBE_OUT4_WIDTH {1} \
 ] $vio_inst

  # Create interface connections
  connect_bd_intf_net -intf_net BRAM_PortA [get_bd_intf_pins bram_ctrl_inst/BRAM_PORTA] [get_bd_intf_pins bram_inst/BRAM_PORTA]
  connect_bd_intf_net -intf_net BRAM_PortB [get_bd_intf_pins bram_ctrl_inst/BRAM_PORTB] [get_bd_intf_pins bram_inst/BRAM_PORTB]
  connect_bd_intf_net -intf_net cipslpd_axi_hub [get_bd_intf_pins axi_dbg_hub_0/S_AXI] [get_bd_intf_pins axi_noc_0/M02_AXI]
  connect_bd_intf_net -intf_net cpm_axi_noc_0 [get_bd_intf_pins axi_noc_0/S00_AXI] [get_bd_intf_pins versal_cips_0/CPM_PCIE_NOC_0]
  connect_bd_intf_net -intf_net cpm_axi_noc_1 [get_bd_intf_pins axi_noc_0/S01_AXI] [get_bd_intf_pins versal_cips_0/CPM_PCIE_NOC_1]
  connect_bd_intf_net -intf_net hub_axis_ila [get_bd_intf_pins axi_dbg_hub_0/M00_AXIS] [get_bd_intf_pins axis_ila_0/S_AXIS]
  connect_bd_intf_net -intf_net hub_axis_vio [get_bd_intf_pins axi_dbg_hub_0/M01_AXIS] [get_bd_intf_pins vio_inst/S_AXIS]
  connect_bd_intf_net -intf_net ila_axis_hub [get_bd_intf_pins axi_dbg_hub_0/S00_AXIS] [get_bd_intf_pins axis_ila_0/M_AXIS]
  connect_bd_intf_net -intf_net noc_axi_cpm [get_bd_intf_pins axi_noc_0/M00_AXI] [get_bd_intf_pins versal_cips_0/NOC_CPM_PCIE_0]
  connect_bd_intf_net -intf_net noc_axi_pl_0 [get_bd_intf_pins axi_noc_0/M01_AXI] [get_bd_intf_pins bram_ctrl_inst/S_AXI]
  connect_bd_intf_net -intf_net pcie_gts [get_bd_intf_ports pcie_gts] [get_bd_intf_pins versal_cips_0/PCIE0_GT]
  connect_bd_intf_net -intf_net pcie_refclk [get_bd_intf_ports pcie_refclk] [get_bd_intf_pins versal_cips_0/gt_refclk0]
  connect_bd_intf_net -intf_net versal_cips_0_PMC_NOC_AXI_0 [get_bd_intf_pins axi_noc_0/S02_AXI] [get_bd_intf_pins versal_cips_0/PMC_NOC_AXI_0]
  connect_bd_intf_net -intf_net vio_axis_hub [get_bd_intf_pins axi_dbg_hub_0/S01_AXIS] [get_bd_intf_pins vio_inst/M_AXIS]

  # Create port connections
  connect_bd_net -net bus_structure_reset [get_bd_pins axis_ila_0/probe1] [get_bd_pins proc_sys_reset_0/bus_struct_reset]
  connect_bd_net -net cpm_axi_noc_aclk0 [get_bd_pins axi_noc_0/aclk0] [get_bd_pins versal_cips_0/cpm_pcie_noc_axi0_clk]
  connect_bd_net -net cpm_axi_noc_aclk1 [get_bd_pins axi_noc_0/aclk1] [get_bd_pins versal_cips_0/cpm_pcie_noc_axi1_clk]
  connect_bd_net -net logic0 [get_bd_pins logic0/dout] [get_bd_pins versal_cips_0/cpm_irq0] [get_bd_pins versal_cips_0/cpm_irq1] [get_bd_pins versal_cips_0/xdma0_usr_irq_req]
  connect_bd_net -net mb_reset [get_bd_pins axis_ila_0/probe0] [get_bd_pins proc_sys_reset_0/mb_reset]
  connect_bd_net -net mgmt_cnt_ce [get_bd_pins mgmt_cntr/CE] [get_bd_pins vio_inst/probe_out0]
  connect_bd_net -net mgmt_cnt_in [get_bd_pins mgmt_cntr/L] [get_bd_pins vio_inst/probe_out3]
  connect_bd_net -net mgmt_cnt_load [get_bd_pins mgmt_cntr/LOAD] [get_bd_pins vio_inst/probe_out2]
  connect_bd_net -net mgmt_cnt_out [get_bd_pins axis_ila_0/probe2] [get_bd_pins mgmt_cntr/Q] [get_bd_pins vio_inst/probe_in0]
  connect_bd_net -net mgmt_cnt_up [get_bd_pins mgmt_cntr/UP] [get_bd_pins vio_inst/probe_out1]
  connect_bd_net -net noc_axi_cpm_aclk [get_bd_pins axi_noc_0/aclk2] [get_bd_pins versal_cips_0/noc_cpm_pcie_axi0_clk]
  connect_bd_net -net pl_100MHz_aclk [get_bd_pins axi_dbg_hub_0/aclk] [get_bd_pins axi_noc_0/aclk3] [get_bd_pins axis_ila_0/aclk] [get_bd_pins axis_ila_0/clk] [get_bd_pins bram_ctrl_inst/s_axi_aclk] [get_bd_pins mgmt_cntr/CLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins versal_cips_0/pl0_ref_clk] [get_bd_pins vio_inst/aclk] [get_bd_pins vio_inst/clk]
  connect_bd_net -net pl_aresetn [get_bd_pins axi_dbg_hub_0/aresetn] [get_bd_pins axis_ila_0/aresetn] [get_bd_pins bram_ctrl_inst/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins vio_inst/aresetn]
  connect_bd_net -net pl_resetn [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins versal_cips_0/pl0_resetn]
  connect_bd_net -net versal_cips_0_pmc_axi_noc_axi0_clk [get_bd_pins axi_noc_0/aclk4] [get_bd_pins versal_cips_0/pmc_axi_noc_axi0_clk]

if [regexp "vpk120" $board_name]  {
  connect_bd_net [get_bd_pins logic1/dout] [get_bd_pins versal_cips_0/dma0_intrfc_resetn]
  connect_bd_net [get_bd_pins versal_cips_0/pl0_ref_clk] [get_bd_pins versal_cips_0/dma0_intrfc_clk]
  } else {
  connect_bd_net -net logic1 [get_bd_pins logic1/dout] [get_bd_pins versal_cips_0/dma0_soft_resetn] }

  # Create address segments
  assign_bd_address -offset 0x020100000000 -range 0x00200000 -target_address_space [get_bd_addr_spaces versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs axi_dbg_hub_0/S_AXI_DBG_HUB/Mem0] -force
  assign_bd_address -offset 0x020100000000 -range 0x00200000 -target_address_space [get_bd_addr_spaces versal_cips_0/CPM_PCIE_NOC_0] [get_bd_addr_segs axi_dbg_hub_0/S_AXI_DBG_HUB/Mem0] -force
  assign_bd_address -offset 0x020100000000 -range 0x00200000 -target_address_space [get_bd_addr_spaces versal_cips_0/CPM_PCIE_NOC_1] [get_bd_addr_segs axi_dbg_hub_0/S_AXI_DBG_HUB/Mem0] -force
  assign_bd_address -offset 0x020140000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs bram_ctrl_inst/S_AXI/Mem0] -force
  assign_bd_address -offset 0x020140000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces versal_cips_0/CPM_PCIE_NOC_0] [get_bd_addr_segs bram_ctrl_inst/S_AXI/Mem0] -force
  assign_bd_address -offset 0x020140000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces versal_cips_0/CPM_PCIE_NOC_1] [get_bd_addr_segs bram_ctrl_inst/S_AXI/Mem0] -force
  assign_bd_address -offset 0xE0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs versal_cips_0/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_0] -force
  assign_bd_address -offset 0xE0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces versal_cips_0/CPM_PCIE_NOC_0] [get_bd_addr_segs versal_cips_0/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_0] -force
  assign_bd_address -offset 0xE0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces versal_cips_0/CPM_PCIE_NOC_1] [get_bd_addr_segs versal_cips_0/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_0] -force
  assign_bd_address -offset 0x000600000000 -range 0x000200000000 -target_address_space [get_bd_addr_spaces versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs versal_cips_0/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_1] -force
  assign_bd_address -offset 0x000600000000 -range 0x000200000000 -target_address_space [get_bd_addr_spaces versal_cips_0/CPM_PCIE_NOC_0] [get_bd_addr_segs versal_cips_0/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_1] -force
  assign_bd_address -offset 0x000600000000 -range 0x000200000000 -target_address_space [get_bd_addr_spaces versal_cips_0/CPM_PCIE_NOC_1] [get_bd_addr_segs versal_cips_0/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_1] -force
  assign_bd_address -offset 0x008000000000 -range 0x004000000000 -target_address_space [get_bd_addr_spaces versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs versal_cips_0/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_2] -force
  assign_bd_address -offset 0x008000000000 -range 0x004000000000 -target_address_space [get_bd_addr_spaces versal_cips_0/CPM_PCIE_NOC_0] [get_bd_addr_segs versal_cips_0/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_2] -force
  assign_bd_address -offset 0x008000000000 -range 0x004000000000 -target_address_space [get_bd_addr_spaces versal_cips_0/CPM_PCIE_NOC_1] [get_bd_addr_segs versal_cips_0/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_2] -force

  group_bd_cells cips_noc_subsystem [get_bd_cells logic0] [get_bd_cells versal_cips_0] [get_bd_cells logic1] [get_bd_cells axi_noc_0] [get_bd_cells proc_sys_reset_0]
  group_bd_cells pl_bram_inst [get_bd_cells bram_ctrl_inst] [get_bd_cells bram_inst]
  group_bd_cells mgmt_dbg_inst [get_bd_cells axi_dbg_hub_0] [get_bd_cells vio_inst] [get_bd_cells axis_ila_0]

	set proj_dir [get_property DIRECTORY [current_project ]]
	set proj_name [get_property NAME [current_project ]]
	file mkdir $proj_dir/$proj_name.srcs/constrs_1/constrs
	set fd [ open $proj_dir/$proj_name.srcs/constrs_1/constrs/top.xdc w ]
	puts $fd "# Set bitstream properties"
    puts $fd "set_property CONFIG_VOLTAGE 1.8 \[current_design\]"
	close $fd
	add_files  -fileset constrs_1 [ list "$proj_dir/$proj_name.srcs/constrs_1/constrs/top.xdc" ]
}
##################################################################
# MAIN FLOW
##################################################################

create_root_design "" $design_name $options 

#assign_bd_address
save_bd_design
validate_bd_design
regenerate_bd_layout
open_bd_design [get_bd_files $design_name]
make_wrapper -files [get_files $design_name.bd] -top -import
puts "INFO: End of create_root_design"
}