--
-- Generated by VASY
--
ENTITY nxr2_x1 IS
PORT(
  nq	: OUT BIT;
  i0	: IN BIT;
  i1	: IN BIT
);
END nxr2_x1;

ARCHITECTURE VBE OF nxr2_x1 IS

  SIGNAL v_net3	: BIT;
  SIGNAL v_net0	: BIT;

BEGIN

  nq <= ((((NOT(i1) AND NOT(i0)) OR (NOT(i1) AND NOT(v_net3))) OR (NOT(v_net0) AND NOT(i0
))) OR (NOT(v_net0) AND NOT(v_net3)));
  v_net3 <= NOT(i1);
  v_net0 <= NOT(i0);
END VBE;
