{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715091639620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715091639620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 16:20:39 2024 " "Processing started: Tue May  7 16:20:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715091639620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091639620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL " "Command: quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091639620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715091640123 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1715091640123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_mixed.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_mixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_mixed " "Found entity 1: hybrid_control_mixed" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647815 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control_theta_phi_CO_2024.v(182) " "Verilog HDL information at hybrid_control_theta_phi_CO_2024.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "../blocks/hybrid_control_theta_phi_CO_2024.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_CO_2024.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715091647818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cphi Cphi hybrid_control_theta_phi_CO_2024.v(51) " "Verilog HDL Declaration information at hybrid_control_theta_phi_CO_2024.v(51): object \"cphi\" differs only in case from object \"Cphi\" in the same scope" {  } { { "../blocks/hybrid_control_theta_phi_CO_2024.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_CO_2024.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715091647819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi_co_2024.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi_co_2024.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi_CO24 " "Found entity 1: hybrid_control_theta_phi_CO24" {  } { { "../blocks/hybrid_control_theta_phi_CO_2024.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_CO_2024.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi_old.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi_old.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi_old " "Found entity 1: hybrid_control_theta_phi_old" {  } { { "../blocks/hybrid_control_theta_phi_old.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_old.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/trigonometry.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/trigonometry.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry_deg " "Found entity 1: trigonometry_deg" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647835 ""} { "Info" "ISGN_ENTITY_NAME" "2 trigonometry_rad " "Found entity 2: trigonometry_rad" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/three_level_mos.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/three_level_mos.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_level_MOS " "Found entity 1: three_level_MOS" {  } { { "../blocks/three_level_MOS.v" "" { Text "C:/FPGA/Projects/blocks/three_level_MOS.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/regularization.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization_core " "Found entity 1: regularization_core" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647839 ""} { "Info" "ISGN_ENTITY_NAME" "2 regularization " "Found entity 2: regularization" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/peak_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/peak_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 peak_detector " "Found entity 1: peak_detector" {  } { { "../blocks/peak_detector.v" "" { Text "C:/FPGA/Projects/blocks/peak_detector.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/manual_value_control.v 3 3 " "Found 3 design units, including 3 entities, in source file /fpga/projects/blocks/manual_value_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 theta_control " "Found entity 1: theta_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647842 ""} { "Info" "ISGN_ENTITY_NAME" "2 phi_control " "Found entity 2: phi_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647842 ""} { "Info" "ISGN_ENTITY_NAME" "3 angle_control_theta_phi " "Found entity 3: angle_control_theta_phi" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi " "Found entity 1: hybrid_control_theta_phi" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647844 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control_theta.v(103) " "Verilog HDL information at hybrid_control_theta.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715091647845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta " "Found entity 1: hybrid_control_theta" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_phi " "Found entity 1: hybrid_control_phi" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/frequency_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/frequency_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_control " "Found entity 1: frequency_control" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647848 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(190) " "Verilog HDL warning at display_7seg.v(190): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715091647850 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(309) " "Verilog HDL warning at display_7seg.v(309): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 309 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715091647850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/display_7seg.v 4 4 " "Found 4 design units, including 4 entities, in source file /fpga/projects/blocks/display_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647850 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec2hex " "Found entity 2: dec2hex" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647850 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2seg " "Found entity 3: dec2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647850 ""} { "Info" "ISGN_ENTITY_NAME" "4 num2seg " "Found entity 4: num2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_core " "Found entity 1: debounce_core" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647852 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time_core " "Found entity 1: dead_time_core" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647854 ""} { "Info" "ISGN_ENTITY_NAME" "2 dead_time " "Found entity 2: dead_time" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_up " "Found entity 1: counter_up" {  } { { "../blocks/counter.v" "" { Text "C:/FPGA/Projects/blocks/counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_theta_phi_ol.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_theta_phi_ol.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_theta_phi_OL " "Found entity 1: PLL_theta_phi_OL" {  } { { "PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091647856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091647856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 hybrid_control_mixed.v(82) " "Verilog HDL Implicit Net warning at hybrid_control_mixed.v(82): created implicit net for \"C0\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091647857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTON button top_hybridcontrol_theta_phi_ol.v(83) " "Verilog HDL Declaration information at top_hybridcontrol_theta_phi_ol.v(83): object \"BUTTON\" differs only in case from object \"button\" in the same scope" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715091648135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw top_hybridcontrol_theta_phi_ol.v(82) " "Verilog HDL Declaration information at top_hybridcontrol_theta_phi_ol.v(82): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715091648135 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top_hybridcontrol_theta_phi_ol.v 1 1 " "Using design file top_hybridcontrol_theta_phi_ol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_HybridControl_theta_phi_OL " "Found entity 1: TOP_HybridControl_theta_phi_OL" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091648135 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715091648135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VG top_hybridcontrol_theta_phi_ol.v(267) " "Verilog HDL Implicit Net warning at top_hybridcontrol_theta_phi_ol.v(267): created implicit net for \"VG\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_HybridControl_theta_phi_OL " "Elaborating entity \"TOP_HybridControl_theta_phi_OL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715091648139 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAA_copy top_hybridcontrol_theta_phi_ol.v(111) " "Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_ol.v(111): object \"DAA_copy\" assigned a value but never read" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715091648140 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ADC_Ibat top_hybridcontrol_theta_phi_ol.v(116) " "Verilog HDL warning at top_hybridcontrol_theta_phi_ol.v(116): object ADC_Ibat used but never assigned" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 116 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715091648140 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vbat_dec top_hybridcontrol_theta_phi_ol.v(117) " "Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_ol.v(117): object \"Vbat_dec\" assigned a value but never read" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715091648140 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ibat_dec top_hybridcontrol_theta_phi_ol.v(118) " "Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_ol.v(118): object \"Ibat_dec\" assigned a value but never read" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715091648140 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadtime top_hybridcontrol_theta_phi_ol.v(122) " "Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_ol.v(122): object \"deadtime\" assigned a value but never read" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715091648140 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_startup_reg top_hybridcontrol_theta_phi_ol.v(125) " "Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_ol.v(125): object \"cnt_startup_reg\" assigned a value but never read" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715091648140 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top_hybridcontrol_theta_phi_ol.v(270) " "Verilog HDL assignment warning at top_hybridcontrol_theta_phi_ol.v(270): truncated value with size 32 to match size of target (8)" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715091648141 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top_hybridcontrol_theta_phi_ol.v(272) " "Verilog HDL assignment warning at top_hybridcontrol_theta_phi_ol.v(272): truncated value with size 32 to match size of target (8)" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715091648141 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[35..25\] top_hybridcontrol_theta_phi_ol.v(88) " "Output port \"GPIO0\[35..25\]\" at top_hybridcontrol_theta_phi_ol.v(88) has no driver" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715091648146 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[23\] top_hybridcontrol_theta_phi_ol.v(88) " "Output port \"GPIO0\[23\]\" at top_hybridcontrol_theta_phi_ol.v(88) has no driver" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715091648146 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[21\] top_hybridcontrol_theta_phi_ol.v(88) " "Output port \"GPIO0\[21\]\" at top_hybridcontrol_theta_phi_ol.v(88) has no driver" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715091648146 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[19\] top_hybridcontrol_theta_phi_ol.v(88) " "Output port \"GPIO0\[19\]\" at top_hybridcontrol_theta_phi_ol.v(88) has no driver" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715091648146 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[17\] top_hybridcontrol_theta_phi_ol.v(88) " "Output port \"GPIO0\[17\]\" at top_hybridcontrol_theta_phi_ol.v(88) has no driver" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715091648146 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[15\] top_hybridcontrol_theta_phi_ol.v(88) " "Output port \"GPIO0\[15\]\" at top_hybridcontrol_theta_phi_ol.v(88) has no driver" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715091648146 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[13\] top_hybridcontrol_theta_phi_ol.v(88) " "Output port \"GPIO0\[13\]\" at top_hybridcontrol_theta_phi_ol.v(88) has no driver" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715091648146 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[11\] top_hybridcontrol_theta_phi_ol.v(88) " "Output port \"GPIO0\[11\]\" at top_hybridcontrol_theta_phi_ol.v(88) has no driver" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715091648146 "|TOP_HybridControl_theta_phi_OL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[9..0\] top_hybridcontrol_theta_phi_ol.v(88) " "Output port \"GPIO0\[9..0\]\" at top_hybridcontrol_theta_phi_ol.v(88) has no driver" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715091648146 "|TOP_HybridControl_theta_phi_OL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_theta_phi_OL PLL_theta_phi_OL:PLL_inst " "Elaborating entity \"PLL_theta_phi_OL\" for hierarchy \"PLL_theta_phi_OL:PLL_inst\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "PLL_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL_theta_phi_OL.v" "altpll_component" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 500 " "Parameter \"clk3_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5000 " "Parameter \"clk4_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 10 " "Parameter \"clk4_duty_cycle\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091648211 ""}  } { { "PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091648211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091648258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091648258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_control_theta hybrid_control_theta:hybrid_control_theta_inst " "Elaborating entity \"hybrid_control_theta\" for hierarchy \"hybrid_control_theta:hybrid_control_theta_inst\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "hybrid_control_theta_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigonometry_deg hybrid_control_theta:hybrid_control_theta_inst\|trigonometry_deg:trigonometry_inst " "Elaborating entity \"trigonometry_deg\" for hierarchy \"hybrid_control_theta:hybrid_control_theta_inst\|trigonometry_deg:trigonometry_inst\"" {  } { { "../blocks/hybrid_control_theta.v" "trigonometry_inst" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648263 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry.v(40) " "Verilog HDL Case Statement warning at trigonometry.v(40): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 40 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1715091648270 "|TOP_HybridControl_theta_phi_OL|hybrid_control_theta:hybrid_control_theta_inst|trigonometry_deg:trigonometry_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry.v(585) " "Verilog HDL Case Statement warning at trigonometry.v(585): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 585 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1715091648271 "|TOP_HybridControl_theta_phi_OL|hybrid_control_theta:hybrid_control_theta_inst|trigonometry_deg:trigonometry_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_control_phi hybrid_control_phi:hybrid_control_inst " "Elaborating entity \"hybrid_control_phi\" for hierarchy \"hybrid_control_phi:hybrid_control_inst\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "hybrid_control_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648271 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "C1_db hybrid_control_phi.v(57) " "Verilog HDL warning at hybrid_control_phi.v(57): object C1_db used but never assigned" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715091648273 "|TOP_HybridControl_theta_phi_OL|hybrid_control_phi:hybrid_control_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "C2_db hybrid_control_phi.v(57) " "Verilog HDL warning at hybrid_control_phi.v(57): object C2_db used but never assigned" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715091648273 "|TOP_HybridControl_theta_phi_OL|hybrid_control_phi:hybrid_control_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "C3_db hybrid_control_phi.v(57) " "Verilog HDL warning at hybrid_control_phi.v(57): object C3_db used but never assigned" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715091648273 "|TOP_HybridControl_theta_phi_OL|hybrid_control_phi:hybrid_control_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "C4_db hybrid_control_phi.v(57) " "Verilog HDL warning at hybrid_control_phi.v(57): object C4_db used but never assigned" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715091648273 "|TOP_HybridControl_theta_phi_OL|hybrid_control_phi:hybrid_control_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C1_db 0 hybrid_control_phi.v(57) " "Net \"C1_db\" at hybrid_control_phi.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715091648273 "|TOP_HybridControl_theta_phi_OL|hybrid_control_phi:hybrid_control_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C2_db 0 hybrid_control_phi.v(57) " "Net \"C2_db\" at hybrid_control_phi.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715091648273 "|TOP_HybridControl_theta_phi_OL|hybrid_control_phi:hybrid_control_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C3_db 0 hybrid_control_phi.v(57) " "Net \"C3_db\" at hybrid_control_phi.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715091648273 "|TOP_HybridControl_theta_phi_OL|hybrid_control_phi:hybrid_control_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C4_db 0 hybrid_control_phi.v(57) " "Net \"C4_db\" at hybrid_control_phi.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715091648273 "|TOP_HybridControl_theta_phi_OL|hybrid_control_phi:hybrid_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_control_theta_phi hybrid_control_theta_phi:hybrid_control_theta_phi_inst " "Elaborating entity \"hybrid_control_theta_phi\" for hierarchy \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "hybrid_control_theta_phi_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "31 30 hybrid_control_theta_phi.v(108) " "Verilog HDL assignment warning at hybrid_control_theta_phi.v(108): truncated value with size 31 to match size of target (30)" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715091648281 "|TOP_HybridControl_theta_phi_OL|hybrid_control_theta_phi:hybrid_control_theta_phi_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_control_mixed hybrid_control_mixed:hybrid_control_mixed_inst " "Elaborating entity \"hybrid_control_mixed\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "hybrid_control_mixed_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648296 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S3 hybrid_control_mixed.v(59) " "Verilog HDL warning at hybrid_control_mixed.v(59): object S3 used but never assigned" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 59 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715091648298 "|TOP_HybridControl_theta_phi_OL|hybrid_control_mixed:hybrid_control_mixed_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "31 30 hybrid_control_mixed.v(107) " "Verilog HDL assignment warning at hybrid_control_mixed.v(107): truncated value with size 31 to match size of target (30)" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715091648298 "|TOP_HybridControl_theta_phi_OL|hybrid_control_mixed:hybrid_control_mixed_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S3\[30..17\] 0 hybrid_control_mixed.v(59) " "Net \"S3\[30..17\]\" at hybrid_control_mixed.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715091648298 "|TOP_HybridControl_theta_phi_OL|hybrid_control_mixed:hybrid_control_mixed_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phi_control phi_control:phi_control_inst " "Elaborating entity \"phi_control\" for hierarchy \"phi_control:phi_control_inst\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "phi_control_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2seg phi_control:phi_control_inst\|dec2seg:dec2seg_inst " "Elaborating entity \"dec2seg\" for hierarchy \"phi_control:phi_control_inst\|dec2seg:dec2seg_inst\"" {  } { { "../blocks/manual_value_control.v" "dec2seg_inst" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg phi_control:phi_control_inst\|hex2seg:seven_segment_0_inst " "Elaborating entity \"hex2seg\" for hierarchy \"phi_control:phi_control_inst\|hex2seg:seven_segment_0_inst\"" {  } { { "../blocks/manual_value_control.v" "seven_segment_0_inst" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theta_control theta_control:theta_control_inst " "Elaborating entity \"theta_control\" for hierarchy \"theta_control:theta_control_inst\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "theta_control_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time:dead_time_inst " "Elaborating entity \"dead_time\" for hierarchy \"dead_time:dead_time_inst\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "dead_time_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_core dead_time:dead_time_inst\|dead_time_core:DT\[0\].dt_core " "Elaborating entity \"dead_time_core\" for hierarchy \"dead_time:dead_time_inst\|dead_time_core:DT\[0\].dt_core\"" {  } { { "../blocks/dead_time.v" "DT\[0\].dt_core" { Text "C:/FPGA/Projects/blocks/dead_time.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_4bit_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_4bit_inst\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "debounce_4bit_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_core debounce:debounce_4bit_inst\|debounce_core:DB\[0\].db_core " "Elaborating entity \"debounce_core\" for hierarchy \"debounce:debounce_4bit_inst\|debounce_core:DB\[0\].db_core\"" {  } { { "../blocks/debounce.v" "DB\[0\].db_core" { Text "C:/FPGA/Projects/blocks/debounce.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_up counter_up:counter_up_inst " "Elaborating entity \"counter_up\" for hierarchy \"counter_up:counter_up_inst\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "counter_up_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091648352 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[0\] " "Converted tri-state buffer \"theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[0\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[1\] " "Converted tri-state buffer \"theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[1\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[2\] " "Converted tri-state buffer \"theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[2\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[3\] " "Converted tri-state buffer \"theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[3\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[4\] " "Converted tri-state buffer \"theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[4\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[5\] " "Converted tri-state buffer \"theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[5\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[6\] " "Converted tri-state buffer \"theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[6\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[7\] " "Converted tri-state buffer \"theta_control:theta_control_inst\|dec2seg:dec2seg_inst\|o_seg\[7\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[0\] " "Converted tri-state buffer \"phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[0\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[1\] " "Converted tri-state buffer \"phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[1\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[2\] " "Converted tri-state buffer \"phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[2\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[3\] " "Converted tri-state buffer \"phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[3\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[4\] " "Converted tri-state buffer \"phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[4\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[5\] " "Converted tri-state buffer \"phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[5\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[6\] " "Converted tri-state buffer \"phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[6\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[7\] " "Converted tri-state buffer \"phi_control:phi_control_inst\|dec2seg:dec2seg_inst\|o_seg\[7\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 199 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715091648879 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1715091648879 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_OR~0 " "Found clock multiplexer hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_OR~0" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 67 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1715091649163 "|TOP_HybridControl_theta_phi_OL|hybrid_control_mixed:hybrid_control_mixed_inst|CLK_jump_OR~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_OR~0 " "Found clock multiplexer hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_OR~0" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1715091649163 "|TOP_HybridControl_theta_phi_OL|hybrid_control_theta_phi:hybrid_control_theta_phi_inst|CLK_jump_OR~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1715091649163 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IOPT_ALTMULT_ADD_INFERRED" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Add6_rtl_0 " "Inferred altmult_add megafunction from following the logic: \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Add6_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_RESULT 32 " "Parameter WIDTH_RESULT set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter INPUT_REGISTER_A0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter INPUT_REGISTER_B0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter INPUT_REGISTER_A1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter INPUT_REGISTER_B1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter INPUT_REGISTER_A2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter INPUT_REGISTER_B2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter INPUT_REGISTER_A3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter INPUT_REGISTER_B3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_MULTIPLIERS 2 " "Parameter NUMBER_OF_MULTIPLIERS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_A SIGNED " "Parameter REPRESENTATION_A set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_B SIGNED " "Parameter REPRESENTATION_B set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER1_DIRECTION ADD " "Parameter MULTIPLIER1_DIRECTION set to ADD" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter MULTIPLIER_REGISTER0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTPUT_REGISTER UNREGISTERED " "Parameter OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_A UNREGISTERED " "Parameter SIGNED_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_B UNREGISTERED " "Parameter SIGNED_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""}  } {  } 0 19003 "Inferred altmult_add megafunction from following the logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "IOPT_ALTMULT_ADD_INFERRED" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Add7_rtl_0 " "Inferred altmult_add megafunction from following the logic: \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Add7_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_RESULT 32 " "Parameter WIDTH_RESULT set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter INPUT_REGISTER_A0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter INPUT_REGISTER_B0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter INPUT_REGISTER_A1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter INPUT_REGISTER_B1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter INPUT_REGISTER_A2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter INPUT_REGISTER_B2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter INPUT_REGISTER_A3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter INPUT_REGISTER_B3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_MULTIPLIERS 2 " "Parameter NUMBER_OF_MULTIPLIERS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_A SIGNED " "Parameter REPRESENTATION_A set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_B SIGNED " "Parameter REPRESENTATION_B set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER1_DIRECTION ADD " "Parameter MULTIPLIER1_DIRECTION set to ADD" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter MULTIPLIER_REGISTER0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTPUT_REGISTER UNREGISTERED " "Parameter OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_A UNREGISTERED " "Parameter SIGNED_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_B UNREGISTERED " "Parameter SIGNED_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""}  } {  } 0 19003 "Inferred altmult_add megafunction from following the logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "IOPT_ALTMULT_ADD_INFERRED" "hybrid_control_theta:hybrid_control_theta_inst\|Add0_rtl_0 " "Inferred altmult_add megafunction from following the logic: \"hybrid_control_theta:hybrid_control_theta_inst\|Add0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_RESULT 32 " "Parameter WIDTH_RESULT set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter INPUT_REGISTER_A0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter INPUT_REGISTER_B0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter INPUT_REGISTER_A1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter INPUT_REGISTER_B1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter INPUT_REGISTER_A2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter INPUT_REGISTER_B2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter INPUT_REGISTER_A3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter INPUT_REGISTER_B3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_MULTIPLIERS 2 " "Parameter NUMBER_OF_MULTIPLIERS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_A SIGNED " "Parameter REPRESENTATION_A set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_B SIGNED " "Parameter REPRESENTATION_B set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER1_DIRECTION ADD " "Parameter MULTIPLIER1_DIRECTION set to ADD" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter MULTIPLIER_REGISTER0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTPUT_REGISTER UNREGISTERED " "Parameter OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_A UNREGISTERED " "Parameter SIGNED_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_B UNREGISTERED " "Parameter SIGNED_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""}  } {  } 0 19003 "Inferred altmult_add megafunction from following the logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "IOPT_ALTMULT_ADD_INFERRED" "hybrid_control_theta:hybrid_control_theta_inst\|Add1_rtl_0 " "Inferred altmult_add megafunction from following the logic: \"hybrid_control_theta:hybrid_control_theta_inst\|Add1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_RESULT 32 " "Parameter WIDTH_RESULT set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter INPUT_REGISTER_A0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter INPUT_REGISTER_B0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter INPUT_REGISTER_A1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter INPUT_REGISTER_B1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter INPUT_REGISTER_A2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter INPUT_REGISTER_B2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter INPUT_REGISTER_A3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter INPUT_REGISTER_B3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_MULTIPLIERS 2 " "Parameter NUMBER_OF_MULTIPLIERS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_A SIGNED " "Parameter REPRESENTATION_A set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_B SIGNED " "Parameter REPRESENTATION_B set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER1_DIRECTION ADD " "Parameter MULTIPLIER1_DIRECTION set to ADD" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter MULTIPLIER_REGISTER0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTPUT_REGISTER UNREGISTERED " "Parameter OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_A UNREGISTERED " "Parameter SIGNED_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_B UNREGISTERED " "Parameter SIGNED_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715091656811 ""}  } {  } 0 19003 "Inferred altmult_add megafunction from following the logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715091656811 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715091656811 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Mult2\"" {  } { { "../blocks/hybrid_control_theta_phi.v" "Mult2" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091656814 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Mult0\"" {  } { { "../blocks/hybrid_control_theta_phi.v" "Mult0" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091656814 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Mult1\"" {  } { { "../blocks/hybrid_control_theta_phi.v" "Mult1" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091656814 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult2\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult2" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091656814 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult3\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult3" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091656814 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult4\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult4" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091656814 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult5\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult5" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091656814 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|Mult3\"" {  } { { "../blocks/hybrid_control_theta_phi.v" "Mult3" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091656814 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715091656814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|altmult_add:Add6_rtl_0 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|altmult_add:Add6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091656881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|altmult_add:Add6_rtl_0 " "Instantiated megafunction \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|altmult_add:Add6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_RESULT 32 " "Parameter \"WIDTH_RESULT\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter \"INPUT_REGISTER_A0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter \"INPUT_REGISTER_B0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter \"INPUT_REGISTER_A1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter \"INPUT_REGISTER_B1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter \"INPUT_REGISTER_A2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter \"INPUT_REGISTER_B2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter \"INPUT_REGISTER_A3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter \"INPUT_REGISTER_B3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_MULTIPLIERS 2 " "Parameter \"NUMBER_OF_MULTIPLIERS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_A SIGNED " "Parameter \"REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_B SIGNED " "Parameter \"REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER1_DIRECTION ADD " "Parameter \"MULTIPLIER1_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTPUT_REGISTER UNREGISTERED " "Parameter \"OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_CHAINOUT_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_PIPELINE_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091656882 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091656882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4ni3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_4ni3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4ni3 " "Found entity 1: mult_add_4ni3" {  } { { "db/mult_add_4ni3.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/mult_add_4ni3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091656952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091656952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aqe " "Found entity 1: add_sub_aqe" {  } { { "db/add_sub_aqe.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/add_sub_aqe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091656990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091656990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|altmult_add:Add7_rtl_0 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|altmult_add:Add7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|altmult_add:Add7_rtl_0 " "Instantiated megafunction \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|altmult_add:Add7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_RESULT 32 " "Parameter \"WIDTH_RESULT\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter \"INPUT_REGISTER_A0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter \"INPUT_REGISTER_B0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter \"INPUT_REGISTER_A1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter \"INPUT_REGISTER_B1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter \"INPUT_REGISTER_A2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter \"INPUT_REGISTER_B2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter \"INPUT_REGISTER_A3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter \"INPUT_REGISTER_B3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_MULTIPLIERS 2 " "Parameter \"NUMBER_OF_MULTIPLIERS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_A SIGNED " "Parameter \"REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_B SIGNED " "Parameter \"REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER1_DIRECTION ADD " "Parameter \"MULTIPLIER1_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTPUT_REGISTER UNREGISTERED " "Parameter \"OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_CHAINOUT_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_PIPELINE_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091657011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_theta:hybrid_control_theta_inst\|altmult_add:Add0_rtl_0 " "Elaborated megafunction instantiation \"hybrid_control_theta:hybrid_control_theta_inst\|altmult_add:Add0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_theta:hybrid_control_theta_inst\|altmult_add:Add0_rtl_0 " "Instantiated megafunction \"hybrid_control_theta:hybrid_control_theta_inst\|altmult_add:Add0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_RESULT 32 " "Parameter \"WIDTH_RESULT\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter \"INPUT_REGISTER_A0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter \"INPUT_REGISTER_B0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter \"INPUT_REGISTER_A1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter \"INPUT_REGISTER_B1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter \"INPUT_REGISTER_A2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter \"INPUT_REGISTER_B2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter \"INPUT_REGISTER_A3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter \"INPUT_REGISTER_B3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_MULTIPLIERS 2 " "Parameter \"NUMBER_OF_MULTIPLIERS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_A SIGNED " "Parameter \"REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_B SIGNED " "Parameter \"REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER1_DIRECTION ADD " "Parameter \"MULTIPLIER1_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTPUT_REGISTER UNREGISTERED " "Parameter \"OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_CHAINOUT_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_PIPELINE_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657027 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091657027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_theta:hybrid_control_theta_inst\|altmult_add:Add1_rtl_0 " "Elaborated megafunction instantiation \"hybrid_control_theta:hybrid_control_theta_inst\|altmult_add:Add1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_theta:hybrid_control_theta_inst\|altmult_add:Add1_rtl_0 " "Instantiated megafunction \"hybrid_control_theta:hybrid_control_theta_inst\|altmult_add:Add1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_RESULT 32 " "Parameter \"WIDTH_RESULT\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter \"INPUT_REGISTER_A0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter \"INPUT_REGISTER_B0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter \"INPUT_REGISTER_A1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter \"INPUT_REGISTER_B1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter \"INPUT_REGISTER_A2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter \"INPUT_REGISTER_B2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter \"INPUT_REGISTER_A3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter \"INPUT_REGISTER_B3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_MULTIPLIERS 2 " "Parameter \"NUMBER_OF_MULTIPLIERS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_A SIGNED " "Parameter \"REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_B SIGNED " "Parameter \"REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER1_DIRECTION ADD " "Parameter \"MULTIPLIER1_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTPUT_REGISTER UNREGISTERED " "Parameter \"OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_CHAINOUT_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_PIPELINE_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657053 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091657053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\"" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657087 ""}  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091657087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 160 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657119 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 160 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 160 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9hh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9hh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9hh " "Found entity 1: add_sub_9hh" {  } { { "db/add_sub_9hh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/add_sub_9hh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091657203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091657203 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 160 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f6h " "Found entity 1: add_sub_f6h" {  } { { "db/add_sub_f6h.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/add_sub_f6h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091657256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091657256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 160 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657259 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 160 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dhh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dhh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dhh " "Found entity 1: add_sub_dhh" {  } { { "db/add_sub_dhh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/add_sub_dhh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091657301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091657301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 160 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult0\"" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657321 ""}  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091657321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1\"" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657341 ""}  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091657341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1\|multcore:mult_core hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 159 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 159 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657352 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091657352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q2t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q2t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q2t " "Found entity 1: mult_q2t" {  } { { "db/mult_q2t.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/mult_q2t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091657415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091657415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4 " "Instantiated megafunction \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657423 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091657423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091657459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091657459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult5\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult5 " "Instantiated megafunction \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657465 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091657465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e6t " "Found entity 1: mult_e6t" {  } { { "db/mult_e6t.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/mult_e6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091657501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091657501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\"" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715091657506 ""}  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715091657506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|multcore:mult_core hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657509 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i6h " "Found entity 1: add_sub_i6h" {  } { { "db/add_sub_i6h.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/add_sub_i6h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091657551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091657551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657554 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ghh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ghh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ghh " "Found entity 1: add_sub_ghh" {  } { { "db/add_sub_ghh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/add_sub_ghh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715091657596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091657596 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|altshift:external_latency_ffs hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091657599 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715091658227 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_N\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1715091658288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_P\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1715091658288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_N\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1715091658288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_P\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1715091658288 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1715091658288 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SCLK VCC pin " "The pin \"AD_SCLK\" is fed by VCC" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1715091658288 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SDIO GND pin " "The pin \"AD_SDIO\" is fed by GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1715091658288 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1715091658288 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091688781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_N~synth " "Node \"FPGA_CLK_A_N~synth\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091688781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_P~synth " "Node \"FPGA_CLK_A_P~synth\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091688781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_N~synth " "Node \"FPGA_CLK_B_N~synth\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091688781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_P~synth " "Node \"FPGA_CLK_B_P~synth\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091688781 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1715091688781 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[1\] GND " "Pin \"DA\[1\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[2\] GND " "Pin \"DA\[2\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[3\] GND " "Pin \"DA\[3\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[4\] GND " "Pin \"DA\[4\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[5\] GND " "Pin \"DA\[5\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[6\] GND " "Pin \"DA\[6\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[9\] GND " "Pin \"DA\[9\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[10\] GND " "Pin \"DA\[10\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[11\] GND " "Pin \"DA\[11\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[12\] GND " "Pin \"DA\[12\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[13\] GND " "Pin \"DA\[13\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[0\] GND " "Pin \"GPIO0\[0\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[1\] GND " "Pin \"GPIO0\[1\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[2\] GND " "Pin \"GPIO0\[2\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[3\] GND " "Pin \"GPIO0\[3\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[4\] GND " "Pin \"GPIO0\[4\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[5\] GND " "Pin \"GPIO0\[5\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[6\] GND " "Pin \"GPIO0\[6\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[7\] GND " "Pin \"GPIO0\[7\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[8\] GND " "Pin \"GPIO0\[8\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[9\] GND " "Pin \"GPIO0\[9\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[11\] GND " "Pin \"GPIO0\[11\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[13\] GND " "Pin \"GPIO0\[13\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[15\] GND " "Pin \"GPIO0\[15\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[17\] GND " "Pin \"GPIO0\[17\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[19\] GND " "Pin \"GPIO0\[19\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[21\] GND " "Pin \"GPIO0\[21\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[23\] GND " "Pin \"GPIO0\[23\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[25\] GND " "Pin \"GPIO0\[25\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[26\] GND " "Pin \"GPIO0\[26\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[27\] GND " "Pin \"GPIO0\[27\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[28\] GND " "Pin \"GPIO0\[28\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[29\] GND " "Pin \"GPIO0\[29\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[30\] GND " "Pin \"GPIO0\[30\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[31\] GND " "Pin \"GPIO0\[31\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[32\] GND " "Pin \"GPIO0\[32\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[33\] GND " "Pin \"GPIO0\[33\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[34\] GND " "Pin \"GPIO0\[34\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[35\] GND " "Pin \"GPIO0\[35\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715091688781 "|TOP_HybridControl_theta_phi_OL|GPIO0[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715091688781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715091689064 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hybrid_control_mixed:hybrid_control_mixed_inst\|counter\[1\] High " "Register hybrid_control_mixed:hybrid_control_mixed_inst\|counter\[1\] will power up to High" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 152 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715091691765 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1715091691765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_theta_phi_OL/output_files/TOP_HybridControl_theta_phi_OL.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_theta_phi_OL/output_files/TOP_HybridControl_theta_phi_OL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091696109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715091696520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715091696520 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 295 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1715091696612 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 295 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1715091696612 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADA_OR " "No output dependent on input pin \"ADA_OR\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADA_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_OR " "No output dependent on input pin \"ADB_OR\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADB_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_V\[0\] " "No output dependent on input pin \"ADC_BAT_V\[0\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_V[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_V\[1\] " "No output dependent on input pin \"ADC_BAT_V\[1\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_V[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_V\[2\] " "No output dependent on input pin \"ADC_BAT_V\[2\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_V[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_V\[3\] " "No output dependent on input pin \"ADC_BAT_V\[3\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_V[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_V\[4\] " "No output dependent on input pin \"ADC_BAT_V\[4\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_V[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_V\[5\] " "No output dependent on input pin \"ADC_BAT_V\[5\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_V[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_V\[6\] " "No output dependent on input pin \"ADC_BAT_V\[6\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_V[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_V\[7\] " "No output dependent on input pin \"ADC_BAT_V\[7\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_V[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_V_EOC " "No output dependent on input pin \"ADC_BAT_V_EOC\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_V_EOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_I\[0\] " "No output dependent on input pin \"ADC_BAT_I\[0\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_I\[1\] " "No output dependent on input pin \"ADC_BAT_I\[1\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_I\[2\] " "No output dependent on input pin \"ADC_BAT_I\[2\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_I\[3\] " "No output dependent on input pin \"ADC_BAT_I\[3\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_I\[4\] " "No output dependent on input pin \"ADC_BAT_I\[4\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_I\[5\] " "No output dependent on input pin \"ADC_BAT_I\[5\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_I\[6\] " "No output dependent on input pin \"ADC_BAT_I\[6\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_I\[7\] " "No output dependent on input pin \"ADC_BAT_I\[7\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BAT_I_EOC " "No output dependent on input pin \"ADC_BAT_I_EOC\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|ADC_BAT_I_EOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[3\] " "No output dependent on input pin \"BUTTON\[3\]\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715091696801 "|TOP_HybridControl_theta_phi_OL|BUTTON[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715091696801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3642 " "Implemented 3642 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715091696811 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715091696811 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1715091696811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3416 " "Implemented 3416 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715091696811 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1715091696811 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715091696811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715091696811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715091696848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 16:21:36 2024 " "Processing ended: Tue May  7 16:21:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715091696848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715091696848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715091696848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715091696848 ""}
