 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SET
Version: Q-2019.12
Date   : Sat Mar 16 17:53:54 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: state_x_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cal_reg_1_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SET                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  state_x_reg[1]/CK (DFFRX2)               0.00       0.50 r
  state_x_reg[1]/QN (DFFRX2)               0.81       1.31 r
  U578/Y (NOR2X1)                          0.33       1.64 f
  U442/Y (OAI31X1)                         0.47       2.11 r
  U580/Y (OAI22XL)                         0.44       2.56 f
  U448/Y (OAI22X1)                         0.51       3.06 r
  U581/Y (INVX1)                           0.33       3.40 f
  U341/Y (OAI31XL)                         0.97       4.37 r
  U641/Y (NOR2X1)                          0.26       4.63 f
  U642/Y (AOI211X1)                        0.36       4.99 r
  U646/Y (AOI211X1)                        0.19       5.18 f
  U406/Y (OAI222X1)                        0.59       5.77 r
  U373/Y (INVX4)                           0.21       5.98 f
  U430/Y (NOR2X1)                          0.41       6.40 r
  U504/Y (NOR2X2)                          0.22       6.61 f
  U551/Y (OA21XL)                          0.40       7.01 f
  U357/Y (XOR2X1)                          0.59       7.60 r
  U535/Y (NAND2X2)                         0.33       7.93 f
  U390/Y (INVX1)                           0.24       8.17 r
  U399/Y (AOI21X1)                         0.13       8.30 f
  U397/Y (XOR2X1)                          0.22       8.52 f
  U711/Y (AOI222X1)                        0.39       8.91 r
  U359/Y (INVXL)                           0.19       9.11 f
  cal_reg_1_reg[7]/D (DFFQX1)              0.00       9.11 f
  data arrival time                                   9.11

  clock clk (rise edge)                    9.00       9.00
  clock network delay (ideal)              0.50       9.50
  clock uncertainty                       -0.10       9.40
  cal_reg_1_reg[7]/CK (DFFQX1)             0.00       9.40 r
  library setup time                      -0.28       9.12
  data required time                                  9.12
  -----------------------------------------------------------
  data required time                                  9.12
  data arrival time                                  -9.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
