Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: asic2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "asic2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "asic2"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : asic2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\asic2.v" into library work
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/main_block.v" included at line 2.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/k_generator.v" included at line 2.
Parsing module <k_generator>.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/mem_controller.v" included at line 3.
Parsing module <mem_controller>.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/output_buffer.v" included at line 4.
Parsing module <output_buffer>.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/logic_module.v" included at line 5.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_t1.v" included at line 2.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_sigma1.v" included at line 2.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/right_cyclic_shift.v" included at line 2.
Parsing module <right_cyclic_shift>.
Parsing module <func_sigma1>.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_ch.v" included at line 3.
Parsing module <func_ch>.
Parsing module <func_t1>.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_t2.v" included at line 3.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_sigma0.v" included at line 2.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/right_cyclic_shift.v" included at line 2.
Parsing module <func_sigma0>.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_Ma.v" included at line 3.
Parsing module <func_Ma>.
Parsing module <func_t2>.
Parsing module <logic_module>.
Parsing module <main_block>.
Parsing verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/control_block.v" included at line 3.
Parsing module <control_block>.
Parsing module <asic2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <asic2>.

Elaborating module <main_block>.

Elaborating module <mem_controller>.
"C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/mem_controller.v" Line 40. $display In mem A, H: 0 0

Elaborating module <output_buffer>.
"C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/output_buffer.v" Line 45. $display [?] Out mem A, B: 0 0
"C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/output_buffer.v" Line 49. $display [v] Out mem A, B: 0 0

Elaborating module <k_generator>.

Elaborating module <logic_module>.

Elaborating module <func_t1>.

Elaborating module <func_sigma1>.

Elaborating module <right_cyclic_shift(N=6)>.

Elaborating module <right_cyclic_shift(N=11)>.

Elaborating module <right_cyclic_shift(N=25)>.

Elaborating module <func_ch>.

Elaborating module <func_t2>.

Elaborating module <func_sigma0>.

Elaborating module <right_cyclic_shift(N=2)>.

Elaborating module <right_cyclic_shift(N=13)>.

Elaborating module <right_cyclic_shift(N=22)>.

Elaborating module <func_Ma>.

Elaborating module <control_block>.
WARNING:HDLCompiler:413 - "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/control_block.v" Line 44: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/control_block.v" Line 47: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/control_block.v" Line 50: Result of 11-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/control_block.v" Line 61: Result of 11-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <asic2>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\asic2.v".
    Summary:
	no macro.
Unit <asic2> synthesized.

Synthesizing Unit <main_block>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/main_block.v".
    Summary:
	no macro.
Unit <main_block> synthesized.

Synthesizing Unit <mem_controller>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/mem_controller.v".
    Found 32-bit register for signal <out_B>.
    Found 32-bit register for signal <out_C>.
    Found 32-bit register for signal <out_D>.
    Found 32-bit register for signal <out_E>.
    Found 32-bit register for signal <out_F>.
    Found 32-bit register for signal <out_G>.
    Found 32-bit register for signal <out_H>.
    Found 32-bit register for signal <out_A>.
    Summary:
	inferred 256 D-type flip-flop(s).
Unit <mem_controller> synthesized.

Synthesizing Unit <output_buffer>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/output_buffer.v".
    Found 32-bit register for signal <out_B>.
    Found 32-bit register for signal <out_C>.
    Found 32-bit register for signal <out_D>.
    Found 32-bit register for signal <out_E>.
    Found 32-bit register for signal <out_F>.
    Found 32-bit register for signal <out_G>.
    Found 32-bit register for signal <out_H>.
    Found 32-bit register for signal <reg_A>.
    Found 32-bit register for signal <reg_B>.
    Found 32-bit register for signal <reg_C>.
    Found 32-bit register for signal <reg_D>.
    Found 32-bit register for signal <reg_E>.
    Found 32-bit register for signal <reg_F>.
    Found 32-bit register for signal <reg_G>.
    Found 32-bit register for signal <reg_H>.
    Found 32-bit register for signal <out_var>.
    Found 32-bit register for signal <out_A>.
    Summary:
	inferred 544 D-type flip-flop(s).
Unit <output_buffer> synthesized.

Synthesizing Unit <k_generator>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/k_generator.v".
    Found 64x32-bit Read Only RAM for signal <tmp_K>
    Summary:
	inferred   1 RAM(s).
Unit <k_generator> synthesized.

Synthesizing Unit <logic_module>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/logic_module.v".
    Found 32-bit adder for signal <out_E> created at line 59.
    Found 32-bit adder for signal <out_A> created at line 60.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <logic_module> synthesized.

Synthesizing Unit <func_t1>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_t1.v".
    Found 32-bit adder for signal <n0019> created at line 42.
    Found 32-bit adder for signal <n0022> created at line 42.
    Found 32-bit adder for signal <n0025> created at line 42.
    Found 32-bit adder for signal <func> created at line 42.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <func_t1> synthesized.

Synthesizing Unit <func_sigma1>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_sigma1.v".
    Summary:
Unit <func_sigma1> synthesized.

Synthesizing Unit <right_cyclic_shift_1>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/right_cyclic_shift.v".
        N = 6
    Summary:
	no macro.
Unit <right_cyclic_shift_1> synthesized.

Synthesizing Unit <right_cyclic_shift_2>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/right_cyclic_shift.v".
        N = 11
    Summary:
	no macro.
Unit <right_cyclic_shift_2> synthesized.

Synthesizing Unit <right_cyclic_shift_3>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/right_cyclic_shift.v".
        N = 25
    Summary:
	no macro.
Unit <right_cyclic_shift_3> synthesized.

Synthesizing Unit <func_ch>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_ch.v".
    Summary:
Unit <func_ch> synthesized.

Synthesizing Unit <func_t2>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_t2.v".
    Found 32-bit adder for signal <func> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <func_t2> synthesized.

Synthesizing Unit <func_sigma0>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_sigma0.v".
    Summary:
Unit <func_sigma0> synthesized.

Synthesizing Unit <right_cyclic_shift_4>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/right_cyclic_shift.v".
        N = 2
    Summary:
	no macro.
Unit <right_cyclic_shift_4> synthesized.

Synthesizing Unit <right_cyclic_shift_5>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/right_cyclic_shift.v".
        N = 13
    Summary:
	no macro.
Unit <right_cyclic_shift_5> synthesized.

Synthesizing Unit <right_cyclic_shift_6>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/right_cyclic_shift.v".
        N = 22
    Summary:
	no macro.
Unit <right_cyclic_shift_6> synthesized.

Synthesizing Unit <func_Ma>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/func_Ma.v".
    Summary:
Unit <func_Ma> synthesized.

Synthesizing Unit <control_block>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_3\source\/control_block.v".
    Found 11-bit register for signal <n_buf>.
    Found 11-bit register for signal <n>.
    Found 6-bit register for signal <k_num>.
    Found 4-bit register for signal <out_mem_addr>.
    Found 1-bit register for signal <en_mem_out>.
    Found 4-bit register for signal <in_mem_addr>.
    Found 11-bit adder for signal <n[10]_GND_19_o_add_2_OUT> created at line 44.
    Found 11-bit adder for signal <n_buf[10]_GND_19_o_add_7_OUT> created at line 47.
    Found 4-bit adder for signal <n0054> created at line 51.
    Found 11-bit comparator lessequal for signal <n[10]_GND_19_o_LessThan_18_o> created at line 60
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <control_block> synthesized.

Synthesizing Unit <mod_11u_4u>.
    Related source file is "".
    Found 15-bit adder for signal <n0385> created at line 0.
    Found 15-bit adder for signal <GND_20_o_b[3]_add_1_OUT> created at line 0.
    Found 14-bit adder for signal <n0389> created at line 0.
    Found 14-bit adder for signal <GND_20_o_b[3]_add_3_OUT> created at line 0.
    Found 13-bit adder for signal <n0393> created at line 0.
    Found 13-bit adder for signal <GND_20_o_b[3]_add_5_OUT> created at line 0.
    Found 12-bit adder for signal <n0397> created at line 0.
    Found 12-bit adder for signal <GND_20_o_b[3]_add_7_OUT> created at line 0.
    Found 11-bit adder for signal <n0401> created at line 0.
    Found 11-bit adder for signal <a[10]_b[3]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <n0405> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_20_o_add_11_OUT> created at line 0.
    Found 11-bit adder for signal <n0409> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_20_o_add_13_OUT> created at line 0.
    Found 11-bit adder for signal <n0413> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_20_o_add_15_OUT> created at line 0.
    Found 11-bit adder for signal <n0417> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_20_o_add_17_OUT> created at line 0.
    Found 11-bit adder for signal <n0421> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_20_o_add_19_OUT> created at line 0.
    Found 11-bit adder for signal <n0425> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_20_o_add_21_OUT> created at line 0.
    Found 11-bit adder for signal <n0429> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_20_o_add_23_OUT> created at line 0.
    Found 15-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0012> created at line 0
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred 122 Multiplexer(s).
Unit <mod_11u_4u> synthesized.

Synthesizing Unit <div_11u_5u>.
    Related source file is "".
    Found 16-bit adder for signal <GND_21_o_b[4]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <GND_21_o_b[4]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <GND_21_o_b[4]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <GND_21_o_b[4]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <GND_21_o_b[4]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_b[4]_add_11_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_21_o_add_13_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_21_o_add_15_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_21_o_add_17_OUT[10:0]> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_21_o_add_19_OUT[10:0]> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_21_o_add_21_OUT[10:0]> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0012> created at line 0
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred  91 Multiplexer(s).
Unit <div_11u_5u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 69
 11-bit adder                                          : 40
 12-bit adder                                          : 5
 13-bit adder                                          : 5
 14-bit adder                                          : 5
 15-bit adder                                          : 5
 16-bit adder                                          : 1
 32-bit adder                                          : 7
 4-bit adder                                           : 1
# Registers                                            : 31
 1-bit register                                        : 1
 11-bit register                                       : 2
 32-bit register                                       : 25
 4-bit register                                        : 2
 6-bit register                                        : 1
# Comparators                                          : 37
 11-bit comparator lessequal                           : 24
 12-bit comparator lessequal                           : 3
 13-bit comparator lessequal                           : 3
 14-bit comparator lessequal                           : 3
 15-bit comparator lessequal                           : 3
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 335
 1-bit 2-to-1 multiplexer                              : 330
 11-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 7
 32-bit xor2                                           : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <out_F_25> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_25> 
INFO:Xst:2261 - The FF/Latch <out_F_30> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_30> 
INFO:Xst:2261 - The FF/Latch <reg_A_28> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_28> 
INFO:Xst:2261 - The FF/Latch <out_F_26> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_26> 
INFO:Xst:2261 - The FF/Latch <out_F_31> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_31> 
INFO:Xst:2261 - The FF/Latch <reg_A_29> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_29> 
INFO:Xst:2261 - The FF/Latch <out_F_27> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_27> 
INFO:Xst:2261 - The FF/Latch <out_F_28> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_28> 
INFO:Xst:2261 - The FF/Latch <out_F_29> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_29> 
INFO:Xst:2261 - The FF/Latch <out_C_10> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_10> 
INFO:Xst:2261 - The FF/Latch <out_C_11> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_11> 
INFO:Xst:2261 - The FF/Latch <out_C_12> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_12> 
INFO:Xst:2261 - The FF/Latch <out_G_0> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_0> 
INFO:Xst:2261 - The FF/Latch <out_H_10> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_10> 
INFO:Xst:2261 - The FF/Latch <out_C_13> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_13> 
INFO:Xst:2261 - The FF/Latch <out_G_1> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_1> 
INFO:Xst:2261 - The FF/Latch <out_H_11> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_11> 
INFO:Xst:2261 - The FF/Latch <out_C_14> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_14> 
INFO:Xst:2261 - The FF/Latch <out_G_2> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_2> 
INFO:Xst:2261 - The FF/Latch <out_H_12> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_12> 
INFO:Xst:2261 - The FF/Latch <out_C_20> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_20> 
INFO:Xst:2261 - The FF/Latch <out_C_15> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_15> 
INFO:Xst:2261 - The FF/Latch <out_D_0> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_0> 
INFO:Xst:2261 - The FF/Latch <out_G_3> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_3> 
INFO:Xst:2261 - The FF/Latch <out_H_13> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_13> 
INFO:Xst:2261 - The FF/Latch <out_C_21> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_21> 
INFO:Xst:2261 - The FF/Latch <out_C_16> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_16> 
INFO:Xst:2261 - The FF/Latch <out_D_1> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_1> 
INFO:Xst:2261 - The FF/Latch <out_G_4> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_4> 
INFO:Xst:2261 - The FF/Latch <out_H_14> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_14> 
INFO:Xst:2261 - The FF/Latch <out_C_22> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_22> 
INFO:Xst:2261 - The FF/Latch <out_C_17> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_17> 
INFO:Xst:2261 - The FF/Latch <out_D_2> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_2> 
INFO:Xst:2261 - The FF/Latch <out_G_5> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_5> 
INFO:Xst:2261 - The FF/Latch <out_H_20> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_20> 
INFO:Xst:2261 - The FF/Latch <out_H_15> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_15> 
INFO:Xst:2261 - The FF/Latch <out_C_23> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_23> 
INFO:Xst:2261 - The FF/Latch <out_C_18> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_18> 
INFO:Xst:2261 - The FF/Latch <reg_A_0> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_0> 
INFO:Xst:2261 - The FF/Latch <out_D_3> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_3> 
INFO:Xst:2261 - The FF/Latch <out_G_6> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_6> 
INFO:Xst:2261 - The FF/Latch <out_H_21> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_21> 
INFO:Xst:2261 - The FF/Latch <out_H_16> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_16> 
INFO:Xst:2261 - The FF/Latch <out_C_24> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_24> 
INFO:Xst:2261 - The FF/Latch <out_C_19> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_19> 
INFO:Xst:2261 - The FF/Latch <reg_A_1> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_1> 
INFO:Xst:2261 - The FF/Latch <out_D_4> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_4> 
INFO:Xst:2261 - The FF/Latch <out_G_7> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_7> 
INFO:Xst:2261 - The FF/Latch <out_H_22> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_22> 
INFO:Xst:2261 - The FF/Latch <out_H_17> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_17> 
INFO:Xst:2261 - The FF/Latch <out_C_30> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_30> 
INFO:Xst:2261 - The FF/Latch <out_C_25> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_25> 
INFO:Xst:2261 - The FF/Latch <reg_A_2> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_2> 
INFO:Xst:2261 - The FF/Latch <out_D_5> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_5> 
INFO:Xst:2261 - The FF/Latch <out_G_8> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_8> 
INFO:Xst:2261 - The FF/Latch <out_H_23> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_23> 
INFO:Xst:2261 - The FF/Latch <out_H_18> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_18> 
INFO:Xst:2261 - The FF/Latch <out_C_31> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_31> 
INFO:Xst:2261 - The FF/Latch <out_C_26> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_26> 
INFO:Xst:2261 - The FF/Latch <reg_A_3> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_3> 
INFO:Xst:2261 - The FF/Latch <out_D_6> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_6> 
INFO:Xst:2261 - The FF/Latch <out_G_9> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_9> 
INFO:Xst:2261 - The FF/Latch <out_H_24> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_24> 
INFO:Xst:2261 - The FF/Latch <out_H_19> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_19> 
INFO:Xst:2261 - The FF/Latch <out_C_27> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_27> 
INFO:Xst:2261 - The FF/Latch <reg_A_4> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_4> 
INFO:Xst:2261 - The FF/Latch <out_D_7> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_7> 
INFO:Xst:2261 - The FF/Latch <out_H_25> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_25> 
INFO:Xst:2261 - The FF/Latch <out_H_30> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_30> 
INFO:Xst:2261 - The FF/Latch <out_C_28> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_28> 
INFO:Xst:2261 - The FF/Latch <reg_A_5> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_5> 
INFO:Xst:2261 - The FF/Latch <out_D_8> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_8> 
INFO:Xst:2261 - The FF/Latch <out_H_26> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_26> 
INFO:Xst:2261 - The FF/Latch <out_H_31> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_31> 
INFO:Xst:2261 - The FF/Latch <out_C_29> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_29> 
INFO:Xst:2261 - The FF/Latch <reg_A_6> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_6> 
INFO:Xst:2261 - The FF/Latch <out_D_9> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_9> 
INFO:Xst:2261 - The FF/Latch <out_H_27> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_27> 
INFO:Xst:2261 - The FF/Latch <reg_A_7> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_7> 
INFO:Xst:2261 - The FF/Latch <out_H_28> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_28> 
INFO:Xst:2261 - The FF/Latch <reg_A_8> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_8> 
INFO:Xst:2261 - The FF/Latch <out_E_10> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_10> 
INFO:Xst:2261 - The FF/Latch <out_H_29> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_29> 
INFO:Xst:2261 - The FF/Latch <reg_A_9> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_9> 
INFO:Xst:2261 - The FF/Latch <out_E_11> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_11> 
INFO:Xst:2261 - The FF/Latch <out_E_12> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_12> 
INFO:Xst:2261 - The FF/Latch <out_E_13> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_13> 
INFO:Xst:2261 - The FF/Latch <out_E_14> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_14> 
INFO:Xst:2261 - The FF/Latch <out_E_20> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_20> 
INFO:Xst:2261 - The FF/Latch <out_E_15> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_15> 
INFO:Xst:2261 - The FF/Latch <out_E_21> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_21> 
INFO:Xst:2261 - The FF/Latch <out_E_16> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_16> 
INFO:Xst:2261 - The FF/Latch <out_E_22> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_22> 
INFO:Xst:2261 - The FF/Latch <out_E_17> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_17> 
INFO:Xst:2261 - The FF/Latch <out_E_23> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_23> 
INFO:Xst:2261 - The FF/Latch <out_E_18> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_18> 
INFO:Xst:2261 - The FF/Latch <out_E_19> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_19> 
INFO:Xst:2261 - The FF/Latch <out_E_24> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_24> 
INFO:Xst:2261 - The FF/Latch <out_E_25> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_25> 
INFO:Xst:2261 - The FF/Latch <out_E_30> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_30> 
INFO:Xst:2261 - The FF/Latch <out_E_26> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_26> 
INFO:Xst:2261 - The FF/Latch <out_H_0> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_0> 
INFO:Xst:2261 - The FF/Latch <out_E_31> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_31> 
INFO:Xst:2261 - The FF/Latch <out_E_27> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_27> 
INFO:Xst:2261 - The FF/Latch <out_H_1> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_1> 
INFO:Xst:2261 - The FF/Latch <out_E_28> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_28> 
INFO:Xst:2261 - The FF/Latch <out_H_2> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_2> 
INFO:Xst:2261 - The FF/Latch <out_E_0> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_0> 
INFO:Xst:2261 - The FF/Latch <out_E_29> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_29> 
INFO:Xst:2261 - The FF/Latch <out_H_3> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_3> 
INFO:Xst:2261 - The FF/Latch <out_B_10> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_10> 
INFO:Xst:2261 - The FF/Latch <out_E_1> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_1> 
INFO:Xst:2261 - The FF/Latch <out_B_11> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_11> 
INFO:Xst:2261 - The FF/Latch <out_H_4> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_4> 
INFO:Xst:2261 - The FF/Latch <out_E_2> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_2> 
INFO:Xst:2261 - The FF/Latch <out_B_12> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_12> 
INFO:Xst:2261 - The FF/Latch <out_H_5> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_5> 
INFO:Xst:2261 - The FF/Latch <out_B_0> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_0> 
INFO:Xst:2261 - The FF/Latch <out_G_10> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_10> 
INFO:Xst:2261 - The FF/Latch <out_E_3> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_3> 
INFO:Xst:2261 - The FF/Latch <out_B_13> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_13> 
INFO:Xst:2261 - The FF/Latch <out_H_6> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_6> 
INFO:Xst:2261 - The FF/Latch <out_B_1> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_1> 
INFO:Xst:2261 - The FF/Latch <out_G_11> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_11> 
INFO:Xst:2261 - The FF/Latch <out_E_4> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_4> 
INFO:Xst:2261 - The FF/Latch <out_B_14> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_14> 
INFO:Xst:2261 - The FF/Latch <out_H_7> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_7> 
INFO:Xst:2261 - The FF/Latch <out_B_2> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_2> 
INFO:Xst:2261 - The FF/Latch <out_G_12> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_12> 
INFO:Xst:2261 - The FF/Latch <out_E_5> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_5> 
INFO:Xst:2261 - The FF/Latch <out_B_20> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_20> 
INFO:Xst:2261 - The FF/Latch <out_H_8> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_8> 
INFO:Xst:2261 - The FF/Latch <out_B_15> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_15> 
INFO:Xst:2261 - The FF/Latch <out_B_3> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_3> 
INFO:Xst:2261 - The FF/Latch <out_G_13> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_13> 
INFO:Xst:2261 - The FF/Latch <out_E_6> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_6> 
INFO:Xst:2261 - The FF/Latch <out_B_21> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_21> 
INFO:Xst:2261 - The FF/Latch <out_H_9> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_H_9> 
INFO:Xst:2261 - The FF/Latch <out_B_16> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_16> 
INFO:Xst:2261 - The FF/Latch <out_B_4> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_4> 
INFO:Xst:2261 - The FF/Latch <out_G_14> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_14> 
INFO:Xst:2261 - The FF/Latch <out_E_7> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_7> 
INFO:Xst:2261 - The FF/Latch <out_B_22> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_22> 
INFO:Xst:2261 - The FF/Latch <out_B_17> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_17> 
INFO:Xst:2261 - The FF/Latch <out_B_5> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_5> 
INFO:Xst:2261 - The FF/Latch <out_G_20> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_20> 
INFO:Xst:2261 - The FF/Latch <out_G_15> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_15> 
INFO:Xst:2261 - The FF/Latch <out_E_8> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_8> 
INFO:Xst:2261 - The FF/Latch <out_B_23> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_23> 
INFO:Xst:2261 - The FF/Latch <out_B_18> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_18> 
INFO:Xst:2261 - The FF/Latch <out_B_6> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_6> 
INFO:Xst:2261 - The FF/Latch <out_G_21> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_21> 
INFO:Xst:2261 - The FF/Latch <out_G_16> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_16> 
INFO:Xst:2261 - The FF/Latch <out_E_9> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_E_9> 
INFO:Xst:2261 - The FF/Latch <out_B_24> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_24> 
INFO:Xst:2261 - The FF/Latch <out_B_19> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_19> 
INFO:Xst:2261 - The FF/Latch <out_B_7> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_7> 
INFO:Xst:2261 - The FF/Latch <out_G_22> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_22> 
INFO:Xst:2261 - The FF/Latch <out_G_17> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_17> 
INFO:Xst:2261 - The FF/Latch <out_B_30> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_30> 
INFO:Xst:2261 - The FF/Latch <out_B_25> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_25> 
INFO:Xst:2261 - The FF/Latch <out_B_8> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_8> 
INFO:Xst:2261 - The FF/Latch <out_G_23> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_23> 
INFO:Xst:2261 - The FF/Latch <out_G_18> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_18> 
INFO:Xst:2261 - The FF/Latch <out_B_31> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_31> 
INFO:Xst:2261 - The FF/Latch <out_B_26> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_26> 
INFO:Xst:2261 - The FF/Latch <out_B_9> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_9> 
INFO:Xst:2261 - The FF/Latch <out_G_24> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_24> 
INFO:Xst:2261 - The FF/Latch <out_G_19> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_19> 
INFO:Xst:2261 - The FF/Latch <out_B_27> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_27> 
INFO:Xst:2261 - The FF/Latch <out_G_25> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_25> 
INFO:Xst:2261 - The FF/Latch <out_G_30> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_30> 
INFO:Xst:2261 - The FF/Latch <out_B_28> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_28> 
INFO:Xst:2261 - The FF/Latch <out_G_26> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_26> 
INFO:Xst:2261 - The FF/Latch <out_G_31> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_31> 
INFO:Xst:2261 - The FF/Latch <out_B_29> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_B_29> 
INFO:Xst:2261 - The FF/Latch <out_G_27> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_27> 
INFO:Xst:2261 - The FF/Latch <out_G_28> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_28> 
INFO:Xst:2261 - The FF/Latch <out_D_10> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_10> 
INFO:Xst:2261 - The FF/Latch <out_G_29> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_G_29> 
INFO:Xst:2261 - The FF/Latch <out_D_11> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_11> 
INFO:Xst:2261 - The FF/Latch <out_D_12> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_12> 
INFO:Xst:2261 - The FF/Latch <out_D_13> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_13> 
INFO:Xst:2261 - The FF/Latch <out_D_14> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_14> 
INFO:Xst:2261 - The FF/Latch <out_D_20> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_20> 
INFO:Xst:2261 - The FF/Latch <out_D_15> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_15> 
INFO:Xst:2261 - The FF/Latch <out_D_21> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_21> 
INFO:Xst:2261 - The FF/Latch <out_D_16> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_16> 
INFO:Xst:2261 - The FF/Latch <out_D_22> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_22> 
INFO:Xst:2261 - The FF/Latch <out_D_17> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_17> 
INFO:Xst:2261 - The FF/Latch <out_D_23> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_23> 
INFO:Xst:2261 - The FF/Latch <out_D_18> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_18> 
INFO:Xst:2261 - The FF/Latch <out_F_0> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_0> 
INFO:Xst:2261 - The FF/Latch <out_D_24> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_24> 
INFO:Xst:2261 - The FF/Latch <out_D_19> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_19> 
INFO:Xst:2261 - The FF/Latch <out_F_1> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_1> 
INFO:Xst:2261 - The FF/Latch <out_D_30> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_30> 
INFO:Xst:2261 - The FF/Latch <out_D_25> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_25> 
INFO:Xst:2261 - The FF/Latch <out_F_2> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_2> 
INFO:Xst:2261 - The FF/Latch <out_D_26> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_26> 
INFO:Xst:2261 - The FF/Latch <out_D_31> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_31> 
INFO:Xst:2261 - The FF/Latch <out_C_0> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_0> 
INFO:Xst:2261 - The FF/Latch <out_F_3> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_3> 
INFO:Xst:2261 - The FF/Latch <out_D_27> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_27> 
INFO:Xst:2261 - The FF/Latch <out_C_1> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_1> 
INFO:Xst:2261 - The FF/Latch <out_F_4> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_4> 
INFO:Xst:2261 - The FF/Latch <out_D_28> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_28> 
INFO:Xst:2261 - The FF/Latch <out_C_2> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_2> 
INFO:Xst:2261 - The FF/Latch <out_F_5> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_5> 
INFO:Xst:2261 - The FF/Latch <out_D_29> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_D_29> 
INFO:Xst:2261 - The FF/Latch <reg_A_10> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_10> 
INFO:Xst:2261 - The FF/Latch <out_C_3> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_3> 
INFO:Xst:2261 - The FF/Latch <out_F_6> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_6> 
INFO:Xst:2261 - The FF/Latch <reg_A_11> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_11> 
INFO:Xst:2261 - The FF/Latch <out_C_4> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_4> 
INFO:Xst:2261 - The FF/Latch <out_F_7> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_7> 
INFO:Xst:2261 - The FF/Latch <reg_A_12> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_12> 
INFO:Xst:2261 - The FF/Latch <out_C_5> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_5> 
INFO:Xst:2261 - The FF/Latch <out_F_8> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_8> 
INFO:Xst:2261 - The FF/Latch <out_F_10> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_10> 
INFO:Xst:2261 - The FF/Latch <reg_A_13> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_13> 
INFO:Xst:2261 - The FF/Latch <out_C_6> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_6> 
INFO:Xst:2261 - The FF/Latch <out_F_9> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_9> 
INFO:Xst:2261 - The FF/Latch <out_F_11> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_11> 
INFO:Xst:2261 - The FF/Latch <reg_A_14> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_14> 
INFO:Xst:2261 - The FF/Latch <out_C_7> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_7> 
INFO:Xst:2261 - The FF/Latch <out_F_12> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_12> 
INFO:Xst:2261 - The FF/Latch <reg_A_20> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_20> 
INFO:Xst:2261 - The FF/Latch <reg_A_15> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_15> 
INFO:Xst:2261 - The FF/Latch <out_C_8> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_8> 
INFO:Xst:2261 - The FF/Latch <out_F_13> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_13> 
INFO:Xst:2261 - The FF/Latch <reg_A_21> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_21> 
INFO:Xst:2261 - The FF/Latch <reg_A_16> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_16> 
INFO:Xst:2261 - The FF/Latch <out_C_9> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_C_9> 
INFO:Xst:2261 - The FF/Latch <out_F_14> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_14> 
INFO:Xst:2261 - The FF/Latch <reg_A_22> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_22> 
INFO:Xst:2261 - The FF/Latch <reg_A_17> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_17> 
INFO:Xst:2261 - The FF/Latch <out_F_15> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_15> 
INFO:Xst:2261 - The FF/Latch <out_F_20> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_20> 
INFO:Xst:2261 - The FF/Latch <reg_A_23> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_23> 
INFO:Xst:2261 - The FF/Latch <reg_A_18> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_18> 
INFO:Xst:2261 - The FF/Latch <out_F_16> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_16> 
INFO:Xst:2261 - The FF/Latch <out_F_21> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_21> 
INFO:Xst:2261 - The FF/Latch <reg_A_24> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_24> 
INFO:Xst:2261 - The FF/Latch <reg_A_19> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_19> 
INFO:Xst:2261 - The FF/Latch <out_F_17> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_17> 
INFO:Xst:2261 - The FF/Latch <out_F_22> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_22> 
INFO:Xst:2261 - The FF/Latch <reg_A_30> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_30> 
INFO:Xst:2261 - The FF/Latch <reg_A_25> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_25> 
INFO:Xst:2261 - The FF/Latch <out_F_18> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_18> 
INFO:Xst:2261 - The FF/Latch <out_F_23> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_23> 
INFO:Xst:2261 - The FF/Latch <reg_A_31> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_31> 
INFO:Xst:2261 - The FF/Latch <reg_A_26> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_26> 
INFO:Xst:2261 - The FF/Latch <out_F_19> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_19> 
INFO:Xst:2261 - The FF/Latch <out_F_24> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <reg_F_24> 
INFO:Xst:2261 - The FF/Latch <reg_A_27> in Unit <buff> is equivalent to the following FF/Latch, which will be removed : <out_A_27> 

Synthesizing (advanced) Unit <control_block>.
The following registers are absorbed into counter <n_buf>: 1 register on signal <n_buf>.
The following registers are absorbed into counter <n>: 1 register on signal <n>.
Unit <control_block> synthesized (advanced).

Synthesizing (advanced) Unit <func_t1>.
	The following adders/subtractors are grouped into adder tree <Madd_func1> :
 	<Madd_n0019> in block <func_t1>, 	<Madd_n0022> in block <func_t1>, 	<Madd_n0025> in block <func_t1>, 	<Madd_func> in block <func_t1>.
Unit <func_t1> synthesized (advanced).

Synthesizing (advanced) Unit <k_generator>.
INFO:Xst:3231 - The small RAM <Mram_tmp_K> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_n>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tmp_K>         |          |
    -----------------------------------------------------------------------
Unit <k_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 39
 11-bit adder                                          : 11
 11-bit adder carry in                                 : 22
 32-bit adder                                          : 3
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 2
# Adder Trees                                          : 1
 32-bit / 5-inputs adder tree                          : 1
# Counters                                             : 2
 11-bit up counter                                     : 2
# Registers                                            : 815
 Flip-Flops                                            : 815
# Comparators                                          : 37
 11-bit comparator lessequal                           : 24
 12-bit comparator lessequal                           : 3
 13-bit comparator lessequal                           : 3
 14-bit comparator lessequal                           : 3
 15-bit comparator lessequal                           : 3
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 335
 1-bit 2-to-1 multiplexer                              : 330
 11-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 7
 32-bit xor2                                           : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <out_F_25> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_25> 
INFO:Xst:2261 - The FF/Latch <out_F_30> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_30> 
INFO:Xst:2261 - The FF/Latch <reg_A_28> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_28> 
INFO:Xst:2261 - The FF/Latch <out_F_26> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_26> 
INFO:Xst:2261 - The FF/Latch <out_F_31> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_31> 
INFO:Xst:2261 - The FF/Latch <reg_A_29> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_29> 
INFO:Xst:2261 - The FF/Latch <out_F_27> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_27> 
INFO:Xst:2261 - The FF/Latch <out_F_28> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_28> 
INFO:Xst:2261 - The FF/Latch <out_F_29> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_29> 
INFO:Xst:2261 - The FF/Latch <out_C_10> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_10> 
INFO:Xst:2261 - The FF/Latch <out_C_11> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_11> 
INFO:Xst:2261 - The FF/Latch <out_C_12> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_12> 
INFO:Xst:2261 - The FF/Latch <out_G_0> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_0> 
INFO:Xst:2261 - The FF/Latch <out_H_10> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_10> 
INFO:Xst:2261 - The FF/Latch <out_C_13> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_13> 
INFO:Xst:2261 - The FF/Latch <out_G_1> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_1> 
INFO:Xst:2261 - The FF/Latch <out_H_11> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_11> 
INFO:Xst:2261 - The FF/Latch <out_C_14> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_14> 
INFO:Xst:2261 - The FF/Latch <out_G_2> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_2> 
INFO:Xst:2261 - The FF/Latch <out_H_12> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_12> 
INFO:Xst:2261 - The FF/Latch <out_C_20> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_20> 
INFO:Xst:2261 - The FF/Latch <out_C_15> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_15> 
INFO:Xst:2261 - The FF/Latch <out_D_0> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_0> 
INFO:Xst:2261 - The FF/Latch <out_G_3> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_3> 
INFO:Xst:2261 - The FF/Latch <out_H_13> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_13> 
INFO:Xst:2261 - The FF/Latch <out_C_21> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_21> 
INFO:Xst:2261 - The FF/Latch <out_C_16> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_16> 
INFO:Xst:2261 - The FF/Latch <out_D_1> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_1> 
INFO:Xst:2261 - The FF/Latch <out_G_4> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_4> 
INFO:Xst:2261 - The FF/Latch <out_H_14> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_14> 
INFO:Xst:2261 - The FF/Latch <out_C_22> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_22> 
INFO:Xst:2261 - The FF/Latch <out_C_17> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_17> 
INFO:Xst:2261 - The FF/Latch <out_D_2> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_2> 
INFO:Xst:2261 - The FF/Latch <out_G_5> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_5> 
INFO:Xst:2261 - The FF/Latch <out_H_20> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_20> 
INFO:Xst:2261 - The FF/Latch <out_H_15> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_15> 
INFO:Xst:2261 - The FF/Latch <out_C_23> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_23> 
INFO:Xst:2261 - The FF/Latch <out_C_18> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_18> 
INFO:Xst:2261 - The FF/Latch <reg_A_0> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_0> 
INFO:Xst:2261 - The FF/Latch <out_D_3> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_3> 
INFO:Xst:2261 - The FF/Latch <out_G_6> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_6> 
INFO:Xst:2261 - The FF/Latch <out_H_21> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_21> 
INFO:Xst:2261 - The FF/Latch <out_H_16> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_16> 
INFO:Xst:2261 - The FF/Latch <out_C_24> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_24> 
INFO:Xst:2261 - The FF/Latch <out_C_19> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_19> 
INFO:Xst:2261 - The FF/Latch <reg_A_1> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_1> 
INFO:Xst:2261 - The FF/Latch <out_D_4> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_4> 
INFO:Xst:2261 - The FF/Latch <out_G_7> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_7> 
INFO:Xst:2261 - The FF/Latch <out_H_22> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_22> 
INFO:Xst:2261 - The FF/Latch <out_H_17> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_17> 
INFO:Xst:2261 - The FF/Latch <out_C_30> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_30> 
INFO:Xst:2261 - The FF/Latch <out_C_25> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_25> 
INFO:Xst:2261 - The FF/Latch <reg_A_2> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_2> 
INFO:Xst:2261 - The FF/Latch <out_D_5> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_5> 
INFO:Xst:2261 - The FF/Latch <out_G_8> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_8> 
INFO:Xst:2261 - The FF/Latch <out_H_23> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_23> 
INFO:Xst:2261 - The FF/Latch <out_H_18> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_18> 
INFO:Xst:2261 - The FF/Latch <out_C_31> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_31> 
INFO:Xst:2261 - The FF/Latch <out_C_26> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_26> 
INFO:Xst:2261 - The FF/Latch <reg_A_3> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_3> 
INFO:Xst:2261 - The FF/Latch <out_D_6> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_6> 
INFO:Xst:2261 - The FF/Latch <out_G_9> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_9> 
INFO:Xst:2261 - The FF/Latch <out_H_24> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_24> 
INFO:Xst:2261 - The FF/Latch <out_H_19> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_19> 
INFO:Xst:2261 - The FF/Latch <out_C_27> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_27> 
INFO:Xst:2261 - The FF/Latch <reg_A_4> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_4> 
INFO:Xst:2261 - The FF/Latch <out_D_7> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_7> 
INFO:Xst:2261 - The FF/Latch <out_H_25> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_25> 
INFO:Xst:2261 - The FF/Latch <out_H_30> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_30> 
INFO:Xst:2261 - The FF/Latch <out_C_28> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_28> 
INFO:Xst:2261 - The FF/Latch <reg_A_5> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_5> 
INFO:Xst:2261 - The FF/Latch <out_D_8> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_8> 
INFO:Xst:2261 - The FF/Latch <out_H_26> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_26> 
INFO:Xst:2261 - The FF/Latch <out_H_31> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_31> 
INFO:Xst:2261 - The FF/Latch <out_C_29> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_29> 
INFO:Xst:2261 - The FF/Latch <reg_A_6> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_6> 
INFO:Xst:2261 - The FF/Latch <out_D_9> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_9> 
INFO:Xst:2261 - The FF/Latch <out_H_27> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_27> 
INFO:Xst:2261 - The FF/Latch <reg_A_7> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_7> 
INFO:Xst:2261 - The FF/Latch <out_H_28> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_28> 
INFO:Xst:2261 - The FF/Latch <reg_A_8> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_8> 
INFO:Xst:2261 - The FF/Latch <out_E_10> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_10> 
INFO:Xst:2261 - The FF/Latch <out_H_29> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_29> 
INFO:Xst:2261 - The FF/Latch <reg_A_9> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_9> 
INFO:Xst:2261 - The FF/Latch <out_E_11> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_11> 
INFO:Xst:2261 - The FF/Latch <out_E_12> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_12> 
INFO:Xst:2261 - The FF/Latch <out_E_13> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_13> 
INFO:Xst:2261 - The FF/Latch <out_E_14> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_14> 
INFO:Xst:2261 - The FF/Latch <out_E_20> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_20> 
INFO:Xst:2261 - The FF/Latch <out_E_15> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_15> 
INFO:Xst:2261 - The FF/Latch <out_E_21> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_21> 
INFO:Xst:2261 - The FF/Latch <out_E_16> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_16> 
INFO:Xst:2261 - The FF/Latch <out_E_22> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_22> 
INFO:Xst:2261 - The FF/Latch <out_E_17> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_17> 
INFO:Xst:2261 - The FF/Latch <out_E_23> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_23> 
INFO:Xst:2261 - The FF/Latch <out_E_18> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_18> 
INFO:Xst:2261 - The FF/Latch <out_E_19> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_19> 
INFO:Xst:2261 - The FF/Latch <out_E_24> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_24> 
INFO:Xst:2261 - The FF/Latch <out_E_25> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_25> 
INFO:Xst:2261 - The FF/Latch <out_E_30> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_30> 
INFO:Xst:2261 - The FF/Latch <out_E_26> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_26> 
INFO:Xst:2261 - The FF/Latch <out_H_0> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_0> 
INFO:Xst:2261 - The FF/Latch <out_E_31> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_31> 
INFO:Xst:2261 - The FF/Latch <out_E_27> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_27> 
INFO:Xst:2261 - The FF/Latch <out_H_1> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_1> 
INFO:Xst:2261 - The FF/Latch <out_E_28> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_28> 
INFO:Xst:2261 - The FF/Latch <out_H_2> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_2> 
INFO:Xst:2261 - The FF/Latch <out_E_0> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_0> 
INFO:Xst:2261 - The FF/Latch <out_E_29> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_29> 
INFO:Xst:2261 - The FF/Latch <out_H_3> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_3> 
INFO:Xst:2261 - The FF/Latch <out_B_10> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_10> 
INFO:Xst:2261 - The FF/Latch <out_E_1> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_1> 
INFO:Xst:2261 - The FF/Latch <out_B_11> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_11> 
INFO:Xst:2261 - The FF/Latch <out_H_4> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_4> 
INFO:Xst:2261 - The FF/Latch <out_E_2> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_2> 
INFO:Xst:2261 - The FF/Latch <out_B_12> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_12> 
INFO:Xst:2261 - The FF/Latch <out_H_5> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_5> 
INFO:Xst:2261 - The FF/Latch <out_B_0> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_0> 
INFO:Xst:2261 - The FF/Latch <out_G_10> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_10> 
INFO:Xst:2261 - The FF/Latch <out_E_3> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_3> 
INFO:Xst:2261 - The FF/Latch <out_B_13> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_13> 
INFO:Xst:2261 - The FF/Latch <out_H_6> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_6> 
INFO:Xst:2261 - The FF/Latch <out_B_1> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_1> 
INFO:Xst:2261 - The FF/Latch <out_G_11> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_11> 
INFO:Xst:2261 - The FF/Latch <out_E_4> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_4> 
INFO:Xst:2261 - The FF/Latch <out_B_14> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_14> 
INFO:Xst:2261 - The FF/Latch <out_H_7> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_7> 
INFO:Xst:2261 - The FF/Latch <out_B_2> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_2> 
INFO:Xst:2261 - The FF/Latch <out_G_12> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_12> 
INFO:Xst:2261 - The FF/Latch <out_E_5> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_5> 
INFO:Xst:2261 - The FF/Latch <out_B_20> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_20> 
INFO:Xst:2261 - The FF/Latch <out_H_8> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_8> 
INFO:Xst:2261 - The FF/Latch <out_B_15> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_15> 
INFO:Xst:2261 - The FF/Latch <out_B_3> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_3> 
INFO:Xst:2261 - The FF/Latch <out_G_13> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_13> 
INFO:Xst:2261 - The FF/Latch <out_E_6> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_6> 
INFO:Xst:2261 - The FF/Latch <out_B_21> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_21> 
INFO:Xst:2261 - The FF/Latch <out_H_9> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_H_9> 
INFO:Xst:2261 - The FF/Latch <out_B_16> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_16> 
INFO:Xst:2261 - The FF/Latch <out_B_4> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_4> 
INFO:Xst:2261 - The FF/Latch <out_G_14> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_14> 
INFO:Xst:2261 - The FF/Latch <out_E_7> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_7> 
INFO:Xst:2261 - The FF/Latch <out_B_22> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_22> 
INFO:Xst:2261 - The FF/Latch <out_B_17> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_17> 
INFO:Xst:2261 - The FF/Latch <out_B_5> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_5> 
INFO:Xst:2261 - The FF/Latch <out_G_20> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_20> 
INFO:Xst:2261 - The FF/Latch <out_G_15> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_15> 
INFO:Xst:2261 - The FF/Latch <out_E_8> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_8> 
INFO:Xst:2261 - The FF/Latch <out_B_23> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_23> 
INFO:Xst:2261 - The FF/Latch <out_B_18> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_18> 
INFO:Xst:2261 - The FF/Latch <out_B_6> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_6> 
INFO:Xst:2261 - The FF/Latch <out_G_21> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_21> 
INFO:Xst:2261 - The FF/Latch <out_G_16> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_16> 
INFO:Xst:2261 - The FF/Latch <out_E_9> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_E_9> 
INFO:Xst:2261 - The FF/Latch <out_B_24> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_24> 
INFO:Xst:2261 - The FF/Latch <out_B_19> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_19> 
INFO:Xst:2261 - The FF/Latch <out_B_7> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_7> 
INFO:Xst:2261 - The FF/Latch <out_G_22> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_22> 
INFO:Xst:2261 - The FF/Latch <out_G_17> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_17> 
INFO:Xst:2261 - The FF/Latch <out_B_30> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_30> 
INFO:Xst:2261 - The FF/Latch <out_B_25> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_25> 
INFO:Xst:2261 - The FF/Latch <out_B_8> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_8> 
INFO:Xst:2261 - The FF/Latch <out_G_23> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_23> 
INFO:Xst:2261 - The FF/Latch <out_G_18> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_18> 
INFO:Xst:2261 - The FF/Latch <out_B_31> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_31> 
INFO:Xst:2261 - The FF/Latch <out_B_26> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_26> 
INFO:Xst:2261 - The FF/Latch <out_B_9> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_9> 
INFO:Xst:2261 - The FF/Latch <out_G_24> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_24> 
INFO:Xst:2261 - The FF/Latch <out_G_19> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_19> 
INFO:Xst:2261 - The FF/Latch <out_B_27> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_27> 
INFO:Xst:2261 - The FF/Latch <out_G_25> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_25> 
INFO:Xst:2261 - The FF/Latch <out_G_30> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_30> 
INFO:Xst:2261 - The FF/Latch <out_B_28> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_28> 
INFO:Xst:2261 - The FF/Latch <out_G_26> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_26> 
INFO:Xst:2261 - The FF/Latch <out_G_31> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_31> 
INFO:Xst:2261 - The FF/Latch <out_B_29> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_B_29> 
INFO:Xst:2261 - The FF/Latch <out_G_27> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_27> 
INFO:Xst:2261 - The FF/Latch <out_G_28> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_28> 
INFO:Xst:2261 - The FF/Latch <out_D_10> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_10> 
INFO:Xst:2261 - The FF/Latch <out_G_29> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_G_29> 
INFO:Xst:2261 - The FF/Latch <out_D_11> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_11> 
INFO:Xst:2261 - The FF/Latch <out_D_12> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_12> 
INFO:Xst:2261 - The FF/Latch <out_D_13> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_13> 
INFO:Xst:2261 - The FF/Latch <out_D_14> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_14> 
INFO:Xst:2261 - The FF/Latch <out_D_20> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_20> 
INFO:Xst:2261 - The FF/Latch <out_D_15> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_15> 
INFO:Xst:2261 - The FF/Latch <out_D_21> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_21> 
INFO:Xst:2261 - The FF/Latch <out_D_16> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_16> 
INFO:Xst:2261 - The FF/Latch <out_D_22> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_22> 
INFO:Xst:2261 - The FF/Latch <out_D_17> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_17> 
INFO:Xst:2261 - The FF/Latch <out_D_23> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_23> 
INFO:Xst:2261 - The FF/Latch <out_D_18> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_18> 
INFO:Xst:2261 - The FF/Latch <out_F_0> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_0> 
INFO:Xst:2261 - The FF/Latch <out_D_24> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_24> 
INFO:Xst:2261 - The FF/Latch <out_D_19> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_19> 
INFO:Xst:2261 - The FF/Latch <out_F_1> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_1> 
INFO:Xst:2261 - The FF/Latch <out_D_30> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_30> 
INFO:Xst:2261 - The FF/Latch <out_D_25> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_25> 
INFO:Xst:2261 - The FF/Latch <out_F_2> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_2> 
INFO:Xst:2261 - The FF/Latch <out_D_26> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_26> 
INFO:Xst:2261 - The FF/Latch <out_D_31> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_31> 
INFO:Xst:2261 - The FF/Latch <out_C_0> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_0> 
INFO:Xst:2261 - The FF/Latch <out_F_3> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_3> 
INFO:Xst:2261 - The FF/Latch <out_D_27> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_27> 
INFO:Xst:2261 - The FF/Latch <out_C_1> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_1> 
INFO:Xst:2261 - The FF/Latch <out_F_4> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_4> 
INFO:Xst:2261 - The FF/Latch <out_D_28> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_28> 
INFO:Xst:2261 - The FF/Latch <out_C_2> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_2> 
INFO:Xst:2261 - The FF/Latch <out_F_5> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_5> 
INFO:Xst:2261 - The FF/Latch <out_D_29> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_D_29> 
INFO:Xst:2261 - The FF/Latch <reg_A_10> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_10> 
INFO:Xst:2261 - The FF/Latch <out_C_3> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_3> 
INFO:Xst:2261 - The FF/Latch <out_F_6> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_6> 
INFO:Xst:2261 - The FF/Latch <reg_A_11> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_11> 
INFO:Xst:2261 - The FF/Latch <out_C_4> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_4> 
INFO:Xst:2261 - The FF/Latch <out_F_7> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_7> 
INFO:Xst:2261 - The FF/Latch <reg_A_12> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_12> 
INFO:Xst:2261 - The FF/Latch <out_C_5> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_5> 
INFO:Xst:2261 - The FF/Latch <out_F_8> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_8> 
INFO:Xst:2261 - The FF/Latch <out_F_10> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_10> 
INFO:Xst:2261 - The FF/Latch <reg_A_13> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_13> 
INFO:Xst:2261 - The FF/Latch <out_C_6> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_6> 
INFO:Xst:2261 - The FF/Latch <out_F_9> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_9> 
INFO:Xst:2261 - The FF/Latch <out_F_11> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_11> 
INFO:Xst:2261 - The FF/Latch <reg_A_14> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_14> 
INFO:Xst:2261 - The FF/Latch <out_C_7> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_7> 
INFO:Xst:2261 - The FF/Latch <out_F_12> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_12> 
INFO:Xst:2261 - The FF/Latch <reg_A_20> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_20> 
INFO:Xst:2261 - The FF/Latch <reg_A_15> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_15> 
INFO:Xst:2261 - The FF/Latch <out_C_8> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_8> 
INFO:Xst:2261 - The FF/Latch <out_F_13> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_13> 
INFO:Xst:2261 - The FF/Latch <reg_A_21> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_21> 
INFO:Xst:2261 - The FF/Latch <reg_A_16> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_16> 
INFO:Xst:2261 - The FF/Latch <out_C_9> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_C_9> 
INFO:Xst:2261 - The FF/Latch <out_F_14> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_14> 
INFO:Xst:2261 - The FF/Latch <reg_A_22> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_22> 
INFO:Xst:2261 - The FF/Latch <reg_A_17> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_17> 
INFO:Xst:2261 - The FF/Latch <out_F_15> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_15> 
INFO:Xst:2261 - The FF/Latch <out_F_20> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_20> 
INFO:Xst:2261 - The FF/Latch <reg_A_23> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_23> 
INFO:Xst:2261 - The FF/Latch <reg_A_18> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_18> 
INFO:Xst:2261 - The FF/Latch <out_F_16> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_16> 
INFO:Xst:2261 - The FF/Latch <out_F_21> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_21> 
INFO:Xst:2261 - The FF/Latch <reg_A_24> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_24> 
INFO:Xst:2261 - The FF/Latch <reg_A_19> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_19> 
INFO:Xst:2261 - The FF/Latch <out_F_17> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_17> 
INFO:Xst:2261 - The FF/Latch <out_F_22> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_22> 
INFO:Xst:2261 - The FF/Latch <reg_A_30> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_30> 
INFO:Xst:2261 - The FF/Latch <reg_A_25> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_25> 
INFO:Xst:2261 - The FF/Latch <out_F_18> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_18> 
INFO:Xst:2261 - The FF/Latch <out_F_23> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_23> 
INFO:Xst:2261 - The FF/Latch <reg_A_31> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_31> 
INFO:Xst:2261 - The FF/Latch <reg_A_26> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_26> 
INFO:Xst:2261 - The FF/Latch <out_F_19> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_19> 
INFO:Xst:2261 - The FF/Latch <out_F_24> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <reg_F_24> 
INFO:Xst:2261 - The FF/Latch <reg_A_27> in Unit <output_buffer> is equivalent to the following FF/Latch, which will be removed : <out_A_27> 
WARNING:Xst:2677 - Node <n_buf_3> of sequential type is unconnected in block <control_block>.
WARNING:Xst:2677 - Node <n_buf_4> of sequential type is unconnected in block <control_block>.
WARNING:Xst:2677 - Node <n_buf_5> of sequential type is unconnected in block <control_block>.
WARNING:Xst:2677 - Node <n_buf_6> of sequential type is unconnected in block <control_block>.
WARNING:Xst:2677 - Node <n_buf_7> of sequential type is unconnected in block <control_block>.
WARNING:Xst:2677 - Node <n_buf_8> of sequential type is unconnected in block <control_block>.
WARNING:Xst:2677 - Node <n_buf_9> of sequential type is unconnected in block <control_block>.
WARNING:Xst:2677 - Node <n_buf_10> of sequential type is unconnected in block <control_block>.

Optimizing unit <asic2> ...

Optimizing unit <mem_controller> ...

Optimizing unit <logic_module> ...

Optimizing unit <output_buffer> ...

Optimizing unit <control_block> ...

Optimizing unit <div_11u_5u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block asic2, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 573
 Flip-Flops                                            : 573

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : asic2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1142
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 12
#      LUT2                        : 33
#      LUT3                        : 230
#      LUT4                        : 117
#      LUT5                        : 21
#      LUT6                        : 442
#      MUXCY                       : 136
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 142
# FlipFlops/Latches                : 573
#      FD                          : 288
#      FDCE                        : 14
#      FDE                         : 267
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 98
#      IBUF                        : 66
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             573  out of  126800     0%  
 Number of Slice LUTs:                  859  out of  63400     1%  
    Number used as Logic:               859  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1173
   Number with an unused Flip Flop:     600  out of   1173    51%  
   Number with an unused LUT:           314  out of   1173    26%  
   Number of fully used LUT-FF pairs:   259  out of   1173    22%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          98
 Number of bonded IOBs:                  98  out of    210    46%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 573   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.201ns (Maximum Frequency: 161.262MHz)
   Minimum input arrival time before clock: 3.743ns
   Maximum output required time after clock: 0.645ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.201ns (frequency: 161.262MHz)
  Total number of paths / destination ports: 9870371 / 836
-------------------------------------------------------------------------
Delay:               6.201ns (Levels of Logic = 38)
  Source:            core/mem/out_E_11 (FF)
  Destination:       core/buff/reg_A_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: core/mem/out_E_11 to core/buff/reg_A_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.361   0.539  core/mem/out_E_11 (core/mem/out_E_11)
     LUT3:I0->O            1   0.097   0.379  core/logic_chip/t1/wire_sigma1<0>1 (core/logic_chip/t1/wire_sigma1<0>)
     LUT3:I1->O            1   0.097   0.295  core/logic_chip/ADDERTREE_INTERNAL_Madd1 (core/logic_chip/ADDERTREE_INTERNAL_Madd1)
     LUT4:I3->O            1   0.097   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_lut<0>1 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_0 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>1)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_1 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_2 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_3 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_4 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_5 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_6 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_7 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_8 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_9 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_10 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_11 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_12 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_13 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_14 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_15 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_16 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_17 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_18 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_19 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_20 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_21 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_22 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>23)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_23 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>24)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_24 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>25)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>_25 (core/logic_chip/ADDERTREE_INTERNAL_Madd1_cy<0>26)
     XORCY:CI->O           2   0.370   0.299  core/logic_chip/ADDERTREE_INTERNAL_Madd1_xor<0>_26 (core/logic_chip/ADDERTREE_INTERNAL_Madd_271)
     LUT3:I2->O            1   0.097   0.295  core/logic_chip/ADDERTREE_INTERNAL_Madd327 (core/logic_chip/ADDERTREE_INTERNAL_Madd327)
     LUT4:I3->O            1   0.097   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_lut<0>28 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_lut<0>28)
     MUXCY:S->O            1   0.353   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_27 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>28)
     XORCY:CI->O           3   0.370   0.305  core/logic_chip/ADDERTREE_INTERNAL_Madd3_xor<0>_28 (core/logic_chip/ADDERTREE_INTERNAL_Madd_293)
     LUT3:I2->O            1   0.097   0.295  core/logic_chip/Madd_out_A29 (core/logic_chip/Madd_out_A29)
     LUT4:I3->O            1   0.097   0.000  core/logic_chip/Madd_out_A_lut<0>30 (core/logic_chip/Madd_out_A_lut<0>30)
     MUXCY:S->O            0   0.353   0.000  core/logic_chip/Madd_out_A_cy<0>_29 (core/logic_chip/Madd_out_A_cy<0>30)
     XORCY:CI->O           1   0.370   0.000  core/logic_chip/Madd_out_A_xor<0>_30 (core/A2<31>)
     FDE:D                     0.008          core/buff/reg_A_31
    ----------------------------------------
    Total                      6.201ns (3.792ns logic, 2.409ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 61529 / 367
-------------------------------------------------------------------------
Offset:              3.743ns (Levels of Logic = 36)
  Source:            in_w<0> (PAD)
  Destination:       core/buff/reg_A_31 (FF)
  Destination Clock: clk rising

  Data Path: in_w<0> to core/buff/reg_A_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.383  in_w_0_IBUF (in_w_0_IBUF)
     LUT3:I1->O            1   0.097   0.295  core/logic_chip/ADDERTREE_INTERNAL_Madd3 (core/logic_chip/ADDERTREE_INTERNAL_Madd3)
     LUT4:I3->O            1   0.097   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_lut<0>1 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_0 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>1)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_1 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_2 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_3 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_4 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_5 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_6 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_7 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_8 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_9 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_10 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_11 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_12 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_13 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_14 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_15 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_16 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_17 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_18 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_19 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_20 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_21 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_22 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>23)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_23 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>24)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_24 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>25)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_25 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>26)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_26 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>27)
     MUXCY:CI->O           1   0.023   0.000  core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>_27 (core/logic_chip/ADDERTREE_INTERNAL_Madd3_cy<0>28)
     XORCY:CI->O           3   0.370   0.305  core/logic_chip/ADDERTREE_INTERNAL_Madd3_xor<0>_28 (core/logic_chip/ADDERTREE_INTERNAL_Madd_293)
     LUT3:I2->O            1   0.097   0.295  core/logic_chip/Madd_out_A29 (core/logic_chip/Madd_out_A29)
     LUT4:I3->O            1   0.097   0.000  core/logic_chip/Madd_out_A_lut<0>30 (core/logic_chip/Madd_out_A_lut<0>30)
     MUXCY:S->O            0   0.353   0.000  core/logic_chip/Madd_out_A_cy<0>_29 (core/logic_chip/Madd_out_A_cy<0>30)
     XORCY:CI->O           1   0.370   0.000  core/logic_chip/Madd_out_A_xor<0>_30 (core/A2<31>)
     FDE:D                     0.008          core/buff/reg_A_31
    ----------------------------------------
    Total                      3.743ns (2.464ns logic, 1.279ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            core/buff/out_var_31 (FF)
  Destination:       out_var<31> (PAD)
  Source Clock:      clk rising

  Data Path: core/buff/out_var_31 to out_var<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  core/buff/out_var_31 (core/buff/out_var_31)
     OBUF:I->O                 0.000          out_var_31_OBUF (out_var<31>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.201|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.44 secs
 
--> 

Total memory usage is 4633652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :  513 (   0 filtered)

