<HTML>
  <HEAD> <title>DW_ahb_qor.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./qmap/report/DW_ahb_qor.html</CENTER></H1>
<PRE>
RPT_INFO:Time Scale 1

RPT_INFO:Time Units ns

 
****************************************
<A NAME="i_ahb_DW_ahb_125"></A>Report : qor
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

</PRE><PRE>

</PRE><PRE>
<A NAME="i_ahb_DW_ahb_252"></A>  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.00
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>

</PRE><PRE>
  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         11
  Hierarchical Port Count:        834
  Leaf Cell Count:                253
  Buf/Inv Cell Count:               8
  Buf Cell Count:                   0
  Inv Cell Count:                   8
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       244
  Sequential Cell Count:            9
  Macro Count:                      0
  -----------------------------------

</PRE><PRE>

</PRE><PRE>
  Area
  -----------------------------------
  Combinational Area:        0.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:              0.000000
  Total Buffer Area:             0.00
  Total Inverter Area:           0.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                 0.000000
  Design Area:               0.000000

</PRE><PRE>

</PRE><PRE>
  Design Rules
  -----------------------------------
  Total Number of Nets:           473
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------

</PRE><PRE>

</PRE><PRE>
  Hostname: linuxlab003.seas.wustl.edu

</PRE><PRE>
  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.23
  Logic Optimization:                  0.45
  Mapping Optimization:                0.06
  -----------------------------------------
  Overall Compile Time:                2.20
  Overall Compile Wall Clock Time:     3.86

</PRE><PRE>
  --------------------------------------------------------------------

</PRE><PRE>
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

</PRE><PRE>

</PRE><PRE>
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

</PRE><PRE>
  --------------------------------------------------------------------

</PRE><PRE>

</PRE><PRE>
1
tot_cpu_time = 2.201177
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>
</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
