--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml my_FOURBITSUBTRACTOR.twx my_FOURBITSUBTRACTOR.ncd -o
my_FOURBITSUBTRACTOR.twr my_FOURBITSUBTRACTOR.pcf

Design file:              my_FOURBITSUBTRACTOR.ncd
Physical constraint file: my_FOURBITSUBTRACTOR.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |DIFF<0>        |    6.834|
A<1>           |DIFF<0>        |    7.390|
A<1>           |DIFF<1>        |    7.136|
A<2>           |DIFF<0>        |    7.813|
A<2>           |DIFF<1>        |    7.420|
A<2>           |DIFF<2>        |    6.394|
A<3>           |DIFF<0>        |    7.793|
A<3>           |DIFF<1>        |    7.400|
A<3>           |DIFF<2>        |    6.973|
A<3>           |DIFF<3>        |    6.640|
B<0>           |DIFF<0>        |    7.179|
B<1>           |DIFF<0>        |    7.069|
B<1>           |DIFF<1>        |    6.973|
B<2>           |DIFF<0>        |    8.065|
B<2>           |DIFF<1>        |    7.672|
B<2>           |DIFF<2>        |    6.417|
B<3>           |DIFF<0>        |    8.522|
B<3>           |DIFF<1>        |    8.129|
B<3>           |DIFF<2>        |    6.450|
B<3>           |DIFF<3>        |    6.451|
---------------+---------------+---------+


Analysis completed Fri Sep 20 16:08:08 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



