I 000055 55 1954          1393944447753 converter_loop
(_unit VHDL (converter_loop 0 31 (converter_loop 0 55 ))
	(_version v98)
	(_time 1393944447754 2014.03.04 09:47:27)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7f7f2a7e7f287e687b2f6a242c787b797a787d7a29)
	(_entity
		(_time 1393944441315)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_alias((input)(p)(q)(r)(s)))(_target(9))(_sensitivity(0)(1)(2)(3)))))
			(loopy(_architecture 1 0 62 (_process (_simple)(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_split (8)
	)
	(_static
		(50463490 )
		(50528771 )
		(33751810 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000055 55 1954          1393944458787 converter_loop
(_unit VHDL (converter_loop 0 31 (converter_loop 0 55 ))
	(_version v98)
	(_time 1393944458788 2014.03.04 09:47:38)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9699c499c6c1978192c683cdc591929093919493c0)
	(_entity
		(_time 1393944441315)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_alias((input)(p)(q)(r)(s)))(_target(9))(_sensitivity(0)(1)(2)(3)))))
			(loopy(_architecture 1 0 62 (_process (_simple)(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_split (8)
	)
	(_static
		(50463490 )
		(50528771 )
		(33751810 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1393944458925 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393944458926 2014.03.04 09:47:38)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 232c72277674223426253678702427252624212675)
	(_entity
		(_time 1393944458910)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1393944636974 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393944636975 2014.03.04 09:50:36)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a2a1a3f5f6f5a3b5a7a4b7f9f1a5a6a4a7a5a0a7f4)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1393944646490 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393944646491 2014.03.04 09:50:46)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code cecfca9bcd99cfd9cbc8db959dc9cac8cbc9cccb98)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1393944675863 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393944675864 2014.03.04 09:51:15)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 8ddedf838fda8c9a888b98d6de8a898b888a8f88db)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1393944686738 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393944686739 2014.03.04 09:51:26)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 080f0e0e565f091f0d0e1d535b0f0c0e0d0f0a0d5e)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1393944938521 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393944938522 2014.03.04 09:55:38)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 396a6e3c666e382e3c3f2c626a3e3d3f3c3e3b3c6f)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1393945038407 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393945038408 2014.03.04 09:57:18)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code d9d8d98b868ed8cedcdfcc828adedddfdcdedbdc8f)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1393945091784 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393945091785 2014.03.04 09:58:11)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 96949199c6c19781939083cdc591929093919493c0)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1393954428437 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393954428438 2014.03.04 12:33:48)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 44101446161345534142511f174340424143464112)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2293          1393954440421 converter_loop
(_unit VHDL (converter_loop 0 31 (converter_loop 0 55 ))
	(_version v98)
	(_time 1393954440436 2014.03.04 12:34:00)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 24777520767325332122317f772320222123262172)
	(_entity
		(_time 1393944441315)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 60 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 59 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2)(3)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
	)
	(_static
		(33686018 )
		(134744072 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1393954440548 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393954440549 2014.03.04 12:34:00)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 92c1c39dc6c59385979487c9c195969497959097c4)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1393954462390 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393954462391 2014.03.04 12:34:22)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code e5e7e6b6b6b2e4f2e0e3f0beb6e2e1e3e0e2e7e0b3)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2225          1393954481470 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1393954481483 2014.03.04 12:34:41)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7b752a7a7f2c7a6c7f2b6e20287c7f7d7e7c797e2d)
	(_entity
		(_time 1393954481468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2)(3)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(134744072 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1393954481624 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1393954481625 2014.03.04 12:34:41)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 0806580e565f091f0d0e1d535b0f0c0e0d0f0a0d5e)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2179          1394124646821 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394124646822 2014.03.06 11:50:46)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 89d9dc87d6de889e8c8f9cd2da8e8d8f8c8e8b8cdf)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2)(3)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394124647009 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394124647010 2014.03.06 11:50:47)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 45434647161244524043501e164241434042474013)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2238          1394124657197 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394124657212 2014.03.06 11:50:57)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 20242b24767721372526357b732724262527222576)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2)(3))(_read(8)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_static
		(134744072 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394124657340 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394124657341 2014.03.06 11:50:57)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 9d9996929fca9c8a989b88c6ce9a999b989a9f98cb)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2238          1394124663387 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394124663388 2014.03.06 11:51:03)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 4c4e4f4e491b4d5b494a59171f4b484a494b4e491a)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2)(3))(_read(8)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_static
		(134744072 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394124663525 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394124663526 2014.03.06 11:51:03)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code c9cbca9c969ec8decccfdc929acecdcfcccecbcc9f)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1394124762328 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394124762329 2014.03.06 11:52:42)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code b5e0b4e1e6e2b4a2b0b3a0eee6b2b1b3b0b2b7b0e3)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1394124771109 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394124771110 2014.03.06 11:52:51)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 035005055654021406051658500407050604010655)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2041          1394124804717 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394124804718 2014.03.06 11:53:24)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 4c4c474e491b4d5b494959171f4b484a494b4e491a)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_split (9)
	)
	(_static
		(134744072 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394124804844 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394124804845 2014.03.06 11:53:24)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code c9c9c29c969ec8decccfdc929acecdcfcccecbcc9f)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1394124879939 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394124879940 2014.03.06 11:54:39)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 1f1149181f481e081a190a444c181b191a181d1a49)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2041          1394124887204 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394124887205 2014.03.06 11:54:47)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 80d7d28ed6d78197858595dbd387848685878285d6)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_split (9)
	)
	(_static
		(134744072 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394124887330 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394124887331 2014.03.06 11:54:47)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code fdaaafadffaafceaf8fbe8a6aefaf9fbf8fafff8ab)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2041          1394124938380 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394124938381 2014.03.06 11:55:38)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 64656564363365736166713f376360626163666132)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_split (9)
	)
	(_static
		(134744072 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394124938505 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394124938506 2014.03.06 11:55:38)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code e1e0e0b2b6b6e0f6e4e7f4bab2e6e5e7e4e6e3e4b7)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2041          1394124996179 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394124996180 2014.03.06 11:56:36)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 292a2e2d767e283e2c2b3c727a2e2d2f2c2e2b2c7f)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_split (9)
	)
	(_static
		(134744072 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394124996318 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394124996319 2014.03.06 11:56:36)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code b6b5b1e2e6e1b7a1b3b0a3ede5b1b2b0b3b1b4b3e0)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2041          1394125092993 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394125092994 2014.03.06 11:58:12)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 56030055060157415354430d055152505351545300)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_split (9)
	)
	(_static
		(134744072 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394125093134 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125093135 2014.03.06 11:58:13)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code e2b7b4b1b6b5e3f5e7e4f7b9b1e5e6e4e7e5e0e7b4)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2041          1394125101668 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394125101669 2014.03.06 11:58:21)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 36663533666137213334236d653132303331343360)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_split (9)
	)
	(_static
		(134744072 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394125101793 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125101794 2014.03.06 11:58:21)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code b3e3b0e7e6e4b2a4b6b5a6e8e0b4b7b5b6b4b1b6e5)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1394125131011 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125131012 2014.03.06 11:58:51)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code d5d5d4878682d4c2d0d3c08e86d2d1d3d0d2d7d083)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1394125169246 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125169247 2014.03.06 11:59:29)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 30603b35666731273536256b633734363537323566)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1394125206875 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125206876 2014.03.06 12:00:06)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 2927782d767e283e2c2f3c727a2e2d2f2c2e2b2c7f)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2285          1394125243859 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394125243860 2014.03.06 12:00:43)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a1a6f0f6f6f6a0b6a4a1b4faf2a6a5a7a4a6a3a4f7)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 60 (_process 1 )))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((input)(p)(q)(r)(s)))(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(loopy(_architecture 1 0 59 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2)(3))(_read(8)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_static
		(134744072 )
	)
	(_model . converter_loop 3 -1
	)
)
I 000056 55 1863          1394125243986 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125243987 2014.03.06 12:00:43)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 1e194e191d491f091b180b454d191a181b191c1b48)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2285          1394125257000 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394125257001 2014.03.06 12:00:56)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code f6f4a0a6a6a1f7e1f3f6e3ada5f1f2f0f3f1f4f3a0)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 60 (_process 1 )))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((input)(p)(q)(r)(s)))(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(loopy(_architecture 1 0 59 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2)(3))(_read(8)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_static
		(134744072 )
	)
	(_model . converter_loop 3 -1
	)
)
I 000056 55 1863          1394125257125 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125257126 2014.03.06 12:00:57)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 737126722624726476756628207477757674717625)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2254          1394125430743 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394125430744 2014.03.06 12:03:50)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 9ccc9a9399cb9d8b999c89c7cf9b989a999b9e99ca)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 60 (_process 1 )))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((input)(p)(q)(r)(s)))(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(loopy(_architecture 1 0 59 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2)(3))(_read(8)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_model . converter_loop 3 -1
	)
)
I 000056 55 1863          1394125430883 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125430884 2014.03.06 12:03:50)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 29792c2d767e283e2c2f3c727a2e2d2f2c2e2b2c7f)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1394125583764 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125583765 2014.03.06 12:06:23)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 636132633634627466657638306467656664616635)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1394125600482 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125600483 2014.03.06 12:06:40)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a2acf2f5f6f5a3b5a7a4b7f9f1a5a6a4a7a5a0a7f4)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2494          1394125616326 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394125616327 2014.03.06 12:06:56)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 86d3d488d6d18791838793ddd581828083818483d0)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 60 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_process 1 )))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((input)(p)(q)(r)(s)))(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(loopy(_architecture 1 0 59 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3))(_read(8)))))
			(line__81(_architecture 2 0 81 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 3 -1
	)
)
I 000056 55 1863          1394125616451 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125616452 2014.03.06 12:06:56)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 035652055654021406051658500407050604010655)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2494          1394125629170 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394125629171 2014.03.06 12:07:09)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code b2e2e2e6e6e5b3a5b7b3a7e9e1b5b6b4b7b5b0b7e4)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 60 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_process 1 )))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((input)(p)(q)(r)(s)))(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(loopy(_architecture 1 0 59 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3))(_read(8)))))
			(line__81(_architecture 2 0 81 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 3 -1
	)
)
I 000056 55 1863          1394125629327 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125629328 2014.03.06 12:07:09)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 4e1e194c4d194f594b485b151d494a484b494c4b18)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2410          1394125758941 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394125758942 2014.03.06 12:09:18)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 98c89c97c6cf998f9d968dc3cb9f9c9e9d9f9a9dce)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 60 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_process 1 )))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((input)(p)(q)(r)(s)))(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(loopy(_architecture 1 0 59 (_process (_simple)(_target(4)(5)(6)(7)(9))(_sensitivity(0)(1)(2)(3))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394125759082 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125759083 2014.03.06 12:09:19)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 24742f20767325332122317f772320222123262172)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2410          1394125770631 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394125770632 2014.03.06 12:09:30)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 3f3b393a3f683e283a312a646c383b393a383d3a69)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 60 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_process 1 )))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((input)(p)(q)(r)(s)))(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(loopy(_architecture 1 0 59 (_process (_simple)(_target(4)(5)(6)(7)(9))(_sensitivity(0)(1)(2)(3))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394125770756 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125770757 2014.03.06 12:09:30)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code bcb8bae8b9ebbdabb9baa9e7efbbb8bab9bbbeb9ea)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2477          1394125896901 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394125896902 2014.03.06 12:11:36)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 797e7878262e786e7c2e6c222a7e7d7f7c7e7b7c2f)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000055 55 2477          1394125905556 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394125905557 2014.03.06 12:11:45)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 494c4e4b161e485e4c1e5c121a4e4d4f4c4e4b4c1f)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394125905728 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125905729 2014.03.06 12:11:45)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code f5f0f2a5a6a2f4e2f0f3e0aea6f2f1f3f0f2f7f0a3)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000056 55 1863          1394125968183 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394125968184 2014.03.06 12:12:48)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code eaeee1b9edbdebfdefecffb1b9edeeecefede8efbc)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2477          1394126004575 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394126004576 2014.03.06 12:13:24)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 11451516464610061446044a421615171416131447)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000055 55 2477          1394126017250 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394126017251 2014.03.06 12:13:37)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 90c39b9fc6c7918795c785cbc397949695979295c6)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394126017388 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394126017389 2014.03.06 12:13:37)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 1d4e171a1f4a1c0a181b08464e1a191b181a1f184b)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2497          1394126080205 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394126080206 2014.03.06 12:14:40)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7a282c7b7d2d7b6d7f2e6f21297d7e7c7f7d787f2c)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 60 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_process 1 )))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((input)(p)(q)(r)(s)))(_target(9))(_sensitivity(0)(1)(2)(3)))))
			(loopy(_architecture 1 0 59 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2)(3))(_read(9)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 3 -1
	)
)
I 000055 55 2497          1394126089891 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394126089892 2014.03.06 12:14:49)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 51575652060650465405440a025655575456535407)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 60 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 61 (_process 1 )))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((input)(p)(q)(r)(s)))(_target(9))(_sensitivity(0)(1)(2)(3)))))
			(loopy(_architecture 1 0 59 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2)(3))(_read(9)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 3 -1
	)
)
I 000056 55 1863          1394126090003 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394126090004 2014.03.06 12:14:50)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code beb8b9eabde9bfa9bbb8abe5edb9bab8bbb9bcbbe8)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2477          1394126177223 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394126177224 2014.03.06 12:16:17)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 71727b70262670667426642a227675777476737427)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394126177410 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394126177411 2014.03.06 12:16:17)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 2d2e7f292f7a2c3a282b38767e2a292b282a2f287b)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
I 000055 55 2477          1394126250196 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394126250197 2014.03.06 12:17:30)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7a7b7f7b7d2d7b6d7f2f6f21297d7e7c7f7d787f2c)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(line__86(_architecture 1 0 86 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 2 -1
	)
)
I 000056 55 1863          1394126250835 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394126250836 2014.03.06 12:17:30)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code fbfaf0abffacfaecfefdeea0a8fcfffdfefcf9fead)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
V 000055 55 2477          1394126356183 converter_loop
(_unit VHDL (converter_loop 0 30 (converter_loop 0 54 ))
	(_version v98)
	(_time 1394126356184 2014.03.06 12:19:16)
	(_source (\./src/converter_loop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7a7d7d7b7d2d7b6d7f2e6f21297d7e7c7f7d787f2c)
	(_entity
		(_time 1393954481467)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal value ~UNSIGNED{3~downto~0}~13 0 59 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{3~downto~0}~135 0 61 (_process 0 )))
		(_process
			(loopy(_architecture 0 0 58 (_process (_simple)(_target(8))(_sensitivity(0)(1)(2)(3)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(4)(5)(6)(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(33686018 )
	)
	(_model . converter_loop 2 -1
	)
)
V 000056 55 1863          1394126356372 tb_architecture
(_unit VHDL (converter_2421_bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1394126356373 2014.03.06 12:19:16)
	(_source (\./src/converter_loop_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 36313033666137213330236d653132303331343360)
	(_entity
		(_time 1393944458909)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation UUT 0 29 (_entity . converter_loop)
		(_port
			((p)(p))
			((q)(q))
			((r)(r))
			((s)(s))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
		)
	)
	(_object
		(_signal (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4626322717216342016)))))
		(_process
			(stim(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . tb_architecture 1 -1
	)
)
