!PADS-POWERPCB-V9.4-MILS!

*PART*
U1 C5_U324@C5_U324
U999 C5_U324@C5_U324
C74 CAP_0P1UF_0402@0402_MY
C78 CAP_0P1UF_0402@0402_MY
C80 CAP_0P1UF_0402@0402_MY
C81 CAP_0P1UF_0402@0402_MY
C82 CAP_0P1UF_0402@0402_MY
C83 CAP_0P1UF_0402@0402_MY
C86 CAP_0P1UF_0402@0402_MY
C87 CAP_0P1UF_0402@0402_MY
C90 CAP_0P1UF_0402@0402_MY
C91 CAP_0P1UF_0402@0402_MY
C94 CAP_0P1UF_0402@0402_MY
C95 CAP_0P1UF_0402@0402_MY
C77 CAP_0P01UF_0402@0402_MY
C79 CAP_0P01UF_0402@0402_MY
C84 CAP_0P01UF_0402@0402_MY
C85 CAP_0P01UF_0402@0402_MY
C88 CAP_0P01UF_0402@0402_MY
C89 CAP_0P01UF_0402@0402_MY
C92 CAP_0P01UF_0402@0402_MY
C93 CAP_0P01UF_0402@0402_MY
C75 CAP_0P22UF_0402@0402_MY
C76 CAP_0P47UF_0402@0402_MY
C69 CAP_0P022UF_0402@0402_MY
C70 CAP_0P047UF_0402@0402_MY
C71 CAP_0P047UF_0402@0402_MY
C72 CAP_0P047UF_0402@0402_MY
C73 CAP_0P047UF_0402@0402_MY
C25 CAP_1UF_0603@0402_MY
C27 CAP_1UF_0603@0402_MY
C30 CAP_1UF_0603@0402_MY
C33 CAP_1UF_0603@0402_MY
C34 CAP_1UF_0603@0402_MY
C35 CAP_1UF_0603@0402_MY
C26 CAP_4P7UF_0603@0603_MY
C28 CAP_10UF_0603@0603_MY
C31 CAP_10UF_0603@0603_MY
C29 CAP_47UF_0805@0805_MY
C32 CAP_47UF_0805@0805_MY
FB1 FERRITE_BEAD_FILTER@0603_MY
R2 RES_2K1_0603@0603_MY
R16 RES_24K5_0402@0402_MY
R17 RES_24K5_0402@0402_MY
R21 RES_24K5_0402@0402_MY
*CONNECTION*
*SIGNAL* VCC1P1
U1.M11 U1.J8
U1.J8 U1.H11
U1.H11 U1.H9
U1.H9 U1.H7
U1.H7 U1.G12
U1.G12 U1.G10
U1.G10 U1.G8
U1.G8 U1.L12
U1.L12 U1.L10
U1.L10 U1.L8
U1.L8 U1.K11
U1.K11 U1.K9
U1.K9 U1.K7
U1.K7 U1.J12
U1.J12 U1.J10
U1.J10 U999.M11
U999.M11 U999.J8
U999.J8 U999.H11
U999.H11 U999.H9
U999.H9 U999.H7
U999.H7 U999.G12
U999.G12 U999.G10
U999.G10 U999.G8
U999.G8 U999.L12
U999.L12 U999.L10
U999.L10 U999.L8
U999.L8 U999.K11
U999.K11 U999.K9
U999.K9 U999.K7
U999.K7 U999.J12
U999.J12 U999.J10
U999.J10 C76.1
C76.1 C70.1
C70.1 C71.1
C71.1 C72.1
C72.1 C73.1
C73.1 C26.1
C26.1 C74.1
C74.1 C75.1
C75.1 C25.1
C25.1 C69.1
*SIGNAL* SDRAM_WE_N
U1.F10 U999.F10
*SIGNAL* SDRAM_UDQM
U1.K18 U999.K18
*SIGNAL* SDRAM_RAS_N
U1.E12 U999.E12
*SIGNAL* SDRAM_LDQM
U1.D16 U999.D16
*SIGNAL* SDRAM_DQ9
U1.F17 U999.F17
*SIGNAL* SDRAM_DQ8
U1.J18 U999.J18
*SIGNAL* SDRAM_DQ7
U1.C16 U999.C16
*SIGNAL* SDRAM_DQ6
U1.G13 U999.G13
*SIGNAL* SDRAM_DQ5
U1.E16 U999.E16
*SIGNAL* SDRAM_DQ4
U1.F11 U999.F11
*SIGNAL* SDRAM_DQ3
U1.B17 U999.B17
*SIGNAL* SDRAM_DQ2
U1.C18 U999.C18
*SIGNAL* SDRAM_DQ15
U1.H17 U999.H17
*SIGNAL* SDRAM_DQ14
U1.H18 U999.H18
*SIGNAL* SDRAM_DQ13
U1.G18 U999.G18
*SIGNAL* SDRAM_DQ12
U1.J13 U999.J13
*SIGNAL* SDRAM_DQ11
U1.G17 U999.G17
*SIGNAL* SDRAM_DQ10
U1.J15 U999.J15
*SIGNAL* SDRAM_DQ1
U1.B18 U999.B18
*SIGNAL* SDRAM_DQ0
U1.C17 U999.C17
*SIGNAL* SDRAM_CS_N
U1.A17 U999.A17
*SIGNAL* SDRAM_CLK
U1.E18 U999.E18
*SIGNAL* SDRAM_CKE
U1.D18 U999.D18
*SIGNAL* SDRAM_CAS_N
U1.F12 U999.F12
*SIGNAL* SDRAM_BA1
U1.E11 U999.E11
*SIGNAL* SDRAM_BA0
U1.G14 U999.G14
*SIGNAL* SDRAM_A9
U1.H16 U999.H16
*SIGNAL* SDRAM_A8
U1.L16 U999.L16
*SIGNAL* SDRAM_A7
U1.G15 U999.G15
*SIGNAL* SDRAM_A6
U1.F14 U999.F14
*SIGNAL* SDRAM_A5
U1.J14 U999.J14
*SIGNAL* SDRAM_A4
U1.H13 U999.H13
*SIGNAL* SDRAM_A3
U1.F16 U999.F16
*SIGNAL* SDRAM_A2
U1.C13 U999.C13
*SIGNAL* SDRAM_A12
U1.L17 U999.L17
*SIGNAL* SDRAM_A11
U1.J16 U999.J16
*SIGNAL* SDRAM_A10
U1.A16 U999.A16
*SIGNAL* SDRAM_A1
U1.D13 U999.D13
*SIGNAL* SDRAM_A0
U1.E14 U999.E14
*SIGNAL* PC_STATUS_CHANGED
U1.E1 U999.E1
*SIGNAL* PC_SPI_NCS
U1.E2 U999.E2
*SIGNAL* PC_SPI_DOUT
U1.C2 U999.C2
*SIGNAL* PC_SPI_DIN
U1.C1 U999.C1
*SIGNAL* PC_SPI_CLK
U1.D1 U999.D1
*SIGNAL* M_FPGA_8A_14
U1.F7 U999.F7
*SIGNAL* M_FPGA_8A_13
U1.F6 U999.F6
*SIGNAL* M_FPGA_8A_08
U1.B8 U999.B8
*SIGNAL* M_FPGA_8A_07
U1.B7 U999.B7
*SIGNAL* M_FPGA_8A_03
U1.A7 U999.A7
*SIGNAL* M_FPGA_8A_02
U1.A6 U999.A6
*SIGNAL* M_FPGA_8A_01
U1.A5 U999.A5
*SIGNAL* M_FPGA_7A_28
U1.F9 U999.F9
*SIGNAL* M_FPGA_7A_24
U1.E9 U999.E9
*SIGNAL* M_FPGA_7A_21
U1.D11 U999.D11
*SIGNAL* M_FPGA_7A_20
U1.D10 U999.D10
*SIGNAL* M_FPGA_7A_16
U1.C12 U999.C12
*SIGNAL* M_FPGA_7A_15
U1.C11 U999.C11
*SIGNAL* M_FPGA_7A_12
U1.B15 U999.B15
*SIGNAL* M_FPGA_7A_11
U1.B14 U999.B14
*SIGNAL* M_FPGA_7A_10
U1.B12 U999.B12
*SIGNAL* M_FPGA_7A_09
U1.B10 U999.B10
*SIGNAL* M_FPGA_7A_08
U1.B9 U999.B9
*SIGNAL* M_FPGA_7A_05
U1.A15 U999.A15
*SIGNAL* M_FPGA_7A_04
U1.A14 U999.A14
*SIGNAL* M_FPGA_7A_03
U1.A12 U999.A12
*SIGNAL* M_FPGA_7A_02
U1.A11 U999.A11
*SIGNAL* M_FPGA_7A_01
U1.A10 U999.A10
*SIGNAL* M_FPGA_7A_00
U1.A9 U999.A9
*SIGNAL* M_FPGA_4A_31
U1.V17 U999.V17
*SIGNAL* M_FPGA_4A_30
U1.V16 U999.V16
*SIGNAL* M_FPGA_4A_29
U1.V15 U999.V15
*SIGNAL* M_FPGA_4A_28
U1.V13 U999.V13
*SIGNAL* M_FPGA_4A_27
U1.V12 U999.V12
*SIGNAL* M_FPGA_4A_26
U1.U18 U999.U18
*SIGNAL* M_FPGA_4A_25
U1.U17 U999.U17
*SIGNAL* M_FPGA_4A_24
U1.U15 U999.U15
*SIGNAL* M_FPGA_4A_23
U1.U14 U999.U14
*SIGNAL* M_FPGA_4A_22
U1.U13 U999.U13
*SIGNAL* M_FPGA_4A_21
U1.U12 U999.U12
*SIGNAL* M_FPGA_4A_20
U1.T17 U999.T17
*SIGNAL* M_FPGA_4A_19
U1.T16 U999.T16
*SIGNAL* M_FPGA_4A_18
U1.T15 U999.T15
*SIGNAL* M_FPGA_4A_17
U1.T14 U999.T14
*SIGNAL* M_FPGA_4A_16
U1.T12 U999.T12
*SIGNAL* M_FPGA_4A_15
U1.R18 U999.R18
*SIGNAL* M_FPGA_4A_14
U1.R17 U999.R17
*SIGNAL* M_FPGA_4A_13
U1.R16 U999.R16
*SIGNAL* M_FPGA_4A_12
U1.R13 U999.R13
*SIGNAL* M_FPGA_4A_11
U1.P18 U999.P18
*SIGNAL* M_FPGA_4A_10
U1.P16 U999.P16
*SIGNAL* M_FPGA_4A_09
U1.P15 U999.P15
*SIGNAL* M_FPGA_4A_08
U1.P14 U999.P14
*SIGNAL* M_FPGA_4A_07
U1.P13 U999.P13
*SIGNAL* M_FPGA_4A_06
U1.N17 U999.N17
*SIGNAL* M_FPGA_4A_05
U1.N16 U999.N16
*SIGNAL* M_FPGA_4A_04
U1.N13 U999.N13
*SIGNAL* M_FPGA_4A_03
U1.N12 U999.N12
*SIGNAL* M_FPGA_4A_02
U1.M14 U999.M14
*SIGNAL* M_FPGA_4A_01
U1.M13 U999.M13
*SIGNAL* M_FPGA_4A_00
U1.L13 U999.L13
*SIGNAL* M_FPGA_3B_15
U1.V8 U999.V8
*SIGNAL* M_FPGA_3B_14
U1.V7 U999.V7
*SIGNAL* M_FPGA_3B_12
U1.V10 U999.V10
*SIGNAL* M_FPGA_3B_11
U1.U9 U999.U9
*SIGNAL* M_FPGA_3B_10
U1.U8 U999.U8
*SIGNAL* M_FPGA_3B_09
U1.U5 U999.U5
*SIGNAL* M_FPGA_3B_08
U1.U4 U999.U4
*SIGNAL* M_FPGA_3B_07
U1.T9 U999.T9
*SIGNAL* M_FPGA_3B_05
U1.T4 U999.T4
*SIGNAL* M_FPGA_3B_04
U1.T11 U999.T11
*SIGNAL* M_FPGA_3B_03
U1.R9 U999.R9
*SIGNAL* M_FPGA_3B_02
U1.R11 U999.R11
*SIGNAL* M_FPGA_3B_01
U1.P9 U999.P9
*SIGNAL* M_FPGA_3B_00
U1.P10 U999.P10
*SIGNAL* M_FPGA_3A_11
U1.R4 U999.R4
*SIGNAL* M_FPGA_3A_10
U1.M8 U999.M8
*SIGNAL* M_FPGA_3A_09
U1.P4 U999.P4
*SIGNAL* M_FPGA_3A_08
U1.N10 U999.N10
*SIGNAL* M_FPGA_3A_07
U1.T7 U999.T7
*SIGNAL* M_FPGA_3A_06
U1.M10 U999.M10
*SIGNAL* M_FPGA_3A_05
U1.U7 U999.U7
*SIGNAL* M_FPGA_3A_04
U1.N7 U999.N7
*SIGNAL* M_FPGA_3A_03
U1.V3 U999.V3
*SIGNAL* M_FPGA_3A_02
U1.M7 U999.M7
*SIGNAL* M_FPGA_3A_01
U1.V2 U999.V2
*SIGNAL* M_FPGA_3A_00
U1.N8 U999.N8
*SIGNAL* M_FPGA_2A_31
U1.T2 U999.T2
*SIGNAL* M_FPGA_2A_30
U1.T1 U999.T1
*SIGNAL* M_FPGA_2A_29
U1.R3 U999.R3
*SIGNAL* M_FPGA_2A_28
U1.R2 U999.R2
*SIGNAL* M_FPGA_2A_27
U1.R1 U999.R1
*SIGNAL* M_FPGA_2A_25
U1.N3 U999.N3
*SIGNAL* M_FPGA_2A_24
U1.N2 U999.N2
*SIGNAL* M_FPGA_2A_23
U1.M4 U999.M4
*SIGNAL* M_FPGA_2A_22
U1.M3 U999.M3
*SIGNAL* M_FPGA_2A_21
U1.M2 U999.M2
*SIGNAL* M_FPGA_2A_19
U1.L4 U999.L4
*SIGNAL* M_FPGA_2A_18
U1.L2 U999.L2
*SIGNAL* M_FPGA_2A_17
U1.L1 U999.L1
*SIGNAL* M_FPGA_2A_16
U1.K3 U999.K3
*SIGNAL* M_FPGA_2A_15
U1.K2 U999.K2
*SIGNAL* M_FPGA_2A_14
U1.K1 U999.K1
*SIGNAL* M_FPGA_2A_11
U1.J1 U999.J1
*SIGNAL* M_FPGA_2A_10
U1.H2 U999.H2
*SIGNAL* M_FPGA_2A_09
U1.H1 U999.H1
*SIGNAL* M_FPGA_2A_07
U1.G2 U999.G2
*SIGNAL* M_FPGA_2A_06
U1.F4 U999.F4
*SIGNAL* I2C_SDA
U1.D9 U999.D9
*SIGNAL* I2C_SCL
U1.E8 U999.E8
*SIGNAL* GND
C77.2 C79.2
C79.2 C84.2
C84.2 C85.2
C85.2 C92.2
C92.2 C93.2
C93.2 C88.2
C88.2 C89.2
C89.2 U1.D15
U1.D15 U1.R10
U1.R10 U1.P17
U1.P17 U1.P12
U1.P12 U1.P7
U1.P7 U1.N14
U1.N14 U1.N9
U1.N9 U1.N4
U1.N4 U1.M12
U1.M12 U1.M6
U1.M6 U1.M1
U1.M1 U1.D5
U1.D5 U1.L18
U1.L18 U1.L11
U1.L11 U1.L9
U1.L9 U1.L7
U1.L7 U1.K12
U1.K12 U1.K10
U1.K10 U1.K8
U1.K8 U1.K5
U1.K5 U1.J17
U1.J17 U1.J11
U1.J11 U1.D12
U1.D12 U1.J9
U1.J9 U1.J7
U1.J7 U1.H14
U1.H14 U1.H12
U1.H12 U1.H10
U1.H10 U1.H8
U1.H8 U1.H6
U1.H6 U1.G11
U1.G11 U1.G9
U1.G9 U1.G7
U1.G7 U1.V18
U1.V18 U1.G1
U1.G1 U1.F13
U1.F13 U1.F8
U1.F8 U1.F3
U1.F3 U1.E10
U1.E10 U1.E5
U1.E5 U1.D17
U1.D17 U1.D7
U1.D7 U1.D2
U1.D2 U1.C4
U1.C4 U1.V14
U1.V14 U1.B11
U1.B11 U1.B1
U1.B1 U1.A18
U1.A18 U1.A8
U1.A8 U1.A3
U1.A3 U1.V4
U1.V4 U1.U1
U1.U1 U1.T13
U1.T13 U1.T3
U1.T3 U1.M17
U1.M17 U1.V11
U1.V11 U1.N1
U1.N1 U1.U10
U1.U10 U1.E17
U1.E17 U1.B13
U1.B13 U1.M9
U1.M9 U1.V5
U1.V5 U1.C7
U1.C7 U1.J6
U1.J6 U1.H5
U1.H5 U1.D3
U1.D3 U1.G5
U1.G5 U1.E4
U1.E4 U999.D15
U999.D15 U999.R10
U999.R10 U999.P17
U999.P17 U999.P12
U999.P12 U999.P7
U999.P7 U999.N14
U999.N14 U999.N9
U999.N9 U999.N4
U999.N4 U999.M12
U999.M12 U999.M6
U999.M6 U999.M1
U999.M1 U999.D5
U999.D5 U999.L18
U999.L18 U999.L11
U999.L11 U999.L9
U999.L9 U999.L7
U999.L7 U999.K12
U999.K12 U999.K10
U999.K10 U999.K8
U999.K8 U999.K5
U999.K5 U999.J17
U999.J17 U999.J11
U999.J11 U999.D12
U999.D12 U999.J9
U999.J9 U999.J7
U999.J7 U999.H14
U999.H14 U999.H12
U999.H12 U999.H10
U999.H10 U999.H8
U999.H8 U999.H6
U999.H6 U999.G11
U999.G11 U999.G9
U999.G9 U999.G7
U999.G7 U999.V18
U999.V18 U999.G1
U999.G1 U999.F13
U999.F13 U999.F8
U999.F8 U999.F3
U999.F3 U999.E10
U999.E10 U999.E5
U999.E5 U999.D17
U999.D17 U999.D7
U999.D7 U999.D2
U999.D2 U999.C4
U999.C4 U999.V14
U999.V14 U999.B11
U999.B11 U999.B1
U999.B1 U999.A18
U999.A18 U999.A8
U999.A8 U999.A3
U999.A3 U999.V4
U999.V4 U999.U1
U999.U1 U999.T13
U999.T13 U999.T3
U999.T3 U999.M17
U999.M17 U999.V11
U999.V11 U999.N1
U999.N1 U999.U10
U999.U10 U999.E17
U999.E17 U999.B13
U999.B13 U999.M9
U999.M9 U999.V5
U999.V5 U999.C7
U999.C7 U999.J6
U999.J6 U999.H5
U999.H5 U999.D3
U999.D3 U999.G5
U999.G5 U999.E4
U999.E4 C28.2
C28.2 C31.2
C31.2 C76.2
C76.2 C29.2
C29.2 C32.2
C32.2 C70.2
C70.2 C71.2
C71.2 C72.2
C72.2 C73.2
C73.2 C26.2
C26.2 C78.2
C78.2 C80.2
C80.2 C83.2
C83.2 C82.2
C82.2 C81.2
C81.2 C86.2
C86.2 C87.2
C87.2 C94.2
C94.2 C95.2
C95.2 C90.2
C90.2 C91.2
C91.2 C74.2
C74.2 C75.2
C75.2 C27.2
C27.2 C30.2
C30.2 C34.2
C34.2 C35.2
C35.2 C33.2
C33.2 C25.2
C25.2 R2.1
R2.1 C69.2
*SIGNAL* FPGA_TMS_SPI_CS
U1.L5 U1.P6
U1.P6 U999.L5
U999.L5 U999.P6
*SIGNAL* FPGA_TDO_SPI_MISO
U1.J4 U1.P5
U1.P5 U999.J4
U999.J4 U999.P5
*SIGNAL* FPGA_SPI_MOSI
U1.G3 U999.G3
*SIGNAL* FPGA_SPI_CLK
U1.J3 U999.J3
*SIGNAL* FPGA_NSTATUS
U1.D6 U999.D6
U999.D6 R17.1
*SIGNAL* FPGA_NCONFIG
U1.D4 U999.D4
*SIGNAL* FPGA_INIT_DONE
U1.L14 U999.L14
U999.L14 R16.1
*SIGNAL* FPGA_DCLK
U1.K6 U999.K6
*SIGNAL* FPGA_DATA0
U1.V1 U999.V1
*SIGNAL* FPGA_CONF_DONE
U1.C6 U999.C6
U999.C6 R21.1
*SIGNAL* FPGA_BATT_INT
U1.F1 U999.F1
*SIGNAL* FPGA_3P3V
C84.1 C85.1
C85.1 U1.T8
U1.T8 U1.V9
U1.V9 U1.T18
U1.T18 U1.U16
U1.U16 U1.U11
U1.U11 U1.R15
U1.R15 U1.R12
U1.R12 U1.R8
U1.R8 U999.T8
U999.T8 U999.V9
U999.V9 U999.T18
U999.T18 U999.U16
U999.U16 U999.U11
U999.U11 U999.R15
U999.R15 U999.R12
U999.R12 U999.R8
U999.R8 C86.1
C86.1 C87.1
C87.1 C33.1
*SIGNAL* FPGA_2P5V
C92.1 C93.1
C93.1 U1.K4
U1.K4 U1.J5
U1.J5 U1.R7
U1.R7 U1.K14
U1.K14 U1.H15
U1.H15 U1.D8
U1.D8 U1.E13
U1.E13 U999.K4
U999.K4 U999.J5
U999.J5 U999.R7
U999.R7 U999.K14
U999.K14 U999.H15
U999.H15 U999.D8
U999.D8 U999.E13
U999.E13 FB1.1
FB1.1 C94.1
C94.1 C95.1
C95.1 C35.1
*SIGNAL* FPGA_1P8V
C88.1 C89.1
C89.1 U1.H4
U1.H4 U1.P2
U1.P2 U1.L3
U1.L3 U1.J2
U1.J2 U1.R5
U1.R5 U1.U6
U1.U6 U1.K15
U1.K15 U1.M16
U1.M16 U1.F18
U1.F18 U1.G16
U1.G16 U1.B16
U1.B16 U1.E15
U1.E15 U1.C14
U1.C14 U1.A13
U1.A13 U1.C9
U1.C9 U1.B6
U1.B6 U1.C5
U1.C5 U1.T6
U1.T6 U1.M15
U1.M15 U1.E7
U1.E7 U1.G4
U1.G4 U999.H4
U999.H4 U999.P2
U999.P2 U999.L3
U999.L3 U999.J2
U999.J2 U999.R5
U999.R5 U999.U6
U999.U6 U999.K15
U999.K15 U999.M16
U999.M16 U999.F18
U999.F18 U999.G16
U999.G16 U999.B16
U999.B16 U999.E15
U999.E15 U999.C14
U999.C14 U999.A13
U999.A13 U999.C9
U999.C9 U999.B6
U999.B6 U999.C5
U999.C5 U999.T6
U999.T6 U999.M15
U999.M15 U999.E7
U999.E7 U999.G4
U999.G4 C83.1
C83.1 C82.1
C82.1 C81.1
C81.1 C90.1
C90.1 C91.1
C91.1 C34.1
C34.1 R17.2
R17.2 R16.2
R16.2 R21.2
*SIGNAL* FORCE_STARTUP_TO_FPGA
U1.F2 U999.F2
*SIGNAL* FLASH_S_N
U1.C3 U999.C3
*SIGNAL* FLASH_DQ3
U1.B5 U999.B5
*SIGNAL* FLASH_DQ2
U1.B4 U999.B4
*SIGNAL* FLASH_DQ1
U1.A4 U999.A4
*SIGNAL* FLASH_DQ0
U1.B3 U999.B3
*SIGNAL* FLASH_C
U1.E3 U999.E3
*SIGNAL* FILTERED_FPGA_2P5V
C77.1 C79.1
C79.1 U1.H3
U1.H3 U1.N5
U1.N5 U1.F5
U1.F5 U1.N15
U1.N15 U1.F15
U1.F15 U1.E6
U1.E6 U1.C10
U1.C10 U1.D14
U1.D14 U1.R14
U1.R14 U1.T10
U1.T10 U1.R6
U1.R6 U999.H3
U999.H3 U999.N5
U999.N5 U999.F5
U999.F5 U999.N15
U999.N15 U999.F15
U999.F15 U999.E6
U999.E6 U999.C10
U999.C10 U999.D14
U999.D14 U999.R14
U999.R14 U999.T10
U999.T10 U999.R6
U999.R6 C28.1
C28.1 C31.1
C31.1 C29.1
C29.1 C32.1
C32.1 FB1.2
FB1.2 C78.1
C78.1 C80.1
C80.1 C27.1
C27.1 C30.1
*SIGNAL* ESH_JTAG_TCK
U1.L6 U999.L6
*SIGNAL* ESH_FPGA_USB_DPLUS
U1.T5 U999.T5
*SIGNAL* ESH_FPGA_USB_DMINUS
U1.V6 U999.V6
*SIGNAL* CPLD_MUX_TDO
U1.N6 U999.N6
*SIGNAL* CLK_50MHZ_TO_FPGA
U1.G6 U999.G6
*SIGNAL* $3N630
U1.A1 R2.2
*SIGNAL* $1N630
U999.A1



*MISC*
RULES_SECTION MILS
{
DESIGN RULES
{
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (2)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 2
VALID_VIA_TYPE *USE_CURRENT*
}
}
RULE_SET (3)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 6.000000
VIA_TO_TRACK 6.000000
VIA_TO_VIA 6.000000
PAD_TO_TRACK 6.000000
PAD_TO_VIA 6.000000
PAD_TO_PAD 6.000000
SMD_TO_TRACK 6.000000
SMD_TO_VIA 6.000000
SMD_TO_PAD 6.000000
SMD_TO_SMD 6.000000
COPPER_TO_TRACK 6.000000
COPPER_TO_VIA 6.000000
COPPER_TO_PAD 6.000000
COPPER_TO_SMD 6.000000
COPPER_TO_COPPER 6.000000
TEXT_TO_TRACK 6.000000
TEXT_TO_VIA 6.000000
TEXT_TO_PAD 6.000000
TEXT_TO_SMD 6.000000
OUTLINE_TO_TRACK 6.000000
OUTLINE_TO_VIA 6.000000
OUTLINE_TO_PAD 6.000000
OUTLINE_TO_SMD 6.000000
OUTLINE_TO_COPPER 6.000000
DRILL_TO_TRACK 6.000000
DRILL_TO_VIA 6.000000
DRILL_TO_PAD 6.000000
DRILL_TO_SMD 6.000000
DRILL_TO_COPPER 6.000000
SAME_NET_SMD_TO_VIA 6.000000
SAME_NET_SMD_TO_CRN 6.000000
SAME_NET_VIA_TO_VIA 6.000000
SAME_NET_PAD_TO_CRN 6.000000
SAME_NET_TRACK_TO_CRN 6.000000
MIN_TRACK_WIDTH 12.000000
REC_TRACK_WIDTH 12.000000
MAX_TRACK_WIDTH 12.000000
DRILL_TO_DRILL 6.000000
BODY_TO_BODY 6.000000
}
}
}
}
ATTRIBUTE VALUES
{
PART R21
{
Value 24K
Tolerance 5%
PKG_TYPE 0402_MY
"Part Number" ERJ-2GEJ243X
}
PART R16
{
Value 24K
Tolerance 5%
PKG_TYPE 0402_MY
"Part Number" ERJ-2GEJ243X
}
PART R17
{
Value 24K
Tolerance 5%
PKG_TYPE 0402_MY
"Part Number" ERJ-2GEJ243X
}
PART C69
{
Value 0.022UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" GRM155R61A223KA01D
}
PART R2
{
Tolerance 1%
Value 2K
PKG_TYPE 0603_MY
"Part Number" ERJ-3EKF2001V
}
PART C25
{
Value 1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" GRM188R61A105KA61D
}
PART C33
{
Value 1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" GRM188R61A105KA61D
}
PART C35
{
Value 1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" GRM188R61A105KA61D
}
PART C34
{
Value 1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" GRM188R61A105KA61D
}
PART C30
{
Value 1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" GRM188R61A105KA61D
}
PART C27
{
Value 1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" GRM188R61A105KA61D
}
PART C75
{
Value 0.22UF
Tolerance 10%
PKG_TYPE 0402_MY
"Part Number" GRM155R61A224KE19D
}
PART C74
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART C91
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART C90
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART C95
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART C94
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART C87
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART C86
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART C81
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART C82
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART C83
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART C80
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART C78
{
Value 0.1UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05A104KA5NNNC
}
PART FB1
{
"Part Number" BLM18PG600SN1D
PKG_TYPE 0603_MY
}
PART C26
{
Value 4.7UF
Tolerance 
PKG_TYPE 0603_MY
"Part Number" CL10A475KA8NQNC
}
PART C73
{
Value 0.047UF
Tolerance 10%
PKG_TYPE 0402_MY
"Part Number" GRM155R71E473KA88D
}
PART C72
{
Value 0.047UF
Tolerance 10%
PKG_TYPE 0402_MY
"Part Number" GRM155R71E473KA88D
}
PART C71
{
Value 0.047UF
Tolerance 10%
PKG_TYPE 0402_MY
"Part Number" GRM155R71E473KA88D
}
PART C70
{
Value 0.047UF
Tolerance 10%
PKG_TYPE 0402_MY
"Part Number" GRM155R71E473KA88D
}
PART C32
{
Value 47UF
Tolerance 
PKG_TYPE 0805_MY
"Part Number" C2012X5R1A476M125AC
}
PART C29
{
Value 47UF
Tolerance 
PKG_TYPE 0805_MY
"Part Number" C2012X5R1A476M125AC
}
PART C76
{
Value 0.47UF
Tolerance 10%
PKG_TYPE 0402_MY
"Part Number" CL05A474KP5NNNC
}
PART C31
{
Value 10UF
Tolerance 
PKG_TYPE 0603_MY
"Part Number" CL10A106MQ8NNNC
}
PART C28
{
Value 10UF
Tolerance 
PKG_TYPE 0603_MY
"Part Number" CL10A106MQ8NNNC
}
PART U999
{
PKG_TYPE C5_U324
"Part Number" 5CEBA4U15C7N
}
PART U1
{
PKG_TYPE C5_U324
"Part Number" 5CEBA4U15C7N
}
PART C89
{
Value 0.01UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05B103KA5NNNC
}
PART C88
{
Value 0.01UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05B103KA5NNNC
}
PART C93
{
Value 0.01UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05B103KA5NNNC
}
PART C92
{
Value 0.01UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05B103KA5NNNC
}
PART C85
{
Value 0.01UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05B103KA5NNNC
}
PART C84
{
Value 0.01UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05B103KA5NNNC
}
PART C79
{
Value 0.01UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05B103KA5NNNC
}
PART C77
{
Value 0.01UF
Tolerance 
PKG_TYPE 0402_MY
"Part Number" CL05B103KA5NNNC
}
}

*END*
