{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Lab: Practice the FPGA Development Flow"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "##### Sections\n",
    "- [oneAPI with Intel® FPGAs](#oneAPI-with-Intel®-FPGAs)\n",
    "- [Stage 1: Emulation](#Stage-1:-Emulation)\n",
    "- [Stage 2: Optimization Report Generation](#Stage-2:-Optimization-Report-Generation)\n",
    "- [How to Use the Terminal within Jupyter Lab](#How-to-Use-the-Terminal-within-Jupyter-Lab)\n",
    "- [Emulation and Optimization Report Generation with Included Tutorials](#Emulation-and-Optimization-Report-Generation-with-Included-Tutorials)\n",
    "- [References to Learn More](#References-to-Learn-More)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Learning Objectives\n",
    "\n",
    "* Understand the development flow for Intel® FPGAs with the Intel® oneAPI Toolkits\n",
    "* Practice using the flow with a simple piece of code\n",
    "* Practice using the flow with the FPGA tutorials included in the Intel oneAPI Base Toolkit\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "# oneAPI with Intel® FPGAs\n",
    "\n",
    "The development flow for Intel FPGAs with oneAPI involves several stages. The purpose of these stages is so that you can\n",
    "* Ensure functionality of your code (you get the correct answers from your computation)\n",
    "* Ensure the custom hardware built to implement your code has optimal performance\n",
    "\n",
    "Without having to endure the lengthy compile to a full FPGA executable each time.\n",
    "\n",
    "The flow is represented in the diagram below.\n",
    "\n",
    "In this lab, we will practice the first 2 stages of the flow - emulating your code to make sure your code is function, and generating an optimization report to see how optimized the hardware generated from your code is. (A subsequent lab will give you practice working with the optimization report.)\n",
    "\n",
    "There is a tutorial for home if you would like to do a full FPGA compile and run on an FPGA.\n",
    "\n",
    "<img src=\"Assets/fpga_flow.png\">"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "# Stage 1: Emulation\n",
    "\n",
    "The first stage of development for FPGAs with oneAPI is __emulation__. The purpose of emulation is to make sure that your code is __functional__, or in other words, that you __get the correct answers from your computations__.\n",
    "\n",
    "The compile time for this stage will be very quick, usually seconds.\n",
    "\n",
    "This quick compile time allows you to iterate through this stage many times, until your code is functionally correct.\n",
    "\n",
    "__Now, let's give it a try!__\n",
    "\n",
    "The code below implements a simple cumulative sum on an array of values.\n",
    "\n",
    "The code is heavily commented, so please take a quick look now to get an overview of what it is doing. (Also - keep in mind this is a simple example. It wouldn't be worth it to ever use a lookaside acceleator to sum 100 integers!)\n",
    "\n",
    "We will use this simple piece of code to learn the steps of the development flow for FPGAs with oneAPI.\n",
    "\n",
    "__After you are finished examining the code, click ▶ to save the code to a file.__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%writefile lab/simple_for_fpga.cpp\n",
    "//==============================================================\n",
    "// Copyright © 2020 Intel Corporation\n",
    "//\n",
    "// SPDX-License-Identifier: MIT\n",
    "// =============================================================\n",
    "#include <CL/sycl.hpp>\n",
    "#include <CL/sycl/intel/fpga_extensions.hpp>\n",
    "using namespace sycl;\n",
    "class simple_sum;\n",
    "static const int N = 100;\n",
    "int main(){\n",
    "    \n",
    "  //# Create an array of 100 incrementing numbers\n",
    "  //# The sum should be 5050\n",
    "  int summands[100];\n",
    "  for (int i=0;i<100;i++) summands[i]=i+1;\n",
    "    \n",
    "  //# Create a variable to hold the sum\n",
    "  int sum = 0;\n",
    "    \n",
    "  //# A -D switch will define which device we choose\n",
    "  #if defined(FPGA_EMULATOR)\n",
    "    intel::fpga_emulator_selector device_selector;\n",
    "  #else\n",
    "    intel::fpga_selector device_selector;\n",
    "  #endif\n",
    "\n",
    "  //# Buffers are used to share data between the host and the FPGA\n",
    "  buffer<int, 1> buffer_summands(summands, 100);\n",
    "  buffer<int, 1> buffer_sum(&sum, 1);\n",
    "\n",
    "  //# define queue which has default device associated for offload\n",
    "  //# The queue is used by the host to kick off code on the FPGA\n",
    "  queue q(device_selector);\n",
    "    \n",
    "  //# Send the values to the FPGA or the FPGA emulator to calculate the sum\n",
    "  //# You can think of the handler as a proxy for everything behind the scenes\n",
    "  //#   that needs to happen between the host and the FPGA\n",
    "  q.submit([&](handler &h) {\n",
    "    //# The FPGA needs to have access to the buffers set up earlier\n",
    "    //# The access is defined in terms of the FPGA's access\n",
    "    auto acc_summands = buffer_summands.get_access<access::mode::read>(h);\n",
    "    auto acc_sum = buffer_sum.get_access<access::mode::write>(h);\n",
    "      \n",
    "    //# This the code that gets executed on the FPGA\n",
    "    //# This is often referred to as a kernel\n",
    "    //# If you wanted to make simple_sum a function, you could,\n",
    "    //#   and the FPGA Tutorials are written in this manner\n",
    "    h.single_task<class simple_sum>([=]() {\n",
    "      //# Kernel to add things up using FPGA or FPGA emulator\n",
    "      //# Code inside here becomes hardware\n",
    "      int kernel_sum = 0;\n",
    "      for (int i=0;i<100;i++) kernel_sum = kernel_sum + acc_summands[i];\n",
    "      acc_sum[0] = kernel_sum;\n",
    "    });\n",
    "  }).wait();\n",
    "\n",
    "  //# Print Output\n",
    "  std::cout << \"The calculation is finished. The sum is \";\n",
    "  std::cout << sum;\n",
    "  std::cout << \".\" << std::endl;\n",
    "\n",
    "  return 0;\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__Now, you will compile the code to target the FPGA emulator.__\n",
    "\n",
    "Recall from class, the command to do this is as shown below.\n",
    "\n",
    "<img src=\"Assets/emulator_command.png\">\n",
    "\n",
    "The command we'll use also adds a -o switch to define the output filename.\n",
    "\n",
    "__Now, make the code section below active (you will see a blue bar beside the section), and click ▶.__ This will compile the code into an executable targetting the FPGA emulator, and then run the emulated code. You will see output from the std::cout statements within the code."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! dpcpp -fintelfpga lab/simple_for_fpga.cpp -DFPGA_EMULATOR -o bin/simple_for_fpga.emu\n",
    "! bin/simple_for_fpga.emu"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__You should have seen output that looked like the below:__\n",
    "\n",
    "The calculation is finished. The sum is 5050.\n",
    "\n",
    "__It's always useful to see what happens when things don't go perfectly.__\n",
    "\n",
    "Go back to the code you just executed and introduce a syntax error (or a few). Then, click ▶ for the section of the notebook with the code, and ▶ for the section of the notebook to compile and execute the code with the FPGA emulator.\n",
    "\n",
    "__You can see how fast and easy emulating your code is!__\n",
    "\n",
    "That was fast, like the software compiles most software developers are used to! This fast compile and execution are why you stay at this stage until your code is functional. (ie - You're getting the correct answers from your code!)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "## Stage 2: Optimization Report Generation\n",
    "\n",
    "In this next section of the lab, you will compile the kernel using different command line options with dpcpp in order to create an optimization report. You will also be using the Jupyter Lab interface to browse and open a file, so that will be explained to you.\n",
    "\n",
    "Since the last part of the exercise told you to see what happens when you introduce syntax errors into the code, let's start fresh by writing the example code to a file again. Make the code section of the notebook below active and press ▶ to re-write the simple code example to a file."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%writefile lab/simple_for_fpga.cpp\n",
    "//==============================================================\n",
    "// Copyright © 2020 Intel Corporation\n",
    "//\n",
    "// SPDX-License-Identifier: MIT\n",
    "// =============================================================\n",
    "#include <CL/sycl.hpp>\n",
    "#include <CL/sycl/intel/fpga_extensions.hpp>\n",
    "using namespace sycl;\n",
    "class simple_sum;\n",
    "static const int N = 100;\n",
    "int main(){\n",
    "    \n",
    "  //# Create an array of 100 incrementing numbers\n",
    "  //# The sum should be 5050\n",
    "  int summands[100];\n",
    "  for (int i=0;i<100;i++) summands[i]=i+1;\n",
    "    \n",
    "  //# Create a variable to hold the sum\n",
    "  int sum = 0;\n",
    "    \n",
    "  //# A -D switch will define which device we choose\n",
    "  #if defined(FPGA_EMULATOR)\n",
    "    intel::fpga_emulator_selector device_selector;\n",
    "  #else\n",
    "    intel::fpga_selector device_selector;\n",
    "  #endif\n",
    "\n",
    "  //# Buffers are used to share data between the host and the FPGA\n",
    "  buffer<int, 1> buffer_summands(summands, 100);\n",
    "  buffer<int, 1> buffer_sum(&sum, 1);\n",
    "\n",
    "  //# define queue which has default device associated for offload\n",
    "  //# The queue is used by the host to kick off code on the FPGA\n",
    "  queue q(device_selector);\n",
    "    \n",
    "  //# Send the values to the FPGA or the FPGA emulator to calculate the sum\n",
    "  //# You can think of the handler as a proxy for everything behind the scenes\n",
    "  //#   that needs to happen between the host and the FPGA\n",
    "  q.submit([&](handler &h) {\n",
    "    //# The FPGA needs to have access to the buffers set up earlier\n",
    "    //# The access is defined in terms of the FPGA's access\n",
    "    auto acc_summands = buffer_summands.get_access<access::mode::read>(h);\n",
    "    auto acc_sum = buffer_sum.get_access<access::mode::write>(h);\n",
    "      \n",
    "    //# This the code that gets executed on the FPGA\n",
    "    //# This is often referred to as a kernel\n",
    "    //# If you wanted to make simple_sum a function, you could,\n",
    "    //#   and the FPGA Tutorials are written in this manner\n",
    "    h.single_task<class simple_sum>([=]() {\n",
    "      //# Kernel to add things up using FPGA or FPGA emulator\n",
    "      //# Code inside here becomes hardware\n",
    "      int kernel_sum = 0;\n",
    "      for (int i=0;i<100;i++) kernel_sum = kernel_sum + acc_summands[i];\n",
    "      acc_sum[0] = kernel_sum;\n",
    "    });\n",
    "  }).wait();\n",
    "\n",
    "  //# Print Output\n",
    "  std::cout << \"The calculation is finished. The sum is \";\n",
    "  std::cout << sum;\n",
    "  std::cout << \".\" << std::endl;\n",
    "\n",
    "  return 0;\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__Now, you are going to compile the code to generate an optimization report.__\n",
    "\n",
    "Recall from class, the commands to do this in two steps are shown below. (We are using the two-step method since there is a current issue showing the source code in the report with the one-step method.)\n",
    "\n",
    "<img src=\"Assets/report_command.png\">\n",
    "\n",
    "The command below also includes a -o switch so that the output file can be given an explicit name.\n",
    "\n",
    "__Make the code section below active and press ▶ to compile the code and generate an optimization report.__\n",
    "__This compilation make take 2 minutes.__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! dpcpp -fintelfpga lab/simple_for_fpga.cpp -c -o bin/simple_for_fpga.o\n",
    "! dpcpp -fintelfpga bin/simple_for_fpga.o -fsycl-link -Xshardware -o bin/simple_for_fpga.a\n",
    "! echo \"The compile is finished.\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__When you see \"The compile is finished.\" above, an optimization report file will have been generated for the code.__\n",
    "\n",
    "Now, let's examine that report file.\n",
    "\n",
    "Within the Jupyter Lab environment, you will see files to be browsed on the left side. Browse to the directory lab2/bin/simple_for_fpga.prj/reports/ (Double click on diretories to push down into them.)\n",
    "\n",
    "The left side of your screen should look similar to the screenshot below:\n",
    "\n",
    "<img src=\"Assets/browse_to_report.png\">\n",
    "\n",
    "__Double-click on report.html.__ The report will open up as another tab beside the notebook tab in Jupyter Lab, as shown below.\n",
    "\n",
    "__You will probably need to click on \"Trust HTML\" for the report to open fully.__\n",
    "\n",
    "<img src=\"Assets/report_initial_open.png\">\n",
    "\n",
    "__Once you have clicked on \"Trust HTML,\" it will look like the below screenshot.__\n",
    "\n",
    "<img src=\"Assets/trusted_report.png\">\n",
    "\n",
    "You've now learned how to use the first two stages of the FPGA development flow with oneAPI! You will spend most of your development time in these two stages. In the next sections of the lab, you will learn how to work with the built-in FPGA tutorials and example designs."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "## How to Use the Terminal within Jupyter Lab\n",
    "\n",
    "For the next lab session, you will be working within the terminal that is part of the Jupyter Lab. Working with the terminal when running Jupyter Lab on the DevCloud is like working within a terminal within a Linux development environment. Once it is open, the commands will be the same Linux commands you are used to.\n",
    "\n",
    "__In order to open a terminal within the Jupyter Lab environment, first click the \"+\" near the top left of the Jupyter Lab environment in your browser.__ The \"+\" you need to click has a red box drawn around it in the screenshot below.\n",
    "\n",
    "<img src=\"Assets/button_for_launcher.png\">\n",
    "\n",
    "Once you click the \"+\" a launcher tab will appear. __Click the terminal icon in the launcher, as shown below.__\n",
    "\n",
    "<img src=\"Assets/button_for_terminal.png\">\n",
    "\n",
    "__After that, a new tab will appear within the Jupyter Lab working area that is a terminal.__ You will be at a prompt. You will be placed in your home diretory to begin with. The terminal tab with the prompt is shown below.\n",
    "\n",
    "<img src=\"Assets/terminal_with_prompt.png\">\n",
    "\n",
    "The next section will give you instructions to execute within this terminal window. Note that you can highlight the command you are going to run, hit Ctrl-C to copy it, and hit Ctrl-V to paste it at the prompt if you would like."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "## Emulation and Optimization Report Generation with Included Tutorials\n",
    "\n",
    "The oneAPI Base Toolkit includes many tutorials and examples for learning more about writing optimized code for FPGAs. In this lab section, you will learn how to generate and compile those examples and tutorials.\n",
    "\n",
    "All of the examples and tutorials use the CMake build process. If you are familiar with CMake or Make build processes, the instructions in this section will be familiar to you.\n",
    "\n",
    "To begin, go to the terminal prompt that you opened in the last section of the lab.\n",
    "\n",
    "Browse to the working directory for the lab. If you placed the lab files within your home diretory and unzipped them, the command will be as shown below.\n",
    "\n",
    "~~~bash\n",
    "$ cd labs/lab2/\n",
    "~~~\n",
    "\n",
    "The command to access the FPGA tutorials built into the toolkit is shown below. Run this command at the prompt now.\n",
    "\n",
    "~~~bash\n",
    "$ oneapi-cli\n",
    "~~~\n",
    "\n",
    "After you type this command into the terminal, the terminal should look like the screenshot below.\n",
    "\n",
    "<img src=\"Assets/terminal_oneapi_cli.png\">\n",
    "\n",
    "Select __(1) Create a project__\n",
    "\n",
    "Then, select __(1) cpp__\n",
    "\n",
    "Your terminal screen should now look like the screenshot below.\n",
    "\n",
    "<img src=\"Assets/tutorial_choices.png\">\n",
    "\n",
    "As you can see, there are many choices for FPGA Tutorials and FPGA Example Designs. The Tutorials provide example code to help you learn more about individual topics. Most topics covered in the programming guide and the optimization guides are covered.\n",
    "\n",
    "Scroll down to __FPGA Tutorial: Loop Unroll__ and hit enter. In the field for Directory, type __tutorial__, as shown below.\n",
    "\n",
    "<img src=\"Assets/tutorial_gen.png\">\n",
    "\n",
    "Then, hit enter until you've pressed enter to __Create__ the project. Then, hit __Quit__.\n",
    "\n",
    "You should now be back at the terminal prompt.\n",
    "\n",
    "At the prompt, change your directory to go inside the generated tutorial.\n",
    "\n",
    "~~~bash\n",
    "$ cd tutorial/loop_unroll\n",
    "~~~\n",
    "\n",
    "Take a look at the generated files by typing ls at the prompt.\n",
    "\n",
    "~~~bash\n",
    "$ ls\n",
    "~~~\n",
    "\n",
    "View the file README.md if you would like, by either opening it within the terminal using __vi__, or by browsing to it and clicking on it using the built-in file browser at the left in Jupyter Lab.\n",
    "\n",
    "The next instructions are also found in the README.md file, if you would like to work from it instead. This lab will work through the \"Compile and run for emulation\" and \"Generate HTML optimization reports\" sections.\n",
    "\n",
    "First, create a build directory and prepare it for running the CMake build process by executing the following commands (these assume that you start from the tutorial/loop_unroll directory created when you generated the tutorial.\n",
    "\n",
    "~~~bash\n",
    "$ mkdir build\n",
    "$ cd build\n",
    "$ cmake ..\n",
    "~~~\n",
    "\n",
    "Then, build the tutorial for emulation and run the resulting emulation executable by typing the following commands:\n",
    "\n",
    "~~~bash\n",
    "$ make fpga_emu\n",
    "$ ./loop_unroll.fpga_emu\n",
    "~~~\n",
    "\n",
    "After running these commands, your terminal screen should look similar to the screenshot below. __Note that because the command is running as an emulated piece of code, the performance numbers do not reflect the FPGA performance. You would have to do the complete compile for the FPGA and run on the FPGA for those numbers.__\n",
    "\n",
    "<img src=\"Assets/tutorial_emu_output.png\">\n",
    "\n",
    "__Next, you will compile to generate an optimization report.__\n",
    "\n",
    "At the prompt, type the following command to generate an optimization report for the tutorial example.\n",
    "\n",
    "~~~bash\n",
    "$ make report\n",
    "~~~\n",
    "\n",
    "The output to your terminal should look like the screenshot below.\n",
    "\n",
    "<img src=\"Assets/tutorial_report_build.png\">\n",
    "\n",
    "Now, locate the report.html file in the file browser to the left in the Jupyter Lab interface. The location of the file will be in:\n",
    "~~~bash\n",
    "<directory_where_you_unzipped_to>/labs/lab2/tutorial/loop_unroll/build/loop_unroll_report.prj/reports/\n",
    "~~~\n",
    "\n",
    "Open the report.html file within Jupyter Lab by double-clicking. __Reminder: You may need to click \"Trust HTML\"__\n",
    "\n",
    "The report should look like the screenshot below.\n",
    "\n",
    "<img src=\"Assets/unroll_example_report.png\">\n",
    "\n",
    "As a reminder, since compiling to a full FPGA executable involves a very long compile time andIntel® oneAPI DPC++ FPGA Optimization Guide there are limited DevCloud nodes available for this, we will not do that step. There is a tutorial if you would like to try that after class.\n",
    "\n",
    "You are now finished with the lab.\n",
    "\n",
    "If you have extra time, you can do the following things:\n",
    "* Interact with your classmates if chatting by Discord is enabled for your class session.\n",
    "* Read the references below to learn more.\n",
    "* Generate more tutorial examples (that is an especially good thing to do if you are also reading the Intel® oneAPI DPC++ FPGA Optimization Guide).\n",
    "* Take a short rest before the next section of the class begins."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "## References to Learn More\n",
    "\n",
    "Please refer to the following resources to learn more. This is a great thing to do if you have extra time during the lab!\n",
    "\n",
    "#### FPGA Specific Documentation\n",
    "\n",
    "* [Website hub for using FPGAs with oneAPI](https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/fpga.html)\n",
    "* [Intel® oneAPI Programming Guide](https://software.intel.com/content/www/us/en/develop/download/intel-oneapi-programming-guide.html)\n",
    "* [Intel® oneAPI DPC++ FPGA Optimization Guide](https://software.intel.com/content/www/us/en/develop/download/oneapi-fpga-optimization-guide.html)\n",
    "* [FPGA Tutorials GitHub](https://github.com/intel/BaseKit-code-samples/tree/master/FPGATutorials)\n",
    "\n",
    "#### Intel® oneAPI Toolkit documentation\n",
    "* [Intel® oneAPI main page](https://software.intel.com/oneapi \"oneAPI main page\")\n",
    "* [Intel® oneAPI programming guide](https://software.intel.com/sites/default/files/oneAPIProgrammingGuide_3.pdf \"oneAPI programming guide\")\n",
    "* [Intel® DevCloud Signup](https://software.intel.com/en-us/devcloud/oneapi \"Intel DevCloud\")  Sign up here if you do not have an account.\n",
    "* [Intel® DevCloud Connect](https://devcloud.intel.com/datacenter/connect)  Login to the DevCloud here.\n",
    "* [Get Started with oneAPI for Linux*](https://software.intel.com/en-us/get-started-with-intel-oneapi-linux)\n",
    "* [Get Started with oneAPI for Windows*](https://software.intel.com/en-us/get-started-with-intel-oneapi-windows)\n",
    "* [Intel® oneAPI Code Samples](https://software.intel.com/en-us/articles/code-samples-for-intel-oneapibeta-toolkits)\n",
    "* [oneAPI Specification elements](https://www.oneapi.com/spec/)\n",
    "\n",
    "#### SYCL \n",
    "* [SYCL* Specification (for version 1.2.1)](https://www.khronos.org/registry/SYCL/specs/sycl-1.2.1.pdf)\n",
    "\n",
    "#### Modern C++\n",
    "* [CPPReference](https://en.cppreference.com/w/)\n",
    "* [CPlusPlus](http://www.cplusplus.com/)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3.7 (Intel® oneAPI)",
   "language": "python",
   "name": "c009-intel_distribution_of_python_3_oneapi-beta05-python"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.7"
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {
    "height": "525.6px",
    "left": "28px",
    "top": "137.8px",
    "width": "301.109px"
   },
   "toc_section_display": true,
   "toc_window_display": true
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
