15:48:11 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
15:48:11 INFO  : Registering command handlers for Vitis TCF services
15:48:13 INFO  : Platform repository initialization has completed.
15:48:14 INFO  : XSCT server has started successfully.
15:48:14 INFO  : Successfully done setting XSCT server connection channel  
15:48:14 INFO  : plnx-install-location is set to ''
15:48:14 INFO  : Successfully done setting workspace for the tool. 
15:48:14 INFO  : Successfully done query RDI_DATADIR 
15:49:37 INFO  : Result from executing command 'getProjects': mb_es_design_wrapper
15:49:37 INFO  : Result from executing command 'getPlatforms': 
15:49:37 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:49:37 INFO  : Platform 'mb_es_design_wrapper' is added to custom repositories.
15:49:47 INFO  : Platform 'mb_es_design_wrapper' is added to custom repositories.
15:52:18 INFO  : Example project xemacps_example_intr_dma_1 has been created successfully.
15:59:22 INFO  : Result from executing command 'getProjects': mb_es_design_wrapper
15:59:22 INFO  : Result from executing command 'getPlatforms': mb_es_design_wrapper|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/mb_es_design_wrapper.xpfm
15:59:25 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
16:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:22 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
16:00:22 INFO  : 'jtag frequency' command is executed.
16:00:22 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:00:22 INFO  : Context for 'APU' is selected.
16:00:23 INFO  : System reset is completed.
16:00:26 INFO  : 'after 3000' command is executed.
16:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
16:00:42 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
16:00:42 INFO  : Context for 'APU' is selected.
16:00:43 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa'.
16:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:43 INFO  : Context for 'APU' is selected.
16:00:43 INFO  : Boot mode is read from the target.
16:00:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:44 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:44 INFO  : 'set bp_0_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:00:45 INFO  : 'con -block -timeout 60' command is executed.
16:00:45 INFO  : 'bpremove $bp_0_44_fsbl_bp' command is executed.
16:00:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:46 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf
set bp_0_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:46 INFO  : 'con' command is executed.
16:00:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:00:46 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
16:53:10 INFO  : Hardware specification for platform project 'mb_es_design_wrapper' is updated.
16:53:19 INFO  : Result from executing command 'getProjects': mb_es_design_wrapper
16:53:19 INFO  : Result from executing command 'getPlatforms': mb_es_design_wrapper|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/mb_es_design_wrapper.xpfm
16:54:16 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
16:54:23 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:54:23 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
16:54:23 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
16:54:23 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
16:54:24 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
16:56:00 INFO  : Disconnected from the channel tcfchan#3.
16:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:02 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
16:56:02 INFO  : 'jtag frequency' command is executed.
16:56:02 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:56:02 INFO  : Context for 'APU' is selected.
16:56:02 INFO  : System reset is completed.
16:56:05 INFO  : 'after 3000' command is executed.
16:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
16:56:21 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
16:56:21 INFO  : Context for 'APU' is selected.
16:56:22 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa'.
16:56:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:22 INFO  : Context for 'APU' is selected.
16:56:22 INFO  : Boot mode is read from the target.
16:56:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:23 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:23 INFO  : 'set bp_56_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:56:24 INFO  : 'con -block -timeout 60' command is executed.
16:56:24 INFO  : 'bpremove $bp_56_23_fsbl_bp' command is executed.
16:56:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:24 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf
set bp_56_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:24 INFO  : 'con' command is executed.
16:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:56:24 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
16:56:54 INFO  : Disconnected from the channel tcfchan#6.
16:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:54 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
16:56:54 INFO  : 'jtag frequency' command is executed.
16:56:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:56:54 INFO  : Context for 'APU' is selected.
16:56:55 INFO  : System reset is completed.
16:56:58 INFO  : 'after 3000' command is executed.
16:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
16:57:13 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
16:57:13 INFO  : Context for 'APU' is selected.
16:57:13 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa'.
16:57:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:13 INFO  : Context for 'APU' is selected.
16:57:13 INFO  : Boot mode is read from the target.
16:57:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:14 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:14 INFO  : 'set bp_57_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:57:15 INFO  : 'con -block -timeout 60' command is executed.
16:57:15 INFO  : 'bpremove $bp_57_14_fsbl_bp' command is executed.
16:57:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:16 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf
set bp_57_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:16 INFO  : 'con' command is executed.
16:57:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:57:16 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
18:24:06 INFO  : Hardware specification for platform project 'mb_es_design_wrapper' is updated.
18:24:17 INFO  : Result from executing command 'getProjects': mb_es_design_wrapper
18:24:17 INFO  : Result from executing command 'getPlatforms': mb_es_design_wrapper|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/mb_es_design_wrapper.xpfm
18:25:19 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
18:25:26 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:25:26 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
18:25:26 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
18:25:26 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
18:25:27 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
18:26:09 INFO  : Disconnected from the channel tcfchan#7.
18:26:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:11 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
18:26:11 INFO  : 'jtag frequency' command is executed.
18:26:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:26:11 INFO  : Context for 'APU' is selected.
18:26:11 INFO  : System reset is completed.
18:26:14 INFO  : 'after 3000' command is executed.
18:26:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
18:26:29 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
18:26:29 INFO  : Context for 'APU' is selected.
18:26:31 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa'.
18:26:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:31 INFO  : Context for 'APU' is selected.
18:26:31 INFO  : Boot mode is read from the target.
18:26:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:26:32 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:26:32 INFO  : 'set bp_26_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:26:33 INFO  : 'con -block -timeout 60' command is executed.
18:26:33 INFO  : 'bpremove $bp_26_32_fsbl_bp' command is executed.
18:26:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:26:33 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf
set bp_26_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:33 INFO  : 'con' command is executed.
18:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:26:33 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
19:09:54 INFO  : Disconnected from the channel tcfchan#10.
11:04:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
11:04:47 INFO  : XSCT server has started successfully.
11:04:47 INFO  : Successfully done setting XSCT server connection channel  
11:04:47 INFO  : plnx-install-location is set to ''
11:04:47 INFO  : Successfully done setting workspace for the tool. 
11:04:48 INFO  : Registering command handlers for Vitis TCF services
11:04:48 INFO  : Platform repository initialization has completed.
11:04:49 INFO  : Successfully done query RDI_DATADIR 
11:05:49 INFO  : Hardware specification for platform project 'mb_es_design_wrapper' is updated.
11:06:22 INFO  : Result from executing command 'getProjects': mb_es_design_wrapper
11:06:22 INFO  : Result from executing command 'getPlatforms': mb_es_design_wrapper|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/mb_es_design_wrapper.xpfm
11:06:56 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
11:07:04 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:07:04 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
11:07:04 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
11:07:04 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
11:07:05 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
11:16:26 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
11:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:49 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
11:17:49 INFO  : 'jtag frequency' command is executed.
11:17:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:17:50 INFO  : Context for 'APU' is selected.
11:17:50 INFO  : System reset is completed.
11:17:53 INFO  : 'after 3000' command is executed.
11:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
11:18:09 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
11:18:09 INFO  : Context for 'APU' is selected.
11:18:10 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa'.
11:18:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:10 INFO  : Context for 'APU' is selected.
11:18:10 INFO  : Boot mode is read from the target.
11:18:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:18:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:18:11 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:18:11 INFO  : 'set bp_18_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:18:12 INFO  : 'con -block -timeout 60' command is executed.
11:18:12 INFO  : 'bpremove $bp_18_11_fsbl_bp' command is executed.
11:18:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:18:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:18:13 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:18:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf
set bp_18_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:18:13 INFO  : 'con' command is executed.
11:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:18:13 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
15:18:40 INFO  : Hardware specification for platform project 'mb_es_design_wrapper' is updated.
15:18:47 INFO  : Result from executing command 'getProjects': mb_es_design_wrapper
15:18:47 INFO  : Result from executing command 'getPlatforms': mb_es_design_wrapper|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/mb_es_design_wrapper.xpfm
15:19:13 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
15:19:21 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:19:21 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
15:19:21 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
15:19:21 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
15:19:22 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
15:19:45 INFO  : Disconnected from the channel tcfchan#4.
15:19:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:47 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
15:19:47 INFO  : 'jtag frequency' command is executed.
15:19:47 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:19:47 INFO  : Context for 'APU' is selected.
15:19:48 INFO  : System reset is completed.
15:19:51 INFO  : 'after 3000' command is executed.
15:19:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
15:20:06 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
15:20:06 INFO  : Context for 'APU' is selected.
15:20:07 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa'.
15:20:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:07 INFO  : Context for 'APU' is selected.
15:20:07 INFO  : Boot mode is read from the target.
15:20:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:20:08 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:20:08 INFO  : 'set bp_20_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:20:09 INFO  : 'con -block -timeout 60' command is executed.
15:20:09 INFO  : 'bpremove $bp_20_8_fsbl_bp' command is executed.
15:20:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:20:10 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
15:20:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/mb_es_design_wrapper/export/mb_es_design_wrapper/sw/mb_es_design_wrapper/boot/fsbl.elf
set bp_20_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:10 INFO  : 'con' command is executed.
15:20:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:20:10 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
16:22:58 INFO  : Disconnected from the channel tcfchan#7.
16:34:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
16:34:20 INFO  : XSCT server has started successfully.
16:34:21 INFO  : plnx-install-location is set to ''
16:34:21 INFO  : Successfully done setting XSCT server connection channel  
16:34:21 INFO  : Successfully done setting workspace for the tool. 
16:34:21 INFO  : Platform repository initialization has completed.
16:34:21 INFO  : Registering command handlers for Vitis TCF services
16:34:22 INFO  : Successfully done query RDI_DATADIR 
10:52:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
10:52:57 INFO  : XSCT server has started successfully.
10:52:57 INFO  : plnx-install-location is set to ''
10:52:57 INFO  : Successfully done setting XSCT server connection channel  
10:52:57 INFO  : Successfully done setting workspace for the tool. 
10:52:59 INFO  : Registering command handlers for Vitis TCF services
10:52:59 INFO  : Successfully done query RDI_DATADIR 
10:52:59 INFO  : Platform repository initialization has completed.
11:27:48 INFO  : Hardware specification for platform project 'mb_es_design_wrapper' is updated.
11:51:01 INFO  : Result from executing command 'getProjects': sdnet_platform
11:51:01 INFO  : Result from executing command 'getPlatforms': 
11:51:46 INFO  : Result from executing command 'getProjects': sdnet_platform
11:51:46 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
11:52:37 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
11:52:37 ERROR : Failed to get platform details for the project 'xemacps_example_intr_dma_1'. Cannot sync application flags.
11:55:24 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
11:55:24 ERROR : Failed to get platform details for the project 'xemacps_example_intr_dma_1'. Cannot sync application flags.
11:55:52 INFO  : The hardware specfication used by project 'Sw_sdnet_3' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:56:00 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/Sw_sdnet_3/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
11:56:00 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/Sw_sdnet_3/_ide/bitstream' in project 'Sw_sdnet_3'.
11:56:00 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/Sw_sdnet_3/_ide/psinit/psu_init.tcl' stored in project is removed.
11:56:01 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/Sw_sdnet_3/_ide/psinit' in project 'Sw_sdnet_3'.
11:56:20 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
11:56:20 ERROR : Failed to get platform details for the project 'xemacps_example_intr_dma_1'. Cannot sync application flags.
11:56:49 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:56:49 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
11:56:49 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
11:56:49 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
11:56:50 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
11:57:02 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
11:57:02 ERROR : Failed to get platform details for the project 'xemacps_example_intr_dma_1'. Cannot sync application flags.
11:58:29 INFO  : Result from executing command 'getProjects': sdnet_platform
11:58:29 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
11:58:32 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
11:58:32 ERROR : Failed to get platform details for the project 'xemacps_example_intr_dma_1'. Cannot sync application flags.
11:59:19 ERROR : Cannot find domain 'standalone_psu_cortexa53_0' in platform 'sdnet_platform'.
11:59:25 ERROR : Cannot find domain 'standalone_psu_cortexa53_0' in platform 'sdnet_platform'.
12:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:18 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
12:00:18 ERROR : Failed to get platform details for the project 'xemacps_example_intr_dma_1'. Cannot sync application flags.
12:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:00:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:00:36 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
12:00:36 ERROR : Failed to get platform details for the project 'xemacps_example_intr_dma_1'. Cannot sync application flags.
12:01:55 INFO  : Hardware specification for platform project 'sdnet_platform' is updated.
12:02:10 INFO  : Result from executing command 'getProjects': sdnet_platform
12:02:10 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
12:03:02 INFO  : Example project xemacps_example_intr_dma_2 has been created successfully.
13:49:55 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
14:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:10 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
14:24:10 INFO  : 'jtag frequency' command is executed.
14:24:10 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:24:10 INFO  : Context for 'APU' is selected.
14:24:11 INFO  : System reset is completed.
14:24:14 INFO  : 'after 3000' command is executed.
14:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
14:24:30 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
14:24:30 INFO  : Context for 'APU' is selected.
14:24:31 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
14:24:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:31 INFO  : Context for 'APU' is selected.
14:24:31 INFO  : Boot mode is read from the target.
14:24:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:24:32 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:24:32 INFO  : 'set bp_24_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:24:33 INFO  : 'con -block -timeout 60' command is executed.
14:24:33 INFO  : 'bpremove $bp_24_32_fsbl_bp' command is executed.
14:24:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:24:33 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:24:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_24_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:34 INFO  : 'con' command is executed.
14:24:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:24:34 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
14:39:05 INFO  : Disconnected from the channel tcfchan#9.
14:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:05 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
14:39:05 INFO  : 'jtag frequency' command is executed.
14:39:05 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:39:05 INFO  : Context for 'APU' is selected.
14:39:06 INFO  : System reset is completed.
14:39:09 INFO  : 'after 3000' command is executed.
14:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
14:39:24 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
14:39:24 INFO  : Context for 'APU' is selected.
14:39:24 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
14:39:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:24 INFO  : Context for 'APU' is selected.
14:39:24 INFO  : Boot mode is read from the target.
14:39:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:39:25 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:39:25 INFO  : 'set bp_39_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:39:26 INFO  : 'con -block -timeout 60' command is executed.
14:39:26 INFO  : 'bpremove $bp_39_25_fsbl_bp' command is executed.
14:39:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:39:27 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:39:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_39_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:27 INFO  : 'con' command is executed.
14:39:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:39:27 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
16:36:26 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
16:36:26 ERROR : Failed to get platform details for the project 'xemacps_example_intr_dma_1'. Cannot sync application flags.
16:36:42 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
16:37:37 INFO  : Disconnected from the channel tcfchan#14.
16:37:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:38 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
16:37:38 INFO  : 'jtag frequency' command is executed.
16:37:38 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:37:38 INFO  : Context for 'APU' is selected.
16:37:38 INFO  : System reset is completed.
16:37:41 INFO  : 'after 3000' command is executed.
16:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
16:37:57 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
16:37:57 INFO  : Context for 'APU' is selected.
16:37:57 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
16:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:57 INFO  : Context for 'APU' is selected.
16:37:57 INFO  : Boot mode is read from the target.
16:37:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:37:58 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:37:58 INFO  : 'set bp_37_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:37:59 INFO  : 'con -block -timeout 60' command is executed.
16:37:59 INFO  : 'bpremove $bp_37_58_fsbl_bp' command is executed.
16:37:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:37:59 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
16:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_37_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:59 INFO  : 'con' command is executed.
16:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:37:59 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
17:00:59 INFO  : Disconnected from the channel tcfchan#17.
11:21:48 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
11:21:50 INFO  : XSCT server has started successfully.
11:21:50 INFO  : Successfully done setting XSCT server connection channel  
11:21:50 INFO  : plnx-install-location is set to ''
11:21:50 INFO  : Successfully done setting workspace for the tool. 
11:21:51 INFO  : Registering command handlers for Vitis TCF services
11:21:52 INFO  : Successfully done query RDI_DATADIR 
11:21:52 INFO  : Platform repository initialization has completed.
11:22:31 INFO  : Hardware specification for platform project 'sdnet_platform' is updated.
11:22:41 INFO  : Result from executing command 'getProjects': sdnet_platform
11:22:41 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
12:37:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
12:37:15 INFO  : XSCT server has started successfully.
12:37:15 INFO  : Successfully done setting XSCT server connection channel  
12:37:15 INFO  : plnx-install-location is set to ''
12:37:15 INFO  : Successfully done setting workspace for the tool. 
12:37:17 INFO  : Platform repository initialization has completed.
12:37:17 INFO  : Successfully done query RDI_DATADIR 
12:37:18 INFO  : Registering command handlers for Vitis TCF services
12:45:55 INFO  : Hardware specification for platform project 'sdnet_platform' is updated.
12:46:18 INFO  : Result from executing command 'getProjects': sdnet_platform
12:46:18 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
12:46:43 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
12:46:52 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_2' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:46:52 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
12:46:52 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream' in project 'xemacps_example_intr_dma_2'.
12:46:52 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit/psu_init.tcl' stored in project is removed.
12:46:52 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit' in project 'xemacps_example_intr_dma_2'.
12:48:11 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
12:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:32 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
12:48:32 INFO  : 'jtag frequency' command is executed.
12:48:32 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:48:32 INFO  : Context for 'APU' is selected.
12:48:32 INFO  : System reset is completed.
12:48:36 INFO  : 'after 3000' command is executed.
12:48:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
12:48:51 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
12:48:51 INFO  : Context for 'APU' is selected.
12:48:52 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
12:48:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:52 INFO  : Context for 'APU' is selected.
12:48:52 INFO  : Boot mode is read from the target.
12:48:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:48:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:48:53 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:48:53 INFO  : 'set bp_48_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:48:54 INFO  : 'con -block -timeout 60' command is executed.
12:48:54 INFO  : 'bpremove $bp_48_53_fsbl_bp' command is executed.
12:48:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:48:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:48:55 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
12:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_48_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:48:55 INFO  : 'con' command is executed.
12:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:48:55 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
14:43:29 INFO  : Hardware specification for platform project 'sdnet_platform' is updated.
14:45:01 INFO  : Result from executing command 'getProjects': sdnet_platform
14:45:01 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
14:45:14 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
14:45:23 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_2' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:45:23 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
14:45:23 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream' in project 'xemacps_example_intr_dma_2'.
14:45:23 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit/psu_init.tcl' stored in project is removed.
14:45:23 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit' in project 'xemacps_example_intr_dma_2'.
14:45:50 INFO  : Disconnected from the channel tcfchan#4.
14:45:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:52 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
14:45:52 INFO  : 'jtag frequency' command is executed.
14:45:52 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:45:52 INFO  : Context for 'APU' is selected.
14:45:53 INFO  : System reset is completed.
14:45:56 INFO  : 'after 3000' command is executed.
14:45:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
14:46:11 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
14:46:11 INFO  : Context for 'APU' is selected.
14:46:12 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
14:46:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:12 INFO  : Context for 'APU' is selected.
14:46:12 INFO  : Boot mode is read from the target.
14:46:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:46:13 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:46:13 INFO  : 'set bp_46_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:46:14 INFO  : 'con -block -timeout 60' command is executed.
14:46:14 INFO  : 'bpremove $bp_46_13_fsbl_bp' command is executed.
14:46:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:46:15 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_46_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:15 INFO  : 'con' command is executed.
14:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:46:15 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
17:15:59 INFO  : Hardware specification for platform project 'sdnet_platform' is updated.
17:16:14 INFO  : Result from executing command 'getProjects': sdnet_platform
17:16:14 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
17:16:46 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
17:16:55 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_2' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:16:55 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
17:16:55 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream' in project 'xemacps_example_intr_dma_2'.
17:16:55 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit/psu_init.tcl' stored in project is removed.
17:16:55 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit' in project 'xemacps_example_intr_dma_2'.
17:19:01 INFO  : Disconnected from the channel tcfchan#7.
17:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:02 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
17:19:02 INFO  : 'jtag frequency' command is executed.
17:19:02 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:19:02 INFO  : Context for 'APU' is selected.
17:19:03 INFO  : System reset is completed.
17:19:06 INFO  : 'after 3000' command is executed.
17:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
17:19:21 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
17:19:21 INFO  : Context for 'APU' is selected.
17:19:23 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
17:19:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:23 INFO  : Context for 'APU' is selected.
17:19:23 INFO  : Boot mode is read from the target.
17:19:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:19:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:19:24 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:19:24 INFO  : 'set bp_19_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:19:25 INFO  : 'con -block -timeout 60' command is executed.
17:19:25 INFO  : 'bpremove $bp_19_24_fsbl_bp' command is executed.
17:19:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:19:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:19:25 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
17:19:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_19_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:19:25 INFO  : 'con' command is executed.
17:19:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:19:25 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
18:07:29 INFO  : Hardware specification for platform project 'sdnet_platform' is updated.
18:08:33 INFO  : Result from executing command 'getProjects': sdnet_platform
18:08:33 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
18:11:23 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
18:11:31 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_2' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:11:31 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
18:11:31 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream' in project 'xemacps_example_intr_dma_2'.
18:11:31 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit/psu_init.tcl' stored in project is removed.
18:11:32 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit' in project 'xemacps_example_intr_dma_2'.
18:13:18 INFO  : Disconnected from the channel tcfchan#10.
18:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:20 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
18:13:20 INFO  : 'jtag frequency' command is executed.
18:13:20 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:13:20 INFO  : Context for 'APU' is selected.
18:13:20 INFO  : System reset is completed.
18:13:23 INFO  : 'after 3000' command is executed.
18:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
18:13:38 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
18:13:38 INFO  : Context for 'APU' is selected.
18:13:40 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
18:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:40 INFO  : Context for 'APU' is selected.
18:13:40 INFO  : Boot mode is read from the target.
18:13:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:13:41 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:13:41 INFO  : 'set bp_13_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:13:42 INFO  : 'con -block -timeout 60' command is executed.
18:13:42 INFO  : 'bpremove $bp_13_41_fsbl_bp' command is executed.
18:13:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:13:42 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
18:13:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_13_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:42 INFO  : 'con' command is executed.
18:13:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:13:42 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
18:57:59 INFO  : Hardware specification for platform project 'sdnet_platform' is updated.
19:01:31 INFO  : Result from executing command 'getProjects': sdnet_platform
19:01:31 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
19:02:25 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
19:02:33 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_2' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:02:33 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
19:02:33 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream' in project 'xemacps_example_intr_dma_2'.
19:02:33 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit/psu_init.tcl' stored in project is removed.
19:02:34 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit' in project 'xemacps_example_intr_dma_2'.
19:03:30 INFO  : Disconnected from the channel tcfchan#13.
19:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:32 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
19:03:32 INFO  : 'jtag frequency' command is executed.
19:03:32 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:03:32 INFO  : Context for 'APU' is selected.
19:03:33 INFO  : System reset is completed.
19:03:36 INFO  : 'after 3000' command is executed.
19:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
19:03:51 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
19:03:51 INFO  : Context for 'APU' is selected.
19:03:52 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
19:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:53 INFO  : Context for 'APU' is selected.
19:03:53 INFO  : Boot mode is read from the target.
19:03:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:03:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:03:53 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:03:53 INFO  : 'set bp_3_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:03:54 INFO  : 'con -block -timeout 60' command is executed.
19:03:54 INFO  : 'bpremove $bp_3_53_fsbl_bp' command is executed.
19:03:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:03:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:03:55 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
19:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_3_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:03:55 INFO  : 'con' command is executed.
19:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:03:55 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
20:37:27 INFO  : Disconnected from the channel tcfchan#16.
11:14:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
11:14:02 INFO  : XSCT server has started successfully.
11:14:02 INFO  : Successfully done setting XSCT server connection channel  
11:14:02 INFO  : plnx-install-location is set to ''
11:14:02 INFO  : Successfully done setting workspace for the tool. 
11:14:03 INFO  : Registering command handlers for Vitis TCF services
11:14:03 INFO  : Platform repository initialization has completed.
11:14:03 INFO  : Successfully done query RDI_DATADIR 
11:16:09 INFO  : Hardware specification for platform project 'sdnet_platform' is updated.
11:16:20 INFO  : Result from executing command 'getProjects': sdnet_platform
11:16:20 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
11:16:40 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
11:16:48 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_2' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:16:48 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
11:16:48 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream' in project 'xemacps_example_intr_dma_2'.
11:16:48 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit/psu_init.tcl' stored in project is removed.
11:16:48 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit' in project 'xemacps_example_intr_dma_2'.
11:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:39 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
11:17:39 INFO  : 'jtag frequency' command is executed.
11:17:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:17:39 INFO  : Context for 'APU' is selected.
11:17:40 INFO  : System reset is completed.
11:17:44 INFO  : 'after 3000' command is executed.
11:17:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
11:17:59 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
11:17:59 INFO  : Context for 'APU' is selected.
11:18:00 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
11:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:00 INFO  : Context for 'APU' is selected.
11:18:00 INFO  : Boot mode is read from the target.
11:18:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:18:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:18:01 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:18:01 INFO  : 'set bp_18_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:18:02 INFO  : 'con -block -timeout 60' command is executed.
11:18:02 INFO  : 'bpremove $bp_18_1_fsbl_bp' command is executed.
11:18:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:18:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:18:03 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
11:18:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_18_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:18:03 INFO  : 'con' command is executed.
11:18:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:18:03 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
15:19:02 INFO  : Disconnected from the channel tcfchan#3.
15:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:02 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
15:19:02 INFO  : 'jtag frequency' command is executed.
15:19:02 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:19:03 INFO  : Context for 'APU' is selected.
15:19:03 INFO  : System reset is completed.
15:19:06 INFO  : 'after 3000' command is executed.
15:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
15:19:22 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
15:19:22 INFO  : Context for 'APU' is selected.
15:19:22 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
15:19:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:22 INFO  : Context for 'APU' is selected.
15:19:22 INFO  : Boot mode is read from the target.
15:19:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:23 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:23 INFO  : 'set bp_19_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:19:24 INFO  : 'con -block -timeout 60' command is executed.
15:19:24 INFO  : 'bpremove $bp_19_23_fsbl_bp' command is executed.
15:19:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:24 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_19_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:24 INFO  : 'con' command is executed.
15:19:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:19:24 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
16:11:56 INFO  : Hardware specification for platform project 'sdnet_platform' is updated.
16:12:06 INFO  : Result from executing command 'getProjects': sdnet_platform
16:12:06 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
16:12:30 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
16:12:39 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_2' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:12:39 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
16:12:39 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream' in project 'xemacps_example_intr_dma_2'.
16:12:39 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit/psu_init.tcl' stored in project is removed.
16:12:39 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit' in project 'xemacps_example_intr_dma_2'.
16:13:06 INFO  : Disconnected from the channel tcfchan#4.
16:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:07 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
16:13:07 INFO  : 'jtag frequency' command is executed.
16:13:07 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:13:07 INFO  : Context for 'APU' is selected.
16:13:08 INFO  : System reset is completed.
16:13:11 INFO  : 'after 3000' command is executed.
16:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
16:13:26 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
16:13:26 INFO  : Context for 'APU' is selected.
16:13:28 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
16:13:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:28 INFO  : Context for 'APU' is selected.
16:13:28 INFO  : Boot mode is read from the target.
16:13:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:29 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:29 INFO  : 'set bp_13_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:13:30 INFO  : 'con -block -timeout 60' command is executed.
16:13:30 INFO  : 'bpremove $bp_13_29_fsbl_bp' command is executed.
16:13:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:30 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_13_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:30 INFO  : 'con' command is executed.
16:13:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:13:30 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
17:24:05 INFO  : Hardware specification for platform project 'sdnet_platform' is updated.
17:24:21 INFO  : Result from executing command 'getProjects': sdnet_platform
17:24:21 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
17:24:42 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
17:24:49 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_2' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:24:49 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
17:24:50 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream' in project 'xemacps_example_intr_dma_2'.
17:24:50 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit/psu_init.tcl' stored in project is removed.
17:24:50 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/psinit' in project 'xemacps_example_intr_dma_2'.
17:25:12 INFO  : Disconnected from the channel tcfchan#7.
17:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:13 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
17:25:13 INFO  : 'jtag frequency' command is executed.
17:25:13 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:25:13 INFO  : Context for 'APU' is selected.
17:25:14 INFO  : System reset is completed.
17:25:17 INFO  : 'after 3000' command is executed.
17:25:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
17:25:32 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
17:25:33 INFO  : Context for 'APU' is selected.
17:25:34 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa'.
17:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:34 INFO  : Context for 'APU' is selected.
17:25:34 INFO  : Boot mode is read from the target.
17:25:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:25:35 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:25:35 INFO  : 'set bp_25_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:25:36 INFO  : 'con -block -timeout 60' command is executed.
17:25:36 INFO  : 'bpremove $bp_25_35_fsbl_bp' command is executed.
17:25:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:25:36 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
17:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sw/sdnet_platform/boot/fsbl.elf
set bp_25_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:37 INFO  : 'con' command is executed.
17:25:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:25:37 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
17:45:07 INFO  : Hardware specification for platform project 'sdnet_platform' is updated.
17:46:46 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
17:46:46 ERROR : Failed to openhw "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:46:46 ERROR : Failed to update application flags from BSP for 'xemacps_example_intr_dma_2'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
17:46:48 ERROR : Failed to compute checksum of hardware specification file used by project 'xemacps_example_intr_dma_2'
17:46:48 ERROR : Failed to openhw "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:46:48 ERROR : Failed to openhw "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:46:48 ERROR : Failed to openhw "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/hw/mb_es_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:50:16 INFO  : Result from executing command 'getProjects': sdnet_platform;sdnet_platform_2
17:50:16 INFO  : Result from executing command 'getPlatforms': sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform/export/sdnet_platform/sdnet_platform.xpfm
17:51:02 INFO  : Example project xemacps_example_intr_dma_1 has been created successfully.
17:52:17 INFO  : Result from executing command 'getProjects': sdnet_platform;sdnet_platform_2
17:52:17 INFO  : Result from executing command 'getPlatforms': sdnet_platform_2|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sdnet_platform_2.xpfm
17:52:43 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
17:52:43 ERROR : Failed to get platform details for the project 'xemacps_example_intr_dma_2'. Cannot sync application flags.
17:54:26 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
17:54:58 INFO  : Disconnected from the channel tcfchan#10.
17:55:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:00 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
17:55:00 INFO  : 'jtag frequency' command is executed.
17:55:00 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:55:00 INFO  : Context for 'APU' is selected.
17:55:01 INFO  : System reset is completed.
17:55:04 INFO  : 'after 3000' command is executed.
17:55:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
17:55:19 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
17:55:19 INFO  : Context for 'APU' is selected.
17:55:21 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
17:55:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:21 INFO  : Context for 'APU' is selected.
17:55:21 INFO  : Boot mode is read from the target.
17:55:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:55:22 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:55:22 INFO  : 'set bp_55_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:55:23 INFO  : 'con -block -timeout 60' command is executed.
17:55:23 INFO  : 'bpremove $bp_55_22_fsbl_bp' command is executed.
17:55:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:55:23 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:55:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_55_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:23 INFO  : 'con' command is executed.
17:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:55:23 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
18:04:10 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
18:05:53 INFO  : Disconnected from the channel tcfchan#19.
18:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:53 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
18:05:53 INFO  : 'jtag frequency' command is executed.
18:05:53 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:05:53 INFO  : Context for 'APU' is selected.
18:05:54 INFO  : System reset is completed.
18:05:57 INFO  : 'after 3000' command is executed.
18:05:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
18:06:12 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
18:06:12 INFO  : Context for 'APU' is selected.
18:06:13 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
18:06:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:13 INFO  : Context for 'APU' is selected.
18:06:13 INFO  : Boot mode is read from the target.
18:06:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:06:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:06:13 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:06:14 INFO  : 'set bp_6_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:06:15 INFO  : 'con -block -timeout 60' command is executed.
18:06:15 INFO  : 'bpremove $bp_6_13_fsbl_bp' command is executed.
18:06:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:06:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:06:15 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:06:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_6_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:06:15 INFO  : 'con' command is executed.
18:06:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:06:15 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
19:51:24 INFO  : Hardware specification for platform project 'sdnet_platform_2' is updated.
19:52:00 INFO  : Result from executing command 'getProjects': sdnet_platform_2
19:52:00 INFO  : Result from executing command 'getPlatforms': sdnet_platform_2|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sdnet_platform_2.xpfm
19:52:48 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
19:52:56 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:52:56 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
19:52:56 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
19:52:56 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
19:52:56 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
19:54:35 INFO  : Disconnected from the channel tcfchan#21.
19:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:37 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
19:54:37 INFO  : 'jtag frequency' command is executed.
19:54:37 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:54:37 INFO  : Context for 'APU' is selected.
19:54:38 INFO  : System reset is completed.
19:54:41 INFO  : 'after 3000' command is executed.
19:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
19:54:56 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
19:54:56 INFO  : Context for 'APU' is selected.
19:54:57 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
19:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:57 INFO  : Context for 'APU' is selected.
19:54:57 INFO  : Boot mode is read from the target.
19:54:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:54:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:54:58 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:54:58 INFO  : 'set bp_54_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:54:59 INFO  : 'con -block -timeout 60' command is executed.
19:54:59 INFO  : 'bpremove $bp_54_58_fsbl_bp' command is executed.
19:54:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:54:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:55:00 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:55:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_54_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:55:00 INFO  : 'con' command is executed.
19:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:55:00 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
20:30:37 INFO  : Hardware specification for platform project 'sdnet_platform_2' is updated.
20:31:02 INFO  : Result from executing command 'getProjects': sdnet_platform_2
20:31:02 INFO  : Result from executing command 'getPlatforms': sdnet_platform_2|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sdnet_platform_2.xpfm
20:32:02 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
20:32:11 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:32:11 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
20:32:11 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
20:32:11 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
20:32:11 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
20:32:30 INFO  : Disconnected from the channel tcfchan#24.
20:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:31 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
20:32:31 INFO  : 'jtag frequency' command is executed.
20:32:31 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:32:31 INFO  : Context for 'APU' is selected.
20:32:32 INFO  : System reset is completed.
20:32:35 INFO  : 'after 3000' command is executed.
20:32:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
20:32:50 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
20:32:50 INFO  : Context for 'APU' is selected.
20:32:52 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
20:32:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:52 INFO  : Context for 'APU' is selected.
20:32:52 INFO  : Boot mode is read from the target.
20:32:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:32:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:32:52 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:32:52 INFO  : 'set bp_32_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:32:53 INFO  : 'con -block -timeout 60' command is executed.
20:32:53 INFO  : 'bpremove $bp_32_52_fsbl_bp' command is executed.
20:32:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:32:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:32:54 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
20:32:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_32_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:32:54 INFO  : 'con' command is executed.
20:32:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:32:54 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
20:50:07 INFO  : Hardware specification for platform project 'sdnet_platform_2' is updated.
20:50:27 INFO  : Result from executing command 'getProjects': sdnet_platform_2
20:50:27 INFO  : Result from executing command 'getPlatforms': sdnet_platform_2|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sdnet_platform_2.xpfm
20:51:12 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
20:51:20 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:51:20 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
20:51:20 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
20:51:20 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
20:51:20 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
20:52:22 INFO  : Disconnected from the channel tcfchan#27.
20:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:24 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
20:52:24 INFO  : 'jtag frequency' command is executed.
20:52:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:52:24 INFO  : Context for 'APU' is selected.
20:52:24 INFO  : System reset is completed.
20:52:27 INFO  : 'after 3000' command is executed.
20:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
20:52:43 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
20:52:43 INFO  : Context for 'APU' is selected.
20:52:44 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
20:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:44 INFO  : Context for 'APU' is selected.
20:52:44 INFO  : Boot mode is read from the target.
20:52:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:45 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:45 INFO  : 'set bp_52_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:52:46 INFO  : 'con -block -timeout 60' command is executed.
20:52:46 INFO  : 'bpremove $bp_52_45_fsbl_bp' command is executed.
20:52:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:46 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_52_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:46 INFO  : 'con' command is executed.
20:52:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:52:46 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
21:12:18 INFO  : Disconnected from the channel tcfchan#30.
10:50:49 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
10:50:52 INFO  : XSCT server has started successfully.
10:50:52 INFO  : Successfully done setting XSCT server connection channel  
10:50:52 INFO  : Successfully done setting workspace for the tool. 
10:50:52 INFO  : plnx-install-location is set to ''
10:50:52 INFO  : Successfully done query RDI_DATADIR 
10:50:53 INFO  : Platform repository initialization has completed.
10:50:53 INFO  : Registering command handlers for Vitis TCF services
11:06:43 INFO  : Hardware specification for platform project 'sdnet_platform_2' is updated.
11:07:33 INFO  : Result from executing command 'getProjects': sdnet_platform_2
11:07:33 INFO  : Result from executing command 'getPlatforms': sdnet_platform_2|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sdnet_platform_2.xpfm
11:08:21 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
11:08:29 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:08:29 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
11:08:29 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
11:08:29 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
11:08:30 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
11:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:56 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
11:09:56 INFO  : 'jtag frequency' command is executed.
11:09:56 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:09:56 INFO  : Context for 'APU' is selected.
11:09:57 INFO  : System reset is completed.
11:10:00 INFO  : 'after 3000' command is executed.
11:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
11:10:15 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
11:10:15 INFO  : Context for 'APU' is selected.
11:10:17 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
11:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:17 INFO  : Context for 'APU' is selected.
11:10:17 INFO  : Boot mode is read from the target.
11:10:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:10:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:10:17 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:10:18 INFO  : 'set bp_10_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:10:19 INFO  : 'con -block -timeout 60' command is executed.
11:10:19 INFO  : 'bpremove $bp_10_17_fsbl_bp' command is executed.
11:10:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:10:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:10:19 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_10_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:10:19 INFO  : 'con' command is executed.
11:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:10:19 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
11:36:58 INFO  : Hardware specification for platform project 'sdnet_platform_2' is updated.
11:37:38 INFO  : Result from executing command 'getProjects': sdnet_platform_2
11:37:38 INFO  : Result from executing command 'getPlatforms': sdnet_platform_2|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sdnet_platform_2.xpfm
11:37:46 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
11:37:55 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:37:55 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
11:37:55 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
11:37:55 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
11:37:55 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
11:38:37 INFO  : Disconnected from the channel tcfchan#3.
11:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:39 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
11:38:39 INFO  : 'jtag frequency' command is executed.
11:38:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:38:39 INFO  : Context for 'APU' is selected.
11:38:39 INFO  : System reset is completed.
11:38:42 INFO  : 'after 3000' command is executed.
11:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
11:38:57 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
11:38:58 INFO  : Context for 'APU' is selected.
11:38:59 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
11:38:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:59 INFO  : Context for 'APU' is selected.
11:38:59 INFO  : Boot mode is read from the target.
11:38:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:38:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:39:00 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:39:00 INFO  : 'set bp_39_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:39:01 INFO  : 'con -block -timeout 60' command is executed.
11:39:01 INFO  : 'bpremove $bp_39_0_fsbl_bp' command is executed.
11:39:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:39:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:39:01 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_39_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:39:01 INFO  : 'con' command is executed.
11:39:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:39:01 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
11:48:41 INFO  : Disconnected from the channel tcfchan#6.
11:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:42 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
11:48:42 INFO  : 'jtag frequency' command is executed.
11:48:42 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:48:42 INFO  : Context for 'APU' is selected.
11:48:42 INFO  : System reset is completed.
11:48:45 INFO  : 'after 3000' command is executed.
11:48:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
11:49:01 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
11:49:01 INFO  : Context for 'APU' is selected.
11:49:01 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
11:49:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:01 INFO  : Context for 'APU' is selected.
11:49:01 INFO  : Boot mode is read from the target.
11:49:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:49:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:49:01 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:49:01 INFO  : 'set bp_49_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:49:02 INFO  : 'con -block -timeout 60' command is executed.
11:49:02 INFO  : 'bpremove $bp_49_1_fsbl_bp' command is executed.
11:49:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:49:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:49:03 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:49:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_49_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:49:03 INFO  : 'con' command is executed.
11:49:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:49:03 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
17:51:25 INFO  : Hardware specification for platform project 'sdnet_platform_2' is updated.
17:53:50 INFO  : Result from executing command 'getProjects': sdnet_platform_2
17:53:50 INFO  : Result from executing command 'getPlatforms': sdnet_platform_2|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sdnet_platform_2.xpfm
17:54:26 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
17:54:34 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:54:34 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
17:54:35 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
17:54:35 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
17:54:35 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
17:55:14 INFO  : Disconnected from the channel tcfchan#7.
17:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:16 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
17:55:16 INFO  : 'jtag frequency' command is executed.
17:55:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:55:16 INFO  : Context for 'APU' is selected.
17:55:17 INFO  : System reset is completed.
17:55:20 INFO  : 'after 3000' command is executed.
17:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
17:55:35 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
17:55:35 INFO  : Context for 'APU' is selected.
17:55:36 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
17:55:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:36 INFO  : Context for 'APU' is selected.
17:55:36 INFO  : Boot mode is read from the target.
17:55:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:55:37 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:55:37 INFO  : 'set bp_55_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:55:38 INFO  : 'con -block -timeout 60' command is executed.
17:55:38 INFO  : 'bpremove $bp_55_37_fsbl_bp' command is executed.
17:55:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:55:39 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_55_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:39 INFO  : 'con' command is executed.
17:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:55:39 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
18:27:59 INFO  : Disconnected from the channel tcfchan#10.
12:05:43 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
12:05:46 INFO  : XSCT server has started successfully.
12:05:46 INFO  : Successfully done setting XSCT server connection channel  
12:05:46 INFO  : Successfully done setting workspace for the tool. 
12:05:46 INFO  : plnx-install-location is set to ''
12:05:46 INFO  : Successfully done query RDI_DATADIR 
12:05:47 INFO  : Platform repository initialization has completed.
12:05:47 INFO  : Registering command handlers for Vitis TCF services
12:07:10 INFO  : Hardware specification for platform project 'sdnet_platform_2' is updated.
12:09:54 INFO  : Result from executing command 'getProjects': sdnet_platform_2
12:09:54 INFO  : Result from executing command 'getPlatforms': sdnet_platform_2|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sdnet_platform_2.xpfm
12:10:46 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
12:10:56 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:10:56 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
12:10:56 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
12:10:56 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
12:10:57 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
12:11:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:24 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
12:11:24 INFO  : 'jtag frequency' command is executed.
12:11:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:11:24 INFO  : Context for 'APU' is selected.
12:11:24 INFO  : System reset is completed.
12:11:27 INFO  : 'after 3000' command is executed.
12:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
12:11:43 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
12:11:43 INFO  : Context for 'APU' is selected.
12:11:44 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
12:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:44 INFO  : Context for 'APU' is selected.
12:11:44 INFO  : Boot mode is read from the target.
12:11:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:11:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:11:45 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:11:45 INFO  : 'set bp_11_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:11:46 INFO  : 'con -block -timeout 60' command is executed.
12:11:46 INFO  : 'bpremove $bp_11_45_fsbl_bp' command is executed.
12:11:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:11:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:11:47 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_11_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:11:47 INFO  : 'con' command is executed.
12:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:11:47 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
12:23:12 INFO  : Disconnected from the channel tcfchan#3.
12:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:12 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
12:23:12 INFO  : 'jtag frequency' command is executed.
12:23:12 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:23:12 INFO  : Context for 'APU' is selected.
12:23:13 INFO  : System reset is completed.
12:23:16 INFO  : 'after 3000' command is executed.
12:23:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
12:23:31 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
12:23:31 INFO  : Context for 'APU' is selected.
12:23:31 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
12:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:31 INFO  : Context for 'APU' is selected.
12:23:31 INFO  : Boot mode is read from the target.
12:23:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:23:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:23:32 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:23:32 INFO  : 'set bp_23_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:23:33 INFO  : 'con -block -timeout 60' command is executed.
12:23:33 INFO  : 'bpremove $bp_23_32_fsbl_bp' command is executed.
12:23:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:23:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:23:33 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:23:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_23_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:23:33 INFO  : 'con' command is executed.
12:23:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:23:33 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
16:18:11 INFO  : Hardware specification for platform project 'sdnet_platform_2' is updated.
16:18:37 INFO  : Result from executing command 'getProjects': sdnet_platform_2
16:18:37 INFO  : Result from executing command 'getPlatforms': sdnet_platform_2|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sdnet_platform_2.xpfm
16:19:29 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
16:19:36 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:19:36 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
16:19:36 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
16:19:36 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
16:19:37 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
16:23:09 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
16:24:23 INFO  : Disconnected from the channel tcfchan#4.
16:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:25 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
16:24:25 INFO  : 'jtag frequency' command is executed.
16:24:25 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:24:25 INFO  : Context for 'APU' is selected.
16:24:26 INFO  : System reset is completed.
16:24:29 INFO  : 'after 3000' command is executed.
16:24:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
16:24:44 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
16:24:44 INFO  : Context for 'APU' is selected.
16:24:45 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
16:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:45 INFO  : Context for 'APU' is selected.
16:24:45 INFO  : Boot mode is read from the target.
16:24:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:46 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:46 INFO  : 'set bp_24_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:24:47 INFO  : 'con -block -timeout 60' command is executed.
16:24:47 INFO  : 'bpremove $bp_24_46_fsbl_bp' command is executed.
16:24:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:48 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_24_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:48 INFO  : 'con' command is executed.
16:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:24:48 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
16:52:44 INFO  : Hardware specification for platform project 'sdnet_platform_2' is updated.
16:53:05 INFO  : Result from executing command 'getProjects': sdnet_platform_2
16:53:05 INFO  : Result from executing command 'getPlatforms': sdnet_platform_2|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sdnet_platform_2.xpfm
16:54:26 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_1'...
16:54:34 INFO  : The hardware specfication used by project 'xemacps_example_intr_dma_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:54:34 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit' stored in project is removed.
16:54:34 INFO  : The updated bitstream files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream' in project 'xemacps_example_intr_dma_1'.
16:54:34 INFO  : The file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit/psu_init.tcl' stored in project is removed.
16:54:34 INFO  : The updated ps init files are copied from platform to folder '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/psinit' in project 'xemacps_example_intr_dma_1'.
16:57:34 INFO  : Disconnected from the channel tcfchan#8.
16:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:36 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
16:57:36 INFO  : 'jtag frequency' command is executed.
16:57:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:57:36 INFO  : Context for 'APU' is selected.
16:57:36 INFO  : System reset is completed.
16:57:39 INFO  : 'after 3000' command is executed.
16:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
16:57:54 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
16:57:55 INFO  : Context for 'APU' is selected.
16:57:56 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
16:57:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:56 INFO  : Context for 'APU' is selected.
16:57:56 INFO  : Boot mode is read from the target.
16:57:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:57 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:57 INFO  : 'set bp_57_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:57:58 INFO  : 'con -block -timeout 60' command is executed.
16:57:58 INFO  : 'bpremove $bp_57_57_fsbl_bp' command is executed.
16:57:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:58 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_57_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:58 INFO  : 'con' command is executed.
16:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:57:58 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
17:28:21 INFO  : Disconnected from the channel tcfchan#11.
15:22:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
15:22:12 INFO  : XSCT server has started successfully.
15:22:12 INFO  : Successfully done setting XSCT server connection channel  
15:22:12 INFO  : plnx-install-location is set to ''
15:22:12 INFO  : Successfully done setting workspace for the tool. 
15:22:12 INFO  : Successfully done query RDI_DATADIR 
15:22:13 INFO  : Registering command handlers for Vitis TCF services
15:22:13 INFO  : Platform repository initialization has completed.
15:23:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:02 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
15:23:02 INFO  : 'jtag frequency' command is executed.
15:23:02 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:23:02 INFO  : Context for 'APU' is selected.
15:23:03 INFO  : System reset is completed.
15:23:06 INFO  : 'after 3000' command is executed.
15:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
15:23:22 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
15:23:22 INFO  : Context for 'APU' is selected.
15:23:23 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
15:23:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:23 INFO  : Context for 'APU' is selected.
15:23:23 INFO  : Boot mode is read from the target.
15:23:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:23:24 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:23:24 INFO  : 'set bp_23_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:23:25 INFO  : 'con -block -timeout 60' command is executed.
15:23:25 INFO  : 'bpremove $bp_23_24_fsbl_bp' command is executed.
15:23:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:23:26 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
15:23:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_23_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:26 INFO  : 'con' command is executed.
15:23:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:23:26 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
15:28:27 INFO  : Disconnected from the channel tcfchan#1.
15:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:27 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
15:28:27 INFO  : 'jtag frequency' command is executed.
15:28:27 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:28:27 INFO  : Context for 'APU' is selected.
15:28:28 INFO  : System reset is completed.
15:28:31 INFO  : 'after 3000' command is executed.
15:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
15:28:46 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit"
15:28:46 INFO  : Context for 'APU' is selected.
15:28:46 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa'.
15:28:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:46 INFO  : Context for 'APU' is selected.
15:28:46 INFO  : Boot mode is read from the target.
15:28:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:47 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:47 INFO  : 'set bp_28_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:28:48 INFO  : 'con -block -timeout 60' command is executed.
15:28:48 INFO  : 'bpremove $bp_28_47_fsbl_bp' command is executed.
15:28:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:49 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/sw/sdnet_platform_2/boot/fsbl.elf
set bp_28_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1/Debug/xemacps_example_intr_dma_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:49 INFO  : 'con' command is executed.
15:28:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:28:49 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_1_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_1_system_standalone.tcl'
17:46:18 INFO  : Disconnected from the channel tcfchan#2.
19:33:22 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
19:33:24 INFO  : XSCT server has started successfully.
19:33:24 INFO  : plnx-install-location is set to ''
19:33:24 INFO  : Successfully done setting XSCT server connection channel  
19:33:24 INFO  : Successfully done setting workspace for the tool. 
19:33:24 INFO  : Successfully done query RDI_DATADIR 
19:33:25 INFO  : Platform repository initialization has completed.
19:33:25 INFO  : Registering command handlers for Vitis TCF services
11:34:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
11:34:56 INFO  : XSCT server has started successfully.
11:34:56 INFO  : plnx-install-location is set to ''
11:34:56 INFO  : Successfully done setting XSCT server connection channel  
11:34:56 INFO  : Successfully done setting workspace for the tool. 
11:34:58 INFO  : Registering command handlers for Vitis TCF services
11:34:58 INFO  : Platform repository initialization has completed.
11:34:58 INFO  : Successfully done query RDI_DATADIR 
11:37:10 INFO  : Hardware specification for platform project 'sdnet_platform_2' is updated.
11:46:04 INFO  : Launching XSCT server: xsct -n  -interactive /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/temp_xsdb_launch_script.tcl
11:46:06 INFO  : XSCT server has started successfully.
11:46:06 INFO  : Successfully done setting XSCT server connection channel  
11:46:06 INFO  : plnx-install-location is set to ''
11:46:06 INFO  : Successfully done setting workspace for the tool. 
11:46:07 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


11:46:07 INFO  : Platform repository initialization has completed.
11:46:07 INFO  : Successfully done query RDI_DATADIR 
11:46:07 INFO  : Registering command handlers for Vitis TCF services
11:48:25 INFO  : Result from executing command 'getProjects': sdnet_platform_2;sw_sdnet_platform
11:48:25 INFO  : Result from executing command 'getPlatforms': 
11:51:33 INFO  : Result from executing command 'getProjects': sdnet_platform_2;sw_sdnet_platform
11:51:33 INFO  : Result from executing command 'getPlatforms': sw_sdnet_platform|/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sw_sdnet_platform/export/sw_sdnet_platform/sw_sdnet_platform.xpfm
11:52:09 INFO  : Example project xemacps_example_intr_dma_2 has been created successfully.
11:56:15 INFO  : Checking for BSP changes to sync application flags for project 'xemacps_example_intr_dma_2'...
12:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:02 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
12:31:02 INFO  : 'jtag frequency' command is executed.
12:31:02 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:31:02 INFO  : Context for 'APU' is selected.
12:31:03 INFO  : System reset is completed.
12:31:06 INFO  : 'after 3000' command is executed.
12:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
12:31:21 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
12:31:21 INFO  : Context for 'APU' is selected.
12:31:23 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sw_sdnet_platform/export/sw_sdnet_platform/hw/mb_es_design_wrapper.xsa'.
12:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:23 INFO  : Context for 'APU' is selected.
12:31:23 INFO  : Boot mode is read from the target.
12:31:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:31:24 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sw_sdnet_platform/export/sw_sdnet_platform/sw/sw_sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:31:24 INFO  : 'set bp_31_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:31:25 INFO  : 'con -block -timeout 60' command is executed.
12:31:25 INFO  : 'bpremove $bp_31_24_fsbl_bp' command is executed.
12:31:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:31:26 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
12:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sw_sdnet_platform/export/sw_sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sw_sdnet_platform/export/sw_sdnet_platform/sw/sw_sdnet_platform/boot/fsbl.elf
set bp_31_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:26 INFO  : 'con' command is executed.
12:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:31:26 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
14:34:23 INFO  : Disconnected from the channel tcfchan#4.
14:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:23 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308ABAA67' is selected.
14:34:23 INFO  : 'jtag frequency' command is executed.
14:34:23 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:34:23 INFO  : Context for 'APU' is selected.
14:34:24 INFO  : System reset is completed.
14:34:27 INFO  : 'after 3000' command is executed.
14:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}' command is executed.
14:34:42 INFO  : Device configured successfully with "/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit"
14:34:42 INFO  : Context for 'APU' is selected.
14:34:42 INFO  : Hardware design and registers information is loaded from '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sw_sdnet_platform/export/sw_sdnet_platform/hw/mb_es_design_wrapper.xsa'.
14:34:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:42 INFO  : Context for 'APU' is selected.
14:34:42 INFO  : Boot mode is read from the target.
14:34:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:34:43 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sw_sdnet_platform/export/sw_sdnet_platform/sw/sw_sdnet_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:34:43 INFO  : 'set bp_34_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:34:44 INFO  : 'con -block -timeout 60' command is executed.
14:34:44 INFO  : 'bpremove $bp_34_43_fsbl_bp' command is executed.
14:34:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:34:45 INFO  : The application '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308ABAA67" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308ABAA67-24738093-0"}
fpga -file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/_ide/bitstream/mb_es_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sw_sdnet_platform/export/sw_sdnet_platform/hw/mb_es_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sw_sdnet_platform/export/sw_sdnet_platform/sw/sw_sdnet_platform/boot/fsbl.elf
set bp_34_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2/Debug/xemacps_example_intr_dma_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:45 INFO  : 'con' command is executed.
14:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:34:45 INFO  : Launch script is exported to file '/home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/xemacps_example_intr_dma_2_system/_ide/scripts/systemdebugger_xemacps_example_intr_dma_2_system_standalone.tcl'
15:04:55 INFO  : Disconnected from the channel tcfchan#5.
