Information: Updating graph... (UID-83)
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed May  8 21:34:41 2019
****************************************


  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          2.05
  Critical Path Slack:          59.45
  Critical Path Clk Period:    123.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -9.48
  Total Hold Violation:      -1894.80
  No. of Hold Violations:      590.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3205
  Leaf Cell Count:              28605
  Buf/Inv Cell Count:            1752
  Buf Cell Count:                 486
  Inv Cell Count:                1266
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     21418
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54000.008936
  Noncombinational Area: 43460.658189
  Buf/Inv Area:           2862.169784
  Total Buffer Area:          1065.88
  Total Inverter Area:        1796.29
  Macro/Black Box Area:      0.000000
  Net Area:              62031.547568
  Net XLength        :      339011.53
  Net YLength        :      380274.50
  -----------------------------------
  Cell Area:             97460.667126
  Design Area:          159492.214694
  Net Length        :       719286.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         30901
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                4.07
  -----------------------------------------
  Overall Compile Time:                4.30
  Overall Compile Wall Clock Time:     4.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 9.48  TNS: 1894.80  Number of Violating Paths: 590

  --------------------------------------------------------------------


1
