$date
	Sat Sep 05 22:40:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % set $end
$scope module U1 $end
$var wire 4 & D [3:0] $end
$var wire 1 # clk $end
$var wire 1 ' rst $end
$var wire 1 $ set $end
$var reg 4 ( Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
x'
b0x &
x%
x$
x#
bx "
bx !
$end
#2
0'
b0 "
0$
#3
b0 !
b0 (
1'
b11 "
1$
#5
b1111 "
#8
0'
b1100 "
0$
#9
b1 &
1%
#10
1'
b1111 "
#11
b0 &
0%
#12
b11 "
#32
