/*****************************************************************************
 Copyright 2022 Broadcom Limited.  All rights reserved.

 This program is the proprietary software of Broadcom Limited and/or its
 licensors, and may only be used, duplicated, modified or distributed pursuant
 to the terms and conditions of a separate, written license agreement executed
 between you and Broadcom (an "Authorized License").

 Except as set forth in an Authorized License, Broadcom grants no license
 (express or implied), right to use, or waiver of any kind with respect to the
 Software, and Broadcom expressly reserves all rights in and to the Software
 and all intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED
 LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD
 IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.

  Except as expressly set forth in the Authorized License,
 1. This program, including its structure, sequence and organization,
    constitutes the valuable trade secrets of Broadcom, and you shall use all
    reasonable efforts to protect the confidentiality thereof, and to use this
    information only in connection with your use of Broadcom integrated
    circuit products.

 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS,
    QUIET ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION.
    YOU ASSUME THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE
    SOFTWARE.

 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
******************************************************************************/
/**
    @file brphy1gv2_t1core_rdb.h
    @brief RDB File for BRPHY1GV2_T1CORE

    @version Orion_A0_20201104_SWDEV
*/

#ifndef BRPHY1GV2_T1CORE_RDB_H
#define BRPHY1GV2_T1CORE_RDB_H

#include <stdint.h>

#include <compiler.h>


typedef uint8_t BRPHY1GV2_T1CORE_RESERVED_TYPE;




typedef uint16_t BRPHY1GV2_T1CORE_TCOV_TYPE;
#define BRPHY1GV2_T1CORE_TCOV_RC_OSC_EN_OVERRIDE_VALUE_MASK (0x8000U)
#define BRPHY1GV2_T1CORE_TCOV_RC_OSC_EN_OVERRIDE_VALUE_SHIFT (15U)
#define BRPHY1GV2_T1CORE_TCOV_RC_OSC_IN_OVERRIDE_VALUE_MASK (0x4000U)
#define BRPHY1GV2_T1CORE_TCOV_RC_OSC_IN_OVERRIDE_VALUE_SHIFT (14U)
#define BRPHY1GV2_T1CORE_TCOV_DISABLE_DSP_RDB_CLOCK_MASK (0x2000U)
#define BRPHY1GV2_T1CORE_TCOV_DISABLE_DSP_RDB_CLOCK_SHIFT (13U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_TPC_TX_CLOCK_MASK (0x1000U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_TPC_TX_CLOCK_SHIFT (12U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_TPC_RX_CLOCK_MASK (0x800U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_TPC_RX_CLOCK_SHIFT (11U)
#define BRPHY1GV2_T1CORE_TCOV_SPARE_MASK (0x400U)
#define BRPHY1GV2_T1CORE_TCOV_SPARE_SHIFT (10U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_CRC_CHECK_CLOCK_MASK (0x200U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_CRC_CHECK_CLOCK_SHIFT (9U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_PATGEN_CLOCK_MASK (0x100U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_PATGEN_CLOCK_SHIFT (8U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_GPCS_TX_CLOCK_MASK (0x80U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_GPCS_TX_CLOCK_SHIFT (7U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_TX_CLOCK_125_25_MASK (0x40U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_TX_CLOCK_125_25_SHIFT (6U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_FECTX_TX_CLOCK_MASK (0x20U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_FECTX_TX_CLOCK_SHIFT (5U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_PCS_TX_CLOCK_MASK (0x10U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_PCS_TX_CLOCK_SHIFT (4U)
#define BRPHY1GV2_T1CORE_TCOV_NOT_USED_MASK (0x8U)
#define BRPHY1GV2_T1CORE_TCOV_NOT_USED_SHIFT (3U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_SCR_TX_CLOCK_MASK (0x4U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_SCR_TX_CLOCK_SHIFT (2U)
#define BRPHY1GV2_T1CORE_TCOV_NOT_USED1_MASK (0x2U)
#define BRPHY1GV2_T1CORE_TCOV_NOT_USED1_SHIFT (1U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_ACD_TX_CLOCK_MASK (0x1U)
#define BRPHY1GV2_T1CORE_TCOV_CLKOFF_ACD_TX_CLOCK_SHIFT (0U)




typedef uint16_t BRPHY1GV2_T1CORE_CLOCK_GEN_STATUS2_TYPE;
#define BRPHY1GV2_T1CORE_CLOCK_GEN_STATUS2_RC_OSC_IN_VALUE_MASK (0x8000U)
#define BRPHY1GV2_T1CORE_CLOCK_GEN_STATUS2_RC_OSC_IN_VALUE_SHIFT (15U)
#define BRPHY1GV2_T1CORE_CLOCK_GEN_STATUS2_CLOCK_GEN_STATUS_BITS_MASK (0x7fffU)
#define BRPHY1GV2_T1CORE_CLOCK_GEN_STATUS2_CLOCK_GEN_STATUS_BITS_SHIFT (0U)




typedef uint16_t BRPHY1GV2_T1CORE_PGCC_TYPE;
#define BRPHY1GV2_T1CORE_PGCC_PATTERN_GEN_NUM_OF_PACKETS_MASK (0xffffU)
#define BRPHY1GV2_T1CORE_PGCC_PATTERN_GEN_NUM_OF_PACKETS_SHIFT (0U)




typedef uint16_t BRPHY1GV2_T1CORE_PATTERN_GEN_CONTROL_D_TYPE;
#define BRPHY1GV2_T1CORE_PATTERN_GEN_CONTROL_D_PKT_SIZE_MASK (0xffffU)
#define BRPHY1GV2_T1CORE_PATTERN_GEN_CONTROL_D_PKT_SIZE_SHIFT (0U)




typedef uint16_t BRPHY1GV2_T1CORE_MIIF_CONT_TYPE;
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_SFT_RESET_MASK (0x8000U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_SFT_RESET_SHIFT (15U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_DISABLE_FIFO_MASK (0x4000U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_DISABLE_FIFO_SHIFT (14U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_LPI_FEATURE_ENABLE_MASK (0x2000U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_LPI_FEATURE_ENABLE_SHIFT (13U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_MIN_IPG_MASK (0xf00U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_MIN_IPG_SHIFT (8U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_WRBLOCK_OVR_MASK (0xf0U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_WRBLOCK_OVR_SHIFT (4U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_WRBLOCK_MODE_MASK (0x8U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_WRBLOCK_MODE_SHIFT (3U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_ELASTICITY_MODE_MASK (0x3U)
#define BRPHY1GV2_T1CORE_MIIF_CONT_MIIFIFO_ELASTICITY_MODE_SHIFT (0U)




typedef uint16_t BRPHY1GV2_T1CORE_TRA_TYPE;
#define BRPHY1GV2_T1CORE_TRA_PHY_CONTROL_TUNING_PARAMETERS_MASK (0xf000U)
#define BRPHY1GV2_T1CORE_TRA_PHY_CONTROL_TUNING_PARAMETERS_SHIFT (12U)
#define BRPHY1GV2_T1CORE_TRA_DSP_TUNING_PARAMETERS_MASK (0xf00U)
#define BRPHY1GV2_T1CORE_TRA_DSP_TUNING_PARAMETERS_SHIFT (8U)
#define BRPHY1GV2_T1CORE_TRA_FORCED_POLARITY_ENABLE_MASK (0x8U)
#define BRPHY1GV2_T1CORE_TRA_FORCED_POLARITY_ENABLE_SHIFT (3U)
#define BRPHY1GV2_T1CORE_TRA_FORCED_POLARITY_VALUE_MASK (0x4U)
#define BRPHY1GV2_T1CORE_TRA_FORCED_POLARITY_VALUE_SHIFT (2U)
#define BRPHY1GV2_T1CORE_TRA_FORCED_MSE_OK_MASK (0x2U)
#define BRPHY1GV2_T1CORE_TRA_FORCED_MSE_OK_SHIFT (1U)
#define BRPHY1GV2_T1CORE_TRA_FORCED_ALIGNMENT_MASK (0x1U)
#define BRPHY1GV2_T1CORE_TRA_FORCED_ALIGNMENT_SHIFT (0U)




typedef uint16_t BRPHY1GV2_T1CORE_TESTABILITY_REG_B_TYPE;
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_PHY_STATE_MASK (0xff00U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_PHY_STATE_SHIFT (8U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_SYNCHRONIZATION_DONE_MASK (0x40U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_SYNCHRONIZATION_DONE_SHIFT (6U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_ADC_OVERFLOW_MASK (0x20U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_ADC_OVERFLOW_SHIFT (5U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_ALIGNMENT_OK_MASK (0x10U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_ALIGNMENT_OK_SHIFT (4U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_CRC_ERROR_MASK (0x8U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_CRC_ERROR_SHIFT (3U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_RETRAIN_MASK (0x4U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_RETRAIN_SHIFT (2U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_REMOTE_RECEIVER_STATUS_MASK (0x2U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_REMOTE_RECEIVER_STATUS_SHIFT (1U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_LOCAL_RECEIVER_STATUS_MASK (0x1U)
#define BRPHY1GV2_T1CORE_TESTABILITY_REG_B_LOCAL_RECEIVER_STATUS_SHIFT (0U)




typedef uint16_t BRPHY1GV2_T1CORE_TRC_TYPE;
#define BRPHY1GV2_T1CORE_TRC_INTERNAL_LOOPBACK_MASK (0x4000U)
#define BRPHY1GV2_T1CORE_TRC_INTERNAL_LOOPBACK_SHIFT (14U)
#define BRPHY1GV2_T1CORE_TRC_AGC_FREEZE_MASK (0x80U)
#define BRPHY1GV2_T1CORE_TRC_AGC_FREEZE_SHIFT (7U)
#define BRPHY1GV2_T1CORE_TRC_AGC_OVERRIDE_ENABLE_MASK (0x40U)
#define BRPHY1GV2_T1CORE_TRC_AGC_OVERRIDE_ENABLE_SHIFT (6U)
#define BRPHY1GV2_T1CORE_TRC_AGC_VALUE_OR_OVERRIDE_VALUE_MASK (0x3fU)
#define BRPHY1GV2_T1CORE_TRC_AGC_VALUE_OR_OVERRIDE_VALUE_SHIFT (0U)




typedef volatile struct COMP_PACKED sBRPHY1GV2_T1CORE_RDBType {
    BRPHY1GV2_T1CORE_RESERVED_TYPE rsvd0[22]; /* OFFSET: 0x0 */
    BRPHY1GV2_T1CORE_TCOV_TYPE tx_clock_override_value; /* OFFSET: 0x16 */
    BRPHY1GV2_T1CORE_CLOCK_GEN_STATUS2_TYPE clock_gen_status2; /* OFFSET: 0x18 */
    BRPHY1GV2_T1CORE_PGCC_TYPE pattern_gen_control_c; /* OFFSET: 0x1a */
    BRPHY1GV2_T1CORE_PATTERN_GEN_CONTROL_D_TYPE pattern_gen_control_d; /* OFFSET: 0x1c */
    BRPHY1GV2_T1CORE_RESERVED_TYPE rsvd1[2]; /* OFFSET: 0x1e */
    BRPHY1GV2_T1CORE_MIIF_CONT_TYPE miififo_control; /* OFFSET: 0x20 */
    BRPHY1GV2_T1CORE_RESERVED_TYPE rsvd2[94]; /* OFFSET: 0x22 */
    BRPHY1GV2_T1CORE_TRA_TYPE testability_reg_a; /* OFFSET: 0x80 */
    BRPHY1GV2_T1CORE_TESTABILITY_REG_B_TYPE testability_reg_b; /* OFFSET: 0x82 */
    BRPHY1GV2_T1CORE_TRC_TYPE testability_reg_c; /* OFFSET: 0x84 */
    BRPHY1GV2_T1CORE_RESERVED_TYPE rsvd3[1402]; /* OFFSET: 0x86 */
} BRPHY1GV2_T1CORE_RDBType;


#define BRPHY1GV2_T1CORE_BASE           (0x49032000UL)



#define BRPHY1GV2_T1CORE_MAX_HW_ID      (1UL)

#endif /* BRPHY1GV2_T1CORE_RDB_H */
