
---------- Begin Simulation Statistics ----------
host_inst_rate                                 222573                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380372                       # Number of bytes of host memory used
host_seconds                                    89.86                       # Real time elapsed on the host
host_tick_rate                              250180778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022481                       # Number of seconds simulated
sim_ticks                                 22480895000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4691743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 28554.137182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 23637.560303                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4272170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    11980545000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               419573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            284006                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3204449500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135566                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 56266.713259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 58445.967617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2090537                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   11090225450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.086159                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              197101                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           124903                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4219681970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72198                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 30611.748543                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.044738                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           89594                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2742628999                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6979381                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 37411.615294                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 35733.483520                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6362707                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     23070770450                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088357                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                616674                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             408909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7424131470                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029768                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207764                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996954                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.881023                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6979381                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 37411.615294                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 35733.483520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6362707                       # number of overall hits
system.cpu.dcache.overall_miss_latency    23070770450                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088357                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               616674                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            408909                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7424131470                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029768                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207764                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167869                       # number of replacements
system.cpu.dcache.sampled_refs                 168893                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.881023                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6425490                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525060014000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72160                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13146799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67866.101695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66184.782609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13146504                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20020500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  295                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15222500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        64700                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56911.272727                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       323500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13146799                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67866.101695                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66184.782609                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13146504                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20020500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   295                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206939                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.952674                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13146799                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67866.101695                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66184.782609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13146504                       # number of overall hits
system.cpu.icache.overall_miss_latency       20020500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  295                       # number of overall misses
system.cpu.icache.overall_mshr_hits                64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15222500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.952674                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13146504                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 66650.136020                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      4921112793                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 73835                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     76230.243486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 77754.075603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        12257                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1606095000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.632209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      21069                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    7022                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1092211500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.421503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 14047                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       76311.682498                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  71856.679430                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         110110                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1960294500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.189163                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        25688                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6882                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1351193000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.138470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   18804                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61682.362720                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45825.174260                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2397778486                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38873                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1781361999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38873                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72160                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72160                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.514610                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169124                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        76274.985564                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   74378.390308                       # average overall mshr miss latency
system.l2.demand_hits                          122367                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3566389500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.276466                       # miss rate for demand accesses
system.l2.demand_misses                         46757                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      13904                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2443404500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.194242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    32851                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.254723                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.287864                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4173.383461                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4716.360464                       # Average occupied blocks per context
system.l2.overall_accesses                     169124                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       76274.985564                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  69029.837964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         122367                       # number of overall hits
system.l2.overall_miss_latency             3566389500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.276466                       # miss rate for overall accesses
system.l2.overall_misses                        46757                       # number of overall misses
system.l2.overall_mshr_hits                     13904                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        7364517293                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.630815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  106686                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.406812                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         30037                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        54651                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       148539                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            81628                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        12260                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          91137                       # number of replacements
system.l2.sampled_refs                         101504                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       8889.743924                       # Cycle average of tags in use
system.l2.total_refs                           153739                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            44475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31388756                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1692242                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1773119                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50976                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1779724                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1795274                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7546                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       215279                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11963481                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.839055                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.862188                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9035752     75.53%     75.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       735489      6.15%     81.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       576329      4.82%     86.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       483922      4.04%     90.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       396188      3.31%     93.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        86518      0.72%     94.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        79491      0.66%     95.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       354513      2.96%     98.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       215279      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11963481                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50869                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6804634                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.357303                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.357303                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1183696                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7609                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21774094                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7009974                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3713171                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1197424                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56639                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4729451                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4542461                       # DTB hits
system.switch_cpus_1.dtb.data_misses           186990                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3529804                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3345304                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           184500                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199647                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197157                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2490                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1795274                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3142259                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7525159                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        40889                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26618106                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        717027                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.132268                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3142373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1699788                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.961102                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13160905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.022513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.184774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8778032     66.70%     66.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580297      4.41%     71.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48744      0.37%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37266      0.28%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         465362      3.54%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43197      0.33%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         534667      4.06%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         843632      6.41%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1829708     13.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13160905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                412128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1026406                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               72895                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.141626                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6015385                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1335733                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7674196                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14252952                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812687                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6236723                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.050093                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14453381                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61835                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        465445                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4904455                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       105645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1847137                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16985642                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4679652                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       285549                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15495330                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          807                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1197424                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9879                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1014534                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1582                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64097                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1960562                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       550750                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64097                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57020                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.736755                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.736755                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7784696     49.33%     49.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         3949      0.03%     49.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865422      5.48%     54.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3372      0.02%     54.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018229      6.45%     61.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          665      0.00%     61.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4754382     30.13%     91.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350085      8.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15780881                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        57177                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003623                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          765      1.34%      1.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          228      0.40%      1.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        43163     75.49%     77.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           11      0.02%     77.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        12431     21.74%     98.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          579      1.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13160905                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.199073                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.841731                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7881969     59.89%     59.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1558093     11.84%     71.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       712732      5.42%     77.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1101265      8.37%     85.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       898854      6.83%     92.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       252146      1.92%     94.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       662387      5.03%     99.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        84611      0.64%     99.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         8848      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13160905                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.162664                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16912747                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15780881                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6833972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10023                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3359115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3142289                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3142259                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985191                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       997888                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4904455                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1847137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13573033                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       920503                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21110                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7101160                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       243499                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         8640                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     30119178                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     21290732                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14796138                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3677081                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1197424                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       264736                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7756675                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       455206                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  7696                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
