# //  Questa Sim-64
# //  Version 10.6c_1 linux_x86_64 Sep 15 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim . 
# Start time: 13:41:47 on Nov 21,2018
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 13:41:48 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.tb_compute
# vsim -voptargs="+acc" work.tb_compute 
# Start time: 13:41:56 on Nov 21,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_compute(testbench)#1
# Loading work.compute(pipeline_rtl)#1
add wave -position insertpoint  \
sim:/tb_compute/rst \
sim:/tb_compute/clk \
sim:/tb_compute/a \
sim:/tb_compute/b \
sim:/tb_compute/c \
sim:/tb_compute/d \
sim:/tb_compute/result \
sim:/tb_compute/max
run 100 ns
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 17 (16 downto 0). Right is 16 (15 downto 0).
#    Time: 50 ns  Iteration: 0  Process: /tb_compute/UUT/line__24 File: opp8.vhd
# Fatal error in Process line__24 at opp8.vhd line 34
# 
# HDL call sequence:
# Stopped at opp8.vhd 34 Process line__24
# 
# Causality operation skipped due to absence of debug database file
run 500 ns
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at opp8.vhd 34 Process line__24
# 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_compute(testbench)#1
# Loading work.compute(pipeline_rtl)#1
run 200 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 90 ns  Iteration: 0  Instance: /tb_compute/UUT
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_compute(testbench)#1
# Loading work.compute(pipeline_rtl)#1
run 200 ns
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_compute(testbench)#1
# Loading work.compute(pipeline_rtl)#1
run 200 ns
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_compute(testbench)#1
# Loading work.compute(pipeline_rtl)#1
run 200 ns
# End time: 14:06:49 on Nov 21,2018, Elapsed time: 0:24:53
# Errors: 2, Warnings: 1
