--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/robert/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml ProjLab01.twx ProjLab01.ncd -o ProjLab01.twr
ProjLab01.pcf

Design file:              ProjLab01.ncd
Physical constraint file: ProjLab01.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    3.414(R)|   -0.964(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
ALU_OUT<0>    |    9.085(F)|CLK_BUFGP         |   0.000|
ALU_OUT<1>    |    8.570(F)|CLK_BUFGP         |   0.000|
ALU_OUT<2>    |    9.174(F)|CLK_BUFGP         |   0.000|
ALU_OUT<3>    |    9.465(F)|CLK_BUFGP         |   0.000|
ALU_OUT<4>    |    8.378(F)|CLK_BUFGP         |   0.000|
ALU_OUT<5>    |    8.369(F)|CLK_BUFGP         |   0.000|
ALU_OUT<6>    |    7.946(F)|CLK_BUFGP         |   0.000|
ALU_OUT<7>    |    8.369(F)|CLK_BUFGP         |   0.000|
ALU_OUT<8>    |    9.034(F)|CLK_BUFGP         |   0.000|
ALU_OUT<9>    |    8.477(F)|CLK_BUFGP         |   0.000|
ALU_OUT<10>   |    8.848(F)|CLK_BUFGP         |   0.000|
ALU_OUT<11>   |    8.859(F)|CLK_BUFGP         |   0.000|
ALU_OUT<12>   |    8.628(F)|CLK_BUFGP         |   0.000|
ALU_OUT<13>   |    8.564(F)|CLK_BUFGP         |   0.000|
ALU_OUT<14>   |    8.970(F)|CLK_BUFGP         |   0.000|
ALU_OUT<15>   |    9.583(F)|CLK_BUFGP         |   0.000|
CCR<0>        |    7.213(F)|CLK_BUFGP         |   0.000|
CCR<1>        |    7.153(F)|CLK_BUFGP         |   0.000|
CCR<2>        |    7.431(F)|CLK_BUFGP         |   0.000|
CCR<3>        |    7.140(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<0>  |    9.995(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<1>  |   10.134(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<2>  |   10.005(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<3>  |   10.010(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<4>  |   10.283(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<5>  |   10.262(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<6>  |   10.809(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<7>  |   10.273(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<8>  |   10.621(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<9>  |   10.765(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<10> |   10.398(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<11> |    9.986(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<12> |   10.256(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<13> |   10.352(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<14> |   10.588(F)|CLK_BUFGP         |   0.000|
DEBUG_OUT<15> |   10.092(F)|CLK_BUFGP         |   0.000|
DST_ADR<0>    |    7.180(F)|CLK_BUFGP         |   0.000|
DST_ADR<1>    |    8.007(F)|CLK_BUFGP         |   0.000|
DST_ADR<2>    |    7.772(F)|CLK_BUFGP         |   0.000|
DST_ADR<3>    |    7.718(F)|CLK_BUFGP         |   0.000|
DST_ADR<4>    |    7.666(F)|CLK_BUFGP         |   0.000|
STORE_DATA<0> |   14.618(F)|CLK_BUFGP         |   0.000|
STORE_DATA<1> |   14.828(F)|CLK_BUFGP         |   0.000|
STORE_DATA<2> |   14.413(F)|CLK_BUFGP         |   0.000|
STORE_DATA<3> |   14.968(F)|CLK_BUFGP         |   0.000|
STORE_DATA<4> |   14.803(F)|CLK_BUFGP         |   0.000|
STORE_DATA<5> |   15.313(F)|CLK_BUFGP         |   0.000|
STORE_DATA<6> |   15.514(F)|CLK_BUFGP         |   0.000|
STORE_DATA<7> |   14.133(F)|CLK_BUFGP         |   0.000|
STORE_DATA<8> |   15.033(F)|CLK_BUFGP         |   0.000|
STORE_DATA<9> |   15.512(F)|CLK_BUFGP         |   0.000|
STORE_DATA<10>|   15.152(F)|CLK_BUFGP         |   0.000|
STORE_DATA<11>|   15.485(F)|CLK_BUFGP         |   0.000|
STORE_DATA<12>|   15.108(F)|CLK_BUFGP         |   0.000|
STORE_DATA<13>|   15.398(F)|CLK_BUFGP         |   0.000|
STORE_DATA<14>|   14.436(F)|CLK_BUFGP         |   0.000|
STORE_DATA<15>|   15.343(F)|CLK_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.418|   16.517|    6.878|   11.351|
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 24 14:38:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 360 MB



