  module correctness:
  output A,B,C ,D, E, F, G;


signal S1 in 

present S1
    then nothing
    else nothing
end present;
emit S1 


end signal


  end module