Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ce95d7d3e44545fe987622c8370724ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/S2P.v" Line 1. Module S2P doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/Display.v" Line 1. Module Display doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_reset_gen
Compiling module xil_defaultlib.keyboard_emulator
Compiling module xil_defaultlib.kb_sync
Compiling module xil_defaultlib.S2P
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.lab1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
