{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 23:45:15 2014 " "Info: Processing started: Wed May 28 23:45:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|CountEn~latch " "Warning: Node \"FramesyncFSM:comb_79\|CountEn~latch\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|DataOut " "Warning: Node \"FramesyncFSM:comb_79\|DataOut\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|State\[1\] " "Warning: Node \"FramesyncFSM:comb_79\|State\[1\]\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|MissCount\[0\] " "Warning: Node \"FramesyncFSM:comb_79\|MissCount\[0\]\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|MissCount\[1\] " "Warning: Node \"FramesyncFSM:comb_79\|MissCount\[1\]\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|RecCount\[0\] " "Warning: Node \"FramesyncFSM:comb_79\|RecCount\[0\]\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|RecCount\[1\] " "Warning: Node \"FramesyncFSM:comb_79\|RecCount\[1\]\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "FramesyncFSM:comb_79\|State\[0\]~134 " "Warning: Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "FramesyncFSM:comb_79\|Mux1~33 " "Warning: Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "FramesyncFSM:comb_79\|Mux1~34 " "Warning: Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "FramesyncFSM:comb_79\|CountEn~head_lut " "Warning: Node \"FramesyncFSM:comb_79\|CountEn~head_lut\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "FramesyncFSM:comb_79\|CountEn~24 " "Warning: Node \"FramesyncFSM:comb_79\|CountEn~24\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sysclk " "Info: Assuming node \"sysclk\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sysclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "KEY\[2\] " "Info: Assuming node \"KEY\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|RecCount\[1\] " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|RecCount\[1\]\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|RecCount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|RecCount\[0\] " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|RecCount\[0\]\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|RecCount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|MissCount\[1\] " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|MissCount\[1\]\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|MissCount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|MissCount\[0\] " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|MissCount\[0\]\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|MissCount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|State\[1\] " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|State\[1\]\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|State\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|RecCount\[0\]~211 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|RecCount\[0\]~211\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|RecCount\[0\]~211" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|MissCount\[0\]~261 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|MissCount\[0\]~261\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|MissCount\[0\]~261" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|RecCount\[0\]~214 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|RecCount\[0\]~214\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|RecCount\[0\]~214" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|MissCount\[0\]~268 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|MissCount\[0\]~268\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|MissCount\[0\]~268" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|Equal2~35 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|Equal2~35\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Equal2~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|Equal1~18 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|Equal1~18\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Equal1~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|State\[1\]~1 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|State\[1\]~1\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|State\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|State\[1\]~2 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|State\[1\]~2\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|State\[1\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|Mux1~34 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|Mux1~34\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Mux1~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|State\[1\]~0 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|State\[1\]~0\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|State\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|State\[0\]~134 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|State\[0\]~134\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|State\[0\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|Equal4~61 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|Equal4~61\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 57 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Equal4~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|Probe:u0\|S " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|Probe:u0\|S\" as buffer" {  } { { "Probe.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/Probe.v" 3 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Probe:u0\|S" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|Count256:u1\|inter " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|Count256:u1\|inter\" as buffer" {  } { { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 3 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Count256:u1\|inter" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FrameTrans:comb_78\|Clk_10ms " "Info: Detected ripple clock \"FrameTrans:comb_78\|Clk_10ms\" as buffer" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FrameTrans:comb_78\|Clk_10ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sysclk register FramesyncFSM:comb_79\|RecCount\[0\] register FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\] 57.33 MHz 17.444 ns Internal " "Info: Clock \"sysclk\" has Internal fmax of 57.33 MHz between source register \"FramesyncFSM:comb_79\|RecCount\[0\]\" and destination register \"FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\]\" (period= 17.444 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.309 ns + Longest register register " "Info: + Longest register to register delay is 4.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FramesyncFSM:comb_79\|RecCount\[0\] 1 REG LCCOMB_X38_Y12_N10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y12_N10; Fanout = 6; REG Node = 'FramesyncFSM:comb_79\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.275 ns) 0.765 ns FramesyncFSM:comb_79\|Equal2~35 2 COMB LCCOMB_X38_Y12_N8 5 " "Info: 2: + IC(0.490 ns) + CELL(0.275 ns) = 0.765 ns; Loc. = LCCOMB_X38_Y12_N8; Fanout = 5; COMB Node = 'FramesyncFSM:comb_79\|Equal2~35'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { FramesyncFSM:comb_79|RecCount[0] FramesyncFSM:comb_79|Equal2~35 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.014 ns) 2.779 ns FramesyncFSM:comb_79\|State\[0\]~134 3 COMB LOOP LCCOMB_X37_Y12_N30 25 " "Info: 3: + IC(0.000 ns) + CELL(2.014 ns) = 2.779 ns; Loc. = LCCOMB_X37_Y12_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.150 ns) 3.221 ns FrameDataCheck:comb_80\|scrambler:U1\|regarr~813 4 COMB LCCOMB_X37_Y12_N24 15 " "Info: 4: + IC(0.292 ns) + CELL(0.150 ns) = 3.221 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 15; COMB Node = 'FrameDataCheck:comb_80\|scrambler:U1\|regarr~813'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { FramesyncFSM:comb_79|State[0]~134 FrameDataCheck:comb_80|scrambler:U1|regarr~813 } "NODE_NAME" } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.660 ns) 4.309 ns FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\] 5 REG LCFF_X38_Y12_N7 2 " "Info: 5: + IC(0.428 ns) + CELL(0.660 ns) = 4.309 ns; Loc. = LCFF_X38_Y12_N7; Fanout = 2; REG Node = 'FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { FrameDataCheck:comb_80|scrambler:U1|regarr~813 FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.099 ns ( 71.92 % ) " "Info: Total cell delay = 3.099 ns ( 71.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 28.08 % ) " "Info: Total interconnect delay = 1.210 ns ( 28.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { FramesyncFSM:comb_79|RecCount[0] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|State[0]~134 FrameDataCheck:comb_80|scrambler:U1|regarr~813 FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.309 ns" { FramesyncFSM:comb_79|RecCount[0] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|State[0]~134 {} FrameDataCheck:comb_80|scrambler:U1|regarr~813 {} FrameDataCheck:comb_80|scrambler:U1|regarr[14] {} } { 0.000ns 0.490ns 0.000ns 0.292ns 0.428ns } { 0.000ns 0.275ns 2.014ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.449 ns - Smallest " "Info: - Smallest clock skew is -4.449 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 6.395 ns + Shortest register " "Info: + Shortest clock path from clock \"sysclk\" to destination register is 6.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.787 ns) 3.243 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X40_Y16_N23 4 " "Info: 2: + IC(1.457 ns) + CELL(0.787 ns) = 3.243 ns; Loc. = LCFF_X40_Y16_N23; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.000 ns) 4.853 ns FrameTrans:comb_78\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G7 61 " "Info: 3: + IC(1.610 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = CLKCTRL_G7; Fanout = 61; COMB Node = 'FrameTrans:comb_78\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 6.395 ns FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\] 4 REG LCFF_X38_Y12_N7 2 " "Info: 4: + IC(1.005 ns) + CELL(0.537 ns) = 6.395 ns; Loc. = LCFF_X38_Y12_N7; Fanout = 2; REG Node = 'FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { FrameTrans:comb_78|Clk_10ms~clkctrl FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.33 % ) " "Info: Total cell delay = 2.323 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.072 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.072 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.395 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.395 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameDataCheck:comb_80|scrambler:U1|regarr[14] {} } { 0.000ns 0.000ns 1.457ns 1.610ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 10.844 ns - Longest register " "Info: - Longest clock path from clock \"sysclk\" to source register is 10.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.787 ns) 3.243 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X40_Y16_N23 4 " "Info: 2: + IC(1.457 ns) + CELL(0.787 ns) = 3.243 ns; Loc. = LCFF_X40_Y16_N23; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 5.075 ns FramesyncFSM:comb_79\|Count256:u1\|inter 3 REG LCFF_X37_Y12_N31 11 " "Info: 3: + IC(1.045 ns) + CELL(0.787 ns) = 5.075 ns; Loc. = LCFF_X37_Y12_N31; Fanout = 11; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|inter'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.275 ns) 5.844 ns FramesyncFSM:comb_79\|MissCount\[0\]~268 4 COMB LCCOMB_X38_Y12_N14 2 " "Info: 4: + IC(0.494 ns) + CELL(0.275 ns) = 5.844 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~268'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.275 ns) 6.533 ns FramesyncFSM:comb_79\|MissCount\[0\] 5 REG LCCOMB_X37_Y12_N2 7 " "Info: 5: + IC(0.414 ns) + CELL(0.275 ns) = 6.533 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; REG Node = 'FramesyncFSM:comb_79\|MissCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 6.971 ns FramesyncFSM:comb_79\|Equal1~18 6 COMB LCCOMB_X37_Y12_N10 4 " "Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 6.971 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'FramesyncFSM:comb_79\|Equal1~18'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.381 ns) 8.352 ns FramesyncFSM:comb_79\|Mux1~34 7 COMB LOOP LCCOMB_X37_Y12_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(1.381 ns) = 8.352 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 8.758 ns FramesyncFSM:comb_79\|State\[1\]~0 8 COMB LCCOMB_X37_Y12_N28 1 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 8.758 ns; Loc. = LCCOMB_X37_Y12_N28; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.393 ns) 9.424 ns FramesyncFSM:comb_79\|State\[1\] 9 REG LCCOMB_X37_Y12_N18 26 " "Info: 9: + IC(0.273 ns) + CELL(0.393 ns) = 9.424 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 10.033 ns FramesyncFSM:comb_79\|RecCount\[0\]~211 10 COMB LCCOMB_X38_Y12_N2 1 " "Info: 10: + IC(0.459 ns) + CELL(0.150 ns) = 10.033 ns; Loc. = LCCOMB_X38_Y12_N2; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~211'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.437 ns FramesyncFSM:comb_79\|RecCount\[0\]~214 11 COMB LCCOMB_X38_Y12_N18 2 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 10.437 ns; Loc. = LCCOMB_X38_Y12_N18; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 10.844 ns FramesyncFSM:comb_79\|RecCount\[0\] 12 REG LCCOMB_X38_Y12_N10 6 " "Info: 12: + IC(0.257 ns) + CELL(0.150 ns) = 10.844 ns; Loc. = LCCOMB_X38_Y12_N10; Fanout = 6; REG Node = 'FramesyncFSM:comb_79\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.647 ns ( 52.07 % ) " "Info: Total cell delay = 5.647 ns ( 52.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.197 ns ( 47.93 % ) " "Info: Total interconnect delay = 5.197 ns ( 47.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.844 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.844 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 1.457ns 1.045ns 0.494ns 0.414ns 0.288ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.257ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.275ns 0.150ns 1.381ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.395 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.395 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameDataCheck:comb_80|scrambler:U1|regarr[14] {} } { 0.000ns 0.000ns 1.457ns 1.610ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.844 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.844 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 1.457ns 1.045ns 0.494ns 0.414ns 0.288ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.257ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.275ns 0.150ns 1.381ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { FramesyncFSM:comb_79|RecCount[0] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|State[0]~134 FrameDataCheck:comb_80|scrambler:U1|regarr~813 FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.309 ns" { FramesyncFSM:comb_79|RecCount[0] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|State[0]~134 {} FrameDataCheck:comb_80|scrambler:U1|regarr~813 {} FrameDataCheck:comb_80|scrambler:U1|regarr[14] {} } { 0.000ns 0.490ns 0.000ns 0.292ns 0.428ns } { 0.000ns 0.275ns 2.014ns 0.150ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.395 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.395 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameDataCheck:comb_80|scrambler:U1|regarr[14] {} } { 0.000ns 0.000ns 1.457ns 1.610ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.844 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.844 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 1.457ns 1.045ns 0.494ns 0.414ns 0.288ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.257ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.275ns 0.150ns 1.381ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "KEY\[1\] " "Info: No valid register-to-register data paths exist for clock \"KEY\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register model\[0\] model\[1\] 450.05 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"model\[0\]\" and destination register \"model\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.566 ns + Longest register register " "Info: + Longest register to register delay is 0.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns model\[0\] 1 REG LCFF_X55_Y22_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y22_N13; Fanout = 4; REG Node = 'model\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { model[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.150 ns) 0.482 ns model\[1\]~6 2 COMB LCCOMB_X55_Y22_N8 1 " "Info: 2: + IC(0.332 ns) + CELL(0.150 ns) = 0.482 ns; Loc. = LCCOMB_X55_Y22_N8; Fanout = 1; COMB Node = 'model\[1\]~6'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { model[0] model[1]~6 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.566 ns model\[1\] 3 REG LCFF_X55_Y22_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.566 ns; Loc. = LCFF_X55_Y22_N9; Fanout = 3; REG Node = 'model\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { model[1]~6 model[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 41.34 % ) " "Info: Total cell delay = 0.234 ns ( 41.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 58.66 % ) " "Info: Total interconnect delay = 0.332 ns ( 58.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { model[0] model[1]~6 model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.566 ns" { model[0] {} model[1]~6 {} model[1] {} } { 0.000ns 0.332ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.999 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.537 ns) 2.999 ns model\[1\] 2 REG LCFF_X55_Y22_N9 3 " "Info: 2: + IC(1.600 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X55_Y22_N9; Fanout = 3; REG Node = 'model\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { KEY[0] model[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 46.65 % ) " "Info: Total cell delay = 1.399 ns ( 46.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 53.35 % ) " "Info: Total interconnect delay = 1.600 ns ( 53.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.999 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 2.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.537 ns) 2.999 ns model\[0\] 2 REG LCFF_X55_Y22_N13 4 " "Info: 2: + IC(1.600 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X55_Y22_N13; Fanout = 4; REG Node = 'model\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { KEY[0] model[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 46.65 % ) " "Info: Total cell delay = 1.399 ns ( 46.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 53.35 % ) " "Info: Total interconnect delay = 1.600 ns ( 53.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { model[0] model[1]~6 model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.566 ns" { model[0] {} model[1]~6 {} model[1] {} } { 0.000ns 0.332ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { model[1] {} } {  } {  } "" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[2\] register FramesyncFSM:comb_79\|RecCount\[0\] register FramesyncFSM:comb_79\|State\[1\] 154.68 MHz 6.465 ns Internal " "Info: Clock \"KEY\[2\]\" has Internal fmax of 154.68 MHz between source register \"FramesyncFSM:comb_79\|RecCount\[0\]\" and destination register \"FramesyncFSM:comb_79\|State\[1\]\" (period= 6.465 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.638 ns + Longest register register " "Info: + Longest register to register delay is 3.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FramesyncFSM:comb_79\|RecCount\[0\] 1 REG LCCOMB_X38_Y12_N10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y12_N10; Fanout = 6; REG Node = 'FramesyncFSM:comb_79\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.275 ns) 0.765 ns FramesyncFSM:comb_79\|Equal2~35 2 COMB LCCOMB_X38_Y12_N8 5 " "Info: 2: + IC(0.490 ns) + CELL(0.275 ns) = 0.765 ns; Loc. = LCCOMB_X38_Y12_N8; Fanout = 5; COMB Node = 'FramesyncFSM:comb_79\|Equal2~35'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { FramesyncFSM:comb_79|RecCount[0] FramesyncFSM:comb_79|Equal2~35 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.014 ns) 2.779 ns FramesyncFSM:comb_79\|State\[0\]~134 3 COMB LOOP LCCOMB_X37_Y12_N30 25 " "Info: 3: + IC(0.000 ns) + CELL(2.014 ns) = 2.779 ns; Loc. = LCCOMB_X37_Y12_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.150 ns) 3.220 ns FramesyncFSM:comb_79\|Mux3~185 4 COMB LCCOMB_X37_Y12_N26 1 " "Info: 4: + IC(0.291 ns) + CELL(0.150 ns) = 3.220 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|Mux3~185'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.441 ns" { FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux3~185 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 3.638 ns FramesyncFSM:comb_79\|State\[1\] 5 REG LCCOMB_X37_Y12_N18 26 " "Info: 5: + IC(0.268 ns) + CELL(0.150 ns) = 3.638 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { FramesyncFSM:comb_79|Mux3~185 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.589 ns ( 71.17 % ) " "Info: Total cell delay = 2.589 ns ( 71.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 28.83 % ) " "Info: Total interconnect delay = 1.049 ns ( 28.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.638 ns" { FramesyncFSM:comb_79|RecCount[0] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux3~185 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.638 ns" { FramesyncFSM:comb_79|RecCount[0] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Mux3~185 {} FramesyncFSM:comb_79|State[1] {} } { 0.000ns 0.490ns 0.000ns 0.291ns 0.268ns } { 0.000ns 0.275ns 2.014ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.420 ns - Smallest " "Info: - Smallest clock skew is -1.420 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] destination 5.735 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[2\]\" to destination register is 5.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.821 ns) 4.663 ns FramesyncFSM:comb_79\|Mux1~34 2 COMB LOOP LCCOMB_X37_Y12_N6 2 " "Info: 2: + IC(0.000 ns) + CELL(3.821 ns) = 4.663 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 5.069 ns FramesyncFSM:comb_79\|State\[1\]~0 3 COMB LCCOMB_X37_Y12_N28 1 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 5.069 ns; Loc. = LCCOMB_X37_Y12_N28; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.393 ns) 5.735 ns FramesyncFSM:comb_79\|State\[1\] 4 REG LCCOMB_X37_Y12_N18 26 " "Info: 4: + IC(0.273 ns) + CELL(0.393 ns) = 5.735 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.206 ns ( 90.78 % ) " "Info: Total cell delay = 5.206 ns ( 90.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.529 ns ( 9.22 % ) " "Info: Total interconnect delay = 0.529 ns ( 9.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.735 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.735 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} } { 0.000ns 0.000ns 0.000ns 0.256ns 0.273ns } { 0.000ns 0.842ns 3.821ns 0.150ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] source 7.155 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[2\]\" to source register is 7.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.821 ns) 4.663 ns FramesyncFSM:comb_79\|Mux1~34 2 COMB LOOP LCCOMB_X37_Y12_N6 2 " "Info: 2: + IC(0.000 ns) + CELL(3.821 ns) = 4.663 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 5.069 ns FramesyncFSM:comb_79\|State\[1\]~0 3 COMB LCCOMB_X37_Y12_N28 1 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 5.069 ns; Loc. = LCCOMB_X37_Y12_N28; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.393 ns) 5.735 ns FramesyncFSM:comb_79\|State\[1\] 4 REG LCCOMB_X37_Y12_N18 26 " "Info: 4: + IC(0.273 ns) + CELL(0.393 ns) = 5.735 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 6.344 ns FramesyncFSM:comb_79\|RecCount\[0\]~211 5 COMB LCCOMB_X38_Y12_N2 1 " "Info: 5: + IC(0.459 ns) + CELL(0.150 ns) = 6.344 ns; Loc. = LCCOMB_X38_Y12_N2; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~211'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.748 ns FramesyncFSM:comb_79\|RecCount\[0\]~214 6 COMB LCCOMB_X38_Y12_N18 2 " "Info: 6: + IC(0.254 ns) + CELL(0.150 ns) = 6.748 ns; Loc. = LCCOMB_X38_Y12_N18; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 7.155 ns FramesyncFSM:comb_79\|RecCount\[0\] 7 REG LCCOMB_X38_Y12_N10 6 " "Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 7.155 ns; Loc. = LCCOMB_X38_Y12_N10; Fanout = 6; REG Node = 'FramesyncFSM:comb_79\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.656 ns ( 79.05 % ) " "Info: Total cell delay = 5.656 ns ( 79.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.499 ns ( 20.95 % ) " "Info: Total interconnect delay = 1.499 ns ( 20.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.155 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.155 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.257ns } { 0.000ns 0.842ns 3.821ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.735 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.735 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} } { 0.000ns 0.000ns 0.000ns 0.256ns 0.273ns } { 0.000ns 0.842ns 3.821ns 0.150ns 0.393ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.155 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.155 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.257ns } { 0.000ns 0.842ns 3.821ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.407 ns + " "Info: + Micro setup delay of destination is 1.407 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.638 ns" { FramesyncFSM:comb_79|RecCount[0] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux3~185 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.638 ns" { FramesyncFSM:comb_79|RecCount[0] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Mux3~185 {} FramesyncFSM:comb_79|State[1] {} } { 0.000ns 0.490ns 0.000ns 0.291ns 0.268ns } { 0.000ns 0.275ns 2.014ns 0.150ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.735 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.735 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} } { 0.000ns 0.000ns 0.000ns 0.256ns 0.273ns } { 0.000ns 0.842ns 3.821ns 0.150ns 0.393ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.155 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.155 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.257ns } { 0.000ns 0.842ns 3.821ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sysclk 39 " "Warning: Circuit may not operate. Detected 39 non-operational path(s) clocked by clock \"sysclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "FrameTrans:comb_78\|DataIn FramesyncFSM:comb_79\|DataOut sysclk 3.789 ns " "Info: Found hold time violation between source  pin or register \"FrameTrans:comb_78\|DataIn\" and destination pin or register \"FramesyncFSM:comb_79\|DataOut\" for clock \"sysclk\" (Hold time is 3.789 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.098 ns + Largest " "Info: + Largest clock skew is 7.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 13.497 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to destination register is 13.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.787 ns) 3.243 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X40_Y16_N23 4 " "Info: 2: + IC(1.457 ns) + CELL(0.787 ns) = 3.243 ns; Loc. = LCFF_X40_Y16_N23; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 5.075 ns FramesyncFSM:comb_79\|Count256:u1\|inter 3 REG LCFF_X37_Y12_N31 11 " "Info: 3: + IC(1.045 ns) + CELL(0.787 ns) = 5.075 ns; Loc. = LCFF_X37_Y12_N31; Fanout = 11; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|inter'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.275 ns) 5.844 ns FramesyncFSM:comb_79\|MissCount\[0\]~268 4 COMB LCCOMB_X38_Y12_N14 2 " "Info: 4: + IC(0.494 ns) + CELL(0.275 ns) = 5.844 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~268'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.275 ns) 6.533 ns FramesyncFSM:comb_79\|MissCount\[0\] 5 REG LCCOMB_X37_Y12_N2 7 " "Info: 5: + IC(0.414 ns) + CELL(0.275 ns) = 6.533 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; REG Node = 'FramesyncFSM:comb_79\|MissCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 6.971 ns FramesyncFSM:comb_79\|Equal1~18 6 COMB LCCOMB_X37_Y12_N10 4 " "Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 6.971 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'FramesyncFSM:comb_79\|Equal1~18'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.381 ns) 8.352 ns FramesyncFSM:comb_79\|Mux1~34 7 COMB LOOP LCCOMB_X37_Y12_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(1.381 ns) = 8.352 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 8.758 ns FramesyncFSM:comb_79\|State\[1\]~0 8 COMB LCCOMB_X37_Y12_N28 1 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 8.758 ns; Loc. = LCCOMB_X37_Y12_N28; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.393 ns) 9.424 ns FramesyncFSM:comb_79\|State\[1\] 9 REG LCCOMB_X37_Y12_N18 26 " "Info: 9: + IC(0.273 ns) + CELL(0.393 ns) = 9.424 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 10.033 ns FramesyncFSM:comb_79\|RecCount\[0\]~211 10 COMB LCCOMB_X38_Y12_N2 1 " "Info: 10: + IC(0.459 ns) + CELL(0.150 ns) = 10.033 ns; Loc. = LCCOMB_X38_Y12_N2; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~211'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.437 ns FramesyncFSM:comb_79\|RecCount\[0\]~214 11 COMB LCCOMB_X38_Y12_N18 2 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 10.437 ns; Loc. = LCCOMB_X38_Y12_N18; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 10.842 ns FramesyncFSM:comb_79\|RecCount\[1\] 12 REG LCCOMB_X38_Y12_N30 5 " "Info: 12: + IC(0.255 ns) + CELL(0.150 ns) = 10.842 ns; Loc. = LCCOMB_X38_Y12_N30; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|RecCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.150 ns) 11.403 ns FramesyncFSM:comb_79\|State\[1\]~2 13 COMB LCCOMB_X37_Y12_N8 3 " "Info: 13: + IC(0.411 ns) + CELL(0.150 ns) = 11.403 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 3; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|State[1]~2 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 12.339 ns FramesyncFSM:comb_79\|State\[0\]~134 14 COMB LOOP LCCOMB_X37_Y12_N30 25 " "Info: 14: + IC(0.000 ns) + CELL(0.936 ns) = 12.339 ns; Loc. = LCCOMB_X37_Y12_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { FramesyncFSM:comb_79|State[1]~2 FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.150 ns) 12.779 ns FramesyncFSM:comb_79\|Equal4~61 15 COMB LCCOMB_X37_Y12_N12 4 " "Info: 15: + IC(0.290 ns) + CELL(0.150 ns) = 12.779 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 4; COMB Node = 'FramesyncFSM:comb_79\|Equal4~61'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.275 ns) 13.497 ns FramesyncFSM:comb_79\|DataOut 16 REG LCCOMB_X36_Y12_N30 1 " "Info: 16: + IC(0.443 ns) + CELL(0.275 ns) = 13.497 ns; Loc. = LCCOMB_X36_Y12_N30; Fanout = 1; REG Node = 'FramesyncFSM:comb_79\|DataOut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { FramesyncFSM:comb_79|Equal4~61 FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.158 ns ( 53.03 % ) " "Info: Total cell delay = 7.158 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.339 ns ( 46.97 % ) " "Info: Total interconnect delay = 6.339 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.497 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|State[1]~2 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.497 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|State[1]~2 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Equal4~61 {} FramesyncFSM:comb_79|DataOut {} } { 0.000ns 0.000ns 1.457ns 1.045ns 0.494ns 0.414ns 0.288ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.255ns 0.411ns 0.000ns 0.290ns 0.443ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.275ns 0.150ns 1.381ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.936ns 0.150ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 6.399 ns - Shortest register " "Info: - Shortest clock path from clock \"sysclk\" to source register is 6.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.787 ns) 3.243 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X40_Y16_N23 4 " "Info: 2: + IC(1.457 ns) + CELL(0.787 ns) = 3.243 ns; Loc. = LCFF_X40_Y16_N23; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.000 ns) 4.853 ns FrameTrans:comb_78\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G7 61 " "Info: 3: + IC(1.610 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = CLKCTRL_G7; Fanout = 61; COMB Node = 'FrameTrans:comb_78\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 6.399 ns FrameTrans:comb_78\|DataIn 4 REG LCFF_X54_Y22_N1 3 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 6.399 ns; Loc. = LCFF_X54_Y22_N1; Fanout = 3; REG Node = 'FrameTrans:comb_78\|DataIn'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { FrameTrans:comb_78|Clk_10ms~clkctrl FrameTrans:comb_78|DataIn } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.30 % ) " "Info: Total cell delay = 2.323 ns ( 36.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.076 ns ( 63.70 % ) " "Info: Total interconnect delay = 4.076 ns ( 63.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.399 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameTrans:comb_78|DataIn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.399 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameTrans:comb_78|DataIn {} } { 0.000ns 0.000ns 1.457ns 1.610ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.497 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|State[1]~2 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.497 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|State[1]~2 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Equal4~61 {} FramesyncFSM:comb_79|DataOut {} } { 0.000ns 0.000ns 1.457ns 1.045ns 0.494ns 0.414ns 0.288ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.255ns 0.411ns 0.000ns 0.290ns 0.443ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.275ns 0.150ns 1.381ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.936ns 0.150ns 0.275ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.399 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameTrans:comb_78|DataIn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.399 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameTrans:comb_78|DataIn {} } { 0.000ns 0.000ns 1.457ns 1.610ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.059 ns - Shortest register register " "Info: - Shortest register to register delay is 3.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FrameTrans:comb_78\|DataIn 1 REG LCFF_X54_Y22_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y22_N1; Fanout = 3; REG Node = 'FrameTrans:comb_78\|DataIn'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FrameTrans:comb_78|DataIn } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.621 ns) + CELL(0.438 ns) 3.059 ns FramesyncFSM:comb_79\|DataOut 2 REG LCCOMB_X36_Y12_N30 1 " "Info: 2: + IC(2.621 ns) + CELL(0.438 ns) = 3.059 ns; Loc. = LCCOMB_X36_Y12_N30; Fanout = 1; REG Node = 'FramesyncFSM:comb_79\|DataOut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.059 ns" { FrameTrans:comb_78|DataIn FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.438 ns ( 14.32 % ) " "Info: Total cell delay = 0.438 ns ( 14.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.621 ns ( 85.68 % ) " "Info: Total interconnect delay = 2.621 ns ( 85.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.059 ns" { FrameTrans:comb_78|DataIn FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.059 ns" { FrameTrans:comb_78|DataIn {} FramesyncFSM:comb_79|DataOut {} } { 0.000ns 2.621ns } { 0.000ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 6 -1 0 } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 3 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.497 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|State[1]~2 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.497 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|State[1]~2 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Equal4~61 {} FramesyncFSM:comb_79|DataOut {} } { 0.000ns 0.000ns 1.457ns 1.045ns 0.494ns 0.414ns 0.288ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.255ns 0.411ns 0.000ns 0.290ns 0.443ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.275ns 0.150ns 1.381ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.936ns 0.150ns 0.275ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.399 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameTrans:comb_78|DataIn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.399 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameTrans:comb_78|DataIn {} } { 0.000ns 0.000ns 1.457ns 1.610ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.059 ns" { FrameTrans:comb_78|DataIn FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.059 ns" { FrameTrans:comb_78|DataIn {} FramesyncFSM:comb_79|DataOut {} } { 0.000ns 2.621ns } { 0.000ns 0.438ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "FramesyncFSM:comb_79\|Count256:u1\|count\[0\] KEY\[2\] sysclk 2.371 ns register " "Info: tsu for register \"FramesyncFSM:comb_79\|Count256:u1\|count\[0\]\" (data pin = \"KEY\[2\]\", clock pin = \"sysclk\") is 2.371 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.807 ns + Longest pin register " "Info: + Longest pin to register delay is 8.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.151 ns) 6.993 ns FramesyncFSM:comb_79\|CountEn~head_lut 2 COMB LOOP LCCOMB_X38_Y12_N24 2 " "Info: 2: + IC(0.000 ns) + CELL(6.151 ns) = 6.993 ns; Loc. = LCCOMB_X38_Y12_N24; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|CountEn~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|CountEn~head_lut LCCOMB_X38_Y12_N24 " "Info: Loc. = LCCOMB_X38_Y12_N24; Node \"FramesyncFSM:comb_79\|CountEn~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|CountEn~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|CountEn~24 LCCOMB_X40_Y12_N24 " "Info: Loc. = LCCOMB_X40_Y12_N24; Node \"FramesyncFSM:comb_79\|CountEn~24\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|CountEn~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|CountEn~head_lut } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|CountEn~24 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { KEY[2] FramesyncFSM:comb_79|CountEn~head_lut } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.393 ns) 8.065 ns FramesyncFSM:comb_79\|Count256:u1\|count\[4\]~130 3 COMB LCCOMB_X40_Y12_N28 8 " "Info: 3: + IC(0.679 ns) + CELL(0.393 ns) = 8.065 ns; Loc. = LCCOMB_X40_Y12_N28; Fanout = 8; COMB Node = 'FramesyncFSM:comb_79\|Count256:u1\|count\[4\]~130'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { FramesyncFSM:comb_79|CountEn~head_lut FramesyncFSM:comb_79|Count256:u1|count[4]~130 } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.510 ns) 8.807 ns FramesyncFSM:comb_79\|Count256:u1\|count\[0\] 4 REG LCFF_X40_Y12_N3 3 " "Info: 4: + IC(0.232 ns) + CELL(0.510 ns) = 8.807 ns; Loc. = LCFF_X40_Y12_N3; Fanout = 3; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { FramesyncFSM:comb_79|Count256:u1|count[4]~130 FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.896 ns ( 89.66 % ) " "Info: Total cell delay = 7.896 ns ( 89.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns ( 10.34 % ) " "Info: Total interconnect delay = 0.911 ns ( 10.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.807 ns" { KEY[2] FramesyncFSM:comb_79|CountEn~head_lut FramesyncFSM:comb_79|Count256:u1|count[4]~130 FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.807 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|CountEn~head_lut {} FramesyncFSM:comb_79|Count256:u1|count[4]~130 {} FramesyncFSM:comb_79|Count256:u1|count[0] {} } { 0.000ns 0.000ns 0.000ns 0.679ns 0.232ns } { 0.000ns 0.842ns 6.151ns 0.393ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 6.400 ns - Shortest register " "Info: - Shortest clock path from clock \"sysclk\" to destination register is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.787 ns) 3.243 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X40_Y16_N23 4 " "Info: 2: + IC(1.457 ns) + CELL(0.787 ns) = 3.243 ns; Loc. = LCFF_X40_Y16_N23; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.000 ns) 4.853 ns FrameTrans:comb_78\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G7 61 " "Info: 3: + IC(1.610 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = CLKCTRL_G7; Fanout = 61; COMB Node = 'FrameTrans:comb_78\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 6.400 ns FramesyncFSM:comb_79\|Count256:u1\|count\[0\] 4 REG LCFF_X40_Y12_N3 3 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 6.400 ns; Loc. = LCFF_X40_Y12_N3; Fanout = 3; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { FrameTrans:comb_78|Clk_10ms~clkctrl FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.30 % ) " "Info: Total cell delay = 2.323 ns ( 36.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.077 ns ( 63.70 % ) " "Info: Total interconnect delay = 4.077 ns ( 63.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FramesyncFSM:comb_79|Count256:u1|count[0] {} } { 0.000ns 0.000ns 1.457ns 1.610ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.807 ns" { KEY[2] FramesyncFSM:comb_79|CountEn~head_lut FramesyncFSM:comb_79|Count256:u1|count[4]~130 FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.807 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|CountEn~head_lut {} FramesyncFSM:comb_79|Count256:u1|count[4]~130 {} FramesyncFSM:comb_79|Count256:u1|count[0] {} } { 0.000ns 0.000ns 0.000ns 0.679ns 0.232ns } { 0.000ns 0.842ns 6.151ns 0.393ns 0.510ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FramesyncFSM:comb_79|Count256:u1|count[0] {} } { 0.000ns 0.000ns 1.457ns 1.610ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sysclk LED\[3\] FramesyncFSM:comb_79\|RecCount\[0\] 19.657 ns register " "Info: tco from clock \"sysclk\" to destination pin \"LED\[3\]\" through register \"FramesyncFSM:comb_79\|RecCount\[0\]\" is 19.657 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 10.844 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to source register is 10.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.787 ns) 3.243 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X40_Y16_N23 4 " "Info: 2: + IC(1.457 ns) + CELL(0.787 ns) = 3.243 ns; Loc. = LCFF_X40_Y16_N23; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 5.075 ns FramesyncFSM:comb_79\|Count256:u1\|inter 3 REG LCFF_X37_Y12_N31 11 " "Info: 3: + IC(1.045 ns) + CELL(0.787 ns) = 5.075 ns; Loc. = LCFF_X37_Y12_N31; Fanout = 11; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|inter'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.275 ns) 5.844 ns FramesyncFSM:comb_79\|MissCount\[0\]~268 4 COMB LCCOMB_X38_Y12_N14 2 " "Info: 4: + IC(0.494 ns) + CELL(0.275 ns) = 5.844 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~268'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.275 ns) 6.533 ns FramesyncFSM:comb_79\|MissCount\[0\] 5 REG LCCOMB_X37_Y12_N2 7 " "Info: 5: + IC(0.414 ns) + CELL(0.275 ns) = 6.533 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; REG Node = 'FramesyncFSM:comb_79\|MissCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 6.971 ns FramesyncFSM:comb_79\|Equal1~18 6 COMB LCCOMB_X37_Y12_N10 4 " "Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 6.971 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'FramesyncFSM:comb_79\|Equal1~18'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.381 ns) 8.352 ns FramesyncFSM:comb_79\|Mux1~34 7 COMB LOOP LCCOMB_X37_Y12_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(1.381 ns) = 8.352 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 8.758 ns FramesyncFSM:comb_79\|State\[1\]~0 8 COMB LCCOMB_X37_Y12_N28 1 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 8.758 ns; Loc. = LCCOMB_X37_Y12_N28; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.393 ns) 9.424 ns FramesyncFSM:comb_79\|State\[1\] 9 REG LCCOMB_X37_Y12_N18 26 " "Info: 9: + IC(0.273 ns) + CELL(0.393 ns) = 9.424 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 10.033 ns FramesyncFSM:comb_79\|RecCount\[0\]~211 10 COMB LCCOMB_X38_Y12_N2 1 " "Info: 10: + IC(0.459 ns) + CELL(0.150 ns) = 10.033 ns; Loc. = LCCOMB_X38_Y12_N2; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~211'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.437 ns FramesyncFSM:comb_79\|RecCount\[0\]~214 11 COMB LCCOMB_X38_Y12_N18 2 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 10.437 ns; Loc. = LCCOMB_X38_Y12_N18; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 10.844 ns FramesyncFSM:comb_79\|RecCount\[0\] 12 REG LCCOMB_X38_Y12_N10 6 " "Info: 12: + IC(0.257 ns) + CELL(0.150 ns) = 10.844 ns; Loc. = LCCOMB_X38_Y12_N10; Fanout = 6; REG Node = 'FramesyncFSM:comb_79\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.647 ns ( 52.07 % ) " "Info: Total cell delay = 5.647 ns ( 52.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.197 ns ( 47.93 % ) " "Info: Total interconnect delay = 5.197 ns ( 47.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.844 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.844 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 1.457ns 1.045ns 0.494ns 0.414ns 0.288ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.257ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.275ns 0.150ns 1.381ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.813 ns + Longest register pin " "Info: + Longest register to pin delay is 8.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FramesyncFSM:comb_79\|RecCount\[0\] 1 REG LCCOMB_X38_Y12_N10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y12_N10; Fanout = 6; REG Node = 'FramesyncFSM:comb_79\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.275 ns) 0.765 ns FramesyncFSM:comb_79\|Equal2~35 2 COMB LCCOMB_X38_Y12_N8 5 " "Info: 2: + IC(0.490 ns) + CELL(0.275 ns) = 0.765 ns; Loc. = LCCOMB_X38_Y12_N8; Fanout = 5; COMB Node = 'FramesyncFSM:comb_79\|Equal2~35'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { FramesyncFSM:comb_79|RecCount[0] FramesyncFSM:comb_79|Equal2~35 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.014 ns) 2.779 ns FramesyncFSM:comb_79\|State\[0\]~134 3 COMB LOOP LCCOMB_X37_Y12_N30 25 " "Info: 3: + IC(0.000 ns) + CELL(2.014 ns) = 2.779 ns; Loc. = LCCOMB_X37_Y12_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.150 ns) 3.219 ns FramesyncFSM:comb_79\|Equal4~61 4 COMB LCCOMB_X37_Y12_N12 4 " "Info: 4: + IC(0.290 ns) + CELL(0.150 ns) = 3.219 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 4; COMB Node = 'FramesyncFSM:comb_79\|Equal4~61'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.806 ns) + CELL(2.788 ns) 8.813 ns LED\[3\] 5 PIN PIN_AC22 0 " "Info: 5: + IC(2.806 ns) + CELL(2.788 ns) = 8.813 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { FramesyncFSM:comb_79|Equal4~61 LED[3] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.227 ns ( 59.31 % ) " "Info: Total cell delay = 5.227 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.586 ns ( 40.69 % ) " "Info: Total interconnect delay = 3.586 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.813 ns" { FramesyncFSM:comb_79|RecCount[0] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.813 ns" { FramesyncFSM:comb_79|RecCount[0] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Equal4~61 {} LED[3] {} } { 0.000ns 0.490ns 0.000ns 0.290ns 2.806ns } { 0.000ns 0.275ns 2.014ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.844 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.844 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 1.457ns 1.045ns 0.494ns 0.414ns 0.288ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.257ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.275ns 0.150ns 1.381ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.813 ns" { FramesyncFSM:comb_79|RecCount[0] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.813 ns" { FramesyncFSM:comb_79|RecCount[0] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Equal4~61 {} LED[3] {} } { 0.000ns 0.490ns 0.000ns 0.290ns 2.806ns } { 0.000ns 0.275ns 2.014ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[2\] LED\[3\] 9.342 ns Longest " "Info: Longest tpd from source pin \"KEY\[2\]\" to destination pin \"LED\[3\]\" is 9.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.466 ns) 3.308 ns FramesyncFSM:comb_79\|State\[0\]~134 2 COMB LOOP LCCOMB_X37_Y12_N30 25 " "Info: 2: + IC(0.000 ns) + CELL(2.466 ns) = 3.308 ns; Loc. = LCCOMB_X37_Y12_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { KEY[2] FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.150 ns) 3.748 ns FramesyncFSM:comb_79\|Equal4~61 3 COMB LCCOMB_X37_Y12_N12 4 " "Info: 3: + IC(0.290 ns) + CELL(0.150 ns) = 3.748 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 4; COMB Node = 'FramesyncFSM:comb_79\|Equal4~61'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.806 ns) + CELL(2.788 ns) 9.342 ns LED\[3\] 4 PIN PIN_AC22 0 " "Info: 4: + IC(2.806 ns) + CELL(2.788 ns) = 9.342 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { FramesyncFSM:comb_79|Equal4~61 LED[3] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.246 ns ( 66.86 % ) " "Info: Total cell delay = 6.246 ns ( 66.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.096 ns ( 33.14 % ) " "Info: Total interconnect delay = 3.096 ns ( 33.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.342 ns" { KEY[2] FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.342 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Equal4~61 {} LED[3] {} } { 0.000ns 0.000ns 0.000ns 0.290ns 2.806ns } { 0.000ns 0.842ns 2.466ns 0.150ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "FramesyncFSM:comb_79\|RecCount\[0\] KEY\[2\] sysclk 5.267 ns register " "Info: th for register \"FramesyncFSM:comb_79\|RecCount\[0\]\" (data pin = \"KEY\[2\]\", clock pin = \"sysclk\") is 5.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 10.844 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to destination register is 10.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.787 ns) 3.243 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X40_Y16_N23 4 " "Info: 2: + IC(1.457 ns) + CELL(0.787 ns) = 3.243 ns; Loc. = LCFF_X40_Y16_N23; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 5.075 ns FramesyncFSM:comb_79\|Count256:u1\|inter 3 REG LCFF_X37_Y12_N31 11 " "Info: 3: + IC(1.045 ns) + CELL(0.787 ns) = 5.075 ns; Loc. = LCFF_X37_Y12_N31; Fanout = 11; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|inter'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.275 ns) 5.844 ns FramesyncFSM:comb_79\|MissCount\[0\]~268 4 COMB LCCOMB_X38_Y12_N14 2 " "Info: 4: + IC(0.494 ns) + CELL(0.275 ns) = 5.844 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~268'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.275 ns) 6.533 ns FramesyncFSM:comb_79\|MissCount\[0\] 5 REG LCCOMB_X37_Y12_N2 7 " "Info: 5: + IC(0.414 ns) + CELL(0.275 ns) = 6.533 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; REG Node = 'FramesyncFSM:comb_79\|MissCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 6.971 ns FramesyncFSM:comb_79\|Equal1~18 6 COMB LCCOMB_X37_Y12_N10 4 " "Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 6.971 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'FramesyncFSM:comb_79\|Equal1~18'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.381 ns) 8.352 ns FramesyncFSM:comb_79\|Mux1~34 7 COMB LOOP LCCOMB_X37_Y12_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(1.381 ns) = 8.352 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 8.758 ns FramesyncFSM:comb_79\|State\[1\]~0 8 COMB LCCOMB_X37_Y12_N28 1 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 8.758 ns; Loc. = LCCOMB_X37_Y12_N28; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.393 ns) 9.424 ns FramesyncFSM:comb_79\|State\[1\] 9 REG LCCOMB_X37_Y12_N18 26 " "Info: 9: + IC(0.273 ns) + CELL(0.393 ns) = 9.424 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 10.033 ns FramesyncFSM:comb_79\|RecCount\[0\]~211 10 COMB LCCOMB_X38_Y12_N2 1 " "Info: 10: + IC(0.459 ns) + CELL(0.150 ns) = 10.033 ns; Loc. = LCCOMB_X38_Y12_N2; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~211'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.437 ns FramesyncFSM:comb_79\|RecCount\[0\]~214 11 COMB LCCOMB_X38_Y12_N18 2 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 10.437 ns; Loc. = LCCOMB_X38_Y12_N18; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 10.844 ns FramesyncFSM:comb_79\|RecCount\[0\] 12 REG LCCOMB_X38_Y12_N10 6 " "Info: 12: + IC(0.257 ns) + CELL(0.150 ns) = 10.844 ns; Loc. = LCCOMB_X38_Y12_N10; Fanout = 6; REG Node = 'FramesyncFSM:comb_79\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.647 ns ( 52.07 % ) " "Info: Total cell delay = 5.647 ns ( 52.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.197 ns ( 47.93 % ) " "Info: Total interconnect delay = 5.197 ns ( 47.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.844 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.844 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 1.457ns 1.045ns 0.494ns 0.414ns 0.288ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.257ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.275ns 0.150ns 1.381ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.577 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.466 ns) 3.308 ns FramesyncFSM:comb_79\|State\[0\]~134 2 COMB LOOP LCCOMB_X37_Y12_N30 25 " "Info: 2: + IC(0.000 ns) + CELL(2.466 ns) = 3.308 ns; Loc. = LCCOMB_X37_Y12_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X37_Y12_N30 " "Info: Loc. = LCCOMB_X37_Y12_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X37_Y12_N6 " "Info: Loc. = LCCOMB_X37_Y12_N6; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { KEY[2] FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.150 ns) 4.644 ns FramesyncFSM:comb_79\|Mux4~297 3 COMB LCCOMB_X38_Y12_N12 2 " "Info: 3: + IC(1.186 ns) + CELL(0.150 ns) = 4.644 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|Mux4~297'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux4~297 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.149 ns) 5.049 ns FramesyncFSM:comb_79\|Mux2~26 4 COMB LCCOMB_X38_Y12_N20 1 " "Info: 4: + IC(0.256 ns) + CELL(0.149 ns) = 5.049 ns; Loc. = LCCOMB_X38_Y12_N20; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|Mux2~26'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { FramesyncFSM:comb_79|Mux4~297 FramesyncFSM:comb_79|Mux2~26 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 5.577 ns FramesyncFSM:comb_79\|RecCount\[0\] 5 REG LCCOMB_X38_Y12_N10 6 " "Info: 5: + IC(0.253 ns) + CELL(0.275 ns) = 5.577 ns; Loc. = LCCOMB_X38_Y12_N10; Fanout = 6; REG Node = 'FramesyncFSM:comb_79\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { FramesyncFSM:comb_79|Mux2~26 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.882 ns ( 69.61 % ) " "Info: Total cell delay = 3.882 ns ( 69.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.695 ns ( 30.39 % ) " "Info: Total interconnect delay = 1.695 ns ( 30.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.577 ns" { KEY[2] FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux4~297 FramesyncFSM:comb_79|Mux2~26 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.577 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Mux4~297 {} FramesyncFSM:comb_79|Mux2~26 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 0.000ns 1.186ns 0.256ns 0.253ns } { 0.000ns 0.842ns 2.466ns 0.150ns 0.149ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.844 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|RecCount[0]~211 FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.844 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|RecCount[0]~211 {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 1.457ns 1.045ns 0.494ns 0.414ns 0.288ns 0.000ns 0.256ns 0.273ns 0.459ns 0.254ns 0.257ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.275ns 0.150ns 1.381ns 0.150ns 0.393ns 0.150ns 0.150ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.577 ns" { KEY[2] FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux4~297 FramesyncFSM:comb_79|Mux2~26 FramesyncFSM:comb_79|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.577 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Mux4~297 {} FramesyncFSM:comb_79|Mux2~26 {} FramesyncFSM:comb_79|RecCount[0] {} } { 0.000ns 0.000ns 0.000ns 1.186ns 0.256ns 0.253ns } { 0.000ns 0.842ns 2.466ns 0.150ns 0.149ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Allocated 181 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 23:45:16 2014 " "Info: Processing ended: Wed May 28 23:45:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
