// Seed: 2887789028
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5
);
  logic id_7 = id_1;
  assign id_2 = id_7 == -1;
  wire id_8;
  ;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output wand id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
  initial
  fork : SymbolIdentifier
  join : SymbolIdentifier
  wire id_5;
endmodule
module module_2 (
    input tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    input supply0 id_5,
    output uwire id_6,
    output tri1 id_7,
    input wor id_8,
    input supply1 id_9,
    output uwire id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_6,
      id_5,
      id_6,
      id_5
  );
endmodule
