from .digital_logic import (
    generate_verilog_and_verification_from_truth_table,
    run_verification_simulation_for_design,
)
