
---------- Begin Simulation Statistics ----------
simSeconds                                   0.133339                       # Number of seconds simulated (Second)
simTicks                                 133338622000                       # Number of ticks simulated (Tick)
finalTick                                133338622000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    134.53                       # Real time elapsed on the host (Second)
hostTickRate                                991125062                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     789356                       # Number of bytes of host memory used (Byte)
simInsts                                     38716714                       # Number of instructions simulated (Count)
simOps                                       62203167                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   287787                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     462365                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     66445550                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000002                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.001338                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |    66445431    100.00%    100.00% |         119      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     66445550                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     66445550                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.006739                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.000408                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       0.758313                       (Unspecified)
system.caches.m_latencyHistSeqr          |    66443635    100.00%    100.00% |        1716      0.00%    100.00% |          83      0.00%    100.00% |          30      0.00%    100.00% |          57      0.00%    100.00% |          28      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       66445550                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     66439099                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |    66439099    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     66439099                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         6451                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    70.413889                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.794157                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    33.245730                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        4536     70.31%     70.31% |        1716     26.60%     96.92% |          83      1.29%     98.20% |          30      0.47%     98.67% |          57      0.88%     99.55% |          28      0.43%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         6451                       (Unspecified)
system.caches.L1Cache_Controller.Load    |    60794906    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Load::total     60794906                       (Unspecified)
system.caches.L1Cache_Controller.Store   |     5650644    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Store::total      5650644                       (Unspecified)
system.caches.L1Cache_Controller.Replacement |     1923780    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement::total      1923780                       (Unspecified)
system.caches.L1Cache_Controller.PutAck  |        6012    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.PutAck::total         6012                       (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks |        6451    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks::total         6451                       (Unspecified)
system.caches.L1Cache_Controller.I.Load  |        5205    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load::total         5205                       (Unspecified)
system.caches.L1Cache_Controller.I.Store |        1063    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store::total         1063                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks |        5205    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks::total         5205                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks |        1063    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks::total         1063                       (Unspecified)
system.caches.L1Cache_Controller.S.Load  |    50433898    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Load::total     50433898                       (Unspecified)
system.caches.L1Cache_Controller.S.Store |         183    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Store::total          183                       (Unspecified)
system.caches.L1Cache_Controller.S.Replacement |        4820    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Replacement::total         4820                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks |         183    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks::total          183                       (Unspecified)
system.caches.L1Cache_Controller.M.Load  |    10355803    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load::total     10355803                       (Unspecified)
system.caches.L1Cache_Controller.M.Store |     5649398    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store::total      5649398                       (Unspecified)
system.caches.L1Cache_Controller.M.Replacement |        1192    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement::total         1192                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement |      380215    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement::total       380215                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck |        1192    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck::total         1192                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement |     1537553    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement::total      1537553                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck |        4820    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck::total         4820                       (Unspecified)
system.caches.Directory_Controller.GetS          5205      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GetM          1246      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSLast         4820      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutMOwner         1192      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemData         6451      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemAck         1192      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetS         5205      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetM         1063      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetM          183      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSLast         4820      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PutMOwner         1192      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.MemData         5205      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M_m.MemData         1246      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI_m.MemAck         1192      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         6451                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    70.413889                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.794157                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    33.245730                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        4536     70.31%     70.31% |        1716     26.60%     96.92% |          83      1.29%     98.20% |          30      0.47%     98.67% |          57      0.88%     99.55% |          28      0.43%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         6451                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr         6450                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     10737549                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.020002                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.001211                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     1.309224                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    10736663     99.99%     99.99% |         794      0.01%    100.00% |          35      0.00%    100.00% |          17      0.00%    100.00% |          25      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     10737549                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples     10734456                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    10734456    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total     10734456                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3093                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    70.437439                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    66.795215                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    33.625752                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2207     71.35%     71.35% |         794     25.67%     97.03% |          35      1.13%     98.16% |          17      0.55%     98.71% |          25      0.81%     99.52% |          14      0.45%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3093                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5255892                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.015969                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.000958                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.193808                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5255414     99.99%     99.99% |         428      0.01%    100.00% |          22      0.00%    100.00% |           9      0.00%    100.00% |          13      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5255892                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5254691                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |     5254691    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5254691                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         1201                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    70.883430                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.025475                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.817203                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         723     60.20%     60.20% |         428     35.64%     95.84% |          22      1.83%     97.67% |           9      0.75%     98.42% |          13      1.08%     99.50% |           6      0.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         1201                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples     50057357                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.002931                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.000178                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     0.493195                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |    50056815    100.00%    100.00% |         485      0.00%    100.00% |          26      0.00%    100.00% |           4      0.00%    100.00% |          19      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total     50057357                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples     50055245                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    50055245    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total     50055245                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2112                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    70.474432                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.628262                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    30.644866                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1570     74.34%     74.34% |         485     22.96%     97.30% |          26      1.23%     98.53% |           4      0.19%     98.72% |          19      0.90%     99.62% |           8      0.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2112                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       394752                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.005976                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.000448                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.583212                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      394707     99.99%     99.99% |           4      0.00%     99.99% |           6      0.00%     99.99% |          26      0.01%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       394752                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       394707                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      394707    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       394707                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           45                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    53.422222                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    50.753972                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    15.535135                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           4      8.89%      8.89% |           6     13.33%     22.22% |          26     57.78%     80.00% |           7     15.56%     95.56% |           2      4.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           45                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3093                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    70.437439                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    66.795215                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    33.625752                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2207     71.35%     71.35% |         794     25.67%     97.03% |          35      1.13%     98.16% |          17      0.55%     98.71% |          25      0.81%     99.52% |          14      0.45%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3093                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         1201                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    70.883430                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.025475                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.817203                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         723     60.20%     60.20% |         428     35.64%     95.84% |          22      1.83%     97.67% |           9      0.75%     98.42% |          13      1.08%     99.50% |           6      0.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         1201                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2112                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    70.474432                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.628262                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    30.644866                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1570     74.34%     74.34% |         485     22.96%     97.30% |          26      1.23%     98.53% |           4      0.19%     98.72% |          19      0.90%     99.62% |           8      0.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2112                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           45                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    53.422222                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    50.753972                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    15.535135                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           4      8.89%      8.89% |           6     13.33%     22.22% |          26     57.78%     80.00% |           7     15.56%     95.56% |           2      4.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           45                       (Unspecified)
system.caches.controllers0.fullyBusyCycles        60120                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardFromDir.m_buf_msgs     0.000045                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardFromDir.m_stall_time  4999.414798                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.498773                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1028.195274                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestToDir.m_buf_msgs     0.000093                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestToDir.m_stall_time   999.999985                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_buf_msgs     0.000048                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_stall_time  4999.997263                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers2.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers2.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers3.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers3.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.forwardToCache.m_buf_msgs     0.000046                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.forwardToCache.m_stall_time   999.984903                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.requestFromCache.m_buf_msgs     0.000093                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestFromCache.m_stall_time  4999.999775                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.requestToMemory.m_buf_msgs     0.000057                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestToMemory.m_stall_time   999.999948                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseFromMemory.m_buf_msgs     0.000073                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseFromMemory.m_stall_time   999.999490                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseToCache.m_buf_msgs     0.000048                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseToCache.m_stall_time   999.999483                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         34566                       (Unspecified)
system.caches.network.msg_byte.Control         276528                       (Unspecified)
system.caches.network.msg_count.Data            15286                       (Unspecified)
system.caches.network.msg_byte.Data           1100592                       (Unspecified)
system.caches.network.int_link_buffers49.m_buf_msgs     0.000045                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers49.m_stall_time  2999.648924                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers50.m_buf_msgs     0.000048                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers50.m_stall_time  2999.998403                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000093                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  2999.999910                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.006455                       (Unspecified)
system.caches.network.routers0.msg_count.Control::0        11271                       (Unspecified)
system.caches.network.routers0.msg_count.Control::1         6012                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::0        90168                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::1        48096                       (Unspecified)
system.caches.network.routers0.msg_count.Data::0         1192                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6451                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::0        85824                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       464472                       (Unspecified)
system.caches.network.routers0.port_buffers1.m_buf_msgs     0.000045                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers1.m_stall_time  3999.531869                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers12.m_buf_msgs     0.000093                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers12.m_stall_time  1999.999955                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers2.m_buf_msgs     0.000048                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers2.m_stall_time  3999.997840                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.024026                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::1         6012                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::1        48096                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Data::2         6451                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Data::2       464472                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle04.link_utilization     0.008249                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Control::0        11271                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Control::0        90168                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Data::0         1192                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Data::0        85824                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle04.link_utilization            0                       (Unspecified)
system.caches.network.routers2.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers2.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle04.link_utilization            0                       (Unspecified)
system.caches.network.routers3.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers3.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle04.link_utilization            0                       (Unspecified)
system.caches.network.routers4.percent_links_utilized     0.006455                       (Unspecified)
system.caches.network.routers4.msg_count.Control::0        11271                       (Unspecified)
system.caches.network.routers4.msg_count.Control::1         6012                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::0        90168                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::1        48096                       (Unspecified)
system.caches.network.routers4.msg_count.Data::0         1192                       (Unspecified)
system.caches.network.routers4.msg_count.Data::2         6451                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::0        85824                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::2       464472                       (Unspecified)
system.caches.network.routers4.port_buffers0.m_buf_msgs     0.000093                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers0.m_stall_time  3999.999850                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers4.m_buf_msgs     0.000045                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers4.m_stall_time  1999.765964                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers5.m_buf_msgs     0.000048                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers5.m_stall_time  1999.998950                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers4.throttle00.link_utilization     0.008249                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Control::0        11271                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Control::0        90168                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Data::0         1192                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Data::0        85824                       (Unspecified)
system.caches.network.routers4.throttle01.link_utilization     0.024026                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Control::1         6012                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Control::1        48096                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Data::2         6451                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Data::2       464472                       (Unspecified)
system.caches.network.routers4.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers4.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers4.throttle04.link_utilization            0                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers0.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers1.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers2.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers3.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                       133338622                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts     38716714                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps     62203167                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses     61996496                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses       231489                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns      2452678                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts       950456                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts     61996496                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts       231489                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads    144452644                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites     53130922                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads       382061                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites       196938                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads      9361554                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites     22257050                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs     16388137                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts     11132340                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts      5255797                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 133338621.999000                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches      3589744                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass        22384      0.04%      0.04% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu     45626358     73.35%     73.39% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult        10533      0.02%     73.40% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv         1390      0.00%     73.41% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd        10442      0.02%     73.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     73.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt           32      0.00%     73.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     73.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     73.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     73.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     73.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     73.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd          968      0.00%     73.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     73.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu        33804      0.05%     73.48% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     73.48% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt        34122      0.05%     73.53% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc        74665      0.12%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift          442      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     73.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead     11097948     17.84%     91.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite      5238351      8.42%     99.92% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead        34392      0.06%     99.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite        17446      0.03%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total     62203277                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses               11132352                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                5255904                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      159                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       32                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               50057413                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      189                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   47                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.mem_ctrl.avgPriority_caches.controllers4::samples      7443.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.166869764500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            72                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            72                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                47888                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1088                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         6451                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1192                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       6451                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1192                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     191                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      9                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.30                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   6451                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1192                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     6259                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           72                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       86.458333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      62.356375                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     122.307272                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31              10     13.89%     13.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63             30     41.67%     55.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95             18     25.00%     80.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127             7      9.72%     90.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159            1      1.39%     91.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-191            2      2.78%     94.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-223            1      1.39%     95.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-287            1      1.39%     97.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383            1      1.39%     98.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::960-991            1      1.39%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             72                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           72                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.083333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.078715                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.402457                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                69     95.83%     95.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      4.17%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             72                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    12224                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   412864                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 76288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               3096357.18299234                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               572137.30617375                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   133338563000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    17445841.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers4       400640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers4        74112                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers4 3004680.819335301407                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers4 555817.953480875236                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers4         6451                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers4         1192                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers4    181016500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers4 3095998550000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers4     28060.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers4 2597314219.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers4       412864                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          412864                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers4        76288                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        76288                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers4         6451                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             6451                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers4         1192                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1192                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers4      3096357                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            3096357                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers4       572137                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            572137                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers4      3668494                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           3668494                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  6260                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1158                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           605                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           506                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           361                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           295                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           652                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          214                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          647                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            42                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            63                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            53                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           233                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          114                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           39                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          246                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           63                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 63641500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               31300000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           181016500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10166.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28916.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 4393                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1019                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             70.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1993                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   236.957351                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   143.166849                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   276.788682                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          935     46.91%     46.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          475     23.83%     70.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          180      9.03%     79.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          101      5.07%     84.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           61      3.06%     87.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           57      2.86%     90.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           34      1.71%     92.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           29      1.46%     93.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          121      6.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1993                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 400640                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               74112                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                 3.004681                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.555818                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                72.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6204660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3275085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        22426740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2390760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 10525095360.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   2632339230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  48985324320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    62177056155                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    466.309425                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 127325811500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4452240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1560570500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          8118180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          4288350                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        22269660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        3654000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 10525095360.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2916093780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  48746373120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    62225892450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    466.675683                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 126701749250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4452240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   2184632750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 133338622000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
