verilog isim_temp "SignExtend_16to32.v"
verilog isim_temp "Mux2to1_5bit.v"
verilog isim_temp "../../Lab 4/RegisterFile/RegFile32.v"
verilog isim_temp "../../Lab 3/Lab3Xilinx/ALU_Control.v"
verilog isim_temp "../../Lab 3/Lab3Xilinx/ALU.v"
verilog isim_temp "../../Lab 1/Lab1_Mux2to1_32bit/Mux2to1_32bit.v"
verilog isim_temp "CPU_EU.v"
verilog isim_temp "CPU_EU_Test.v"
verilog isim_temp "C:/Xilinx/12.2/ISE_DS/ISE//verilog/src/glbl.v"
