Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Wed Nov 19 19:50:15 2025
| Host             : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file ModMul_power_routed.rpt -pb ModMul_power_summary_routed.pb -rpx ModMul_power_routed.rpx
| Design           : ModMul
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 6.127         |
|   FPGA Power (W)         | 5.778         |
|   HBM Power (W)          | 0.350         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 153.873 (MET) |
| Dynamic (W)              | 0.450         |
| Device Static (W)        | 5.678         |
| Effective TJA (C/W)      | 0.8           |
| Max Ambient (C)          | 95.4          |
| Junction Temperature (C) | 59.6          |
| Confidence Level         | Low           |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.015 |        3 |       --- |             --- |
| CLB Logic               |     0.049 |     2784 |       --- |             --- |
|   LUT as Logic          |     0.037 |      997 |   1303680 |            0.08 |
|   LUT as Shift Register |     0.005 |       74 |    600960 |            0.01 |
|   CARRY8                |     0.003 |      131 |    162960 |            0.08 |
|   Register              |     0.003 |     1139 |   2607360 |            0.04 |
|   Others                |     0.000 |       81 |       --- |             --- |
| Signals                 |     0.067 |     3009 |       --- |             --- |
| DSPs                    |     0.040 |       18 |      9024 |            0.20 |
| I/O                     |     0.279 |      244 |       624 |           39.10 |
| Static Power            |     5.678 |          |           |                 |
| Total                   |     6.127 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)    |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Vccint     |       0.850 |     4.175 |       0.201 |      3.974 |       NA    |     150.000 | 145.825 (MET) |
| Vccint_io  |       0.850 |     0.495 |       0.015 |      0.480 |       NA    |       5.000 | 4.505 (MET)   |
| Vccbram    |       0.850 |     0.103 |       0.000 |      0.103 |       NA    |       3.000 | 2.897 (MET)   |
| Vccaux     |       1.800 |     0.745 |       0.000 |      0.745 |       NA    |       4.000 | 3.255 (MET)   |
| Vccaux_io  |       1.800 |     0.073 |       0.038 |      0.035 |       NA    |       3.000 | 2.927 (MET)   |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco18     |       1.800 |     0.110 |       0.110 |      0.000 |       NA    |       0.500 | 0.390 (MET)   |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       2.000 | 2.000 (MET)   |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    |       0.025 | 0.001 (MET)   |
| VCC_IO_HBM |       1.200 |     0.114 |       0.000 |      0.114 |       NA    |       6.000 | 5.886 (MET)   |
| VCC_HBM    |       1.200 |     0.135 |       0.000 |      0.135 |       NA    |      12.000 | 11.865 (MET)  |
| VCCAUX_HBM |       2.500 |     0.023 |       0.000 |      0.023 |       NA    |       4.000 | 3.977 (MET)   |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    |       4.000 | 4.000 (MET)   |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       8.000 | 8.000 (MET)   |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.500 | 0.500 (MET)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             3.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+-----------+
| Name            | Power (W) |
+-----------------+-----------+
| ModMul          |     0.450 |
|   delay_m1      |     0.004 |
|   delay_m3      |     0.003 |
|   delay_mu      |     0.004 |
|   delay_q       |     0.005 |
|   delay_q_final |     0.003 |
|   delay_z       |     0.018 |
|   mul_w1        |     0.008 |
|     mul_0       |     0.008 |
|   mul_w3        |     0.008 |
|     mul_0       |     0.008 |
|   mul_w5        |     0.005 |
|     mul_0       |     0.005 |
|   mul_w_mu_0    |     0.006 |
|   mul_w_mu_2    |     0.016 |
|   mul_w_mu_4    |     0.007 |
|   mul_y0        |     0.009 |
|   mul_y2        |     0.006 |
|   mul_y4        |     0.004 |
|   mul_z0        |     0.009 |
|   mul_z2        |     0.010 |
|   mul_z4        |     0.008 |
|   pipe_r        |     0.001 |
|   pipe_w0_sub   |     0.001 |
|   pipe_w1       |     0.003 |
|   pipe_w3       |     0.002 |
|   pipe_w5       |     0.003 |
|   pipe_z1       |     0.002 |
|   pipe_z3       |     0.002 |
|   pipe_z5       |     0.003 |
+-----------------+-----------+


