# Reading C:/Program Files/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do teste_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\Program Files\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\Program Files\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/teste_H {C:/Users/ferre/Desktop/teste/Hardware/teste_H/teste.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module teste
# 
# Top level modules:
# 	teste
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/ula_fl.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mymux
# -- Compiling module norm
# -- Compiling module denorm
# -- Compiling module outmux
# -- Compiling module mysoma
# -- Compiling module mymult
# -- Compiling module mydiv
# -- Compiling module ula_fl
# 
# Top level modules:
# 	ula_fl
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/stack_pointer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module stack_pointer
# 
# Top level modules:
# 	stack_pointer
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/reg_file.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/proc_fl.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module proc_fl
# 
# Top level modules:
# 	proc_fl
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/prefetch.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module prefetch
# 
# Top level modules:
# 	prefetch
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/mem_instr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mem_instr
# 
# Top level modules:
# 	mem_instr
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/mem_data.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mem_data
# 
# Top level modules:
# 	mem_data
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/int2float.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module int2float
# 
# Top level modules:
# 	int2float
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/instr_dec_fl.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module instr_dec_fl
# 
# Top level modules:
# 	instr_dec_fl
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/float2int.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module float2int
# 
# Top level modules:
# 	float2int
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/float2index.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module float2index
# 
# Top level modules:
# 	float2index
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/core_fl.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module core_fl
# 
# Top level modules:
# 	core_fl
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Proc_IP {C:/Users/ferre/Desktop/teste/Hardware/Proc_IP/addr_dec.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module addr_dec
# 
# Top level modules:
# 	addr_dec
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/teste/Hardware/Quartus_Files/../teste_H {C:/Users/ferre/Desktop/teste/Hardware/Quartus_Files/../teste_H/teste_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module teste_tb
# 
# Top level modules:
# 	teste_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  teste_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps teste_tb 
# Loading work.teste_tb
# Loading work.teste
# Loading work.int2float
# Loading work.proc_fl
# Loading work.mem_data
# Loading work.float2int
# Loading work.addr_dec
# Loading work.core_fl
# Loading work.pc
# Loading work.prefetch
# Loading work.instr_dec_fl
# Loading work.stack_pointer
# Loading work.ula_fl
# Loading work.denorm
# Loading work.outmux
# Loading work.norm
# Loading work.mymux
# Loading work.float2index
# Loading work.mem_instr
# Loading work.mysoma
# Loading work.mymult
# Loading work.reg_file
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 us
run 10ms
run 11ms
