// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_load_reload,
        col_sum_4_load_reload,
        col_sum_8_load_reload,
        col_sum_12_load_reload,
        col_sum_16_load_reload,
        col_sum_20_load_reload,
        col_sum_24_load_reload,
        col_sum_28_load_reload,
        col_sum_32_load_reload,
        col_sum_36_load_reload,
        col_sum_40_load_reload,
        col_sum_44_load_reload,
        col_sum_48_load_reload,
        col_sum_52_load_reload,
        col_sum_56_load_reload,
        col_sum_60_load_reload,
        col_sum_1_load_reload,
        col_sum_5_load_reload,
        col_sum_9_load_reload,
        col_sum_13_load_reload,
        col_sum_17_load_reload,
        col_sum_21_load_reload,
        col_sum_25_load_reload,
        col_sum_29_load_reload,
        col_sum_33_load_reload,
        col_sum_37_load_reload,
        col_sum_41_load_reload,
        col_sum_45_load_reload,
        col_sum_49_load_reload,
        col_sum_53_load_reload,
        col_sum_57_load_reload,
        col_sum_61_load_reload,
        col_sum_2_load_reload,
        col_sum_6_load_reload,
        col_sum_10_load_reload,
        col_sum_14_load_reload,
        col_sum_18_load_reload,
        col_sum_22_load_reload,
        col_sum_26_load_reload,
        col_sum_30_load_reload,
        col_sum_34_load_reload,
        col_sum_38_load_reload,
        col_sum_42_load_reload,
        col_sum_46_load_reload,
        col_sum_50_load_reload,
        col_sum_54_load_reload,
        col_sum_58_load_reload,
        col_sum_62_load_reload,
        col_sum_3_load_reload,
        col_sum_7_load_reload,
        col_sum_11_load_reload,
        col_sum_15_load_reload,
        col_sum_19_load_reload,
        col_sum_23_load_reload,
        col_sum_27_load_reload,
        col_sum_31_load_reload,
        col_sum_35_load_reload,
        col_sum_39_load_reload,
        col_sum_43_load_reload,
        col_sum_47_load_reload,
        col_sum_51_load_reload,
        col_sum_55_load_reload,
        col_sum_59_load_reload,
        col_sum_63_load_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_load_reload;
input  [23:0] col_sum_4_load_reload;
input  [23:0] col_sum_8_load_reload;
input  [23:0] col_sum_12_load_reload;
input  [23:0] col_sum_16_load_reload;
input  [23:0] col_sum_20_load_reload;
input  [23:0] col_sum_24_load_reload;
input  [23:0] col_sum_28_load_reload;
input  [23:0] col_sum_32_load_reload;
input  [23:0] col_sum_36_load_reload;
input  [23:0] col_sum_40_load_reload;
input  [23:0] col_sum_44_load_reload;
input  [23:0] col_sum_48_load_reload;
input  [23:0] col_sum_52_load_reload;
input  [23:0] col_sum_56_load_reload;
input  [23:0] col_sum_60_load_reload;
input  [23:0] col_sum_1_load_reload;
input  [23:0] col_sum_5_load_reload;
input  [23:0] col_sum_9_load_reload;
input  [23:0] col_sum_13_load_reload;
input  [23:0] col_sum_17_load_reload;
input  [23:0] col_sum_21_load_reload;
input  [23:0] col_sum_25_load_reload;
input  [23:0] col_sum_29_load_reload;
input  [23:0] col_sum_33_load_reload;
input  [23:0] col_sum_37_load_reload;
input  [23:0] col_sum_41_load_reload;
input  [23:0] col_sum_45_load_reload;
input  [23:0] col_sum_49_load_reload;
input  [23:0] col_sum_53_load_reload;
input  [23:0] col_sum_57_load_reload;
input  [23:0] col_sum_61_load_reload;
input  [23:0] col_sum_2_load_reload;
input  [23:0] col_sum_6_load_reload;
input  [23:0] col_sum_10_load_reload;
input  [23:0] col_sum_14_load_reload;
input  [23:0] col_sum_18_load_reload;
input  [23:0] col_sum_22_load_reload;
input  [23:0] col_sum_26_load_reload;
input  [23:0] col_sum_30_load_reload;
input  [23:0] col_sum_34_load_reload;
input  [23:0] col_sum_38_load_reload;
input  [23:0] col_sum_42_load_reload;
input  [23:0] col_sum_46_load_reload;
input  [23:0] col_sum_50_load_reload;
input  [23:0] col_sum_54_load_reload;
input  [23:0] col_sum_58_load_reload;
input  [23:0] col_sum_62_load_reload;
input  [23:0] col_sum_3_load_reload;
input  [23:0] col_sum_7_load_reload;
input  [23:0] col_sum_11_load_reload;
input  [23:0] col_sum_15_load_reload;
input  [23:0] col_sum_19_load_reload;
input  [23:0] col_sum_23_load_reload;
input  [23:0] col_sum_27_load_reload;
input  [23:0] col_sum_31_load_reload;
input  [23:0] col_sum_35_load_reload;
input  [23:0] col_sum_39_load_reload;
input  [23:0] col_sum_43_load_reload;
input  [23:0] col_sum_47_load_reload;
input  [23:0] col_sum_51_load_reload;
input  [23:0] col_sum_55_load_reload;
input  [23:0] col_sum_59_load_reload;
input  [23:0] col_sum_63_load_reload;
output  [3:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0;
output  [3:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0;
output  [3:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0;
output  [3:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] tmp_fu_684_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln79_fu_706_p1;
reg   [6:0] j_fu_236;
wire   [6:0] add_ln79_fu_1262_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jb;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local;
wire   [16:0] select_ln84_fu_842_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local;
wire   [16:0] select_ln84_1_fu_979_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local;
wire   [16:0] select_ln84_2_fu_1116_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local;
wire   [16:0] select_ln84_3_fu_1253_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;
wire   [3:0] lshr_ln1_fu_696_p4;
wire   [23:0] tmp_6_fu_714_p33;
wire   [5:0] trunc_ln79_fu_692_p1;
wire   [23:0] tmp_6_fu_714_p35;
wire   [37:0] shl_ln1_fu_786_p3;
wire   [37:0] sub_ln84_fu_802_p2;
wire   [15:0] tmp_1_fu_808_p4;
wire   [16:0] zext_ln84_fu_818_p1;
wire   [15:0] tmp_2_fu_828_p4;
wire   [0:0] tmp_9_fu_794_p3;
wire   [16:0] sub_ln84_1_fu_822_p2;
wire   [16:0] zext_ln84_1_fu_838_p1;
wire   [23:0] tmp_s_fu_851_p33;
wire   [23:0] tmp_s_fu_851_p35;
wire   [37:0] shl_ln84_1_fu_923_p3;
wire   [37:0] sub_ln84_2_fu_939_p2;
wire   [15:0] tmp_3_fu_945_p4;
wire   [16:0] zext_ln84_2_fu_955_p1;
wire   [15:0] tmp_4_fu_965_p4;
wire   [0:0] tmp_10_fu_931_p3;
wire   [16:0] sub_ln84_3_fu_959_p2;
wire   [16:0] zext_ln84_3_fu_975_p1;
wire   [23:0] tmp_5_fu_988_p33;
wire   [23:0] tmp_5_fu_988_p35;
wire   [37:0] shl_ln84_2_fu_1060_p3;
wire   [37:0] sub_ln84_4_fu_1076_p2;
wire   [15:0] tmp_7_fu_1082_p4;
wire   [16:0] zext_ln84_4_fu_1092_p1;
wire   [15:0] tmp_8_fu_1102_p4;
wire   [0:0] tmp_11_fu_1068_p3;
wire   [16:0] sub_ln84_5_fu_1096_p2;
wire   [16:0] zext_ln84_5_fu_1112_p1;
wire   [23:0] tmp_12_fu_1125_p33;
wire   [23:0] tmp_12_fu_1125_p35;
wire   [37:0] shl_ln84_3_fu_1197_p3;
wire   [37:0] sub_ln84_6_fu_1213_p2;
wire   [15:0] tmp_14_fu_1219_p4;
wire   [16:0] zext_ln84_6_fu_1229_p1;
wire   [15:0] tmp_15_fu_1239_p4;
wire   [0:0] tmp_13_fu_1205_p3;
wire   [16:0] sub_ln84_7_fu_1233_p2;
wire   [16:0] zext_ln84_7_fu_1249_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_6_fu_714_p1;
wire   [5:0] tmp_6_fu_714_p3;
wire   [5:0] tmp_6_fu_714_p5;
wire   [5:0] tmp_6_fu_714_p7;
wire   [5:0] tmp_6_fu_714_p9;
wire   [5:0] tmp_6_fu_714_p11;
wire   [5:0] tmp_6_fu_714_p13;
wire   [5:0] tmp_6_fu_714_p15;
wire  signed [5:0] tmp_6_fu_714_p17;
wire  signed [5:0] tmp_6_fu_714_p19;
wire  signed [5:0] tmp_6_fu_714_p21;
wire  signed [5:0] tmp_6_fu_714_p23;
wire  signed [5:0] tmp_6_fu_714_p25;
wire  signed [5:0] tmp_6_fu_714_p27;
wire  signed [5:0] tmp_6_fu_714_p29;
wire  signed [5:0] tmp_6_fu_714_p31;
wire   [5:0] tmp_s_fu_851_p1;
wire   [5:0] tmp_s_fu_851_p3;
wire   [5:0] tmp_s_fu_851_p5;
wire   [5:0] tmp_s_fu_851_p7;
wire   [5:0] tmp_s_fu_851_p9;
wire   [5:0] tmp_s_fu_851_p11;
wire   [5:0] tmp_s_fu_851_p13;
wire   [5:0] tmp_s_fu_851_p15;
wire  signed [5:0] tmp_s_fu_851_p17;
wire  signed [5:0] tmp_s_fu_851_p19;
wire  signed [5:0] tmp_s_fu_851_p21;
wire  signed [5:0] tmp_s_fu_851_p23;
wire  signed [5:0] tmp_s_fu_851_p25;
wire  signed [5:0] tmp_s_fu_851_p27;
wire  signed [5:0] tmp_s_fu_851_p29;
wire  signed [5:0] tmp_s_fu_851_p31;
wire   [5:0] tmp_5_fu_988_p1;
wire   [5:0] tmp_5_fu_988_p3;
wire   [5:0] tmp_5_fu_988_p5;
wire   [5:0] tmp_5_fu_988_p7;
wire   [5:0] tmp_5_fu_988_p9;
wire   [5:0] tmp_5_fu_988_p11;
wire   [5:0] tmp_5_fu_988_p13;
wire   [5:0] tmp_5_fu_988_p15;
wire  signed [5:0] tmp_5_fu_988_p17;
wire  signed [5:0] tmp_5_fu_988_p19;
wire  signed [5:0] tmp_5_fu_988_p21;
wire  signed [5:0] tmp_5_fu_988_p23;
wire  signed [5:0] tmp_5_fu_988_p25;
wire  signed [5:0] tmp_5_fu_988_p27;
wire  signed [5:0] tmp_5_fu_988_p29;
wire  signed [5:0] tmp_5_fu_988_p31;
wire   [5:0] tmp_12_fu_1125_p1;
wire   [5:0] tmp_12_fu_1125_p3;
wire   [5:0] tmp_12_fu_1125_p5;
wire   [5:0] tmp_12_fu_1125_p7;
wire   [5:0] tmp_12_fu_1125_p9;
wire   [5:0] tmp_12_fu_1125_p11;
wire   [5:0] tmp_12_fu_1125_p13;
wire   [5:0] tmp_12_fu_1125_p15;
wire  signed [5:0] tmp_12_fu_1125_p17;
wire  signed [5:0] tmp_12_fu_1125_p19;
wire  signed [5:0] tmp_12_fu_1125_p21;
wire  signed [5:0] tmp_12_fu_1125_p23;
wire  signed [5:0] tmp_12_fu_1125_p25;
wire  signed [5:0] tmp_12_fu_1125_p27;
wire  signed [5:0] tmp_12_fu_1125_p29;
wire  signed [5:0] tmp_12_fu_1125_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 j_fu_236 = 7'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U91(
    .din0(col_sum_load_reload),
    .din1(col_sum_4_load_reload),
    .din2(col_sum_8_load_reload),
    .din3(col_sum_12_load_reload),
    .din4(col_sum_16_load_reload),
    .din5(col_sum_20_load_reload),
    .din6(col_sum_24_load_reload),
    .din7(col_sum_28_load_reload),
    .din8(col_sum_32_load_reload),
    .din9(col_sum_36_load_reload),
    .din10(col_sum_40_load_reload),
    .din11(col_sum_44_load_reload),
    .din12(col_sum_48_load_reload),
    .din13(col_sum_52_load_reload),
    .din14(col_sum_56_load_reload),
    .din15(col_sum_60_load_reload),
    .def(tmp_6_fu_714_p33),
    .sel(trunc_ln79_fu_692_p1),
    .dout(tmp_6_fu_714_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U92(
    .din0(col_sum_1_load_reload),
    .din1(col_sum_5_load_reload),
    .din2(col_sum_9_load_reload),
    .din3(col_sum_13_load_reload),
    .din4(col_sum_17_load_reload),
    .din5(col_sum_21_load_reload),
    .din6(col_sum_25_load_reload),
    .din7(col_sum_29_load_reload),
    .din8(col_sum_33_load_reload),
    .din9(col_sum_37_load_reload),
    .din10(col_sum_41_load_reload),
    .din11(col_sum_45_load_reload),
    .din12(col_sum_49_load_reload),
    .din13(col_sum_53_load_reload),
    .din14(col_sum_57_load_reload),
    .din15(col_sum_61_load_reload),
    .def(tmp_s_fu_851_p33),
    .sel(trunc_ln79_fu_692_p1),
    .dout(tmp_s_fu_851_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U93(
    .din0(col_sum_2_load_reload),
    .din1(col_sum_6_load_reload),
    .din2(col_sum_10_load_reload),
    .din3(col_sum_14_load_reload),
    .din4(col_sum_18_load_reload),
    .din5(col_sum_22_load_reload),
    .din6(col_sum_26_load_reload),
    .din7(col_sum_30_load_reload),
    .din8(col_sum_34_load_reload),
    .din9(col_sum_38_load_reload),
    .din10(col_sum_42_load_reload),
    .din11(col_sum_46_load_reload),
    .din12(col_sum_50_load_reload),
    .din13(col_sum_54_load_reload),
    .din14(col_sum_58_load_reload),
    .din15(col_sum_62_load_reload),
    .def(tmp_5_fu_988_p33),
    .sel(trunc_ln79_fu_692_p1),
    .dout(tmp_5_fu_988_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U94(
    .din0(col_sum_3_load_reload),
    .din1(col_sum_7_load_reload),
    .din2(col_sum_11_load_reload),
    .din3(col_sum_15_load_reload),
    .din4(col_sum_19_load_reload),
    .din5(col_sum_23_load_reload),
    .din6(col_sum_27_load_reload),
    .din7(col_sum_31_load_reload),
    .din8(col_sum_35_load_reload),
    .din9(col_sum_39_load_reload),
    .din10(col_sum_43_load_reload),
    .din11(col_sum_47_load_reload),
    .din12(col_sum_51_load_reload),
    .din13(col_sum_55_load_reload),
    .din14(col_sum_59_load_reload),
    .din15(col_sum_63_load_reload),
    .def(tmp_12_fu_1125_p33),
    .sel(trunc_ln79_fu_692_p1),
    .dout(tmp_12_fu_1125_p35)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((tmp_fu_684_p3 == 1'd0)) begin
            j_fu_236 <= add_ln79_fu_1262_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_236 <= 7'd0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_684_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_jb = 7'd0;
    end else begin
        ap_sig_allocacmp_jb = j_fu_236;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_684_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_684_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_684_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_684_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln79_fu_1262_p2 = (ap_sig_allocacmp_jb + 7'd4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign lshr_ln1_fu_696_p4 = {{ap_sig_allocacmp_jb[5:2]}};

assign select_ln84_1_fu_979_p3 = ((tmp_10_fu_931_p3[0:0] == 1'b1) ? sub_ln84_3_fu_959_p2 : zext_ln84_3_fu_975_p1);

assign select_ln84_2_fu_1116_p3 = ((tmp_11_fu_1068_p3[0:0] == 1'b1) ? sub_ln84_5_fu_1096_p2 : zext_ln84_5_fu_1112_p1);

assign select_ln84_3_fu_1253_p3 = ((tmp_13_fu_1205_p3[0:0] == 1'b1) ? sub_ln84_7_fu_1233_p2 : zext_ln84_7_fu_1249_p1);

assign select_ln84_fu_842_p3 = ((tmp_9_fu_794_p3[0:0] == 1'b1) ? sub_ln84_1_fu_822_p2 : zext_ln84_1_fu_838_p1);

assign shl_ln1_fu_786_p3 = {{tmp_6_fu_714_p35}, {14'd0}};

assign shl_ln84_1_fu_923_p3 = {{tmp_s_fu_851_p35}, {14'd0}};

assign shl_ln84_2_fu_1060_p3 = {{tmp_5_fu_988_p35}, {14'd0}};

assign shl_ln84_3_fu_1197_p3 = {{tmp_12_fu_1125_p35}, {14'd0}};

assign sub_ln84_1_fu_822_p2 = (17'd0 - zext_ln84_fu_818_p1);

assign sub_ln84_2_fu_939_p2 = (38'd0 - shl_ln84_1_fu_923_p3);

assign sub_ln84_3_fu_959_p2 = (17'd0 - zext_ln84_2_fu_955_p1);

assign sub_ln84_4_fu_1076_p2 = (38'd0 - shl_ln84_2_fu_1060_p3);

assign sub_ln84_5_fu_1096_p2 = (17'd0 - zext_ln84_4_fu_1092_p1);

assign sub_ln84_6_fu_1213_p2 = (38'd0 - shl_ln84_3_fu_1197_p3);

assign sub_ln84_7_fu_1233_p2 = (17'd0 - zext_ln84_6_fu_1229_p1);

assign sub_ln84_fu_802_p2 = (38'd0 - shl_ln1_fu_786_p3);

assign tmp_10_fu_931_p3 = tmp_s_fu_851_p35[32'd23];

assign tmp_11_fu_1068_p3 = tmp_5_fu_988_p35[32'd23];

assign tmp_12_fu_1125_p33 = 'bx;

assign tmp_13_fu_1205_p3 = tmp_12_fu_1125_p35[32'd23];

assign tmp_14_fu_1219_p4 = {{sub_ln84_6_fu_1213_p2[37:22]}};

assign tmp_15_fu_1239_p4 = {{tmp_12_fu_1125_p35[23:8]}};

assign tmp_1_fu_808_p4 = {{sub_ln84_fu_802_p2[37:22]}};

assign tmp_2_fu_828_p4 = {{tmp_6_fu_714_p35[23:8]}};

assign tmp_3_fu_945_p4 = {{sub_ln84_2_fu_939_p2[37:22]}};

assign tmp_4_fu_965_p4 = {{tmp_s_fu_851_p35[23:8]}};

assign tmp_5_fu_988_p33 = 'bx;

assign tmp_6_fu_714_p33 = 'bx;

assign tmp_7_fu_1082_p4 = {{sub_ln84_4_fu_1076_p2[37:22]}};

assign tmp_8_fu_1102_p4 = {{tmp_5_fu_988_p35[23:8]}};

assign tmp_9_fu_794_p3 = tmp_6_fu_714_p35[32'd23];

assign tmp_fu_684_p3 = ap_sig_allocacmp_jb[32'd6];

assign tmp_s_fu_851_p33 = 'bx;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 = zext_ln79_fu_706_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0 = select_ln84_2_fu_1116_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 = zext_ln79_fu_706_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0 = select_ln84_1_fu_979_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 = zext_ln79_fu_706_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0 = select_ln84_fu_842_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 = zext_ln79_fu_706_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0 = select_ln84_3_fu_1253_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local;

assign trunc_ln79_fu_692_p1 = ap_sig_allocacmp_jb[5:0];

assign zext_ln79_fu_706_p1 = lshr_ln1_fu_696_p4;

assign zext_ln84_1_fu_838_p1 = tmp_2_fu_828_p4;

assign zext_ln84_2_fu_955_p1 = tmp_3_fu_945_p4;

assign zext_ln84_3_fu_975_p1 = tmp_4_fu_965_p4;

assign zext_ln84_4_fu_1092_p1 = tmp_7_fu_1082_p4;

assign zext_ln84_5_fu_1112_p1 = tmp_8_fu_1102_p4;

assign zext_ln84_6_fu_1229_p1 = tmp_14_fu_1219_p4;

assign zext_ln84_7_fu_1249_p1 = tmp_15_fu_1239_p4;

assign zext_ln84_fu_818_p1 = tmp_1_fu_808_p4;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6
