

================================================================
== Synthesis Summary Report of 'md'
================================================================
+ General Information: 
    * Date:           Wed May  7 14:48:16 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        hls_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                  Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                  & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ md                                       |     -|  0.04|  2264321|  1.132e+07|         -|  2264322|     -|        no|     -|   99 (1%)|  8694 (~0%)|  6730 (~0%)|    -|
    | o loop_grid0_x_loop_grid0_y_loop_grid0_z  |     -|  3.65|  2264320|  1.132e+07|     35380|        -|    64|        no|     -|         -|           -|           -|    -|
    |  o loop_grid1_x_loop_grid1_z_loop_p       |     -|  3.65|    35370|  1.768e+05|       131|        -|   270|        no|     -|         -|           -|           -|    -|
    |   + md_Pipeline_loop_q                    |     -|  0.32|      125|    625.000|         -|      125|     -|        no|     -|  33 (~0%)|  4574 (~0%)|  3385 (~0%)|    -|
    |    o loop_q                               |    II|  3.65|      123|    615.000|        88|        4|    10|       yes|     -|         -|           -|           -|    -|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| force_r_address0  | 10       |
| force_r_d0        | 192      |
| force_r_q0        | 192      |
| n_points_address0 | 6        |
| n_points_q0       | 32       |
| position_address0 | 10       |
| position_q0       | 192      |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| n_points | in        | int*     |
| force    | inout     | pointer  |
| position | in        | pointer  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| n_points | n_points_address0 | port    | offset   |
| n_points | n_points_ce0      | port    |          |
| n_points | n_points_q0       | port    |          |
| force    | force_r_address0  | port    | offset   |
| force    | force_r_ce0       | port    |          |
| force    | force_r_we0       | port    |          |
| force    | force_r_d0        | port    |          |
| force    | force_r_q0        | port    |          |
| position | position_address0 | port    | offset   |
| position | position_ce0      | port    |          |
| position | position_q0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                     | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+------------------------------------------+-----+--------+------------+------+---------+---------+
| + md                                     | 99  |        |            |      |         |         |
|   empty_13_fu_416_p2                     | -   |        | empty_13   | add  | fabric  | 0       |
|   empty_14_fu_428_p2                     | -   |        | empty_14   | add  | fabric  | 0       |
|   sub_ln16_fu_460_p2                     | -   |        | sub_ln16   | sub  | fabric  | 0       |
|   empty_18_fu_500_p2                     | -   |        | empty_18   | add  | fabric  | 0       |
|   empty_19_fu_512_p2                     | -   |        | empty_19   | add  | fabric  | 0       |
|   sub_ln18_fu_544_p2                     | -   |        | sub_ln18   | sub  | fabric  | 0       |
|   add_ln14_2_fu_556_p2                   | -   |        | add_ln14_2 | add  | fabric  | 0       |
|   add_ln14_fu_571_p2                     | -   |        | add_ln14   | add  | fabric  | 0       |
|   add_ln14_1_fu_576_p2                   | -   |        | add_ln14_1 | add  | fabric  | 0       |
|   p_mid1112_fu_651_p2                    | -   |        | p_mid1112  | add  | fabric  | 0       |
|   p_mid1114_fu_662_p2                    | -   |        | p_mid1114  | add  | fabric  | 0       |
|   sub_ln16_1_fu_694_p2                   | -   |        | sub_ln16_1 | sub  | fabric  | 0       |
|   add_ln16_fu_741_p2                     | -   |        | add_ln16   | add  | fabric  | 0       |
|   add_ln16_1_fu_747_p2                   | -   |        | add_ln16_1 | add  | fabric  | 0       |
|   empty_22_fu_778_p2                     | -   |        | empty_22   | add  | fabric  | 0       |
|   p_mid167_fu_838_p2                     | -   |        | p_mid167   | add  | fabric  | 0       |
|   p_mid169_fu_850_p2                     | -   |        | p_mid169   | add  | fabric  | 0       |
|   sub_ln18_1_fu_882_p2                   | -   |        | sub_ln18_1 | sub  | fabric  | 0       |
|   empty_24_fu_908_p2                     | -   |        | empty_24   | add  | fabric  | 0       |
|   add_ln33_fu_943_p2                     | -   |        | add_ln33   | add  | fabric  | 0       |
|   empty_27_fu_992_p2                     | -   |        | empty_27   | add  | fabric  | 0       |
|   empty_28_fu_1003_p2                    | -   |        | empty_28   | add  | fabric  | 0       |
|   sub_ln21_fu_1035_p2                    | -   |        | sub_ln21   | sub  | fabric  | 0       |
|   mul_64ns_32ns_96_2_1_U29               | 7   |        | mul_ln8    | mul  | auto    | 1       |
|   mul_64ns_96ns_160_2_1_U30              | 23  |        | mul_ln8_1  | mul  | auto    | 1       |
|   mul_64ns_160ns_224_2_1_U31             | 36  |        | mul_ln8_2  | mul  | auto    | 1       |
|   add_ln29_fu_1128_p2                    | -   |        | add_ln29   | add  | fabric  | 0       |
|   add_ln21_1_fu_1156_p2                  | -   |        | add_ln21_1 | add  | fabric  | 0       |
|   add_ln21_fu_1339_p2                    | -   |        | add_ln21   | add  | fabric  | 0       |
|   add_ln29_1_fu_1181_p2                  | -   |        | add_ln29_1 | add  | fabric  | 0       |
|   add_ln23_fu_1386_p2                    | -   |        | add_ln23   | add  | fabric  | 0       |
|   add_ln29_2_fu_1403_p2                  | -   |        | add_ln29_2 | add  | fabric  | 0       |
|   add_ln29_3_fu_1433_p2                  | -   |        | add_ln29_3 | add  | fabric  | 0       |
|   add_ln25_fu_1466_p2                    | -   |        | add_ln25   | add  | fabric  | 0       |
|   add_ln29_4_fu_1475_p2                  | -   |        | add_ln29_4 | add  | fabric  | 0       |
|   add_ln39_fu_1502_p2                    | -   |        | add_ln39   | add  | fabric  | 0       |
|   add_ln39_1_fu_1532_p2                  | -   |        | add_ln39_1 | add  | fabric  | 0       |
|   add_ln33_1_fu_1242_p2                  | -   |        | add_ln33_1 | add  | fabric  | 0       |
|   add_ln30_fu_1247_p2                    | -   |        | add_ln30   | add  | fabric  | 0       |
|   add_ln25_1_fu_1253_p2                  | -   |        | add_ln25_1 | add  | fabric  | 0       |
|   add_ln23_1_fu_1267_p2                  | -   |        | add_ln23_1 | add  | fabric  | 0       |
|   add_ln18_fu_1281_p2                    | -   |        | add_ln18   | add  | fabric  | 0       |
|   add_ln18_1_fu_1286_p2                  | -   |        | add_ln18_1 | add  | fabric  | 0       |
|   add_ln16_2_fu_1291_p2                  | -   |        | add_ln16_2 | add  | fabric  | 0       |
|  + md_Pipeline_loop_q                    | 33  |        |            |      |         |         |
|    add_ln37_fu_308_p2                    | -   |        | add_ln37   | add  | fabric  | 0       |
|    add_ln39_fu_318_p2                    | -   |        | add_ln39   | add  | fabric  | 0       |
|    dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | dx         | dsub | fulldsp | 4       |
|    dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | dy         | dsub | fulldsp | 4       |
|    dadddsub_64ns_64ns_64_5_full_dsp_1_U3 | 3   |        | dz         | dsub | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U4      | 8   |        | mul        | dmul | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U5      | 8   |        | mul1       | dmul | maxdsp  | 4       |
|    dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add        | dsub | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U6      | 8   |        | mul2       | dmul | maxdsp  | 4       |
|    dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add1       | dsub | fulldsp | 4       |
|    ddiv_64ns_64ns_64_22_no_dsp_1_U7      | -   |        | r2inv      | ddiv | fabric  | 21      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U4      | 8   |        | mul3       | dmul | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U4      | 8   |        | r6inv      | dmul | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U4      | 8   |        | mul5       | dmul | maxdsp  | 4       |
|    dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sub        | dsub | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U5      | 8   |        | potential  | dmul | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U5      | 8   |        | f          | dmul | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U5      | 8   |        | mul8       | dmul | maxdsp  | 4       |
|    dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_x_2    | dsub | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U6      | 8   |        | mul9       | dmul | maxdsp  | 4       |
|    dadddsub_64ns_64ns_64_5_full_dsp_1_U3 | 3   |        | sum_y_2    | dsub | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U6      | 8   |        | mul4       | dmul | maxdsp  | 4       |
|    dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_z_2    | dsub | fulldsp | 4       |
+------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+-----------------------+--------------------+
| Type           | Options               | Location           |
+----------------+-----------------------+--------------------+
| loop_tripcount | min=1 max=4 avg=4     | md_grid.c:15 in md |
| loop_tripcount | min=1 max=4 avg=4     | md_grid.c:17 in md |
| loop_tripcount | min=1 max=4 avg=4     | md_grid.c:19 in md |
| loop_tripcount | min=1 max=3 avg=3     | md_grid.c:22 in md |
| loop_tripcount | min=1 max=3 avg=3     | md_grid.c:24 in md |
| loop_tripcount | min=1 max=3 avg=3     | md_grid.c:26 in md |
| loop_tripcount | min=0 max=10 avg=10/2 | md_grid.c:31 in md |
| loop_tripcount | min=0 max=10 avg=10/2 | md_grid.c:38 in md |
+----------------+-----------------------+--------------------+


