Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  9 11:35:32 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controlGameWithBluetooth_control_sets_placed.rpt
| Design       : controlGameWithBluetooth
| Device       : xc7z020
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              30 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |           12 |
| Yes          | No                    | Yes                    |              65 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------+------------------+------------------+----------------+--------------+
|             Clock Signal            |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                      | uart/rx_shift_reg[2]_i_1_n_0             |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | uart/rx_shift_reg[0]_i_1_n_0             |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | uart/rx_shift_reg[4]_i_1_n_0             |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | uart/rx_shift_reg[5]_i_1_n_0             |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | uart/rx_shift_reg[7]_i_1_n_0             |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | uart/rx_shift_reg[6]_i_1_n_0             |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | uart/rx_shift_reg[1]_i_1_n_0             |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | uart/rx_shift_reg[3]_i_1_n_0             |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | uart/tx_i_1_n_0                          | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | uart/rx_data[7]_i_1_n_0                  |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                      | uart/E[0]                                |                  |                2 |              8 |         4.00 |
|  frequency_for_button_read_inst/CLK |                                          | rst_IBUF         |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                      |                                          | rst_IBUF         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                      | uart/rx_bit_timer_1                      | rst_IBUF         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                      | uart/tx_bit_timer_0                      | rst_IBUF         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                      | frequency_for_button_read_inst/counter_0 | rst_IBUF         |               12 |             32 |         2.67 |
+-------------------------------------+------------------------------------------+------------------+------------------+----------------+--------------+


