Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 19:25:42 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.154     -253.627                    117                  788        0.166        0.000                      0                  788        3.000        0.000                       0                   422  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -5.154     -253.627                    117                  788        0.166        0.000                      0                  788        3.000        0.000                       0                   422  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          117  Failing Endpoints,  Worst Slack       -5.154ns,  Total Violation     -253.627ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.154ns  (required time - arrival time)
  Source:                 fsm3/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.179ns  (logic 7.583ns (62.261%)  route 4.596ns (37.739%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.973     0.973    fsm3/clk
    SLICE_X28Y45         FDRE                                         r  fsm3/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[12]/Q
                         net (fo=3, routed)           0.996     2.425    fsm3/fsm3_out[12]
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.549 f  fsm3/B_addr0[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.843    fsm3/B_addr0[3]_INST_0_i_20_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.967 f  fsm3/B_addr0[3]_INST_0_i_10/O
                         net (fo=6, routed)           0.752     3.719    fsm3/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X24Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.843 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=118, routed)         1.136     4.978    mult_tmp_l1/out__1_1
    SLICE_X19Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.102 r  mult_tmp_l1/out_i_24/O
                         net (fo=1, routed)           0.415     5.518    multp1/multp1_left[10]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.554 r  multp1/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.556    multp1/out_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.074 r  multp1/out__0/P[3]
                         net (fo=1, routed)           1.001    12.075    multp1/out__0_n_102
    SLICE_X20Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.199 r  multp1/out[23]_i_9__0/O
                         net (fo=1, routed)           0.000    12.199    multp1/out[23]_i_9__0_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.712 r  multp1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    multp1/out_reg[23]_i_1__0_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.829 r  multp1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.829    multp1/out_reg[27]_i_1__0_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.152 r  multp1/out_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    13.152    v0/D[13]
    SLICE_X20Y49         FDRE                                         r  v0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=421, unset)          0.924     7.924    v0/clk
    SLICE_X20Y49         FDRE                                         r  v0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y49         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -13.152    
  -------------------------------------------------------------------
                         slack                                 -5.154    

Slack (VIOLATED) :        -5.146ns  (required time - arrival time)
  Source:                 fsm3/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.171ns  (logic 7.575ns (62.236%)  route 4.596ns (37.764%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.973     0.973    fsm3/clk
    SLICE_X28Y45         FDRE                                         r  fsm3/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[12]/Q
                         net (fo=3, routed)           0.996     2.425    fsm3/fsm3_out[12]
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.549 f  fsm3/B_addr0[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.843    fsm3/B_addr0[3]_INST_0_i_20_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.967 f  fsm3/B_addr0[3]_INST_0_i_10/O
                         net (fo=6, routed)           0.752     3.719    fsm3/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X24Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.843 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=118, routed)         1.136     4.978    mult_tmp_l1/out__1_1
    SLICE_X19Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.102 r  mult_tmp_l1/out_i_24/O
                         net (fo=1, routed)           0.415     5.518    multp1/multp1_left[10]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.554 r  multp1/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.556    multp1/out_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.074 r  multp1/out__0/P[3]
                         net (fo=1, routed)           1.001    12.075    multp1/out__0_n_102
    SLICE_X20Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.199 r  multp1/out[23]_i_9__0/O
                         net (fo=1, routed)           0.000    12.199    multp1/out[23]_i_9__0_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.712 r  multp1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    multp1/out_reg[23]_i_1__0_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.829 r  multp1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.829    multp1/out_reg[27]_i_1__0_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.144 r  multp1/out_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    13.144    v0/D[15]
    SLICE_X20Y49         FDRE                                         r  v0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=421, unset)          0.924     7.924    v0/clk
    SLICE_X20Y49         FDRE                                         r  v0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y49         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -13.144    
  -------------------------------------------------------------------
                         slack                                 -5.146    

Slack (VIOLATED) :        -5.096ns  (required time - arrival time)
  Source:                 fsm3/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l1/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.074ns  (logic 7.549ns (62.524%)  route 4.525ns (37.476%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.973     0.973    fsm3/clk
    SLICE_X27Y47         FDRE                                         r  fsm3/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[22]/Q
                         net (fo=3, routed)           0.590     2.019    fsm3/fsm3_out[22]
    SLICE_X29Y47         LUT4 (Prop_lut4_I1_O)        0.124     2.143 r  fsm3/B_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.646     2.789    fsm3/B_addr0[3]_INST_0_i_21_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.913 f  fsm3/B_addr0[3]_INST_0_i_11/O
                         net (fo=6, routed)           0.661     3.574    fsm3/B_addr0[3]_INST_0_i_11_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.698 f  fsm3/B_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.546     4.244    fsm4/out_reg[0]_5
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.368 f  fsm4/out[31]_i_2__3/O
                         net (fo=112, routed)         0.682     5.050    mult_tmp_r2/out__0_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.174 r  mult_tmp_r2/out_i_15__0/O
                         net (fo=2, routed)           0.667     5.841    multp2/multp2_right[2]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     9.692 r  multp2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.694    multp2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.212 r  multp2/out__0__0/P[3]
                         net (fo=1, routed)           0.730    11.943    multp2/out__0__0_n_102
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.067 r  multp2/out[23]_i_9/O
                         net (fo=1, routed)           0.000    12.067    multp2/out[23]_i_9_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.599 r  multp2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.599    multp2/out_reg[23]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.713 r  multp2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.713    multp2/out_reg[27]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.047 r  multp2/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.047    mult_tmp_l1/out[13]
    SLICE_X35Y48         FDRE                                         r  mult_tmp_l1/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=421, unset)          0.924     7.924    mult_tmp_l1/clk
    SLICE_X35Y48         FDRE                                         r  mult_tmp_l1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)        0.062     7.951    mult_tmp_l1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                 -5.096    

Slack (VIOLATED) :        -5.075ns  (required time - arrival time)
  Source:                 fsm3/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.053ns  (logic 7.528ns (62.459%)  route 4.525ns (37.541%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.973     0.973    fsm3/clk
    SLICE_X27Y47         FDRE                                         r  fsm3/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[22]/Q
                         net (fo=3, routed)           0.590     2.019    fsm3/fsm3_out[22]
    SLICE_X29Y47         LUT4 (Prop_lut4_I1_O)        0.124     2.143 r  fsm3/B_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.646     2.789    fsm3/B_addr0[3]_INST_0_i_21_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.913 f  fsm3/B_addr0[3]_INST_0_i_11/O
                         net (fo=6, routed)           0.661     3.574    fsm3/B_addr0[3]_INST_0_i_11_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.698 f  fsm3/B_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.546     4.244    fsm4/out_reg[0]_5
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.368 f  fsm4/out[31]_i_2__3/O
                         net (fo=112, routed)         0.682     5.050    mult_tmp_r2/out__0_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.174 r  mult_tmp_r2/out_i_15__0/O
                         net (fo=2, routed)           0.667     5.841    multp2/multp2_right[2]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     9.692 r  multp2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.694    multp2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.212 r  multp2/out__0__0/P[3]
                         net (fo=1, routed)           0.730    11.943    multp2/out__0__0_n_102
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.067 r  multp2/out[23]_i_9/O
                         net (fo=1, routed)           0.000    12.067    multp2/out[23]_i_9_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.599 r  multp2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.599    multp2/out_reg[23]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.713 r  multp2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.713    multp2/out_reg[27]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.026 r  multp2/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.026    mult_tmp_l1/out[15]
    SLICE_X35Y48         FDRE                                         r  mult_tmp_l1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=421, unset)          0.924     7.924    mult_tmp_l1/clk
    SLICE_X35Y48         FDRE                                         r  mult_tmp_l1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)        0.062     7.951    mult_tmp_l1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.026    
  -------------------------------------------------------------------
                         slack                                 -5.075    

Slack (VIOLATED) :        -5.070ns  (required time - arrival time)
  Source:                 fsm3/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.095ns  (logic 7.499ns (61.999%)  route 4.596ns (38.001%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.973     0.973    fsm3/clk
    SLICE_X28Y45         FDRE                                         r  fsm3/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[12]/Q
                         net (fo=3, routed)           0.996     2.425    fsm3/fsm3_out[12]
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.549 f  fsm3/B_addr0[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.843    fsm3/B_addr0[3]_INST_0_i_20_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.967 f  fsm3/B_addr0[3]_INST_0_i_10/O
                         net (fo=6, routed)           0.752     3.719    fsm3/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X24Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.843 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=118, routed)         1.136     4.978    mult_tmp_l1/out__1_1
    SLICE_X19Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.102 r  mult_tmp_l1/out_i_24/O
                         net (fo=1, routed)           0.415     5.518    multp1/multp1_left[10]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.554 r  multp1/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.556    multp1/out_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.074 r  multp1/out__0/P[3]
                         net (fo=1, routed)           1.001    12.075    multp1/out__0_n_102
    SLICE_X20Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.199 r  multp1/out[23]_i_9__0/O
                         net (fo=1, routed)           0.000    12.199    multp1/out[23]_i_9__0_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.712 r  multp1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    multp1/out_reg[23]_i_1__0_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.829 r  multp1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.829    multp1/out_reg[27]_i_1__0_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.068 r  multp1/out_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    13.068    v0/D[14]
    SLICE_X20Y49         FDRE                                         r  v0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=421, unset)          0.924     7.924    v0/clk
    SLICE_X20Y49         FDRE                                         r  v0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y49         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                 -5.070    

Slack (VIOLATED) :        -5.050ns  (required time - arrival time)
  Source:                 fsm3/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.075ns  (logic 7.479ns (61.936%)  route 4.596ns (38.064%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.973     0.973    fsm3/clk
    SLICE_X28Y45         FDRE                                         r  fsm3/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[12]/Q
                         net (fo=3, routed)           0.996     2.425    fsm3/fsm3_out[12]
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.549 f  fsm3/B_addr0[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.843    fsm3/B_addr0[3]_INST_0_i_20_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.967 f  fsm3/B_addr0[3]_INST_0_i_10/O
                         net (fo=6, routed)           0.752     3.719    fsm3/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X24Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.843 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=118, routed)         1.136     4.978    mult_tmp_l1/out__1_1
    SLICE_X19Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.102 r  mult_tmp_l1/out_i_24/O
                         net (fo=1, routed)           0.415     5.518    multp1/multp1_left[10]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.554 r  multp1/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.556    multp1/out_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.074 r  multp1/out__0/P[3]
                         net (fo=1, routed)           1.001    12.075    multp1/out__0_n_102
    SLICE_X20Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.199 r  multp1/out[23]_i_9__0/O
                         net (fo=1, routed)           0.000    12.199    multp1/out[23]_i_9__0_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.712 r  multp1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    multp1/out_reg[23]_i_1__0_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.829 r  multp1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.829    multp1/out_reg[27]_i_1__0_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.048 r  multp1/out_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    13.048    v0/D[12]
    SLICE_X20Y49         FDRE                                         r  v0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=421, unset)          0.924     7.924    v0/clk
    SLICE_X20Y49         FDRE                                         r  v0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y49         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                 -5.050    

Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 fsm3/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.062ns  (logic 7.466ns (61.895%)  route 4.596ns (38.105%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.973     0.973    fsm3/clk
    SLICE_X28Y45         FDRE                                         r  fsm3/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[12]/Q
                         net (fo=3, routed)           0.996     2.425    fsm3/fsm3_out[12]
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.549 f  fsm3/B_addr0[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.843    fsm3/B_addr0[3]_INST_0_i_20_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.967 f  fsm3/B_addr0[3]_INST_0_i_10/O
                         net (fo=6, routed)           0.752     3.719    fsm3/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X24Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.843 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=118, routed)         1.136     4.978    mult_tmp_l1/out__1_1
    SLICE_X19Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.102 r  mult_tmp_l1/out_i_24/O
                         net (fo=1, routed)           0.415     5.518    multp1/multp1_left[10]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.554 r  multp1/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.556    multp1/out_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.074 r  multp1/out__0/P[3]
                         net (fo=1, routed)           1.001    12.075    multp1/out__0_n_102
    SLICE_X20Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.199 r  multp1/out[23]_i_9__0/O
                         net (fo=1, routed)           0.000    12.199    multp1/out[23]_i_9__0_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.712 r  multp1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    multp1/out_reg[23]_i_1__0_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.035 r  multp1/out_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.035    v0/D[9]
    SLICE_X20Y48         FDRE                                         r  v0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=421, unset)          0.924     7.924    v0/clk
    SLICE_X20Y48         FDRE                                         r  v0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -5.029ns  (required time - arrival time)
  Source:                 fsm3/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.054ns  (logic 7.458ns (61.870%)  route 4.596ns (38.130%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.973     0.973    fsm3/clk
    SLICE_X28Y45         FDRE                                         r  fsm3/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[12]/Q
                         net (fo=3, routed)           0.996     2.425    fsm3/fsm3_out[12]
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.549 f  fsm3/B_addr0[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.843    fsm3/B_addr0[3]_INST_0_i_20_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.967 f  fsm3/B_addr0[3]_INST_0_i_10/O
                         net (fo=6, routed)           0.752     3.719    fsm3/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X24Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.843 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=118, routed)         1.136     4.978    mult_tmp_l1/out__1_1
    SLICE_X19Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.102 r  mult_tmp_l1/out_i_24/O
                         net (fo=1, routed)           0.415     5.518    multp1/multp1_left[10]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.554 r  multp1/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.556    multp1/out_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.074 r  multp1/out__0/P[3]
                         net (fo=1, routed)           1.001    12.075    multp1/out__0_n_102
    SLICE_X20Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.199 r  multp1/out[23]_i_9__0/O
                         net (fo=1, routed)           0.000    12.199    multp1/out[23]_i_9__0_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.712 r  multp1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    multp1/out_reg[23]_i_1__0_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.027 r  multp1/out_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.027    v0/D[11]
    SLICE_X20Y48         FDRE                                         r  v0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=421, unset)          0.924     7.924    v0/clk
    SLICE_X20Y48         FDRE                                         r  v0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -13.027    
  -------------------------------------------------------------------
                         slack                                 -5.029    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 fsm3/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l1/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.979ns  (logic 7.454ns (62.227%)  route 4.525ns (37.773%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.973     0.973    fsm3/clk
    SLICE_X27Y47         FDRE                                         r  fsm3/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[22]/Q
                         net (fo=3, routed)           0.590     2.019    fsm3/fsm3_out[22]
    SLICE_X29Y47         LUT4 (Prop_lut4_I1_O)        0.124     2.143 r  fsm3/B_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.646     2.789    fsm3/B_addr0[3]_INST_0_i_21_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.913 f  fsm3/B_addr0[3]_INST_0_i_11/O
                         net (fo=6, routed)           0.661     3.574    fsm3/B_addr0[3]_INST_0_i_11_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.698 f  fsm3/B_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.546     4.244    fsm4/out_reg[0]_5
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.368 f  fsm4/out[31]_i_2__3/O
                         net (fo=112, routed)         0.682     5.050    mult_tmp_r2/out__0_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.174 r  mult_tmp_r2/out_i_15__0/O
                         net (fo=2, routed)           0.667     5.841    multp2/multp2_right[2]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     9.692 r  multp2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.694    multp2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.212 r  multp2/out__0__0/P[3]
                         net (fo=1, routed)           0.730    11.943    multp2/out__0__0_n_102
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.067 r  multp2/out[23]_i_9/O
                         net (fo=1, routed)           0.000    12.067    multp2/out[23]_i_9_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.599 r  multp2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.599    multp2/out_reg[23]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.713 r  multp2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.713    multp2/out_reg[27]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.952 r  multp2/out_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.952    mult_tmp_l1/out[14]
    SLICE_X35Y48         FDRE                                         r  mult_tmp_l1/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=421, unset)          0.924     7.924    mult_tmp_l1/clk
    SLICE_X35Y48         FDRE                                         r  mult_tmp_l1/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)        0.062     7.951    mult_tmp_l1/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -4.985ns  (required time - arrival time)
  Source:                 fsm3/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l1/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.963ns  (logic 7.438ns (62.177%)  route 4.525ns (37.823%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.973     0.973    fsm3/clk
    SLICE_X27Y47         FDRE                                         r  fsm3/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[22]/Q
                         net (fo=3, routed)           0.590     2.019    fsm3/fsm3_out[22]
    SLICE_X29Y47         LUT4 (Prop_lut4_I1_O)        0.124     2.143 r  fsm3/B_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.646     2.789    fsm3/B_addr0[3]_INST_0_i_21_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.913 f  fsm3/B_addr0[3]_INST_0_i_11/O
                         net (fo=6, routed)           0.661     3.574    fsm3/B_addr0[3]_INST_0_i_11_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.698 f  fsm3/B_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.546     4.244    fsm4/out_reg[0]_5
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.368 f  fsm4/out[31]_i_2__3/O
                         net (fo=112, routed)         0.682     5.050    mult_tmp_r2/out__0_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.174 r  mult_tmp_r2/out_i_15__0/O
                         net (fo=2, routed)           0.667     5.841    multp2/multp2_right[2]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     9.692 r  multp2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.694    multp2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.212 r  multp2/out__0__0/P[3]
                         net (fo=1, routed)           0.730    11.943    multp2/out__0__0_n_102
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.067 r  multp2/out[23]_i_9/O
                         net (fo=1, routed)           0.000    12.067    multp2/out[23]_i_9_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.599 r  multp2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.599    multp2/out_reg[23]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.713 r  multp2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.713    multp2/out_reg[27]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.936 r  multp2/out_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.936    mult_tmp_l1/out[12]
    SLICE_X35Y48         FDRE                                         r  mult_tmp_l1/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=421, unset)          0.924     7.924    mult_tmp_l1/clk
    SLICE_X35Y48         FDRE                                         r  mult_tmp_l1/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)        0.062     7.951    mult_tmp_l1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                 -4.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X35Y36         FDRE                                         r  C_i_j0/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[18]/Q
                         net (fo=1, routed)           0.116     0.667    mult_tmp_l0/out_reg[18]_0
    SLICE_X35Y34         FDRE                                         r  mult_tmp_l0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.432     0.432    mult_tmp_l0/clk
    SLICE_X35Y34         FDRE                                         r  mult_tmp_l0/out_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.070     0.502    mult_tmp_l0/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X41Y36         FDRE                                         r  C_i_j0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[13]/Q
                         net (fo=1, routed)           0.122     0.673    mult_tmp_l0/out_reg[13]_0
    SLICE_X40Y36         FDRE                                         r  mult_tmp_l0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.432     0.432    mult_tmp_l0/clk
    SLICE_X40Y36         FDRE                                         r  mult_tmp_l0/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.070     0.502    mult_tmp_l0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X38Y36         FDRE                                         r  C_i_j0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  C_i_j0/out_reg[7]/Q
                         net (fo=1, routed)           0.100     0.674    mult_tmp_l0/out_reg[7]_0
    SLICE_X37Y36         FDRE                                         r  mult_tmp_l0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.432     0.432    mult_tmp_l0/clk
    SLICE_X37Y36         FDRE                                         r  mult_tmp_l0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.070     0.502    mult_tmp_l0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X39Y35         FDRE                                         r  C_i_j0/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[29]/Q
                         net (fo=1, routed)           0.116     0.667    mult_tmp_l0/out_reg[29]_0
    SLICE_X38Y35         FDRE                                         r  mult_tmp_l0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.432     0.432    mult_tmp_l0/clk
    SLICE_X38Y35         FDRE                                         r  mult_tmp_l0/out_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.063     0.495    mult_tmp_l0/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X39Y35         FDRE                                         r  C_i_j0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[20]/Q
                         net (fo=1, routed)           0.116     0.667    mult_tmp_l0/out_reg[20]_0
    SLICE_X38Y35         FDRE                                         r  mult_tmp_l0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.432     0.432    mult_tmp_l0/clk
    SLICE_X38Y35         FDRE                                         r  mult_tmp_l0/out_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.059     0.491    mult_tmp_l0/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mult_tmp_r0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_o0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.410     0.410    mult_tmp_r0/clk
    SLICE_X40Y39         FDRE                                         r  mult_tmp_r0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult_tmp_r0/done_reg/Q
                         net (fo=2, routed)           0.076     0.614    mult_tmp_r0/mult_tmp_l0_done
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.099     0.713 r  mult_tmp_r0/done_i_1__0/O
                         net (fo=1, routed)           0.000     0.713    mult_tmp_o0/mult_tmp_o0_write_en
    SLICE_X40Y39         FDRE                                         r  mult_tmp_o0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.432     0.432    mult_tmp_o0/clk
    SLICE_X40Y39         FDRE                                         r  mult_tmp_o0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.091     0.523    mult_tmp_o0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X36Y35         FDRE                                         r  C_i_j0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  C_i_j0/out_reg[17]/Q
                         net (fo=1, routed)           0.110     0.684    mult_tmp_l0/out_reg[17]_0
    SLICE_X36Y34         FDRE                                         r  mult_tmp_l0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.432     0.432    mult_tmp_l0/clk
    SLICE_X36Y34         FDRE                                         r  mult_tmp_l0/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.059     0.491    mult_tmp_l0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.315%)  route 0.156ns (45.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.410     0.410    fsm6/clk
    SLICE_X39Y46         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm6/out_reg[0]/Q
                         net (fo=8, routed)           0.156     0.708    fsm6/fsm6_out[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  fsm6/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.753    done_reg1/out_reg[0]_0
    SLICE_X38Y46         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.432     0.432    done_reg1/clk
    SLICE_X38Y46         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121     0.553    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X36Y35         FDRE                                         r  C_i_j0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  C_i_j0/out_reg[24]/Q
                         net (fo=1, routed)           0.110     0.684    mult_tmp_l0/out_reg[24]_0
    SLICE_X36Y34         FDRE                                         r  mult_tmp_l0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.432     0.432    mult_tmp_l0/clk
    SLICE_X36Y34         FDRE                                         r  mult_tmp_l0/out_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.052     0.484    mult_tmp_l0/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_l0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X39Y37         FDRE                                         r  C_i_j0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[15]/Q
                         net (fo=1, routed)           0.161     0.712    mult_tmp_l0/out_reg[15]_0
    SLICE_X40Y37         FDRE                                         r  mult_tmp_l0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=421, unset)          0.432     0.432    mult_tmp_l0/clk
    SLICE_X40Y37         FDRE                                         r  mult_tmp_l0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.070     0.502    mult_tmp_l0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y36  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y37  C_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y37  C_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y39  C_i_j0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y36  C_i_j0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y39  C_i_j0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y37  C_i_j0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y38  C_i_j0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y35  C_i_j0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y36  C_i_j0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y36  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y37  C_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y37  C_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y39  C_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y36  C_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y39  C_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y37  C_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y38  C_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y35  C_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y36  C_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y36  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y37  C_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y37  C_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y39  C_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y36  C_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y39  C_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y37  C_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y38  C_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y35  C_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y36  C_i_j0/out_reg[18]/C



