
#include <riscv_vector.h>
#include <stdio.h>
#include <stdint.h>
#include <stdlib.h>
#include <stdio.h>
#include <time.h>
#include <stdio.h>

const char * description = "4( 32(rv64gcv_VFMUL.VV_32b) )";
unsigned long block_inst = 32;
unsigned long lanes = ((int)8*__riscv_vlenb()*1/32);
unsigned long block_ops = (32*(1*lanes));
unsigned long unroll = 4;

void set_all_reg()
{
    int avl = 1;
    
    asm volatile ("vsetvli %0, %1, e32, m1, ta, ma": "=r"(avl): "r"(lanes): "vl", "vtype");
    printf("The active vector length of RVV is %d\n", avl);
        
    

    float *mem = (float *)malloc(avl * sizeof(float));
    srand(time(NULL));
    for (size_t i = 0; i < avl; i++){
	    mem[i] = ( float )((float)rand() / RAND_MAX * 10.0);
    printf("init value%ld=%f\t",i, (double)mem[i]);
   }
   printf("\n");
    
    asm volatile (
        "vle32.v v0, (%0)\n\t"
        "vle32.v v1, (%0)\n\t"
        "vle32.v v2, (%0)\n\t"
        "vle32.v v3, (%0)\n\t"
        "vle32.v v4, (%0)\n\t"
        "vle32.v v5, (%0)\n\t"
        "vle32.v v6, (%0)\n\t"
        "vle32.v v7, (%0)\n\t"
        "vle32.v v8, (%0)\n\t"
        "vle32.v v9, (%0)\n\t"
        "vle32.v v10, (%0)\n\t"
        "vle32.v v11, (%0)\n\t"
        "vle32.v v12, (%0)\n\t"
        "vle32.v v13, (%0)\n\t"
        "vle32.v v14, (%0)\n\t"
        "vle32.v v15, (%0)\n\t"
        "vle32.v v16, (%0)\n\t"
        "vle32.v v17, (%0)\n\t"
        "vle32.v v18, (%0)\n\t"
        "vle32.v v19, (%0)\n\t"
        "vle32.v v20, (%0)\n\t"
        "vle32.v v21, (%0)\n\t"
        "vle32.v v22, (%0)\n\t"
        "vle32.v v23, (%0)\n\t"
        "vle32.v v24, (%0)\n\t"
        "vle32.v v25, (%0)\n\t"
        "vle32.v v26, (%0)\n\t"
        "vle32.v v27, (%0)\n\t"
        "vle32.v v28, (%0)\n\t"
        "vle32.v v29, (%0)\n\t"
        "vle32.v v30, (%0)\n\t"
        "vle32.v v31, (%0)\n\t"
    : /* no input */
    : "r"(mem)
    : "memory"
    );


        float buf[32];
        asm volatile(
            "vse32.v v0, (%0)\n\t"
            :
            : "r"(buf)
            : "t0", "t1", "memory"
        );

        printf("Check if the v0 register has been written to\n");

        for (size_t i = 0; i < avl; i++)
            printf("element%zu=%-10f\t", i, (double)buf[i]);
        printf("\n");
                         
free(mem);
}



void kernel(unsigned long iters)
{
    int avl = 1;
    
    asm volatile ("vsetvli %0, %1, e32, m1, ta, ma": "=r"(avl): "r"(lanes): "vl", "vtype");
    printf("The active vector length of RVV is %d\n", avl);
        
    for (unsigned long i=0; i<iters; ++i) {
        asm volatile (
        "vfmul.vv v0, v8, v16 \n\t"
        "vfmul.vv v1, v9, v17 \n\t"
        "vfmul.vv v2, v10, v18 \n\t"
        "vfmul.vv v3, v11, v19 \n\t"
        "vfmul.vv v4, v12, v20 \n\t"
        "vfmul.vv v5, v13, v21 \n\t"
        "vfmul.vv v6, v14, v22 \n\t"
        "vfmul.vv v7, v15, v23 \n\t"
        "vfmul.vv v8, v16, v24 \n\t"
        "vfmul.vv v9, v17, v25 \n\t"
        "vfmul.vv v10, v18, v26 \n\t"
        "vfmul.vv v11, v19, v27 \n\t"
        "vfmul.vv v12, v20, v28 \n\t"
        "vfmul.vv v13, v21, v29 \n\t"
        "vfmul.vv v14, v22, v30 \n\t"
        "vfmul.vv v15, v23, v31 \n\t"
        "vfmul.vv v16, v24, v0 \n\t"
        "vfmul.vv v17, v25, v1 \n\t"
        "vfmul.vv v18, v26, v2 \n\t"
        "vfmul.vv v19, v27, v3 \n\t"
        "vfmul.vv v20, v28, v4 \n\t"
        "vfmul.vv v21, v29, v5 \n\t"
        "vfmul.vv v22, v30, v6 \n\t"
        "vfmul.vv v23, v31, v7 \n\t"
        "vfmul.vv v24, v0, v8 \n\t"
        "vfmul.vv v25, v1, v9 \n\t"
        "vfmul.vv v26, v2, v10 \n\t"
        "vfmul.vv v27, v3, v11 \n\t"
        "vfmul.vv v28, v4, v12 \n\t"
        "vfmul.vv v29, v5, v13 \n\t"
        "vfmul.vv v30, v6, v14 \n\t"
        "vfmul.vv v31, v7, v15 \n\t"
        "vfmul.vv v0, v8, v16 \n\t"
        "vfmul.vv v1, v9, v17 \n\t"
        "vfmul.vv v2, v10, v18 \n\t"
        "vfmul.vv v3, v11, v19 \n\t"
        "vfmul.vv v4, v12, v20 \n\t"
        "vfmul.vv v5, v13, v21 \n\t"
        "vfmul.vv v6, v14, v22 \n\t"
        "vfmul.vv v7, v15, v23 \n\t"
        "vfmul.vv v8, v16, v24 \n\t"
        "vfmul.vv v9, v17, v25 \n\t"
        "vfmul.vv v10, v18, v26 \n\t"
        "vfmul.vv v11, v19, v27 \n\t"
        "vfmul.vv v12, v20, v28 \n\t"
        "vfmul.vv v13, v21, v29 \n\t"
        "vfmul.vv v14, v22, v30 \n\t"
        "vfmul.vv v15, v23, v31 \n\t"
        "vfmul.vv v16, v24, v0 \n\t"
        "vfmul.vv v17, v25, v1 \n\t"
        "vfmul.vv v18, v26, v2 \n\t"
        "vfmul.vv v19, v27, v3 \n\t"
        "vfmul.vv v20, v28, v4 \n\t"
        "vfmul.vv v21, v29, v5 \n\t"
        "vfmul.vv v22, v30, v6 \n\t"
        "vfmul.vv v23, v31, v7 \n\t"
        "vfmul.vv v24, v0, v8 \n\t"
        "vfmul.vv v25, v1, v9 \n\t"
        "vfmul.vv v26, v2, v10 \n\t"
        "vfmul.vv v27, v3, v11 \n\t"
        "vfmul.vv v28, v4, v12 \n\t"
        "vfmul.vv v29, v5, v13 \n\t"
        "vfmul.vv v30, v6, v14 \n\t"
        "vfmul.vv v31, v7, v15 \n\t"
        "vfmul.vv v0, v8, v16 \n\t"
        "vfmul.vv v1, v9, v17 \n\t"
        "vfmul.vv v2, v10, v18 \n\t"
        "vfmul.vv v3, v11, v19 \n\t"
        "vfmul.vv v4, v12, v20 \n\t"
        "vfmul.vv v5, v13, v21 \n\t"
        "vfmul.vv v6, v14, v22 \n\t"
        "vfmul.vv v7, v15, v23 \n\t"
        "vfmul.vv v8, v16, v24 \n\t"
        "vfmul.vv v9, v17, v25 \n\t"
        "vfmul.vv v10, v18, v26 \n\t"
        "vfmul.vv v11, v19, v27 \n\t"
        "vfmul.vv v12, v20, v28 \n\t"
        "vfmul.vv v13, v21, v29 \n\t"
        "vfmul.vv v14, v22, v30 \n\t"
        "vfmul.vv v15, v23, v31 \n\t"
        "vfmul.vv v16, v24, v0 \n\t"
        "vfmul.vv v17, v25, v1 \n\t"
        "vfmul.vv v18, v26, v2 \n\t"
        "vfmul.vv v19, v27, v3 \n\t"
        "vfmul.vv v20, v28, v4 \n\t"
        "vfmul.vv v21, v29, v5 \n\t"
        "vfmul.vv v22, v30, v6 \n\t"
        "vfmul.vv v23, v31, v7 \n\t"
        "vfmul.vv v24, v0, v8 \n\t"
        "vfmul.vv v25, v1, v9 \n\t"
        "vfmul.vv v26, v2, v10 \n\t"
        "vfmul.vv v27, v3, v11 \n\t"
        "vfmul.vv v28, v4, v12 \n\t"
        "vfmul.vv v29, v5, v13 \n\t"
        "vfmul.vv v30, v6, v14 \n\t"
        "vfmul.vv v31, v7, v15 \n\t"
        "vfmul.vv v0, v8, v16 \n\t"
        "vfmul.vv v1, v9, v17 \n\t"
        "vfmul.vv v2, v10, v18 \n\t"
        "vfmul.vv v3, v11, v19 \n\t"
        "vfmul.vv v4, v12, v20 \n\t"
        "vfmul.vv v5, v13, v21 \n\t"
        "vfmul.vv v6, v14, v22 \n\t"
        "vfmul.vv v7, v15, v23 \n\t"
        "vfmul.vv v8, v16, v24 \n\t"
        "vfmul.vv v9, v17, v25 \n\t"
        "vfmul.vv v10, v18, v26 \n\t"
        "vfmul.vv v11, v19, v27 \n\t"
        "vfmul.vv v12, v20, v28 \n\t"
        "vfmul.vv v13, v21, v29 \n\t"
        "vfmul.vv v14, v22, v30 \n\t"
        "vfmul.vv v15, v23, v31 \n\t"
        "vfmul.vv v16, v24, v0 \n\t"
        "vfmul.vv v17, v25, v1 \n\t"
        "vfmul.vv v18, v26, v2 \n\t"
        "vfmul.vv v19, v27, v3 \n\t"
        "vfmul.vv v20, v28, v4 \n\t"
        "vfmul.vv v21, v29, v5 \n\t"
        "vfmul.vv v22, v30, v6 \n\t"
        "vfmul.vv v23, v31, v7 \n\t"
        "vfmul.vv v24, v0, v8 \n\t"
        "vfmul.vv v25, v1, v9 \n\t"
        "vfmul.vv v26, v2, v10 \n\t"
        "vfmul.vv v27, v3, v11 \n\t"
        "vfmul.vv v28, v4, v12 \n\t"
        "vfmul.vv v29, v5, v13 \n\t"
        "vfmul.vv v30, v6, v14 \n\t"
        "vfmul.vv v31, v7, v15 \n\t"
        : /* no input */
        : /* no output */
        : "v0", "v1", "v10", "v11", "v12", "v13", "v14", "v15", "v16", "v17", "v18", "v19", "v2", "v20", "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v3", "v30", "v31", "v4", "v5", "v6", "v7", "v8", "v9"
        );
    }
}
