INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab15_calc/lab15_calc.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_macro_0'
