$date
	Fri Oct 25 18:58:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module module_keypress_tb $end
$var wire 2 ! dato_codf_o [1:0] $end
$var reg 2 " dato_codc_i [1:0] $end
$var reg 4 # posf_i [3:0] $end
$scope module uut $end
$var wire 2 $ dato_codc_i [1:0] $end
$var wire 2 % dato_codf_o [1:0] $end
$var wire 4 & posf_i [3:0] $end
$var reg 4 ' column [3:0] $end
$var reg 2 ( fila [1:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b1110 '
bx &
b0 %
b0 $
bx #
b0 "
b0 !
$end
#10000
b1111 #
b1111 &
#30000
b1110 #
b1110 &
#50000
b1 !
b1 %
b1 (
b1101 #
b1101 &
#70000
b10 !
b10 %
b10 (
b1011 #
b1011 &
#90000
b11 !
b11 %
b11 (
b111 #
b111 &
#100000
b1101 '
b1 "
b1 $
b1 )
#110000
b0 !
b0 %
b0 (
b1111 #
b1111 &
#130000
b1110 #
b1110 &
#150000
b1 !
b1 %
b1 (
b1101 #
b1101 &
#170000
b10 !
b10 %
b10 (
b1011 #
b1011 &
#190000
b11 !
b11 %
b11 (
b111 #
b111 &
#200000
b1011 '
b10 "
b10 $
b10 )
#210000
b0 !
b0 %
b0 (
b1111 #
b1111 &
#230000
b1110 #
b1110 &
#250000
b1 !
b1 %
b1 (
b1101 #
b1101 &
#270000
b10 !
b10 %
b10 (
b1011 #
b1011 &
#290000
b11 !
b11 %
b11 (
b111 #
b111 &
#300000
b11 "
b11 $
b11 )
#310000
b0 !
b0 %
b0 (
b1111 #
b1111 &
#330000
b1110 #
b1110 &
#350000
b1 !
b1 %
b1 (
b1101 #
b1101 &
#370000
b10 !
b10 %
b10 (
b1011 #
b1011 &
#390000
b11 !
b11 %
b11 (
b111 #
b111 &
#400000
b0 !
b0 %
b0 (
b0 #
b0 &
b10 "
b10 $
b100 )
#410000
