#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Jun 21 10:31:00 2018
# Process ID: 8404
# Current directory: C:/Users/hartm391/EE_4301/Labs/03/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9308 C:\Users\hartm391\EE_4301\Labs\03\project_3\project_3.xpr
# Log file: C:/Users/hartm391/EE_4301/Labs/03/project_3/vivado.log
# Journal file: C:/Users/hartm391/EE_4301/Labs/03/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hartm391/EE_4301/Labs/03/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 809.340 ; gain = 151.527
update_compile_order -fileset sources_1
remove_files -fileset sim_1 C:/Users/hartm391/EE_4301/Labs/03/adder8_tb.v.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_4_Power_ExploreArea
[Thu Jun 21 10:54:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/hartm391/EE_4301/Labs/03/project_3/project_3.runs/synth_1/runme.log
[Thu Jun 21 10:54:37 2018] Launched impl_4_Power_ExploreArea...
Run output will be captured here: C:/Users/hartm391/EE_4301/Labs/03/project_3/project_3.runs/impl_4_Power_ExploreArea/runme.log
open_run impl_4_Power_ExploreArea
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hartm391/EE_4301/Labs/03/project_3/.Xil/Vivado-8404-ECE-LAB308/dcp/driver8.xdc]
Finished Parsing XDC File [C:/Users/hartm391/EE_4301/Labs/03/project_3/.Xil/Vivado-8404-ECE-LAB308/dcp/driver8.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1041.461 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1041.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1152.867 ; gain = 293.199
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/hartm391/EE_4301/Labs/03/project_3/project_3.srcs/sources_1/new/subractor8.v" into library work [C:/Users/hartm391/EE_4301/Labs/03/project_3/project_3.srcs/sources_1/new/subractor8.v:1]
[Thu Jun 21 10:57:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/hartm391/EE_4301/Labs/03/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_4_Power_ExploreArea
[Thu Jun 21 10:57:59 2018] Launched impl_4_Power_ExploreArea...
Run output will be captured here: C:/Users/hartm391/EE_4301/Labs/03/project_3/project_3.runs/impl_4_Power_ExploreArea/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 11:05:07 2018...
