
accelerometer_LED_Matrix.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cac  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08004e5c  08004e5c  00014e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004eb4  08004eb4  0002012c  2**0
                  CONTENTS
  4 .ARM          00000008  08004eb4  08004eb4  00014eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ebc  08004ebc  0002012c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ebc  08004ebc  00014ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ec0  08004ec0  00014ec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000012c  20000000  08004ec4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002012c  2**0
                  CONTENTS
 10 .bss          00000284  2000012c  2000012c  0002012c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003b0  200003b0  0002012c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000eeac  00000000  00000000  0002019f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002839  00000000  00000000  0002f04b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e10  00000000  00000000  00031888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ade  00000000  00000000  00032698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000274ff  00000000  00000000  00033176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016b49  00000000  00000000  0005a675  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e5721  00000000  00000000  000711be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003d3c  00000000  00000000  001568e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008b  00000000  00000000  0015a61c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000012c 	.word	0x2000012c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004e44 	.word	0x08004e44

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000130 	.word	0x20000130
 80001ec:	08004e44 	.word	0x08004e44

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <sensitivity_FSM_init>:

static sensitivityState_t current_state;

/* Private function prototypes -----------------------------------------------*/
/* Public functions ---------------------------------------------------------*/
bool_t sensitivity_FSM_init() {
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
	current_state = SENSITIVITY_2G;
 8000592:	4b0a      	ldr	r3, [pc, #40]	; (80005bc <sensitivity_FSM_init+0x30>)
 8000594:	2200      	movs	r2, #0
 8000596:	701a      	strb	r2, [r3, #0]
	HAL_UART_StateTypeDef uart_state = uart_get_state();
 8000598:	f000 fe2c 	bl	80011f4 <uart_get_state>
 800059c:	4603      	mov	r3, r0
 800059e:	71fb      	strb	r3, [r7, #7]

	if ((uart_state == HAL_UART_STATE_ERROR) || (uart_state == HAL_UART_STATE_RESET)) {
 80005a0:	79fb      	ldrb	r3, [r7, #7]
 80005a2:	2be0      	cmp	r3, #224	; 0xe0
 80005a4:	d002      	beq.n	80005ac <sensitivity_FSM_init+0x20>
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d101      	bne.n	80005b0 <sensitivity_FSM_init+0x24>
		return false;
 80005ac:	2300      	movs	r3, #0
 80005ae:	e000      	b.n	80005b2 <sensitivity_FSM_init+0x26>
	}
	return true;
 80005b0:	2301      	movs	r3, #1
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000148 	.word	0x20000148

080005c0 <sensitivity_FSM_update>:

void sensitivity_FSM_update(uint8_t taps) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	71fb      	strb	r3, [r7, #7]
	switch (current_state) {
 80005ca:	4b3d      	ldr	r3, [pc, #244]	; (80006c0 <sensitivity_FSM_update+0x100>)
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	2b03      	cmp	r3, #3
 80005d0:	d866      	bhi.n	80006a0 <sensitivity_FSM_update+0xe0>
 80005d2:	a201      	add	r2, pc, #4	; (adr r2, 80005d8 <sensitivity_FSM_update+0x18>)
 80005d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005d8:	080005e9 	.word	0x080005e9
 80005dc:	08000611 	.word	0x08000611
 80005e0:	08000645 	.word	0x08000645
 80005e4:	08000679 	.word	0x08000679
		case SENSITIVITY_2G:
			if (taps == SENSITIVITY_DOWN_TAPS) {
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	2b02      	cmp	r3, #2
 80005ec:	d109      	bne.n	8000602 <sensitivity_FSM_update+0x42>
				adxl345_set_sensitivity(RESOLUTION_4G);
 80005ee:	2001      	movs	r0, #1
 80005f0:	f000 f94c 	bl	800088c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_4G;
 80005f4:	4b32      	ldr	r3, [pc, #200]	; (80006c0 <sensitivity_FSM_update+0x100>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_4g);
 80005fa:	4832      	ldr	r0, [pc, #200]	; (80006c4 <sensitivity_FSM_update+0x104>)
 80005fc:	f000 fe04 	bl	8001208 <uart_send_string>
			} else if (taps == SENSITIVITY_UP_TAPS) {
				uart_send_string(msg_2g);
			}
			break;
 8000600:	e052      	b.n	80006a8 <sensitivity_FSM_update+0xe8>
			} else if (taps == SENSITIVITY_UP_TAPS) {
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	2b01      	cmp	r3, #1
 8000606:	d14f      	bne.n	80006a8 <sensitivity_FSM_update+0xe8>
				uart_send_string(msg_2g);
 8000608:	482f      	ldr	r0, [pc, #188]	; (80006c8 <sensitivity_FSM_update+0x108>)
 800060a:	f000 fdfd 	bl	8001208 <uart_send_string>
			break;
 800060e:	e04b      	b.n	80006a8 <sensitivity_FSM_update+0xe8>

		case SENSITIVITY_4G:
			if (taps == SENSITIVITY_DOWN_TAPS) {
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	2b02      	cmp	r3, #2
 8000614:	d109      	bne.n	800062a <sensitivity_FSM_update+0x6a>
				adxl345_set_sensitivity(RESOLUTION_8G);
 8000616:	2002      	movs	r0, #2
 8000618:	f000 f938 	bl	800088c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_8G;
 800061c:	4b28      	ldr	r3, [pc, #160]	; (80006c0 <sensitivity_FSM_update+0x100>)
 800061e:	2202      	movs	r2, #2
 8000620:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_8g);
 8000622:	482a      	ldr	r0, [pc, #168]	; (80006cc <sensitivity_FSM_update+0x10c>)
 8000624:	f000 fdf0 	bl	8001208 <uart_send_string>
			} else if (taps == SENSITIVITY_UP_TAPS) {
				adxl345_set_sensitivity(RESOLUTION_2G);
				current_state = SENSITIVITY_2G;
				uart_send_string(msg_2g);
			}
			break;
 8000628:	e040      	b.n	80006ac <sensitivity_FSM_update+0xec>
			} else if (taps == SENSITIVITY_UP_TAPS) {
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d13d      	bne.n	80006ac <sensitivity_FSM_update+0xec>
				adxl345_set_sensitivity(RESOLUTION_2G);
 8000630:	2000      	movs	r0, #0
 8000632:	f000 f92b 	bl	800088c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_2G;
 8000636:	4b22      	ldr	r3, [pc, #136]	; (80006c0 <sensitivity_FSM_update+0x100>)
 8000638:	2200      	movs	r2, #0
 800063a:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_2g);
 800063c:	4822      	ldr	r0, [pc, #136]	; (80006c8 <sensitivity_FSM_update+0x108>)
 800063e:	f000 fde3 	bl	8001208 <uart_send_string>
			break;
 8000642:	e033      	b.n	80006ac <sensitivity_FSM_update+0xec>

		case SENSITIVITY_8G:
			if (taps == SENSITIVITY_DOWN_TAPS) {
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	2b02      	cmp	r3, #2
 8000648:	d109      	bne.n	800065e <sensitivity_FSM_update+0x9e>
				adxl345_set_sensitivity(RESOLUTION_16G);
 800064a:	2003      	movs	r0, #3
 800064c:	f000 f91e 	bl	800088c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_16G;
 8000650:	4b1b      	ldr	r3, [pc, #108]	; (80006c0 <sensitivity_FSM_update+0x100>)
 8000652:	2203      	movs	r2, #3
 8000654:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_16g);
 8000656:	481e      	ldr	r0, [pc, #120]	; (80006d0 <sensitivity_FSM_update+0x110>)
 8000658:	f000 fdd6 	bl	8001208 <uart_send_string>
			} else if (taps == SENSITIVITY_UP_TAPS) {
				adxl345_set_sensitivity(RESOLUTION_4G);
				current_state = SENSITIVITY_4G;
				uart_send_string(msg_4g);
			}
			break;
 800065c:	e028      	b.n	80006b0 <sensitivity_FSM_update+0xf0>
			} else if (taps == SENSITIVITY_UP_TAPS) {
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	2b01      	cmp	r3, #1
 8000662:	d125      	bne.n	80006b0 <sensitivity_FSM_update+0xf0>
				adxl345_set_sensitivity(RESOLUTION_4G);
 8000664:	2001      	movs	r0, #1
 8000666:	f000 f911 	bl	800088c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_4G;
 800066a:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <sensitivity_FSM_update+0x100>)
 800066c:	2201      	movs	r2, #1
 800066e:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_4g);
 8000670:	4814      	ldr	r0, [pc, #80]	; (80006c4 <sensitivity_FSM_update+0x104>)
 8000672:	f000 fdc9 	bl	8001208 <uart_send_string>
			break;
 8000676:	e01b      	b.n	80006b0 <sensitivity_FSM_update+0xf0>

		case SENSITIVITY_16G:
			if (taps == SENSITIVITY_DOWN_TAPS) {
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	2b02      	cmp	r3, #2
 800067c:	d103      	bne.n	8000686 <sensitivity_FSM_update+0xc6>
				uart_send_string(msg_16g);
 800067e:	4814      	ldr	r0, [pc, #80]	; (80006d0 <sensitivity_FSM_update+0x110>)
 8000680:	f000 fdc2 	bl	8001208 <uart_send_string>
			} else if (taps == SENSITIVITY_UP_TAPS) {
				adxl345_set_sensitivity(RESOLUTION_8G);
				current_state = SENSITIVITY_8G;
				uart_send_string(msg_8g);
			}
			break;
 8000684:	e016      	b.n	80006b4 <sensitivity_FSM_update+0xf4>
			} else if (taps == SENSITIVITY_UP_TAPS) {
 8000686:	79fb      	ldrb	r3, [r7, #7]
 8000688:	2b01      	cmp	r3, #1
 800068a:	d113      	bne.n	80006b4 <sensitivity_FSM_update+0xf4>
				adxl345_set_sensitivity(RESOLUTION_8G);
 800068c:	2002      	movs	r0, #2
 800068e:	f000 f8fd 	bl	800088c <adxl345_set_sensitivity>
				current_state = SENSITIVITY_8G;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <sensitivity_FSM_update+0x100>)
 8000694:	2202      	movs	r2, #2
 8000696:	701a      	strb	r2, [r3, #0]
				uart_send_string(msg_8g);
 8000698:	480c      	ldr	r0, [pc, #48]	; (80006cc <sensitivity_FSM_update+0x10c>)
 800069a:	f000 fdb5 	bl	8001208 <uart_send_string>
			break;
 800069e:	e009      	b.n	80006b4 <sensitivity_FSM_update+0xf4>

		default:
			// Should never reach here. In that case go to initial state
			current_state = SENSITIVITY_2G;
 80006a0:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <sensitivity_FSM_update+0x100>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	701a      	strb	r2, [r3, #0]
			break;
 80006a6:	e006      	b.n	80006b6 <sensitivity_FSM_update+0xf6>
			break;
 80006a8:	bf00      	nop
 80006aa:	e004      	b.n	80006b6 <sensitivity_FSM_update+0xf6>
			break;
 80006ac:	bf00      	nop
 80006ae:	e002      	b.n	80006b6 <sensitivity_FSM_update+0xf6>
			break;
 80006b0:	bf00      	nop
 80006b2:	e000      	b.n	80006b6 <sensitivity_FSM_update+0xf6>
			break;
 80006b4:	bf00      	nop
	}
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20000148 	.word	0x20000148
 80006c4:	20000018 	.word	0x20000018
 80006c8:	20000000 	.word	0x20000000
 80006cc:	20000030 	.word	0x20000030
 80006d0:	20000048 	.word	0x20000048

080006d4 <adxl345_set_BW_RATE>:
#define DEFINE_ADXL345_REGISTER_FUNCTION(name, reg) \
    void adxl345_set_##name(uint8_t value) { \
        write_register(reg, value); \
    }

DEFINE_ADXL345_REGISTER_FUNCTION(BW_RATE, REG_BW_RATE)
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	4619      	mov	r1, r3
 80006e2:	202c      	movs	r0, #44	; 0x2c
 80006e4:	f000 f92a 	bl	800093c <write_register>
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}

080006ee <adxl345_set_POWER_CTL>:
DEFINE_ADXL345_REGISTER_FUNCTION(POWER_CTL, REG_POWER_CTL)
 80006ee:	b580      	push	{r7, lr}
 80006f0:	b082      	sub	sp, #8
 80006f2:	af00      	add	r7, sp, #0
 80006f4:	4603      	mov	r3, r0
 80006f6:	71fb      	strb	r3, [r7, #7]
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	4619      	mov	r1, r3
 80006fc:	202d      	movs	r0, #45	; 0x2d
 80006fe:	f000 f91d 	bl	800093c <write_register>
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <adxl345_set_DATA_FORMAT>:
DEFINE_ADXL345_REGISTER_FUNCTION(DATA_FORMAT, REG_DATA_FORMAT)
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	4619      	mov	r1, r3
 8000716:	2031      	movs	r0, #49	; 0x31
 8000718:	f000 f910 	bl	800093c <write_register>
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <adlx345_I2C_init>:

bool_t adlx345_I2C_init() {
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
	bool_t return_value = false;
 800072a:	2300      	movs	r3, #0
 800072c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_StateTypeDef i2c_state = HAL_I2C_GetState(&hi2c1);
 800072e:	481d      	ldr	r0, [pc, #116]	; (80007a4 <adlx345_I2C_init+0x80>)
 8000730:	f001 fec0 	bl	80024b4 <HAL_I2C_GetState>
 8000734:	4603      	mov	r3, r0
 8000736:	71bb      	strb	r3, [r7, #6]

	if (i2c_state == HAL_I2C_STATE_RESET) {
 8000738:	79bb      	ldrb	r3, [r7, #6]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d127      	bne.n	800078e <adlx345_I2C_init+0x6a>
		/* I2C configuration*/
		hi2c1.Instance 				= I2C1;
 800073e:	4b19      	ldr	r3, [pc, #100]	; (80007a4 <adlx345_I2C_init+0x80>)
 8000740:	4a19      	ldr	r2, [pc, #100]	; (80007a8 <adlx345_I2C_init+0x84>)
 8000742:	601a      	str	r2, [r3, #0]
		hi2c1.Init.ClockSpeed 		= CLOCK_SPEED;
 8000744:	4b17      	ldr	r3, [pc, #92]	; (80007a4 <adlx345_I2C_init+0x80>)
 8000746:	4a19      	ldr	r2, [pc, #100]	; (80007ac <adlx345_I2C_init+0x88>)
 8000748:	605a      	str	r2, [r3, #4]
		hi2c1.Init.DutyCycle 		= I2C_DUTYCYCLE_2;
 800074a:	4b16      	ldr	r3, [pc, #88]	; (80007a4 <adlx345_I2C_init+0x80>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
		hi2c1.Init.AddressingMode 	= I2C_ADDRESSINGMODE_7BIT;
 8000750:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <adlx345_I2C_init+0x80>)
 8000752:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000756:	611a      	str	r2, [r3, #16]
		hi2c1.Init.DualAddressMode 	= I2C_DUALADDRESS_DISABLE;
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <adlx345_I2C_init+0x80>)
 800075a:	2200      	movs	r2, #0
 800075c:	615a      	str	r2, [r3, #20]
		hi2c1.Init.GeneralCallMode 	= I2C_GENERALCALL_DISABLE;
 800075e:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <adlx345_I2C_init+0x80>)
 8000760:	2200      	movs	r2, #0
 8000762:	61da      	str	r2, [r3, #28]
		hi2c1.Init.NoStretchMode 	= I2C_NOSTRETCH_DISABLE;
 8000764:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <adlx345_I2C_init+0x80>)
 8000766:	2200      	movs	r2, #0
 8000768:	621a      	str	r2, [r3, #32]

		HAL_I2C_MspInit(&hi2c1);
 800076a:	480e      	ldr	r0, [pc, #56]	; (80007a4 <adlx345_I2C_init+0x80>)
 800076c:	f000 f820 	bl	80007b0 <HAL_I2C_MspInit>

		// Init I2C and read static device ID to check communication
		if ((HAL_I2C_Init(&hi2c1) == HAL_OK) && (read_register(REG_DEVID) == REGISTER_DEVID)) {
 8000770:	480c      	ldr	r0, [pc, #48]	; (80007a4 <adlx345_I2C_init+0x80>)
 8000772:	f001 fa37 	bl	8001be4 <HAL_I2C_Init>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d10d      	bne.n	8000798 <adlx345_I2C_init+0x74>
 800077c:	2000      	movs	r0, #0
 800077e:	f000 f8bd 	bl	80008fc <read_register>
 8000782:	4603      	mov	r3, r0
 8000784:	2be5      	cmp	r3, #229	; 0xe5
 8000786:	d107      	bne.n	8000798 <adlx345_I2C_init+0x74>
			return_value = true;
 8000788:	2301      	movs	r3, #1
 800078a:	71fb      	strb	r3, [r7, #7]
 800078c:	e004      	b.n	8000798 <adlx345_I2C_init+0x74>
		}
	} else if (i2c_state != HAL_I2C_STATE_ERROR) {
 800078e:	79bb      	ldrb	r3, [r7, #6]
 8000790:	2be0      	cmp	r3, #224	; 0xe0
 8000792:	d001      	beq.n	8000798 <adlx345_I2C_init+0x74>
		// Not an STATE_ERROR or STATE_RESET,so initialization was already done
		return_value = true;
 8000794:	2301      	movs	r3, #1
 8000796:	71fb      	strb	r3, [r7, #7]
	}

	return return_value;
 8000798:	79fb      	ldrb	r3, [r7, #7]
}
 800079a:	4618      	mov	r0, r3
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	2000014c 	.word	0x2000014c
 80007a8:	40005400 	.word	0x40005400
 80007ac:	000186a0 	.word	0x000186a0

080007b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c1) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08a      	sub	sp, #40	; 0x28
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80007b8:	2300      	movs	r3, #0
 80007ba:	613b      	str	r3, [r7, #16]
 80007bc:	4b17      	ldr	r3, [pc, #92]	; (800081c <HAL_I2C_MspInit+0x6c>)
 80007be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c0:	4a16      	ldr	r2, [pc, #88]	; (800081c <HAL_I2C_MspInit+0x6c>)
 80007c2:	f043 0302 	orr.w	r3, r3, #2
 80007c6:	6313      	str	r3, [r2, #48]	; 0x30
 80007c8:	4b14      	ldr	r3, [pc, #80]	; (800081c <HAL_I2C_MspInit+0x6c>)
 80007ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007cc:	f003 0302 	and.w	r3, r3, #2
 80007d0:	613b      	str	r3, [r7, #16]
 80007d2:	693b      	ldr	r3, [r7, #16]

	/* I2C GPIO configuration */
	GPIO_InitStruct.Pin 		= GPIO_PIN_8|GPIO_PIN_9;
 80007d4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80007d8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode 		= GPIO_MODE_AF_OD;
 80007da:	2312      	movs	r3, #18
 80007dc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 80007de:	2300      	movs	r3, #0
 80007e0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_LOW;
 80007e2:	2300      	movs	r3, #0
 80007e4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate 	= GPIO_AF4_I2C1;
 80007e6:	2304      	movs	r3, #4
 80007e8:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ea:	f107 0314 	add.w	r3, r7, #20
 80007ee:	4619      	mov	r1, r3
 80007f0:	480b      	ldr	r0, [pc, #44]	; (8000820 <HAL_I2C_MspInit+0x70>)
 80007f2:	f001 f819 	bl	8001828 <HAL_GPIO_Init>

	 /* Peripheral clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	60fb      	str	r3, [r7, #12]
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <HAL_I2C_MspInit+0x6c>)
 80007fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007fe:	4a07      	ldr	r2, [pc, #28]	; (800081c <HAL_I2C_MspInit+0x6c>)
 8000800:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000804:	6413      	str	r3, [r2, #64]	; 0x40
 8000806:	4b05      	ldr	r3, [pc, #20]	; (800081c <HAL_I2C_MspInit+0x6c>)
 8000808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800080a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800080e:	60fb      	str	r3, [r7, #12]
 8000810:	68fb      	ldr	r3, [r7, #12]
}
 8000812:	bf00      	nop
 8000814:	3728      	adds	r7, #40	; 0x28
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	40023800 	.word	0x40023800
 8000820:	40020400 	.word	0x40020400

08000824 <adxl345_get_I2C_state>:

HAL_I2C_StateTypeDef adxl345_get_I2C_state() {
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
	return HAL_I2C_GetState(&hi2c1);
 8000828:	4802      	ldr	r0, [pc, #8]	; (8000834 <adxl345_get_I2C_state+0x10>)
 800082a:	f001 fe43 	bl	80024b4 <HAL_I2C_GetState>
 800082e:	4603      	mov	r3, r0
}
 8000830:	4618      	mov	r0, r3
 8000832:	bd80      	pop	{r7, pc}
 8000834:	2000014c 	.word	0x2000014c

08000838 <adxl345_read_coordinates>:



coordinates_t adxl345_read_coordinates() {
 8000838:	b580      	push	{r7, lr}
 800083a:	b088      	sub	sp, #32
 800083c:	af02      	add	r7, sp, #8
 800083e:	6078      	str	r0, [r7, #4]
	uint8_t reg_data_coord = REG_DATAX0;
 8000840:	2332      	movs	r3, #50	; 0x32
 8000842:	757b      	strb	r3, [r7, #21]
	coordinates_t coord;
	uint16_t coord_size = sizeof(coord)/ sizeof(uint8_t);
 8000844:	2306      	movs	r3, #6
 8000846:	82fb      	strh	r3, [r7, #22]

	HAL_I2C_Master_Transmit(&hi2c1, ADXL345_ADDRESS<<1, &reg_data_coord, sizeof(reg_data_coord), 1000);
 8000848:	f107 0215 	add.w	r2, r7, #21
 800084c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000850:	9300      	str	r3, [sp, #0]
 8000852:	2301      	movs	r3, #1
 8000854:	21a6      	movs	r1, #166	; 0xa6
 8000856:	480c      	ldr	r0, [pc, #48]	; (8000888 <adxl345_read_coordinates+0x50>)
 8000858:	f001 fb08 	bl	8001e6c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, ADXL345_ADDRESS<<1, (uint8_t *) &coord, coord_size, 10000);
 800085c:	8afb      	ldrh	r3, [r7, #22]
 800085e:	f107 020c 	add.w	r2, r7, #12
 8000862:	f242 7110 	movw	r1, #10000	; 0x2710
 8000866:	9100      	str	r1, [sp, #0]
 8000868:	21a6      	movs	r1, #166	; 0xa6
 800086a:	4807      	ldr	r0, [pc, #28]	; (8000888 <adxl345_read_coordinates+0x50>)
 800086c:	f001 fbfc 	bl	8002068 <HAL_I2C_Master_Receive>

	return coord;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	461a      	mov	r2, r3
 8000874:	f107 030c 	add.w	r3, r7, #12
 8000878:	6818      	ldr	r0, [r3, #0]
 800087a:	6010      	str	r0, [r2, #0]
 800087c:	889b      	ldrh	r3, [r3, #4]
 800087e:	8093      	strh	r3, [r2, #4]
}
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	3718      	adds	r7, #24
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	2000014c 	.word	0x2000014c

0800088c <adxl345_set_sensitivity>:



void adxl345_set_sensitivity(adxl345_sensitivity_t sensitivity) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_sensitivity = sensitivity;
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	73fb      	strb	r3, [r7, #15]

	if (sensitivity > RESOLUTION_16G) {
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	2b03      	cmp	r3, #3
 800089e:	d805      	bhi.n	80008ac <adxl345_set_sensitivity+0x20>
		return;
	}

	write_register(REG_DATA_FORMAT, reg_sensitivity);
 80008a0:	7bfb      	ldrb	r3, [r7, #15]
 80008a2:	4619      	mov	r1, r3
 80008a4:	2031      	movs	r0, #49	; 0x31
 80008a6:	f000 f849 	bl	800093c <write_register>
 80008aa:	e000      	b.n	80008ae <adxl345_set_sensitivity+0x22>
		return;
 80008ac:	bf00      	nop
}
 80008ae:	3710      	adds	r7, #16
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <adxl345_is_data_ready>:


bool_t adxl345_is_data_ready() {
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af02      	add	r7, sp, #8
	uint8_t reg = REG_INT_SOURCE;
 80008ba:	2330      	movs	r3, #48	; 0x30
 80008bc:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	HAL_I2C_Master_Transmit(&hi2c1, ADXL345_ADDRESS<<1, &reg, sizeof(reg), 10000);
 80008be:	1dfa      	adds	r2, r7, #7
 80008c0:	f242 7310 	movw	r3, #10000	; 0x2710
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	2301      	movs	r3, #1
 80008c8:	21a6      	movs	r1, #166	; 0xa6
 80008ca:	480b      	ldr	r0, [pc, #44]	; (80008f8 <adxl345_is_data_ready+0x44>)
 80008cc:	f001 face 	bl	8001e6c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, ADXL345_ADDRESS<<1, &value, sizeof(value), 10000);
 80008d0:	1dba      	adds	r2, r7, #6
 80008d2:	f242 7310 	movw	r3, #10000	; 0x2710
 80008d6:	9300      	str	r3, [sp, #0]
 80008d8:	2301      	movs	r3, #1
 80008da:	21a6      	movs	r1, #166	; 0xa6
 80008dc:	4806      	ldr	r0, [pc, #24]	; (80008f8 <adxl345_is_data_ready+0x44>)
 80008de:	f001 fbc3 	bl	8002068 <HAL_I2C_Master_Receive>

	if (value&MASK_DATA_READY) {
 80008e2:	79bb      	ldrb	r3, [r7, #6]
 80008e4:	b25b      	sxtb	r3, r3
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	da01      	bge.n	80008ee <adxl345_is_data_ready+0x3a>
		return true;
 80008ea:	2301      	movs	r3, #1
 80008ec:	e000      	b.n	80008f0 <adxl345_is_data_ready+0x3c>
	} else {
		return false;
 80008ee:	2300      	movs	r3, #0
	}
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3708      	adds	r7, #8
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	2000014c 	.word	0x2000014c

080008fc <read_register>:
/**
 * @brief   Reads the value from the specified register of the ADXL345 accelerometer.
 * @param   reg: The register address to read from.
 * @retval  The value read from the specified register.
 */
static uint8_t read_register(uint8_t reg) {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b086      	sub	sp, #24
 8000900:	af02      	add	r7, sp, #8
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	HAL_I2C_Master_Transmit(&hi2c1, ADXL345_ADDRESS<<1, &reg, sizeof(reg), 10000);
 8000906:	1dfa      	adds	r2, r7, #7
 8000908:	f242 7310 	movw	r3, #10000	; 0x2710
 800090c:	9300      	str	r3, [sp, #0]
 800090e:	2301      	movs	r3, #1
 8000910:	21a6      	movs	r1, #166	; 0xa6
 8000912:	4809      	ldr	r0, [pc, #36]	; (8000938 <read_register+0x3c>)
 8000914:	f001 faaa 	bl	8001e6c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, ADXL345_ADDRESS<<1, &value, sizeof(value), 10000);
 8000918:	f107 020f 	add.w	r2, r7, #15
 800091c:	f242 7310 	movw	r3, #10000	; 0x2710
 8000920:	9300      	str	r3, [sp, #0]
 8000922:	2301      	movs	r3, #1
 8000924:	21a6      	movs	r1, #166	; 0xa6
 8000926:	4804      	ldr	r0, [pc, #16]	; (8000938 <read_register+0x3c>)
 8000928:	f001 fb9e 	bl	8002068 <HAL_I2C_Master_Receive>

	return value;
 800092c:	7bfb      	ldrb	r3, [r7, #15]
}
 800092e:	4618      	mov	r0, r3
 8000930:	3710      	adds	r7, #16
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	2000014c 	.word	0x2000014c

0800093c <write_register>:
 * @brief   Writes a value to the specified register of the ADXL345 accelerometer.
 * @param   reg: The register address to write to.
 * @param   value: The value to write to the register.
 * @retval  None.
 */
static void write_register(uint8_t reg, uint8_t value) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af02      	add	r7, sp, #8
 8000942:	4603      	mov	r3, r0
 8000944:	460a      	mov	r2, r1
 8000946:	71fb      	strb	r3, [r7, #7]
 8000948:	4613      	mov	r3, r2
 800094a:	71bb      	strb	r3, [r7, #6]
	 uint8_t buf[] = {reg, value};
 800094c:	79fb      	ldrb	r3, [r7, #7]
 800094e:	733b      	strb	r3, [r7, #12]
 8000950:	79bb      	ldrb	r3, [r7, #6]
 8000952:	737b      	strb	r3, [r7, #13]
	 uint16_t size = sizeof(buf) / sizeof(uint8_t);
 8000954:	2302      	movs	r3, #2
 8000956:	81fb      	strh	r3, [r7, #14]

	 HAL_I2C_Master_Transmit(&hi2c1, ADXL345_ADDRESS<<1, buf, size, 10000);
 8000958:	89fb      	ldrh	r3, [r7, #14]
 800095a:	f107 020c 	add.w	r2, r7, #12
 800095e:	f242 7110 	movw	r1, #10000	; 0x2710
 8000962:	9100      	str	r1, [sp, #0]
 8000964:	21a6      	movs	r1, #166	; 0xa6
 8000966:	4803      	ldr	r0, [pc, #12]	; (8000974 <write_register+0x38>)
 8000968:	f001 fa80 	bl	8001e6c <HAL_I2C_Master_Transmit>
}
 800096c:	bf00      	nop
 800096e:	3710      	adds	r7, #16
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	2000014c 	.word	0x2000014c

08000978 <debounce_FSM_init>:
static bool_t button_pressed;
/* Private function prototypes -----------------------------------------------*/
static void FSM_error_handler(void);

/* Public functions ---------------------------------------------------------*/
void debounce_FSM_init(uint32_t time) {
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
	current_state = BUTTON_UP;
 8000980:	4b0d      	ldr	r3, [pc, #52]	; (80009b8 <debounce_FSM_init+0x40>)
 8000982:	2200      	movs	r2, #0
 8000984:	701a      	strb	r2, [r3, #0]
	debounce_time = (time == 0) ? DEFAULT_DEBOUNCE_TIME : time;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <debounce_FSM_init+0x18>
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	e000      	b.n	8000992 <debounce_FSM_init+0x1a>
 8000990:	2328      	movs	r3, #40	; 0x28
 8000992:	4a0a      	ldr	r2, [pc, #40]	; (80009bc <debounce_FSM_init+0x44>)
 8000994:	6013      	str	r3, [r2, #0]
	button_pressed = false;
 8000996:	4b0a      	ldr	r3, [pc, #40]	; (80009c0 <debounce_FSM_init+0x48>)
 8000998:	2200      	movs	r2, #0
 800099a:	701a      	strb	r2, [r3, #0]

	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 800099c:	2100      	movs	r1, #0
 800099e:	2000      	movs	r0, #0
 80009a0:	f000 fcbe 	bl	8001320 <BSP_PB_Init>
	delay_init(&debounce_timer, debounce_time);
 80009a4:	4b05      	ldr	r3, [pc, #20]	; (80009bc <debounce_FSM_init+0x44>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4619      	mov	r1, r3
 80009aa:	4806      	ldr	r0, [pc, #24]	; (80009c4 <debounce_FSM_init+0x4c>)
 80009ac:	f000 fa28 	bl	8000e00 <delay_init>
}
 80009b0:	bf00      	nop
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	200001a0 	.word	0x200001a0
 80009bc:	200001a4 	.word	0x200001a4
 80009c0:	200001b4 	.word	0x200001b4
 80009c4:	200001a8 	.word	0x200001a8

080009c8 <debounce_FSM_update>:

void debounce_FSM_update() {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
	switch (current_state) {
 80009cc:	4b2e      	ldr	r3, [pc, #184]	; (8000a88 <debounce_FSM_update+0xc0>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	2b03      	cmp	r3, #3
 80009d2:	d84d      	bhi.n	8000a70 <debounce_FSM_update+0xa8>
 80009d4:	a201      	add	r2, pc, #4	; (adr r2, 80009dc <debounce_FSM_update+0x14>)
 80009d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009da:	bf00      	nop
 80009dc:	080009ed 	.word	0x080009ed
 80009e0:	08000a01 	.word	0x08000a01
 80009e4:	08000a2f 	.word	0x08000a2f
 80009e8:	08000a43 	.word	0x08000a43
		case BUTTON_UP:
			if(BSP_PB_GetState(BUTTON_USER)) {
 80009ec:	2000      	movs	r0, #0
 80009ee:	f000 fced 	bl	80013cc <BSP_PB_GetState>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d03e      	beq.n	8000a76 <debounce_FSM_update+0xae>
				current_state = BUTTON_FALLING;
 80009f8:	4b23      	ldr	r3, [pc, #140]	; (8000a88 <debounce_FSM_update+0xc0>)
 80009fa:	2201      	movs	r2, #1
 80009fc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80009fe:	e03a      	b.n	8000a76 <debounce_FSM_update+0xae>

		case BUTTON_FALLING:
			if (delay_read(&debounce_timer)) {
 8000a00:	4822      	ldr	r0, [pc, #136]	; (8000a8c <debounce_FSM_update+0xc4>)
 8000a02:	f000 fa18 	bl	8000e36 <delay_read>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d036      	beq.n	8000a7a <debounce_FSM_update+0xb2>
				if(BSP_PB_GetState(BUTTON_USER)) {
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	f000 fcdd 	bl	80013cc <BSP_PB_GetState>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d006      	beq.n	8000a26 <debounce_FSM_update+0x5e>
					current_state = BUTTON_DOWN;
 8000a18:	4b1b      	ldr	r3, [pc, #108]	; (8000a88 <debounce_FSM_update+0xc0>)
 8000a1a:	2202      	movs	r2, #2
 8000a1c:	701a      	strb	r2, [r3, #0]
					button_pressed = true;
 8000a1e:	4b1c      	ldr	r3, [pc, #112]	; (8000a90 <debounce_FSM_update+0xc8>)
 8000a20:	2201      	movs	r2, #1
 8000a22:	701a      	strb	r2, [r3, #0]
				} else {
					current_state = BUTTON_UP;
				}
			}
			break;
 8000a24:	e029      	b.n	8000a7a <debounce_FSM_update+0xb2>
					current_state = BUTTON_UP;
 8000a26:	4b18      	ldr	r3, [pc, #96]	; (8000a88 <debounce_FSM_update+0xc0>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	701a      	strb	r2, [r3, #0]
			break;
 8000a2c:	e025      	b.n	8000a7a <debounce_FSM_update+0xb2>

		case BUTTON_DOWN:
			if(!BSP_PB_GetState(BUTTON_USER)) {
 8000a2e:	2000      	movs	r0, #0
 8000a30:	f000 fccc 	bl	80013cc <BSP_PB_GetState>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d121      	bne.n	8000a7e <debounce_FSM_update+0xb6>
				current_state = BUTTON_RAISING;
 8000a3a:	4b13      	ldr	r3, [pc, #76]	; (8000a88 <debounce_FSM_update+0xc0>)
 8000a3c:	2203      	movs	r2, #3
 8000a3e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000a40:	e01d      	b.n	8000a7e <debounce_FSM_update+0xb6>

		case BUTTON_RAISING:
			if (delay_read(&debounce_timer)) {
 8000a42:	4812      	ldr	r0, [pc, #72]	; (8000a8c <debounce_FSM_update+0xc4>)
 8000a44:	f000 f9f7 	bl	8000e36 <delay_read>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d019      	beq.n	8000a82 <debounce_FSM_update+0xba>
				if(!BSP_PB_GetState(BUTTON_USER)) {
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f000 fcbc 	bl	80013cc <BSP_PB_GetState>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d106      	bne.n	8000a68 <debounce_FSM_update+0xa0>
					current_state = BUTTON_UP;
 8000a5a:	4b0b      	ldr	r3, [pc, #44]	; (8000a88 <debounce_FSM_update+0xc0>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	701a      	strb	r2, [r3, #0]
					button_pressed = false;
 8000a60:	4b0b      	ldr	r3, [pc, #44]	; (8000a90 <debounce_FSM_update+0xc8>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	701a      	strb	r2, [r3, #0]
				} else {
					current_state = BUTTON_DOWN;
				}
			}
			break;
 8000a66:	e00c      	b.n	8000a82 <debounce_FSM_update+0xba>
					current_state = BUTTON_DOWN;
 8000a68:	4b07      	ldr	r3, [pc, #28]	; (8000a88 <debounce_FSM_update+0xc0>)
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	701a      	strb	r2, [r3, #0]
			break;
 8000a6e:	e008      	b.n	8000a82 <debounce_FSM_update+0xba>

		default:
			FSM_error_handler();
 8000a70:	f000 f828 	bl	8000ac4 <FSM_error_handler>
			break;
 8000a74:	e006      	b.n	8000a84 <debounce_FSM_update+0xbc>
			break;
 8000a76:	bf00      	nop
 8000a78:	e004      	b.n	8000a84 <debounce_FSM_update+0xbc>
			break;
 8000a7a:	bf00      	nop
 8000a7c:	e002      	b.n	8000a84 <debounce_FSM_update+0xbc>
			break;
 8000a7e:	bf00      	nop
 8000a80:	e000      	b.n	8000a84 <debounce_FSM_update+0xbc>
			break;
 8000a82:	bf00      	nop
	}
}
 8000a84:	bf00      	nop
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	200001a0 	.word	0x200001a0
 8000a8c:	200001a8 	.word	0x200001a8
 8000a90:	200001b4 	.word	0x200001b4

08000a94 <read_button>:

bool_t read_button() {
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
	bool_t return_value = false;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	71fb      	strb	r3, [r7, #7]

	if (button_pressed) {
 8000a9e:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <read_button+0x2c>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d004      	beq.n	8000ab0 <read_button+0x1c>
		button_pressed = false;
 8000aa6:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <read_button+0x2c>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	701a      	strb	r2, [r3, #0]
		return_value = true;
 8000aac:	2301      	movs	r3, #1
 8000aae:	71fb      	strb	r3, [r7, #7]
	}

	return return_value;
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	370c      	adds	r7, #12
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	200001b4 	.word	0x200001b4

08000ac4 <FSM_error_handler>:
 * @brief  This function is executed in case of error occurrence.
 *
 * @param  None
 * @retval None
 */
static void FSM_error_handler(void) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_Init(LED2);
 8000ac8:	2001      	movs	r0, #1
 8000aca:	f000 fbbf 	bl	800124c <BSP_LED_Init>
	BSP_LED_On(LED2);
 8000ace:	2001      	movs	r0, #1
 8000ad0:	f000 fc0c 	bl	80012ec <BSP_LED_On>
	while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <FSM_error_handler+0x10>
	...

08000ad8 <coordinates_FSM_init>:
static void send_coordinates_uart(void);



/* Public functions ---------------------------------------------------------*/
bool_t coordinates_FSM_init() {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
	HAL_I2C_StateTypeDef adxl345_i2c_state = adxl345_get_I2C_state();
 8000ade:	f7ff fea1 	bl	8000824 <adxl345_get_I2C_state>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_StateTypeDef max7219_spi_state = max7219_get_SPI_state();
 8000ae6:	f000 fa45 	bl	8000f74 <max7219_get_SPI_state>
 8000aea:	4603      	mov	r3, r0
 8000aec:	71bb      	strb	r3, [r7, #6]
	HAL_UART_StateTypeDef uart_state = uart_get_state();
 8000aee:	f000 fb81 	bl	80011f4 <uart_get_state>
 8000af2:	4603      	mov	r3, r0
 8000af4:	717b      	strb	r3, [r7, #5]

	current_state = CONFIGURE_MODULES;
 8000af6:	4b10      	ldr	r3, [pc, #64]	; (8000b38 <coordinates_FSM_init+0x60>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	701a      	strb	r2, [r3, #0]

	if ((adxl345_i2c_state == HAL_I2C_STATE_ERROR) || (adxl345_i2c_state == HAL_I2C_STATE_RESET)) {
 8000afc:	79fb      	ldrb	r3, [r7, #7]
 8000afe:	2be0      	cmp	r3, #224	; 0xe0
 8000b00:	d002      	beq.n	8000b08 <coordinates_FSM_init+0x30>
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d101      	bne.n	8000b0c <coordinates_FSM_init+0x34>
		return false;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	e010      	b.n	8000b2e <coordinates_FSM_init+0x56>
	}

	if ((max7219_spi_state == HAL_SPI_STATE_ERROR) || (max7219_spi_state == HAL_SPI_STATE_RESET)) {
 8000b0c:	79bb      	ldrb	r3, [r7, #6]
 8000b0e:	2b06      	cmp	r3, #6
 8000b10:	d002      	beq.n	8000b18 <coordinates_FSM_init+0x40>
 8000b12:	79bb      	ldrb	r3, [r7, #6]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d101      	bne.n	8000b1c <coordinates_FSM_init+0x44>
		return false;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	e008      	b.n	8000b2e <coordinates_FSM_init+0x56>
	}

	if ((uart_state == HAL_UART_STATE_ERROR) || (uart_state == HAL_UART_STATE_RESET)) {
 8000b1c:	797b      	ldrb	r3, [r7, #5]
 8000b1e:	2be0      	cmp	r3, #224	; 0xe0
 8000b20:	d002      	beq.n	8000b28 <coordinates_FSM_init+0x50>
 8000b22:	797b      	ldrb	r3, [r7, #5]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d101      	bne.n	8000b2c <coordinates_FSM_init+0x54>
		return false;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	e000      	b.n	8000b2e <coordinates_FSM_init+0x56>
	}

	return true;
 8000b2c:	2301      	movs	r3, #1
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	200001bb 	.word	0x200001bb

08000b3c <coordinates_FSM_update>:

void coordinates_FSM_update() {
 8000b3c:	b590      	push	{r4, r7, lr}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
	switch (current_state) {
 8000b42:	4b30      	ldr	r3, [pc, #192]	; (8000c04 <coordinates_FSM_update+0xc8>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	2b03      	cmp	r3, #3
 8000b48:	d850      	bhi.n	8000bec <coordinates_FSM_update+0xb0>
 8000b4a:	a201      	add	r2, pc, #4	; (adr r2, 8000b50 <coordinates_FSM_update+0x14>)
 8000b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b50:	08000b61 	.word	0x08000b61
 8000b54:	08000b71 	.word	0x08000b71
 8000b58:	08000b99 	.word	0x08000b99
 8000b5c:	08000bbd 	.word	0x08000bbd
		case CONFIGURE_MODULES:
			configure_adxl345();
 8000b60:	f000 f85a 	bl	8000c18 <configure_adxl345>
			configure_max7219();
 8000b64:	f000 f865 	bl	8000c32 <configure_max7219>

			current_state = READ_COORDINATES;
 8000b68:	4b26      	ldr	r3, [pc, #152]	; (8000c04 <coordinates_FSM_update+0xc8>)
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	701a      	strb	r2, [r3, #0]
			break;
 8000b6e:	e044      	b.n	8000bfa <coordinates_FSM_update+0xbe>

		case READ_COORDINATES:
			coordinates = adxl345_read_coordinates();
 8000b70:	4c25      	ldr	r4, [pc, #148]	; (8000c08 <coordinates_FSM_update+0xcc>)
 8000b72:	463b      	mov	r3, r7
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff fe5f 	bl	8000838 <adxl345_read_coordinates>
 8000b7a:	4622      	mov	r2, r4
 8000b7c:	463b      	mov	r3, r7
 8000b7e:	6818      	ldr	r0, [r3, #0]
 8000b80:	6010      	str	r0, [r2, #0]
 8000b82:	889b      	ldrh	r3, [r3, #4]
 8000b84:	8093      	strh	r3, [r2, #4]

			if (coordinates.z_coord > 0) {
 8000b86:	4b20      	ldr	r3, [pc, #128]	; (8000c08 <coordinates_FSM_update+0xcc>)
 8000b88:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	dd31      	ble.n	8000bf4 <coordinates_FSM_update+0xb8>
				current_state = DECODE_COORDINATES;
 8000b90:	4b1c      	ldr	r3, [pc, #112]	; (8000c04 <coordinates_FSM_update+0xc8>)
 8000b92:	2202      	movs	r2, #2
 8000b94:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000b96:	e02d      	b.n	8000bf4 <coordinates_FSM_update+0xb8>

		case DECODE_COORDINATES:
			if(decode_x_coordinate() && decode_y_coordinate()) {
 8000b98:	f000 f8b6 	bl	8000d08 <decode_x_coordinate>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d008      	beq.n	8000bb4 <coordinates_FSM_update+0x78>
 8000ba2:	f000 f8d9 	bl	8000d58 <decode_y_coordinate>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d003      	beq.n	8000bb4 <coordinates_FSM_update+0x78>
				current_state = DISPLAY_COORDINATES;
 8000bac:	4b15      	ldr	r3, [pc, #84]	; (8000c04 <coordinates_FSM_update+0xc8>)
 8000bae:	2203      	movs	r2, #3
 8000bb0:	701a      	strb	r2, [r3, #0]
			} else {
				current_state = READ_COORDINATES;
			}
			break;
 8000bb2:	e022      	b.n	8000bfa <coordinates_FSM_update+0xbe>
				current_state = READ_COORDINATES;
 8000bb4:	4b13      	ldr	r3, [pc, #76]	; (8000c04 <coordinates_FSM_update+0xc8>)
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	701a      	strb	r2, [r3, #0]
			break;
 8000bba:	e01e      	b.n	8000bfa <coordinates_FSM_update+0xbe>

		case DISPLAY_COORDINATES:
			max7219_clean_all_displays();
 8000bbc:	f000 fa42 	bl	8001044 <max7219_clean_all_displays>
			max7219_send_data(decoded_x_coordinate, decoded_y_coordinate, current_display);
 8000bc0:	4b12      	ldr	r3, [pc, #72]	; (8000c0c <coordinates_FSM_update+0xd0>)
 8000bc2:	881b      	ldrh	r3, [r3, #0]
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	4a12      	ldr	r2, [pc, #72]	; (8000c10 <coordinates_FSM_update+0xd4>)
 8000bc8:	8812      	ldrh	r2, [r2, #0]
 8000bca:	b2d1      	uxtb	r1, r2
 8000bcc:	4a11      	ldr	r2, [pc, #68]	; (8000c14 <coordinates_FSM_update+0xd8>)
 8000bce:	7812      	ldrb	r2, [r2, #0]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f000 f9d9 	bl	8000f88 <max7219_send_data>
			send_coordinates_uart();
 8000bd6:	f000 f863 	bl	8000ca0 <send_coordinates_uart>

			if (adxl345_is_data_ready()) {
 8000bda:	f7ff fe6b 	bl	80008b4 <adxl345_is_data_ready>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d009      	beq.n	8000bf8 <coordinates_FSM_update+0xbc>
				current_state = READ_COORDINATES;
 8000be4:	4b07      	ldr	r3, [pc, #28]	; (8000c04 <coordinates_FSM_update+0xc8>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000bea:	e005      	b.n	8000bf8 <coordinates_FSM_update+0xbc>

		default:
			// Should never reach here. In that case go to initial state
			current_state = CONFIGURE_MODULES;
 8000bec:	4b05      	ldr	r3, [pc, #20]	; (8000c04 <coordinates_FSM_update+0xc8>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
			break;
 8000bf2:	e002      	b.n	8000bfa <coordinates_FSM_update+0xbe>
			break;
 8000bf4:	bf00      	nop
 8000bf6:	e000      	b.n	8000bfa <coordinates_FSM_update+0xbe>
			break;
 8000bf8:	bf00      	nop
	}
}
 8000bfa:	bf00      	nop
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd90      	pop	{r4, r7, pc}
 8000c02:	bf00      	nop
 8000c04:	200001bb 	.word	0x200001bb
 8000c08:	200001bc 	.word	0x200001bc
 8000c0c:	200001b6 	.word	0x200001b6
 8000c10:	200001b8 	.word	0x200001b8
 8000c14:	200001ba 	.word	0x200001ba

08000c18 <configure_adxl345>:


/* Private functions ---------------------------------------------------------*/

static void configure_adxl345(void) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
	adxl345_set_BW_RATE(ADXL345_BW_RATE_VALUE);
 8000c1c:	2008      	movs	r0, #8
 8000c1e:	f7ff fd59 	bl	80006d4 <adxl345_set_BW_RATE>
	adxl345_set_DATA_FORMAT(ADXL345_DATA_FORMAT_VALUE);
 8000c22:	2008      	movs	r0, #8
 8000c24:	f7ff fd70 	bl	8000708 <adxl345_set_DATA_FORMAT>
	adxl345_set_POWER_CTL(ADXL345_POWER_CTL_VALUE);
 8000c28:	2008      	movs	r0, #8
 8000c2a:	f7ff fd60 	bl	80006ee <adxl345_set_POWER_CTL>
}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <configure_max7219>:

static void configure_max7219(void) {
 8000c32:	b580      	push	{r7, lr}
 8000c34:	b082      	sub	sp, #8
 8000c36:	af00      	add	r7, sp, #0
	max7219_set_displays(TOTAL_DISPLAYS);
 8000c38:	2004      	movs	r0, #4
 8000c3a:	f000 f983 	bl	8000f44 <max7219_set_displays>
	for (int8_t display = 0; display < TOTAL_DISPLAYS; display++) {
 8000c3e:	2300      	movs	r3, #0
 8000c40:	71fb      	strb	r3, [r7, #7]
 8000c42:	e023      	b.n	8000c8c <configure_max7219+0x5a>
		max7219_send_data(REG_SHUTDOWN,		0x00, display);
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	461a      	mov	r2, r3
 8000c48:	2100      	movs	r1, #0
 8000c4a:	200c      	movs	r0, #12
 8000c4c:	f000 f99c 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DECODE_MODE,  0x00, display);
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	461a      	mov	r2, r3
 8000c54:	2100      	movs	r1, #0
 8000c56:	2009      	movs	r0, #9
 8000c58:	f000 f996 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_INTENSITY, 	0x03, display);
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	461a      	mov	r2, r3
 8000c60:	2103      	movs	r1, #3
 8000c62:	200a      	movs	r0, #10
 8000c64:	f000 f990 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_SCAN_LIMIT, 	0x07, display);
 8000c68:	79fb      	ldrb	r3, [r7, #7]
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	2107      	movs	r1, #7
 8000c6e:	200b      	movs	r0, #11
 8000c70:	f000 f98a 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_SHUTDOWN,		0x01, display);
 8000c74:	79fb      	ldrb	r3, [r7, #7]
 8000c76:	461a      	mov	r2, r3
 8000c78:	2101      	movs	r1, #1
 8000c7a:	200c      	movs	r0, #12
 8000c7c:	f000 f984 	bl	8000f88 <max7219_send_data>
	for (int8_t display = 0; display < TOTAL_DISPLAYS; display++) {
 8000c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	3301      	adds	r3, #1
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	71fb      	strb	r3, [r7, #7]
 8000c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c90:	2b03      	cmp	r3, #3
 8000c92:	ddd7      	ble.n	8000c44 <configure_max7219+0x12>
	}
}
 8000c94:	bf00      	nop
 8000c96:	bf00      	nop
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <send_coordinates_uart>:


static void send_coordinates_uart() {
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
	uint8_t msg_coord[5];

	uart_send_string(msg_coordinate_x);
 8000ca6:	4813      	ldr	r0, [pc, #76]	; (8000cf4 <send_coordinates_uart+0x54>)
 8000ca8:	f000 faae 	bl	8001208 <uart_send_string>
	sprintf((char*)msg_coord, "%d", coordinates.x_coord);
 8000cac:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <send_coordinates_uart+0x58>)
 8000cae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	463b      	mov	r3, r7
 8000cb6:	4911      	ldr	r1, [pc, #68]	; (8000cfc <send_coordinates_uart+0x5c>)
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f003 fc27 	bl	800450c <siprintf>
	uart_send_string(msg_coord);
 8000cbe:	463b      	mov	r3, r7
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f000 faa1 	bl	8001208 <uart_send_string>

	uart_send_string(msg_coordinate_y);
 8000cc6:	480e      	ldr	r0, [pc, #56]	; (8000d00 <send_coordinates_uart+0x60>)
 8000cc8:	f000 fa9e 	bl	8001208 <uart_send_string>
	sprintf((char*)msg_coord, "%d", coordinates.y_coord);
 8000ccc:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <send_coordinates_uart+0x58>)
 8000cce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	463b      	mov	r3, r7
 8000cd6:	4909      	ldr	r1, [pc, #36]	; (8000cfc <send_coordinates_uart+0x5c>)
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f003 fc17 	bl	800450c <siprintf>
	uart_send_string(msg_coord);
 8000cde:	463b      	mov	r3, r7
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f000 fa91 	bl	8001208 <uart_send_string>

	uart_send_string(msg_new_line);
 8000ce6:	4807      	ldr	r0, [pc, #28]	; (8000d04 <send_coordinates_uart+0x64>)
 8000ce8:	f000 fa8e 	bl	8001208 <uart_send_string>
}
 8000cec:	bf00      	nop
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000068 	.word	0x20000068
 8000cf8:	200001bc 	.word	0x200001bc
 8000cfc:	08004e5c 	.word	0x08004e5c
 8000d00:	20000078 	.word	0x20000078
 8000d04:	2000008c 	.word	0x2000008c

08000d08 <decode_x_coordinate>:


static bool_t decode_x_coordinate(void) {
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
    if (coordinates.x_coord  > (-COORD_MAX_VALUE) && coordinates.x_coord < COORD_MAX_VALUE) {
 8000d0c:	4b10      	ldr	r3, [pc, #64]	; (8000d50 <decode_x_coordinate+0x48>)
 8000d0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d12:	f113 0fff 	cmn.w	r3, #255	; 0xff
 8000d16:	db14      	blt.n	8000d42 <decode_x_coordinate+0x3a>
 8000d18:	4b0d      	ldr	r3, [pc, #52]	; (8000d50 <decode_x_coordinate+0x48>)
 8000d1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d1e:	2bff      	cmp	r3, #255	; 0xff
 8000d20:	dc0f      	bgt.n	8000d42 <decode_x_coordinate+0x3a>
    	decoded_x_coordinate = ((coordinates.x_coord  + COORD_MAX_VALUE) / RANGE_X_INTERVAL) + 1;
 8000d22:	4b0b      	ldr	r3, [pc, #44]	; (8000d50 <decode_x_coordinate+0x48>)
 8000d24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d28:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	da00      	bge.n	8000d32 <decode_x_coordinate+0x2a>
 8000d30:	333f      	adds	r3, #63	; 0x3f
 8000d32:	119b      	asrs	r3, r3, #6
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	3301      	adds	r3, #1
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	4b06      	ldr	r3, [pc, #24]	; (8000d54 <decode_x_coordinate+0x4c>)
 8000d3c:	801a      	strh	r2, [r3, #0]
    	return true;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e000      	b.n	8000d44 <decode_x_coordinate+0x3c>
    }
    return false;
 8000d42:	2300      	movs	r3, #0
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	200001bc 	.word	0x200001bc
 8000d54:	200001b6 	.word	0x200001b6

08000d58 <decode_y_coordinate>:


static bool_t decode_y_coordinate(void) {
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
	uint8_t max_index = TOTAL_DISPLAYS -1;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	70fb      	strb	r3, [r7, #3]
	uint8_t position;

    if ((coordinates.y_coord > (-COORD_MAX_VALUE)) && (coordinates.y_coord < COORD_MAX_VALUE)) {
 8000d62:	4b23      	ldr	r3, [pc, #140]	; (8000df0 <decode_y_coordinate+0x98>)
 8000d64:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d68:	f113 0fff 	cmn.w	r3, #255	; 0xff
 8000d6c:	db39      	blt.n	8000de2 <decode_y_coordinate+0x8a>
 8000d6e:	4b20      	ldr	r3, [pc, #128]	; (8000df0 <decode_y_coordinate+0x98>)
 8000d70:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d74:	2bff      	cmp	r3, #255	; 0xff
 8000d76:	dc34      	bgt.n	8000de2 <decode_y_coordinate+0x8a>
    	for (int i = 0; i < TOTAL_DISPLAYS; i++) {
 8000d78:	2300      	movs	r3, #0
 8000d7a:	607b      	str	r3, [r7, #4]
 8000d7c:	e02c      	b.n	8000dd8 <decode_y_coordinate+0x80>
    	    if (coordinates.y_coord < display_limits[i]) {
 8000d7e:	4b1c      	ldr	r3, [pc, #112]	; (8000df0 <decode_y_coordinate+0x98>)
 8000d80:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8000d84:	491b      	ldr	r1, [pc, #108]	; (8000df4 <decode_y_coordinate+0x9c>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	da20      	bge.n	8000dd2 <decode_y_coordinate+0x7a>
    	        current_display = max_index - i;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	78fa      	ldrb	r2, [r7, #3]
 8000d96:	1ad3      	subs	r3, r2, r3
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	4b17      	ldr	r3, [pc, #92]	; (8000df8 <decode_y_coordinate+0xa0>)
 8000d9c:	701a      	strb	r2, [r3, #0]
    	        position = (coordinates.y_coord + display_limits[max_index-i]) / RANGE_Y_DIVISON;
 8000d9e:	4b14      	ldr	r3, [pc, #80]	; (8000df0 <decode_y_coordinate+0x98>)
 8000da0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000da4:	4619      	mov	r1, r3
 8000da6:	78fa      	ldrb	r2, [r7, #3]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	1ad3      	subs	r3, r2, r3
 8000dac:	4a11      	ldr	r2, [pc, #68]	; (8000df4 <decode_y_coordinate+0x9c>)
 8000dae:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000db2:	440b      	add	r3, r1
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	da00      	bge.n	8000dba <decode_y_coordinate+0x62>
 8000db8:	330f      	adds	r3, #15
 8000dba:	111b      	asrs	r3, r3, #4
 8000dbc:	70bb      	strb	r3, [r7, #2]
    	        decoded_y_coordinate = 1 << (7 - position);
 8000dbe:	78bb      	ldrb	r3, [r7, #2]
 8000dc0:	f1c3 0307 	rsb	r3, r3, #7
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dca:	b29a      	uxth	r2, r3
 8000dcc:	4b0b      	ldr	r3, [pc, #44]	; (8000dfc <decode_y_coordinate+0xa4>)
 8000dce:	801a      	strh	r2, [r3, #0]
    	        break;
 8000dd0:	e005      	b.n	8000dde <decode_y_coordinate+0x86>
    	for (int i = 0; i < TOTAL_DISPLAYS; i++) {
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	607b      	str	r3, [r7, #4]
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2b03      	cmp	r3, #3
 8000ddc:	ddcf      	ble.n	8000d7e <decode_y_coordinate+0x26>
    	    }
    	}
    	return true;
 8000dde:	2301      	movs	r3, #1
 8000de0:	e000      	b.n	8000de4 <decode_y_coordinate+0x8c>
    }
    return false;
 8000de2:	2300      	movs	r3, #0
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr
 8000df0:	200001bc 	.word	0x200001bc
 8000df4:	20000060 	.word	0x20000060
 8000df8:	200001ba 	.word	0x200001ba
 8000dfc:	200001b8 	.word	0x200001b8

08000e00 <delay_init>:
#include "API_delay.h"

void delay_init(delay_t *delay, tick_t duration) {
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	6039      	str	r1, [r7, #0]
	if ((delay == NULL) || (duration == 0))
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d00c      	beq.n	8000e2a <delay_init+0x2a>
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d009      	beq.n	8000e2a <delay_init+0x2a>
		return;

	delay->duration = duration;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	683a      	ldr	r2, [r7, #0]
 8000e1a:	605a      	str	r2, [r3, #4]
	delay->running = false;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2200      	movs	r2, #0
 8000e20:	721a      	strb	r2, [r3, #8]
	delay->start_time = 0;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	e000      	b.n	8000e2c <delay_init+0x2c>
		return;
 8000e2a:	bf00      	nop
}
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <delay_read>:


bool_t delay_read(delay_t *delay) {
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b084      	sub	sp, #16
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
	uint32_t elapsed_time = 0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60bb      	str	r3, [r7, #8]
	bool_t return_value = false;
 8000e42:	2300      	movs	r3, #0
 8000e44:	73fb      	strb	r3, [r7, #15]

	if (delay == NULL)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d101      	bne.n	8000e50 <delay_read+0x1a>
		return return_value;
 8000e4c:	7bfb      	ldrb	r3, [r7, #15]
 8000e4e:	e021      	b.n	8000e94 <delay_read+0x5e>

	if (delay->running == false) {
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	7a1b      	ldrb	r3, [r3, #8]
 8000e54:	f083 0301 	eor.w	r3, r3, #1
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d008      	beq.n	8000e70 <delay_read+0x3a>
		delay->start_time = HAL_GetTick();
 8000e5e:	f000 fbc5 	bl	80015ec <HAL_GetTick>
 8000e62:	4602      	mov	r2, r0
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	601a      	str	r2, [r3, #0]
		delay->running = true;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	721a      	strb	r2, [r3, #8]
 8000e6e:	e010      	b.n	8000e92 <delay_read+0x5c>
	} else {
		elapsed_time = HAL_GetTick() - delay->start_time;
 8000e70:	f000 fbbc 	bl	80015ec <HAL_GetTick>
 8000e74:	4602      	mov	r2, r0
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	60bb      	str	r3, [r7, #8]
		if (elapsed_time >= delay->duration) {
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	68ba      	ldr	r2, [r7, #8]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d304      	bcc.n	8000e92 <delay_read+0x5c>
			delay->running = false;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	721a      	strb	r2, [r3, #8]
			return_value = true;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	73fb      	strb	r3, [r7, #15]
		}
	}

	return return_value;
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3710      	adds	r7, #16
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <max7219_SPI_init>:
static SPI_HandleTypeDef hspi1;
static uint8_t active_displays = MAX_DISPLAYS; // Set as default as the maxiumum
/* Private function prototypes -----------------------------------------------*/
/* Public functions ---------------------------------------------------------*/

bool_t max7219_SPI_init() {
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
	bool_t return_value = false;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_StateTypeDef spi_state = HAL_SPI_GetState(&hspi1);
 8000ea6:	4824      	ldr	r0, [pc, #144]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000ea8:	f002 fd71 	bl	800398e <HAL_SPI_GetState>
 8000eac:	4603      	mov	r3, r0
 8000eae:	71bb      	strb	r3, [r7, #6]

	if(spi_state == HAL_SPI_STATE_RESET) {
 8000eb0:	79bb      	ldrb	r3, [r7, #6]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d135      	bne.n	8000f22 <max7219_SPI_init+0x86>
		/* SPI configuration*/
		hspi1.Instance 					= SPI1;
 8000eb6:	4b20      	ldr	r3, [pc, #128]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000eb8:	4a20      	ldr	r2, [pc, #128]	; (8000f3c <max7219_SPI_init+0xa0>)
 8000eba:	601a      	str	r2, [r3, #0]
		hspi1.Init.Mode 				= SPI_MODE_MASTER;
 8000ebc:	4b1e      	ldr	r3, [pc, #120]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000ebe:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ec2:	605a      	str	r2, [r3, #4]
		hspi1.Init.Direction			= SPI_DIRECTION_1LINE;
 8000ec4:	4b1c      	ldr	r3, [pc, #112]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000ec6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000eca:	609a      	str	r2, [r3, #8]
		hspi1.Init.DataSize				= SPI_DATASIZE_16BIT;
 8000ecc:	4b1a      	ldr	r3, [pc, #104]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000ece:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ed2:	60da      	str	r2, [r3, #12]
		hspi1.Init.CLKPolarity			= SPI_POLARITY_LOW;
 8000ed4:	4b18      	ldr	r3, [pc, #96]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	611a      	str	r2, [r3, #16]
		hspi1.Init.CLKPhase				= SPI_PHASE_1EDGE;
 8000eda:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	615a      	str	r2, [r3, #20]
		hspi1.Init.NSS 					= SPI_NSS_SOFT;
 8000ee0:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000ee2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ee6:	619a      	str	r2, [r3, #24]
		hspi1.Init.BaudRatePrescaler 	= SPI_BAUDRATEPRESCALER_128;
 8000ee8:	4b13      	ldr	r3, [pc, #76]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000eea:	2230      	movs	r2, #48	; 0x30
 8000eec:	61da      	str	r2, [r3, #28]
		hspi1.Init.FirstBit				= SPI_FIRSTBIT_MSB;
 8000eee:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	621a      	str	r2, [r3, #32]
		hspi1.Init.TIMode				= SPI_TIMODE_DISABLE;
 8000ef4:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	625a      	str	r2, [r3, #36]	; 0x24
		hspi1.Init.CRCCalculation 		= SPI_CRCCALCULATION_DISABLE;
 8000efa:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	629a      	str	r2, [r3, #40]	; 0x28

		HAL_SPI_MspInit(&hspi1);
 8000f00:	480d      	ldr	r0, [pc, #52]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000f02:	f000 f8e1 	bl	80010c8 <HAL_SPI_MspInit>
		if (HAL_SPI_Init(&hspi1) == HAL_OK) {
 8000f06:	480c      	ldr	r0, [pc, #48]	; (8000f38 <max7219_SPI_init+0x9c>)
 8000f08:	f002 fb52 	bl	80035b0 <HAL_SPI_Init>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d101      	bne.n	8000f16 <max7219_SPI_init+0x7a>
			return_value = true;
 8000f12:	2301      	movs	r3, #1
 8000f14:	71fb      	strb	r3, [r7, #7]
		}

		// Release Chip Select pin
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000f16:	2201      	movs	r2, #1
 8000f18:	2110      	movs	r1, #16
 8000f1a:	4809      	ldr	r0, [pc, #36]	; (8000f40 <max7219_SPI_init+0xa4>)
 8000f1c:	f000 fe48 	bl	8001bb0 <HAL_GPIO_WritePin>
 8000f20:	e004      	b.n	8000f2c <max7219_SPI_init+0x90>
	} else if (spi_state != HAL_SPI_STATE_ERROR) {
 8000f22:	79bb      	ldrb	r3, [r7, #6]
 8000f24:	2b06      	cmp	r3, #6
 8000f26:	d001      	beq.n	8000f2c <max7219_SPI_init+0x90>
		// Not an STATE_ERROR or STATE_RESET,so initialization was already done
		return_value = true;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	71fb      	strb	r3, [r7, #7]
	}
	return return_value;
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	200001c4 	.word	0x200001c4
 8000f3c:	40013000 	.word	0x40013000
 8000f40:	40020000 	.word	0x40020000

08000f44 <max7219_set_displays>:


void max7219_set_displays(uint8_t total_displays) {
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	if (total_displays > MAX_DISPLAYS) {
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	2b04      	cmp	r3, #4
 8000f52:	d903      	bls.n	8000f5c <max7219_set_displays+0x18>
		active_displays = MAX_DISPLAYS;
 8000f54:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <max7219_set_displays+0x2c>)
 8000f56:	2204      	movs	r2, #4
 8000f58:	701a      	strb	r2, [r3, #0]
	} else {
		active_displays = total_displays;
	}
}
 8000f5a:	e002      	b.n	8000f62 <max7219_set_displays+0x1e>
		active_displays = total_displays;
 8000f5c:	4a04      	ldr	r2, [pc, #16]	; (8000f70 <max7219_set_displays+0x2c>)
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	7013      	strb	r3, [r2, #0]
}
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	2000008f 	.word	0x2000008f

08000f74 <max7219_get_SPI_state>:

HAL_SPI_StateTypeDef max7219_get_SPI_state() {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
	return HAL_SPI_GetState(&hspi1);
 8000f78:	4802      	ldr	r0, [pc, #8]	; (8000f84 <max7219_get_SPI_state+0x10>)
 8000f7a:	f002 fd08 	bl	800398e <HAL_SPI_GetState>
 8000f7e:	4603      	mov	r3, r0
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	200001c4 	.word	0x200001c4

08000f88 <max7219_send_data>:


void max7219_send_data(uint8_t reg, uint8_t data, uint8_t display_num) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
 8000f92:	460b      	mov	r3, r1
 8000f94:	71bb      	strb	r3, [r7, #6]
 8000f96:	4613      	mov	r3, r2
 8000f98:	717b      	strb	r3, [r7, #5]
	uint16_t buf = reg<<8 | data;
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	021b      	lsls	r3, r3, #8
 8000f9e:	b21a      	sxth	r2, r3
 8000fa0:	79bb      	ldrb	r3, [r7, #6]
 8000fa2:	b21b      	sxth	r3, r3
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	b21b      	sxth	r3, r3
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	81bb      	strh	r3, [r7, #12]
	uint16_t no_op = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	817b      	strh	r3, [r7, #10]

	if (display_num >= active_displays) {
 8000fb0:	4b21      	ldr	r3, [pc, #132]	; (8001038 <max7219_send_data+0xb0>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	797a      	ldrb	r2, [r7, #5]
 8000fb6:	429a      	cmp	r2, r3
 8000fb8:	d23a      	bcs.n	8001030 <max7219_send_data+0xa8>
		return;
	}

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2110      	movs	r1, #16
 8000fbe:	481f      	ldr	r0, [pc, #124]	; (800103c <max7219_send_data+0xb4>)
 8000fc0:	f000 fdf6 	bl	8001bb0 <HAL_GPIO_WritePin>

	for (uint8_t i = ((active_displays-1)-display_num); i > 0; i--) {
 8000fc4:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <max7219_send_data+0xb0>)
 8000fc6:	781a      	ldrb	r2, [r3, #0]
 8000fc8:	797b      	ldrb	r3, [r7, #5]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	73fb      	strb	r3, [r7, #15]
 8000fd2:	e00a      	b.n	8000fea <max7219_send_data+0x62>
	    HAL_SPI_Transmit(&hspi1, (uint8_t *)&no_op, 1, 1000);
 8000fd4:	f107 010a 	add.w	r1, r7, #10
 8000fd8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fdc:	2201      	movs	r2, #1
 8000fde:	4818      	ldr	r0, [pc, #96]	; (8001040 <max7219_send_data+0xb8>)
 8000fe0:	f002 fb77 	bl	80036d2 <HAL_SPI_Transmit>
	for (uint8_t i = ((active_displays-1)-display_num); i > 0; i--) {
 8000fe4:	7bfb      	ldrb	r3, [r7, #15]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	73fb      	strb	r3, [r7, #15]
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1f1      	bne.n	8000fd4 <max7219_send_data+0x4c>
	}

	HAL_SPI_Transmit(&hspi1, (uint8_t *)&buf, 1, 1000);
 8000ff0:	f107 010c 	add.w	r1, r7, #12
 8000ff4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4811      	ldr	r0, [pc, #68]	; (8001040 <max7219_send_data+0xb8>)
 8000ffc:	f002 fb69 	bl	80036d2 <HAL_SPI_Transmit>

	for (uint8_t i = 0; i < display_num; i++) {
 8001000:	2300      	movs	r3, #0
 8001002:	73bb      	strb	r3, [r7, #14]
 8001004:	e00a      	b.n	800101c <max7219_send_data+0x94>
		HAL_SPI_Transmit(&hspi1, (uint8_t *)&no_op, 1, 1000);
 8001006:	f107 010a 	add.w	r1, r7, #10
 800100a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800100e:	2201      	movs	r2, #1
 8001010:	480b      	ldr	r0, [pc, #44]	; (8001040 <max7219_send_data+0xb8>)
 8001012:	f002 fb5e 	bl	80036d2 <HAL_SPI_Transmit>
	for (uint8_t i = 0; i < display_num; i++) {
 8001016:	7bbb      	ldrb	r3, [r7, #14]
 8001018:	3301      	adds	r3, #1
 800101a:	73bb      	strb	r3, [r7, #14]
 800101c:	7bba      	ldrb	r2, [r7, #14]
 800101e:	797b      	ldrb	r3, [r7, #5]
 8001020:	429a      	cmp	r2, r3
 8001022:	d3f0      	bcc.n	8001006 <max7219_send_data+0x7e>
	}

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001024:	2201      	movs	r2, #1
 8001026:	2110      	movs	r1, #16
 8001028:	4804      	ldr	r0, [pc, #16]	; (800103c <max7219_send_data+0xb4>)
 800102a:	f000 fdc1 	bl	8001bb0 <HAL_GPIO_WritePin>
 800102e:	e000      	b.n	8001032 <max7219_send_data+0xaa>
		return;
 8001030:	bf00      	nop
}
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	2000008f 	.word	0x2000008f
 800103c:	40020000 	.word	0x40020000
 8001040:	200001c4 	.word	0x200001c4

08001044 <max7219_clean_all_displays>:
	max7219_send_data(REG_DIGIT_6, 0x00, display_num);
	max7219_send_data(REG_DIGIT_7, 0x00, display_num);
}


void max7219_clean_all_displays() {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < MAX_DISPLAYS; i++) {
 800104a:	2300      	movs	r3, #0
 800104c:	71fb      	strb	r3, [r7, #7]
 800104e:	e032      	b.n	80010b6 <max7219_clean_all_displays+0x72>
		max7219_send_data(REG_DIGIT_0, 0x00, i);
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	461a      	mov	r2, r3
 8001054:	2100      	movs	r1, #0
 8001056:	2001      	movs	r0, #1
 8001058:	f7ff ff96 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_1, 0x00, i);
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	461a      	mov	r2, r3
 8001060:	2100      	movs	r1, #0
 8001062:	2002      	movs	r0, #2
 8001064:	f7ff ff90 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_2, 0x00, i);
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	461a      	mov	r2, r3
 800106c:	2100      	movs	r1, #0
 800106e:	2003      	movs	r0, #3
 8001070:	f7ff ff8a 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_3, 0x00, i);
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	461a      	mov	r2, r3
 8001078:	2100      	movs	r1, #0
 800107a:	2004      	movs	r0, #4
 800107c:	f7ff ff84 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_4, 0x00, i);
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	461a      	mov	r2, r3
 8001084:	2100      	movs	r1, #0
 8001086:	2005      	movs	r0, #5
 8001088:	f7ff ff7e 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_5, 0x00, i);
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	461a      	mov	r2, r3
 8001090:	2100      	movs	r1, #0
 8001092:	2006      	movs	r0, #6
 8001094:	f7ff ff78 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_6, 0x00, i);
 8001098:	79fb      	ldrb	r3, [r7, #7]
 800109a:	461a      	mov	r2, r3
 800109c:	2100      	movs	r1, #0
 800109e:	2007      	movs	r0, #7
 80010a0:	f7ff ff72 	bl	8000f88 <max7219_send_data>
		max7219_send_data(REG_DIGIT_7, 0x00, i);
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	461a      	mov	r2, r3
 80010a8:	2100      	movs	r1, #0
 80010aa:	2008      	movs	r0, #8
 80010ac:	f7ff ff6c 	bl	8000f88 <max7219_send_data>
	for (uint8_t i = 0; i < MAX_DISPLAYS; i++) {
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	3301      	adds	r3, #1
 80010b4:	71fb      	strb	r3, [r7, #7]
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	2b03      	cmp	r3, #3
 80010ba:	d9c9      	bls.n	8001050 <max7219_clean_all_displays+0xc>
	}
}
 80010bc:	bf00      	nop
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08a      	sub	sp, #40	; 0x28
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef  GPIO_InitStruct;

  	/*** Configure the GPIOs ***/
  	/* Enable GPIO clock */
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80010d0:	2300      	movs	r3, #0
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	4b24      	ldr	r3, [pc, #144]	; (8001168 <HAL_SPI_MspInit+0xa0>)
 80010d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d8:	4a23      	ldr	r2, [pc, #140]	; (8001168 <HAL_SPI_MspInit+0xa0>)
 80010da:	f043 0301 	orr.w	r3, r3, #1
 80010de:	6313      	str	r3, [r2, #48]	; 0x30
 80010e0:	4b21      	ldr	r3, [pc, #132]	; (8001168 <HAL_SPI_MspInit+0xa0>)
 80010e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e4:	f003 0301 	and.w	r3, r3, #1
 80010e8:	613b      	str	r3, [r7, #16]
 80010ea:	693b      	ldr	r3, [r7, #16]

	/* Configure SPI SCK */
	GPIO_InitStruct.Pin 		= GPIO_PIN_5;
 80010ec:	2320      	movs	r3, #32
 80010ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 80010f0:	2302      	movs	r3, #2
 80010f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull  		= GPIO_PULLDOWN;
 80010f4:	2302      	movs	r3, #2
 80010f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed 		= GPIO_SPEED_HIGH;
 80010f8:	2303      	movs	r3, #3
 80010fa:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate 	= GPIO_AF5_SPI1;
 80010fc:	2305      	movs	r3, #5
 80010fe:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001100:	f107 0314 	add.w	r3, r7, #20
 8001104:	4619      	mov	r1, r3
 8001106:	4819      	ldr	r0, [pc, #100]	; (800116c <HAL_SPI_MspInit+0xa4>)
 8001108:	f000 fb8e 	bl	8001828 <HAL_GPIO_Init>

	/* Configure SPI MOSI */
	GPIO_InitStruct.Pin 		= GPIO_PIN_7;
 800110c:	2380      	movs	r3, #128	; 0x80
 800110e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8001110:	2302      	movs	r3, #2
 8001112:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed 		= GPIO_SPEED_HIGH;
 8001114:	2303      	movs	r3, #3
 8001116:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate 	= GPIO_AF5_SPI1;
 8001118:	2305      	movs	r3, #5
 800111a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	4619      	mov	r1, r3
 8001122:	4812      	ldr	r0, [pc, #72]	; (800116c <HAL_SPI_MspInit+0xa4>)
 8001124:	f000 fb80 	bl	8001828 <HAL_GPIO_Init>

	/*Configure SPI CS */
	GPIO_InitStruct.Pin 		= GPIO_PIN_4;
 8001128:	2310      	movs	r3, #16
 800112a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode 		= GPIO_MODE_OUTPUT_PP;
 800112c:	2301      	movs	r3, #1
 800112e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull 		= GPIO_PULLUP;
 8001130:	2301      	movs	r3, #1
 8001132:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_LOW;
 8001134:	2300      	movs	r3, #0
 8001136:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	4619      	mov	r1, r3
 800113e:	480b      	ldr	r0, [pc, #44]	; (800116c <HAL_SPI_MspInit+0xa4>)
 8001140:	f000 fb72 	bl	8001828 <HAL_GPIO_Init>

	/*** Configure the SPI peripheral ***/
	/* Enable SPI clock */
	/* Peripheral clock enable */
	__HAL_RCC_SPI1_CLK_ENABLE();
 8001144:	2300      	movs	r3, #0
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	4b07      	ldr	r3, [pc, #28]	; (8001168 <HAL_SPI_MspInit+0xa0>)
 800114a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114c:	4a06      	ldr	r2, [pc, #24]	; (8001168 <HAL_SPI_MspInit+0xa0>)
 800114e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001152:	6453      	str	r3, [r2, #68]	; 0x44
 8001154:	4b04      	ldr	r3, [pc, #16]	; (8001168 <HAL_SPI_MspInit+0xa0>)
 8001156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001158:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	68fb      	ldr	r3, [r7, #12]
}
 8001160:	bf00      	nop
 8001162:	3728      	adds	r7, #40	; 0x28
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40023800 	.word	0x40023800
 800116c:	40020000 	.word	0x40020000

08001170 <uart_init>:
/* Private variables ---------------------------------------------------------*/
static UART_HandleTypeDef UartHandle;
static uint8_t msg_uart_init[] = MSG_UART_INIT;

/* Public functions ---------------------------------------------------------*/
bool_t uart_init() {
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
	bool_t return_value = false;
 8001176:	2300      	movs	r3, #0
 8001178:	71fb      	strb	r3, [r7, #7]
	HAL_UART_StateTypeDef uart_state = HAL_UART_GetState(&UartHandle);
 800117a:	481b      	ldr	r0, [pc, #108]	; (80011e8 <uart_init+0x78>)
 800117c:	f002 fdbf 	bl	8003cfe <HAL_UART_GetState>
 8001180:	4603      	mov	r3, r0
 8001182:	71bb      	strb	r3, [r7, #6]

	if (uart_state == HAL_UART_STATE_RESET) {
 8001184:	79bb      	ldrb	r3, [r7, #6]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d124      	bne.n	80011d4 <uart_init+0x64>
		// Init UART only if it was not initialized before
		UartHandle.Instance        		= USARTx;
 800118a:	4b17      	ldr	r3, [pc, #92]	; (80011e8 <uart_init+0x78>)
 800118c:	4a17      	ldr	r2, [pc, #92]	; (80011ec <uart_init+0x7c>)
 800118e:	601a      	str	r2, [r3, #0]
		UartHandle.Init.BaudRate   		= BAUDRATE;
 8001190:	4b15      	ldr	r3, [pc, #84]	; (80011e8 <uart_init+0x78>)
 8001192:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001196:	605a      	str	r2, [r3, #4]
		UartHandle.Init.WordLength		= WORDLENGTH;
 8001198:	4b13      	ldr	r3, [pc, #76]	; (80011e8 <uart_init+0x78>)
 800119a:	2200      	movs	r2, #0
 800119c:	609a      	str	r2, [r3, #8]
		UartHandle.Init.StopBits   		= STOP_BITS;
 800119e:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <uart_init+0x78>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	60da      	str	r2, [r3, #12]
		UartHandle.Init.Parity     		= PARITY;
 80011a4:	4b10      	ldr	r3, [pc, #64]	; (80011e8 <uart_init+0x78>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	611a      	str	r2, [r3, #16]
		UartHandle.Init.HwFlowCtl  		= UART_HWCONTROL_NONE;
 80011aa:	4b0f      	ldr	r3, [pc, #60]	; (80011e8 <uart_init+0x78>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	619a      	str	r2, [r3, #24]
		UartHandle.Init.Mode       		= UART_MODE_TX_RX;
 80011b0:	4b0d      	ldr	r3, [pc, #52]	; (80011e8 <uart_init+0x78>)
 80011b2:	220c      	movs	r2, #12
 80011b4:	615a      	str	r2, [r3, #20]
		UartHandle.Init.OverSampling 	= UART_OVERSAMPLING_16;
 80011b6:	4b0c      	ldr	r3, [pc, #48]	; (80011e8 <uart_init+0x78>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	61da      	str	r2, [r3, #28]

		if (HAL_UART_Init(&UartHandle) == HAL_OK) {
 80011bc:	480a      	ldr	r0, [pc, #40]	; (80011e8 <uart_init+0x78>)
 80011be:	f002 fcbf 	bl	8003b40 <HAL_UART_Init>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d10a      	bne.n	80011de <uart_init+0x6e>
			return_value = true;
 80011c8:	2301      	movs	r3, #1
 80011ca:	71fb      	strb	r3, [r7, #7]
			uart_send_string(msg_uart_init);
 80011cc:	4808      	ldr	r0, [pc, #32]	; (80011f0 <uart_init+0x80>)
 80011ce:	f000 f81b 	bl	8001208 <uart_send_string>
 80011d2:	e004      	b.n	80011de <uart_init+0x6e>
		}
	} else if(uart_state != HAL_UART_STATE_ERROR) {
 80011d4:	79bb      	ldrb	r3, [r7, #6]
 80011d6:	2be0      	cmp	r3, #224	; 0xe0
 80011d8:	d001      	beq.n	80011de <uart_init+0x6e>
		// Not an STATE_ERROR or STATE_RESET,so initialization was already done
		return_value = true;
 80011da:	2301      	movs	r3, #1
 80011dc:	71fb      	strb	r3, [r7, #7]
	}

	return return_value;
 80011de:	79fb      	ldrb	r3, [r7, #7]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	2000021c 	.word	0x2000021c
 80011ec:	40004800 	.word	0x40004800
 80011f0:	20000090 	.word	0x20000090

080011f4 <uart_get_state>:

HAL_UART_StateTypeDef uart_get_state() {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
	return HAL_UART_GetState(&UartHandle);
 80011f8:	4802      	ldr	r0, [pc, #8]	; (8001204 <uart_get_state+0x10>)
 80011fa:	f002 fd80 	bl	8003cfe <HAL_UART_GetState>
 80011fe:	4603      	mov	r3, r0
}
 8001200:	4618      	mov	r0, r3
 8001202:	bd80      	pop	{r7, pc}
 8001204:	2000021c 	.word	0x2000021c

08001208 <uart_send_string>:


void uart_send_string(uint8_t * pstring) {
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
	uint32_t size = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]

	if(pstring == NULL) {
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d012      	beq.n	8001240 <uart_send_string+0x38>
		return;
	}

	for(; pstring[size] != '\0'; size++ );
 800121a:	e002      	b.n	8001222 <uart_send_string+0x1a>
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	3301      	adds	r3, #1
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	4413      	add	r3, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1f6      	bne.n	800121c <uart_send_string+0x14>
	HAL_UART_Transmit(&UartHandle, pstring, size, 1000);
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	b29a      	uxth	r2, r3
 8001232:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001236:	6879      	ldr	r1, [r7, #4]
 8001238:	4803      	ldr	r0, [pc, #12]	; (8001248 <uart_send_string+0x40>)
 800123a:	f002 fcce 	bl	8003bda <HAL_UART_Transmit>
 800123e:	e000      	b.n	8001242 <uart_send_string+0x3a>
		return;
 8001240:	bf00      	nop
}
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	2000021c 	.word	0x2000021c

0800124c <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08a      	sub	sp, #40	; 0x28
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d10e      	bne.n	800127a <BSP_LED_Init+0x2e>
 800125c:	2300      	movs	r3, #0
 800125e:	613b      	str	r3, [r7, #16]
 8001260:	4b1f      	ldr	r3, [pc, #124]	; (80012e0 <BSP_LED_Init+0x94>)
 8001262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001264:	4a1e      	ldr	r2, [pc, #120]	; (80012e0 <BSP_LED_Init+0x94>)
 8001266:	f043 0302 	orr.w	r3, r3, #2
 800126a:	6313      	str	r3, [r2, #48]	; 0x30
 800126c:	4b1c      	ldr	r3, [pc, #112]	; (80012e0 <BSP_LED_Init+0x94>)
 800126e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001270:	f003 0302 	and.w	r3, r3, #2
 8001274:	613b      	str	r3, [r7, #16]
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	e00d      	b.n	8001296 <BSP_LED_Init+0x4a>
 800127a:	2300      	movs	r3, #0
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	4b18      	ldr	r3, [pc, #96]	; (80012e0 <BSP_LED_Init+0x94>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	4a17      	ldr	r2, [pc, #92]	; (80012e0 <BSP_LED_Init+0x94>)
 8001284:	f043 0302 	orr.w	r3, r3, #2
 8001288:	6313      	str	r3, [r2, #48]	; 0x30
 800128a:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <BSP_LED_Init+0x94>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	4a12      	ldr	r2, [pc, #72]	; (80012e4 <BSP_LED_Init+0x98>)
 800129a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800129e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a0:	2301      	movs	r3, #1
 80012a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80012a8:	2302      	movs	r3, #2
 80012aa:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	4a0e      	ldr	r2, [pc, #56]	; (80012e8 <BSP_LED_Init+0x9c>)
 80012b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b4:	f107 0214 	add.w	r2, r7, #20
 80012b8:	4611      	mov	r1, r2
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 fab4 	bl	8001828 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	4a09      	ldr	r2, [pc, #36]	; (80012e8 <BSP_LED_Init+0x9c>)
 80012c4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	4a06      	ldr	r2, [pc, #24]	; (80012e4 <BSP_LED_Init+0x98>)
 80012cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012d0:	2200      	movs	r2, #0
 80012d2:	4619      	mov	r1, r3
 80012d4:	f000 fc6c 	bl	8001bb0 <HAL_GPIO_WritePin>
}
 80012d8:	bf00      	nop
 80012da:	3728      	adds	r7, #40	; 0x28
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	40023800 	.word	0x40023800
 80012e4:	08004e60 	.word	0x08004e60
 80012e8:	200000c0 	.word	0x200000c0

080012ec <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	4603      	mov	r3, r0
 80012f4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	4a07      	ldr	r2, [pc, #28]	; (8001318 <BSP_LED_On+0x2c>)
 80012fa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	4a06      	ldr	r2, [pc, #24]	; (800131c <BSP_LED_On+0x30>)
 8001302:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001306:	2201      	movs	r2, #1
 8001308:	4619      	mov	r1, r3
 800130a:	f000 fc51 	bl	8001bb0 <HAL_GPIO_WritePin>
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	200000c0 	.word	0x200000c0
 800131c:	08004e60 	.word	0x08004e60

08001320 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	460a      	mov	r2, r1
 800132a:	71fb      	strb	r3, [r7, #7]
 800132c:	4613      	mov	r3, r2
 800132e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8001330:	2300      	movs	r3, #0
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	4b23      	ldr	r3, [pc, #140]	; (80013c4 <BSP_PB_Init+0xa4>)
 8001336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001338:	4a22      	ldr	r2, [pc, #136]	; (80013c4 <BSP_PB_Init+0xa4>)
 800133a:	f043 0304 	orr.w	r3, r3, #4
 800133e:	6313      	str	r3, [r2, #48]	; 0x30
 8001340:	4b20      	ldr	r3, [pc, #128]	; (80013c4 <BSP_PB_Init+0xa4>)
 8001342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	60bb      	str	r3, [r7, #8]
 800134a:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 800134c:	79bb      	ldrb	r3, [r7, #6]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d112      	bne.n	8001378 <BSP_PB_Init+0x58>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8001352:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001356:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001358:	2300      	movs	r3, #0
 800135a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800135c:	2302      	movs	r3, #2
 800135e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001360:	2302      	movs	r3, #2
 8001362:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	4a18      	ldr	r2, [pc, #96]	; (80013c8 <BSP_PB_Init+0xa8>)
 8001368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136c:	f107 020c 	add.w	r2, r7, #12
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f000 fa58 	bl	8001828 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8001378:	79bb      	ldrb	r3, [r7, #6]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d11d      	bne.n	80013ba <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800137e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001382:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; 
 8001388:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800138c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	4a0d      	ldr	r2, [pc, #52]	; (80013c8 <BSP_PB_Init+0xa8>)
 8001392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001396:	f107 020c 	add.w	r2, r7, #12
 800139a:	4611      	mov	r1, r2
 800139c:	4618      	mov	r0, r3
 800139e:	f000 fa43 	bl	8001828 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 80013a2:	2328      	movs	r3, #40	; 0x28
 80013a4:	b25b      	sxtb	r3, r3
 80013a6:	2200      	movs	r2, #0
 80013a8:	210f      	movs	r1, #15
 80013aa:	4618      	mov	r0, r3
 80013ac:	f000 fa05 	bl	80017ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80013b0:	2328      	movs	r3, #40	; 0x28
 80013b2:	b25b      	sxtb	r3, r3
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 fa1c 	bl	80017f2 <HAL_NVIC_EnableIRQ>
  }
}
 80013ba:	bf00      	nop
 80013bc:	3720      	adds	r7, #32
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40023800 	.word	0x40023800
 80013c8:	200000cc 	.word	0x200000cc

080013cc <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	4a06      	ldr	r2, [pc, #24]	; (80013f4 <BSP_PB_GetState+0x28>)
 80013da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013e2:	4611      	mov	r1, r2
 80013e4:	4618      	mov	r0, r3
 80013e6:	f000 fbcb 	bl	8001b80 <HAL_GPIO_ReadPin>
 80013ea:	4603      	mov	r3, r0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	200000cc 	.word	0x200000cc

080013f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013fc:	4b16      	ldr	r3, [pc, #88]	; (8001458 <SystemInit+0x60>)
 80013fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001402:	4a15      	ldr	r2, [pc, #84]	; (8001458 <SystemInit+0x60>)
 8001404:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001408:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800140c:	4b13      	ldr	r3, [pc, #76]	; (800145c <SystemInit+0x64>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a12      	ldr	r2, [pc, #72]	; (800145c <SystemInit+0x64>)
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001418:	4b10      	ldr	r3, [pc, #64]	; (800145c <SystemInit+0x64>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800141e:	4b0f      	ldr	r3, [pc, #60]	; (800145c <SystemInit+0x64>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a0e      	ldr	r2, [pc, #56]	; (800145c <SystemInit+0x64>)
 8001424:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001428:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800142c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <SystemInit+0x64>)
 8001430:	4a0b      	ldr	r2, [pc, #44]	; (8001460 <SystemInit+0x68>)
 8001432:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <SystemInit+0x64>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a08      	ldr	r2, [pc, #32]	; (800145c <SystemInit+0x64>)
 800143a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800143e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001440:	4b06      	ldr	r3, [pc, #24]	; (800145c <SystemInit+0x64>)
 8001442:	2200      	movs	r2, #0
 8001444:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001446:	4b04      	ldr	r3, [pc, #16]	; (8001458 <SystemInit+0x60>)
 8001448:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800144c:	609a      	str	r2, [r3, #8]
#endif
}
 800144e:	bf00      	nop
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	e000ed00 	.word	0xe000ed00
 800145c:	40023800 	.word	0x40023800
 8001460:	24003010 	.word	0x24003010

08001464 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001476:	e7fe      	b.n	8001476 <HardFault_Handler+0x4>

08001478 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800147c:	e7fe      	b.n	800147c <MemManage_Handler+0x4>

0800147e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001482:	e7fe      	b.n	8001482 <BusFault_Handler+0x4>

08001484 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001488:	e7fe      	b.n	8001488 <UsageFault_Handler+0x4>

0800148a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800148a:	b480      	push	{r7}
 800148c:	af00      	add	r7, sp, #0
}
 800148e:	bf00      	nop
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr

08001498 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
}
 800149c:	bf00      	nop
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80014a6:	b480      	push	{r7}
 80014a8:	af00      	add	r7, sp, #0
}
 80014aa:	bf00      	nop
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
    HAL_IncTick();
 80014b8:	f000 f884 	bl	80015c4 <HAL_IncTick>
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}

080014c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c8:	4a14      	ldr	r2, [pc, #80]	; (800151c <_sbrk+0x5c>)
 80014ca:	4b15      	ldr	r3, [pc, #84]	; (8001520 <_sbrk+0x60>)
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d4:	4b13      	ldr	r3, [pc, #76]	; (8001524 <_sbrk+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d102      	bne.n	80014e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <_sbrk+0x64>)
 80014de:	4a12      	ldr	r2, [pc, #72]	; (8001528 <_sbrk+0x68>)
 80014e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <_sbrk+0x64>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4413      	add	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d207      	bcs.n	8001500 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f0:	f003 f82c 	bl	800454c <__errno>
 80014f4:	4603      	mov	r3, r0
 80014f6:	220c      	movs	r2, #12
 80014f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014fe:	e009      	b.n	8001514 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001500:	4b08      	ldr	r3, [pc, #32]	; (8001524 <_sbrk+0x64>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001506:	4b07      	ldr	r3, [pc, #28]	; (8001524 <_sbrk+0x64>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	4a05      	ldr	r2, [pc, #20]	; (8001524 <_sbrk+0x64>)
 8001510:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001512:	68fb      	ldr	r3, [r7, #12]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20030000 	.word	0x20030000
 8001520:	00000400 	.word	0x00000400
 8001524:	20000260 	.word	0x20000260
 8001528:	200003b0 	.word	0x200003b0

0800152c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001530:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <HAL_Init+0x34>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a0a      	ldr	r2, [pc, #40]	; (8001560 <HAL_Init+0x34>)
 8001536:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800153a:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800153c:	4b08      	ldr	r3, [pc, #32]	; (8001560 <HAL_Init+0x34>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a07      	ldr	r2, [pc, #28]	; (8001560 <HAL_Init+0x34>)
 8001542:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001546:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001548:	2003      	movs	r0, #3
 800154a:	f000 f92b 	bl	80017a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800154e:	200f      	movs	r0, #15
 8001550:	f000 f808 	bl	8001564 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001554:	f001 fb3c 	bl	8002bd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001558:	2300      	movs	r3, #0
}
 800155a:	4618      	mov	r0, r3
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40023c00 	.word	0x40023c00

08001564 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800156c:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <HAL_InitTick+0x54>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	4b12      	ldr	r3, [pc, #72]	; (80015bc <HAL_InitTick+0x58>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	4619      	mov	r1, r3
 8001576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800157a:	fbb3 f3f1 	udiv	r3, r3, r1
 800157e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001582:	4618      	mov	r0, r3
 8001584:	f000 f943 	bl	800180e <HAL_SYSTICK_Config>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e00e      	b.n	80015b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2b0f      	cmp	r3, #15
 8001596:	d80a      	bhi.n	80015ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001598:	2200      	movs	r2, #0
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015a0:	f000 f90b 	bl	80017ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015a4:	4a06      	ldr	r2, [pc, #24]	; (80015c0 <HAL_InitTick+0x5c>)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015aa:	2300      	movs	r3, #0
 80015ac:	e000      	b.n	80015b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	200000d0 	.word	0x200000d0
 80015bc:	200000d8 	.word	0x200000d8
 80015c0:	200000d4 	.word	0x200000d4

080015c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015c8:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <HAL_IncTick+0x20>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	461a      	mov	r2, r3
 80015ce:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <HAL_IncTick+0x24>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4413      	add	r3, r2
 80015d4:	4a04      	ldr	r2, [pc, #16]	; (80015e8 <HAL_IncTick+0x24>)
 80015d6:	6013      	str	r3, [r2, #0]
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	200000d8 	.word	0x200000d8
 80015e8:	20000264 	.word	0x20000264

080015ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  return uwTick;
 80015f0:	4b03      	ldr	r3, [pc, #12]	; (8001600 <HAL_GetTick+0x14>)
 80015f2:	681b      	ldr	r3, [r3, #0]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	20000264 	.word	0x20000264

08001604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001614:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800161a:	68ba      	ldr	r2, [r7, #8]
 800161c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001620:	4013      	ands	r3, r2
 8001622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800162c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001636:	4a04      	ldr	r2, [pc, #16]	; (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	60d3      	str	r3, [r2, #12]
}
 800163c:	bf00      	nop
 800163e:	3714      	adds	r7, #20
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001650:	4b04      	ldr	r3, [pc, #16]	; (8001664 <__NVIC_GetPriorityGrouping+0x18>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	0a1b      	lsrs	r3, r3, #8
 8001656:	f003 0307 	and.w	r3, r3, #7
}
 800165a:	4618      	mov	r0, r3
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001676:	2b00      	cmp	r3, #0
 8001678:	db0b      	blt.n	8001692 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	f003 021f 	and.w	r2, r3, #31
 8001680:	4907      	ldr	r1, [pc, #28]	; (80016a0 <__NVIC_EnableIRQ+0x38>)
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	095b      	lsrs	r3, r3, #5
 8001688:	2001      	movs	r0, #1
 800168a:	fa00 f202 	lsl.w	r2, r0, r2
 800168e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	e000e100 	.word	0xe000e100

080016a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	6039      	str	r1, [r7, #0]
 80016ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	db0a      	blt.n	80016ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	490c      	ldr	r1, [pc, #48]	; (80016f0 <__NVIC_SetPriority+0x4c>)
 80016be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c2:	0112      	lsls	r2, r2, #4
 80016c4:	b2d2      	uxtb	r2, r2
 80016c6:	440b      	add	r3, r1
 80016c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016cc:	e00a      	b.n	80016e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	4908      	ldr	r1, [pc, #32]	; (80016f4 <__NVIC_SetPriority+0x50>)
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	3b04      	subs	r3, #4
 80016dc:	0112      	lsls	r2, r2, #4
 80016de:	b2d2      	uxtb	r2, r2
 80016e0:	440b      	add	r3, r1
 80016e2:	761a      	strb	r2, [r3, #24]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	e000e100 	.word	0xe000e100
 80016f4:	e000ed00 	.word	0xe000ed00

080016f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b089      	sub	sp, #36	; 0x24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	f1c3 0307 	rsb	r3, r3, #7
 8001712:	2b04      	cmp	r3, #4
 8001714:	bf28      	it	cs
 8001716:	2304      	movcs	r3, #4
 8001718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	3304      	adds	r3, #4
 800171e:	2b06      	cmp	r3, #6
 8001720:	d902      	bls.n	8001728 <NVIC_EncodePriority+0x30>
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	3b03      	subs	r3, #3
 8001726:	e000      	b.n	800172a <NVIC_EncodePriority+0x32>
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800172c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	fa02 f303 	lsl.w	r3, r2, r3
 8001736:	43da      	mvns	r2, r3
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	401a      	ands	r2, r3
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001740:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	fa01 f303 	lsl.w	r3, r1, r3
 800174a:	43d9      	mvns	r1, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	4313      	orrs	r3, r2
         );
}
 8001752:	4618      	mov	r0, r3
 8001754:	3724      	adds	r7, #36	; 0x24
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
	...

08001760 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	3b01      	subs	r3, #1
 800176c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001770:	d301      	bcc.n	8001776 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001772:	2301      	movs	r3, #1
 8001774:	e00f      	b.n	8001796 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001776:	4a0a      	ldr	r2, [pc, #40]	; (80017a0 <SysTick_Config+0x40>)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	3b01      	subs	r3, #1
 800177c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800177e:	210f      	movs	r1, #15
 8001780:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001784:	f7ff ff8e 	bl	80016a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001788:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <SysTick_Config+0x40>)
 800178a:	2200      	movs	r2, #0
 800178c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800178e:	4b04      	ldr	r3, [pc, #16]	; (80017a0 <SysTick_Config+0x40>)
 8001790:	2207      	movs	r2, #7
 8001792:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	e000e010 	.word	0xe000e010

080017a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff ff29 	bl	8001604 <__NVIC_SetPriorityGrouping>
}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b086      	sub	sp, #24
 80017be:	af00      	add	r7, sp, #0
 80017c0:	4603      	mov	r3, r0
 80017c2:	60b9      	str	r1, [r7, #8]
 80017c4:	607a      	str	r2, [r7, #4]
 80017c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017c8:	2300      	movs	r3, #0
 80017ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017cc:	f7ff ff3e 	bl	800164c <__NVIC_GetPriorityGrouping>
 80017d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	68b9      	ldr	r1, [r7, #8]
 80017d6:	6978      	ldr	r0, [r7, #20]
 80017d8:	f7ff ff8e 	bl	80016f8 <NVIC_EncodePriority>
 80017dc:	4602      	mov	r2, r0
 80017de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017e2:	4611      	mov	r1, r2
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff ff5d 	bl	80016a4 <__NVIC_SetPriority>
}
 80017ea:	bf00      	nop
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b082      	sub	sp, #8
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	4603      	mov	r3, r0
 80017fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff ff31 	bl	8001668 <__NVIC_EnableIRQ>
}
 8001806:	bf00      	nop
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f7ff ffa2 	bl	8001760 <SysTick_Config>
 800181c:	4603      	mov	r3, r0
}
 800181e:	4618      	mov	r0, r3
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
	...

08001828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001828:	b480      	push	{r7}
 800182a:	b089      	sub	sp, #36	; 0x24
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800183a:	2300      	movs	r3, #0
 800183c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800183e:	2300      	movs	r3, #0
 8001840:	61fb      	str	r3, [r7, #28]
 8001842:	e177      	b.n	8001b34 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001844:	2201      	movs	r2, #1
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	697a      	ldr	r2, [r7, #20]
 8001854:	4013      	ands	r3, r2
 8001856:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001858:	693a      	ldr	r2, [r7, #16]
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	429a      	cmp	r2, r3
 800185e:	f040 8166 	bne.w	8001b2e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f003 0303 	and.w	r3, r3, #3
 800186a:	2b01      	cmp	r3, #1
 800186c:	d005      	beq.n	800187a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001876:	2b02      	cmp	r3, #2
 8001878:	d130      	bne.n	80018dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	2203      	movs	r2, #3
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43db      	mvns	r3, r3
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4013      	ands	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	68da      	ldr	r2, [r3, #12]
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018b0:	2201      	movs	r2, #1
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	091b      	lsrs	r3, r3, #4
 80018c6:	f003 0201 	and.w	r2, r3, #1
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f003 0303 	and.w	r3, r3, #3
 80018e4:	2b03      	cmp	r3, #3
 80018e6:	d017      	beq.n	8001918 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	2203      	movs	r2, #3
 80018f4:	fa02 f303 	lsl.w	r3, r2, r3
 80018f8:	43db      	mvns	r3, r3
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	4013      	ands	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	689a      	ldr	r2, [r3, #8]
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	4313      	orrs	r3, r2
 8001910:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 0303 	and.w	r3, r3, #3
 8001920:	2b02      	cmp	r3, #2
 8001922:	d123      	bne.n	800196c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	08da      	lsrs	r2, r3, #3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	3208      	adds	r2, #8
 800192c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001930:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	f003 0307 	and.w	r3, r3, #7
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	220f      	movs	r2, #15
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	4013      	ands	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	691a      	ldr	r2, [r3, #16]
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f003 0307 	and.w	r3, r3, #7
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	08da      	lsrs	r2, r3, #3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	3208      	adds	r2, #8
 8001966:	69b9      	ldr	r1, [r7, #24]
 8001968:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	2203      	movs	r2, #3
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4013      	ands	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f003 0203 	and.w	r2, r3, #3
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	4313      	orrs	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f000 80c0 	beq.w	8001b2e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	4b66      	ldr	r3, [pc, #408]	; (8001b4c <HAL_GPIO_Init+0x324>)
 80019b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b6:	4a65      	ldr	r2, [pc, #404]	; (8001b4c <HAL_GPIO_Init+0x324>)
 80019b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019bc:	6453      	str	r3, [r2, #68]	; 0x44
 80019be:	4b63      	ldr	r3, [pc, #396]	; (8001b4c <HAL_GPIO_Init+0x324>)
 80019c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019ca:	4a61      	ldr	r2, [pc, #388]	; (8001b50 <HAL_GPIO_Init+0x328>)
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	089b      	lsrs	r3, r3, #2
 80019d0:	3302      	adds	r3, #2
 80019d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	220f      	movs	r2, #15
 80019e2:	fa02 f303 	lsl.w	r3, r2, r3
 80019e6:	43db      	mvns	r3, r3
 80019e8:	69ba      	ldr	r2, [r7, #24]
 80019ea:	4013      	ands	r3, r2
 80019ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a58      	ldr	r2, [pc, #352]	; (8001b54 <HAL_GPIO_Init+0x32c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d037      	beq.n	8001a66 <HAL_GPIO_Init+0x23e>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a57      	ldr	r2, [pc, #348]	; (8001b58 <HAL_GPIO_Init+0x330>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d031      	beq.n	8001a62 <HAL_GPIO_Init+0x23a>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a56      	ldr	r2, [pc, #344]	; (8001b5c <HAL_GPIO_Init+0x334>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d02b      	beq.n	8001a5e <HAL_GPIO_Init+0x236>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4a55      	ldr	r2, [pc, #340]	; (8001b60 <HAL_GPIO_Init+0x338>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d025      	beq.n	8001a5a <HAL_GPIO_Init+0x232>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a54      	ldr	r2, [pc, #336]	; (8001b64 <HAL_GPIO_Init+0x33c>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d01f      	beq.n	8001a56 <HAL_GPIO_Init+0x22e>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a53      	ldr	r2, [pc, #332]	; (8001b68 <HAL_GPIO_Init+0x340>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d019      	beq.n	8001a52 <HAL_GPIO_Init+0x22a>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a52      	ldr	r2, [pc, #328]	; (8001b6c <HAL_GPIO_Init+0x344>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d013      	beq.n	8001a4e <HAL_GPIO_Init+0x226>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a51      	ldr	r2, [pc, #324]	; (8001b70 <HAL_GPIO_Init+0x348>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d00d      	beq.n	8001a4a <HAL_GPIO_Init+0x222>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4a50      	ldr	r2, [pc, #320]	; (8001b74 <HAL_GPIO_Init+0x34c>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d007      	beq.n	8001a46 <HAL_GPIO_Init+0x21e>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a4f      	ldr	r2, [pc, #316]	; (8001b78 <HAL_GPIO_Init+0x350>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d101      	bne.n	8001a42 <HAL_GPIO_Init+0x21a>
 8001a3e:	2309      	movs	r3, #9
 8001a40:	e012      	b.n	8001a68 <HAL_GPIO_Init+0x240>
 8001a42:	230a      	movs	r3, #10
 8001a44:	e010      	b.n	8001a68 <HAL_GPIO_Init+0x240>
 8001a46:	2308      	movs	r3, #8
 8001a48:	e00e      	b.n	8001a68 <HAL_GPIO_Init+0x240>
 8001a4a:	2307      	movs	r3, #7
 8001a4c:	e00c      	b.n	8001a68 <HAL_GPIO_Init+0x240>
 8001a4e:	2306      	movs	r3, #6
 8001a50:	e00a      	b.n	8001a68 <HAL_GPIO_Init+0x240>
 8001a52:	2305      	movs	r3, #5
 8001a54:	e008      	b.n	8001a68 <HAL_GPIO_Init+0x240>
 8001a56:	2304      	movs	r3, #4
 8001a58:	e006      	b.n	8001a68 <HAL_GPIO_Init+0x240>
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e004      	b.n	8001a68 <HAL_GPIO_Init+0x240>
 8001a5e:	2302      	movs	r3, #2
 8001a60:	e002      	b.n	8001a68 <HAL_GPIO_Init+0x240>
 8001a62:	2301      	movs	r3, #1
 8001a64:	e000      	b.n	8001a68 <HAL_GPIO_Init+0x240>
 8001a66:	2300      	movs	r3, #0
 8001a68:	69fa      	ldr	r2, [r7, #28]
 8001a6a:	f002 0203 	and.w	r2, r2, #3
 8001a6e:	0092      	lsls	r2, r2, #2
 8001a70:	4093      	lsls	r3, r2
 8001a72:	69ba      	ldr	r2, [r7, #24]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a78:	4935      	ldr	r1, [pc, #212]	; (8001b50 <HAL_GPIO_Init+0x328>)
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	089b      	lsrs	r3, r3, #2
 8001a7e:	3302      	adds	r3, #2
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a86:	4b3d      	ldr	r3, [pc, #244]	; (8001b7c <HAL_GPIO_Init+0x354>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	4013      	ands	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d003      	beq.n	8001aaa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001aa2:	69ba      	ldr	r2, [r7, #24]
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001aaa:	4a34      	ldr	r2, [pc, #208]	; (8001b7c <HAL_GPIO_Init+0x354>)
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ab0:	4b32      	ldr	r3, [pc, #200]	; (8001b7c <HAL_GPIO_Init+0x354>)
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	4013      	ands	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d003      	beq.n	8001ad4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ad4:	4a29      	ldr	r2, [pc, #164]	; (8001b7c <HAL_GPIO_Init+0x354>)
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ada:	4b28      	ldr	r3, [pc, #160]	; (8001b7c <HAL_GPIO_Init+0x354>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d003      	beq.n	8001afe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001afe:	4a1f      	ldr	r2, [pc, #124]	; (8001b7c <HAL_GPIO_Init+0x354>)
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b04:	4b1d      	ldr	r3, [pc, #116]	; (8001b7c <HAL_GPIO_Init+0x354>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	4013      	ands	r3, r2
 8001b12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d003      	beq.n	8001b28 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b28:	4a14      	ldr	r2, [pc, #80]	; (8001b7c <HAL_GPIO_Init+0x354>)
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	3301      	adds	r3, #1
 8001b32:	61fb      	str	r3, [r7, #28]
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	2b0f      	cmp	r3, #15
 8001b38:	f67f ae84 	bls.w	8001844 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b3c:	bf00      	nop
 8001b3e:	bf00      	nop
 8001b40:	3724      	adds	r7, #36	; 0x24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	40023800 	.word	0x40023800
 8001b50:	40013800 	.word	0x40013800
 8001b54:	40020000 	.word	0x40020000
 8001b58:	40020400 	.word	0x40020400
 8001b5c:	40020800 	.word	0x40020800
 8001b60:	40020c00 	.word	0x40020c00
 8001b64:	40021000 	.word	0x40021000
 8001b68:	40021400 	.word	0x40021400
 8001b6c:	40021800 	.word	0x40021800
 8001b70:	40021c00 	.word	0x40021c00
 8001b74:	40022000 	.word	0x40022000
 8001b78:	40022400 	.word	0x40022400
 8001b7c:	40013c00 	.word	0x40013c00

08001b80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	460b      	mov	r3, r1
 8001b8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	691a      	ldr	r2, [r3, #16]
 8001b90:	887b      	ldrh	r3, [r7, #2]
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d002      	beq.n	8001b9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	73fb      	strb	r3, [r7, #15]
 8001b9c:	e001      	b.n	8001ba2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3714      	adds	r7, #20
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	460b      	mov	r3, r1
 8001bba:	807b      	strh	r3, [r7, #2]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bc0:	787b      	ldrb	r3, [r7, #1]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d003      	beq.n	8001bce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bc6:	887a      	ldrh	r2, [r7, #2]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bcc:	e003      	b.n	8001bd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bce:	887b      	ldrh	r3, [r7, #2]
 8001bd0:	041a      	lsls	r2, r3, #16
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	619a      	str	r2, [r3, #24]
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
	...

08001be4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d101      	bne.n	8001bf6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e12b      	b.n	8001e4e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d106      	bne.n	8001c10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7fe fdd0 	bl	80007b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2224      	movs	r2, #36	; 0x24
 8001c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f022 0201 	bic.w	r2, r2, #1
 8001c26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c48:	f001 fc8a 	bl	8003560 <HAL_RCC_GetPCLK1Freq>
 8001c4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	4a81      	ldr	r2, [pc, #516]	; (8001e58 <HAL_I2C_Init+0x274>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d807      	bhi.n	8001c68 <HAL_I2C_Init+0x84>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4a80      	ldr	r2, [pc, #512]	; (8001e5c <HAL_I2C_Init+0x278>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	bf94      	ite	ls
 8001c60:	2301      	movls	r3, #1
 8001c62:	2300      	movhi	r3, #0
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	e006      	b.n	8001c76 <HAL_I2C_Init+0x92>
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	4a7d      	ldr	r2, [pc, #500]	; (8001e60 <HAL_I2C_Init+0x27c>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	bf94      	ite	ls
 8001c70:	2301      	movls	r3, #1
 8001c72:	2300      	movhi	r3, #0
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e0e7      	b.n	8001e4e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	4a78      	ldr	r2, [pc, #480]	; (8001e64 <HAL_I2C_Init+0x280>)
 8001c82:	fba2 2303 	umull	r2, r3, r2, r3
 8001c86:	0c9b      	lsrs	r3, r3, #18
 8001c88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	68ba      	ldr	r2, [r7, #8]
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	4a6a      	ldr	r2, [pc, #424]	; (8001e58 <HAL_I2C_Init+0x274>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d802      	bhi.n	8001cb8 <HAL_I2C_Init+0xd4>
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	e009      	b.n	8001ccc <HAL_I2C_Init+0xe8>
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001cbe:	fb02 f303 	mul.w	r3, r2, r3
 8001cc2:	4a69      	ldr	r2, [pc, #420]	; (8001e68 <HAL_I2C_Init+0x284>)
 8001cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc8:	099b      	lsrs	r3, r3, #6
 8001cca:	3301      	adds	r3, #1
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	6812      	ldr	r2, [r2, #0]
 8001cd0:	430b      	orrs	r3, r1
 8001cd2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001cde:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	495c      	ldr	r1, [pc, #368]	; (8001e58 <HAL_I2C_Init+0x274>)
 8001ce8:	428b      	cmp	r3, r1
 8001cea:	d819      	bhi.n	8001d20 <HAL_I2C_Init+0x13c>
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	1e59      	subs	r1, r3, #1
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cfa:	1c59      	adds	r1, r3, #1
 8001cfc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001d00:	400b      	ands	r3, r1
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d00a      	beq.n	8001d1c <HAL_I2C_Init+0x138>
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	1e59      	subs	r1, r3, #1
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d14:	3301      	adds	r3, #1
 8001d16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d1a:	e051      	b.n	8001dc0 <HAL_I2C_Init+0x1dc>
 8001d1c:	2304      	movs	r3, #4
 8001d1e:	e04f      	b.n	8001dc0 <HAL_I2C_Init+0x1dc>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d111      	bne.n	8001d4c <HAL_I2C_Init+0x168>
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	1e58      	subs	r0, r3, #1
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6859      	ldr	r1, [r3, #4]
 8001d30:	460b      	mov	r3, r1
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	440b      	add	r3, r1
 8001d36:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	bf0c      	ite	eq
 8001d44:	2301      	moveq	r3, #1
 8001d46:	2300      	movne	r3, #0
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	e012      	b.n	8001d72 <HAL_I2C_Init+0x18e>
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	1e58      	subs	r0, r3, #1
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6859      	ldr	r1, [r3, #4]
 8001d54:	460b      	mov	r3, r1
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	440b      	add	r3, r1
 8001d5a:	0099      	lsls	r1, r3, #2
 8001d5c:	440b      	add	r3, r1
 8001d5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d62:	3301      	adds	r3, #1
 8001d64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	bf0c      	ite	eq
 8001d6c:	2301      	moveq	r3, #1
 8001d6e:	2300      	movne	r3, #0
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <HAL_I2C_Init+0x196>
 8001d76:	2301      	movs	r3, #1
 8001d78:	e022      	b.n	8001dc0 <HAL_I2C_Init+0x1dc>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d10e      	bne.n	8001da0 <HAL_I2C_Init+0x1bc>
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	1e58      	subs	r0, r3, #1
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6859      	ldr	r1, [r3, #4]
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	440b      	add	r3, r1
 8001d90:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d94:	3301      	adds	r3, #1
 8001d96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d9e:	e00f      	b.n	8001dc0 <HAL_I2C_Init+0x1dc>
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	1e58      	subs	r0, r3, #1
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6859      	ldr	r1, [r3, #4]
 8001da8:	460b      	mov	r3, r1
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	440b      	add	r3, r1
 8001dae:	0099      	lsls	r1, r3, #2
 8001db0:	440b      	add	r3, r1
 8001db2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001db6:	3301      	adds	r3, #1
 8001db8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dbc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001dc0:	6879      	ldr	r1, [r7, #4]
 8001dc2:	6809      	ldr	r1, [r1, #0]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	69da      	ldr	r2, [r3, #28]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	430a      	orrs	r2, r1
 8001de2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001dee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	6911      	ldr	r1, [r2, #16]
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	68d2      	ldr	r2, [r2, #12]
 8001dfa:	4311      	orrs	r1, r2
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	6812      	ldr	r2, [r2, #0]
 8001e00:	430b      	orrs	r3, r1
 8001e02:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68db      	ldr	r3, [r3, #12]
 8001e0a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	695a      	ldr	r2, [r3, #20]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	431a      	orrs	r2, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f042 0201 	orr.w	r2, r2, #1
 8001e2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2220      	movs	r2, #32
 8001e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	000186a0 	.word	0x000186a0
 8001e5c:	001e847f 	.word	0x001e847f
 8001e60:	003d08ff 	.word	0x003d08ff
 8001e64:	431bde83 	.word	0x431bde83
 8001e68:	10624dd3 	.word	0x10624dd3

08001e6c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b088      	sub	sp, #32
 8001e70:	af02      	add	r7, sp, #8
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	607a      	str	r2, [r7, #4]
 8001e76:	461a      	mov	r2, r3
 8001e78:	460b      	mov	r3, r1
 8001e7a:	817b      	strh	r3, [r7, #10]
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e80:	f7ff fbb4 	bl	80015ec <HAL_GetTick>
 8001e84:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b20      	cmp	r3, #32
 8001e90:	f040 80e0 	bne.w	8002054 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	2319      	movs	r3, #25
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	4970      	ldr	r1, [pc, #448]	; (8002060 <HAL_I2C_Master_Transmit+0x1f4>)
 8001e9e:	68f8      	ldr	r0, [r7, #12]
 8001ea0:	f000 fc66 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	e0d3      	b.n	8002056 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d101      	bne.n	8001ebc <HAL_I2C_Master_Transmit+0x50>
 8001eb8:	2302      	movs	r3, #2
 8001eba:	e0cc      	b.n	8002056 <HAL_I2C_Master_Transmit+0x1ea>
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d007      	beq.n	8001ee2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f042 0201 	orr.w	r2, r2, #1
 8001ee0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ef0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2221      	movs	r2, #33	; 0x21
 8001ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2210      	movs	r2, #16
 8001efe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2200      	movs	r2, #0
 8001f06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	893a      	ldrh	r2, [r7, #8]
 8001f12:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	4a50      	ldr	r2, [pc, #320]	; (8002064 <HAL_I2C_Master_Transmit+0x1f8>)
 8001f22:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f24:	8979      	ldrh	r1, [r7, #10]
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	6a3a      	ldr	r2, [r7, #32]
 8001f2a:	68f8      	ldr	r0, [r7, #12]
 8001f2c:	f000 fad0 	bl	80024d0 <I2C_MasterRequestWrite>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e08d      	b.n	8002056 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	613b      	str	r3, [r7, #16]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	695b      	ldr	r3, [r3, #20]
 8001f44:	613b      	str	r3, [r7, #16]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001f50:	e066      	b.n	8002020 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	6a39      	ldr	r1, [r7, #32]
 8001f56:	68f8      	ldr	r0, [r7, #12]
 8001f58:	f000 fce0 	bl	800291c <I2C_WaitOnTXEFlagUntilTimeout>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00d      	beq.n	8001f7e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	2b04      	cmp	r3, #4
 8001f68:	d107      	bne.n	8001f7a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f78:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e06b      	b.n	8002056 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f82:	781a      	ldrb	r2, [r3, #0]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f8e:	1c5a      	adds	r2, r3, #1
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	b29a      	uxth	r2, r3
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	695b      	ldr	r3, [r3, #20]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b04      	cmp	r3, #4
 8001fba:	d11b      	bne.n	8001ff4 <HAL_I2C_Master_Transmit+0x188>
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d017      	beq.n	8001ff4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc8:	781a      	ldrb	r2, [r3, #0]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd4:	1c5a      	adds	r2, r3, #1
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	3b01      	subs	r3, #1
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fec:	3b01      	subs	r3, #1
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	6a39      	ldr	r1, [r7, #32]
 8001ff8:	68f8      	ldr	r0, [r7, #12]
 8001ffa:	f000 fcd0 	bl	800299e <I2C_WaitOnBTFFlagUntilTimeout>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d00d      	beq.n	8002020 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002008:	2b04      	cmp	r3, #4
 800200a:	d107      	bne.n	800201c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800201a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e01a      	b.n	8002056 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002024:	2b00      	cmp	r3, #0
 8002026:	d194      	bne.n	8001f52 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002036:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2220      	movs	r2, #32
 800203c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2200      	movs	r2, #0
 8002044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002050:	2300      	movs	r3, #0
 8002052:	e000      	b.n	8002056 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002054:	2302      	movs	r3, #2
  }
}
 8002056:	4618      	mov	r0, r3
 8002058:	3718      	adds	r7, #24
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	00100002 	.word	0x00100002
 8002064:	ffff0000 	.word	0xffff0000

08002068 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b08c      	sub	sp, #48	; 0x30
 800206c:	af02      	add	r7, sp, #8
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	607a      	str	r2, [r7, #4]
 8002072:	461a      	mov	r2, r3
 8002074:	460b      	mov	r3, r1
 8002076:	817b      	strh	r3, [r7, #10]
 8002078:	4613      	mov	r3, r2
 800207a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800207c:	f7ff fab6 	bl	80015ec <HAL_GetTick>
 8002080:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002088:	b2db      	uxtb	r3, r3
 800208a:	2b20      	cmp	r3, #32
 800208c:	f040 820b 	bne.w	80024a6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	2319      	movs	r3, #25
 8002096:	2201      	movs	r2, #1
 8002098:	497c      	ldr	r1, [pc, #496]	; (800228c <HAL_I2C_Master_Receive+0x224>)
 800209a:	68f8      	ldr	r0, [r7, #12]
 800209c:	f000 fb68 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80020a6:	2302      	movs	r3, #2
 80020a8:	e1fe      	b.n	80024a8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d101      	bne.n	80020b8 <HAL_I2C_Master_Receive+0x50>
 80020b4:	2302      	movs	r3, #2
 80020b6:	e1f7      	b.n	80024a8 <HAL_I2C_Master_Receive+0x440>
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2201      	movs	r2, #1
 80020bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d007      	beq.n	80020de <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f042 0201 	orr.w	r2, r2, #1
 80020dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020ec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2222      	movs	r2, #34	; 0x22
 80020f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2210      	movs	r2, #16
 80020fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2200      	movs	r2, #0
 8002102:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	893a      	ldrh	r2, [r7, #8]
 800210e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002114:	b29a      	uxth	r2, r3
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	4a5c      	ldr	r2, [pc, #368]	; (8002290 <HAL_I2C_Master_Receive+0x228>)
 800211e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002120:	8979      	ldrh	r1, [r7, #10]
 8002122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002124:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002126:	68f8      	ldr	r0, [r7, #12]
 8002128:	f000 fa54 	bl	80025d4 <I2C_MasterRequestRead>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e1b8      	b.n	80024a8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800213a:	2b00      	cmp	r3, #0
 800213c:	d113      	bne.n	8002166 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800213e:	2300      	movs	r3, #0
 8002140:	623b      	str	r3, [r7, #32]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	695b      	ldr	r3, [r3, #20]
 8002148:	623b      	str	r3, [r7, #32]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	623b      	str	r3, [r7, #32]
 8002152:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	e18c      	b.n	8002480 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800216a:	2b01      	cmp	r3, #1
 800216c:	d11b      	bne.n	80021a6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800217c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800217e:	2300      	movs	r3, #0
 8002180:	61fb      	str	r3, [r7, #28]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	61fb      	str	r3, [r7, #28]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	61fb      	str	r3, [r7, #28]
 8002192:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	e16c      	b.n	8002480 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d11b      	bne.n	80021e6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021bc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021ce:	2300      	movs	r3, #0
 80021d0:	61bb      	str	r3, [r7, #24]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	695b      	ldr	r3, [r3, #20]
 80021d8:	61bb      	str	r3, [r7, #24]
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	61bb      	str	r3, [r7, #24]
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	e14c      	b.n	8002480 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80021f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021f6:	2300      	movs	r3, #0
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	695b      	ldr	r3, [r3, #20]
 8002200:	617b      	str	r3, [r7, #20]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800220c:	e138      	b.n	8002480 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002212:	2b03      	cmp	r3, #3
 8002214:	f200 80f1 	bhi.w	80023fa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800221c:	2b01      	cmp	r3, #1
 800221e:	d123      	bne.n	8002268 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002220:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002222:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f000 fbfb 	bl	8002a20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e139      	b.n	80024a8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	691a      	ldr	r2, [r3, #16]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223e:	b2d2      	uxtb	r2, r2
 8002240:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002246:	1c5a      	adds	r2, r3, #1
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002250:	3b01      	subs	r3, #1
 8002252:	b29a      	uxth	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800225c:	b29b      	uxth	r3, r3
 800225e:	3b01      	subs	r3, #1
 8002260:	b29a      	uxth	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002266:	e10b      	b.n	8002480 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800226c:	2b02      	cmp	r3, #2
 800226e:	d14e      	bne.n	800230e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002276:	2200      	movs	r2, #0
 8002278:	4906      	ldr	r1, [pc, #24]	; (8002294 <HAL_I2C_Master_Receive+0x22c>)
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f000 fa78 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d008      	beq.n	8002298 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e10e      	b.n	80024a8 <HAL_I2C_Master_Receive+0x440>
 800228a:	bf00      	nop
 800228c:	00100002 	.word	0x00100002
 8002290:	ffff0000 	.word	0xffff0000
 8002294:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	691a      	ldr	r2, [r3, #16]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b2:	b2d2      	uxtb	r2, r2
 80022b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ba:	1c5a      	adds	r2, r3, #1
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022c4:	3b01      	subs	r3, #1
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	3b01      	subs	r3, #1
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	691a      	ldr	r2, [r3, #16]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e4:	b2d2      	uxtb	r2, r2
 80022e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ec:	1c5a      	adds	r2, r3, #1
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f6:	3b01      	subs	r3, #1
 80022f8:	b29a      	uxth	r2, r3
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002302:	b29b      	uxth	r3, r3
 8002304:	3b01      	subs	r3, #1
 8002306:	b29a      	uxth	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800230c:	e0b8      	b.n	8002480 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800230e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002310:	9300      	str	r3, [sp, #0]
 8002312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002314:	2200      	movs	r2, #0
 8002316:	4966      	ldr	r1, [pc, #408]	; (80024b0 <HAL_I2C_Master_Receive+0x448>)
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f000 fa29 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e0bf      	b.n	80024a8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002336:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	691a      	ldr	r2, [r3, #16]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234a:	1c5a      	adds	r2, r3, #1
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002354:	3b01      	subs	r3, #1
 8002356:	b29a      	uxth	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002360:	b29b      	uxth	r3, r3
 8002362:	3b01      	subs	r3, #1
 8002364:	b29a      	uxth	r2, r3
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800236a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002370:	2200      	movs	r2, #0
 8002372:	494f      	ldr	r1, [pc, #316]	; (80024b0 <HAL_I2C_Master_Receive+0x448>)
 8002374:	68f8      	ldr	r0, [r7, #12]
 8002376:	f000 f9fb 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e091      	b.n	80024a8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002392:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	691a      	ldr	r2, [r3, #16]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239e:	b2d2      	uxtb	r2, r2
 80023a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a6:	1c5a      	adds	r2, r3, #1
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b0:	3b01      	subs	r3, #1
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023bc:	b29b      	uxth	r3, r3
 80023be:	3b01      	subs	r3, #1
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	691a      	ldr	r2, [r3, #16]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d0:	b2d2      	uxtb	r2, r2
 80023d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d8:	1c5a      	adds	r2, r3, #1
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e2:	3b01      	subs	r3, #1
 80023e4:	b29a      	uxth	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	3b01      	subs	r3, #1
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80023f8:	e042      	b.n	8002480 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	f000 fb0e 	bl	8002a20 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e04c      	b.n	80024a8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	691a      	ldr	r2, [r3, #16]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002418:	b2d2      	uxtb	r2, r2
 800241a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002420:	1c5a      	adds	r2, r3, #1
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800242a:	3b01      	subs	r3, #1
 800242c:	b29a      	uxth	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002436:	b29b      	uxth	r3, r3
 8002438:	3b01      	subs	r3, #1
 800243a:	b29a      	uxth	r2, r3
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	695b      	ldr	r3, [r3, #20]
 8002446:	f003 0304 	and.w	r3, r3, #4
 800244a:	2b04      	cmp	r3, #4
 800244c:	d118      	bne.n	8002480 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	691a      	ldr	r2, [r3, #16]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002460:	1c5a      	adds	r2, r3, #1
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800246a:	3b01      	subs	r3, #1
 800246c:	b29a      	uxth	r2, r3
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002476:	b29b      	uxth	r3, r3
 8002478:	3b01      	subs	r3, #1
 800247a:	b29a      	uxth	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002484:	2b00      	cmp	r3, #0
 8002486:	f47f aec2 	bne.w	800220e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2220      	movs	r2, #32
 800248e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80024a2:	2300      	movs	r3, #0
 80024a4:	e000      	b.n	80024a8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80024a6:	2302      	movs	r3, #2
  }
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3728      	adds	r7, #40	; 0x28
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	00010004 	.word	0x00010004

080024b4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024c2:	b2db      	uxtb	r3, r3
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b088      	sub	sp, #32
 80024d4:	af02      	add	r7, sp, #8
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	607a      	str	r2, [r7, #4]
 80024da:	603b      	str	r3, [r7, #0]
 80024dc:	460b      	mov	r3, r1
 80024de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	2b08      	cmp	r3, #8
 80024ea:	d006      	beq.n	80024fa <I2C_MasterRequestWrite+0x2a>
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d003      	beq.n	80024fa <I2C_MasterRequestWrite+0x2a>
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80024f8:	d108      	bne.n	800250c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	e00b      	b.n	8002524 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002510:	2b12      	cmp	r3, #18
 8002512:	d107      	bne.n	8002524 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002522:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f000 f91d 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00d      	beq.n	8002558 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002546:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800254a:	d103      	bne.n	8002554 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002552:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e035      	b.n	80025c4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002560:	d108      	bne.n	8002574 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002562:	897b      	ldrh	r3, [r7, #10]
 8002564:	b2db      	uxtb	r3, r3
 8002566:	461a      	mov	r2, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002570:	611a      	str	r2, [r3, #16]
 8002572:	e01b      	b.n	80025ac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002574:	897b      	ldrh	r3, [r7, #10]
 8002576:	11db      	asrs	r3, r3, #7
 8002578:	b2db      	uxtb	r3, r3
 800257a:	f003 0306 	and.w	r3, r3, #6
 800257e:	b2db      	uxtb	r3, r3
 8002580:	f063 030f 	orn	r3, r3, #15
 8002584:	b2da      	uxtb	r2, r3
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	490e      	ldr	r1, [pc, #56]	; (80025cc <I2C_MasterRequestWrite+0xfc>)
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f000 f943 	bl	800281e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e010      	b.n	80025c4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025a2:	897b      	ldrh	r3, [r7, #10]
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	4907      	ldr	r1, [pc, #28]	; (80025d0 <I2C_MasterRequestWrite+0x100>)
 80025b2:	68f8      	ldr	r0, [r7, #12]
 80025b4:	f000 f933 	bl	800281e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e000      	b.n	80025c4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	00010008 	.word	0x00010008
 80025d0:	00010002 	.word	0x00010002

080025d4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b088      	sub	sp, #32
 80025d8:	af02      	add	r7, sp, #8
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	607a      	str	r2, [r7, #4]
 80025de:	603b      	str	r3, [r7, #0]
 80025e0:	460b      	mov	r3, r1
 80025e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025f8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	2b08      	cmp	r3, #8
 80025fe:	d006      	beq.n	800260e <I2C_MasterRequestRead+0x3a>
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	2b01      	cmp	r3, #1
 8002604:	d003      	beq.n	800260e <I2C_MasterRequestRead+0x3a>
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800260c:	d108      	bne.n	8002620 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	e00b      	b.n	8002638 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002624:	2b11      	cmp	r3, #17
 8002626:	d107      	bne.n	8002638 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002636:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	9300      	str	r3, [sp, #0]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f000 f893 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d00d      	beq.n	800266c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800265a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800265e:	d103      	bne.n	8002668 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002666:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e079      	b.n	8002760 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002674:	d108      	bne.n	8002688 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002676:	897b      	ldrh	r3, [r7, #10]
 8002678:	b2db      	uxtb	r3, r3
 800267a:	f043 0301 	orr.w	r3, r3, #1
 800267e:	b2da      	uxtb	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	611a      	str	r2, [r3, #16]
 8002686:	e05f      	b.n	8002748 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002688:	897b      	ldrh	r3, [r7, #10]
 800268a:	11db      	asrs	r3, r3, #7
 800268c:	b2db      	uxtb	r3, r3
 800268e:	f003 0306 	and.w	r3, r3, #6
 8002692:	b2db      	uxtb	r3, r3
 8002694:	f063 030f 	orn	r3, r3, #15
 8002698:	b2da      	uxtb	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	4930      	ldr	r1, [pc, #192]	; (8002768 <I2C_MasterRequestRead+0x194>)
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 f8b9 	bl	800281e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e054      	b.n	8002760 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026b6:	897b      	ldrh	r3, [r7, #10]
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	4929      	ldr	r1, [pc, #164]	; (800276c <I2C_MasterRequestRead+0x198>)
 80026c6:	68f8      	ldr	r0, [r7, #12]
 80026c8:	f000 f8a9 	bl	800281e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e044      	b.n	8002760 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026d6:	2300      	movs	r3, #0
 80026d8:	613b      	str	r3, [r7, #16]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	695b      	ldr	r3, [r3, #20]
 80026e0:	613b      	str	r3, [r7, #16]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	699b      	ldr	r3, [r3, #24]
 80026e8:	613b      	str	r3, [r7, #16]
 80026ea:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026fa:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f000 f831 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00d      	beq.n	8002730 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800271e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002722:	d103      	bne.n	800272c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f44f 7200 	mov.w	r2, #512	; 0x200
 800272a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e017      	b.n	8002760 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002730:	897b      	ldrh	r3, [r7, #10]
 8002732:	11db      	asrs	r3, r3, #7
 8002734:	b2db      	uxtb	r3, r3
 8002736:	f003 0306 	and.w	r3, r3, #6
 800273a:	b2db      	uxtb	r3, r3
 800273c:	f063 030e 	orn	r3, r3, #14
 8002740:	b2da      	uxtb	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	4907      	ldr	r1, [pc, #28]	; (800276c <I2C_MasterRequestRead+0x198>)
 800274e:	68f8      	ldr	r0, [r7, #12]
 8002750:	f000 f865 	bl	800281e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e000      	b.n	8002760 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	00010008 	.word	0x00010008
 800276c:	00010002 	.word	0x00010002

08002770 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	4613      	mov	r3, r2
 800277e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002780:	e025      	b.n	80027ce <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002788:	d021      	beq.n	80027ce <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800278a:	f7fe ff2f 	bl	80015ec <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d302      	bcc.n	80027a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d116      	bne.n	80027ce <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2220      	movs	r2, #32
 80027aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2200      	movs	r2, #0
 80027b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	f043 0220 	orr.w	r2, r3, #32
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e023      	b.n	8002816 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	0c1b      	lsrs	r3, r3, #16
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d10d      	bne.n	80027f4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	43da      	mvns	r2, r3
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	4013      	ands	r3, r2
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	bf0c      	ite	eq
 80027ea:	2301      	moveq	r3, #1
 80027ec:	2300      	movne	r3, #0
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	461a      	mov	r2, r3
 80027f2:	e00c      	b.n	800280e <I2C_WaitOnFlagUntilTimeout+0x9e>
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	43da      	mvns	r2, r3
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	4013      	ands	r3, r2
 8002800:	b29b      	uxth	r3, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	bf0c      	ite	eq
 8002806:	2301      	moveq	r3, #1
 8002808:	2300      	movne	r3, #0
 800280a:	b2db      	uxtb	r3, r3
 800280c:	461a      	mov	r2, r3
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	429a      	cmp	r2, r3
 8002812:	d0b6      	beq.n	8002782 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b084      	sub	sp, #16
 8002822:	af00      	add	r7, sp, #0
 8002824:	60f8      	str	r0, [r7, #12]
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	607a      	str	r2, [r7, #4]
 800282a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800282c:	e051      	b.n	80028d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	695b      	ldr	r3, [r3, #20]
 8002834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002838:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800283c:	d123      	bne.n	8002886 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800284c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002856:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2220      	movs	r2, #32
 8002862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	f043 0204 	orr.w	r2, r3, #4
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e046      	b.n	8002914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800288c:	d021      	beq.n	80028d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800288e:	f7fe fead 	bl	80015ec <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	429a      	cmp	r2, r3
 800289c:	d302      	bcc.n	80028a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d116      	bne.n	80028d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2200      	movs	r2, #0
 80028a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2220      	movs	r2, #32
 80028ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028be:	f043 0220 	orr.w	r2, r3, #32
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e020      	b.n	8002914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	0c1b      	lsrs	r3, r3, #16
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d10c      	bne.n	80028f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	43da      	mvns	r2, r3
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	4013      	ands	r3, r2
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	bf14      	ite	ne
 80028ee:	2301      	movne	r3, #1
 80028f0:	2300      	moveq	r3, #0
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	e00b      	b.n	800290e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	43da      	mvns	r2, r3
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	4013      	ands	r3, r2
 8002902:	b29b      	uxth	r3, r3
 8002904:	2b00      	cmp	r3, #0
 8002906:	bf14      	ite	ne
 8002908:	2301      	movne	r3, #1
 800290a:	2300      	moveq	r3, #0
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2b00      	cmp	r3, #0
 8002910:	d18d      	bne.n	800282e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002928:	e02d      	b.n	8002986 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800292a:	68f8      	ldr	r0, [r7, #12]
 800292c:	f000 f8ce 	bl	8002acc <I2C_IsAcknowledgeFailed>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e02d      	b.n	8002996 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002940:	d021      	beq.n	8002986 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002942:	f7fe fe53 	bl	80015ec <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	68ba      	ldr	r2, [r7, #8]
 800294e:	429a      	cmp	r2, r3
 8002950:	d302      	bcc.n	8002958 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d116      	bne.n	8002986 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2220      	movs	r2, #32
 8002962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002972:	f043 0220 	orr.w	r2, r3, #32
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e007      	b.n	8002996 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002990:	2b80      	cmp	r3, #128	; 0x80
 8002992:	d1ca      	bne.n	800292a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b084      	sub	sp, #16
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029aa:	e02d      	b.n	8002a08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029ac:	68f8      	ldr	r0, [r7, #12]
 80029ae:	f000 f88d 	bl	8002acc <I2C_IsAcknowledgeFailed>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e02d      	b.n	8002a18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029c2:	d021      	beq.n	8002a08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029c4:	f7fe fe12 	bl	80015ec <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d302      	bcc.n	80029da <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d116      	bne.n	8002a08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2220      	movs	r2, #32
 80029e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f4:	f043 0220 	orr.w	r2, r3, #32
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e007      	b.n	8002a18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	f003 0304 	and.w	r3, r3, #4
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	d1ca      	bne.n	80029ac <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3710      	adds	r7, #16
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002a2c:	e042      	b.n	8002ab4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	695b      	ldr	r3, [r3, #20]
 8002a34:	f003 0310 	and.w	r3, r3, #16
 8002a38:	2b10      	cmp	r3, #16
 8002a3a:	d119      	bne.n	8002a70 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f06f 0210 	mvn.w	r2, #16
 8002a44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e029      	b.n	8002ac4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a70:	f7fe fdbc 	bl	80015ec <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d302      	bcc.n	8002a86 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d116      	bne.n	8002ab4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa0:	f043 0220 	orr.w	r2, r3, #32
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e007      	b.n	8002ac4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002abe:	2b40      	cmp	r3, #64	; 0x40
 8002ac0:	d1b5      	bne.n	8002a2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3710      	adds	r7, #16
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ade:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ae2:	d11b      	bne.n	8002b1c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002aec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2220      	movs	r2, #32
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b08:	f043 0204 	orr.w	r2, r3, #4
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e000      	b.n	8002b1e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
	...

08002b2c <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b08a      	sub	sp, #40	; 0x28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8002b34:	2300      	movs	r3, #0
 8002b36:	613b      	str	r3, [r7, #16]
 8002b38:	4b23      	ldr	r3, [pc, #140]	; (8002bc8 <HAL_UART_MspInit+0x9c>)
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3c:	4a22      	ldr	r2, [pc, #136]	; (8002bc8 <HAL_UART_MspInit+0x9c>)
 8002b3e:	f043 0308 	orr.w	r3, r3, #8
 8002b42:	6313      	str	r3, [r2, #48]	; 0x30
 8002b44:	4b20      	ldr	r3, [pc, #128]	; (8002bc8 <HAL_UART_MspInit+0x9c>)
 8002b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b48:	f003 0308 	and.w	r3, r3, #8
 8002b4c:	613b      	str	r3, [r7, #16]
 8002b4e:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 8002b50:	2300      	movs	r3, #0
 8002b52:	60fb      	str	r3, [r7, #12]
 8002b54:	4b1c      	ldr	r3, [pc, #112]	; (8002bc8 <HAL_UART_MspInit+0x9c>)
 8002b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b58:	4a1b      	ldr	r2, [pc, #108]	; (8002bc8 <HAL_UART_MspInit+0x9c>)
 8002b5a:	f043 0308 	orr.w	r3, r3, #8
 8002b5e:	6313      	str	r3, [r2, #48]	; 0x30
 8002b60:	4b19      	ldr	r3, [pc, #100]	; (8002bc8 <HAL_UART_MspInit+0x9c>)
 8002b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b64:	f003 0308 	and.w	r3, r3, #8
 8002b68:	60fb      	str	r3, [r7, #12]
 8002b6a:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	60bb      	str	r3, [r7, #8]
 8002b70:	4b15      	ldr	r3, [pc, #84]	; (8002bc8 <HAL_UART_MspInit+0x9c>)
 8002b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b74:	4a14      	ldr	r2, [pc, #80]	; (8002bc8 <HAL_UART_MspInit+0x9c>)
 8002b76:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b7a:	6413      	str	r3, [r2, #64]	; 0x40
 8002b7c:	4b12      	ldr	r3, [pc, #72]	; (8002bc8 <HAL_UART_MspInit+0x9c>)
 8002b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b84:	60bb      	str	r3, [r7, #8]
 8002b86:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8002b88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8002b92:	2301      	movs	r3, #1
 8002b94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b96:	2303      	movs	r3, #3
 8002b98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8002b9a:	2307      	movs	r3, #7
 8002b9c:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8002b9e:	f107 0314 	add.w	r3, r7, #20
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4809      	ldr	r0, [pc, #36]	; (8002bcc <HAL_UART_MspInit+0xa0>)
 8002ba6:	f7fe fe3f 	bl	8001828 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8002baa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8002bb0:	2307      	movs	r3, #7
 8002bb2:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8002bb4:	f107 0314 	add.w	r3, r7, #20
 8002bb8:	4619      	mov	r1, r3
 8002bba:	4804      	ldr	r0, [pc, #16]	; (8002bcc <HAL_UART_MspInit+0xa0>)
 8002bbc:	f7fe fe34 	bl	8001828 <HAL_GPIO_Init>
}
 8002bc0:	bf00      	nop
 8002bc2:	3728      	adds	r7, #40	; 0x28
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40023800 	.word	0x40023800
 8002bcc:	40020c00 	.word	0x40020c00

08002bd0 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0

}
 8002bd4:	bf00      	nop
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
	...

08002be0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002be6:	2300      	movs	r3, #0
 8002be8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002bea:	2300      	movs	r3, #0
 8002bec:	603b      	str	r3, [r7, #0]
 8002bee:	4b20      	ldr	r3, [pc, #128]	; (8002c70 <HAL_PWREx_EnableOverDrive+0x90>)
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf2:	4a1f      	ldr	r2, [pc, #124]	; (8002c70 <HAL_PWREx_EnableOverDrive+0x90>)
 8002bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bfa:	4b1d      	ldr	r3, [pc, #116]	; (8002c70 <HAL_PWREx_EnableOverDrive+0x90>)
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c02:	603b      	str	r3, [r7, #0]
 8002c04:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002c06:	4b1b      	ldr	r3, [pc, #108]	; (8002c74 <HAL_PWREx_EnableOverDrive+0x94>)
 8002c08:	2201      	movs	r2, #1
 8002c0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c0c:	f7fe fcee 	bl	80015ec <HAL_GetTick>
 8002c10:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002c12:	e009      	b.n	8002c28 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002c14:	f7fe fcea 	bl	80015ec <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c22:	d901      	bls.n	8002c28 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e01f      	b.n	8002c68 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002c28:	4b13      	ldr	r3, [pc, #76]	; (8002c78 <HAL_PWREx_EnableOverDrive+0x98>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c34:	d1ee      	bne.n	8002c14 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002c36:	4b11      	ldr	r3, [pc, #68]	; (8002c7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c38:	2201      	movs	r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c3c:	f7fe fcd6 	bl	80015ec <HAL_GetTick>
 8002c40:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002c42:	e009      	b.n	8002c58 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002c44:	f7fe fcd2 	bl	80015ec <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c52:	d901      	bls.n	8002c58 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e007      	b.n	8002c68 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002c58:	4b07      	ldr	r3, [pc, #28]	; (8002c78 <HAL_PWREx_EnableOverDrive+0x98>)
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002c64:	d1ee      	bne.n	8002c44 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3708      	adds	r7, #8
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	40023800 	.word	0x40023800
 8002c74:	420e0040 	.word	0x420e0040
 8002c78:	40007000 	.word	0x40007000
 8002c7c:	420e0044 	.word	0x420e0044

08002c80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e267      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d075      	beq.n	8002d8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c9e:	4b88      	ldr	r3, [pc, #544]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 030c 	and.w	r3, r3, #12
 8002ca6:	2b04      	cmp	r3, #4
 8002ca8:	d00c      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002caa:	4b85      	ldr	r3, [pc, #532]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cb2:	2b08      	cmp	r3, #8
 8002cb4:	d112      	bne.n	8002cdc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cb6:	4b82      	ldr	r3, [pc, #520]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cc2:	d10b      	bne.n	8002cdc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc4:	4b7e      	ldr	r3, [pc, #504]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d05b      	beq.n	8002d88 <HAL_RCC_OscConfig+0x108>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d157      	bne.n	8002d88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e242      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ce4:	d106      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x74>
 8002ce6:	4b76      	ldr	r3, [pc, #472]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a75      	ldr	r2, [pc, #468]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cf0:	6013      	str	r3, [r2, #0]
 8002cf2:	e01d      	b.n	8002d30 <HAL_RCC_OscConfig+0xb0>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cfc:	d10c      	bne.n	8002d18 <HAL_RCC_OscConfig+0x98>
 8002cfe:	4b70      	ldr	r3, [pc, #448]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a6f      	ldr	r2, [pc, #444]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d08:	6013      	str	r3, [r2, #0]
 8002d0a:	4b6d      	ldr	r3, [pc, #436]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a6c      	ldr	r2, [pc, #432]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d14:	6013      	str	r3, [r2, #0]
 8002d16:	e00b      	b.n	8002d30 <HAL_RCC_OscConfig+0xb0>
 8002d18:	4b69      	ldr	r3, [pc, #420]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a68      	ldr	r2, [pc, #416]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d22:	6013      	str	r3, [r2, #0]
 8002d24:	4b66      	ldr	r3, [pc, #408]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a65      	ldr	r2, [pc, #404]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d013      	beq.n	8002d60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d38:	f7fe fc58 	bl	80015ec <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d40:	f7fe fc54 	bl	80015ec <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b64      	cmp	r3, #100	; 0x64
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e207      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d52:	4b5b      	ldr	r3, [pc, #364]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d0f0      	beq.n	8002d40 <HAL_RCC_OscConfig+0xc0>
 8002d5e:	e014      	b.n	8002d8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d60:	f7fe fc44 	bl	80015ec <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d68:	f7fe fc40 	bl	80015ec <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b64      	cmp	r3, #100	; 0x64
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e1f3      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d7a:	4b51      	ldr	r3, [pc, #324]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1f0      	bne.n	8002d68 <HAL_RCC_OscConfig+0xe8>
 8002d86:	e000      	b.n	8002d8a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d063      	beq.n	8002e5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d96:	4b4a      	ldr	r3, [pc, #296]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 030c 	and.w	r3, r3, #12
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00b      	beq.n	8002dba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002da2:	4b47      	ldr	r3, [pc, #284]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002daa:	2b08      	cmp	r3, #8
 8002dac:	d11c      	bne.n	8002de8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dae:	4b44      	ldr	r3, [pc, #272]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d116      	bne.n	8002de8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dba:	4b41      	ldr	r3, [pc, #260]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d005      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x152>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d001      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e1c7      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd2:	4b3b      	ldr	r3, [pc, #236]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	691b      	ldr	r3, [r3, #16]
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	4937      	ldr	r1, [pc, #220]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002de6:	e03a      	b.n	8002e5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d020      	beq.n	8002e32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002df0:	4b34      	ldr	r3, [pc, #208]	; (8002ec4 <HAL_RCC_OscConfig+0x244>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df6:	f7fe fbf9 	bl	80015ec <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dfe:	f7fe fbf5 	bl	80015ec <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e1a8      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e10:	4b2b      	ldr	r3, [pc, #172]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d0f0      	beq.n	8002dfe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e1c:	4b28      	ldr	r3, [pc, #160]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	00db      	lsls	r3, r3, #3
 8002e2a:	4925      	ldr	r1, [pc, #148]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	600b      	str	r3, [r1, #0]
 8002e30:	e015      	b.n	8002e5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e32:	4b24      	ldr	r3, [pc, #144]	; (8002ec4 <HAL_RCC_OscConfig+0x244>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e38:	f7fe fbd8 	bl	80015ec <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e40:	f7fe fbd4 	bl	80015ec <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e187      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e52:	4b1b      	ldr	r3, [pc, #108]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1f0      	bne.n	8002e40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0308 	and.w	r3, r3, #8
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d036      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d016      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e72:	4b15      	ldr	r3, [pc, #84]	; (8002ec8 <HAL_RCC_OscConfig+0x248>)
 8002e74:	2201      	movs	r2, #1
 8002e76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e78:	f7fe fbb8 	bl	80015ec <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e80:	f7fe fbb4 	bl	80015ec <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e167      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e92:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002e94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d0f0      	beq.n	8002e80 <HAL_RCC_OscConfig+0x200>
 8002e9e:	e01b      	b.n	8002ed8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ea0:	4b09      	ldr	r3, [pc, #36]	; (8002ec8 <HAL_RCC_OscConfig+0x248>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ea6:	f7fe fba1 	bl	80015ec <HAL_GetTick>
 8002eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eac:	e00e      	b.n	8002ecc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eae:	f7fe fb9d 	bl	80015ec <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d907      	bls.n	8002ecc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e150      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
 8002ec0:	40023800 	.word	0x40023800
 8002ec4:	42470000 	.word	0x42470000
 8002ec8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ecc:	4b88      	ldr	r3, [pc, #544]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002ece:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1ea      	bne.n	8002eae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	f000 8097 	beq.w	8003014 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eea:	4b81      	ldr	r3, [pc, #516]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d10f      	bne.n	8002f16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	60bb      	str	r3, [r7, #8]
 8002efa:	4b7d      	ldr	r3, [pc, #500]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	4a7c      	ldr	r2, [pc, #496]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f04:	6413      	str	r3, [r2, #64]	; 0x40
 8002f06:	4b7a      	ldr	r3, [pc, #488]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f0e:	60bb      	str	r3, [r7, #8]
 8002f10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f12:	2301      	movs	r3, #1
 8002f14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f16:	4b77      	ldr	r3, [pc, #476]	; (80030f4 <HAL_RCC_OscConfig+0x474>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d118      	bne.n	8002f54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f22:	4b74      	ldr	r3, [pc, #464]	; (80030f4 <HAL_RCC_OscConfig+0x474>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a73      	ldr	r2, [pc, #460]	; (80030f4 <HAL_RCC_OscConfig+0x474>)
 8002f28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f2e:	f7fe fb5d 	bl	80015ec <HAL_GetTick>
 8002f32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f36:	f7fe fb59 	bl	80015ec <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e10c      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f48:	4b6a      	ldr	r3, [pc, #424]	; (80030f4 <HAL_RCC_OscConfig+0x474>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0f0      	beq.n	8002f36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d106      	bne.n	8002f6a <HAL_RCC_OscConfig+0x2ea>
 8002f5c:	4b64      	ldr	r3, [pc, #400]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f60:	4a63      	ldr	r2, [pc, #396]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f62:	f043 0301 	orr.w	r3, r3, #1
 8002f66:	6713      	str	r3, [r2, #112]	; 0x70
 8002f68:	e01c      	b.n	8002fa4 <HAL_RCC_OscConfig+0x324>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	2b05      	cmp	r3, #5
 8002f70:	d10c      	bne.n	8002f8c <HAL_RCC_OscConfig+0x30c>
 8002f72:	4b5f      	ldr	r3, [pc, #380]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f76:	4a5e      	ldr	r2, [pc, #376]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f78:	f043 0304 	orr.w	r3, r3, #4
 8002f7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f7e:	4b5c      	ldr	r3, [pc, #368]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f82:	4a5b      	ldr	r2, [pc, #364]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f84:	f043 0301 	orr.w	r3, r3, #1
 8002f88:	6713      	str	r3, [r2, #112]	; 0x70
 8002f8a:	e00b      	b.n	8002fa4 <HAL_RCC_OscConfig+0x324>
 8002f8c:	4b58      	ldr	r3, [pc, #352]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f90:	4a57      	ldr	r2, [pc, #348]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f92:	f023 0301 	bic.w	r3, r3, #1
 8002f96:	6713      	str	r3, [r2, #112]	; 0x70
 8002f98:	4b55      	ldr	r3, [pc, #340]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f9c:	4a54      	ldr	r2, [pc, #336]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f9e:	f023 0304 	bic.w	r3, r3, #4
 8002fa2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d015      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fac:	f7fe fb1e 	bl	80015ec <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fb2:	e00a      	b.n	8002fca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fb4:	f7fe fb1a 	bl	80015ec <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e0cb      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fca:	4b49      	ldr	r3, [pc, #292]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d0ee      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x334>
 8002fd6:	e014      	b.n	8003002 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fd8:	f7fe fb08 	bl	80015ec <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fde:	e00a      	b.n	8002ff6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fe0:	f7fe fb04 	bl	80015ec <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e0b5      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ff6:	4b3e      	ldr	r3, [pc, #248]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d1ee      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003002:	7dfb      	ldrb	r3, [r7, #23]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d105      	bne.n	8003014 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003008:	4b39      	ldr	r3, [pc, #228]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 800300a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300c:	4a38      	ldr	r2, [pc, #224]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 800300e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003012:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	2b00      	cmp	r3, #0
 800301a:	f000 80a1 	beq.w	8003160 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800301e:	4b34      	ldr	r3, [pc, #208]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 030c 	and.w	r3, r3, #12
 8003026:	2b08      	cmp	r3, #8
 8003028:	d05c      	beq.n	80030e4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	2b02      	cmp	r3, #2
 8003030:	d141      	bne.n	80030b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003032:	4b31      	ldr	r3, [pc, #196]	; (80030f8 <HAL_RCC_OscConfig+0x478>)
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003038:	f7fe fad8 	bl	80015ec <HAL_GetTick>
 800303c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800303e:	e008      	b.n	8003052 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003040:	f7fe fad4 	bl	80015ec <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	2b02      	cmp	r3, #2
 800304c:	d901      	bls.n	8003052 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e087      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003052:	4b27      	ldr	r3, [pc, #156]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1f0      	bne.n	8003040 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69da      	ldr	r2, [r3, #28]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a1b      	ldr	r3, [r3, #32]
 8003066:	431a      	orrs	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306c:	019b      	lsls	r3, r3, #6
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003074:	085b      	lsrs	r3, r3, #1
 8003076:	3b01      	subs	r3, #1
 8003078:	041b      	lsls	r3, r3, #16
 800307a:	431a      	orrs	r2, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003080:	061b      	lsls	r3, r3, #24
 8003082:	491b      	ldr	r1, [pc, #108]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8003084:	4313      	orrs	r3, r2
 8003086:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003088:	4b1b      	ldr	r3, [pc, #108]	; (80030f8 <HAL_RCC_OscConfig+0x478>)
 800308a:	2201      	movs	r2, #1
 800308c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800308e:	f7fe faad 	bl	80015ec <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003094:	e008      	b.n	80030a8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003096:	f7fe faa9 	bl	80015ec <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e05c      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030a8:	4b11      	ldr	r3, [pc, #68]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0f0      	beq.n	8003096 <HAL_RCC_OscConfig+0x416>
 80030b4:	e054      	b.n	8003160 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030b6:	4b10      	ldr	r3, [pc, #64]	; (80030f8 <HAL_RCC_OscConfig+0x478>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030bc:	f7fe fa96 	bl	80015ec <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030c4:	f7fe fa92 	bl	80015ec <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e045      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030d6:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1f0      	bne.n	80030c4 <HAL_RCC_OscConfig+0x444>
 80030e2:	e03d      	b.n	8003160 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d107      	bne.n	80030fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e038      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
 80030f0:	40023800 	.word	0x40023800
 80030f4:	40007000 	.word	0x40007000
 80030f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030fc:	4b1b      	ldr	r3, [pc, #108]	; (800316c <HAL_RCC_OscConfig+0x4ec>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d028      	beq.n	800315c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003114:	429a      	cmp	r2, r3
 8003116:	d121      	bne.n	800315c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003122:	429a      	cmp	r2, r3
 8003124:	d11a      	bne.n	800315c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800312c:	4013      	ands	r3, r2
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003132:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003134:	4293      	cmp	r3, r2
 8003136:	d111      	bne.n	800315c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003142:	085b      	lsrs	r3, r3, #1
 8003144:	3b01      	subs	r3, #1
 8003146:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003148:	429a      	cmp	r2, r3
 800314a:	d107      	bne.n	800315c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003156:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003158:	429a      	cmp	r2, r3
 800315a:	d001      	beq.n	8003160 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3718      	adds	r7, #24
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40023800 	.word	0x40023800

08003170 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e0cc      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003184:	4b68      	ldr	r3, [pc, #416]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 030f 	and.w	r3, r3, #15
 800318c:	683a      	ldr	r2, [r7, #0]
 800318e:	429a      	cmp	r2, r3
 8003190:	d90c      	bls.n	80031ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003192:	4b65      	ldr	r3, [pc, #404]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 8003194:	683a      	ldr	r2, [r7, #0]
 8003196:	b2d2      	uxtb	r2, r2
 8003198:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800319a:	4b63      	ldr	r3, [pc, #396]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 030f 	and.w	r3, r3, #15
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d001      	beq.n	80031ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e0b8      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d020      	beq.n	80031fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0304 	and.w	r3, r3, #4
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d005      	beq.n	80031d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031c4:	4b59      	ldr	r3, [pc, #356]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	4a58      	ldr	r2, [pc, #352]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0308 	and.w	r3, r3, #8
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d005      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031dc:	4b53      	ldr	r3, [pc, #332]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	4a52      	ldr	r2, [pc, #328]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031e8:	4b50      	ldr	r3, [pc, #320]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	494d      	ldr	r1, [pc, #308]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	d044      	beq.n	8003290 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d107      	bne.n	800321e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320e:	4b47      	ldr	r3, [pc, #284]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d119      	bne.n	800324e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e07f      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	2b02      	cmp	r3, #2
 8003224:	d003      	beq.n	800322e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800322a:	2b03      	cmp	r3, #3
 800322c:	d107      	bne.n	800323e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800322e:	4b3f      	ldr	r3, [pc, #252]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d109      	bne.n	800324e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e06f      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800323e:	4b3b      	ldr	r3, [pc, #236]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e067      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800324e:	4b37      	ldr	r3, [pc, #220]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f023 0203 	bic.w	r2, r3, #3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	4934      	ldr	r1, [pc, #208]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 800325c:	4313      	orrs	r3, r2
 800325e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003260:	f7fe f9c4 	bl	80015ec <HAL_GetTick>
 8003264:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003266:	e00a      	b.n	800327e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003268:	f7fe f9c0 	bl	80015ec <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	f241 3288 	movw	r2, #5000	; 0x1388
 8003276:	4293      	cmp	r3, r2
 8003278:	d901      	bls.n	800327e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e04f      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800327e:	4b2b      	ldr	r3, [pc, #172]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 020c 	and.w	r2, r3, #12
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	429a      	cmp	r2, r3
 800328e:	d1eb      	bne.n	8003268 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003290:	4b25      	ldr	r3, [pc, #148]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 030f 	and.w	r3, r3, #15
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	429a      	cmp	r2, r3
 800329c:	d20c      	bcs.n	80032b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800329e:	4b22      	ldr	r3, [pc, #136]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032a6:	4b20      	ldr	r3, [pc, #128]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 030f 	and.w	r3, r3, #15
 80032ae:	683a      	ldr	r2, [r7, #0]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d001      	beq.n	80032b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e032      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0304 	and.w	r3, r3, #4
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d008      	beq.n	80032d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032c4:	4b19      	ldr	r3, [pc, #100]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	4916      	ldr	r1, [pc, #88]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0308 	and.w	r3, r3, #8
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d009      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032e2:	4b12      	ldr	r3, [pc, #72]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	490e      	ldr	r1, [pc, #56]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032f6:	f000 f821 	bl	800333c <HAL_RCC_GetSysClockFreq>
 80032fa:	4602      	mov	r2, r0
 80032fc:	4b0b      	ldr	r3, [pc, #44]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	091b      	lsrs	r3, r3, #4
 8003302:	f003 030f 	and.w	r3, r3, #15
 8003306:	490a      	ldr	r1, [pc, #40]	; (8003330 <HAL_RCC_ClockConfig+0x1c0>)
 8003308:	5ccb      	ldrb	r3, [r1, r3]
 800330a:	fa22 f303 	lsr.w	r3, r2, r3
 800330e:	4a09      	ldr	r2, [pc, #36]	; (8003334 <HAL_RCC_ClockConfig+0x1c4>)
 8003310:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003312:	4b09      	ldr	r3, [pc, #36]	; (8003338 <HAL_RCC_ClockConfig+0x1c8>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f7fe f924 	bl	8001564 <HAL_InitTick>

  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3710      	adds	r7, #16
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	40023c00 	.word	0x40023c00
 800332c:	40023800 	.word	0x40023800
 8003330:	08004e68 	.word	0x08004e68
 8003334:	200000d0 	.word	0x200000d0
 8003338:	200000d4 	.word	0x200000d4

0800333c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800333c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003340:	b094      	sub	sp, #80	; 0x50
 8003342:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003344:	2300      	movs	r3, #0
 8003346:	647b      	str	r3, [r7, #68]	; 0x44
 8003348:	2300      	movs	r3, #0
 800334a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800334c:	2300      	movs	r3, #0
 800334e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003350:	2300      	movs	r3, #0
 8003352:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003354:	4b79      	ldr	r3, [pc, #484]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f003 030c 	and.w	r3, r3, #12
 800335c:	2b08      	cmp	r3, #8
 800335e:	d00d      	beq.n	800337c <HAL_RCC_GetSysClockFreq+0x40>
 8003360:	2b08      	cmp	r3, #8
 8003362:	f200 80e1 	bhi.w	8003528 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003366:	2b00      	cmp	r3, #0
 8003368:	d002      	beq.n	8003370 <HAL_RCC_GetSysClockFreq+0x34>
 800336a:	2b04      	cmp	r3, #4
 800336c:	d003      	beq.n	8003376 <HAL_RCC_GetSysClockFreq+0x3a>
 800336e:	e0db      	b.n	8003528 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003370:	4b73      	ldr	r3, [pc, #460]	; (8003540 <HAL_RCC_GetSysClockFreq+0x204>)
 8003372:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003374:	e0db      	b.n	800352e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003376:	4b73      	ldr	r3, [pc, #460]	; (8003544 <HAL_RCC_GetSysClockFreq+0x208>)
 8003378:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800337a:	e0d8      	b.n	800352e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800337c:	4b6f      	ldr	r3, [pc, #444]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003384:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003386:	4b6d      	ldr	r3, [pc, #436]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d063      	beq.n	800345a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003392:	4b6a      	ldr	r3, [pc, #424]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	099b      	lsrs	r3, r3, #6
 8003398:	2200      	movs	r2, #0
 800339a:	63bb      	str	r3, [r7, #56]	; 0x38
 800339c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800339e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033a4:	633b      	str	r3, [r7, #48]	; 0x30
 80033a6:	2300      	movs	r3, #0
 80033a8:	637b      	str	r3, [r7, #52]	; 0x34
 80033aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80033ae:	4622      	mov	r2, r4
 80033b0:	462b      	mov	r3, r5
 80033b2:	f04f 0000 	mov.w	r0, #0
 80033b6:	f04f 0100 	mov.w	r1, #0
 80033ba:	0159      	lsls	r1, r3, #5
 80033bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033c0:	0150      	lsls	r0, r2, #5
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	4621      	mov	r1, r4
 80033c8:	1a51      	subs	r1, r2, r1
 80033ca:	6139      	str	r1, [r7, #16]
 80033cc:	4629      	mov	r1, r5
 80033ce:	eb63 0301 	sbc.w	r3, r3, r1
 80033d2:	617b      	str	r3, [r7, #20]
 80033d4:	f04f 0200 	mov.w	r2, #0
 80033d8:	f04f 0300 	mov.w	r3, #0
 80033dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033e0:	4659      	mov	r1, fp
 80033e2:	018b      	lsls	r3, r1, #6
 80033e4:	4651      	mov	r1, sl
 80033e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033ea:	4651      	mov	r1, sl
 80033ec:	018a      	lsls	r2, r1, #6
 80033ee:	4651      	mov	r1, sl
 80033f0:	ebb2 0801 	subs.w	r8, r2, r1
 80033f4:	4659      	mov	r1, fp
 80033f6:	eb63 0901 	sbc.w	r9, r3, r1
 80033fa:	f04f 0200 	mov.w	r2, #0
 80033fe:	f04f 0300 	mov.w	r3, #0
 8003402:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003406:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800340a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800340e:	4690      	mov	r8, r2
 8003410:	4699      	mov	r9, r3
 8003412:	4623      	mov	r3, r4
 8003414:	eb18 0303 	adds.w	r3, r8, r3
 8003418:	60bb      	str	r3, [r7, #8]
 800341a:	462b      	mov	r3, r5
 800341c:	eb49 0303 	adc.w	r3, r9, r3
 8003420:	60fb      	str	r3, [r7, #12]
 8003422:	f04f 0200 	mov.w	r2, #0
 8003426:	f04f 0300 	mov.w	r3, #0
 800342a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800342e:	4629      	mov	r1, r5
 8003430:	024b      	lsls	r3, r1, #9
 8003432:	4621      	mov	r1, r4
 8003434:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003438:	4621      	mov	r1, r4
 800343a:	024a      	lsls	r2, r1, #9
 800343c:	4610      	mov	r0, r2
 800343e:	4619      	mov	r1, r3
 8003440:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003442:	2200      	movs	r2, #0
 8003444:	62bb      	str	r3, [r7, #40]	; 0x28
 8003446:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003448:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800344c:	f7fc ff20 	bl	8000290 <__aeabi_uldivmod>
 8003450:	4602      	mov	r2, r0
 8003452:	460b      	mov	r3, r1
 8003454:	4613      	mov	r3, r2
 8003456:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003458:	e058      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800345a:	4b38      	ldr	r3, [pc, #224]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	099b      	lsrs	r3, r3, #6
 8003460:	2200      	movs	r2, #0
 8003462:	4618      	mov	r0, r3
 8003464:	4611      	mov	r1, r2
 8003466:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800346a:	623b      	str	r3, [r7, #32]
 800346c:	2300      	movs	r3, #0
 800346e:	627b      	str	r3, [r7, #36]	; 0x24
 8003470:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003474:	4642      	mov	r2, r8
 8003476:	464b      	mov	r3, r9
 8003478:	f04f 0000 	mov.w	r0, #0
 800347c:	f04f 0100 	mov.w	r1, #0
 8003480:	0159      	lsls	r1, r3, #5
 8003482:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003486:	0150      	lsls	r0, r2, #5
 8003488:	4602      	mov	r2, r0
 800348a:	460b      	mov	r3, r1
 800348c:	4641      	mov	r1, r8
 800348e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003492:	4649      	mov	r1, r9
 8003494:	eb63 0b01 	sbc.w	fp, r3, r1
 8003498:	f04f 0200 	mov.w	r2, #0
 800349c:	f04f 0300 	mov.w	r3, #0
 80034a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80034a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80034a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80034ac:	ebb2 040a 	subs.w	r4, r2, sl
 80034b0:	eb63 050b 	sbc.w	r5, r3, fp
 80034b4:	f04f 0200 	mov.w	r2, #0
 80034b8:	f04f 0300 	mov.w	r3, #0
 80034bc:	00eb      	lsls	r3, r5, #3
 80034be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034c2:	00e2      	lsls	r2, r4, #3
 80034c4:	4614      	mov	r4, r2
 80034c6:	461d      	mov	r5, r3
 80034c8:	4643      	mov	r3, r8
 80034ca:	18e3      	adds	r3, r4, r3
 80034cc:	603b      	str	r3, [r7, #0]
 80034ce:	464b      	mov	r3, r9
 80034d0:	eb45 0303 	adc.w	r3, r5, r3
 80034d4:	607b      	str	r3, [r7, #4]
 80034d6:	f04f 0200 	mov.w	r2, #0
 80034da:	f04f 0300 	mov.w	r3, #0
 80034de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034e2:	4629      	mov	r1, r5
 80034e4:	028b      	lsls	r3, r1, #10
 80034e6:	4621      	mov	r1, r4
 80034e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034ec:	4621      	mov	r1, r4
 80034ee:	028a      	lsls	r2, r1, #10
 80034f0:	4610      	mov	r0, r2
 80034f2:	4619      	mov	r1, r3
 80034f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034f6:	2200      	movs	r2, #0
 80034f8:	61bb      	str	r3, [r7, #24]
 80034fa:	61fa      	str	r2, [r7, #28]
 80034fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003500:	f7fc fec6 	bl	8000290 <__aeabi_uldivmod>
 8003504:	4602      	mov	r2, r0
 8003506:	460b      	mov	r3, r1
 8003508:	4613      	mov	r3, r2
 800350a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800350c:	4b0b      	ldr	r3, [pc, #44]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	0c1b      	lsrs	r3, r3, #16
 8003512:	f003 0303 	and.w	r3, r3, #3
 8003516:	3301      	adds	r3, #1
 8003518:	005b      	lsls	r3, r3, #1
 800351a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800351c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800351e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003520:	fbb2 f3f3 	udiv	r3, r2, r3
 8003524:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003526:	e002      	b.n	800352e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003528:	4b05      	ldr	r3, [pc, #20]	; (8003540 <HAL_RCC_GetSysClockFreq+0x204>)
 800352a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800352c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800352e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003530:	4618      	mov	r0, r3
 8003532:	3750      	adds	r7, #80	; 0x50
 8003534:	46bd      	mov	sp, r7
 8003536:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800353a:	bf00      	nop
 800353c:	40023800 	.word	0x40023800
 8003540:	00f42400 	.word	0x00f42400
 8003544:	007a1200 	.word	0x007a1200

08003548 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800354c:	4b03      	ldr	r3, [pc, #12]	; (800355c <HAL_RCC_GetHCLKFreq+0x14>)
 800354e:	681b      	ldr	r3, [r3, #0]
}
 8003550:	4618      	mov	r0, r3
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	200000d0 	.word	0x200000d0

08003560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003564:	f7ff fff0 	bl	8003548 <HAL_RCC_GetHCLKFreq>
 8003568:	4602      	mov	r2, r0
 800356a:	4b05      	ldr	r3, [pc, #20]	; (8003580 <HAL_RCC_GetPCLK1Freq+0x20>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	0a9b      	lsrs	r3, r3, #10
 8003570:	f003 0307 	and.w	r3, r3, #7
 8003574:	4903      	ldr	r1, [pc, #12]	; (8003584 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003576:	5ccb      	ldrb	r3, [r1, r3]
 8003578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800357c:	4618      	mov	r0, r3
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40023800 	.word	0x40023800
 8003584:	08004e78 	.word	0x08004e78

08003588 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800358c:	f7ff ffdc 	bl	8003548 <HAL_RCC_GetHCLKFreq>
 8003590:	4602      	mov	r2, r0
 8003592:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	0b5b      	lsrs	r3, r3, #13
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	4903      	ldr	r1, [pc, #12]	; (80035ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800359e:	5ccb      	ldrb	r3, [r1, r3]
 80035a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40023800 	.word	0x40023800
 80035ac:	08004e78 	.word	0x08004e78

080035b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e083      	b.n	80036ca <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d108      	bne.n	80035dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035d2:	d009      	beq.n	80035e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	61da      	str	r2, [r3, #28]
 80035da:	e005      	b.n	80035e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d106      	bne.n	8003602 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f7fd fd63 	bl	80010c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2202      	movs	r2, #2
 8003606:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003618:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800362a:	431a      	orrs	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003634:	431a      	orrs	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	431a      	orrs	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	431a      	orrs	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003652:	431a      	orrs	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	69db      	ldr	r3, [r3, #28]
 8003658:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800365c:	431a      	orrs	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003666:	ea42 0103 	orr.w	r1, r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	430a      	orrs	r2, r1
 8003678:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	0c1b      	lsrs	r3, r3, #16
 8003680:	f003 0104 	and.w	r1, r3, #4
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003688:	f003 0210 	and.w	r2, r3, #16
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	430a      	orrs	r2, r1
 8003692:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003698:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800369c:	d105      	bne.n	80036aa <HAL_SPI_Init+0xfa>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	b292      	uxth	r2, r2
 80036a8:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	69da      	ldr	r2, [r3, #28]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b088      	sub	sp, #32
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	60f8      	str	r0, [r7, #12]
 80036da:	60b9      	str	r1, [r7, #8]
 80036dc:	603b      	str	r3, [r7, #0]
 80036de:	4613      	mov	r3, r2
 80036e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d101      	bne.n	80036f4 <HAL_SPI_Transmit+0x22>
 80036f0:	2302      	movs	r3, #2
 80036f2:	e148      	b.n	8003986 <HAL_SPI_Transmit+0x2b4>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036fc:	f7fd ff76 	bl	80015ec <HAL_GetTick>
 8003700:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003702:	88fb      	ldrh	r3, [r7, #6]
 8003704:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b01      	cmp	r3, #1
 8003710:	d002      	beq.n	8003718 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003712:	2302      	movs	r3, #2
 8003714:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003716:	e12d      	b.n	8003974 <HAL_SPI_Transmit+0x2a2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d002      	beq.n	8003724 <HAL_SPI_Transmit+0x52>
 800371e:	88fb      	ldrh	r3, [r7, #6]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d102      	bne.n	800372a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003728:	e124      	b.n	8003974 <HAL_SPI_Transmit+0x2a2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2203      	movs	r2, #3
 800372e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	88fa      	ldrh	r2, [r7, #6]
 8003742:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	88fa      	ldrh	r2, [r7, #6]
 8003748:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2200      	movs	r2, #0
 8003754:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003770:	d10f      	bne.n	8003792 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003780:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003790:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003796:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800379a:	d10f      	bne.n	80037bc <HAL_SPI_Transmit+0xea>
  {
    SPI_RESET_CRC(hspi);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037aa:	601a      	str	r2, [r3, #0]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037ba:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c6:	2b40      	cmp	r3, #64	; 0x40
 80037c8:	d007      	beq.n	80037da <HAL_SPI_Transmit+0x108>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037e2:	d14b      	bne.n	800387c <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d002      	beq.n	80037f2 <HAL_SPI_Transmit+0x120>
 80037ec:	8afb      	ldrh	r3, [r7, #22]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d13e      	bne.n	8003870 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f6:	881a      	ldrh	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003802:	1c9a      	adds	r2, r3, #2
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800380c:	b29b      	uxth	r3, r3
 800380e:	3b01      	subs	r3, #1
 8003810:	b29a      	uxth	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003816:	e02b      	b.n	8003870 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b02      	cmp	r3, #2
 8003824:	d112      	bne.n	800384c <HAL_SPI_Transmit+0x17a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382a:	881a      	ldrh	r2, [r3, #0]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003836:	1c9a      	adds	r2, r3, #2
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003840:	b29b      	uxth	r3, r3
 8003842:	3b01      	subs	r3, #1
 8003844:	b29a      	uxth	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	86da      	strh	r2, [r3, #54]	; 0x36
 800384a:	e011      	b.n	8003870 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800384c:	f7fd fece 	bl	80015ec <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	683a      	ldr	r2, [r7, #0]
 8003858:	429a      	cmp	r2, r3
 800385a:	d803      	bhi.n	8003864 <HAL_SPI_Transmit+0x192>
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003862:	d102      	bne.n	800386a <HAL_SPI_Transmit+0x198>
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d102      	bne.n	8003870 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800386e:	e081      	b.n	8003974 <HAL_SPI_Transmit+0x2a2>
    while (hspi->TxXferCount > 0U)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003874:	b29b      	uxth	r3, r3
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1ce      	bne.n	8003818 <HAL_SPI_Transmit+0x146>
 800387a:	e04c      	b.n	8003916 <HAL_SPI_Transmit+0x244>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d002      	beq.n	800388a <HAL_SPI_Transmit+0x1b8>
 8003884:	8afb      	ldrh	r3, [r7, #22]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d140      	bne.n	800390c <HAL_SPI_Transmit+0x23a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	330c      	adds	r3, #12
 8003894:	7812      	ldrb	r2, [r2, #0]
 8003896:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389c:	1c5a      	adds	r2, r3, #1
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	3b01      	subs	r3, #1
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80038b0:	e02c      	b.n	800390c <HAL_SPI_Transmit+0x23a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d113      	bne.n	80038e8 <HAL_SPI_Transmit+0x216>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	330c      	adds	r3, #12
 80038ca:	7812      	ldrb	r2, [r2, #0]
 80038cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d2:	1c5a      	adds	r2, r3, #1
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038dc:	b29b      	uxth	r3, r3
 80038de:	3b01      	subs	r3, #1
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	86da      	strh	r2, [r3, #54]	; 0x36
 80038e6:	e011      	b.n	800390c <HAL_SPI_Transmit+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038e8:	f7fd fe80 	bl	80015ec <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d803      	bhi.n	8003900 <HAL_SPI_Transmit+0x22e>
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038fe:	d102      	bne.n	8003906 <HAL_SPI_Transmit+0x234>
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d102      	bne.n	800390c <HAL_SPI_Transmit+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	77fb      	strb	r3, [r7, #31]
          goto error;
 800390a:	e033      	b.n	8003974 <HAL_SPI_Transmit+0x2a2>
    while (hspi->TxXferCount > 0U)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003910:	b29b      	uxth	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1cd      	bne.n	80038b2 <HAL_SPI_Transmit+0x1e0>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800391a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800391e:	d107      	bne.n	8003930 <HAL_SPI_Transmit+0x25e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800392e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	6839      	ldr	r1, [r7, #0]
 8003934:	68f8      	ldr	r0, [r7, #12]
 8003936:	f000 f8c1 	bl	8003abc <SPI_EndRxTxTransaction>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d002      	beq.n	8003946 <HAL_SPI_Transmit+0x274>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2220      	movs	r2, #32
 8003944:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10a      	bne.n	8003964 <HAL_SPI_Transmit+0x292>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800394e:	2300      	movs	r3, #0
 8003950:	613b      	str	r3, [r7, #16]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	613b      	str	r3, [r7, #16]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	613b      	str	r3, [r7, #16]
 8003962:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003968:	2b00      	cmp	r3, #0
 800396a:	d002      	beq.n	8003972 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	77fb      	strb	r3, [r7, #31]
 8003970:	e000      	b.n	8003974 <HAL_SPI_Transmit+0x2a2>
  }

error:
 8003972:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003984:	7ffb      	ldrb	r3, [r7, #31]
}
 8003986:	4618      	mov	r0, r3
 8003988:	3720      	adds	r7, #32
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800398e:	b480      	push	{r7}
 8003990:	b083      	sub	sp, #12
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800399c:	b2db      	uxtb	r3, r3
}
 800399e:	4618      	mov	r0, r3
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
	...

080039ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b088      	sub	sp, #32
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	603b      	str	r3, [r7, #0]
 80039b8:	4613      	mov	r3, r2
 80039ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80039bc:	f7fd fe16 	bl	80015ec <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039c4:	1a9b      	subs	r3, r3, r2
 80039c6:	683a      	ldr	r2, [r7, #0]
 80039c8:	4413      	add	r3, r2
 80039ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80039cc:	f7fd fe0e 	bl	80015ec <HAL_GetTick>
 80039d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80039d2:	4b39      	ldr	r3, [pc, #228]	; (8003ab8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	015b      	lsls	r3, r3, #5
 80039d8:	0d1b      	lsrs	r3, r3, #20
 80039da:	69fa      	ldr	r2, [r7, #28]
 80039dc:	fb02 f303 	mul.w	r3, r2, r3
 80039e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039e2:	e054      	b.n	8003a8e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039ea:	d050      	beq.n	8003a8e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80039ec:	f7fd fdfe 	bl	80015ec <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	69fa      	ldr	r2, [r7, #28]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d902      	bls.n	8003a02 <SPI_WaitFlagStateUntilTimeout+0x56>
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d13d      	bne.n	8003a7e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003a10:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a1a:	d111      	bne.n	8003a40 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a24:	d004      	beq.n	8003a30 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a2e:	d107      	bne.n	8003a40 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a3e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a48:	d10f      	bne.n	8003a6a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a58:	601a      	str	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a68:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e017      	b.n	8003aae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003a84:	2300      	movs	r3, #0
 8003a86:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689a      	ldr	r2, [r3, #8]
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	4013      	ands	r3, r2
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	bf0c      	ite	eq
 8003a9e:	2301      	moveq	r3, #1
 8003aa0:	2300      	movne	r3, #0
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	79fb      	ldrb	r3, [r7, #7]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d19b      	bne.n	80039e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3720      	adds	r7, #32
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	200000d0 	.word	0x200000d0

08003abc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b088      	sub	sp, #32
 8003ac0:	af02      	add	r7, sp, #8
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003ac8:	4b1b      	ldr	r3, [pc, #108]	; (8003b38 <SPI_EndRxTxTransaction+0x7c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a1b      	ldr	r2, [pc, #108]	; (8003b3c <SPI_EndRxTxTransaction+0x80>)
 8003ace:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad2:	0d5b      	lsrs	r3, r3, #21
 8003ad4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003ad8:	fb02 f303 	mul.w	r3, r2, r3
 8003adc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ae6:	d112      	bne.n	8003b0e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	9300      	str	r3, [sp, #0]
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	2200      	movs	r2, #0
 8003af0:	2180      	movs	r1, #128	; 0x80
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f7ff ff5a 	bl	80039ac <SPI_WaitFlagStateUntilTimeout>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d016      	beq.n	8003b2c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b02:	f043 0220 	orr.w	r2, r3, #32
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e00f      	b.n	8003b2e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00a      	beq.n	8003b2a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	3b01      	subs	r3, #1
 8003b18:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b24:	2b80      	cmp	r3, #128	; 0x80
 8003b26:	d0f2      	beq.n	8003b0e <SPI_EndRxTxTransaction+0x52>
 8003b28:	e000      	b.n	8003b2c <SPI_EndRxTxTransaction+0x70>
        break;
 8003b2a:	bf00      	nop
  }

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3718      	adds	r7, #24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	200000d0 	.word	0x200000d0
 8003b3c:	165e9f81 	.word	0x165e9f81

08003b40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e03f      	b.n	8003bd2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d106      	bne.n	8003b6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f7fe ffe0 	bl	8002b2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2224      	movs	r2, #36	; 0x24
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 f947 	bl	8003e18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	691a      	ldr	r2, [r3, #16]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	695a      	ldr	r2, [r3, #20]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ba8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68da      	ldr	r2, [r3, #12]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003bb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b08a      	sub	sp, #40	; 0x28
 8003bde:	af02      	add	r7, sp, #8
 8003be0:	60f8      	str	r0, [r7, #12]
 8003be2:	60b9      	str	r1, [r7, #8]
 8003be4:	603b      	str	r3, [r7, #0]
 8003be6:	4613      	mov	r3, r2
 8003be8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	2b20      	cmp	r3, #32
 8003bf8:	d17c      	bne.n	8003cf4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d002      	beq.n	8003c06 <HAL_UART_Transmit+0x2c>
 8003c00:	88fb      	ldrh	r3, [r7, #6]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e075      	b.n	8003cf6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d101      	bne.n	8003c18 <HAL_UART_Transmit+0x3e>
 8003c14:	2302      	movs	r3, #2
 8003c16:	e06e      	b.n	8003cf6 <HAL_UART_Transmit+0x11c>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2200      	movs	r2, #0
 8003c24:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2221      	movs	r2, #33	; 0x21
 8003c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c2e:	f7fd fcdd 	bl	80015ec <HAL_GetTick>
 8003c32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	88fa      	ldrh	r2, [r7, #6]
 8003c38:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	88fa      	ldrh	r2, [r7, #6]
 8003c3e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c48:	d108      	bne.n	8003c5c <HAL_UART_Transmit+0x82>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d104      	bne.n	8003c5c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003c52:	2300      	movs	r3, #0
 8003c54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	61bb      	str	r3, [r7, #24]
 8003c5a:	e003      	b.n	8003c64 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c60:	2300      	movs	r3, #0
 8003c62:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003c6c:	e02a      	b.n	8003cc4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	2200      	movs	r2, #0
 8003c76:	2180      	movs	r1, #128	; 0x80
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 f85e 	bl	8003d3a <UART_WaitOnFlagUntilTimeout>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d001      	beq.n	8003c88 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e036      	b.n	8003cf6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d10b      	bne.n	8003ca6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	881b      	ldrh	r3, [r3, #0]
 8003c92:	461a      	mov	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	3302      	adds	r3, #2
 8003ca2:	61bb      	str	r3, [r7, #24]
 8003ca4:	e007      	b.n	8003cb6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	781a      	ldrb	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d1cf      	bne.n	8003c6e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	9300      	str	r3, [sp, #0]
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	2140      	movs	r1, #64	; 0x40
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f000 f82e 	bl	8003d3a <UART_WaitOnFlagUntilTimeout>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e006      	b.n	8003cf6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2220      	movs	r2, #32
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	e000      	b.n	8003cf6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003cf4:	2302      	movs	r3, #2
  }
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3720      	adds	r7, #32
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b085      	sub	sp, #20
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8003d06:	2300      	movs	r3, #0
 8003d08:	60fb      	str	r3, [r7, #12]
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	b2db      	uxtb	r3, r3
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3714      	adds	r7, #20
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr

08003d3a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b090      	sub	sp, #64	; 0x40
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	60f8      	str	r0, [r7, #12]
 8003d42:	60b9      	str	r1, [r7, #8]
 8003d44:	603b      	str	r3, [r7, #0]
 8003d46:	4613      	mov	r3, r2
 8003d48:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d4a:	e050      	b.n	8003dee <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d52:	d04c      	beq.n	8003dee <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003d54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d007      	beq.n	8003d6a <UART_WaitOnFlagUntilTimeout+0x30>
 8003d5a:	f7fd fc47 	bl	80015ec <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d241      	bcs.n	8003dee <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	330c      	adds	r3, #12
 8003d70:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d74:	e853 3f00 	ldrex	r3, [r3]
 8003d78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d80:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	330c      	adds	r3, #12
 8003d88:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d8a:	637a      	str	r2, [r7, #52]	; 0x34
 8003d8c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d8e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d92:	e841 2300 	strex	r3, r2, [r1]
 8003d96:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1e5      	bne.n	8003d6a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	3314      	adds	r3, #20
 8003da4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	e853 3f00 	ldrex	r3, [r3]
 8003dac:	613b      	str	r3, [r7, #16]
   return(result);
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	f023 0301 	bic.w	r3, r3, #1
 8003db4:	63bb      	str	r3, [r7, #56]	; 0x38
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	3314      	adds	r3, #20
 8003dbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003dbe:	623a      	str	r2, [r7, #32]
 8003dc0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc2:	69f9      	ldr	r1, [r7, #28]
 8003dc4:	6a3a      	ldr	r2, [r7, #32]
 8003dc6:	e841 2300 	strex	r3, r2, [r1]
 8003dca:	61bb      	str	r3, [r7, #24]
   return(result);
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1e5      	bne.n	8003d9e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2220      	movs	r2, #32
 8003dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2220      	movs	r2, #32
 8003dde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e00f      	b.n	8003e0e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	4013      	ands	r3, r2
 8003df8:	68ba      	ldr	r2, [r7, #8]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	bf0c      	ite	eq
 8003dfe:	2301      	moveq	r3, #1
 8003e00:	2300      	movne	r3, #0
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	461a      	mov	r2, r3
 8003e06:	79fb      	ldrb	r3, [r7, #7]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d09f      	beq.n	8003d4c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3740      	adds	r7, #64	; 0x40
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
	...

08003e18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e1c:	b0c0      	sub	sp, #256	; 0x100
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e34:	68d9      	ldr	r1, [r3, #12]
 8003e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	ea40 0301 	orr.w	r3, r0, r1
 8003e40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e46:	689a      	ldr	r2, [r3, #8]
 8003e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	431a      	orrs	r2, r3
 8003e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	431a      	orrs	r2, r3
 8003e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e70:	f021 010c 	bic.w	r1, r1, #12
 8003e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e7e:	430b      	orrs	r3, r1
 8003e80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e92:	6999      	ldr	r1, [r3, #24]
 8003e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	ea40 0301 	orr.w	r3, r0, r1
 8003e9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	4b8f      	ldr	r3, [pc, #572]	; (80040e4 <UART_SetConfig+0x2cc>)
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d005      	beq.n	8003eb8 <UART_SetConfig+0xa0>
 8003eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	4b8d      	ldr	r3, [pc, #564]	; (80040e8 <UART_SetConfig+0x2d0>)
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d104      	bne.n	8003ec2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003eb8:	f7ff fb66 	bl	8003588 <HAL_RCC_GetPCLK2Freq>
 8003ebc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003ec0:	e003      	b.n	8003eca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ec2:	f7ff fb4d 	bl	8003560 <HAL_RCC_GetPCLK1Freq>
 8003ec6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ece:	69db      	ldr	r3, [r3, #28]
 8003ed0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ed4:	f040 810c 	bne.w	80040f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ed8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003edc:	2200      	movs	r2, #0
 8003ede:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003ee2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003ee6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003eea:	4622      	mov	r2, r4
 8003eec:	462b      	mov	r3, r5
 8003eee:	1891      	adds	r1, r2, r2
 8003ef0:	65b9      	str	r1, [r7, #88]	; 0x58
 8003ef2:	415b      	adcs	r3, r3
 8003ef4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ef6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003efa:	4621      	mov	r1, r4
 8003efc:	eb12 0801 	adds.w	r8, r2, r1
 8003f00:	4629      	mov	r1, r5
 8003f02:	eb43 0901 	adc.w	r9, r3, r1
 8003f06:	f04f 0200 	mov.w	r2, #0
 8003f0a:	f04f 0300 	mov.w	r3, #0
 8003f0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f1a:	4690      	mov	r8, r2
 8003f1c:	4699      	mov	r9, r3
 8003f1e:	4623      	mov	r3, r4
 8003f20:	eb18 0303 	adds.w	r3, r8, r3
 8003f24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f28:	462b      	mov	r3, r5
 8003f2a:	eb49 0303 	adc.w	r3, r9, r3
 8003f2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f3e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003f46:	460b      	mov	r3, r1
 8003f48:	18db      	adds	r3, r3, r3
 8003f4a:	653b      	str	r3, [r7, #80]	; 0x50
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	eb42 0303 	adc.w	r3, r2, r3
 8003f52:	657b      	str	r3, [r7, #84]	; 0x54
 8003f54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003f5c:	f7fc f998 	bl	8000290 <__aeabi_uldivmod>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	4b61      	ldr	r3, [pc, #388]	; (80040ec <UART_SetConfig+0x2d4>)
 8003f66:	fba3 2302 	umull	r2, r3, r3, r2
 8003f6a:	095b      	lsrs	r3, r3, #5
 8003f6c:	011c      	lsls	r4, r3, #4
 8003f6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f72:	2200      	movs	r2, #0
 8003f74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f78:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f80:	4642      	mov	r2, r8
 8003f82:	464b      	mov	r3, r9
 8003f84:	1891      	adds	r1, r2, r2
 8003f86:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f88:	415b      	adcs	r3, r3
 8003f8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f90:	4641      	mov	r1, r8
 8003f92:	eb12 0a01 	adds.w	sl, r2, r1
 8003f96:	4649      	mov	r1, r9
 8003f98:	eb43 0b01 	adc.w	fp, r3, r1
 8003f9c:	f04f 0200 	mov.w	r2, #0
 8003fa0:	f04f 0300 	mov.w	r3, #0
 8003fa4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fa8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fb0:	4692      	mov	sl, r2
 8003fb2:	469b      	mov	fp, r3
 8003fb4:	4643      	mov	r3, r8
 8003fb6:	eb1a 0303 	adds.w	r3, sl, r3
 8003fba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fbe:	464b      	mov	r3, r9
 8003fc0:	eb4b 0303 	adc.w	r3, fp, r3
 8003fc4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003fd4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003fd8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003fdc:	460b      	mov	r3, r1
 8003fde:	18db      	adds	r3, r3, r3
 8003fe0:	643b      	str	r3, [r7, #64]	; 0x40
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	eb42 0303 	adc.w	r3, r2, r3
 8003fe8:	647b      	str	r3, [r7, #68]	; 0x44
 8003fea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003fee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003ff2:	f7fc f94d 	bl	8000290 <__aeabi_uldivmod>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	4611      	mov	r1, r2
 8003ffc:	4b3b      	ldr	r3, [pc, #236]	; (80040ec <UART_SetConfig+0x2d4>)
 8003ffe:	fba3 2301 	umull	r2, r3, r3, r1
 8004002:	095b      	lsrs	r3, r3, #5
 8004004:	2264      	movs	r2, #100	; 0x64
 8004006:	fb02 f303 	mul.w	r3, r2, r3
 800400a:	1acb      	subs	r3, r1, r3
 800400c:	00db      	lsls	r3, r3, #3
 800400e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004012:	4b36      	ldr	r3, [pc, #216]	; (80040ec <UART_SetConfig+0x2d4>)
 8004014:	fba3 2302 	umull	r2, r3, r3, r2
 8004018:	095b      	lsrs	r3, r3, #5
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004020:	441c      	add	r4, r3
 8004022:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004026:	2200      	movs	r2, #0
 8004028:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800402c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004030:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004034:	4642      	mov	r2, r8
 8004036:	464b      	mov	r3, r9
 8004038:	1891      	adds	r1, r2, r2
 800403a:	63b9      	str	r1, [r7, #56]	; 0x38
 800403c:	415b      	adcs	r3, r3
 800403e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004040:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004044:	4641      	mov	r1, r8
 8004046:	1851      	adds	r1, r2, r1
 8004048:	6339      	str	r1, [r7, #48]	; 0x30
 800404a:	4649      	mov	r1, r9
 800404c:	414b      	adcs	r3, r1
 800404e:	637b      	str	r3, [r7, #52]	; 0x34
 8004050:	f04f 0200 	mov.w	r2, #0
 8004054:	f04f 0300 	mov.w	r3, #0
 8004058:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800405c:	4659      	mov	r1, fp
 800405e:	00cb      	lsls	r3, r1, #3
 8004060:	4651      	mov	r1, sl
 8004062:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004066:	4651      	mov	r1, sl
 8004068:	00ca      	lsls	r2, r1, #3
 800406a:	4610      	mov	r0, r2
 800406c:	4619      	mov	r1, r3
 800406e:	4603      	mov	r3, r0
 8004070:	4642      	mov	r2, r8
 8004072:	189b      	adds	r3, r3, r2
 8004074:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004078:	464b      	mov	r3, r9
 800407a:	460a      	mov	r2, r1
 800407c:	eb42 0303 	adc.w	r3, r2, r3
 8004080:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004090:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004094:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004098:	460b      	mov	r3, r1
 800409a:	18db      	adds	r3, r3, r3
 800409c:	62bb      	str	r3, [r7, #40]	; 0x28
 800409e:	4613      	mov	r3, r2
 80040a0:	eb42 0303 	adc.w	r3, r2, r3
 80040a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80040ae:	f7fc f8ef 	bl	8000290 <__aeabi_uldivmod>
 80040b2:	4602      	mov	r2, r0
 80040b4:	460b      	mov	r3, r1
 80040b6:	4b0d      	ldr	r3, [pc, #52]	; (80040ec <UART_SetConfig+0x2d4>)
 80040b8:	fba3 1302 	umull	r1, r3, r3, r2
 80040bc:	095b      	lsrs	r3, r3, #5
 80040be:	2164      	movs	r1, #100	; 0x64
 80040c0:	fb01 f303 	mul.w	r3, r1, r3
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	00db      	lsls	r3, r3, #3
 80040c8:	3332      	adds	r3, #50	; 0x32
 80040ca:	4a08      	ldr	r2, [pc, #32]	; (80040ec <UART_SetConfig+0x2d4>)
 80040cc:	fba2 2303 	umull	r2, r3, r2, r3
 80040d0:	095b      	lsrs	r3, r3, #5
 80040d2:	f003 0207 	and.w	r2, r3, #7
 80040d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4422      	add	r2, r4
 80040de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040e0:	e106      	b.n	80042f0 <UART_SetConfig+0x4d8>
 80040e2:	bf00      	nop
 80040e4:	40011000 	.word	0x40011000
 80040e8:	40011400 	.word	0x40011400
 80040ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040f4:	2200      	movs	r2, #0
 80040f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80040fa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80040fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004102:	4642      	mov	r2, r8
 8004104:	464b      	mov	r3, r9
 8004106:	1891      	adds	r1, r2, r2
 8004108:	6239      	str	r1, [r7, #32]
 800410a:	415b      	adcs	r3, r3
 800410c:	627b      	str	r3, [r7, #36]	; 0x24
 800410e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004112:	4641      	mov	r1, r8
 8004114:	1854      	adds	r4, r2, r1
 8004116:	4649      	mov	r1, r9
 8004118:	eb43 0501 	adc.w	r5, r3, r1
 800411c:	f04f 0200 	mov.w	r2, #0
 8004120:	f04f 0300 	mov.w	r3, #0
 8004124:	00eb      	lsls	r3, r5, #3
 8004126:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800412a:	00e2      	lsls	r2, r4, #3
 800412c:	4614      	mov	r4, r2
 800412e:	461d      	mov	r5, r3
 8004130:	4643      	mov	r3, r8
 8004132:	18e3      	adds	r3, r4, r3
 8004134:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004138:	464b      	mov	r3, r9
 800413a:	eb45 0303 	adc.w	r3, r5, r3
 800413e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800414e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004152:	f04f 0200 	mov.w	r2, #0
 8004156:	f04f 0300 	mov.w	r3, #0
 800415a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800415e:	4629      	mov	r1, r5
 8004160:	008b      	lsls	r3, r1, #2
 8004162:	4621      	mov	r1, r4
 8004164:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004168:	4621      	mov	r1, r4
 800416a:	008a      	lsls	r2, r1, #2
 800416c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004170:	f7fc f88e 	bl	8000290 <__aeabi_uldivmod>
 8004174:	4602      	mov	r2, r0
 8004176:	460b      	mov	r3, r1
 8004178:	4b60      	ldr	r3, [pc, #384]	; (80042fc <UART_SetConfig+0x4e4>)
 800417a:	fba3 2302 	umull	r2, r3, r3, r2
 800417e:	095b      	lsrs	r3, r3, #5
 8004180:	011c      	lsls	r4, r3, #4
 8004182:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004186:	2200      	movs	r2, #0
 8004188:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800418c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004190:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004194:	4642      	mov	r2, r8
 8004196:	464b      	mov	r3, r9
 8004198:	1891      	adds	r1, r2, r2
 800419a:	61b9      	str	r1, [r7, #24]
 800419c:	415b      	adcs	r3, r3
 800419e:	61fb      	str	r3, [r7, #28]
 80041a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041a4:	4641      	mov	r1, r8
 80041a6:	1851      	adds	r1, r2, r1
 80041a8:	6139      	str	r1, [r7, #16]
 80041aa:	4649      	mov	r1, r9
 80041ac:	414b      	adcs	r3, r1
 80041ae:	617b      	str	r3, [r7, #20]
 80041b0:	f04f 0200 	mov.w	r2, #0
 80041b4:	f04f 0300 	mov.w	r3, #0
 80041b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041bc:	4659      	mov	r1, fp
 80041be:	00cb      	lsls	r3, r1, #3
 80041c0:	4651      	mov	r1, sl
 80041c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041c6:	4651      	mov	r1, sl
 80041c8:	00ca      	lsls	r2, r1, #3
 80041ca:	4610      	mov	r0, r2
 80041cc:	4619      	mov	r1, r3
 80041ce:	4603      	mov	r3, r0
 80041d0:	4642      	mov	r2, r8
 80041d2:	189b      	adds	r3, r3, r2
 80041d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041d8:	464b      	mov	r3, r9
 80041da:	460a      	mov	r2, r1
 80041dc:	eb42 0303 	adc.w	r3, r2, r3
 80041e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80041e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80041ee:	67fa      	str	r2, [r7, #124]	; 0x7c
 80041f0:	f04f 0200 	mov.w	r2, #0
 80041f4:	f04f 0300 	mov.w	r3, #0
 80041f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80041fc:	4649      	mov	r1, r9
 80041fe:	008b      	lsls	r3, r1, #2
 8004200:	4641      	mov	r1, r8
 8004202:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004206:	4641      	mov	r1, r8
 8004208:	008a      	lsls	r2, r1, #2
 800420a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800420e:	f7fc f83f 	bl	8000290 <__aeabi_uldivmod>
 8004212:	4602      	mov	r2, r0
 8004214:	460b      	mov	r3, r1
 8004216:	4611      	mov	r1, r2
 8004218:	4b38      	ldr	r3, [pc, #224]	; (80042fc <UART_SetConfig+0x4e4>)
 800421a:	fba3 2301 	umull	r2, r3, r3, r1
 800421e:	095b      	lsrs	r3, r3, #5
 8004220:	2264      	movs	r2, #100	; 0x64
 8004222:	fb02 f303 	mul.w	r3, r2, r3
 8004226:	1acb      	subs	r3, r1, r3
 8004228:	011b      	lsls	r3, r3, #4
 800422a:	3332      	adds	r3, #50	; 0x32
 800422c:	4a33      	ldr	r2, [pc, #204]	; (80042fc <UART_SetConfig+0x4e4>)
 800422e:	fba2 2303 	umull	r2, r3, r2, r3
 8004232:	095b      	lsrs	r3, r3, #5
 8004234:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004238:	441c      	add	r4, r3
 800423a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800423e:	2200      	movs	r2, #0
 8004240:	673b      	str	r3, [r7, #112]	; 0x70
 8004242:	677a      	str	r2, [r7, #116]	; 0x74
 8004244:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004248:	4642      	mov	r2, r8
 800424a:	464b      	mov	r3, r9
 800424c:	1891      	adds	r1, r2, r2
 800424e:	60b9      	str	r1, [r7, #8]
 8004250:	415b      	adcs	r3, r3
 8004252:	60fb      	str	r3, [r7, #12]
 8004254:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004258:	4641      	mov	r1, r8
 800425a:	1851      	adds	r1, r2, r1
 800425c:	6039      	str	r1, [r7, #0]
 800425e:	4649      	mov	r1, r9
 8004260:	414b      	adcs	r3, r1
 8004262:	607b      	str	r3, [r7, #4]
 8004264:	f04f 0200 	mov.w	r2, #0
 8004268:	f04f 0300 	mov.w	r3, #0
 800426c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004270:	4659      	mov	r1, fp
 8004272:	00cb      	lsls	r3, r1, #3
 8004274:	4651      	mov	r1, sl
 8004276:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800427a:	4651      	mov	r1, sl
 800427c:	00ca      	lsls	r2, r1, #3
 800427e:	4610      	mov	r0, r2
 8004280:	4619      	mov	r1, r3
 8004282:	4603      	mov	r3, r0
 8004284:	4642      	mov	r2, r8
 8004286:	189b      	adds	r3, r3, r2
 8004288:	66bb      	str	r3, [r7, #104]	; 0x68
 800428a:	464b      	mov	r3, r9
 800428c:	460a      	mov	r2, r1
 800428e:	eb42 0303 	adc.w	r3, r2, r3
 8004292:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	663b      	str	r3, [r7, #96]	; 0x60
 800429e:	667a      	str	r2, [r7, #100]	; 0x64
 80042a0:	f04f 0200 	mov.w	r2, #0
 80042a4:	f04f 0300 	mov.w	r3, #0
 80042a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80042ac:	4649      	mov	r1, r9
 80042ae:	008b      	lsls	r3, r1, #2
 80042b0:	4641      	mov	r1, r8
 80042b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042b6:	4641      	mov	r1, r8
 80042b8:	008a      	lsls	r2, r1, #2
 80042ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80042be:	f7fb ffe7 	bl	8000290 <__aeabi_uldivmod>
 80042c2:	4602      	mov	r2, r0
 80042c4:	460b      	mov	r3, r1
 80042c6:	4b0d      	ldr	r3, [pc, #52]	; (80042fc <UART_SetConfig+0x4e4>)
 80042c8:	fba3 1302 	umull	r1, r3, r3, r2
 80042cc:	095b      	lsrs	r3, r3, #5
 80042ce:	2164      	movs	r1, #100	; 0x64
 80042d0:	fb01 f303 	mul.w	r3, r1, r3
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	011b      	lsls	r3, r3, #4
 80042d8:	3332      	adds	r3, #50	; 0x32
 80042da:	4a08      	ldr	r2, [pc, #32]	; (80042fc <UART_SetConfig+0x4e4>)
 80042dc:	fba2 2303 	umull	r2, r3, r2, r3
 80042e0:	095b      	lsrs	r3, r3, #5
 80042e2:	f003 020f 	and.w	r2, r3, #15
 80042e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4422      	add	r2, r4
 80042ee:	609a      	str	r2, [r3, #8]
}
 80042f0:	bf00      	nop
 80042f2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80042f6:	46bd      	mov	sp, r7
 80042f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042fc:	51eb851f 	.word	0x51eb851f

08004300 <main>:
/**
 * @brief  Main program
 * @param  None
 * @retval None
 */
int main(void) {
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
	delay_t button_timer;
	uint8_t button_taps = 0;
 8004306:	2300      	movs	r3, #0
 8004308:	73fb      	strb	r3, [r7, #15]
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
	 */
	HAL_Init();
 800430a:	f7fd f90f 	bl	800152c <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 800430e:	f000 f86b 	bl	80043e8 <SystemClock_Config>

	/* Initialize BSP Led for LED1 */
	BSP_LED_Init(LED1);
 8004312:	2000      	movs	r0, #0
 8004314:	f7fc ff9a 	bl	800124c <BSP_LED_Init>
	BSP_LED_Init(LED2);
 8004318:	2001      	movs	r0, #1
 800431a:	f7fc ff97 	bl	800124c <BSP_LED_Init>

	/* Initialize the I2C, SPI and UART peripherals*/
	communication_peripherals_init();
 800431e:	f000 f840 	bl	80043a2 <communication_peripherals_init>

	/* Initialize FSM */
	FSM_init();
 8004322:	f000 f823 	bl	800436c <FSM_init>

	/* Initialize delay timer for button taps*/
	delay_init(&button_timer, BUTTON_TAPS_TIME);
 8004326:	463b      	mov	r3, r7
 8004328:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800432c:	4618      	mov	r0, r3
 800432e:	f7fc fd67 	bl	8000e00 <delay_init>

	/* Infinite loop */
	while (1) {

		debounce_FSM_update();
 8004332:	f7fc fb49 	bl	80009c8 <debounce_FSM_update>
		coordinates_FSM_update();
 8004336:	f7fc fc01 	bl	8000b3c <coordinates_FSM_update>

		if (read_button()) {
 800433a:	f7fc fbab 	bl	8000a94 <read_button>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d002      	beq.n	800434a <main+0x4a>
			button_taps++;
 8004344:	7bfb      	ldrb	r3, [r7, #15]
 8004346:	3301      	adds	r3, #1
 8004348:	73fb      	strb	r3, [r7, #15]
		}

		if(button_taps>0) {
 800434a:	7bfb      	ldrb	r3, [r7, #15]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d0f0      	beq.n	8004332 <main+0x32>
			if (delay_read(&button_timer)) {
 8004350:	463b      	mov	r3, r7
 8004352:	4618      	mov	r0, r3
 8004354:	f7fc fd6f 	bl	8000e36 <delay_read>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d0e9      	beq.n	8004332 <main+0x32>
				sensitivity_FSM_update(button_taps);
 800435e:	7bfb      	ldrb	r3, [r7, #15]
 8004360:	4618      	mov	r0, r3
 8004362:	f7fc f92d 	bl	80005c0 <sensitivity_FSM_update>
				button_taps = 0;
 8004366:	2300      	movs	r3, #0
 8004368:	73fb      	strb	r3, [r7, #15]
		debounce_FSM_update();
 800436a:	e7e2      	b.n	8004332 <main+0x32>

0800436c <FSM_init>:
  *         as well as the sensitivity FSM and the coordinates FSM.
  *         If initialization of any FSM fails, Error_Handler() is called.
  * @param  None
  * @retval None
  */
static void FSM_init(void) {
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0

	debounce_FSM_init(DEBOUNCE_TIME);
 8004370:	2028      	movs	r0, #40	; 0x28
 8004372:	f7fc fb01 	bl	8000978 <debounce_FSM_init>

	if (!sensitivity_FSM_init()) {
 8004376:	f7fc f909 	bl	800058c <sensitivity_FSM_init>
 800437a:	4603      	mov	r3, r0
 800437c:	f083 0301 	eor.w	r3, r3, #1
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <FSM_init+0x1e>
		Error_Handler();
 8004386:	f000 f891 	bl	80044ac <Error_Handler>
	}

	if (!coordinates_FSM_init()) {
 800438a:	f7fc fba5 	bl	8000ad8 <coordinates_FSM_init>
 800438e:	4603      	mov	r3, r0
 8004390:	f083 0301 	eor.w	r3, r3, #1
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d001      	beq.n	800439e <FSM_init+0x32>
		Error_Handler();
 800439a:	f000 f887 	bl	80044ac <Error_Handler>
	}

}
 800439e:	bf00      	nop
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <communication_peripherals_init>:
  * @brief  Initializes initializes UART,I2C for ADXL345, and SPI for MAX7219.
  *         If initialization of any peripheral fails, Error_Handler() is called.
  * @param  None
  * @retval None
  */
static void communication_peripherals_init(void) {
 80043a2:	b580      	push	{r7, lr}
 80043a4:	af00      	add	r7, sp, #0
	if (!uart_init()) {
 80043a6:	f7fc fee3 	bl	8001170 <uart_init>
 80043aa:	4603      	mov	r3, r0
 80043ac:	f083 0301 	eor.w	r3, r3, #1
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d001      	beq.n	80043ba <communication_peripherals_init+0x18>
		Error_Handler();
 80043b6:	f000 f879 	bl	80044ac <Error_Handler>
	}

	if (!adlx345_I2C_init()) {
 80043ba:	f7fc f9b3 	bl	8000724 <adlx345_I2C_init>
 80043be:	4603      	mov	r3, r0
 80043c0:	f083 0301 	eor.w	r3, r3, #1
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <communication_peripherals_init+0x2c>
		Error_Handler();
 80043ca:	f000 f86f 	bl	80044ac <Error_Handler>
	}

	if (!max7219_SPI_init()) {
 80043ce:	f7fc fd65 	bl	8000e9c <max7219_SPI_init>
 80043d2:	4603      	mov	r3, r0
 80043d4:	f083 0301 	eor.w	r3, r3, #1
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <communication_peripherals_init+0x40>
		Error_Handler();
 80043de:	f000 f865 	bl	80044ac <Error_Handler>
	}
}
 80043e2:	bf00      	nop
 80043e4:	bd80      	pop	{r7, pc}
	...

080043e8 <SystemClock_Config>:
 *            Flash Latency(WS)              = 5
 * @param  None
 * @retval None
 */
static void SystemClock_Config(void)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b094      	sub	sp, #80	; 0x50
 80043ec:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 80043ee:	2300      	movs	r3, #0
 80043f0:	60bb      	str	r3, [r7, #8]
 80043f2:	4b2c      	ldr	r3, [pc, #176]	; (80044a4 <SystemClock_Config+0xbc>)
 80043f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f6:	4a2b      	ldr	r2, [pc, #172]	; (80044a4 <SystemClock_Config+0xbc>)
 80043f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043fc:	6413      	str	r3, [r2, #64]	; 0x40
 80043fe:	4b29      	ldr	r3, [pc, #164]	; (80044a4 <SystemClock_Config+0xbc>)
 8004400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004406:	60bb      	str	r3, [r7, #8]
 8004408:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800440a:	2300      	movs	r3, #0
 800440c:	607b      	str	r3, [r7, #4]
 800440e:	4b26      	ldr	r3, [pc, #152]	; (80044a8 <SystemClock_Config+0xc0>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a25      	ldr	r2, [pc, #148]	; (80044a8 <SystemClock_Config+0xc0>)
 8004414:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004418:	6013      	str	r3, [r2, #0]
 800441a:	4b23      	ldr	r3, [pc, #140]	; (80044a8 <SystemClock_Config+0xc0>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004422:	607b      	str	r3, [r7, #4]
 8004424:	687b      	ldr	r3, [r7, #4]

	/* Enable HSE Oscillator and activate PLL with HSE as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004426:	2301      	movs	r3, #1
 8004428:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800442a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800442e:	613b      	str	r3, [r7, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004430:	2302      	movs	r3, #2
 8004432:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004434:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004438:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 8;
 800443a:	2308      	movs	r3, #8
 800443c:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 360;
 800443e:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8004442:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004444:	2302      	movs	r3, #2
 8004446:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8004448:	2307      	movs	r3, #7
 800444a:	63bb      	str	r3, [r7, #56]	; 0x38
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800444c:	f107 030c 	add.w	r3, r7, #12
 8004450:	4618      	mov	r0, r3
 8004452:	f7fe fc15 	bl	8002c80 <HAL_RCC_OscConfig>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d001      	beq.n	8004460 <SystemClock_Config+0x78>
	{
		/* Initialization Error */
		Error_Handler();
 800445c:	f000 f826 	bl	80044ac <Error_Handler>
	}

	if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004460:	f7fe fbbe 	bl	8002be0 <HAL_PWREx_EnableOverDrive>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <SystemClock_Config+0x86>
	{
		/* Initialization Error */
		Error_Handler();
 800446a:	f000 f81f 	bl	80044ac <Error_Handler>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800446e:	230f      	movs	r3, #15
 8004470:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004472:	2302      	movs	r3, #2
 8004474:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004476:	2300      	movs	r3, #0
 8004478:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800447a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800447e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004480:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004484:	64fb      	str	r3, [r7, #76]	; 0x4c

	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004486:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800448a:	2105      	movs	r1, #5
 800448c:	4618      	mov	r0, r3
 800448e:	f7fe fe6f 	bl	8003170 <HAL_RCC_ClockConfig>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d001      	beq.n	800449c <SystemClock_Config+0xb4>
	{
		/* Initialization Error */
		Error_Handler();
 8004498:	f000 f808 	bl	80044ac <Error_Handler>
	}
}
 800449c:	bf00      	nop
 800449e:	3750      	adds	r7, #80	; 0x50
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	40023800 	.word	0x40023800
 80044a8:	40007000 	.word	0x40007000

080044ac <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
static void Error_Handler(void)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED2);
 80044b0:	2001      	movs	r0, #1
 80044b2:	f7fc ff1b 	bl	80012ec <BSP_LED_On>
	while (1)
 80044b6:	e7fe      	b.n	80044b6 <Error_Handler+0xa>

080044b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80044b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80044f0 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80044bc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80044be:	e003      	b.n	80044c8 <LoopCopyDataInit>

080044c0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80044c0:	4b0c      	ldr	r3, [pc, #48]	; (80044f4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80044c2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80044c4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80044c6:	3104      	adds	r1, #4

080044c8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80044c8:	480b      	ldr	r0, [pc, #44]	; (80044f8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80044ca:	4b0c      	ldr	r3, [pc, #48]	; (80044fc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80044cc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80044ce:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80044d0:	d3f6      	bcc.n	80044c0 <CopyDataInit>
  ldr  r2, =_sbss
 80044d2:	4a0b      	ldr	r2, [pc, #44]	; (8004500 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80044d4:	e002      	b.n	80044dc <LoopFillZerobss>

080044d6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80044d6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80044d8:	f842 3b04 	str.w	r3, [r2], #4

080044dc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80044dc:	4b09      	ldr	r3, [pc, #36]	; (8004504 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80044de:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80044e0:	d3f9      	bcc.n	80044d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80044e2:	f7fc ff89 	bl	80013f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80044e6:	f000 f837 	bl	8004558 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044ea:	f7ff ff09 	bl	8004300 <main>
  bx  lr    
 80044ee:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80044f0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80044f4:	08004ec4 	.word	0x08004ec4
  ldr  r0, =_sdata
 80044f8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80044fc:	2000012c 	.word	0x2000012c
  ldr  r2, =_sbss
 8004500:	2000012c 	.word	0x2000012c
  ldr  r3, = _ebss
 8004504:	200003b0 	.word	0x200003b0

08004508 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004508:	e7fe      	b.n	8004508 <ADC_IRQHandler>
	...

0800450c <siprintf>:
 800450c:	b40e      	push	{r1, r2, r3}
 800450e:	b500      	push	{lr}
 8004510:	b09c      	sub	sp, #112	; 0x70
 8004512:	ab1d      	add	r3, sp, #116	; 0x74
 8004514:	9002      	str	r0, [sp, #8]
 8004516:	9006      	str	r0, [sp, #24]
 8004518:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800451c:	4809      	ldr	r0, [pc, #36]	; (8004544 <siprintf+0x38>)
 800451e:	9107      	str	r1, [sp, #28]
 8004520:	9104      	str	r1, [sp, #16]
 8004522:	4909      	ldr	r1, [pc, #36]	; (8004548 <siprintf+0x3c>)
 8004524:	f853 2b04 	ldr.w	r2, [r3], #4
 8004528:	9105      	str	r1, [sp, #20]
 800452a:	6800      	ldr	r0, [r0, #0]
 800452c:	9301      	str	r3, [sp, #4]
 800452e:	a902      	add	r1, sp, #8
 8004530:	f000 f98a 	bl	8004848 <_svfiprintf_r>
 8004534:	9b02      	ldr	r3, [sp, #8]
 8004536:	2200      	movs	r2, #0
 8004538:	701a      	strb	r2, [r3, #0]
 800453a:	b01c      	add	sp, #112	; 0x70
 800453c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004540:	b003      	add	sp, #12
 8004542:	4770      	bx	lr
 8004544:	20000128 	.word	0x20000128
 8004548:	ffff0208 	.word	0xffff0208

0800454c <__errno>:
 800454c:	4b01      	ldr	r3, [pc, #4]	; (8004554 <__errno+0x8>)
 800454e:	6818      	ldr	r0, [r3, #0]
 8004550:	4770      	bx	lr
 8004552:	bf00      	nop
 8004554:	20000128 	.word	0x20000128

08004558 <__libc_init_array>:
 8004558:	b570      	push	{r4, r5, r6, lr}
 800455a:	4d0d      	ldr	r5, [pc, #52]	; (8004590 <__libc_init_array+0x38>)
 800455c:	4c0d      	ldr	r4, [pc, #52]	; (8004594 <__libc_init_array+0x3c>)
 800455e:	1b64      	subs	r4, r4, r5
 8004560:	10a4      	asrs	r4, r4, #2
 8004562:	2600      	movs	r6, #0
 8004564:	42a6      	cmp	r6, r4
 8004566:	d109      	bne.n	800457c <__libc_init_array+0x24>
 8004568:	4d0b      	ldr	r5, [pc, #44]	; (8004598 <__libc_init_array+0x40>)
 800456a:	4c0c      	ldr	r4, [pc, #48]	; (800459c <__libc_init_array+0x44>)
 800456c:	f000 fc6a 	bl	8004e44 <_init>
 8004570:	1b64      	subs	r4, r4, r5
 8004572:	10a4      	asrs	r4, r4, #2
 8004574:	2600      	movs	r6, #0
 8004576:	42a6      	cmp	r6, r4
 8004578:	d105      	bne.n	8004586 <__libc_init_array+0x2e>
 800457a:	bd70      	pop	{r4, r5, r6, pc}
 800457c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004580:	4798      	blx	r3
 8004582:	3601      	adds	r6, #1
 8004584:	e7ee      	b.n	8004564 <__libc_init_array+0xc>
 8004586:	f855 3b04 	ldr.w	r3, [r5], #4
 800458a:	4798      	blx	r3
 800458c:	3601      	adds	r6, #1
 800458e:	e7f2      	b.n	8004576 <__libc_init_array+0x1e>
 8004590:	08004ebc 	.word	0x08004ebc
 8004594:	08004ebc 	.word	0x08004ebc
 8004598:	08004ebc 	.word	0x08004ebc
 800459c:	08004ec0 	.word	0x08004ec0

080045a0 <__retarget_lock_acquire_recursive>:
 80045a0:	4770      	bx	lr

080045a2 <__retarget_lock_release_recursive>:
 80045a2:	4770      	bx	lr

080045a4 <_free_r>:
 80045a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80045a6:	2900      	cmp	r1, #0
 80045a8:	d044      	beq.n	8004634 <_free_r+0x90>
 80045aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045ae:	9001      	str	r0, [sp, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	f1a1 0404 	sub.w	r4, r1, #4
 80045b6:	bfb8      	it	lt
 80045b8:	18e4      	addlt	r4, r4, r3
 80045ba:	f000 f8df 	bl	800477c <__malloc_lock>
 80045be:	4a1e      	ldr	r2, [pc, #120]	; (8004638 <_free_r+0x94>)
 80045c0:	9801      	ldr	r0, [sp, #4]
 80045c2:	6813      	ldr	r3, [r2, #0]
 80045c4:	b933      	cbnz	r3, 80045d4 <_free_r+0x30>
 80045c6:	6063      	str	r3, [r4, #4]
 80045c8:	6014      	str	r4, [r2, #0]
 80045ca:	b003      	add	sp, #12
 80045cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80045d0:	f000 b8da 	b.w	8004788 <__malloc_unlock>
 80045d4:	42a3      	cmp	r3, r4
 80045d6:	d908      	bls.n	80045ea <_free_r+0x46>
 80045d8:	6825      	ldr	r5, [r4, #0]
 80045da:	1961      	adds	r1, r4, r5
 80045dc:	428b      	cmp	r3, r1
 80045de:	bf01      	itttt	eq
 80045e0:	6819      	ldreq	r1, [r3, #0]
 80045e2:	685b      	ldreq	r3, [r3, #4]
 80045e4:	1949      	addeq	r1, r1, r5
 80045e6:	6021      	streq	r1, [r4, #0]
 80045e8:	e7ed      	b.n	80045c6 <_free_r+0x22>
 80045ea:	461a      	mov	r2, r3
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	b10b      	cbz	r3, 80045f4 <_free_r+0x50>
 80045f0:	42a3      	cmp	r3, r4
 80045f2:	d9fa      	bls.n	80045ea <_free_r+0x46>
 80045f4:	6811      	ldr	r1, [r2, #0]
 80045f6:	1855      	adds	r5, r2, r1
 80045f8:	42a5      	cmp	r5, r4
 80045fa:	d10b      	bne.n	8004614 <_free_r+0x70>
 80045fc:	6824      	ldr	r4, [r4, #0]
 80045fe:	4421      	add	r1, r4
 8004600:	1854      	adds	r4, r2, r1
 8004602:	42a3      	cmp	r3, r4
 8004604:	6011      	str	r1, [r2, #0]
 8004606:	d1e0      	bne.n	80045ca <_free_r+0x26>
 8004608:	681c      	ldr	r4, [r3, #0]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	6053      	str	r3, [r2, #4]
 800460e:	440c      	add	r4, r1
 8004610:	6014      	str	r4, [r2, #0]
 8004612:	e7da      	b.n	80045ca <_free_r+0x26>
 8004614:	d902      	bls.n	800461c <_free_r+0x78>
 8004616:	230c      	movs	r3, #12
 8004618:	6003      	str	r3, [r0, #0]
 800461a:	e7d6      	b.n	80045ca <_free_r+0x26>
 800461c:	6825      	ldr	r5, [r4, #0]
 800461e:	1961      	adds	r1, r4, r5
 8004620:	428b      	cmp	r3, r1
 8004622:	bf04      	itt	eq
 8004624:	6819      	ldreq	r1, [r3, #0]
 8004626:	685b      	ldreq	r3, [r3, #4]
 8004628:	6063      	str	r3, [r4, #4]
 800462a:	bf04      	itt	eq
 800462c:	1949      	addeq	r1, r1, r5
 800462e:	6021      	streq	r1, [r4, #0]
 8004630:	6054      	str	r4, [r2, #4]
 8004632:	e7ca      	b.n	80045ca <_free_r+0x26>
 8004634:	b003      	add	sp, #12
 8004636:	bd30      	pop	{r4, r5, pc}
 8004638:	200003a8 	.word	0x200003a8

0800463c <sbrk_aligned>:
 800463c:	b570      	push	{r4, r5, r6, lr}
 800463e:	4e0e      	ldr	r6, [pc, #56]	; (8004678 <sbrk_aligned+0x3c>)
 8004640:	460c      	mov	r4, r1
 8004642:	6831      	ldr	r1, [r6, #0]
 8004644:	4605      	mov	r5, r0
 8004646:	b911      	cbnz	r1, 800464e <sbrk_aligned+0x12>
 8004648:	f000 fba6 	bl	8004d98 <_sbrk_r>
 800464c:	6030      	str	r0, [r6, #0]
 800464e:	4621      	mov	r1, r4
 8004650:	4628      	mov	r0, r5
 8004652:	f000 fba1 	bl	8004d98 <_sbrk_r>
 8004656:	1c43      	adds	r3, r0, #1
 8004658:	d00a      	beq.n	8004670 <sbrk_aligned+0x34>
 800465a:	1cc4      	adds	r4, r0, #3
 800465c:	f024 0403 	bic.w	r4, r4, #3
 8004660:	42a0      	cmp	r0, r4
 8004662:	d007      	beq.n	8004674 <sbrk_aligned+0x38>
 8004664:	1a21      	subs	r1, r4, r0
 8004666:	4628      	mov	r0, r5
 8004668:	f000 fb96 	bl	8004d98 <_sbrk_r>
 800466c:	3001      	adds	r0, #1
 800466e:	d101      	bne.n	8004674 <sbrk_aligned+0x38>
 8004670:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004674:	4620      	mov	r0, r4
 8004676:	bd70      	pop	{r4, r5, r6, pc}
 8004678:	200003ac 	.word	0x200003ac

0800467c <_malloc_r>:
 800467c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004680:	1ccd      	adds	r5, r1, #3
 8004682:	f025 0503 	bic.w	r5, r5, #3
 8004686:	3508      	adds	r5, #8
 8004688:	2d0c      	cmp	r5, #12
 800468a:	bf38      	it	cc
 800468c:	250c      	movcc	r5, #12
 800468e:	2d00      	cmp	r5, #0
 8004690:	4607      	mov	r7, r0
 8004692:	db01      	blt.n	8004698 <_malloc_r+0x1c>
 8004694:	42a9      	cmp	r1, r5
 8004696:	d905      	bls.n	80046a4 <_malloc_r+0x28>
 8004698:	230c      	movs	r3, #12
 800469a:	603b      	str	r3, [r7, #0]
 800469c:	2600      	movs	r6, #0
 800469e:	4630      	mov	r0, r6
 80046a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004778 <_malloc_r+0xfc>
 80046a8:	f000 f868 	bl	800477c <__malloc_lock>
 80046ac:	f8d8 3000 	ldr.w	r3, [r8]
 80046b0:	461c      	mov	r4, r3
 80046b2:	bb5c      	cbnz	r4, 800470c <_malloc_r+0x90>
 80046b4:	4629      	mov	r1, r5
 80046b6:	4638      	mov	r0, r7
 80046b8:	f7ff ffc0 	bl	800463c <sbrk_aligned>
 80046bc:	1c43      	adds	r3, r0, #1
 80046be:	4604      	mov	r4, r0
 80046c0:	d155      	bne.n	800476e <_malloc_r+0xf2>
 80046c2:	f8d8 4000 	ldr.w	r4, [r8]
 80046c6:	4626      	mov	r6, r4
 80046c8:	2e00      	cmp	r6, #0
 80046ca:	d145      	bne.n	8004758 <_malloc_r+0xdc>
 80046cc:	2c00      	cmp	r4, #0
 80046ce:	d048      	beq.n	8004762 <_malloc_r+0xe6>
 80046d0:	6823      	ldr	r3, [r4, #0]
 80046d2:	4631      	mov	r1, r6
 80046d4:	4638      	mov	r0, r7
 80046d6:	eb04 0903 	add.w	r9, r4, r3
 80046da:	f000 fb5d 	bl	8004d98 <_sbrk_r>
 80046de:	4581      	cmp	r9, r0
 80046e0:	d13f      	bne.n	8004762 <_malloc_r+0xe6>
 80046e2:	6821      	ldr	r1, [r4, #0]
 80046e4:	1a6d      	subs	r5, r5, r1
 80046e6:	4629      	mov	r1, r5
 80046e8:	4638      	mov	r0, r7
 80046ea:	f7ff ffa7 	bl	800463c <sbrk_aligned>
 80046ee:	3001      	adds	r0, #1
 80046f0:	d037      	beq.n	8004762 <_malloc_r+0xe6>
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	442b      	add	r3, r5
 80046f6:	6023      	str	r3, [r4, #0]
 80046f8:	f8d8 3000 	ldr.w	r3, [r8]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d038      	beq.n	8004772 <_malloc_r+0xf6>
 8004700:	685a      	ldr	r2, [r3, #4]
 8004702:	42a2      	cmp	r2, r4
 8004704:	d12b      	bne.n	800475e <_malloc_r+0xe2>
 8004706:	2200      	movs	r2, #0
 8004708:	605a      	str	r2, [r3, #4]
 800470a:	e00f      	b.n	800472c <_malloc_r+0xb0>
 800470c:	6822      	ldr	r2, [r4, #0]
 800470e:	1b52      	subs	r2, r2, r5
 8004710:	d41f      	bmi.n	8004752 <_malloc_r+0xd6>
 8004712:	2a0b      	cmp	r2, #11
 8004714:	d917      	bls.n	8004746 <_malloc_r+0xca>
 8004716:	1961      	adds	r1, r4, r5
 8004718:	42a3      	cmp	r3, r4
 800471a:	6025      	str	r5, [r4, #0]
 800471c:	bf18      	it	ne
 800471e:	6059      	strne	r1, [r3, #4]
 8004720:	6863      	ldr	r3, [r4, #4]
 8004722:	bf08      	it	eq
 8004724:	f8c8 1000 	streq.w	r1, [r8]
 8004728:	5162      	str	r2, [r4, r5]
 800472a:	604b      	str	r3, [r1, #4]
 800472c:	4638      	mov	r0, r7
 800472e:	f104 060b 	add.w	r6, r4, #11
 8004732:	f000 f829 	bl	8004788 <__malloc_unlock>
 8004736:	f026 0607 	bic.w	r6, r6, #7
 800473a:	1d23      	adds	r3, r4, #4
 800473c:	1af2      	subs	r2, r6, r3
 800473e:	d0ae      	beq.n	800469e <_malloc_r+0x22>
 8004740:	1b9b      	subs	r3, r3, r6
 8004742:	50a3      	str	r3, [r4, r2]
 8004744:	e7ab      	b.n	800469e <_malloc_r+0x22>
 8004746:	42a3      	cmp	r3, r4
 8004748:	6862      	ldr	r2, [r4, #4]
 800474a:	d1dd      	bne.n	8004708 <_malloc_r+0x8c>
 800474c:	f8c8 2000 	str.w	r2, [r8]
 8004750:	e7ec      	b.n	800472c <_malloc_r+0xb0>
 8004752:	4623      	mov	r3, r4
 8004754:	6864      	ldr	r4, [r4, #4]
 8004756:	e7ac      	b.n	80046b2 <_malloc_r+0x36>
 8004758:	4634      	mov	r4, r6
 800475a:	6876      	ldr	r6, [r6, #4]
 800475c:	e7b4      	b.n	80046c8 <_malloc_r+0x4c>
 800475e:	4613      	mov	r3, r2
 8004760:	e7cc      	b.n	80046fc <_malloc_r+0x80>
 8004762:	230c      	movs	r3, #12
 8004764:	603b      	str	r3, [r7, #0]
 8004766:	4638      	mov	r0, r7
 8004768:	f000 f80e 	bl	8004788 <__malloc_unlock>
 800476c:	e797      	b.n	800469e <_malloc_r+0x22>
 800476e:	6025      	str	r5, [r4, #0]
 8004770:	e7dc      	b.n	800472c <_malloc_r+0xb0>
 8004772:	605b      	str	r3, [r3, #4]
 8004774:	deff      	udf	#255	; 0xff
 8004776:	bf00      	nop
 8004778:	200003a8 	.word	0x200003a8

0800477c <__malloc_lock>:
 800477c:	4801      	ldr	r0, [pc, #4]	; (8004784 <__malloc_lock+0x8>)
 800477e:	f7ff bf0f 	b.w	80045a0 <__retarget_lock_acquire_recursive>
 8004782:	bf00      	nop
 8004784:	200003a4 	.word	0x200003a4

08004788 <__malloc_unlock>:
 8004788:	4801      	ldr	r0, [pc, #4]	; (8004790 <__malloc_unlock+0x8>)
 800478a:	f7ff bf0a 	b.w	80045a2 <__retarget_lock_release_recursive>
 800478e:	bf00      	nop
 8004790:	200003a4 	.word	0x200003a4

08004794 <__ssputs_r>:
 8004794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004798:	688e      	ldr	r6, [r1, #8]
 800479a:	461f      	mov	r7, r3
 800479c:	42be      	cmp	r6, r7
 800479e:	680b      	ldr	r3, [r1, #0]
 80047a0:	4682      	mov	sl, r0
 80047a2:	460c      	mov	r4, r1
 80047a4:	4690      	mov	r8, r2
 80047a6:	d82c      	bhi.n	8004802 <__ssputs_r+0x6e>
 80047a8:	898a      	ldrh	r2, [r1, #12]
 80047aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80047ae:	d026      	beq.n	80047fe <__ssputs_r+0x6a>
 80047b0:	6965      	ldr	r5, [r4, #20]
 80047b2:	6909      	ldr	r1, [r1, #16]
 80047b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80047b8:	eba3 0901 	sub.w	r9, r3, r1
 80047bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80047c0:	1c7b      	adds	r3, r7, #1
 80047c2:	444b      	add	r3, r9
 80047c4:	106d      	asrs	r5, r5, #1
 80047c6:	429d      	cmp	r5, r3
 80047c8:	bf38      	it	cc
 80047ca:	461d      	movcc	r5, r3
 80047cc:	0553      	lsls	r3, r2, #21
 80047ce:	d527      	bpl.n	8004820 <__ssputs_r+0x8c>
 80047d0:	4629      	mov	r1, r5
 80047d2:	f7ff ff53 	bl	800467c <_malloc_r>
 80047d6:	4606      	mov	r6, r0
 80047d8:	b360      	cbz	r0, 8004834 <__ssputs_r+0xa0>
 80047da:	6921      	ldr	r1, [r4, #16]
 80047dc:	464a      	mov	r2, r9
 80047de:	f000 faeb 	bl	8004db8 <memcpy>
 80047e2:	89a3      	ldrh	r3, [r4, #12]
 80047e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80047e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047ec:	81a3      	strh	r3, [r4, #12]
 80047ee:	6126      	str	r6, [r4, #16]
 80047f0:	6165      	str	r5, [r4, #20]
 80047f2:	444e      	add	r6, r9
 80047f4:	eba5 0509 	sub.w	r5, r5, r9
 80047f8:	6026      	str	r6, [r4, #0]
 80047fa:	60a5      	str	r5, [r4, #8]
 80047fc:	463e      	mov	r6, r7
 80047fe:	42be      	cmp	r6, r7
 8004800:	d900      	bls.n	8004804 <__ssputs_r+0x70>
 8004802:	463e      	mov	r6, r7
 8004804:	6820      	ldr	r0, [r4, #0]
 8004806:	4632      	mov	r2, r6
 8004808:	4641      	mov	r1, r8
 800480a:	f000 faab 	bl	8004d64 <memmove>
 800480e:	68a3      	ldr	r3, [r4, #8]
 8004810:	1b9b      	subs	r3, r3, r6
 8004812:	60a3      	str	r3, [r4, #8]
 8004814:	6823      	ldr	r3, [r4, #0]
 8004816:	4433      	add	r3, r6
 8004818:	6023      	str	r3, [r4, #0]
 800481a:	2000      	movs	r0, #0
 800481c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004820:	462a      	mov	r2, r5
 8004822:	f000 fad7 	bl	8004dd4 <_realloc_r>
 8004826:	4606      	mov	r6, r0
 8004828:	2800      	cmp	r0, #0
 800482a:	d1e0      	bne.n	80047ee <__ssputs_r+0x5a>
 800482c:	6921      	ldr	r1, [r4, #16]
 800482e:	4650      	mov	r0, sl
 8004830:	f7ff feb8 	bl	80045a4 <_free_r>
 8004834:	230c      	movs	r3, #12
 8004836:	f8ca 3000 	str.w	r3, [sl]
 800483a:	89a3      	ldrh	r3, [r4, #12]
 800483c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004840:	81a3      	strh	r3, [r4, #12]
 8004842:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004846:	e7e9      	b.n	800481c <__ssputs_r+0x88>

08004848 <_svfiprintf_r>:
 8004848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800484c:	4698      	mov	r8, r3
 800484e:	898b      	ldrh	r3, [r1, #12]
 8004850:	061b      	lsls	r3, r3, #24
 8004852:	b09d      	sub	sp, #116	; 0x74
 8004854:	4607      	mov	r7, r0
 8004856:	460d      	mov	r5, r1
 8004858:	4614      	mov	r4, r2
 800485a:	d50e      	bpl.n	800487a <_svfiprintf_r+0x32>
 800485c:	690b      	ldr	r3, [r1, #16]
 800485e:	b963      	cbnz	r3, 800487a <_svfiprintf_r+0x32>
 8004860:	2140      	movs	r1, #64	; 0x40
 8004862:	f7ff ff0b 	bl	800467c <_malloc_r>
 8004866:	6028      	str	r0, [r5, #0]
 8004868:	6128      	str	r0, [r5, #16]
 800486a:	b920      	cbnz	r0, 8004876 <_svfiprintf_r+0x2e>
 800486c:	230c      	movs	r3, #12
 800486e:	603b      	str	r3, [r7, #0]
 8004870:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004874:	e0d0      	b.n	8004a18 <_svfiprintf_r+0x1d0>
 8004876:	2340      	movs	r3, #64	; 0x40
 8004878:	616b      	str	r3, [r5, #20]
 800487a:	2300      	movs	r3, #0
 800487c:	9309      	str	r3, [sp, #36]	; 0x24
 800487e:	2320      	movs	r3, #32
 8004880:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004884:	f8cd 800c 	str.w	r8, [sp, #12]
 8004888:	2330      	movs	r3, #48	; 0x30
 800488a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004a30 <_svfiprintf_r+0x1e8>
 800488e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004892:	f04f 0901 	mov.w	r9, #1
 8004896:	4623      	mov	r3, r4
 8004898:	469a      	mov	sl, r3
 800489a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800489e:	b10a      	cbz	r2, 80048a4 <_svfiprintf_r+0x5c>
 80048a0:	2a25      	cmp	r2, #37	; 0x25
 80048a2:	d1f9      	bne.n	8004898 <_svfiprintf_r+0x50>
 80048a4:	ebba 0b04 	subs.w	fp, sl, r4
 80048a8:	d00b      	beq.n	80048c2 <_svfiprintf_r+0x7a>
 80048aa:	465b      	mov	r3, fp
 80048ac:	4622      	mov	r2, r4
 80048ae:	4629      	mov	r1, r5
 80048b0:	4638      	mov	r0, r7
 80048b2:	f7ff ff6f 	bl	8004794 <__ssputs_r>
 80048b6:	3001      	adds	r0, #1
 80048b8:	f000 80a9 	beq.w	8004a0e <_svfiprintf_r+0x1c6>
 80048bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048be:	445a      	add	r2, fp
 80048c0:	9209      	str	r2, [sp, #36]	; 0x24
 80048c2:	f89a 3000 	ldrb.w	r3, [sl]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	f000 80a1 	beq.w	8004a0e <_svfiprintf_r+0x1c6>
 80048cc:	2300      	movs	r3, #0
 80048ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80048d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048d6:	f10a 0a01 	add.w	sl, sl, #1
 80048da:	9304      	str	r3, [sp, #16]
 80048dc:	9307      	str	r3, [sp, #28]
 80048de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80048e2:	931a      	str	r3, [sp, #104]	; 0x68
 80048e4:	4654      	mov	r4, sl
 80048e6:	2205      	movs	r2, #5
 80048e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048ec:	4850      	ldr	r0, [pc, #320]	; (8004a30 <_svfiprintf_r+0x1e8>)
 80048ee:	f7fb fc7f 	bl	80001f0 <memchr>
 80048f2:	9a04      	ldr	r2, [sp, #16]
 80048f4:	b9d8      	cbnz	r0, 800492e <_svfiprintf_r+0xe6>
 80048f6:	06d0      	lsls	r0, r2, #27
 80048f8:	bf44      	itt	mi
 80048fa:	2320      	movmi	r3, #32
 80048fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004900:	0711      	lsls	r1, r2, #28
 8004902:	bf44      	itt	mi
 8004904:	232b      	movmi	r3, #43	; 0x2b
 8004906:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800490a:	f89a 3000 	ldrb.w	r3, [sl]
 800490e:	2b2a      	cmp	r3, #42	; 0x2a
 8004910:	d015      	beq.n	800493e <_svfiprintf_r+0xf6>
 8004912:	9a07      	ldr	r2, [sp, #28]
 8004914:	4654      	mov	r4, sl
 8004916:	2000      	movs	r0, #0
 8004918:	f04f 0c0a 	mov.w	ip, #10
 800491c:	4621      	mov	r1, r4
 800491e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004922:	3b30      	subs	r3, #48	; 0x30
 8004924:	2b09      	cmp	r3, #9
 8004926:	d94d      	bls.n	80049c4 <_svfiprintf_r+0x17c>
 8004928:	b1b0      	cbz	r0, 8004958 <_svfiprintf_r+0x110>
 800492a:	9207      	str	r2, [sp, #28]
 800492c:	e014      	b.n	8004958 <_svfiprintf_r+0x110>
 800492e:	eba0 0308 	sub.w	r3, r0, r8
 8004932:	fa09 f303 	lsl.w	r3, r9, r3
 8004936:	4313      	orrs	r3, r2
 8004938:	9304      	str	r3, [sp, #16]
 800493a:	46a2      	mov	sl, r4
 800493c:	e7d2      	b.n	80048e4 <_svfiprintf_r+0x9c>
 800493e:	9b03      	ldr	r3, [sp, #12]
 8004940:	1d19      	adds	r1, r3, #4
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	9103      	str	r1, [sp, #12]
 8004946:	2b00      	cmp	r3, #0
 8004948:	bfbb      	ittet	lt
 800494a:	425b      	neglt	r3, r3
 800494c:	f042 0202 	orrlt.w	r2, r2, #2
 8004950:	9307      	strge	r3, [sp, #28]
 8004952:	9307      	strlt	r3, [sp, #28]
 8004954:	bfb8      	it	lt
 8004956:	9204      	strlt	r2, [sp, #16]
 8004958:	7823      	ldrb	r3, [r4, #0]
 800495a:	2b2e      	cmp	r3, #46	; 0x2e
 800495c:	d10c      	bne.n	8004978 <_svfiprintf_r+0x130>
 800495e:	7863      	ldrb	r3, [r4, #1]
 8004960:	2b2a      	cmp	r3, #42	; 0x2a
 8004962:	d134      	bne.n	80049ce <_svfiprintf_r+0x186>
 8004964:	9b03      	ldr	r3, [sp, #12]
 8004966:	1d1a      	adds	r2, r3, #4
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	9203      	str	r2, [sp, #12]
 800496c:	2b00      	cmp	r3, #0
 800496e:	bfb8      	it	lt
 8004970:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004974:	3402      	adds	r4, #2
 8004976:	9305      	str	r3, [sp, #20]
 8004978:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004a40 <_svfiprintf_r+0x1f8>
 800497c:	7821      	ldrb	r1, [r4, #0]
 800497e:	2203      	movs	r2, #3
 8004980:	4650      	mov	r0, sl
 8004982:	f7fb fc35 	bl	80001f0 <memchr>
 8004986:	b138      	cbz	r0, 8004998 <_svfiprintf_r+0x150>
 8004988:	9b04      	ldr	r3, [sp, #16]
 800498a:	eba0 000a 	sub.w	r0, r0, sl
 800498e:	2240      	movs	r2, #64	; 0x40
 8004990:	4082      	lsls	r2, r0
 8004992:	4313      	orrs	r3, r2
 8004994:	3401      	adds	r4, #1
 8004996:	9304      	str	r3, [sp, #16]
 8004998:	f814 1b01 	ldrb.w	r1, [r4], #1
 800499c:	4825      	ldr	r0, [pc, #148]	; (8004a34 <_svfiprintf_r+0x1ec>)
 800499e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80049a2:	2206      	movs	r2, #6
 80049a4:	f7fb fc24 	bl	80001f0 <memchr>
 80049a8:	2800      	cmp	r0, #0
 80049aa:	d038      	beq.n	8004a1e <_svfiprintf_r+0x1d6>
 80049ac:	4b22      	ldr	r3, [pc, #136]	; (8004a38 <_svfiprintf_r+0x1f0>)
 80049ae:	bb1b      	cbnz	r3, 80049f8 <_svfiprintf_r+0x1b0>
 80049b0:	9b03      	ldr	r3, [sp, #12]
 80049b2:	3307      	adds	r3, #7
 80049b4:	f023 0307 	bic.w	r3, r3, #7
 80049b8:	3308      	adds	r3, #8
 80049ba:	9303      	str	r3, [sp, #12]
 80049bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049be:	4433      	add	r3, r6
 80049c0:	9309      	str	r3, [sp, #36]	; 0x24
 80049c2:	e768      	b.n	8004896 <_svfiprintf_r+0x4e>
 80049c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80049c8:	460c      	mov	r4, r1
 80049ca:	2001      	movs	r0, #1
 80049cc:	e7a6      	b.n	800491c <_svfiprintf_r+0xd4>
 80049ce:	2300      	movs	r3, #0
 80049d0:	3401      	adds	r4, #1
 80049d2:	9305      	str	r3, [sp, #20]
 80049d4:	4619      	mov	r1, r3
 80049d6:	f04f 0c0a 	mov.w	ip, #10
 80049da:	4620      	mov	r0, r4
 80049dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049e0:	3a30      	subs	r2, #48	; 0x30
 80049e2:	2a09      	cmp	r2, #9
 80049e4:	d903      	bls.n	80049ee <_svfiprintf_r+0x1a6>
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d0c6      	beq.n	8004978 <_svfiprintf_r+0x130>
 80049ea:	9105      	str	r1, [sp, #20]
 80049ec:	e7c4      	b.n	8004978 <_svfiprintf_r+0x130>
 80049ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80049f2:	4604      	mov	r4, r0
 80049f4:	2301      	movs	r3, #1
 80049f6:	e7f0      	b.n	80049da <_svfiprintf_r+0x192>
 80049f8:	ab03      	add	r3, sp, #12
 80049fa:	9300      	str	r3, [sp, #0]
 80049fc:	462a      	mov	r2, r5
 80049fe:	4b0f      	ldr	r3, [pc, #60]	; (8004a3c <_svfiprintf_r+0x1f4>)
 8004a00:	a904      	add	r1, sp, #16
 8004a02:	4638      	mov	r0, r7
 8004a04:	f3af 8000 	nop.w
 8004a08:	1c42      	adds	r2, r0, #1
 8004a0a:	4606      	mov	r6, r0
 8004a0c:	d1d6      	bne.n	80049bc <_svfiprintf_r+0x174>
 8004a0e:	89ab      	ldrh	r3, [r5, #12]
 8004a10:	065b      	lsls	r3, r3, #25
 8004a12:	f53f af2d 	bmi.w	8004870 <_svfiprintf_r+0x28>
 8004a16:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004a18:	b01d      	add	sp, #116	; 0x74
 8004a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a1e:	ab03      	add	r3, sp, #12
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	462a      	mov	r2, r5
 8004a24:	4b05      	ldr	r3, [pc, #20]	; (8004a3c <_svfiprintf_r+0x1f4>)
 8004a26:	a904      	add	r1, sp, #16
 8004a28:	4638      	mov	r0, r7
 8004a2a:	f000 f879 	bl	8004b20 <_printf_i>
 8004a2e:	e7eb      	b.n	8004a08 <_svfiprintf_r+0x1c0>
 8004a30:	08004e80 	.word	0x08004e80
 8004a34:	08004e8a 	.word	0x08004e8a
 8004a38:	00000000 	.word	0x00000000
 8004a3c:	08004795 	.word	0x08004795
 8004a40:	08004e86 	.word	0x08004e86

08004a44 <_printf_common>:
 8004a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a48:	4616      	mov	r6, r2
 8004a4a:	4699      	mov	r9, r3
 8004a4c:	688a      	ldr	r2, [r1, #8]
 8004a4e:	690b      	ldr	r3, [r1, #16]
 8004a50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a54:	4293      	cmp	r3, r2
 8004a56:	bfb8      	it	lt
 8004a58:	4613      	movlt	r3, r2
 8004a5a:	6033      	str	r3, [r6, #0]
 8004a5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a60:	4607      	mov	r7, r0
 8004a62:	460c      	mov	r4, r1
 8004a64:	b10a      	cbz	r2, 8004a6a <_printf_common+0x26>
 8004a66:	3301      	adds	r3, #1
 8004a68:	6033      	str	r3, [r6, #0]
 8004a6a:	6823      	ldr	r3, [r4, #0]
 8004a6c:	0699      	lsls	r1, r3, #26
 8004a6e:	bf42      	ittt	mi
 8004a70:	6833      	ldrmi	r3, [r6, #0]
 8004a72:	3302      	addmi	r3, #2
 8004a74:	6033      	strmi	r3, [r6, #0]
 8004a76:	6825      	ldr	r5, [r4, #0]
 8004a78:	f015 0506 	ands.w	r5, r5, #6
 8004a7c:	d106      	bne.n	8004a8c <_printf_common+0x48>
 8004a7e:	f104 0a19 	add.w	sl, r4, #25
 8004a82:	68e3      	ldr	r3, [r4, #12]
 8004a84:	6832      	ldr	r2, [r6, #0]
 8004a86:	1a9b      	subs	r3, r3, r2
 8004a88:	42ab      	cmp	r3, r5
 8004a8a:	dc26      	bgt.n	8004ada <_printf_common+0x96>
 8004a8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004a90:	1e13      	subs	r3, r2, #0
 8004a92:	6822      	ldr	r2, [r4, #0]
 8004a94:	bf18      	it	ne
 8004a96:	2301      	movne	r3, #1
 8004a98:	0692      	lsls	r2, r2, #26
 8004a9a:	d42b      	bmi.n	8004af4 <_printf_common+0xb0>
 8004a9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004aa0:	4649      	mov	r1, r9
 8004aa2:	4638      	mov	r0, r7
 8004aa4:	47c0      	blx	r8
 8004aa6:	3001      	adds	r0, #1
 8004aa8:	d01e      	beq.n	8004ae8 <_printf_common+0xa4>
 8004aaa:	6823      	ldr	r3, [r4, #0]
 8004aac:	6922      	ldr	r2, [r4, #16]
 8004aae:	f003 0306 	and.w	r3, r3, #6
 8004ab2:	2b04      	cmp	r3, #4
 8004ab4:	bf02      	ittt	eq
 8004ab6:	68e5      	ldreq	r5, [r4, #12]
 8004ab8:	6833      	ldreq	r3, [r6, #0]
 8004aba:	1aed      	subeq	r5, r5, r3
 8004abc:	68a3      	ldr	r3, [r4, #8]
 8004abe:	bf0c      	ite	eq
 8004ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ac4:	2500      	movne	r5, #0
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	bfc4      	itt	gt
 8004aca:	1a9b      	subgt	r3, r3, r2
 8004acc:	18ed      	addgt	r5, r5, r3
 8004ace:	2600      	movs	r6, #0
 8004ad0:	341a      	adds	r4, #26
 8004ad2:	42b5      	cmp	r5, r6
 8004ad4:	d11a      	bne.n	8004b0c <_printf_common+0xc8>
 8004ad6:	2000      	movs	r0, #0
 8004ad8:	e008      	b.n	8004aec <_printf_common+0xa8>
 8004ada:	2301      	movs	r3, #1
 8004adc:	4652      	mov	r2, sl
 8004ade:	4649      	mov	r1, r9
 8004ae0:	4638      	mov	r0, r7
 8004ae2:	47c0      	blx	r8
 8004ae4:	3001      	adds	r0, #1
 8004ae6:	d103      	bne.n	8004af0 <_printf_common+0xac>
 8004ae8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004af0:	3501      	adds	r5, #1
 8004af2:	e7c6      	b.n	8004a82 <_printf_common+0x3e>
 8004af4:	18e1      	adds	r1, r4, r3
 8004af6:	1c5a      	adds	r2, r3, #1
 8004af8:	2030      	movs	r0, #48	; 0x30
 8004afa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004afe:	4422      	add	r2, r4
 8004b00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b08:	3302      	adds	r3, #2
 8004b0a:	e7c7      	b.n	8004a9c <_printf_common+0x58>
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	4622      	mov	r2, r4
 8004b10:	4649      	mov	r1, r9
 8004b12:	4638      	mov	r0, r7
 8004b14:	47c0      	blx	r8
 8004b16:	3001      	adds	r0, #1
 8004b18:	d0e6      	beq.n	8004ae8 <_printf_common+0xa4>
 8004b1a:	3601      	adds	r6, #1
 8004b1c:	e7d9      	b.n	8004ad2 <_printf_common+0x8e>
	...

08004b20 <_printf_i>:
 8004b20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b24:	7e0f      	ldrb	r7, [r1, #24]
 8004b26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004b28:	2f78      	cmp	r7, #120	; 0x78
 8004b2a:	4691      	mov	r9, r2
 8004b2c:	4680      	mov	r8, r0
 8004b2e:	460c      	mov	r4, r1
 8004b30:	469a      	mov	sl, r3
 8004b32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004b36:	d807      	bhi.n	8004b48 <_printf_i+0x28>
 8004b38:	2f62      	cmp	r7, #98	; 0x62
 8004b3a:	d80a      	bhi.n	8004b52 <_printf_i+0x32>
 8004b3c:	2f00      	cmp	r7, #0
 8004b3e:	f000 80d4 	beq.w	8004cea <_printf_i+0x1ca>
 8004b42:	2f58      	cmp	r7, #88	; 0x58
 8004b44:	f000 80c0 	beq.w	8004cc8 <_printf_i+0x1a8>
 8004b48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004b50:	e03a      	b.n	8004bc8 <_printf_i+0xa8>
 8004b52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004b56:	2b15      	cmp	r3, #21
 8004b58:	d8f6      	bhi.n	8004b48 <_printf_i+0x28>
 8004b5a:	a101      	add	r1, pc, #4	; (adr r1, 8004b60 <_printf_i+0x40>)
 8004b5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b60:	08004bb9 	.word	0x08004bb9
 8004b64:	08004bcd 	.word	0x08004bcd
 8004b68:	08004b49 	.word	0x08004b49
 8004b6c:	08004b49 	.word	0x08004b49
 8004b70:	08004b49 	.word	0x08004b49
 8004b74:	08004b49 	.word	0x08004b49
 8004b78:	08004bcd 	.word	0x08004bcd
 8004b7c:	08004b49 	.word	0x08004b49
 8004b80:	08004b49 	.word	0x08004b49
 8004b84:	08004b49 	.word	0x08004b49
 8004b88:	08004b49 	.word	0x08004b49
 8004b8c:	08004cd1 	.word	0x08004cd1
 8004b90:	08004bf9 	.word	0x08004bf9
 8004b94:	08004c8b 	.word	0x08004c8b
 8004b98:	08004b49 	.word	0x08004b49
 8004b9c:	08004b49 	.word	0x08004b49
 8004ba0:	08004cf3 	.word	0x08004cf3
 8004ba4:	08004b49 	.word	0x08004b49
 8004ba8:	08004bf9 	.word	0x08004bf9
 8004bac:	08004b49 	.word	0x08004b49
 8004bb0:	08004b49 	.word	0x08004b49
 8004bb4:	08004c93 	.word	0x08004c93
 8004bb8:	682b      	ldr	r3, [r5, #0]
 8004bba:	1d1a      	adds	r2, r3, #4
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	602a      	str	r2, [r5, #0]
 8004bc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004bc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e09f      	b.n	8004d0c <_printf_i+0x1ec>
 8004bcc:	6820      	ldr	r0, [r4, #0]
 8004bce:	682b      	ldr	r3, [r5, #0]
 8004bd0:	0607      	lsls	r7, r0, #24
 8004bd2:	f103 0104 	add.w	r1, r3, #4
 8004bd6:	6029      	str	r1, [r5, #0]
 8004bd8:	d501      	bpl.n	8004bde <_printf_i+0xbe>
 8004bda:	681e      	ldr	r6, [r3, #0]
 8004bdc:	e003      	b.n	8004be6 <_printf_i+0xc6>
 8004bde:	0646      	lsls	r6, r0, #25
 8004be0:	d5fb      	bpl.n	8004bda <_printf_i+0xba>
 8004be2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004be6:	2e00      	cmp	r6, #0
 8004be8:	da03      	bge.n	8004bf2 <_printf_i+0xd2>
 8004bea:	232d      	movs	r3, #45	; 0x2d
 8004bec:	4276      	negs	r6, r6
 8004bee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bf2:	485a      	ldr	r0, [pc, #360]	; (8004d5c <_printf_i+0x23c>)
 8004bf4:	230a      	movs	r3, #10
 8004bf6:	e012      	b.n	8004c1e <_printf_i+0xfe>
 8004bf8:	682b      	ldr	r3, [r5, #0]
 8004bfa:	6820      	ldr	r0, [r4, #0]
 8004bfc:	1d19      	adds	r1, r3, #4
 8004bfe:	6029      	str	r1, [r5, #0]
 8004c00:	0605      	lsls	r5, r0, #24
 8004c02:	d501      	bpl.n	8004c08 <_printf_i+0xe8>
 8004c04:	681e      	ldr	r6, [r3, #0]
 8004c06:	e002      	b.n	8004c0e <_printf_i+0xee>
 8004c08:	0641      	lsls	r1, r0, #25
 8004c0a:	d5fb      	bpl.n	8004c04 <_printf_i+0xe4>
 8004c0c:	881e      	ldrh	r6, [r3, #0]
 8004c0e:	4853      	ldr	r0, [pc, #332]	; (8004d5c <_printf_i+0x23c>)
 8004c10:	2f6f      	cmp	r7, #111	; 0x6f
 8004c12:	bf0c      	ite	eq
 8004c14:	2308      	moveq	r3, #8
 8004c16:	230a      	movne	r3, #10
 8004c18:	2100      	movs	r1, #0
 8004c1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c1e:	6865      	ldr	r5, [r4, #4]
 8004c20:	60a5      	str	r5, [r4, #8]
 8004c22:	2d00      	cmp	r5, #0
 8004c24:	bfa2      	ittt	ge
 8004c26:	6821      	ldrge	r1, [r4, #0]
 8004c28:	f021 0104 	bicge.w	r1, r1, #4
 8004c2c:	6021      	strge	r1, [r4, #0]
 8004c2e:	b90e      	cbnz	r6, 8004c34 <_printf_i+0x114>
 8004c30:	2d00      	cmp	r5, #0
 8004c32:	d04b      	beq.n	8004ccc <_printf_i+0x1ac>
 8004c34:	4615      	mov	r5, r2
 8004c36:	fbb6 f1f3 	udiv	r1, r6, r3
 8004c3a:	fb03 6711 	mls	r7, r3, r1, r6
 8004c3e:	5dc7      	ldrb	r7, [r0, r7]
 8004c40:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004c44:	4637      	mov	r7, r6
 8004c46:	42bb      	cmp	r3, r7
 8004c48:	460e      	mov	r6, r1
 8004c4a:	d9f4      	bls.n	8004c36 <_printf_i+0x116>
 8004c4c:	2b08      	cmp	r3, #8
 8004c4e:	d10b      	bne.n	8004c68 <_printf_i+0x148>
 8004c50:	6823      	ldr	r3, [r4, #0]
 8004c52:	07de      	lsls	r6, r3, #31
 8004c54:	d508      	bpl.n	8004c68 <_printf_i+0x148>
 8004c56:	6923      	ldr	r3, [r4, #16]
 8004c58:	6861      	ldr	r1, [r4, #4]
 8004c5a:	4299      	cmp	r1, r3
 8004c5c:	bfde      	ittt	le
 8004c5e:	2330      	movle	r3, #48	; 0x30
 8004c60:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004c64:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004c68:	1b52      	subs	r2, r2, r5
 8004c6a:	6122      	str	r2, [r4, #16]
 8004c6c:	f8cd a000 	str.w	sl, [sp]
 8004c70:	464b      	mov	r3, r9
 8004c72:	aa03      	add	r2, sp, #12
 8004c74:	4621      	mov	r1, r4
 8004c76:	4640      	mov	r0, r8
 8004c78:	f7ff fee4 	bl	8004a44 <_printf_common>
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	d14a      	bne.n	8004d16 <_printf_i+0x1f6>
 8004c80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c84:	b004      	add	sp, #16
 8004c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c8a:	6823      	ldr	r3, [r4, #0]
 8004c8c:	f043 0320 	orr.w	r3, r3, #32
 8004c90:	6023      	str	r3, [r4, #0]
 8004c92:	4833      	ldr	r0, [pc, #204]	; (8004d60 <_printf_i+0x240>)
 8004c94:	2778      	movs	r7, #120	; 0x78
 8004c96:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004c9a:	6823      	ldr	r3, [r4, #0]
 8004c9c:	6829      	ldr	r1, [r5, #0]
 8004c9e:	061f      	lsls	r7, r3, #24
 8004ca0:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ca4:	d402      	bmi.n	8004cac <_printf_i+0x18c>
 8004ca6:	065f      	lsls	r7, r3, #25
 8004ca8:	bf48      	it	mi
 8004caa:	b2b6      	uxthmi	r6, r6
 8004cac:	07df      	lsls	r7, r3, #31
 8004cae:	bf48      	it	mi
 8004cb0:	f043 0320 	orrmi.w	r3, r3, #32
 8004cb4:	6029      	str	r1, [r5, #0]
 8004cb6:	bf48      	it	mi
 8004cb8:	6023      	strmi	r3, [r4, #0]
 8004cba:	b91e      	cbnz	r6, 8004cc4 <_printf_i+0x1a4>
 8004cbc:	6823      	ldr	r3, [r4, #0]
 8004cbe:	f023 0320 	bic.w	r3, r3, #32
 8004cc2:	6023      	str	r3, [r4, #0]
 8004cc4:	2310      	movs	r3, #16
 8004cc6:	e7a7      	b.n	8004c18 <_printf_i+0xf8>
 8004cc8:	4824      	ldr	r0, [pc, #144]	; (8004d5c <_printf_i+0x23c>)
 8004cca:	e7e4      	b.n	8004c96 <_printf_i+0x176>
 8004ccc:	4615      	mov	r5, r2
 8004cce:	e7bd      	b.n	8004c4c <_printf_i+0x12c>
 8004cd0:	682b      	ldr	r3, [r5, #0]
 8004cd2:	6826      	ldr	r6, [r4, #0]
 8004cd4:	6961      	ldr	r1, [r4, #20]
 8004cd6:	1d18      	adds	r0, r3, #4
 8004cd8:	6028      	str	r0, [r5, #0]
 8004cda:	0635      	lsls	r5, r6, #24
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	d501      	bpl.n	8004ce4 <_printf_i+0x1c4>
 8004ce0:	6019      	str	r1, [r3, #0]
 8004ce2:	e002      	b.n	8004cea <_printf_i+0x1ca>
 8004ce4:	0670      	lsls	r0, r6, #25
 8004ce6:	d5fb      	bpl.n	8004ce0 <_printf_i+0x1c0>
 8004ce8:	8019      	strh	r1, [r3, #0]
 8004cea:	2300      	movs	r3, #0
 8004cec:	6123      	str	r3, [r4, #16]
 8004cee:	4615      	mov	r5, r2
 8004cf0:	e7bc      	b.n	8004c6c <_printf_i+0x14c>
 8004cf2:	682b      	ldr	r3, [r5, #0]
 8004cf4:	1d1a      	adds	r2, r3, #4
 8004cf6:	602a      	str	r2, [r5, #0]
 8004cf8:	681d      	ldr	r5, [r3, #0]
 8004cfa:	6862      	ldr	r2, [r4, #4]
 8004cfc:	2100      	movs	r1, #0
 8004cfe:	4628      	mov	r0, r5
 8004d00:	f7fb fa76 	bl	80001f0 <memchr>
 8004d04:	b108      	cbz	r0, 8004d0a <_printf_i+0x1ea>
 8004d06:	1b40      	subs	r0, r0, r5
 8004d08:	6060      	str	r0, [r4, #4]
 8004d0a:	6863      	ldr	r3, [r4, #4]
 8004d0c:	6123      	str	r3, [r4, #16]
 8004d0e:	2300      	movs	r3, #0
 8004d10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d14:	e7aa      	b.n	8004c6c <_printf_i+0x14c>
 8004d16:	6923      	ldr	r3, [r4, #16]
 8004d18:	462a      	mov	r2, r5
 8004d1a:	4649      	mov	r1, r9
 8004d1c:	4640      	mov	r0, r8
 8004d1e:	47d0      	blx	sl
 8004d20:	3001      	adds	r0, #1
 8004d22:	d0ad      	beq.n	8004c80 <_printf_i+0x160>
 8004d24:	6823      	ldr	r3, [r4, #0]
 8004d26:	079b      	lsls	r3, r3, #30
 8004d28:	d413      	bmi.n	8004d52 <_printf_i+0x232>
 8004d2a:	68e0      	ldr	r0, [r4, #12]
 8004d2c:	9b03      	ldr	r3, [sp, #12]
 8004d2e:	4298      	cmp	r0, r3
 8004d30:	bfb8      	it	lt
 8004d32:	4618      	movlt	r0, r3
 8004d34:	e7a6      	b.n	8004c84 <_printf_i+0x164>
 8004d36:	2301      	movs	r3, #1
 8004d38:	4632      	mov	r2, r6
 8004d3a:	4649      	mov	r1, r9
 8004d3c:	4640      	mov	r0, r8
 8004d3e:	47d0      	blx	sl
 8004d40:	3001      	adds	r0, #1
 8004d42:	d09d      	beq.n	8004c80 <_printf_i+0x160>
 8004d44:	3501      	adds	r5, #1
 8004d46:	68e3      	ldr	r3, [r4, #12]
 8004d48:	9903      	ldr	r1, [sp, #12]
 8004d4a:	1a5b      	subs	r3, r3, r1
 8004d4c:	42ab      	cmp	r3, r5
 8004d4e:	dcf2      	bgt.n	8004d36 <_printf_i+0x216>
 8004d50:	e7eb      	b.n	8004d2a <_printf_i+0x20a>
 8004d52:	2500      	movs	r5, #0
 8004d54:	f104 0619 	add.w	r6, r4, #25
 8004d58:	e7f5      	b.n	8004d46 <_printf_i+0x226>
 8004d5a:	bf00      	nop
 8004d5c:	08004e91 	.word	0x08004e91
 8004d60:	08004ea2 	.word	0x08004ea2

08004d64 <memmove>:
 8004d64:	4288      	cmp	r0, r1
 8004d66:	b510      	push	{r4, lr}
 8004d68:	eb01 0402 	add.w	r4, r1, r2
 8004d6c:	d902      	bls.n	8004d74 <memmove+0x10>
 8004d6e:	4284      	cmp	r4, r0
 8004d70:	4623      	mov	r3, r4
 8004d72:	d807      	bhi.n	8004d84 <memmove+0x20>
 8004d74:	1e43      	subs	r3, r0, #1
 8004d76:	42a1      	cmp	r1, r4
 8004d78:	d008      	beq.n	8004d8c <memmove+0x28>
 8004d7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d82:	e7f8      	b.n	8004d76 <memmove+0x12>
 8004d84:	4402      	add	r2, r0
 8004d86:	4601      	mov	r1, r0
 8004d88:	428a      	cmp	r2, r1
 8004d8a:	d100      	bne.n	8004d8e <memmove+0x2a>
 8004d8c:	bd10      	pop	{r4, pc}
 8004d8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d96:	e7f7      	b.n	8004d88 <memmove+0x24>

08004d98 <_sbrk_r>:
 8004d98:	b538      	push	{r3, r4, r5, lr}
 8004d9a:	4d06      	ldr	r5, [pc, #24]	; (8004db4 <_sbrk_r+0x1c>)
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	4604      	mov	r4, r0
 8004da0:	4608      	mov	r0, r1
 8004da2:	602b      	str	r3, [r5, #0]
 8004da4:	f7fc fb8c 	bl	80014c0 <_sbrk>
 8004da8:	1c43      	adds	r3, r0, #1
 8004daa:	d102      	bne.n	8004db2 <_sbrk_r+0x1a>
 8004dac:	682b      	ldr	r3, [r5, #0]
 8004dae:	b103      	cbz	r3, 8004db2 <_sbrk_r+0x1a>
 8004db0:	6023      	str	r3, [r4, #0]
 8004db2:	bd38      	pop	{r3, r4, r5, pc}
 8004db4:	200003a0 	.word	0x200003a0

08004db8 <memcpy>:
 8004db8:	440a      	add	r2, r1
 8004dba:	4291      	cmp	r1, r2
 8004dbc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004dc0:	d100      	bne.n	8004dc4 <memcpy+0xc>
 8004dc2:	4770      	bx	lr
 8004dc4:	b510      	push	{r4, lr}
 8004dc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004dce:	4291      	cmp	r1, r2
 8004dd0:	d1f9      	bne.n	8004dc6 <memcpy+0xe>
 8004dd2:	bd10      	pop	{r4, pc}

08004dd4 <_realloc_r>:
 8004dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dd8:	4680      	mov	r8, r0
 8004dda:	4614      	mov	r4, r2
 8004ddc:	460e      	mov	r6, r1
 8004dde:	b921      	cbnz	r1, 8004dea <_realloc_r+0x16>
 8004de0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004de4:	4611      	mov	r1, r2
 8004de6:	f7ff bc49 	b.w	800467c <_malloc_r>
 8004dea:	b92a      	cbnz	r2, 8004df8 <_realloc_r+0x24>
 8004dec:	f7ff fbda 	bl	80045a4 <_free_r>
 8004df0:	4625      	mov	r5, r4
 8004df2:	4628      	mov	r0, r5
 8004df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004df8:	f000 f81b 	bl	8004e32 <_malloc_usable_size_r>
 8004dfc:	4284      	cmp	r4, r0
 8004dfe:	4607      	mov	r7, r0
 8004e00:	d802      	bhi.n	8004e08 <_realloc_r+0x34>
 8004e02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004e06:	d812      	bhi.n	8004e2e <_realloc_r+0x5a>
 8004e08:	4621      	mov	r1, r4
 8004e0a:	4640      	mov	r0, r8
 8004e0c:	f7ff fc36 	bl	800467c <_malloc_r>
 8004e10:	4605      	mov	r5, r0
 8004e12:	2800      	cmp	r0, #0
 8004e14:	d0ed      	beq.n	8004df2 <_realloc_r+0x1e>
 8004e16:	42bc      	cmp	r4, r7
 8004e18:	4622      	mov	r2, r4
 8004e1a:	4631      	mov	r1, r6
 8004e1c:	bf28      	it	cs
 8004e1e:	463a      	movcs	r2, r7
 8004e20:	f7ff ffca 	bl	8004db8 <memcpy>
 8004e24:	4631      	mov	r1, r6
 8004e26:	4640      	mov	r0, r8
 8004e28:	f7ff fbbc 	bl	80045a4 <_free_r>
 8004e2c:	e7e1      	b.n	8004df2 <_realloc_r+0x1e>
 8004e2e:	4635      	mov	r5, r6
 8004e30:	e7df      	b.n	8004df2 <_realloc_r+0x1e>

08004e32 <_malloc_usable_size_r>:
 8004e32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e36:	1f18      	subs	r0, r3, #4
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	bfbc      	itt	lt
 8004e3c:	580b      	ldrlt	r3, [r1, r0]
 8004e3e:	18c0      	addlt	r0, r0, r3
 8004e40:	4770      	bx	lr
	...

08004e44 <_init>:
 8004e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e46:	bf00      	nop
 8004e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e4a:	bc08      	pop	{r3}
 8004e4c:	469e      	mov	lr, r3
 8004e4e:	4770      	bx	lr

08004e50 <_fini>:
 8004e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e52:	bf00      	nop
 8004e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e56:	bc08      	pop	{r3}
 8004e58:	469e      	mov	lr, r3
 8004e5a:	4770      	bx	lr
