Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Jul 28 04:50:47 2020
| Host         : shreyas-Lenovo-ideapad-500S-14ISK running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_methodology -file pz_7z030_axieth_wrapper_methodology_drc_routed.rpt -pb pz_7z030_axieth_wrapper_methodology_drc_routed.pb -rpx pz_7z030_axieth_wrapper_methodology_drc_routed.rpx
| Design       : pz_7z030_axieth_wrapper
| Device       : xc7z030sbg485-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 129
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 13         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain        | 88         |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 12         |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects            | 13         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_tx_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_tx_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_tx_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_tx_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync3/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync4/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE, pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_tx_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_tx_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_tx_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_tx_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE, pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE, pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE, pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE, pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE, pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE, pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE, pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE, pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE, pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_tx_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_tx_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_tx_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_tx_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE, pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE, pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE, pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE, pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE, pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE, pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE, pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE, pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE, pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_tx_clk/async_rst0_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_tx_clk/async_rst1_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_tx_clk/async_rst2_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_tx_clk/async_rst3_reg/CLR, pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE, pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE, pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE, pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE, pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE, pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE, pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE, pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE, pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE, pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg in site SLICE_X88Y135 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg in site SLICE_X113Y151 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg in site SLICE_X112Y154 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg in site SLICE_X114Y146 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg in site SLICE_X112Y147 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg in site SLICE_X47Y160 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg in site SLICE_X58Y160 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg in site SLICE_X59Y159 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg in site SLICE_X55Y160 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg in site SLICE_X54Y161 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg in site SLICE_X90Y92 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg in site SLICE_X92Y100 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg in site SLICE_X94Y102 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg in site SLICE_X89Y97 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg in site SLICE_X89Y94 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg in site SLICE_X110Y83 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg in site SLICE_X118Y100 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg in site SLICE_X117Y100 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg in site SLICE_X119Y95 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDCE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg in site SLICE_X117Y93 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4_reg in site SLICE_X87Y135 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4_reg in site SLICE_X112Y150 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg in site SLICE_X99Y146 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_stats_reset/async_rst4_reg in site SLICE_X103Y145 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_stats_reset/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#25 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4_reg in site SLICE_X43Y138 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#26 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4_reg in site SLICE_X59Y155 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#27 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg in site SLICE_X55Y153 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#28 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_stats_reset/async_rst4_reg in site SLICE_X52Y160 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_stats_reset/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#29 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4_reg in site SLICE_X56Y94 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#30 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4_reg in site SLICE_X85Y100 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#31 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg in site SLICE_X86Y94 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#32 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_stats_reset/async_rst4_reg in site SLICE_X92Y90 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_stats_reset/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#33 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4_reg in site SLICE_X89Y82 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#34 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4_reg in site SLICE_X110Y100 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#35 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg in site SLICE_X112Y95 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#36 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_stats_reset/async_rst4_reg in site SLICE_X113Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_stats_reset/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#37 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X87Y136 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#38 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X88Y136 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#39 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X115Y151 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#40 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X119Y152 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#41 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X118Y153 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#42 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X112Y141 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#43 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X113Y152 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#44 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X112Y155 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#45 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X114Y147 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#46 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X112Y151 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#47 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X99Y147 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#48 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X103Y146 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#49 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X112Y148 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#50 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X43Y139 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#51 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X47Y161 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#52 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X63Y156 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#53 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X64Y158 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#54 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X63Y158 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#55 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X40Y152 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#56 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X58Y161 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#57 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X59Y160 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#58 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X55Y161 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#59 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X59Y156 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#60 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X55Y154 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#61 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X52Y161 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#62 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X54Y162 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#63 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X56Y95 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#64 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X90Y93 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#65 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X87Y100 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#66 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X92Y103 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#67 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X89Y101 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#68 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X86Y88 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#69 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X92Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#70 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X94Y103 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#71 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X89Y98 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#72 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X85Y101 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#73 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X86Y95 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#74 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X92Y91 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#75 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X89Y95 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#76 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X89Y83 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#77 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X110Y84 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#78 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X116Y102 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#79 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X116Y100 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#80 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X119Y101 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#81 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X117Y78 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#82 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X118Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#83 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X117Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#84 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X119Y96 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#85 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X110Y101 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#86 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X112Y96 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#87 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X113Y82 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#88 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X117Y94 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on mdio_io_port_0_mdio_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on mdio_io_port_1_mdio_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on mdio_io_port_2_mdio_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on mdio_io_port_3_mdio_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on mdio_io_port_0_mdc relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on mdio_io_port_1_mdc relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on mdio_io_port_2_mdc relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on mdio_io_port_3_mdc relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on reset_port_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on reset_port_1[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on reset_port_2[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on reset_port_3[0] relative to clock(s) clk_fpga_0
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/CLR}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '105' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_1fd7_mac_0.xdc (Line: 92)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/CLR}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '20' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1f27_mac_0.xdc (Line: 93)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/CLR}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '49' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_df76_mac_0.xdc (Line: 92)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/CLR}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '77' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_2_0/bd_0/ip/ip_1/synth/bd_df86_mac_0.xdc (Line: 92)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '104' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_3_0/bd_0/ip/ip_1/synth/bd_1fd7_mac_0.xdc (Line: 91)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '136' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_1f27_eth_buf_0.xdc (Line: 74)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '180' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_1_0/bd_0/ip/ip_0/synth/bd_df76_eth_buf_0.xdc (Line: 74)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '19' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1f27_mac_0.xdc (Line: 92)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '224' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_2_0/bd_0/ip/ip_0/synth/bd_df86_eth_buf_0.xdc (Line: 74)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '268' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_3_0/bd_0/ip/ip_0/synth/bd_1fd7_eth_buf_0.xdc (Line: 74)
Related violations: <none>

XDCB-5#11 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '48' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_df76_mac_0.xdc (Line: 91)
Related violations: <none>

XDCB-5#12 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '76' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_2_0/bd_0/ip/ip_1/synth/bd_df86_mac_0.xdc (Line: 91)
Related violations: <none>

XDCB-5#13 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */reset_sync*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '21' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1f27_mac_0.xdc (Line: 94)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 8.000 -name ref_clk_clk_p -waveform {0.000 4.000} [get_ports ref_clk_clk_p] (Source: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/src/constraints/pzfmc-7z015-7z030-1v8.xdc (Line: 136))
Previous: create_clock -period 8.000 [get_ports ref_clk_clk_p] (Source: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_clk_wiz_0_0/pz_7z030_axieth_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 8.000 -name ref_clk_clk_p -waveform {0.000 4.000} [get_ports ref_clk_clk_p] (Source: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/src/constraints/pzfmc-7z015-7z030-1v8.xdc (Line: 136))
Previous: create_clock -period 8.000 [get_ports ref_clk_clk_p] (Source: /home/shreyas/Desktop/projects/picozedFMCeth/Vivado/pz_7z030_axieth/pz_7z030_axieth.srcs/sources_1/bd/pz_7z030_axieth/ip/pz_7z030_axieth_clk_wiz_0_0/pz_7z030_axieth_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>


