<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='295' type='bool llvm::SIInstrInfo::canInsertSelect(const llvm::MachineBasicBlock &amp; MBB, ArrayRef&lt;llvm::MachineOperand&gt; Cond, llvm::Register DstReg, llvm::Register TrueReg, llvm::Register FalseReg, int &amp; CondCycles, int &amp; TrueCycles, int &amp; FalseCycles) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='861' c='_ZNK4llvm15TargetInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2430' ll='2470' type='bool llvm::SIInstrInfo::canInsertSelect(const llvm::MachineBasicBlock &amp; MBB, ArrayRef&lt;llvm::MachineOperand&gt; Cond, llvm::Register DstReg, llvm::Register TrueReg, llvm::Register FalseReg, int &amp; CondCycles, int &amp; TrueCycles, int &amp; FalseCycles) const'/>
