

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu Aug  8 20:04:05 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  263561|  267433|  263561|  267433|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                         |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- Row_Loop               |  263560|  267432| 23960 ~ 24312 |          -|          -|    11|    no    |
        | + Col_Loop              |   23958|   24310|  2178 ~ 2210  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    2176|    2208|   136 ~ 138   |          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     132|     132|             44|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      42|      42|             14|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      12|      12|              2|          -|          -|     6|    no    |
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|      40|   1245|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        1|      -|       8|      2|    -|
|Multiplexer      |        -|      -|       -|    167|    -|
|Register         |        -|      -|     247|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|     425|   1883|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U11  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  130|  469|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_10s_1hbi_U12  |cnn_mul_mul_10s_1hbi  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_2_bias_V_U     |conv_2_conv_2_biag8j  |        0|  8|   2|    0|    16|    8|     1|          128|
    |conv_2_weights_V_U  |conv_2_conv_2_weifYi  |        1|  0|   0|    0|   864|   10|     1|         8640|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        1|  8|   2|    0|   880|   18|     2|         8768|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |mul_ln1117_fu_498_p2     |     *    |      0|   0|   13|           4|           4|
    |mul_ln203_fu_372_p2      |     *    |      0|   0|   13|           4|           3|
    |add_ln1116_1_fu_616_p2   |     +    |      0|   0|   15|           7|           7|
    |add_ln1116_2_fu_629_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1116_fu_524_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_1_fu_639_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_fu_565_p2     |     +    |      0|   0|   15|           8|           8|
    |add_ln203_6_fu_435_p2    |     +    |      0|   0|   12|          12|          12|
    |add_ln203_fu_394_p2      |     +    |      0|   0|   15|           7|           7|
    |add_ln26_1_fu_555_p2     |     +    |      0|   0|   13|           4|           4|
    |add_ln26_fu_488_p2       |     +    |      0|   0|   13|           4|           4|
    |add_ln899_fu_837_p2      |     +    |      0|   0|   19|           7|          14|
    |add_ln908_fu_887_p2      |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_968_p2      |     +    |      0|   0|    8|          11|          11|
    |c_fu_384_p2              |     +    |      0|   0|   13|           4|           1|
    |ch_fu_602_p2             |     +    |      0|   0|   12|           3|           1|
    |f_fu_417_p2              |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_763_p2      |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_927_p2            |     +    |      0|   0|   71|          64|          64|
    |r_fu_348_p2              |     +    |      0|   0|   13|           4|           1|
    |ret_V_fu_676_p2          |     +    |      0|   0|   36|          29|          29|
    |tmp_V_4_fu_696_p2        |     +    |      0|   0|   19|          14|          14|
    |wc_fu_514_p2             |     +    |      0|   0|   10|           2|           1|
    |wr_fu_456_p2             |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_1_fu_549_p2   |     -    |      0|   0|   15|           7|           7|
    |sub_ln1116_fu_478_p2     |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_590_p2     |     -    |      0|   0|   13|          11|          11|
    |sub_ln894_fu_753_p2      |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_789_p2      |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_902_p2      |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_963_p2      |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_715_p2          |     -    |      0|   0|   19|           1|          14|
    |a_fu_817_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_851_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1024_p2     |    and   |      0|   0|    2|           1|           1|
    |ap_condition_248         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_258         |    and   |      0|   0|    2|           1|           1|
    |p_Result_21_fu_805_p2    |    and   |      0|   0|   14|          14|          14|
    |l_fu_745_p3              |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_378_p2      |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln14_fu_411_p2      |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln18_fu_450_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln21_fu_508_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln24_fu_596_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln885_fu_702_p2     |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_1_fu_811_p2   |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_779_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_342_p2       |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln908_fu_871_p2     |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_1_fu_1014_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1008_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_799_p2     |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_892_p2     |   lshr   |      0|   0|  101|          32|          32|
    |ap_condition_254         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_262         |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_857_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1020_p2      |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_917_p3            |  select  |      0|   0|   64|           1|          64|
    |select_ln915_fu_955_p3   |  select  |      0|   0|   10|           1|          10|
    |tmp_V_5_fu_720_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_911_p2      |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_831_p2      |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1245|         608|         646|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  56|         13|    1|         13|
    |c_0_reg_245        |   9|          2|    4|          8|
    |ch_0_reg_326       |   9|          2|    3|          6|
    |conv_out_0_V_d0    |  15|          3|   14|         42|
    |conv_out_1_V_d0    |  15|          3|   14|         42|
    |f_0_reg_257        |   9|          2|    5|         10|
    |p_Val2_19_reg_314  |   9|          2|   14|         28|
    |p_Val2_s_reg_268   |   9|          2|   14|         28|
    |r_0_reg_233        |   9|          2|    4|          8|
    |w_sum_1_reg_291    |   9|          2|   14|         28|
    |wc_0_reg_303       |   9|          2|    2|          4|
    |wr_0_reg_280       |   9|          2|    2|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 167|         37|   91|        221|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  12|   0|   12|          0|
    |c_0_reg_245                 |   4|   0|    4|          0|
    |c_reg_1057                  |   4|   0|    4|          0|
    |ch_0_reg_326                |   3|   0|    3|          0|
    |ch_reg_1139                 |   3|   0|    3|          0|
    |conv_out_0_V_addr_reg_1085  |  11|   0|   11|          0|
    |conv_out_1_V_addr_reg_1090  |  10|   0|   10|          0|
    |f_0_reg_257                 |   5|   0|    5|          0|
    |f_reg_1070                  |   5|   0|    5|          0|
    |icmp_ln885_reg_1168         |   1|   0|    1|          0|
    |icmp_ln908_reg_1194         |   1|   0|    1|          0|
    |icmp_ln924_1_reg_1214       |   1|   0|    1|          0|
    |icmp_ln924_reg_1209         |   1|   0|    1|          0|
    |mul_ln1117_reg_1108         |   8|   0|    8|          0|
    |mul_ln203_reg_1049          |   7|   0|    7|          0|
    |or_ln_reg_1189              |   1|   0|   32|         31|
    |p_Result_24_reg_1172        |   1|   0|    1|          0|
    |p_Val2_19_reg_314           |  14|   0|   14|          0|
    |p_Val2_s_reg_268            |  14|   0|   14|          0|
    |r_0_reg_233                 |   4|   0|    4|          0|
    |r_reg_1040                  |   4|   0|    4|          0|
    |sext_ln1116_reg_1103        |   6|   0|    6|          0|
    |sub_ln1116_1_reg_1126       |   6|   0|    7|          1|
    |sub_ln1117_reg_1131         |  10|   0|   11|          1|
    |sub_ln894_reg_1183          |  32|   0|   32|          0|
    |tmp_V_4_reg_1159            |  14|   0|   14|          0|
    |tmp_V_5_reg_1177            |  14|   0|   14|          0|
    |trunc_ln203_reg_1045        |   1|   0|    1|          0|
    |trunc_ln893_reg_1199        |  11|   0|   11|          0|
    |w_sum_1_reg_291             |  14|   0|   14|          0|
    |wc_0_reg_303                |   2|   0|    2|          0|
    |wc_reg_1121                 |   2|   0|    2|          0|
    |wr_0_reg_280                |   2|   0|    2|          0|
    |wr_reg_1098                 |   2|   0|    2|          0|
    |zext_ln14_reg_1062          |   7|   0|   12|          5|
    |zext_ln203_11_reg_1080      |   5|   0|   11|          6|
    |zext_ln26_reg_1075          |   5|   0|   64|         59|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 247|   0|  350|        103|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_V_address0       | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0            | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0             |  in |   14|  ap_memory |    input_V   |     array    |
|conv_out_0_V_address0  | out |   11|  ap_memory | conv_out_0_V |     array    |
|conv_out_0_V_ce0       | out |    1|  ap_memory | conv_out_0_V |     array    |
|conv_out_0_V_we0       | out |    1|  ap_memory | conv_out_0_V |     array    |
|conv_out_0_V_d0        | out |   14|  ap_memory | conv_out_0_V |     array    |
|conv_out_1_V_address0  | out |   10|  ap_memory | conv_out_1_V |     array    |
|conv_out_1_V_ce0       | out |    1|  ap_memory | conv_out_1_V |     array    |
|conv_out_1_V_we0       | out |    1|  ap_memory | conv_out_1_V |     array    |
|conv_out_1_V_d0        | out |   14|  ap_memory | conv_out_1_V |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

