
read_verilog adder8.v

proc 
flatten
synth -run coarse 
techmap -map fa_map.v
techmap 

dfflibmap -liberty ../../test/files/iit_stdcells/lib/tsmc018/signalstorm/iit018_stdcells.lib
abc -liberty ../../test/files/iit_stdcells/lib/tsmc018/signalstorm/iit018_stdcells.lib -liberty ../../test/files/iit_stdcells_extra/fake_ties018.lib

splitnets -ports

hilomap -hicell TIEHI Y -locell TIELO Y

clean -purge
write_verilog -noexpr adder8_netlist.v
