Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Tue Jan 20 23:43:46 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.384ns (13.932%)  route 2.372ns (86.068%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.035     0.035    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_clk
    SLICE_X27Y28         FDSE                                         r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/Q
                         net (fo=5, routed)           0.422     0.553    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_0
    SLICE_X21Y16         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     0.727 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3/O
                         net (fo=7, routed)           0.234     0.961    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_reg
    SLICE_X19Y14         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.075 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=296, routed)         1.716     2.791    bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[36]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X17Y39         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     9.947    bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[36]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.384ns (13.932%)  route 2.372ns (86.068%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.035     0.035    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_clk
    SLICE_X27Y28         FDSE                                         r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/Q
                         net (fo=5, routed)           0.422     0.553    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_0
    SLICE_X21Y16         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     0.727 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3/O
                         net (fo=7, routed)           0.234     0.961    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_reg
    SLICE_X19Y14         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.075 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=296, routed)         1.716     2.791    bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[40]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X17Y39         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043     9.947    bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[40]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.384ns (13.932%)  route 2.372ns (86.068%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.035     0.035    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_clk
    SLICE_X27Y28         FDSE                                         r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/Q
                         net (fo=5, routed)           0.422     0.553    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_0
    SLICE_X21Y16         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     0.727 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3/O
                         net (fo=7, routed)           0.234     0.961    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_reg
    SLICE_X19Y14         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.075 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=296, routed)         1.716     2.791    bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[46]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X17Y39         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043     9.947    bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[46]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.384ns (13.932%)  route 2.372ns (86.068%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.035     0.035    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_clk
    SLICE_X27Y28         FDSE                                         r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/Q
                         net (fo=5, routed)           0.422     0.553    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_0
    SLICE_X21Y16         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     0.727 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3/O
                         net (fo=7, routed)           0.234     0.961    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_reg
    SLICE_X19Y14         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.075 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=296, routed)         1.716     2.791    bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[48]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X17Y39         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     9.947    bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[48]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.384ns (13.927%)  route 2.373ns (86.073%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.035     0.035    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_clk
    SLICE_X27Y28         FDSE                                         r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/Q
                         net (fo=5, routed)           0.422     0.553    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_0
    SLICE_X21Y16         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     0.727 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3/O
                         net (fo=7, routed)           0.234     0.961    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_reg
    SLICE_X19Y14         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.075 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=296, routed)         1.717     2.792    bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[38]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X17Y39         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     9.948    bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[38]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.384ns (13.927%)  route 2.373ns (86.073%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.035     0.035    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_clk
    SLICE_X27Y28         FDSE                                         r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/Q
                         net (fo=5, routed)           0.422     0.553    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_0
    SLICE_X21Y16         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     0.727 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3/O
                         net (fo=7, routed)           0.234     0.961    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_reg
    SLICE_X19Y14         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.075 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=296, routed)         1.717     2.792    bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[42]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X17Y39         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042     9.948    bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[42]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.384ns (13.927%)  route 2.373ns (86.073%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.035     0.035    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_clk
    SLICE_X27Y28         FDSE                                         r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/Q
                         net (fo=5, routed)           0.422     0.553    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_0
    SLICE_X21Y16         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     0.727 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3/O
                         net (fo=7, routed)           0.234     0.961    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_reg
    SLICE_X19Y14         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.075 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=296, routed)         1.717     2.792    bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[47]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X17Y39         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042     9.948    bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[47]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.384ns (13.927%)  route 2.373ns (86.073%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.035     0.035    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_clk
    SLICE_X27Y28         FDSE                                         r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/Q
                         net (fo=5, routed)           0.422     0.553    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_0
    SLICE_X21Y16         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     0.727 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3/O
                         net (fo=7, routed)           0.234     0.961    bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_reg
    SLICE_X19Y14         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.075 r  bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=296, routed)         1.717     2.792    bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y39         FDRE                                         r  bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[49]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X17Y39         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     9.948    bd_0_i/hls_inst/inst/a_r_read_reg_278_reg[49]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 2.707ns (99.412%)  route 0.016ns (0.588%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.075     0.075    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
    DSP48E2_X1Y2         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y2         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y2         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y2         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y2         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y2         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y2         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/PCIN[47]
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     2.798 r  bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y3         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.044    10.044    bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/CLK
    DSP48E2_X1Y3         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X1Y3         DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 2.707ns (99.412%)  route 0.016ns (0.588%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.075     0.075    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
    DSP48E2_X1Y2         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y2         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y2         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y2         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y2         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y2         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y2         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/PCIN[47]
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.798 r  bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y3         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3406, unset)         0.044    10.044    bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/CLK
    DSP48E2_X1Y3         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X1Y3         DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/mul_ln12_reg_315_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                  7.221    




