Name,Repository,In Jenkins,Synthesizable,XLEN,BUS Type,Have Cache,Language,License,Extensions,Super Escalar?,Have RVFI
RVX,https://github.com/rafaelcalcada/rvx,Sim,Sim,32,Custom,Não,Verilog,MIT,I,Não,Não
Minerva,https://github.com/minerva-cpu/minerva,Não,,,,,Amaranth HDL(Python),,,Não,
mriscv,https://github.com/onchipuis/mriscv,Sim,Sim,32,AXI4,,Verilog,,,Não,
e200_opensource,https://github.com/SI-RISCV/e200_opensource,Sim,Não,,,,Verilog,,,Não,
serv,https://github.com/olofk/serv,Sim,Sim,32,Wishbone,,Verilog,Apache-2.0,I[M],Não,
biriscv,https://github.com/ultraembedded/biriscv,Sim,Sim,32,AXI4,Sim,Verilog,,,Sim,
picorv32,https://github.com/YosysHQ/picorv32,Sim,Sim,32,,,Verilog,,,Não,Sim
DarkRISCV,https://github.com/darklife/darkriscv,Sim,Sim,32,Avalon / Wishbone Based,Sim,Verilog,BSD-3,E/I,Não,
Tinyriscv,https://github.com/liangkangnan/tinyriscv,Sim,Sim,32,Wishbone Based,Não,Verilog,Apache-2.0,IM,Não,
Auk-V,https://github.com/veeYceeY/AUK-V-Aethia,Sim,Não,32,Wishbone Based,,Verilog,,,Não,
DV-CPU-RV,https://github.com/devindang/dv-cpu-rv.git,Sim,Sim,32,,,Verilog,,,Não,
NeoRV32-Verilog,https://github.com/stnolting/neorv32-verilog,Sim,Não,32,,,Verilog,,,Não,
NeoRV32,https://github.com/stnolting/neorv32.git,Sim,Não,32,,,VHDL,,,Não,
Tethorax,https://github.com/NikosDelijohn/Tethorax,Sim,Não,,,,VHDL,,,Não,
Baby Risco 5,https://github.com/JN513/Baby-Risco-5,Sim,Sim,32,Custom,Não,Verilog,CERN-OHL-P-2.0,E,Não,
Pequeno Risco 5,https://github.com/JN513/Pequeno-Risco-5,Sim,Sim,32,Custom,Não,Verilog,CERN-OHL-P-2.0,I,Não,
Risco 5,https://github.com/JN513/Risco-5,Sim,Sim,32,Custom,Não,Verilog,CERN-OHL-P-2.0,IM,Não,
Grande Risco 5,https://github.com/JN513/Grande-Risco-5/,Sim,Sim,32,Wishbone,Sim,SystemVerilog,CERN-OHL-P-2.0,IMBC_Zicsr,Não,Não
Nerv,https://github.com/YosysHQ/nerv,Sim,Não,32,Custom,,SystemVerilog,CUSTOM MIT License,I,Não,
CV32e40p,https://github.com/openhwgroup/cv32e40p,Sim,Não,32,Custom Handshaking Bus,,SystemVerilog,,,Não,
Ibex (formerly Zero-riscy),https://github.com/lowRISC/ibex,Sim,Não,,Custom,,SystemVerilog,Apache-2.0,EC IMC[B],Não,Sim
CVA6,https://github.com/openhwgroup/cva6,Não,,,,Sim,SystemVerilog,,,Não,
Roa Logic RV12,https://github.com/roalogic/RV12,Sim,Não,32,Custom,Sim,SystemVerilog,Non-Commercial License Agreement,I,Não,Não
SCR1,https://github.com/syntacore/scr1,Sim,Não,,,,SystemVerilog,,,Não,
ReonV,https://github.com/lcbcFoo/ReonV,Sim,Não,32,,,VHDL,,,Não,
SweRV EH1,https://github.com/chipsalliance/Cores-SweRV,Sim,Não,,"AXI4, AHB-Lite",,SystemVerilog,,,Não,
SweRV EL2,https://github.com/chipsalliance/Cores-SweRV-EL2,Sim,Não,,"AXI4, AHB-Lite",,SystemVerilog,,,Não,
SweRV EH2,https://github.com/chipsalliance/Cores-SweRV-EH2,Sim,Não,,"AXI4, AHB-Lite",,SystemVerilog,,,Não,
RPU,https://github.com/Domipheus/RPU,Sim,Sim,32,Custom,,VHDL,Apache-2.0,IMZcsr,Não,
RV01,https://opencores.org/projects/rv01_riscv_core,Não,,,,,VHDL,,,Não,
Taiga,https://gitlab.com/sfu-rcl/Taiga,Sim,Não,,"AXI4, Avalon",,SystemVerilog,,,Não,
Maestro,https://github.com/Artoriuz/maestro,Sim,Não,,,,VHDL,,,Não,
SSRV,https://github.com/risclite/SuperScalar-RISCV-CPU,Sim,Não,32,Wishbone Based,,Verilog,N/A,IMC,Sim,
RSD,https://github.com/rsd-devel/rsd,Sim,Não,32,,,SystemVerilog,Apache-2.0,IMF,Sim,
Kronos,https://github.com/SonalPinto/kronos,Sim,Não,32,Wishbone Based,,SystemVerilog,Apache-2.0,I_Zicsr_Zifencei,Não,
Klessydra-T03        ,https://github.com/klessydra/T03x,Sim,Sim,32,Wishbone Based,,VHDL-2008,SOLDERPAD HARDWARE LICENSE v0.53,[I/E][M][A] + Kless-Vect,Não,
Klessydra-T02,https://github.com/klessydra/T02x,Sim,Sim,32,Wishbone Based,,VHDL-2008,SOLDERPAD HARDWARE LICENSE v0.53,I[A],Não,
Klessydra-F03        ,https://github.com/klessydra/F03x,Sim,Sim,32,Wishbone Based,,VHDL-2008,SOLDERPAD HARDWARE LICENSE v0.53,I[A],Não,
Klessydra-T13,https://github.com/klessydra/T13x,Sim,Não,32,Wishbone Based,,VHDL-2008,SOLDERPAD HARDWARE LICENSE v0.53,I[A],Não,
Starsea_riscv,https://github.com/kisssko/starsea_riscv,Sim,Não,,,,Verilog,,,Não,
NOEL-V,https://www.gaisler.com/NOEL-V,Não,,32/64,,,VHDL,"GPL, Commercial",GC,Não,
RV3N,https://github.com/risclite/rv3n,Sim,Sim,,,,Verilog,,,Não,
RISCuinho,https://github.com/RISCuinho/core,Não,,32,,,Verilog,BSD-3,I,Não,
Riskow,https://github.com/racerxdl/riskow,Sim,Não,32,,,Verilog,Apache-2.0,I,Não,
Riscado-V,https://github.com/zxmarcos/riscado-v,Sim,Sim,32,,,Verilog,BSD-3,I,Não,
Vexriscv,https://github.com/SpinalHDL/VexRiscv,Sim,Não,32,,,Chisel,MIT,I[M][A][F[D]][C],Não,
WARP-V,https://github.com/stevehoover/warp-v,Não,,,,,TL-Verilog,,,Não,
VeeR EH1 RISC-V,https://github.com/chipsalliance/Cores-VeeR-EH1,Sim,Não,,"AXI4, AHB-Lite",,SystemVerilog,,,Não,
VeeR EL2 RISC-V,https://github.com/chipsalliance/Cores-VeeR-EL2,Sim,Não,,"AXI4, AHB-Lite",,SystemVerilog,,,Não,
VeeR EH2 RISC-V,https://github.com/chipsalliance/Cores-VeeR-EH2,Sim,Não,,"AXI4, AHB-Lite",,SystemVerilog,,,Não,
cdl_hardware,https://github.com/atthecodeface/cdl_hardware,Não,,,,,CDL,,,Não,
mr1,https://github.com/tomverbeure/mr1,Sim,Não,,,,Chisel,,,Não,
rocket,https://github.com/chipsalliance/rocket-chip,Sim,Não,32,,,Chisel,BSD,,Sim,
freedom,https://github.com/sifive/freedom,Não,,32/64,,,Chisel,BSD,,Sim,
BOOM,https://github.com/riscv-boom/riscv-boom,Sim,Não,64,,,Chisel,BSD,,Sim,
e203,https://github.com/riscv-mcu/e203_hbirdv2,Sim,Sim,,,,Verilog,,,Não,
RS5,https://github.com/gaph-pucrs/RS5/,Sim,Não,,Custom,,SystemVerilog,,,Não,
Black Parrot,https://github.com/black-parrot/black-parrot,Não,,,,,SystemVerilog,,,Não,
FabScalar,https://github.com/tylerjaywilson/fabscalar/,Não,,,,,Verilog,,,Sim,
MicroRV32,https://github.com/agra-uni-bremen/microrv32,Não,,32,,,Chisel,MIT,IMC,Não,
Piccolo,https://github.com/bluespec/Piccolo,Não,,,,,Verilog,,,Não,
Flute,https://github.com/bluespec/Flute,Não,,,,,BlueSpec,,,Não,
Toooba,https://github.com/bluespec/Toooba,Não,,,,,Verilog,,,Não,
RISC-V core (ultraembedded),https://github.com/ultraembedded/riscv,Sim,Sim,,,,Verilog,,,Não,
XiangShan,https://github.com/OpenXiangShan/XiangShan,Não,,,,,Chisel,,,Não,
Hazard3,https://github.com/Wren6991/Hazard3,Sim,Não,32,,,Verilog,,,Não,
NutShell,https://github.com/OSCPU/NutShell,Sim,Não,32/64,,,Chisel,Mulan Permissive Software License V2,GC,Não,
Lizard,https://github.com/cornell-brg/lizard,Não,,64,,,PyMTL,BSD-3,IM,Sim,
RiscyOO,https://github.com/csail-csg/riscy-OOO,Não,,64,,,BlueSpec,MIT,G,Sim,
MYTH Cores,https://github.com/stevehoover/RISC-V_MYTH_Workshop/blob/master/student_projects.md,Não,,,,,TL-Verilog,,,Não,
Anfield/Balotelli,https://github.com/Kaigard/Anfield,Sim,Não,64,,,Verilog,MIT,IM,Não,
I2SRV32-S-v1,https://github.com/RClabiisc/I2SRV32-V-v1,Sim,Sim,32,Wishbone Based,,Verilog,Apache-2.0,,Não,
I2SRV64-SS-v1,https://github.com/RClabiisc/I2SRV64-SS-v1,Sim,Sim,64,,,Verilog,Apache-2.0,GC,Sim,
Leaf,https://github.com/daniel-santos-7/leaf,Sim,Não,32,,,VHDL,N/A,I,Não,
AIRisc,https://github.com/Fraunhofer-IMS/airisc_core_complex,Sim,Não,32, AHB-Lite,,Verilog,Solderpad Hardware License v2.1,I[/E[M][C] Zocsr Zicntr,Não,
CV32e41p,https://github.com/openhwgroup/cv32e41p,Sim,Não,32,,,SystemVerilog,SOLDERPAD HARDWARE LICENSE v0.51,IM[F][Zfinx]C[Zce] ,Não,
CVE2,https://github.com/openhwgroup/cve2,Sim,Não,32,,,SystemVerilog,Apache-2.0,IMC/EMC,Não,
CV32E40S,https://github.com/openhwgroup/cv32e40s,Sim,Não,32,,,SystemVerilog,SOLDERPAD HARDWARE LICENSE v0.51,I/E[M][Zmmul],Não,
CV32E40X,https://github.com/openhwgroup/cv32e40x,Sim,Não,32,,,SystemVerilog,SOLDERPAD HARDWARE LICENSE v0.51,,Não,
CVA5,https://github.com/openhwgroup/cva5,Sim,Não,32,,,SystemVerilog,Apache-2.0,IMD,Não,
Fedar F1,https://github.com/eminfedar/fedar-f1-rv64im,Sim,Não,64,,,Verilog,MIT,IM,Não,
Harv,https://github.com/xarc/harv,Sim,Não,32,,,VHDL,MIT,I,Não,
Hornet,https://github.com/yavuz650/RISC-V,Sim,Sim,32,,,Verilog,MIT,IM,Não,
SprintRV,https://github.com/CastoHu/SprintRV,Sim,Não,32,,,Verilog,GPL-3.0,IMZicsr,Não,
mmRISC-1,https://github.com/munetomo-maruyama/mmRISC-1,Sim,Não,32,,,Verilog,BSD-2,IMAFC,Não,
Openpiton,https://github.com/PrincetonUniversity/openpiton,Não,,64,,,Verilog,,,Não,
Paranut,https://github.com/hsa-ees/paranut,Não,,,,,SystemC,BSD-2,,Não,
Pulpino,https://github.com/pulp-platform/pulpino,Sim,Não,32,"Custom, AXI4",,SystemVerilog,SOLDERPAD HARDWARE LICENSE v0.51,,Não,
Rift2Core,https://github.com/whutddk/Rift2Core,Sim,Sim,64,,,Chisel,Apache-2.0 & Custom,GC,Sim,
RiftCore,https://github.com/whutddk/RiftCore,Sim,Não,64,,,Verilog,Apache-2.0,IMC,Sim,
Riscv Atom,https://github.com/saursin/riscv-atom,Sim,Não,32,,,Verilog,MIT,IC_Zicsr,Não,
RV32IC-CPU,https://github.com/djzenma/RV32IC-CPU,Sim,Não,32,,,Verilog,N/A,IC,Não,
Simodense,https://github.com/pphilippos/simodense,Sim,Não,,,,Verilog,Simodense Software License v1.0,,Não,
SparrowRV,https://github.com/xiaowuzxc/SparrowRV,Sim,Sim,32,AXI4-Lite,,Verilog,MIT,IMZicsr,Não,
arRISCado,https://github.com/arRISCado/arRISCado,Sim,Não,32,,,Verilog,GPL-3.0,IMAC,Não,
Kant-V,https://github.com/viniciuskant/kant-v,Sim,Não,32,Custom,,Verilog,N/A,I,Não,
Mor1kx,https://github.com/openrisc/mor1kx,Sim,Sim,32/64,Wishbone Based,,Verilog,CERN-OHL-W-2.0,,Não,
openc910,https://github.com/XUANTIE-RV/openc910/,Sim,Não,64,,,Verilog,Apache-2.0,GCV,Não,
Potato,https://github.com/skordal/potato,Não,,32,Wishbone,,VHDL,BSD-3,I,Não,
muntjac,https://github.com/lowRISC/muntjac,Não,,64,,Sim,SystemVerilog, Apache-2.0 license,IMAC[F][D]_ZiCSR_Zifencei,,
zero-riscy,https://github.com/tom01h/zero-riscy,Não,,32,Wishbone Based,,SystemVerilog,SOLDERPAD HARDWARE LICENSE version 0.51,IMC,Não,