Protel Design System Design Rule Check
PCB File : C:\Users\ASTRAYRMORS\Desktop\AD_Project\Tactile_system\Tactile_system\Film_Tactile_1\PCB1.PcbDoc
Date     : 2/22/2025
Time     : 11:20:03 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=3mil) (WithinRoom('BGA')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=Yes) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=4mil) (Max=5mil) (Preferred=4mil) (WithinRoom('BGA'))
   Violation between Width Constraint: Track (3620.472mil,2626.496mil)(3621.123mil,2626.496mil) on Top Layer Actual Width = 2mil, Target Width = 4mil
Rule Violations :1

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3196.37mil,2519.673mil) on Top Overlay And Pad C1-2(3210mil,2538.225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3200.303mil,2666.37mil) on Top Overlay And Pad C2-1(3218.855mil,2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3200.303mil,2693.63mil) on Top Overlay And Pad C2-1(3218.855mil,2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3210.303mil,2386.37mil) on Top Overlay And Pad C10-1(3228.855mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3210.303mil,2413.63mil) on Top Overlay And Pad C10-1(3228.855mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3210.303mil,2431.37mil) on Top Overlay And Pad C9-1(3228.855mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3210.303mil,2458.63mil) on Top Overlay And Pad C9-1(3228.855mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3210.303mil,2476.37mil) on Top Overlay And Pad C6-1(3228.855mil,2490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3210.303mil,2503.63mil) on Top Overlay And Pad C6-1(3228.855mil,2490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3223.63mil,2519.673mil) on Top Overlay And Pad C1-2(3210mil,2538.225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Arc (3223.63mil,2519.673mil) on Top Overlay And Pad XT1-3(3265mil,2537.8mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.327mil < 10mil) Between Arc (3223.63mil,2599.697mil) on Top Overlay And Pad XT1-2(3265mil,2585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3265mil,2670mil) on Top Overlay And Pad C2-2(3261.775mil,2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3277.922mil,2796.37mil) on Top Overlay And Pad C3-1(3259.37mil,2810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3277.922mil,2823.63mil) on Top Overlay And Pad C3-1(3259.37mil,2810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.138mil < 10mil) Between Arc (3277.922mil,2823.63mil) on Top Overlay And Pad S1-1(3255mil,2858.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.138mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3280.327mil,2666.37mil) on Top Overlay And Pad C2-2(3261.775mil,2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3280.327mil,2693.63mil) on Top Overlay And Pad C2-2(3261.775mil,2680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3290.327mil,2386.37mil) on Top Overlay And Pad C10-2(3271.775mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3290.327mil,2413.63mil) on Top Overlay And Pad C10-2(3271.775mil,2400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3290.327mil,2431.37mil) on Top Overlay And Pad C9-2(3271.775mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3290.327mil,2458.63mil) on Top Overlay And Pad C9-2(3271.775mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3290.327mil,2476.37mil) on Top Overlay And Pad C6-2(3271.775mil,2490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3290.327mil,2503.63mil) on Top Overlay And Pad C6-2(3271.775mil,2490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3325.303mil,2946.37mil) on Top Overlay And Pad C20-1(3343.855mil,2960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3325.303mil,2973.63mil) on Top Overlay And Pad C20-1(3343.855mil,2960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3356.37mil,2734.673mil) on Top Overlay And Pad C11-2(3370mil,2753.225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3356.37mil,2814.697mil) on Top Overlay And Pad C11-1(3370mil,2796.145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3364.673mil,3178.37mil) on Top Overlay And Pad C23-2(3383.225mil,3192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3364.673mil,3205.63mil) on Top Overlay And Pad C23-2(3383.225mil,3192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3383.63mil,2734.673mil) on Top Overlay And Pad C11-2(3370mil,2753.225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3383.63mil,2814.697mil) on Top Overlay And Pad C11-1(3370mil,2796.145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.805mil < 10mil) Between Arc (3400.303mil,3029.817mil) on Top Overlay And Pad R4-2(3385mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3401.37mil,2734.673mil) on Top Overlay And Pad C12-2(3415mil,2753.225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3401.37mil,2814.697mil) on Top Overlay And Pad C12-1(3415mil,2796.145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3405.327mil,2946.37mil) on Top Overlay And Pad C20-2(3386.775mil,2960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3405.327mil,2973.63mil) on Top Overlay And Pad C20-2(3386.775mil,2960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3428.63mil,2734.673mil) on Top Overlay And Pad C12-2(3415mil,2753.225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3428.63mil,2814.697mil) on Top Overlay And Pad C12-1(3415mil,2796.145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3444.697mil,3178.37mil) on Top Overlay And Pad C23-1(3426.145mil,3192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3444.697mil,3205.63mil) on Top Overlay And Pad C23-1(3426.145mil,3192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3480.327mil,3002.557mil) on Top Overlay And Pad C22-2(3461.775mil,3016.187mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.515mil < 10mil) Between Arc (3480.327mil,3002.557mil) on Top Overlay And Pad U4-C1(3475.75mil,2980.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3480.327mil,3029.817mil) on Top Overlay And Pad C22-2(3461.775mil,3016.187mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.967mil < 10mil) Between Arc (3496.5mil,2945mil) on Top Overlay And Pad C21-1(3515mil,2938.855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.967mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3501.37mil,2920.303mil) on Top Overlay And Pad C21-1(3515mil,2938.855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3501.37mil,3000.327mil) on Top Overlay And Pad C21-2(3515mil,2981.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3509.673mil,2826.37mil) on Top Overlay And Pad C18-2(3528.225mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3509.673mil,2853.63mil) on Top Overlay And Pad C18-2(3528.225mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3509.673mil,2871.37mil) on Top Overlay And Pad C19-2(3528.225mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3509.673mil,2898.63mil) on Top Overlay And Pad C19-2(3528.225mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.191mil < 10mil) Between Arc (3528.63mil,2920.303mil) on Top Overlay And Pad C15-1(3555mil,2938.855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.191mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3528.63mil,2920.303mil) on Top Overlay And Pad C21-1(3515mil,2938.855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3528.63mil,3000.327mil) on Top Overlay And Pad C21-2(3515mil,2981.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3541.37mil,2920.303mil) on Top Overlay And Pad C15-1(3555mil,2938.855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.191mil < 10mil) Between Arc (3541.37mil,2920.303mil) on Top Overlay And Pad C21-1(3515mil,2938.855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.191mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.191mil < 10mil) Between Arc (3541.37mil,3000.327mil) on Top Overlay And Pad C21-2(3515mil,2981.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.191mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3568.63mil,2920.303mil) on Top Overlay And Pad C15-1(3555mil,2938.855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3589.697mil,2826.37mil) on Top Overlay And Pad C18-1(3571.145mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Arc (3589.697mil,2826.37mil) on Top Overlay And Pad U3-8(3621.299mil,2826.459mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3589.697mil,2853.63mil) on Top Overlay And Pad C18-1(3571.145mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3611.37mil,2905.303mil) on Top Overlay And Pad C16-1(3625mil,2923.855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3611.37mil,2985.327mil) on Top Overlay And Pad C16-2(3625mil,2966.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3638.63mil,2905.303mil) on Top Overlay And Pad C16-1(3625mil,2923.855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3638.63mil,2985.327mil) on Top Overlay And Pad C16-2(3625mil,2966.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.024mil < 10mil) Between Arc (3638.63mil,2985.327mil) on Top Overlay And Pad U2-2(3658.445mil,2987.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Arc (3638.63mil,2985.327mil) on Top Overlay And Pad U2-3(3658.445mil,2972.13mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (3639.845mil,3003.62mil) on Top Overlay And Pad U2-1(3658.445mil,3003.62mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3658.303mil,2861.37mil) on Top Overlay And Pad C17-1(3676.855mil,2875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (3658.303mil,2861.37mil) on Top Overlay And Pad U3-6(3670.989mil,2836.789mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.391mil < 10mil) Between Arc (3658.303mil,2861.37mil) on Top Overlay And Pad U3-7(3651.299mil,2836.789mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3658.303mil,2888.63mil) on Top Overlay And Pad C17-1(3676.855mil,2875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3658.303mil,2906.37mil) on Top Overlay And Pad C14-1(3676.855mil,2920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3658.303mil,2933.63mil) on Top Overlay And Pad C14-1(3676.855mil,2920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Arc (3658.303mil,2933.63mil) on Top Overlay And Pad U2-4(3658.445mil,2956.38mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3666.448mil,2501.37mil) on Top Overlay And Pad C4-2(3685mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3666.448mil,2528.63mil) on Top Overlay And Pad C4-2(3685mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3666.448mil,2546.37mil) on Top Overlay And Pad C5-2(3685mil,2560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3666.448mil,2573.63mil) on Top Overlay And Pad C5-2(3685mil,2560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.747mil < 10mil) Between Arc (3666.448mil,2573.63mil) on Top Overlay And Pad R1-2(3677.96mil,2600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3726.37mil,2949.673mil) on Top Overlay And Pad C13-2(3740mil,2968.225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.338mil < 10mil) Between Arc (3726.37mil,2949.673mil) on Top Overlay And Pad U2-5(3701.555mil,2956.38mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3726.37mil,3029.697mil) on Top Overlay And Pad C13-1(3740mil,3011.145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3738.327mil,2861.37mil) on Top Overlay And Pad C17-2(3719.775mil,2875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3738.327mil,2888.63mil) on Top Overlay And Pad C17-2(3719.775mil,2875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3738.327mil,2906.37mil) on Top Overlay And Pad C14-2(3719.775mil,2920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3738.327mil,2933.63mil) on Top Overlay And Pad C14-2(3719.775mil,2920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.13mil < 10mil) Between Arc (3745.989mil,2766.929mil) on Top Overlay And Pad U3-1(3720.669mil,2767.399mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3746.472mil,2411.37mil) on Top Overlay And Pad C8-1(3727.92mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3746.472mil,2438.63mil) on Top Overlay And Pad C8-1(3727.92mil,2425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3746.472mil,2501.37mil) on Top Overlay And Pad C4-1(3727.92mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3746.472mil,2528.63mil) on Top Overlay And Pad C4-1(3727.92mil,2515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3746.472mil,2546.37mil) on Top Overlay And Pad C5-1(3727.92mil,2560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3746.472mil,2573.63mil) on Top Overlay And Pad C5-1(3727.92mil,2560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.094mil < 10mil) Between Arc (3746.472mil,2573.63mil) on Top Overlay And Pad LED1-3(3778.345mil,2573.975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.094mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3753.63mil,2949.673mil) on Top Overlay And Pad C13-2(3740mil,2968.225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3753.63mil,3029.697mil) on Top Overlay And Pad C13-1(3740mil,3011.145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3836.37mil,2691.448mil) on Top Overlay And Pad C25-1(3850mil,2710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3836.37mil,2771.472mil) on Top Overlay And Pad C25-2(3850mil,2752.92mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3863.63mil,2691.448mil) on Top Overlay And Pad C25-1(3850mil,2710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.27mil < 10mil) Between Arc (3863.63mil,2691.448mil) on Top Overlay And Pad C26-2(3890mil,2671.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3863.63mil,2771.472mil) on Top Overlay And Pad C25-2(3850mil,2752.92mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.945mil < 10mil) Between Arc (3874.445mil,2587.521mil) on Top Overlay And Pad P1-1(3905.945mil,2571.281mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3876.37mil,2610.303mil) on Top Overlay And Pad C26-1(3890mil,2628.855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.27mil < 10mil) Between Arc (3876.37mil,2690.327mil) on Top Overlay And Pad C25-1(3850mil,2710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3876.37mil,2690.327mil) on Top Overlay And Pad C26-2(3890mil,2671.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.263mil < 10mil) Between Arc (3876.37mil,2690.327mil) on Top Overlay And Pad R16-1(3890mil,2712.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3903.63mil,2610.303mil) on Top Overlay And Pad C26-1(3890mil,2628.855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3903.63mil,2610.303mil) on Top Overlay And Pad P1-1(3905.945mil,2571.281mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (3903.63mil,2690.327mil) on Top Overlay And Pad C26-2(3890mil,2671.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.263mil < 10mil) Between Arc (3903.63mil,2690.327mil) on Top Overlay And Pad R16-1(3890mil,2712.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3903.63mil,2690.327mil) on Top Overlay And Pad U7-3(3936.73mil,2687.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.305mil < 10mil) Between Arc (3936.73mil,2763.36mil) on Top Overlay And Pad R17-1(3967.96mil,2775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.254mil < 10mil) Between Arc (3936.73mil,2763.36mil) on Top Overlay And Pad U7-1(3936.73mil,2738.39mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.254mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (4050.303mil,2611.37mil) on Top Overlay And Pad C28-1(4068.855mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.325mil < 10mil) Between Arc (4050.303mil,2611.37mil) on Top Overlay And Pad P1-4(4024.055mil,2571.281mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.325mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (4050.303mil,2638.63mil) on Top Overlay And Pad C28-1(4068.855mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.079mil < 10mil) Between Arc (4050.303mil,2638.63mil) on Top Overlay And Pad U7-5(4033.27mil,2661.61mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.079mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.945mil < 10mil) Between Arc (4058.555mil,3007.479mil) on Top Overlay And Pad P3-1(4027.055mil,3023.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (4070.303mil,2736.37mil) on Top Overlay And Pad C27-1(4088.855mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.265mil < 10mil) Between Arc (4070.303mil,2736.37mil) on Top Overlay And Pad R18-2(4085mil,2712.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.265mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.538mil < 10mil) Between Arc (4070.303mil,2736.37mil) on Top Overlay And Pad U7-8(4033.27mil,2738.39mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.538mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (4070.303mil,2763.63mil) on Top Overlay And Pad C27-1(4088.855mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (4130.327mil,2611.37mil) on Top Overlay And Pad C28-2(4111.775mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (4130.327mil,2638.63mil) on Top Overlay And Pad C28-2(4111.775mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (4150.327mil,2736.37mil) on Top Overlay And Pad C27-2(4131.775mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Arc (4150.327mil,2763.63mil) on Top Overlay And Pad C27-2(4131.775mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(3228.855mil,2400mil) on Top Layer And Text "C10" (3261.772mil,2375.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C10-1(3228.855mil,2400mil) on Top Layer And Track (3204.303mil,2386.37mil)(3204.303mil,2413.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(3228.855mil,2400mil) on Top Layer And Track (3210.303mil,2380.37mil)(3241.409mil,2380.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(3228.855mil,2400mil) on Top Layer And Track (3210.303mil,2419.63mil)(3241.409mil,2419.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(3271.775mil,2400mil) on Top Layer And Text "C10" (3261.772mil,2375.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(3271.775mil,2400mil) on Top Layer And Track (3259.221mil,2380.37mil)(3290.327mil,2380.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(3271.775mil,2400mil) on Top Layer And Track (3259.221mil,2419.63mil)(3290.327mil,2419.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C10-2(3271.775mil,2400mil) on Top Layer And Track (3296.327mil,2386.37mil)(3296.327mil,2413.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(3370mil,2796.145mil) on Top Layer And Track (3350.37mil,2783.591mil)(3350.37mil,2814.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C11-1(3370mil,2796.145mil) on Top Layer And Track (3356.37mil,2820.697mil)(3383.63mil,2820.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(3370mil,2796.145mil) on Top Layer And Track (3389.63mil,2783.591mil)(3389.63mil,2814.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(3370mil,2753.225mil) on Top Layer And Track (3350.37mil,2734.673mil)(3350.37mil,2765.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C11-2(3370mil,2753.225mil) on Top Layer And Track (3356.37mil,2728.673mil)(3383.63mil,2728.673mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(3370mil,2753.225mil) on Top Layer And Track (3389.63mil,2734.673mil)(3389.63mil,2765.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(3210mil,2538.225mil) on Top Layer And Track (3190.37mil,2519.673mil)(3190.37mil,2550.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C1-2(3210mil,2538.225mil) on Top Layer And Track (3196.37mil,2513.673mil)(3223.63mil,2513.673mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.712mil < 10mil) Between Pad C12-1(3415mil,2796.145mil) on Top Layer And Text "C24" (3433.342mil,2765.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(3415mil,2796.145mil) on Top Layer And Track (3395.37mil,2783.591mil)(3395.37mil,2814.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C12-1(3415mil,2796.145mil) on Top Layer And Track (3401.37mil,2820.697mil)(3428.63mil,2820.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(3415mil,2796.145mil) on Top Layer And Track (3434.63mil,2783.591mil)(3434.63mil,2814.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.712mil < 10mil) Between Pad C12-2(3415mil,2753.225mil) on Top Layer And Text "C24" (3433.342mil,2765.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(3415mil,2753.225mil) on Top Layer And Track (3395.37mil,2734.673mil)(3395.37mil,2765.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C12-2(3415mil,2753.225mil) on Top Layer And Track (3401.37mil,2728.673mil)(3428.63mil,2728.673mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(3415mil,2753.225mil) on Top Layer And Track (3434.63mil,2734.673mil)(3434.63mil,2765.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(3740mil,3011.145mil) on Top Layer And Track (3720.37mil,2998.591mil)(3720.37mil,3029.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C13-1(3740mil,3011.145mil) on Top Layer And Track (3726.37mil,3035.697mil)(3753.63mil,3035.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(3740mil,3011.145mil) on Top Layer And Track (3759.63mil,2998.591mil)(3759.63mil,3029.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(3740mil,2968.225mil) on Top Layer And Track (3720.37mil,2949.673mil)(3720.37mil,2980.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C13-2(3740mil,2968.225mil) on Top Layer And Track (3726.37mil,2943.673mil)(3753.63mil,2943.673mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(3740mil,2968.225mil) on Top Layer And Track (3759.63mil,2949.673mil)(3759.63mil,2980.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C14-1(3676.855mil,2920mil) on Top Layer And Track (3652.303mil,2906.37mil)(3652.303mil,2933.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(3676.855mil,2920mil) on Top Layer And Track (3658.303mil,2900.37mil)(3689.409mil,2900.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(3676.855mil,2920mil) on Top Layer And Track (3658.303mil,2939.63mil)(3689.409mil,2939.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(3719.775mil,2920mil) on Top Layer And Track (3707.221mil,2900.37mil)(3738.327mil,2900.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(3719.775mil,2920mil) on Top Layer And Track (3707.221mil,2939.63mil)(3738.327mil,2939.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C14-2(3719.775mil,2920mil) on Top Layer And Track (3744.327mil,2906.37mil)(3744.327mil,2933.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.74mil < 10mil) Between Pad C15-1(3555mil,2938.855mil) on Top Layer And Track (3534.63mil,2920.303mil)(3534.63mil,2951.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(3555mil,2938.855mil) on Top Layer And Track (3535.37mil,2920.303mil)(3535.37mil,2951.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C15-1(3555mil,2938.855mil) on Top Layer And Track (3541.37mil,2914.303mil)(3568.63mil,2914.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(3555mil,2938.855mil) on Top Layer And Track (3574.63mil,2920.303mil)(3574.63mil,2951.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-1(3625mil,2923.855mil) on Top Layer And Track (3605.37mil,2905.303mil)(3605.37mil,2936.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C16-1(3625mil,2923.855mil) on Top Layer And Track (3611.37mil,2899.303mil)(3638.63mil,2899.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-1(3625mil,2923.855mil) on Top Layer And Track (3644.63mil,2905.303mil)(3644.63mil,2936.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-2(3625mil,2966.775mil) on Top Layer And Track (3605.37mil,2954.221mil)(3605.37mil,2985.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C16-2(3625mil,2966.775mil) on Top Layer And Track (3611.37mil,2991.327mil)(3638.63mil,2991.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-2(3625mil,2966.775mil) on Top Layer And Track (3644.63mil,2954.221mil)(3644.63mil,2985.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C17-1(3676.855mil,2875mil) on Top Layer And Track (3652.303mil,2861.37mil)(3652.303mil,2888.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-1(3676.855mil,2875mil) on Top Layer And Track (3658.303mil,2855.37mil)(3689.409mil,2855.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-1(3676.855mil,2875mil) on Top Layer And Track (3658.303mil,2894.63mil)(3689.409mil,2894.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-2(3719.775mil,2875mil) on Top Layer And Track (3707.221mil,2855.37mil)(3738.327mil,2855.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-2(3719.775mil,2875mil) on Top Layer And Track (3707.221mil,2894.63mil)(3738.327mil,2894.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C17-2(3719.775mil,2875mil) on Top Layer And Track (3744.327mil,2861.37mil)(3744.327mil,2888.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-1(3571.145mil,2840mil) on Top Layer And Track (3558.591mil,2820.37mil)(3589.697mil,2820.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-1(3571.145mil,2840mil) on Top Layer And Track (3558.591mil,2859.63mil)(3589.697mil,2859.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C18-1(3571.145mil,2840mil) on Top Layer And Track (3595.697mil,2826.37mil)(3595.697mil,2853.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C18-2(3528.225mil,2840mil) on Top Layer And Track (3503.673mil,2826.37mil)(3503.673mil,2853.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-2(3528.225mil,2840mil) on Top Layer And Track (3509.673mil,2820.37mil)(3540.779mil,2820.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-2(3528.225mil,2840mil) on Top Layer And Track (3509.673mil,2859.63mil)(3540.779mil,2859.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C19-2(3528.225mil,2885mil) on Top Layer And Track (3503.673mil,2871.37mil)(3503.673mil,2898.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C19-2(3528.225mil,2885mil) on Top Layer And Track (3509.673mil,2865.37mil)(3540.779mil,2865.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C19-2(3528.225mil,2885mil) on Top Layer And Track (3509.673mil,2904.63mil)(3540.779mil,2904.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-1(3343.855mil,2960mil) on Top Layer And Text "R8" (3335.315mil,2956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.377mil < 10mil) Between Pad C20-1(3343.855mil,2960mil) on Top Layer And Text "R9" (3335.315mil,2921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.625mil < 10mil) Between Pad C20-1(3343.855mil,2960mil) on Top Layer And Track (3315.677mil,2865.228mil)(3315.677mil,3024.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C20-1(3343.855mil,2960mil) on Top Layer And Track (3319.303mil,2946.37mil)(3319.303mil,2973.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-1(3343.855mil,2960mil) on Top Layer And Track (3325.303mil,2940.37mil)(3356.409mil,2940.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-1(3343.855mil,2960mil) on Top Layer And Track (3325.303mil,2979.63mil)(3356.409mil,2979.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.584mil < 10mil) Between Pad C20-2(3386.775mil,2960mil) on Top Layer And Text "R8" (3335.315mil,2956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.255mil < 10mil) Between Pad C20-2(3386.775mil,2960mil) on Top Layer And Text "R9" (3335.315mil,2921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.255mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-2(3386.775mil,2960mil) on Top Layer And Track (3374.221mil,2940.37mil)(3405.327mil,2940.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-2(3386.775mil,2960mil) on Top Layer And Track (3374.221mil,2979.63mil)(3405.327mil,2979.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C20-2(3386.775mil,2960mil) on Top Layer And Track (3411.327mil,2946.37mil)(3411.327mil,2973.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C2-1(3218.855mil,2680mil) on Top Layer And Track (3194.303mil,2666.37mil)(3194.303mil,2693.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(3218.855mil,2680mil) on Top Layer And Track (3200.303mil,2660.37mil)(3231.409mil,2660.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(3218.855mil,2680mil) on Top Layer And Track (3200.303mil,2699.63mil)(3231.409mil,2699.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-1(3515mil,2938.855mil) on Top Layer And Track (3495.37mil,2920.303mil)(3495.37mil,2951.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C21-1(3515mil,2938.855mil) on Top Layer And Track (3501.37mil,2914.303mil)(3528.63mil,2914.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-1(3515mil,2938.855mil) on Top Layer And Track (3534.63mil,2920.303mil)(3534.63mil,2951.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.74mil < 10mil) Between Pad C21-1(3515mil,2938.855mil) on Top Layer And Track (3535.37mil,2920.303mil)(3535.37mil,2951.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.121mil < 10mil) Between Pad C21-2(3515mil,2981.775mil) on Top Layer And Text "C21" (3529.997mil,3008.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.121mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-2(3515mil,2981.775mil) on Top Layer And Track (3495.37mil,2969.221mil)(3495.37mil,3000.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C21-2(3515mil,2981.775mil) on Top Layer And Track (3501.37mil,3006.327mil)(3528.63mil,3006.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-2(3515mil,2981.775mil) on Top Layer And Track (3534.63mil,2969.221mil)(3534.63mil,3000.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.74mil < 10mil) Between Pad C21-2(3515mil,2981.775mil) on Top Layer And Track (3535.37mil,2969.221mil)(3535.37mil,3000.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.888mil < 10mil) Between Pad C2-2(3261.775mil,2680mil) on Top Layer And Text "A" (3243.24mil,2639.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3261.775mil,2680mil) on Top Layer And Track (3249.221mil,2660.37mil)(3280.327mil,2660.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3261.775mil,2680mil) on Top Layer And Track (3249.221mil,2699.63mil)(3280.327mil,2699.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C2-2(3261.775mil,2680mil) on Top Layer And Track (3286.327mil,2666.37mil)(3286.327mil,2693.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C22-2(3461.775mil,3016.187mil) on Top Layer And Track (3449.221mil,2996.557mil)(3480.327mil,2996.557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C22-2(3461.775mil,3016.187mil) on Top Layer And Track (3449.221mil,3035.817mil)(3480.327mil,3035.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C22-2(3461.775mil,3016.187mil) on Top Layer And Track (3486.327mil,3002.557mil)(3486.327mil,3029.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-1(3426.145mil,3192mil) on Top Layer And Text "C23" (3378.342mil,3182.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23-1(3426.145mil,3192mil) on Top Layer And Track (3413.591mil,3172.37mil)(3444.697mil,3172.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23-1(3426.145mil,3192mil) on Top Layer And Track (3413.591mil,3211.63mil)(3444.697mil,3211.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C23-1(3426.145mil,3192mil) on Top Layer And Track (3450.697mil,3178.37mil)(3450.697mil,3205.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-2(3383.225mil,3192mil) on Top Layer And Text "C23" (3378.342mil,3182.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C23-2(3383.225mil,3192mil) on Top Layer And Track (3358.673mil,3178.37mil)(3358.673mil,3205.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23-2(3383.225mil,3192mil) on Top Layer And Track (3364.673mil,3172.37mil)(3395.779mil,3172.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23-2(3383.225mil,3192mil) on Top Layer And Track (3364.673mil,3211.63mil)(3395.779mil,3211.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-1(3850mil,2710mil) on Top Layer And Text "C25" (3823.342mil,2720.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C25-1(3850mil,2710mil) on Top Layer And Track (3830.37mil,2691.448mil)(3830.37mil,2722.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C25-1(3850mil,2710mil) on Top Layer And Track (3836.37mil,2685.448mil)(3863.63mil,2685.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C25-1(3850mil,2710mil) on Top Layer And Track (3869.63mil,2691.448mil)(3869.63mil,2722.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.575mil < 10mil) Between Pad C25-1(3850mil,2710mil) on Top Layer And Track (3870.37mil,2659.221mil)(3870.37mil,2690.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad C25-2(3850mil,2752.92mil) on Top Layer And Text "4x8" (3820mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-2(3850mil,2752.92mil) on Top Layer And Text "C25" (3823.342mil,2720.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.53mil < 10mil) Between Pad C25-2(3850mil,2752.92mil) on Top Layer And Text "R14" (3869.992mil,2799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.53mil < 10mil) Between Pad C25-2(3850mil,2752.92mil) on Top Layer And Text "R15" (3879.992mil,2799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C25-2(3850mil,2752.92mil) on Top Layer And Track (3830.37mil,2740.366mil)(3830.37mil,2771.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C25-2(3850mil,2752.92mil) on Top Layer And Track (3836.37mil,2777.472mil)(3863.63mil,2777.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C25-2(3850mil,2752.92mil) on Top Layer And Track (3869.63mil,2740.366mil)(3869.63mil,2771.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C26-1(3890mil,2628.855mil) on Top Layer And Track (3870.37mil,2610.303mil)(3870.37mil,2641.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C26-1(3890mil,2628.855mil) on Top Layer And Track (3876.37mil,2604.303mil)(3903.63mil,2604.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C26-1(3890mil,2628.855mil) on Top Layer And Track (3909.63mil,2610.303mil)(3909.63mil,2641.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.576mil < 10mil) Between Pad C26-2(3890mil,2671.775mil) on Top Layer And Track (3869.63mil,2691.448mil)(3869.63mil,2722.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C26-2(3890mil,2671.775mil) on Top Layer And Track (3870.37mil,2659.221mil)(3870.37mil,2690.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C26-2(3890mil,2671.775mil) on Top Layer And Track (3876.37mil,2696.327mil)(3903.63mil,2696.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C26-2(3890mil,2671.775mil) on Top Layer And Track (3909.63mil,2659.221mil)(3909.63mil,2690.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C27-1(4088.855mil,2750mil) on Top Layer And Track (4064.303mil,2736.37mil)(4064.303mil,2763.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C27-1(4088.855mil,2750mil) on Top Layer And Track (4070.303mil,2730.37mil)(4101.409mil,2730.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C27-1(4088.855mil,2750mil) on Top Layer And Track (4070.303mil,2769.63mil)(4101.409mil,2769.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C27-2(4131.775mil,2750mil) on Top Layer And Track (4119.221mil,2730.37mil)(4150.327mil,2730.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C27-2(4131.775mil,2750mil) on Top Layer And Track (4119.221mil,2769.63mil)(4150.327mil,2769.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C27-2(4131.775mil,2750mil) on Top Layer And Track (4156.327mil,2736.37mil)(4156.327mil,2763.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(4068.855mil,2625mil) on Top Layer And Text "R18" (4040.864mil,2634.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C28-1(4068.855mil,2625mil) on Top Layer And Track (4044.303mil,2611.37mil)(4044.303mil,2638.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C28-1(4068.855mil,2625mil) on Top Layer And Track (4050.303mil,2605.37mil)(4081.409mil,2605.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C28-1(4068.855mil,2625mil) on Top Layer And Track (4050.303mil,2644.63mil)(4081.409mil,2644.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.86mil < 10mil) Between Pad C28-2(4111.775mil,2625mil) on Top Layer And Text "R18" (4040.864mil,2634.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-2(4111.775mil,2625mil) on Top Layer And Text "R19" (4105.335mil,2634.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C28-2(4111.775mil,2625mil) on Top Layer And Track (4099.221mil,2605.37mil)(4130.327mil,2605.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C28-2(4111.775mil,2625mil) on Top Layer And Track (4099.221mil,2644.63mil)(4130.327mil,2644.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C28-2(4111.775mil,2625mil) on Top Layer And Track (4136.327mil,2611.37mil)(4136.327mil,2638.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(3259.37mil,2810mil) on Top Layer And Track (3246.816mil,2790.37mil)(3277.922mil,2790.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(3259.37mil,2810mil) on Top Layer And Track (3246.816mil,2829.63mil)(3277.922mil,2829.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C3-1(3259.37mil,2810mil) on Top Layer And Track (3283.922mil,2796.37mil)(3283.922mil,2823.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(3727.92mil,2515mil) on Top Layer And Text "C4" (3688.339mil,2505.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(3727.92mil,2515mil) on Top Layer And Track (3715.366mil,2495.37mil)(3746.472mil,2495.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(3727.92mil,2515mil) on Top Layer And Track (3715.366mil,2534.63mil)(3746.472mil,2534.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C4-1(3727.92mil,2515mil) on Top Layer And Track (3752.472mil,2501.37mil)(3752.472mil,2528.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(3685mil,2515mil) on Top Layer And Text "C4" (3688.339mil,2505.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C4-2(3685mil,2515mil) on Top Layer And Track (3660.448mil,2501.37mil)(3660.448mil,2528.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(3685mil,2515mil) on Top Layer And Track (3666.448mil,2495.37mil)(3697.554mil,2495.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(3685mil,2515mil) on Top Layer And Track (3666.448mil,2534.63mil)(3697.554mil,2534.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(3727.92mil,2560mil) on Top Layer And Text "C5" (3688.339mil,2550.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(3727.92mil,2560mil) on Top Layer And Text "R1" (3705.003mil,2578.329mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(3727.92mil,2560mil) on Top Layer And Track (3715.366mil,2540.37mil)(3746.472mil,2540.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(3727.92mil,2560mil) on Top Layer And Track (3715.366mil,2579.63mil)(3746.472mil,2579.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C5-1(3727.92mil,2560mil) on Top Layer And Track (3752.472mil,2546.37mil)(3752.472mil,2573.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(3685mil,2560mil) on Top Layer And Text "C5" (3688.339mil,2550.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.45mil < 10mil) Between Pad C5-2(3685mil,2560mil) on Top Layer And Text "R1" (3705.003mil,2578.329mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C5-2(3685mil,2560mil) on Top Layer And Track (3660.448mil,2546.37mil)(3660.448mil,2573.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3685mil,2560mil) on Top Layer And Track (3666.448mil,2540.37mil)(3697.554mil,2540.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3685mil,2560mil) on Top Layer And Track (3666.448mil,2579.63mil)(3697.554mil,2579.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(3228.855mil,2490mil) on Top Layer And Text "C6" (3266.661mil,2499.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C6-1(3228.855mil,2490mil) on Top Layer And Track (3204.303mil,2476.37mil)(3204.303mil,2503.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(3228.855mil,2490mil) on Top Layer And Track (3210.303mil,2470.37mil)(3241.409mil,2470.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(3228.855mil,2490mil) on Top Layer And Track (3210.303mil,2509.63mil)(3241.409mil,2509.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(3271.775mil,2490mil) on Top Layer And Text "C6" (3266.661mil,2499.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(3271.775mil,2490mil) on Top Layer And Track (3259.221mil,2470.37mil)(3290.327mil,2470.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(3271.775mil,2490mil) on Top Layer And Track (3259.221mil,2509.63mil)(3290.327mil,2509.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C6-2(3271.775mil,2490mil) on Top Layer And Track (3296.327mil,2476.37mil)(3296.327mil,2503.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C7-2(3685mil,2470mil) on Top Layer And Track (3660.448mil,2456.37mil)(3660.448mil,2483.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(3727.92mil,2425mil) on Top Layer And Track (3715.366mil,2405.37mil)(3746.472mil,2405.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(3727.92mil,2425mil) on Top Layer And Track (3715.366mil,2444.63mil)(3746.472mil,2444.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C8-1(3727.92mil,2425mil) on Top Layer And Track (3752.472mil,2411.37mil)(3752.472mil,2438.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.404mil < 10mil) Between Pad C9-1(3228.855mil,2445mil) on Top Layer And Text "C10" (3261.772mil,2375.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(3228.855mil,2445mil) on Top Layer And Text "C9" (3266.661mil,2454.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C9-1(3228.855mil,2445mil) on Top Layer And Track (3204.303mil,2431.37mil)(3204.303mil,2458.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(3228.855mil,2445mil) on Top Layer And Track (3210.303mil,2425.37mil)(3241.409mil,2425.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(3228.855mil,2445mil) on Top Layer And Track (3210.303mil,2464.63mil)(3241.409mil,2464.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.378mil < 10mil) Between Pad C9-2(3271.775mil,2445mil) on Top Layer And Text "C10" (3261.772mil,2375.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(3271.775mil,2445mil) on Top Layer And Text "C9" (3266.661mil,2454.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(3271.775mil,2445mil) on Top Layer And Track (3259.221mil,2425.37mil)(3290.327mil,2425.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(3271.775mil,2445mil) on Top Layer And Track (3259.221mil,2464.63mil)(3290.327mil,2464.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C9-2(3271.775mil,2445mil) on Top Layer And Track (3296.327mil,2431.37mil)(3296.327mil,2458.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.083mil < 10mil) Between Pad J1-1(3786.173mil,3079.681mil) on Top Layer And Track (3799.579mil,3097.599mil)(3829.526mil,3097.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.085mil < 10mil) Between Pad J1-12(3569.622mil,3079.681mil) on Top Layer And Track (3526.378mil,3097.599mil)(3556.215mil,3097.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.085mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad J1-13(3821.062mil,3190.311mil) on Top Layer And Track (3549.847mil,3211.772mil)(3806.057mil,3211.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.477mil < 10mil) Between Pad J1-13(3821.062mil,3190.311mil) on Top Layer And Track (3800.68mil,3211.772mil)(3800.68mil,3229.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.093mil < 10mil) Between Pad J1-13(3821.062mil,3190.311mil) on Top Layer And Track (3829.526mil,3097.599mil)(3829.526mil,3158.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.093mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.094mil < 10mil) Between Pad J1-14(3534.843mil,3190.311mil) on Top Layer And Track (3526.378mil,3097.599mil)(3526.378mil,3158.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.094mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad J1-14(3534.843mil,3190.311mil) on Top Layer And Track (3549.847mil,3211.772mil)(3806.057mil,3211.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad J1-14(3534.843mil,3190.311mil) on Top Layer And Track (3554.528mil,3211.772mil)(3554.528mil,3229.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.474mil < 10mil) Between Pad LED1-1(3821.655mil,2646.025mil) on Top Layer And Track (3772.44mil,2619.842mil)(3829.526mil,2619.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.474mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.474mil < 10mil) Between Pad LED1-1(3821.655mil,2646.025mil) on Top Layer And Track (3829.526mil,2613.937mil)(3829.526mil,2619.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.474mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.88mil < 10mil) Between Pad LED1-1(3821.655mil,2646.025mil) on Top Layer And Track (3843.307mil,2570.63mil)(3843.307mil,2649.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.375mil < 10mil) Between Pad LED1-1(3821.655mil,2646.025mil) on Top Layer And Track (3844.809mil,2661.181mil)(3845.275mil,2661.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.375mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.88mil < 10mil) Between Pad LED1-2(3778.345mil,2646.025mil) on Top Layer And Track (3756.693mil,2570.63mil)(3756.693mil,2649.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.474mil < 10mil) Between Pad LED1-2(3778.345mil,2646.025mil) on Top Layer And Track (3772.441mil,2613.937mil)(3772.441mil,2619.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.474mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.474mil < 10mil) Between Pad LED1-2(3778.345mil,2646.025mil) on Top Layer And Track (3772.44mil,2619.842mil)(3829.526mil,2619.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.474mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.312mil < 10mil) Between Pad LED1-3(3778.345mil,2573.975mil) on Top Layer And Text "LED1" (3771.677mil,2595.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.094mil < 10mil) Between Pad LED1-3(3778.345mil,2573.975mil) on Top Layer And Track (3752.472mil,2546.37mil)(3752.472mil,2573.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.094mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.88mil < 10mil) Between Pad LED1-3(3778.345mil,2573.975mil) on Top Layer And Track (3756.693mil,2570.63mil)(3756.693mil,2649.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.312mil < 10mil) Between Pad LED1-4(3821.655mil,2573.975mil) on Top Layer And Text "LED1" (3771.677mil,2595.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.88mil < 10mil) Between Pad LED1-4(3821.655mil,2573.975mil) on Top Layer And Track (3843.307mil,2570.63mil)(3843.307mil,2649.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.455mil < 10mil) Between Pad LED1-4(3821.655mil,2573.975mil) on Top Layer And Track (3846.89mil,2463.254mil)(3846.89mil,2563.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.455mil < 10mil) Between Pad LED1-4(3821.655mil,2573.975mil) on Top Layer And Track (3846.89mil,2563.897mil)(3885.034mil,2563.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad P1-1(3905.945mil,2571.281mil) on Top Layer And Track (3846.89mil,2563.897mil)(3885.034mil,2563.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-1(3905.945mil,2571.281mil) on Top Layer And Track (3876.37mil,2604.303mil)(3903.63mil,2604.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.51mil < 10mil) Between Pad P1-1(3905.945mil,2571.281mil) on Top Layer And Track (3909.63mil,2610.303mil)(3909.63mil,2641.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.763mil < 10mil) Between Pad P1-4(4024.055mil,2571.281mil) on Top Layer And Track (4044.303mil,2611.37mil)(4044.303mil,2638.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad P1-4(4024.055mil,2571.281mil) on Top Layer And Track (4044.966mil,2563.897mil)(4083.11mil,2563.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad P1-5(3854.765mil,2418.721mil) on Top Layer And Track (3846.89mil,2463.254mil)(3846.89mil,2563.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad P1-5(3854.765mil,2418.721mil) on Top Layer And Track (3887.486mil,2394.606mil)(4042.514mil,2394.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad P1-6(4075.235mil,2418.721mil) on Top Layer And Track (3887.486mil,2394.606mil)(4042.514mil,2394.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.35mil < 10mil) Between Pad P1-6(4075.235mil,2418.721mil) on Top Layer And Track (4083.11mil,2463.504mil)(4083.11mil,2563.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad P3-1(4027.055mil,3023.719mil) on Top Layer And Track (4047.966mil,3031.103mil)(4086.11mil,3031.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.182mil < 10mil) Between Pad P3-3(3948.315mil,3023.719mil) on Top Layer And Text "U6" (3899mil,2979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P3-4(3908.945mil,3023.719mil) on Top Layer And Text "U6" (3899mil,2979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad P3-4(3908.945mil,3023.719mil) on Top Layer And Track (3849.89mil,3031.103mil)(3888.034mil,3031.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad P3-5(4078.235mil,3176.279mil) on Top Layer And Track (3890.486mil,3200.394mil)(4045.514mil,3200.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad P3-5(4078.235mil,3176.279mil) on Top Layer And Track (4086.11mil,3031.103mil)(4086.11mil,3131.746mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P3-6(3857.765mil,3176.279mil) on Top Layer And Track (3829.526mil,3097.599mil)(3829.526mil,3158.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.35mil < 10mil) Between Pad P3-6(3857.765mil,3176.279mil) on Top Layer And Track (3849.89mil,3031.103mil)(3849.89mil,3131.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad P3-6(3857.765mil,3176.279mil) on Top Layer And Track (3890.486mil,3200.394mil)(4045.514mil,3200.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.041mil < 10mil) Between Pad R1-1(3712.04mil,2600mil) on Top Layer And Text "R1" (3705.003mil,2578.329mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.3mil < 10mil) Between Pad R1-1(3712.04mil,2600mil) on Top Layer And Track (3666.448mil,2579.63mil)(3697.554mil,2579.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.74mil < 10mil) Between Pad R1-1(3712.04mil,2600mil) on Top Layer And Track (3715.366mil,2579.63mil)(3746.472mil,2579.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.74mil < 10mil) Between Pad R1-2(3677.96mil,2600mil) on Top Layer And Track (3666.448mil,2579.63mil)(3697.554mil,2579.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.279mil < 10mil) Between Pad R12-1(3805mil,2752.96mil) on Top Layer And Text "C25" (3823.342mil,2720.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.279mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.87mil < 10mil) Between Pad R12-2(3805mil,2787.04mil) on Top Layer And Text "4x8" (3820mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(3805mil,2787.04mil) on Top Layer And Text "R12" (3800.008mil,2800.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.745mil < 10mil) Between Pad R12-2(3805mil,2787.04mil) on Top Layer And Text "R13" (3740.008mil,2800.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.378mil < 10mil) Between Pad R12-2(3805mil,2787.04mil) on Top Layer And Text "R14" (3869.992mil,2799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(3770mil,2787.04mil) on Top Layer And Text "R13" (3740.008mil,2800.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.335mil < 10mil) Between Pad R14-1(3840mil,2822.96mil) on Top Layer And Text "4x8" (3820mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(3840mil,2822.96mil) on Top Layer And Text "R12" (3800.008mil,2800.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.828mil < 10mil) Between Pad R14-1(3840mil,2822.96mil) on Top Layer And Text "R14" (3869.992mil,2799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.828mil < 10mil) Between Pad R14-1(3840mil,2822.96mil) on Top Layer And Text "R15" (3879.992mil,2799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.335mil < 10mil) Between Pad R15-2(3875mil,2822.96mil) on Top Layer And Text "4x8" (3820mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.828mil < 10mil) Between Pad R15-2(3875mil,2822.96mil) on Top Layer And Text "R14" (3869.992mil,2799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.828mil < 10mil) Between Pad R15-2(3875mil,2822.96mil) on Top Layer And Text "R15" (3879.992mil,2799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.831mil < 10mil) Between Pad R15-2(3875mil,2822.96mil) on Top Layer And Text "R16" (3877mil,2788mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.712mil < 10mil) Between Pad R16-1(3890mil,2712.96mil) on Top Layer And Text "C25" (3823.342mil,2720.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.74mil < 10mil) Between Pad R16-1(3890mil,2712.96mil) on Top Layer And Track (3869.63mil,2691.448mil)(3869.63mil,2722.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.498mil < 10mil) Between Pad R16-1(3890mil,2712.96mil) on Top Layer And Track (3876.37mil,2696.327mil)(3903.63mil,2696.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.712mil < 10mil) Between Pad R16-2(3890mil,2747.04mil) on Top Layer And Text "C25" (3823.342mil,2720.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.74mil < 10mil) Between Pad R16-2(3890mil,2747.04mil) on Top Layer And Track (3869.63mil,2740.366mil)(3869.63mil,2771.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.224mil < 10mil) Between Pad R17-1(3967.96mil,2775mil) on Top Layer And Track (3953.112mil,2752.605mil)(3953.112mil,2757.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.332mil < 10mil) Between Pad R17-1(3967.96mil,2775mil) on Top Layer And Track (3953.112mil,2757.085mil)(4016.498mil,2757.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.332mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R17-2(4002.04mil,2775mil) on Top Layer And Text "R17" (4020.008mil,2765.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.332mil < 10mil) Between Pad R17-2(4002.04mil,2775mil) on Top Layer And Track (3953.112mil,2757.085mil)(4016.498mil,2757.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.332mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.054mil < 10mil) Between Pad R17-2(4002.04mil,2775mil) on Top Layer And Track (4016.498mil,2752.605mil)(4016.498mil,2757.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.054mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.195mil < 10mil) Between Pad R18-2(4085mil,2712.04mil) on Top Layer And Track (4070.303mil,2730.37mil)(4101.409mil,2730.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(3312.04mil,2760mil) on Top Layer And Text "C11" (3344.997mil,2736.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad R2-2(3312.04mil,2760mil) on Top Layer And Text "R2" (3326.661mil,2799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(3422.04mil,3125mil) on Top Layer And Text "R3" (3383.339mil,3100.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(3387.96mil,3125mil) on Top Layer And Text "R3" (3383.339mil,3100.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(3385mil,3089.08mil) on Top Layer And Text "R3" (3383.339mil,3100.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(3385mil,3089.08mil) on Top Layer And Text "R4" (3355.003mil,3088.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(3385mil,3055mil) on Top Layer And Text "R4" (3355.003mil,3088.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.306mil < 10mil) Between Pad R4-2(3385mil,3055mil) on Top Layer And Track (3400.303mil,3035.817mil)(3431.409mil,3035.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(4135mil,2875mil) on Top Layer And Text "R5" (4144.997mil,2873.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad R5-1(4135mil,2875mil) on Top Layer And Text "R6" (4114.997mil,2873.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.872mil < 10mil) Between Pad R5-1(4135mil,2875mil) on Top Layer And Text "SW" (4114mil,2839mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.785mil < 10mil) Between Pad R5-2(4135mil,2909.08mil) on Top Layer And Text "485" (4094mil,2929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(4135mil,2909.08mil) on Top Layer And Text "R5" (4144.997mil,2873.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad R5-2(4135mil,2909.08mil) on Top Layer And Text "R6" (4114.997mil,2873.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(4100mil,2875mil) on Top Layer And Text "R6" (4114.997mil,2873.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.184mil < 10mil) Between Pad R6-1(4100mil,2875mil) on Top Layer And Text "SW" (4114mil,2839mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.785mil < 10mil) Between Pad R6-2(4100mil,2909.08mil) on Top Layer And Text "485" (4094mil,2929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(4100mil,2909.08mil) on Top Layer And Text "R6" (4114.997mil,2873.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(3425mil,3055mil) on Top Layer And Text "C22" (3444.997mil,3044.529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad R7-1(3425mil,3055mil) on Top Layer And Text "R7" (3464.997mil,3052.419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.048mil < 10mil) Between Pad R7-1(3425mil,3055mil) on Top Layer And Track (3400.303mil,3035.817mil)(3431.409mil,3035.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(3425mil,3089.08mil) on Top Layer And Text "C22" (3444.997mil,3044.529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(3425mil,3089.08mil) on Top Layer And Text "R3" (3383.339mil,3100.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.373mil < 10mil) Between Pad R7-2(3425mil,3089.08mil) on Top Layer And Text "R7" (3464.997mil,3052.419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(3348.275mil,2915mil) on Top Layer And Text "C20" (3371.658mil,2934.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(3348.275mil,2915mil) on Top Layer And Text "R9" (3335.315mil,2921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(3382.355mil,2915mil) on Top Layer And Text "C20" (3371.658mil,2934.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.582mil < 10mil) Between Pad R8-2(3382.355mil,2915mil) on Top Layer And Text "R9" (3335.315mil,2921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S1-1(3255mil,2858.98mil) on Top Layer And Track (3194.323mil,2865.228mil)(3220.228mil,2865.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.138mil < 10mil) Between Pad S1-1(3255mil,2858.98mil) on Top Layer And Track (3197.898mil,2829.63mil)(3229.004mil,2829.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.138mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.138mil < 10mil) Between Pad S1-1(3255mil,2858.98mil) on Top Layer And Track (3246.816mil,2829.63mil)(3277.922mil,2829.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.138mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.343mil < 10mil) Between Pad S1-1(3255mil,2858.98mil) on Top Layer And Track (3283.922mil,2796.37mil)(3283.922mil,2823.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S1-1(3255mil,2858.98mil) on Top Layer And Track (3289.772mil,2865.228mil)(3315.677mil,2865.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad S1-2(3255mil,3031.02mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad S1-2(3255mil,3031.02mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad S1-2(3255mil,3031.02mil) on Top Layer And Track (3222.335mil,3066.325mil)(3222.39mil,3076.38mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.092mil < 10mil) Between Pad S1-2(3255mil,3031.02mil) on Top Layer And Track (3222.335mil,3066.325mil)(3346.445mil,3066.325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.092mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.763mil < 10mil) Between Pad U1-A5(3462.992mil,2689.488mil) on Top Layer And Track (3462.99mil,2708.256mil)(3462.99mil,2718.256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.763mil < 10mil) Between Pad U1-E1(3337.008mil,2563.504mil) on Top Layer And Track (3308.24mil,2563.506mil)(3318.24mil,2563.506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.763mil < 10mil) Between Pad U1-K1(3337.008mil,2406.024mil) on Top Layer And Track (3308.24mil,2406.026mil)(3318.24mil,2406.026mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.763mil < 10mil) Between Pad U1-K10(3620.472mil,2406.024mil) on Top Layer And Track (3620.47mil,2377.256mil)(3620.47mil,2387.256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.763mil < 10mil) Between Pad U1-K10(3620.472mil,2406.024mil) on Top Layer And Track (3639.24mil,2406.026mil)(3649.24mil,2406.026mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.443mil < 10mil) Between Pad U2-1(3658.445mil,3003.62mil) on Top Layer And Text "C16" (3606mil,3018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.939mil < 10mil) Between Pad U2-1(3658.445mil,3003.62mil) on Top Layer And Track (3653.383mil,3014.496mil)(3706.627mil,3014.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.024mil < 10mil) Between Pad U2-2(3658.445mil,2987.87mil) on Top Layer And Track (3644.63mil,2954.221mil)(3644.63mil,2985.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.024mil < 10mil) Between Pad U2-3(3658.445mil,2972.13mil) on Top Layer And Track (3644.63mil,2954.221mil)(3644.63mil,2985.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.024mil < 10mil) Between Pad U2-4(3658.445mil,2956.38mil) on Top Layer And Track (3644.63mil,2954.221mil)(3644.63mil,2985.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.939mil < 10mil) Between Pad U2-4(3658.445mil,2956.38mil) on Top Layer And Track (3653.383mil,2945.504mil)(3706.627mil,2945.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Pad U2-4(3658.445mil,2956.38mil) on Top Layer And Track (3658.303mil,2939.63mil)(3689.409mil,2939.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.939mil < 10mil) Between Pad U2-5(3701.555mil,2956.38mil) on Top Layer And Track (3653.383mil,2945.504mil)(3706.627mil,2945.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Pad U2-5(3701.555mil,2956.38mil) on Top Layer And Track (3707.221mil,2939.63mil)(3738.327mil,2939.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.024mil < 10mil) Between Pad U2-5(3701.555mil,2956.38mil) on Top Layer And Track (3720.37mil,2949.673mil)(3720.37mil,2980.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad U3-1(3720.669mil,2767.399mil) on Top Layer And Track (3733.044mil,2744.716mil)(3733.044mil,2754.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad U3-11(3621.299mil,2767.399mil) on Top Layer And Track (3608.934mil,2744.716mil)(3608.934mil,2754.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.505mil < 10mil) Between Pad U3-14(3690.669mil,2757.069mil) on Top Layer And Track (3703.686mil,2744.716mil)(3733.044mil,2744.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.561mil < 10mil) Between Pad U3-2(3720.669mil,2787.089mil) on Top Layer And Text "R13" (3740.008mil,2800.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.051mil < 10mil) Between Pad U3-3(3720.669mil,2806.769mil) on Top Layer And Text "R13" (3740.008mil,2800.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.051mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.125mil < 10mil) Between Pad U3-4(3720.669mil,2826.459mil) on Top Layer And Text "R13" (3740.008mil,2800.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.125mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad U3-4(3720.669mil,2826.459mil) on Top Layer And Track (3733.044mil,2839.468mil)(3733.044mil,2849.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.293mil < 10mil) Between Pad U3-5(3690.669mil,2836.789mil) on Top Layer And Track (3658.303mil,2855.37mil)(3689.409mil,2855.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.293mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.505mil < 10mil) Between Pad U3-5(3690.669mil,2836.789mil) on Top Layer And Track (3703.686mil,2849.142mil)(3733.044mil,2849.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.243mil < 10mil) Between Pad U3-5(3690.669mil,2836.789mil) on Top Layer And Track (3707.221mil,2855.37mil)(3738.327mil,2855.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.293mil < 10mil) Between Pad U3-6(3670.989mil,2836.789mil) on Top Layer And Track (3658.303mil,2855.37mil)(3689.409mil,2855.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.293mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.495mil < 10mil) Between Pad U3-7(3651.299mil,2836.789mil) on Top Layer And Track (3608.934mil,2849.142mil)(3638.292mil,2849.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.293mil < 10mil) Between Pad U3-7(3651.299mil,2836.789mil) on Top Layer And Track (3652.303mil,2861.37mil)(3652.303mil,2888.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.293mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.499mil < 10mil) Between Pad U3-7(3651.299mil,2836.789mil) on Top Layer And Track (3658.303mil,2855.37mil)(3689.409mil,2855.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.499mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Pad U3-8(3621.299mil,2826.459mil) on Top Layer And Track (3595.697mil,2826.37mil)(3595.697mil,2853.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad U3-8(3621.299mil,2826.459mil) on Top Layer And Track (3608.934mil,2839.468mil)(3608.934mil,2849.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.717mil < 10mil) Between Pad U4-A2(3460mil,2949.25mil) on Top Layer And Track (3432.591mil,2937.591mil)(3487.409mil,2937.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.717mil < 10mil) Between Pad U4-A3(3444.25mil,2949.25mil) on Top Layer And Track (3432.591mil,2937.591mil)(3432.591mil,2992.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.717mil < 10mil) Between Pad U4-A3(3444.25mil,2949.25mil) on Top Layer And Track (3432.591mil,2937.591mil)(3487.409mil,2937.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.717mil < 10mil) Between Pad U4-B1(3475.75mil,2965mil) on Top Layer And Track (3487.409mil,2937.591mil)(3487.409mil,2992.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.717mil < 10mil) Between Pad U4-B3(3444.25mil,2965mil) on Top Layer And Track (3432.591mil,2937.591mil)(3432.591mil,2992.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.717mil < 10mil) Between Pad U4-C1(3475.75mil,2980.75mil) on Top Layer And Track (3432.591mil,2992.409mil)(3487.409mil,2992.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.865mil < 10mil) Between Pad U4-C1(3475.75mil,2980.75mil) on Top Layer And Track (3449.221mil,2996.557mil)(3480.327mil,2996.557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.717mil < 10mil) Between Pad U4-C1(3475.75mil,2980.75mil) on Top Layer And Track (3487.409mil,2937.591mil)(3487.409mil,2992.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.717mil < 10mil) Between Pad U4-C2(3460mil,2980.75mil) on Top Layer And Track (3432.591mil,2992.409mil)(3487.409mil,2992.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.865mil < 10mil) Between Pad U4-C2(3460mil,2980.75mil) on Top Layer And Track (3449.221mil,2996.557mil)(3480.327mil,2996.557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.717mil < 10mil) Between Pad U4-C3(3444.25mil,2980.75mil) on Top Layer And Track (3432.591mil,2937.591mil)(3432.591mil,2992.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.717mil < 10mil) Between Pad U4-C3(3444.25mil,2980.75mil) on Top Layer And Track (3432.591mil,2992.409mil)(3487.409mil,2992.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.629mil < 10mil) Between Pad U4-C3(3444.25mil,2980.75mil) on Top Layer And Track (3449.221mil,2996.557mil)(3480.327mil,2996.557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.629mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.108mil < 10mil) Between Pad U5-1(3228.78mil,3166.76mil) on Top Layer And Track (3222.335mil,3190.435mil)(3222.39mil,3181.38mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.108mil < 10mil) Between Pad U5-4(3228.78mil,3090mil) on Top Layer And Track (3222.335mil,3066.325mil)(3222.39mil,3076.38mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.7mil < 10mil) Between Pad U5-5(3340mil,3090mil) on Top Layer And Text "R4" (3355.003mil,3088.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.108mil < 10mil) Between Pad U5-5(3340mil,3090mil) on Top Layer And Track (3346.39mil,3075.38mil)(3346.445mil,3066.325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad U6-12(3935.88mil,2939.94mil) on Top Layer And Track (3903.355mil,2946.585mil)(3922.871mil,2946.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad U6-13(3910mil,2914.06mil) on Top Layer And Track (3903.355mil,2927.069mil)(3903.355mil,2946.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.958mil < 10mil) Between Pad U6-16(3910mil,2855mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad U6-16(3910mil,2855mil) on Top Layer And Track (3903.355mil,2822.475mil)(3903.355mil,2841.991mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.505mil < 10mil) Between Pad U6-16(3910mil,2855mil) on Top Layer And Track (3903.355mil,2841.991mil)(3922.871mil,2822.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad U6-4(3994.94mil,2829.12mil) on Top Layer And Track (4007.949mil,2822.475mil)(4027.465mil,2822.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad U6-5(4020.82mil,2855mil) on Top Layer And Track (4027.465mil,2822.475mil)(4027.465mil,2841.991mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Pad U6-9(3994.94mil,2939.94mil) on Top Layer And Track (4007.949mil,2946.585mil)(4027.465mil,2946.585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.361mil < 10mil) Between Pad U7-1(3936.73mil,2738.39mil) on Top Layer And Track (3953.112mil,2752.605mil)(3953.112mil,2757.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.841mil < 10mil) Between Pad U7-1(3936.73mil,2738.39mil) on Top Layer And Track (3953.112mil,2757.085mil)(4016.498mil,2757.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.841mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad U7-2(3936.73mil,2712.8mil) on Top Layer And Text "U7" (3968.339mil,2690.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.253mil < 10mil) Between Pad U7-3(3936.73mil,2687.21mil) on Top Layer And Text "U7" (3968.339mil,2690.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.951mil < 10mil) Between Pad U7-3(3936.73mil,2687.21mil) on Top Layer And Track (3876.37mil,2696.327mil)(3903.63mil,2696.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-3(3936.73mil,2687.21mil) on Top Layer And Track (3909.63mil,2659.221mil)(3909.63mil,2690.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad U7-4(3936.73mil,2661.61mil) on Top Layer And Text "C26" (3918.342mil,2625.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-4(3936.73mil,2661.61mil) on Top Layer And Track (3909.63mil,2659.221mil)(3909.63mil,2690.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.364mil < 10mil) Between Pad U7-4(3936.73mil,2661.61mil) on Top Layer And Track (3953.504mil,2642.914mil)(3953.504mil,2647.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.364mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.842mil < 10mil) Between Pad U7-4(3936.73mil,2661.61mil) on Top Layer And Track (3953.504mil,2642.914mil)(4016.89mil,2642.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-5(4033.27mil,2661.61mil) on Top Layer And Text "R18" (4040.864mil,2634.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.842mil < 10mil) Between Pad U7-5(4033.27mil,2661.61mil) on Top Layer And Track (3953.504mil,2642.914mil)(4016.89mil,2642.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.364mil < 10mil) Between Pad U7-5(4033.27mil,2661.61mil) on Top Layer And Track (4016.89mil,2642.914mil)(4016.89mil,2647.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.364mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.079mil < 10mil) Between Pad U7-5(4033.27mil,2661.61mil) on Top Layer And Track (4050.303mil,2644.63mil)(4081.409mil,2644.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.079mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad U7-7(4033.27mil,2712.8mil) on Top Layer And Text "U7" (3968.339mil,2690.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.841mil < 10mil) Between Pad U7-8(4033.27mil,2738.39mil) on Top Layer And Track (3953.112mil,2757.085mil)(4016.498mil,2757.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.841mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.361mil < 10mil) Between Pad U7-8(4033.27mil,2738.39mil) on Top Layer And Track (4016.498mil,2752.605mil)(4016.498mil,2757.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.377mil < 10mil) Between Pad U7-8(4033.27mil,2738.39mil) on Top Layer And Track (4064.303mil,2736.37mil)(4064.303mil,2763.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad XT1-1(3265mil,2632.2mil) on Top Layer And Text "A" (3243.24mil,2639.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.793mil < 10mil) Between Pad XT1-1(3265mil,2632.2mil) on Top Layer And Track (3239.225mil,2652.804mil)(3290.405mil,2652.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.129mil < 10mil) Between Pad XT1-1(3265mil,2632.2mil) on Top Layer And Track (3239.41mil,2603.94mil)(3239.41mil,2613.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.129mil < 10mil) Between Pad XT1-1(3265mil,2632.2mil) on Top Layer And Track (3290.59mil,2603.94mil)(3290.59mil,2613.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad XT1-2(3265mil,2585mil) on Top Layer And Text "XT1" (3274.997mil,2561.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.811mil < 10mil) Between Pad XT1-2(3265mil,2585mil) on Top Layer And Track (3229.63mil,2568.591mil)(3229.63mil,2599.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.129mil < 10mil) Between Pad XT1-2(3265mil,2585mil) on Top Layer And Track (3239.41mil,2556.74mil)(3239.41mil,2566.06mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.129mil < 10mil) Between Pad XT1-2(3265mil,2585mil) on Top Layer And Track (3239.41mil,2603.94mil)(3239.41mil,2613.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.129mil < 10mil) Between Pad XT1-2(3265mil,2585mil) on Top Layer And Track (3290.59mil,2556.74mil)(3290.59mil,2566.06mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.129mil < 10mil) Between Pad XT1-2(3265mil,2585mil) on Top Layer And Track (3290.59mil,2603.94mil)(3290.59mil,2613.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.811mil < 10mil) Between Pad XT1-3(3265mil,2537.8mil) on Top Layer And Track (3229.63mil,2519.673mil)(3229.63mil,2550.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.129mil < 10mil) Between Pad XT1-3(3265mil,2537.8mil) on Top Layer And Track (3239.41mil,2556.74mil)(3239.41mil,2566.06mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.608mil < 10mil) Between Pad XT1-3(3265mil,2537.8mil) on Top Layer And Track (3239.966mil,2517.381mil)(3291.146mil,2517.381mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.608mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.129mil < 10mil) Between Pad XT1-3(3265mil,2537.8mil) on Top Layer And Track (3290.59mil,2556.74mil)(3290.59mil,2566.06mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.129mil]
Rule Violations :497

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.137mil < 10mil) Between Text "C22" (3444.997mil,3044.529mil) on Top Overlay And Text "R3" (3383.339mil,3100.003mil) on Top Overlay Silk Text to Silk Clearance [8.137mil]
   Violation between Silk To Silk Clearance Constraint: (6.747mil < 10mil) Between Text "U1" (3491.671mil,2725.003mil) on Top Overlay And Track (3313.24mil,2713.256mil)(3644.24mil,2713.256mil) on Top Overlay Silk Text to Silk Clearance [6.747mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room BGA (Bounding Region = (3313.565mil, 2385mil, 3650mil, 2715mil) (InComponentClass('Room Definition1'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:06