// Seed: 2680042930
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_3 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0(
      id_3, id_3, id_5
  ); id_6 :
  assert property (@(posedge id_2) id_6)
  else begin
    id_1[""] <= id_2;
  end
endmodule
