// Seed: 1186256870
module module_0 (
    input id_0,
    input id_1,
    input reg id_2,
    output reg id_3
);
  reg id_4;
  assign id_3 = id_1;
  assign id_3 = id_2;
  always @(*) begin
    if (id_0) begin
      id_3 = id_1;
      SystemTFIdentifier(1);
      id_4 <= id_0;
      id_3 <= "";
      if (1) begin
        id_4 = id_2;
      end else id_4 <= (id_2);
    end else id_3 <= id_1;
  end
endmodule
