<stg><name>ip_handler_top</name>


<trans_list>

<trans id="183" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:0 %myIpAddress_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %myIpAddress

]]></Node>
<StgValue><ssdm name="myIpAddress_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
.split:1 %myIpAddress_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="myIpAddress_c"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:99 %call_ln595 = call void @convert_net_axis_to_axis<512>, i512 %m_axis_arp_V_data_V, i64 %m_axis_arp_V_keep_V, i64 %m_axis_arp_V_strb_V, i1 %m_axis_arp_V_last_V, i1024 %m_axis_arp_internal

]]></Node>
<StgValue><ssdm name="call_ln595"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:0 %myIpAddress_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %myIpAddress

]]></Node>
<StgValue><ssdm name="myIpAddress_read"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:97 %call_ln0 = call void @entry_proc, i32 %myIpAddress_read, i32 %myIpAddress_c

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:98 %call_ln592 = call void @convert_axis_to_net_axis<512>, i512 %s_axis_raw_V_data_V, i64 %s_axis_raw_V_keep_V, i64 %s_axis_raw_V_strb_V, i1 %s_axis_raw_V_last_V, i1024 %s_axis_raw_internal

]]></Node>
<StgValue><ssdm name="call_ln592"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:99 %call_ln595 = call void @convert_net_axis_to_axis<512>, i512 %m_axis_arp_V_data_V, i64 %m_axis_arp_V_keep_V, i64 %m_axis_arp_V_strb_V, i1 %m_axis_arp_V_last_V, i1024 %m_axis_arp_internal

]]></Node>
<StgValue><ssdm name="call_ln595"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:98 %call_ln592 = call void @convert_axis_to_net_axis<512>, i512 %s_axis_raw_V_data_V, i64 %s_axis_raw_V_keep_V, i64 %s_axis_raw_V_strb_V, i1 %s_axis_raw_V_last_V, i1024 %s_axis_raw_internal

]]></Node>
<StgValue><ssdm name="call_ln592"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:99 %call_ln595 = call void @convert_net_axis_to_axis<512>, i512 %m_axis_arp_V_data_V, i64 %m_axis_arp_V_keep_V, i64 %m_axis_arp_V_strb_V, i1 %m_axis_arp_V_last_V, i1024 %m_axis_arp_internal

]]></Node>
<StgValue><ssdm name="call_ln595"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1" op_3_bw="16" op_4_bw="112" op_5_bw="1" op_6_bw="16" op_7_bw="1024" op_8_bw="0">
<![CDATA[
.split:106 %call_ln523 = call void @detect_eth_protocol<512>, i1024 %s_axis_raw_internal, i1 %header_ready_1, i16 %header_idx_1, i112 %header_header_V_1, i1 %metaWritten_1, i16 %etherTypeFifo, i1024 %ethDataFifo

]]></Node>
<StgValue><ssdm name="call_ln523"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1" op_3_bw="16" op_4_bw="112" op_5_bw="1" op_6_bw="16" op_7_bw="1024" op_8_bw="0">
<![CDATA[
.split:106 %call_ln523 = call void @detect_eth_protocol<512>, i1024 %s_axis_raw_internal, i1 %header_ready_1, i16 %header_idx_1, i112 %header_header_V_1, i1 %metaWritten_1, i16 %etherTypeFifo, i1024 %ethDataFifo

]]></Node>
<StgValue><ssdm name="call_ln523"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1" op_3_bw="16" op_4_bw="112" op_5_bw="1" op_6_bw="16" op_7_bw="1024" op_8_bw="0">
<![CDATA[
.split:106 %call_ln523 = call void @detect_eth_protocol<512>, i1024 %s_axis_raw_internal, i1 %header_ready_1, i16 %header_idx_1, i112 %header_header_V_1, i1 %metaWritten_1, i16 %etherTypeFifo, i1024 %ethDataFifo

]]></Node>
<StgValue><ssdm name="call_ln523"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="1024" op_4_bw="16" op_5_bw="1024" op_6_bw="1024" op_7_bw="1024" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:107 %call_ln525 = call void @route_by_eth_protocol<512>, i1 %rep_fsmState_V, i16 %etherTypeFifo, i1024 %ethDataFifo, i16 %rep_etherType_V, i1024 %m_axis_arp_internal, i1024 %ipv4ShiftFifo, i1024 %ipv6ShiftFifo

]]></Node>
<StgValue><ssdm name="call_ln525"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="43" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="1024" op_4_bw="16" op_5_bw="1024" op_6_bw="1024" op_7_bw="1024" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:107 %call_ln525 = call void @route_by_eth_protocol<512>, i1 %rep_fsmState_V, i16 %etherTypeFifo, i1024 %ethDataFifo, i16 %rep_etherType_V, i1024 %m_axis_arp_internal, i1024 %ipv4ShiftFifo, i1024 %ipv6ShiftFifo

]]></Node>
<StgValue><ssdm name="call_ln525"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="44" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="1024" op_5_bw="1" op_6_bw="577" op_7_bw="0">
<![CDATA[
.split:108 %call_ln527 = call void @ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>, i1 %fsmState_1, i512 %prevWord_data_V_1, i64 %prevWord_keep_V_1, i1024 %ipv4ShiftFifo, i1 %rs_firstWord_1, i577 %ipDataFifo

]]></Node>
<StgValue><ssdm name="call_ln527"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="45" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="1024" op_5_bw="1" op_6_bw="577" op_7_bw="0">
<![CDATA[
.split:108 %call_ln527 = call void @ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>, i1 %fsmState_1, i512 %prevWord_data_V_1, i64 %prevWord_keep_V_1, i1024 %ipv4ShiftFifo, i1 %rs_firstWord_1, i577 %ipDataFifo

]]></Node>
<StgValue><ssdm name="call_ln527"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="46" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="577" op_3_bw="1" op_4_bw="16" op_5_bw="160" op_6_bw="1024" op_7_bw="1" op_8_bw="1" op_9_bw="8" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.split:110 %call_ln530 = call void @extract_ip_meta<512>, i32 %myIpAddress_c, i577 %ipDataFifo, i1 %header_ready, i16 %header_idx, i160 %header_header_V, i1024 %ipDataMetaFifo, i1 %metaWritten, i1 %validIpAddressFifo, i8 %ipv4ProtocolFifo

]]></Node>
<StgValue><ssdm name="call_ln530"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="47" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="577" op_3_bw="1" op_4_bw="16" op_5_bw="160" op_6_bw="1024" op_7_bw="1" op_8_bw="1" op_9_bw="8" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.split:110 %call_ln530 = call void @extract_ip_meta<512>, i32 %myIpAddress_c, i577 %ipDataFifo, i1 %header_ready, i16 %header_idx, i160 %header_header_V, i1024 %ipDataMetaFifo, i1 %metaWritten, i1 %validIpAddressFifo, i8 %ipv4ProtocolFifo

]]></Node>
<StgValue><ssdm name="call_ln530"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="48" st_id="13" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="577" op_3_bw="1" op_4_bw="17" op_5_bw="17" op_6_bw="17" op_7_bw="17" op_8_bw="17" op_9_bw="17" op_10_bw="17" op_11_bw="17" op_12_bw="17" op_13_bw="17" op_14_bw="17" op_15_bw="17" op_16_bw="17" op_17_bw="17" op_18_bw="17" op_19_bw="17" op_20_bw="17" op_21_bw="17" op_22_bw="17" op_23_bw="17" op_24_bw="17" op_25_bw="17" op_26_bw="17" op_27_bw="17" op_28_bw="17" op_29_bw="17" op_30_bw="17" op_31_bw="17" op_32_bw="17" op_33_bw="17" op_34_bw="544" op_35_bw="0" op_36_bw="0">
<![CDATA[
.split:111 %call_ln532 = call void @ip_handler_compute_ipv4_checksum, i1024 %ipDataMetaFifo, i577 %ipDataCheckFifo, i1 %cics_firstWord, i17 %cics_ip_sums_sum_V_0, i17 %cics_ip_sums_sum_V_1, i17 %cics_ip_sums_sum_V_2, i17 %cics_ip_sums_sum_V_3, i17 %cics_ip_sums_sum_V_4, i17 %cics_ip_sums_sum_V_5, i17 %cics_ip_sums_sum_V_6, i17 %cics_ip_sums_sum_V_7, i17 %cics_ip_sums_sum_V_8, i17 %cics_ip_sums_sum_V_9, i17 %cics_ip_sums_sum_V_10, i17 %cics_ip_sums_sum_V_11, i17 %cics_ip_sums_sum_V_12, i17 %cics_ip_sums_sum_V_13, i17 %cics_ip_sums_sum_V_14, i17 %cics_ip_sums_sum_V_15, i17 %cics_ip_sums_sum_V_16, i17 %cics_ip_sums_sum_V_17, i17 %cics_ip_sums_sum_V_18, i17 %cics_ip_sums_sum_V_19, i17 %cics_ip_sums_sum_V_20, i17 %cics_ip_sums_sum_V_21, i17 %cics_ip_sums_sum_V_22, i17 %cics_ip_sums_sum_V_23, i17 %cics_ip_sums_sum_V_24, i17 %cics_ip_sums_sum_V_25, i17 %cics_ip_sums_sum_V_26, i17 %cics_ip_sums_sum_V_27, i17 %cics_ip_sums_sum_V_28, i17 %cics_ip_sums_sum_V_29, i544 %iph_subSumsFifoOut

]]></Node>
<StgValue><ssdm name="call_ln532"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="49" st_id="14" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="577" op_3_bw="1" op_4_bw="17" op_5_bw="17" op_6_bw="17" op_7_bw="17" op_8_bw="17" op_9_bw="17" op_10_bw="17" op_11_bw="17" op_12_bw="17" op_13_bw="17" op_14_bw="17" op_15_bw="17" op_16_bw="17" op_17_bw="17" op_18_bw="17" op_19_bw="17" op_20_bw="17" op_21_bw="17" op_22_bw="17" op_23_bw="17" op_24_bw="17" op_25_bw="17" op_26_bw="17" op_27_bw="17" op_28_bw="17" op_29_bw="17" op_30_bw="17" op_31_bw="17" op_32_bw="17" op_33_bw="17" op_34_bw="544" op_35_bw="0" op_36_bw="0">
<![CDATA[
.split:111 %call_ln532 = call void @ip_handler_compute_ipv4_checksum, i1024 %ipDataMetaFifo, i577 %ipDataCheckFifo, i1 %cics_firstWord, i17 %cics_ip_sums_sum_V_0, i17 %cics_ip_sums_sum_V_1, i17 %cics_ip_sums_sum_V_2, i17 %cics_ip_sums_sum_V_3, i17 %cics_ip_sums_sum_V_4, i17 %cics_ip_sums_sum_V_5, i17 %cics_ip_sums_sum_V_6, i17 %cics_ip_sums_sum_V_7, i17 %cics_ip_sums_sum_V_8, i17 %cics_ip_sums_sum_V_9, i17 %cics_ip_sums_sum_V_10, i17 %cics_ip_sums_sum_V_11, i17 %cics_ip_sums_sum_V_12, i17 %cics_ip_sums_sum_V_13, i17 %cics_ip_sums_sum_V_14, i17 %cics_ip_sums_sum_V_15, i17 %cics_ip_sums_sum_V_16, i17 %cics_ip_sums_sum_V_17, i17 %cics_ip_sums_sum_V_18, i17 %cics_ip_sums_sum_V_19, i17 %cics_ip_sums_sum_V_20, i17 %cics_ip_sums_sum_V_21, i17 %cics_ip_sums_sum_V_22, i17 %cics_ip_sums_sum_V_23, i17 %cics_ip_sums_sum_V_24, i17 %cics_ip_sums_sum_V_25, i17 %cics_ip_sums_sum_V_26, i17 %cics_ip_sums_sum_V_27, i17 %cics_ip_sums_sum_V_28, i17 %cics_ip_sums_sum_V_29, i544 %iph_subSumsFifoOut

]]></Node>
<StgValue><ssdm name="call_ln532"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="50" st_id="15" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="577" op_3_bw="1" op_4_bw="17" op_5_bw="17" op_6_bw="17" op_7_bw="17" op_8_bw="17" op_9_bw="17" op_10_bw="17" op_11_bw="17" op_12_bw="17" op_13_bw="17" op_14_bw="17" op_15_bw="17" op_16_bw="17" op_17_bw="17" op_18_bw="17" op_19_bw="17" op_20_bw="17" op_21_bw="17" op_22_bw="17" op_23_bw="17" op_24_bw="17" op_25_bw="17" op_26_bw="17" op_27_bw="17" op_28_bw="17" op_29_bw="17" op_30_bw="17" op_31_bw="17" op_32_bw="17" op_33_bw="17" op_34_bw="544" op_35_bw="0" op_36_bw="0">
<![CDATA[
.split:111 %call_ln532 = call void @ip_handler_compute_ipv4_checksum, i1024 %ipDataMetaFifo, i577 %ipDataCheckFifo, i1 %cics_firstWord, i17 %cics_ip_sums_sum_V_0, i17 %cics_ip_sums_sum_V_1, i17 %cics_ip_sums_sum_V_2, i17 %cics_ip_sums_sum_V_3, i17 %cics_ip_sums_sum_V_4, i17 %cics_ip_sums_sum_V_5, i17 %cics_ip_sums_sum_V_6, i17 %cics_ip_sums_sum_V_7, i17 %cics_ip_sums_sum_V_8, i17 %cics_ip_sums_sum_V_9, i17 %cics_ip_sums_sum_V_10, i17 %cics_ip_sums_sum_V_11, i17 %cics_ip_sums_sum_V_12, i17 %cics_ip_sums_sum_V_13, i17 %cics_ip_sums_sum_V_14, i17 %cics_ip_sums_sum_V_15, i17 %cics_ip_sums_sum_V_16, i17 %cics_ip_sums_sum_V_17, i17 %cics_ip_sums_sum_V_18, i17 %cics_ip_sums_sum_V_19, i17 %cics_ip_sums_sum_V_20, i17 %cics_ip_sums_sum_V_21, i17 %cics_ip_sums_sum_V_22, i17 %cics_ip_sums_sum_V_23, i17 %cics_ip_sums_sum_V_24, i17 %cics_ip_sums_sum_V_25, i17 %cics_ip_sums_sum_V_26, i17 %cics_ip_sums_sum_V_27, i17 %cics_ip_sums_sum_V_28, i17 %cics_ip_sums_sum_V_29, i544 %iph_subSumsFifoOut

]]></Node>
<StgValue><ssdm name="call_ln532"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="51" st_id="16" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:112 %call_ln534 = call void @ip_handler_check_ipv4_checksum<32>, i544 %iph_subSumsFifoOut, i1 %validChecksumFifo

]]></Node>
<StgValue><ssdm name="call_ln534"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="52" st_id="17" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:112 %call_ln534 = call void @ip_handler_check_ipv4_checksum<32>, i544 %iph_subSumsFifoOut, i1 %validChecksumFifo

]]></Node>
<StgValue><ssdm name="call_ln534"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="53" st_id="18" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:112 %call_ln534 = call void @ip_handler_check_ipv4_checksum<32>, i544 %iph_subSumsFifoOut, i1 %validChecksumFifo

]]></Node>
<StgValue><ssdm name="call_ln534"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="54" st_id="19" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:112 %call_ln534 = call void @ip_handler_check_ipv4_checksum<32>, i544 %iph_subSumsFifoOut, i1 %validChecksumFifo

]]></Node>
<StgValue><ssdm name="call_ln534"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="55" st_id="20" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:112 %call_ln534 = call void @ip_handler_check_ipv4_checksum<32>, i544 %iph_subSumsFifoOut, i1 %validChecksumFifo

]]></Node>
<StgValue><ssdm name="call_ln534"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="56" st_id="21" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:112 %call_ln534 = call void @ip_handler_check_ipv4_checksum<32>, i544 %iph_subSumsFifoOut, i1 %validChecksumFifo

]]></Node>
<StgValue><ssdm name="call_ln534"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="57" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="577" op_6_bw="577" op_7_bw="0" op_8_bw="0">
<![CDATA[
.split:113 %call_ln536 = call void @ip_invalid_dropper<512>, i2 %iid_state, i1 %validChecksumFifo, i1 %validIpAddressFifo, i1 %ipv4ValidFifo, i577 %ipDataCheckFifo, i577 %ipDataDropFifo

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="58" st_id="23" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:102 %call_ln604 = call void @convert_net_axis_to_axis<512>.3, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, i1024 %m_axis_icmp_internal

]]></Node>
<StgValue><ssdm name="call_ln604"/></StgValue>
</operation>

<operation id="59" st_id="23" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:104 %call_ln610 = call void @convert_net_axis_to_axis<512>.5, i512 %m_axis_tcp_V_data_V, i64 %m_axis_tcp_V_keep_V, i64 %m_axis_tcp_V_strb_V, i1 %m_axis_tcp_V_last_V, i1024 %m_axis_tcp_internal

]]></Node>
<StgValue><ssdm name="call_ln610"/></StgValue>
</operation>

<operation id="60" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="577" op_6_bw="577" op_7_bw="0" op_8_bw="0">
<![CDATA[
.split:113 %call_ln536 = call void @ip_invalid_dropper<512>, i2 %iid_state, i1 %validChecksumFifo, i1 %validIpAddressFifo, i1 %ipv4ValidFifo, i577 %ipDataCheckFifo, i577 %ipDataDropFifo

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="61" st_id="24" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:102 %call_ln604 = call void @convert_net_axis_to_axis<512>.3, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, i1024 %m_axis_icmp_internal

]]></Node>
<StgValue><ssdm name="call_ln604"/></StgValue>
</operation>

<operation id="62" st_id="24" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:104 %call_ln610 = call void @convert_net_axis_to_axis<512>.5, i512 %m_axis_tcp_V_data_V, i64 %m_axis_tcp_V_keep_V, i64 %m_axis_tcp_V_strb_V, i1 %m_axis_tcp_V_last_V, i1024 %m_axis_tcp_internal

]]></Node>
<StgValue><ssdm name="call_ln610"/></StgValue>
</operation>

<operation id="63" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="577" op_3_bw="577" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:114 %call_ln538 = call void @cut_length, i1 %cl_state, i577 %ipDataDropFifo, i577 %ipDataCutFifo

]]></Node>
<StgValue><ssdm name="call_ln538"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="64" st_id="25" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:100 %call_ln598 = call void @convert_net_axis_to_axis<512>.1, i512 %m_axis_icmpv6_V_data_V, i64 %m_axis_icmpv6_V_keep_V, i64 %m_axis_icmpv6_V_strb_V, i1 %m_axis_icmpv6_V_last_V, i1024 %m_axis_icmpv6_internal

]]></Node>
<StgValue><ssdm name="call_ln598"/></StgValue>
</operation>

<operation id="65" st_id="25" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:101 %call_ln601 = call void @convert_net_axis_to_axis<512>.2, i512 %m_axis_ipv6udp_V_data_V, i64 %m_axis_ipv6udp_V_keep_V, i64 %m_axis_ipv6udp_V_strb_V, i1 %m_axis_ipv6udp_V_last_V, i1024 %m_axis_ipv6udp_internal

]]></Node>
<StgValue><ssdm name="call_ln601"/></StgValue>
</operation>

<operation id="66" st_id="25" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:102 %call_ln604 = call void @convert_net_axis_to_axis<512>.3, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, i1024 %m_axis_icmp_internal

]]></Node>
<StgValue><ssdm name="call_ln604"/></StgValue>
</operation>

<operation id="67" st_id="25" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:103 %call_ln607 = call void @convert_net_axis_to_axis<512>.4, i512 %m_axis_udp_V_data_V, i64 %m_axis_udp_V_keep_V, i64 %m_axis_udp_V_strb_V, i1 %m_axis_udp_V_last_V, i1024 %m_axis_udp_internal

]]></Node>
<StgValue><ssdm name="call_ln607"/></StgValue>
</operation>

<operation id="68" st_id="25" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:104 %call_ln610 = call void @convert_net_axis_to_axis<512>.5, i512 %m_axis_tcp_V_data_V, i64 %m_axis_tcp_V_keep_V, i64 %m_axis_tcp_V_strb_V, i1 %m_axis_tcp_V_last_V, i1024 %m_axis_tcp_internal

]]></Node>
<StgValue><ssdm name="call_ln610"/></StgValue>
</operation>

<operation id="69" st_id="25" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:105 %call_ln613 = call void @convert_net_axis_to_axis<512>.6, i512 %m_axis_roce_V_data_V, i64 %m_axis_roce_V_keep_V, i64 %m_axis_roce_V_strb_V, i1 %m_axis_roce_V_last_V, i1024 %m_axis_roce_internal

]]></Node>
<StgValue><ssdm name="call_ln613"/></StgValue>
</operation>

<operation id="70" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="577" op_3_bw="577" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:114 %call_ln538 = call void @cut_length, i1 %cl_state, i577 %ipDataDropFifo, i577 %ipDataCutFifo

]]></Node>
<StgValue><ssdm name="call_ln538"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="71" st_id="26" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:100 %call_ln598 = call void @convert_net_axis_to_axis<512>.1, i512 %m_axis_icmpv6_V_data_V, i64 %m_axis_icmpv6_V_keep_V, i64 %m_axis_icmpv6_V_strb_V, i1 %m_axis_icmpv6_V_last_V, i1024 %m_axis_icmpv6_internal

]]></Node>
<StgValue><ssdm name="call_ln598"/></StgValue>
</operation>

<operation id="72" st_id="26" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:101 %call_ln601 = call void @convert_net_axis_to_axis<512>.2, i512 %m_axis_ipv6udp_V_data_V, i64 %m_axis_ipv6udp_V_keep_V, i64 %m_axis_ipv6udp_V_strb_V, i1 %m_axis_ipv6udp_V_last_V, i1024 %m_axis_ipv6udp_internal

]]></Node>
<StgValue><ssdm name="call_ln601"/></StgValue>
</operation>

<operation id="73" st_id="26" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:103 %call_ln607 = call void @convert_net_axis_to_axis<512>.4, i512 %m_axis_udp_V_data_V, i64 %m_axis_udp_V_keep_V, i64 %m_axis_udp_V_strb_V, i1 %m_axis_udp_V_last_V, i1024 %m_axis_udp_internal

]]></Node>
<StgValue><ssdm name="call_ln607"/></StgValue>
</operation>

<operation id="74" st_id="26" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:105 %call_ln613 = call void @convert_net_axis_to_axis<512>.6, i512 %m_axis_roce_V_data_V, i64 %m_axis_roce_V_keep_V, i64 %m_axis_roce_V_strb_V, i1 %m_axis_roce_V_last_V, i1024 %m_axis_roce_internal

]]></Node>
<StgValue><ssdm name="call_ln613"/></StgValue>
</operation>

<operation id="75" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="1024" op_5_bw="1" op_6_bw="1024" op_7_bw="0">
<![CDATA[
.split:109 %call_ln528 = call void @ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>, i1 %fsmState, i512 %prevWord_data_V, i64 %prevWord_keep_V, i1024 %ipv6ShiftFifo, i1 %rs_firstWord, i1024 %ipv6DataFifo

]]></Node>
<StgValue><ssdm name="call_ln528"/></StgValue>
</operation>

<operation id="76" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="8" op_5_bw="577" op_6_bw="1024" op_7_bw="577" op_8_bw="1024" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.split:115 %call_ln540 = call void @detect_ipv4_protocol<512>, i1 %dip_state, i8 %ipv4ProtocolFifo, i1 %ipv4ValidFifo, i8 %dip_ipProtocol_V, i577 %ipDataCutFifo, i1024 %m_axis_icmp_internal, i577 %udpDataFifo, i1024 %m_axis_tcp_internal

]]></Node>
<StgValue><ssdm name="call_ln540"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="77" st_id="27" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:100 %call_ln598 = call void @convert_net_axis_to_axis<512>.1, i512 %m_axis_icmpv6_V_data_V, i64 %m_axis_icmpv6_V_keep_V, i64 %m_axis_icmpv6_V_strb_V, i1 %m_axis_icmpv6_V_last_V, i1024 %m_axis_icmpv6_internal

]]></Node>
<StgValue><ssdm name="call_ln598"/></StgValue>
</operation>

<operation id="78" st_id="27" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:101 %call_ln601 = call void @convert_net_axis_to_axis<512>.2, i512 %m_axis_ipv6udp_V_data_V, i64 %m_axis_ipv6udp_V_keep_V, i64 %m_axis_ipv6udp_V_strb_V, i1 %m_axis_ipv6udp_V_last_V, i1024 %m_axis_ipv6udp_internal

]]></Node>
<StgValue><ssdm name="call_ln601"/></StgValue>
</operation>

<operation id="79" st_id="27" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:103 %call_ln607 = call void @convert_net_axis_to_axis<512>.4, i512 %m_axis_udp_V_data_V, i64 %m_axis_udp_V_keep_V, i64 %m_axis_udp_V_strb_V, i1 %m_axis_udp_V_last_V, i1024 %m_axis_udp_internal

]]></Node>
<StgValue><ssdm name="call_ln607"/></StgValue>
</operation>

<operation id="80" st_id="27" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1024">
<![CDATA[
.split:105 %call_ln613 = call void @convert_net_axis_to_axis<512>.6, i512 %m_axis_roce_V_data_V, i64 %m_axis_roce_V_keep_V, i64 %m_axis_roce_V_strb_V, i1 %m_axis_roce_V_last_V, i1024 %m_axis_roce_internal

]]></Node>
<StgValue><ssdm name="call_ln613"/></StgValue>
</operation>

<operation id="81" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="1024" op_5_bw="1" op_6_bw="1024" op_7_bw="0">
<![CDATA[
.split:109 %call_ln528 = call void @ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>, i1 %fsmState, i512 %prevWord_data_V, i64 %prevWord_keep_V, i1024 %ipv6ShiftFifo, i1 %rs_firstWord, i1024 %ipv6DataFifo

]]></Node>
<StgValue><ssdm name="call_ln528"/></StgValue>
</operation>

<operation id="82" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="8" op_5_bw="577" op_6_bw="1024" op_7_bw="577" op_8_bw="1024" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.split:115 %call_ln540 = call void @detect_ipv4_protocol<512>, i1 %dip_state, i8 %ipv4ProtocolFifo, i1 %ipv4ValidFifo, i8 %dip_ipProtocol_V, i577 %ipDataCutFifo, i1024 %m_axis_icmp_internal, i577 %udpDataFifo, i1024 %m_axis_tcp_internal

]]></Node>
<StgValue><ssdm name="call_ln540"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="83" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1024" op_3_bw="8" op_4_bw="1024" op_5_bw="1024" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.split:116 %call_ln542 = call void @detect_ipv6_protocol<512>, i1 %state_V, i1024 %ipv6DataFifo, i8 %nextHeader_V, i1024 %m_axis_icmpv6_internal, i1024 %m_axis_ipv6udp_internal

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>

<operation id="84" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="1024" op_3_bw="1024" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:117 %call_ln546 = call void @ip_handler_duplicate_stream<net_axis<512> >, i577 %udpDataFifo, i1024 %m_axis_udp_internal, i1024 %m_axis_roce_internal

]]></Node>
<StgValue><ssdm name="call_ln546"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="85" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:2 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @myIpAddress_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i32 %myIpAddress_c, i32 %myIpAddress_c

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:4 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="88" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:5 %empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @ethDataFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i1024 %ethDataFifo, i1024 %ethDataFifo

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="89" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:6 %empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @etherTypeFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %etherTypeFifo, i16 %etherTypeFifo

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="90" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="577" op_8_bw="577">
<![CDATA[
.split:7 %empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @ipDataCheckFifo_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i577 %ipDataCheckFifo, i577 %ipDataCheckFifo

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="91" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="577" op_8_bw="577">
<![CDATA[
.split:8 %empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @ipDataCutFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i577 %ipDataCutFifo, i577 %ipDataCutFifo

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="92" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="577" op_8_bw="577">
<![CDATA[
.split:9 %empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @ipDataDropFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i577 %ipDataDropFifo, i577 %ipDataDropFifo

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="93" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="577" op_8_bw="577">
<![CDATA[
.split:10 %empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @ipDataFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i577 %ipDataFifo, i577 %ipDataFifo

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="94" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:11 %empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @ipDataMetaFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %ipDataMetaFifo, i1024 %ipDataMetaFifo

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="95" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="544" op_8_bw="544">
<![CDATA[
.split:12 %empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @iph_subSumsFifoOut_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i544 %iph_subSumsFifoOut, i544 %iph_subSumsFifoOut

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="96" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
.split:13 %empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @ipv4ProtocolFifo_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i8 %ipv4ProtocolFifo, i8 %ipv4ProtocolFifo

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="97" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:14 %empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @ipv4ShiftFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %ipv4ShiftFifo, i1024 %ipv4ShiftFifo

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="98" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:15 %empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @ipv4ValidFifo_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i1 %ipv4ValidFifo, i1 %ipv4ValidFifo

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="99" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:16 %empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @ipv6DataFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %ipv6DataFifo, i1024 %ipv6DataFifo

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="100" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:17 %empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @ipv6ShiftFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %ipv6ShiftFifo, i1024 %ipv6ShiftFifo

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="101" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:18 %empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @m_axis_arp_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %m_axis_arp_internal, i1024 %m_axis_arp_internal

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="102" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:19 %empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @m_axis_icmp_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %m_axis_icmp_internal, i1024 %m_axis_icmp_internal

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="103" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:20 %empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @m_axis_icmpv6_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %m_axis_icmpv6_internal, i1024 %m_axis_icmpv6_internal

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="104" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:21 %empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @m_axis_ipv6udp_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %m_axis_ipv6udp_internal, i1024 %m_axis_ipv6udp_internal

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="105" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:22 %empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @m_axis_roce_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %m_axis_roce_internal, i1024 %m_axis_roce_internal

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="106" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:23 %empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @m_axis_tcp_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %m_axis_tcp_internal, i1024 %m_axis_tcp_internal

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="107" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:24 %empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @m_axis_udp_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %m_axis_udp_internal, i1024 %m_axis_udp_internal

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="108" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:25 %empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @s_axis_raw_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %s_axis_raw_internal, i1024 %s_axis_raw_internal

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="109" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="577" op_8_bw="577">
<![CDATA[
.split:26 %empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @udpDataFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i577 %udpDataFifo, i577 %udpDataFifo

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="110" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:27 %empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @validChecksumFifo_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i1 %validChecksumFifo, i1 %validChecksumFifo

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="111" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:28 %empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @validIpAddressFifo_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1 %validIpAddressFifo, i1 %validIpAddressFifo

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="112" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:29 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="113" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_raw_V_data_V, i64 %s_axis_raw_V_keep_V, i64 %s_axis_raw_V_strb_V, i1 %s_axis_raw_V_last_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %s_axis_raw_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_raw_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_raw_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_raw_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_arp_V_data_V, i64 %m_axis_arp_V_keep_V, i64 %m_axis_arp_V_strb_V, i1 %m_axis_arp_V_last_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_arp_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_arp_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_arp_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_arp_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_icmpv6_V_data_V, i64 %m_axis_icmpv6_V_keep_V, i64 %m_axis_icmpv6_V_strb_V, i1 %m_axis_icmpv6_V_last_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_icmpv6_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_icmpv6_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_icmpv6_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_icmpv6_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_ipv6udp_V_data_V, i64 %m_axis_ipv6udp_V_keep_V, i64 %m_axis_ipv6udp_V_strb_V, i1 %m_axis_ipv6udp_V_last_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_ipv6udp_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="131" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_ipv6udp_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_ipv6udp_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_ipv6udp_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="134" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_icmp_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="136" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_icmp_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:54 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_icmp_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_icmp_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_udp_V_data_V, i64 %m_axis_udp_V_keep_V, i64 %m_axis_udp_V_strb_V, i1 %m_axis_udp_V_last_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_udp_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:58 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_udp_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_udp_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:60 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_udp_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_tcp_V_data_V, i64 %m_axis_tcp_V_keep_V, i64 %m_axis_tcp_V_strb_V, i1 %m_axis_tcp_V_last_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:62 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_tcp_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_tcp_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:64 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_tcp_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_tcp_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_roce_V_data_V, i64 %m_axis_roce_V_keep_V, i64 %m_axis_roce_V_strb_V, i1 %m_axis_roce_V_last_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:67 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_roce_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:68 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_roce_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_roce_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:70 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_roce_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %myIpAddress

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @empty_1, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_arp_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_icmpv6_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_ipv6udp_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_icmp_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_udp_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tcp_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_roce_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv4ShiftFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv6ShiftFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv6DataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataCheckFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i544 %iph_subSumsFifoOut, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ipv4ValidFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataDropFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:95 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataCutFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %udpDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1024" op_3_bw="8" op_4_bw="1024" op_5_bw="1024" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.split:116 %call_ln542 = call void @detect_ipv6_protocol<512>, i1 %state_V, i1024 %ipv6DataFifo, i8 %nextHeader_V, i1024 %m_axis_icmpv6_internal, i1024 %m_axis_ipv6udp_internal

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>

<operation id="181" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="1024" op_3_bw="1024" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:117 %call_ln546 = call void @ip_handler_duplicate_stream<net_axis<512> >, i577 %udpDataFifo, i1024 %m_axis_udp_internal, i1024 %m_axis_roce_internal

]]></Node>
<StgValue><ssdm name="call_ln546"/></StgValue>
</operation>

<operation id="182" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0">
<![CDATA[
.split:118 %ret_ln625 = ret

]]></Node>
<StgValue><ssdm name="ret_ln625"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
