Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8868b858c9e64cd4b4cafb9edde2d821 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sources_1/new/led_ctrl_unit.v" Line 1. Module led_ctrl_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sources_1/new/debounce.v" Line 2. Module debounce_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sources_1/new/debounce.v" Line 2. Module debounce_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sources_1/new/edge_detect.v" Line 1. Module edge_detect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sources_1/new/edge_detect.v" Line 1. Module edge_detect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/verilog/SSD_CTRL/SSD_CTRL.srcs/sources_1/new/edge_detect.v" Line 1. Module edge_detect doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_ctrl_unit
Compiling module xil_defaultlib.debounce_default
Compiling module xil_defaultlib.edge_detect
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
