Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/adlx/Semester_B/Nizar_ReaalAA/lab3/Home_S25/slave_scheme_slave_scheme_sch_tb_isim_beh.exe -prj E:/adlx/Semester_B/Nizar_ReaalAA/lab3/Home_S25/slave_scheme_slave_scheme_sch_tb_beh.prj work.slave_scheme_slave_scheme_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab3/Home_S25/MUX4_32bit.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab3/Home_S25/BUF5.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab3/Home_S25/slave_scheme.vhf" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab3/Home_S25/slave_t.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture nand2_v of entity NAND2 [nand2_default]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity MUX4_32bit [mux4_32bit_default]
Compiling architecture behavioral of entity BUF5 [buf5_default]
Compiling architecture behavioral of entity slave_scheme [slave_scheme_default]
Compiling architecture behavioral of entity slave_scheme_slave_scheme_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable E:/adlx/Semester_B/Nizar_ReaalAA/lab3/Home_S25/slave_scheme_slave_scheme_sch_tb_isim_beh.exe
Fuse Memory Usage: 52412 KB
Fuse CPU Usage: 1312 ms
