<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Extraction extraction-result-2055 - Theorizer</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.1/css/all.min.css">
    <link rel="stylesheet" href="../style.css">
</head>
<body>
    <div class="header">
        <a href="../index.html"><i class="fas fa-flask"></i> Theorizer</a>
    </div>

    <div class="content">
        <h1>Extracted Data Details for extraction-result-2055</h1>

        <div class="section">
            <h2>Extracted Data (Header)</h2>
            <div class="info-section">
                <p><strong>Extraction ID:</strong> extraction-result-2055</p>
                <p><strong>Extraction Schema Used (ID):</strong> <a href="../schemas/extraction-schema-52.html">extraction-schema-52</a></p>
                <div class="extraction-query"><strong>Extraction Query:</strong> Extract any mentions of training machine learning models or RL agents using circuit simulators (including analog, digital, RF, mixed-signal, or power circuits), with particular focus on simulator fidelity levels, sim-to-real transfer experiments, and comparisons of different simulation approaches.</div>
                <p><strong>Paper ID:</strong> paper-277452755</p>
                <p><strong>Paper Title:</strong> <a href="https://export.arxiv.org/pdf/2503.22958v1.pdf" target="_blank">Late Breaking Results: Breaking Symmetry‚Äî Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning</a></p>
                <p><strong>Paper Abstract:</strong> Layout-dependent effects (LDEs) significantly impact analog circuit performance. Traditionally, designers have relied on symmetric placement of circuit components to mitigate variations caused by LDEs. However, due to non-linear nature of these effects, conventional methods often fall short. We propose an objective-driven, multi-level, multi-agent Q-learning framework to explore unconventional design space of analog layout, opening new avenues for optimizing analog circuit performance. Our approach achieves better variation performance than the state-of-the-art layout techniques. Notably, this is the first application of multiagent RL in analog layout automation. The proposed approach is compared with non-ML approach based on simulated annealing.</p>
                <p><strong>Cost:</strong> 0.009</p>
            </div>
        </div>

        <div class="section">
            <h2>Extracted Data (Details)</h2>
            <div class="extraction-instance-container" id="e2055.0">
                <h3 class="extraction-instance">Extracted Data Instance 0 (e2055.0)</h3>
                <div class="extraction-query"><strong>Extraction Query:</strong> Extract any mentions of training machine learning models or RL agents using circuit simulators (including analog, digital, RF, mixed-signal, or power circuits), with particular focus on simulator fidelity levels, sim-to-real transfer experiments, and comparisons of different simulation approaches.</div>
                <table>
                    <thead>
                        <tr>
                            <th style="width: 30%;">Field</th>
                            <th style="width: 70%;">Value</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td><strong>name_short</strong></td>
                            <td>Multi-Level Multi-Agent Q-learning</td>
                        </tr>
                        <tr>
                            <td><strong>name_full</strong></td>
                            <td>Objective-driven Multi-Level, Multi-Agent Q-learning for Analog Circuit Placement</td>
                        </tr>
                        <tr>
                            <td><strong>brief_description</strong></td>
                            <td>A hierarchical tabular Q-learning framework where a top-level Q-table learns group movements and bottom-level agents learn unit movements within groups; simulator-in-the-loop evaluates placement moves (rewards) to optimize analog layout for reduced layout-dependent mismatch/offset.</td>
                        </tr>
                        <tr>
                            <td><strong>citation_title</strong></td>
                            <td>here</td>
                        </tr>
                        <tr>
                            <td><strong>mention_or_use</strong></td>
                            <td>use</td>
                        </tr>
                        <tr>
                            <td><strong>circuit_type</strong></td>
                            <td>analog (Current Mirror, Comparator, OTA)</td>
                        </tr>
                        <tr>
                            <td><strong>simulator_used</strong></td>
                            <td>Cadence Virtuoso environment with post-layout extraction performed using Calibre (post-layout extracted netlists simulated in Virtuoso environment)</td>
                        </tr>
                        <tr>
                            <td><strong>simulator_fidelity_details</strong></td>
                            <td>Post-layout extraction was performed (Calibre) and the effects of routing were included in the simulation; authors explicitly state post-layout extraction and inclusion of routing effects and mention Virtuoso's variation-aware implementation option. The paper does not enumerate inclusion of thermal effects, noise models, aging, or electromagnetic coupling explicitly; it emphasizes layout-dependent effects (LDEs) and parasitic effects from post-layout extraction but provides no lower-level fidelity breakdown (e.g., exact parasitic modeling types or transient/time-step settings).</td>
                        </tr>
                        <tr>
                            <td><strong>component_models</strong></td>
                            <td>Not explicitly specified; paper implies use of foundry/PDK transistor models associated with TSMC 40 nm during post-layout simulation but does not name BSIM/HSPICE model versions or behavioural models.</td>
                        </tr>
                        <tr>
                            <td><strong>ml_model_type</strong></td>
                            <td>Tabular Q-learning implemented in a hierarchical multi-agent setting (multi-level, multi-agent tabular Q-tables)</td>
                        </tr>
                        <tr>
                            <td><strong>task_description</strong></td>
                            <td>Placement optimization of analog transistors (group- and unit-level moves) to minimize mismatch/offset and improve a multi-metric Figure of Merit (FOM) under layout-dependent effects (LDEs). The reward for moves is evaluated by the circuit simulator (post-layout simulation).</td>
                        </tr>
                        <tr>
                            <td><strong>sim_to_real_transfer</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>real_hardware_details</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>simulation_performance</strong></td>
                            <td>Qualitative: Q-learning produced placements with significantly better mismatch/offset and improved FOM across tested circuits (Current Mirror, Comparator, OTA) compared to symmetric layouts and the simulated-annealing baseline; Q-learning was also faster and required fewer simulations in reported comparisons. Exact numeric metrics (e.g., % improvement or absolute mismatch values) are not provided in the text.</td>
                        </tr>
                        <tr>
                            <td><strong>real_world_performance</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>fidelity_comparison</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>fidelity_comparison_results</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>domain_randomization</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>randomization_details</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>physics_informed_approach</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>physics_constraints_used</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>transfer_failure_cases</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>minimal_fidelity_claims</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>ablation_studies</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                    </tbody>
                </table>
            </div>
            <div class="extraction-instance-container" id="e2055.1">
                <h3 class="extraction-instance">Extracted Data Instance 1 (e2055.1)</h3>
                <div class="extraction-query"><strong>Extraction Query:</strong> Extract any mentions of training machine learning models or RL agents using circuit simulators (including analog, digital, RF, mixed-signal, or power circuits), with particular focus on simulator fidelity levels, sim-to-real transfer experiments, and comparisons of different simulation approaches.</div>
                <table>
                    <thead>
                        <tr>
                            <th style="width: 30%;">Field</th>
                            <th style="width: 70%;">Value</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td><strong>name_short</strong></td>
                            <td>Simulated Annealing (SA) baseline</td>
                        </tr>
                        <tr>
                            <td><strong>name_full</strong></td>
                            <td>Simulated Annealing-based Placement Optimization (non-ML baseline)</td>
                        </tr>
                        <tr>
                            <td><strong>brief_description</strong></td>
                            <td>A non-learning simulated annealing approach used as a baseline for placement optimization; explores solutions near the current best placement without learning across episodes.</td>
                        </tr>
                        <tr>
                            <td><strong>citation_title</strong></td>
                            <td></td>
                        </tr>
                        <tr>
                            <td><strong>mention_or_use</strong></td>
                            <td>use</td>
                        </tr>
                        <tr>
                            <td><strong>circuit_type</strong></td>
                            <td>analog (Current Mirror, Comparator, OTA)</td>
                        </tr>
                        <tr>
                            <td><strong>simulator_used</strong></td>
                            <td>Cadence Virtuoso environment with post-layout extraction performed using Calibre (same simulation flow as for Q-learning experiments)</td>
                        </tr>
                        <tr>
                            <td><strong>simulator_fidelity_details</strong></td>
                            <td>Same post-layout extracted simulations as used with the Q-learning approach; routing effects included and post-layout parasitics accounted for via extraction, but no further fidelity-level variants are described.</td>
                        </tr>
                        <tr>
                            <td><strong>component_models</strong></td>
                            <td>Not explicitly specified in paper; assumed same PDK-derived device models as used in the Q-learning experiments but not named.</td>
                        </tr>
                        <tr>
                            <td><strong>ml_model_type</strong></td>
                            <td>Simulated Annealing (heuristic, non-learning optimization)</td>
                        </tr>
                        <tr>
                            <td><strong>task_description</strong></td>
                            <td>Analog layout placement optimization to minimize mismatch/offset and optimize FOM; used as a comparator to evaluate the benefits of the RL approach.</td>
                        </tr>
                        <tr>
                            <td><strong>sim_to_real_transfer</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>real_hardware_details</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>simulation_performance</strong></td>
                            <td>Qualitative: SA produced worse mismatch/offset and FOM compared to the Q-learning approach; SA explores locally-around-current-best solutions and therefore may struggle to find diverse trajectories. Exact numeric results are not included in the text.</td>
                        </tr>
                        <tr>
                            <td><strong>real_world_performance</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>fidelity_comparison</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>fidelity_comparison_results</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>domain_randomization</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>randomization_details</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>physics_informed_approach</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>physics_constraints_used</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>transfer_failure_cases</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>minimal_fidelity_claims</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>ablation_studies</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                    </tbody>
                </table>
            </div>
            <div class="extraction-instance-container" id="e2055.2">
                <h3 class="extraction-instance">Extracted Data Instance 2 (e2055.2)</h3>
                <div class="extraction-query"><strong>Extraction Query:</strong> Extract any mentions of training machine learning models or RL agents using circuit simulators (including analog, digital, RF, mixed-signal, or power circuits), with particular focus on simulator fidelity levels, sim-to-real transfer experiments, and comparisons of different simulation approaches.</div>
                <table>
                    <thead>
                        <tr>
                            <th style="width: 30%;">Field</th>
                            <th style="width: 70%;">Value</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td><strong>name_short</strong></td>
                            <td>Virtuoso + Calibre PLE simulation flow</td>
                        </tr>
                        <tr>
                            <td><strong>name_full</strong></td>
                            <td>Cadence Virtuoso simulation environment with Calibre post-layout extraction (physical verification and parasitic extraction)</td>
                        </tr>
                        <tr>
                            <td><strong>brief_description</strong></td>
                            <td>The authors used Virtuoso together with Calibre for automatic routing, post-layout extraction, and inclusion of routing/parasitic effects in simulator-in-the-loop placement evaluation; Virtuoso's variation-aware option is referenced.</td>
                        </tr>
                        <tr>
                            <td><strong>citation_title</strong></td>
                            <td></td>
                        </tr>
                        <tr>
                            <td><strong>mention_or_use</strong></td>
                            <td>use</td>
                        </tr>
                        <tr>
                            <td><strong>circuit_type</strong></td>
                            <td>analog circuits (evaluated across Current Mirror, Comparator, OTA)</td>
                        </tr>
                        <tr>
                            <td><strong>simulator_used</strong></td>
                            <td>Cadence Virtuoso (simulation environment) and Calibre for post-layout extraction (PLE); Virtuoso variation-aware implementation option referenced.</td>
                        </tr>
                        <tr>
                            <td><strong>simulator_fidelity_details</strong></td>
                            <td>Post-layout extraction via Calibre was used so extracted parasitics and routing effects were included in simulation; authors explicitly included routing effects in the simulation. The paper does not explicitly state whether noise, thermal, aging, or EM coupling were modeled, nor does it provide parameterization details for extracted parasitics or the simulation engine (e.g., Spectre/HSPICE).</td>
                        </tr>
                        <tr>
                            <td><strong>component_models</strong></td>
                            <td>Not explicitly listed; implied use of PDK device models for TSMC 40 nm but model family/version not stated.</td>
                        </tr>
                        <tr>
                            <td><strong>ml_model_type</strong></td>
                            <td>Not applicable (this entry documents the simulation/evaluation backend used during ML/RL training and evaluation).</td>
                        </tr>
                        <tr>
                            <td><strong>task_description</strong></td>
                            <td>Provides the simulator-in-the-loop evaluation for placement moves by the RL agent and for SA baseline; used for automatic routing, extraction, and post-layout performance evaluation.</td>
                        </tr>
                        <tr>
                            <td><strong>sim_to_real_transfer</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>real_hardware_details</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>simulation_performance</strong></td>
                            <td>Not applicable as a standalone performance metric; used to evaluate placement quality (mismatch/offset and FOM) reported qualitatively in the paper.</td>
                        </tr>
                        <tr>
                            <td><strong>real_world_performance</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>fidelity_comparison</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>fidelity_comparison_results</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>domain_randomization</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>randomization_details</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>physics_informed_approach</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>physics_constraints_used</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>transfer_failure_cases</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>minimal_fidelity_claims</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>ablation_studies</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                    </tbody>
                </table>
            </div>
            <div class="extraction-instance-container" id="e2055.3">
                <h3 class="extraction-instance">Extracted Data Instance 3 (e2055.3)</h3>
                <div class="extraction-query"><strong>Extraction Query:</strong> Extract any mentions of training machine learning models or RL agents using circuit simulators (including analog, digital, RF, mixed-signal, or power circuits), with particular focus on simulator fidelity levels, sim-to-real transfer experiments, and comparisons of different simulation approaches.</div>
                <table>
                    <thead>
                        <tr>
                            <th style="width: 30%;">Field</th>
                            <th style="width: 70%;">Value</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td><strong>name_short</strong></td>
                            <td>Analog benchmark set (CM, COMP, OTA)</td>
                        </tr>
                        <tr>
                            <td><strong>name_full</strong></td>
                            <td>Benchmark analog circuits: Current Mirror (CM), Comparator (COMP), Operational Transconductance Amplifier (OTA)</td>
                        </tr>
                        <tr>
                            <td><strong>brief_description</strong></td>
                            <td>Set of analog circuits used to evaluate the placement optimization approaches, chosen because mismatch/offset (LDE-sensitive metrics) are critical for their performance; used to compare symmetric layouts, SA, and Q-learning placements.</td>
                        </tr>
                        <tr>
                            <td><strong>citation_title</strong></td>
                            <td>here</td>
                        </tr>
                        <tr>
                            <td><strong>mention_or_use</strong></td>
                            <td>use</td>
                        </tr>
                        <tr>
                            <td><strong>circuit_type</strong></td>
                            <td>analog (Current Mirror, Comparator, OTA)</td>
                        </tr>
                        <tr>
                            <td><strong>simulator_used</strong></td>
                            <td>Cadence Virtuoso with Calibre post-layout extraction (as used for the experimental evaluations)</td>
                        </tr>
                        <tr>
                            <td><strong>simulator_fidelity_details</strong></td>
                            <td>Post-layout extracted simulations including routing effects were used to evaluate these benchmarks; exact fidelity breakdown per benchmark is not provided.</td>
                        </tr>
                        <tr>
                            <td><strong>component_models</strong></td>
                            <td>Not explicitly stated; implied use of TSMC 40 nm PDK device models in post-layout netlists.</td>
                        </tr>
                        <tr>
                            <td><strong>ml_model_type</strong></td>
                            <td>N/A (benchmarks used to evaluate ML/RL and SA approaches)</td>
                        </tr>
                        <tr>
                            <td><strong>task_description</strong></td>
                            <td>Evaluation benchmarks for placement optimization aimed at reducing mismatch/offset and improving a multi-metric FOM.</td>
                        </tr>
                        <tr>
                            <td><strong>sim_to_real_transfer</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>real_hardware_details</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>simulation_performance</strong></td>
                            <td>Q-learning outperformed symmetric layouts and SA across these benchmarks in terms of mismatch/offset and FOM (qualitative description; exact numbers not reported in the text).</td>
                        </tr>
                        <tr>
                            <td><strong>real_world_performance</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>fidelity_comparison</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>fidelity_comparison_results</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>domain_randomization</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>randomization_details</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>physics_informed_approach</strong></td>
                            <td>False</td>
                        </tr>
                        <tr>
                            <td><strong>physics_constraints_used</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>transfer_failure_cases</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>minimal_fidelity_claims</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                        <tr>
                            <td><strong>ablation_studies</strong></td>
                            <td><span class="empty-note">null</span></td>
                        </tr>
                    </tbody>
                </table>
            </div>
        </div>

        <div class="section">
            <h2>Potentially Relevant New Papers (mentioned by this paper)</h2>
            <ol>
                <li>Reinforcement learning or simulated annealing for analog placement? a study based on bounded-sliceline grids <em>(Rating: 2)</em></li>
                <li>Analog Transistor Placement Optimization Considering Non-Linear Spatial Variation <em>(Rating: 2)</em></li>
                <li>Toward End-to-End Analog Design Automation with ML and Data-Driven Approaches <em>(Rating: 2)</em></li>
                <li>Tutorial and Perspectives on MAGICAL: A Silicon-Proven Open-Source Analog IC Layout System <em>(Rating: 1)</em></li>
                <li>On reducing lde variations in modern analog placement <em>(Rating: 1)</em></li>
            </ol>
        </div>

        <div class="section">
            <h2>Extracted Data (Debug)</h2>
            <pre><code>{
    "id": "extraction-result-2055",
    "paper_id": "paper-277452755",
    "extraction_schema_id": "extraction-schema-52",
    "extracted_data": [
        {
            "name_short": "Multi-Level Multi-Agent Q-learning",
            "name_full": "Objective-driven Multi-Level, Multi-Agent Q-learning for Analog Circuit Placement",
            "brief_description": "A hierarchical tabular Q-learning framework where a top-level Q-table learns group movements and bottom-level agents learn unit movements within groups; simulator-in-the-loop evaluates placement moves (rewards) to optimize analog layout for reduced layout-dependent mismatch/offset.",
            "citation_title": "here",
            "mention_or_use": "use",
            "circuit_type": "analog (Current Mirror, Comparator, OTA)",
            "simulator_used": "Cadence Virtuoso environment with post-layout extraction performed using Calibre (post-layout extracted netlists simulated in Virtuoso environment)",
            "simulator_fidelity_details": "Post-layout extraction was performed (Calibre) and the effects of routing were included in the simulation; authors explicitly state post-layout extraction and inclusion of routing effects and mention Virtuoso's variation-aware implementation option. The paper does not enumerate inclusion of thermal effects, noise models, aging, or electromagnetic coupling explicitly; it emphasizes layout-dependent effects (LDEs) and parasitic effects from post-layout extraction but provides no lower-level fidelity breakdown (e.g., exact parasitic modeling types or transient/time-step settings).",
            "component_models": "Not explicitly specified; paper implies use of foundry/PDK transistor models associated with TSMC 40 nm during post-layout simulation but does not name BSIM/HSPICE model versions or behavioural models.",
            "ml_model_type": "Tabular Q-learning implemented in a hierarchical multi-agent setting (multi-level, multi-agent tabular Q-tables)",
            "task_description": "Placement optimization of analog transistors (group- and unit-level moves) to minimize mismatch/offset and improve a multi-metric Figure of Merit (FOM) under layout-dependent effects (LDEs). The reward for moves is evaluated by the circuit simulator (post-layout simulation).",
            "sim_to_real_transfer": false,
            "real_hardware_details": null,
            "simulation_performance": "Qualitative: Q-learning produced placements with significantly better mismatch/offset and improved FOM across tested circuits (Current Mirror, Comparator, OTA) compared to symmetric layouts and the simulated-annealing baseline; Q-learning was also faster and required fewer simulations in reported comparisons. Exact numeric metrics (e.g., % improvement or absolute mismatch values) are not provided in the text.",
            "real_world_performance": null,
            "fidelity_comparison": false,
            "fidelity_comparison_results": null,
            "domain_randomization": false,
            "randomization_details": null,
            "physics_informed_approach": false,
            "physics_constraints_used": null,
            "transfer_failure_cases": null,
            "minimal_fidelity_claims": null,
            "ablation_studies": null,
            "uuid": "e2055.0"
        },
        {
            "name_short": "Simulated Annealing (SA) baseline",
            "name_full": "Simulated Annealing-based Placement Optimization (non-ML baseline)",
            "brief_description": "A non-learning simulated annealing approach used as a baseline for placement optimization; explores solutions near the current best placement without learning across episodes.",
            "citation_title": "",
            "mention_or_use": "use",
            "circuit_type": "analog (Current Mirror, Comparator, OTA)",
            "simulator_used": "Cadence Virtuoso environment with post-layout extraction performed using Calibre (same simulation flow as for Q-learning experiments)",
            "simulator_fidelity_details": "Same post-layout extracted simulations as used with the Q-learning approach; routing effects included and post-layout parasitics accounted for via extraction, but no further fidelity-level variants are described.",
            "component_models": "Not explicitly specified in paper; assumed same PDK-derived device models as used in the Q-learning experiments but not named.",
            "ml_model_type": "Simulated Annealing (heuristic, non-learning optimization)",
            "task_description": "Analog layout placement optimization to minimize mismatch/offset and optimize FOM; used as a comparator to evaluate the benefits of the RL approach.",
            "sim_to_real_transfer": false,
            "real_hardware_details": null,
            "simulation_performance": "Qualitative: SA produced worse mismatch/offset and FOM compared to the Q-learning approach; SA explores locally-around-current-best solutions and therefore may struggle to find diverse trajectories. Exact numeric results are not included in the text.",
            "real_world_performance": null,
            "fidelity_comparison": false,
            "fidelity_comparison_results": null,
            "domain_randomization": false,
            "randomization_details": null,
            "physics_informed_approach": false,
            "physics_constraints_used": null,
            "transfer_failure_cases": null,
            "minimal_fidelity_claims": null,
            "ablation_studies": null,
            "uuid": "e2055.1"
        },
        {
            "name_short": "Virtuoso + Calibre PLE simulation flow",
            "name_full": "Cadence Virtuoso simulation environment with Calibre post-layout extraction (physical verification and parasitic extraction)",
            "brief_description": "The authors used Virtuoso together with Calibre for automatic routing, post-layout extraction, and inclusion of routing/parasitic effects in simulator-in-the-loop placement evaluation; Virtuoso's variation-aware option is referenced.",
            "citation_title": "",
            "mention_or_use": "use",
            "circuit_type": "analog circuits (evaluated across Current Mirror, Comparator, OTA)",
            "simulator_used": "Cadence Virtuoso (simulation environment) and Calibre for post-layout extraction (PLE); Virtuoso variation-aware implementation option referenced.",
            "simulator_fidelity_details": "Post-layout extraction via Calibre was used so extracted parasitics and routing effects were included in simulation; authors explicitly included routing effects in the simulation. The paper does not explicitly state whether noise, thermal, aging, or EM coupling were modeled, nor does it provide parameterization details for extracted parasitics or the simulation engine (e.g., Spectre/HSPICE).",
            "component_models": "Not explicitly listed; implied use of PDK device models for TSMC 40 nm but model family/version not stated.",
            "ml_model_type": "Not applicable (this entry documents the simulation/evaluation backend used during ML/RL training and evaluation).",
            "task_description": "Provides the simulator-in-the-loop evaluation for placement moves by the RL agent and for SA baseline; used for automatic routing, extraction, and post-layout performance evaluation.",
            "sim_to_real_transfer": false,
            "real_hardware_details": null,
            "simulation_performance": "Not applicable as a standalone performance metric; used to evaluate placement quality (mismatch/offset and FOM) reported qualitatively in the paper.",
            "real_world_performance": null,
            "fidelity_comparison": false,
            "fidelity_comparison_results": null,
            "domain_randomization": false,
            "randomization_details": null,
            "physics_informed_approach": null,
            "physics_constraints_used": null,
            "transfer_failure_cases": null,
            "minimal_fidelity_claims": null,
            "ablation_studies": null,
            "uuid": "e2055.2"
        },
        {
            "name_short": "Analog benchmark set (CM, COMP, OTA)",
            "name_full": "Benchmark analog circuits: Current Mirror (CM), Comparator (COMP), Operational Transconductance Amplifier (OTA)",
            "brief_description": "Set of analog circuits used to evaluate the placement optimization approaches, chosen because mismatch/offset (LDE-sensitive metrics) are critical for their performance; used to compare symmetric layouts, SA, and Q-learning placements.",
            "citation_title": "here",
            "mention_or_use": "use",
            "circuit_type": "analog (Current Mirror, Comparator, OTA)",
            "simulator_used": "Cadence Virtuoso with Calibre post-layout extraction (as used for the experimental evaluations)",
            "simulator_fidelity_details": "Post-layout extracted simulations including routing effects were used to evaluate these benchmarks; exact fidelity breakdown per benchmark is not provided.",
            "component_models": "Not explicitly stated; implied use of TSMC 40 nm PDK device models in post-layout netlists.",
            "ml_model_type": "N/A (benchmarks used to evaluate ML/RL and SA approaches)",
            "task_description": "Evaluation benchmarks for placement optimization aimed at reducing mismatch/offset and improving a multi-metric FOM.",
            "sim_to_real_transfer": false,
            "real_hardware_details": null,
            "simulation_performance": "Q-learning outperformed symmetric layouts and SA across these benchmarks in terms of mismatch/offset and FOM (qualitative description; exact numbers not reported in the text).",
            "real_world_performance": null,
            "fidelity_comparison": false,
            "fidelity_comparison_results": null,
            "domain_randomization": false,
            "randomization_details": null,
            "physics_informed_approach": false,
            "physics_constraints_used": null,
            "transfer_failure_cases": null,
            "minimal_fidelity_claims": null,
            "ablation_studies": null,
            "uuid": "e2055.3"
        }
    ],
    "potentially_relevant_new_papers": [
        {
            "paper_title": "Reinforcement learning or simulated annealing for analog placement? a study based on bounded-sliceline grids",
            "rating": 2
        },
        {
            "paper_title": "Analog Transistor Placement Optimization Considering Non-Linear Spatial Variation",
            "rating": 2
        },
        {
            "paper_title": "Toward End-to-End Analog Design Automation with ML and Data-Driven Approaches",
            "rating": 2
        },
        {
            "paper_title": "Tutorial and Perspectives on MAGICAL: A Silicon-Proven Open-Source Analog IC Layout System",
            "rating": 1
        },
        {
            "paper_title": "On reducing lde variations in modern analog placement",
            "rating": 1
        }
    ],
    "cost": 0.009055249999999999,
    "model_str": "gpt-5-mini"
}</code></pre>
        </div>
        <div class="section">
            <h2>Paper</h2>
            <div class="paper-content"><p>Late Breaking Results: Breaking Symmetry-Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning</p>
<p>Supriyo Maji smaji@alumni.purdue 
ECE Department
The University of Texas at Austin
AustinTXUSA</p>
<p>Linran Zhao lrzhao@ 
ECE Department
The University of Texas at Austin
AustinTXUSA</p>
<p>Souradip Poddar souradippddr1@ 
ECE Department
The University of Texas at Austin
AustinTXUSA</p>
<p>David Z Pan dpan@ece.utexas.edu 
ECE Department
The University of Texas at Austin
AustinTXUSA</p>
<p>Late Breaking Results: Breaking Symmetry-Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
AAD955233777CBAF3ACF51DB90DBF0A7
Layout-dependent effects (LDEs) significantly impact analog circuit performance.Traditionally, designers have relied on symmetric placement of circuit components to mitigate variations caused by LDEs.However, due to non-linear nature of these effects, conventional methods often fall short.We propose an objective-driven, multi-level, multi-agent Q-learning framework to explore unconventional design space of analog layout, opening new avenues for optimizing analog circuit performance.Our approach achieves better variation performance than the state-of-the-art layout techniques.Notably, this is the first application of multiagent RL in analog layout automation.The proposed approach is compared with non-ML approach based on simulated annealing.</p>
<p>I. INTRODUCTION</p>
<p>Analog circuit performance is affected by two types of variations: random and systematic.Random variations can be reduced by increasing device size, while systematic variations arising from layout-dependent effects (LDEs), require careful manual layout, which is time-consuming.Traditionally, designers use symmetric layout to improve variation tolerance, but this approach works only if circuit performance depends linearly on device parameter that exhibits linear variation [1].When circuit performance depends non-linearly on device parameter or the device parameter has non-linear variation, a symmetric layout may not be effective [1] [2].Along with symmetry, another commonly used method for minimizing LDEs is putting dummies around.This, however, can double circuit area and introduce additional parasitics.Moreover, even with dummies included in a perfectly symmetric layout, non-linear variations may not cancel.This underscores the need for an objective-driven placement to address LDEs.</p>
<p>Recently, reinforcement learning (RL), a branch of machine learning, has emerged as a promising approach for addressing analog circuit optimization problems [3][4].Among various RL algorithms, we adapt Q-learning for its suitability in addressing our problem.We leverage analog circuits' modularity to break down the placement optimization space into smaller subspaces and apply multi-agent RL, an advancing field within RL [5].To the best of our knowledge, this is the first use of multi-agent RL in analog layout automation.We further enhance the technique by introducing two levels in Q-learning.Our multi-level, multi-agent RL approach is scalable.We compare with non-ML approach based on simulated annealing which has been extensively used in physical design [4].The proposed framework generates unconventional, non-intuitive layouts that are better than the traditional symmetric style of layout [6][7] [8].</p>
<p>II. Analog Placement Optimization</p>
<p>Layout-dependent effects (LDEs) are critical considerations in analog placement, as they can alter device characteristics such as mobility, threshold voltage, and parasitics significantly [10].This can introduce mismatch between circuit elements, significantly impacting overall circuit performance.For placing analog components, designers typically follow a signal flow graph representation [7].To enhance matching performance, analog components are placed symmetrically, with sensitive transistors grouped according to primitives (e.g., input pair, load pair, current mirror etc) [6][9].Fig. 1 illustrates two common layout strategies for analog circuits.Fig. 1(b) considers symmetry along Y-axis, while Fig. 1(c) considers symmetry along X-and Y-axes while following the groups shown in Fig. 1(a).Each method has its strengths and limitations.The first placement is easy to route but only compensates for variations along the Y-axis.The second method mitigates variations along X-and Y-axis but is difficult to route and may increase capacitance, which is undesirable in high-frequency applications.Expert designers use combination of these strategies during circuit placement.However, these layout styles are effective only when performance is linearly dependent on linearly varying parameters-a condition that does not generally hold true.</p>
<p>A. Multi-Level, Multi-Agent Q-learning for Circuit Placement</p>
<p>We follow a typical RL framework for placement optimization, where an agent interacts with a layout environment at discrete time steps.At each time step , the agent observes the placement state   and receives a reward   reflecting the placement quality.It then chooses an action   from the set of available actions to reposition a device resulting in a new state  +1 , associated with a transition (  ,   ,  +1 ).The agent's objective is to explore various trajectories from the initial to a final placement, maximizing cumulative rewards over time until it converges on a placement solution that meets the target.In the example in Fig. 2(a), we show layout environment of a circuit.Fig. 2(b) shows five legal moves out of eight possible moves available for a unit device.During optimization, all units within a group remain connected.In the objective-driven placement, the quality of a move is checked with the simulator, guiding the algorithm toward better placement.In Q-learning, a Q-table, updated following the Bellman equation below, captures the stateaction trajectories.
ùëÑ(ùëÜ ùë° , ùê¥ ùë° ) ‚Üê (1 ‚àí ùõº)ùëÑ(ùëÜ ùë° , ùê¥ ùë° ) + ùõº<a href="1">ùëÖ ùë°+1 + ùõæùëâ(ùëÜ ùë°+1 )</a>ùëâ(ùë†) ‚Üê max ùëé‚ààùê¥ ùëÑ(ùë†, ùëé)(2)
Here  is the learning rate and  is the discount factor.Qtable allows the algorithm to improve its decision-making over time.However, a key challenge lies in handling the growth of the Q-table as the number of devices increases.</p>
<p>To address the scalability issue, we introduce a multi-level, multi-agent approach.At the top level, a Q-table is used to learn the movement of the groups, while at the bottom level, each agent maintains its own Q-table to learn the movement of units within a group.This hierarchical structure aligns with the grouping strategy in analog placement, where each agent represents a group in a multi-agent settings.Q-table updates are performed in an interleaved manner, ensuring conflict-free movement between agents.Fig. 2(c) shows the proposed framework.</p>
<p>III. Experimental Results</p>
<p>We implemented Q-learning and Simulated Annealing (SA) algorithms for circuit placement optimization using Python and SKILL.Automatic routing and post-layout extraction were performed using Virtuoso and Calibre.While routing was not optimized, its effects were included in the simulation.For the initial placement, we used signal flow graph to find relative placement location of the groups.Units within a group were placed sequentially.We evaluated the algorithms on a medium-sized Current Mirror (CM) and two large circuits: a Comparator (COMP) and an Operational Transconductance Amplifier (OTA) where mismatch/offset is critical.We set target mismatch/offset based on the best layout generated by state-of-the-art (SOTA) commercial and academic tools [10][6] [7] using TSMC 40 nm technology.As shown in Fig. 3, unconventional layout had significantly better mismatch/offset performance than symmetric layout across all examples.We also reported a Figure of Merit (FOM) covering key metrics: CM (Mismatch, Area), COMP (Offset, Delay, Power, Area), and OTA (Gain, BW, PM, Offset, Power, Area).There was significant improvement in FOM across all examples.Note that while metrics such as Gain, BW, Delay, PM, Power, and Area can be optimized by transistor sizing, mismatch/offset due to LDEs cannot be predicted or mitigated at the schematic stage.We conclude that a symmetric layout is not optimal due to non-linearity in variations.</p>
<p>In the objective-driven placement, Q-learning was faster and produced solutions with better mismatch/offset, and FOM, compared to SA.What sets Q-learning apart from SA is its ability to learn and improve over time by gradually refining its policy.In contrast, SA does not involve learning; instead, it focuses on exploring solutions near the current best.This can make SA struggle to explore different trajectories.Q-learning can also be inefficient when optimal solution is far from the initial state or when the state-action space is large.In such cases, the dominance of exploration in Qlearning may prevent efficient exploitation of past learning.However, Q-learning proves to be effective here, since it is implemented in a multi-level, multi-agent settings.</p>
<p>Fig. 1 :
1
Fig. 1: (a) A folded-cascode OTA.Layout following (b) Yaxis symmetry [7][8], and (c) X-and Y-axis symmetry and grouping [6][9], as shown in (a).</p>
<p>Fig. 2 :
2
Fig. 2: (a) Layout environment showing three groups with two devices in each.Each device has two units.(b) Out of eight possible moves (action space), five moves are legal.(c) The proposed framework.</p>
<p>Fig. 3 :
3
Fig. 3: Placement results.Color indicates different devices.For comparison, we show static mismatch/offset, FOM and # simulations required by the algorithms (best results in bold).</p>
<p>IV. ConclusionsWe have proposed an objective-driven, simulation-based framework for analog circuit placement.The framework is technology and design agnostic and can be extended to handle analog/mixed-signal system layout.Our work will encourage the community to reassess the relevance of symmetric layout and explore the potential of multi-agent RL in addressing other problems in circuit design.
Layout symmetries: Quantification and application to cancel nonlinear process gradients. C C Mcandrew, IEEE TCAD. 2017</p>
<p>Analog Transistor Placement Optimization Considering Non-Linear Spatial Variation. S Maji, DATE. 2024</p>
<p>Toward End-to-End Analog Design Automation with ML and Data-Driven Approaches. ASP-DAC. 2024</p>
<p>Reinforcement learning or simulated annealing for analog placement? a study based on bounded-sliceline grids. M P -H. Lin, ISPD. 2024</p>
<p>Multi-Agent Reinforcement Learning: A Selective Overview of Theories and Algorithms. K Zhang, 2021Springer</p>
<p>Common-Centroid Layouts for Analog Circuits: Advantages and Limitations. A K Sharma, 2021DATE</p>
<p>Tutorial and Perspectives on MAGICAL: A Silicon-Proven Open-Source Analog IC Layout System. K Zhu, IEEE TCAS II. 2023</p>
<p>On reducing lde variations in modern analog placement. A K Thasreefa, IEEE TCAD. 2023</p>
<p>Multi-Objective Optimization for Common-Centroid Placement of Analog Transistors. S Maji, IEEE TCAD. 2024</p>
<p>Virtuoso variation-aware implementation option. </p>            </div>
        </div>

    </div>
</body>
</html>