// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "LC3")
  (DATE "02/28/2019 21:11:22")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2747:2747:2747) (2627:2627:2627))
        (PORT oe (3268:3268:3268) (3129:3129:3129))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
        (IOPATH oe o (2601:2601:2601) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3200:3200:3200) (2912:2912:2912))
        (PORT oe (3586:3586:3586) (3462:3462:3462))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
        (IOPATH oe o (2601:2601:2601) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2913:2913:2913) (2808:2808:2808))
        (PORT oe (3404:3404:3404) (3282:3282:3282))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
        (IOPATH oe o (2601:2601:2601) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2872:2872:2872) (2705:2705:2705))
        (PORT oe (3268:3268:3268) (3129:3129:3129))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
        (IOPATH oe o (2601:2601:2601) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3228:3228:3228) (3170:3170:3170))
        (PORT oe (4385:4385:4385) (4301:4301:4301))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
        (IOPATH oe o (2597:2597:2597) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2802:2802:2802) (2831:2831:2831))
        (PORT oe (3411:3411:3411) (3279:3279:3279))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
        (IOPATH oe o (2601:2601:2601) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2201:2201:2201) (2157:2157:2157))
        (PORT oe (4269:4269:4269) (4133:4133:4133))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
        (IOPATH oe o (2597:2597:2597) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2204:2204:2204) (2201:2201:2201))
        (PORT oe (3771:3771:3771) (3598:3598:3598))
        (IOPATH i o (2590:2590:2590) (2569:2569:2569))
        (IOPATH oe o (2597:2597:2597) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3830:3830:3830) (3723:3723:3723))
        (PORT oe (4269:4269:4269) (4133:4133:4133))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
        (IOPATH oe o (2597:2597:2597) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2935:2935:2935) (2757:2757:2757))
        (PORT oe (4648:4648:4648) (4540:4540:4540))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
        (IOPATH oe o (2597:2597:2597) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2192:2192:2192) (2109:2109:2109))
        (PORT oe (4648:4648:4648) (4540:4540:4540))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
        (IOPATH oe o (2597:2597:2597) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2361:2361:2361) (2323:2323:2323))
        (PORT oe (4206:4206:4206) (4062:4062:4062))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
        (IOPATH oe o (2597:2597:2597) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3674:3674:3674) (3572:3572:3572))
        (PORT oe (4206:4206:4206) (4062:4062:4062))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
        (IOPATH oe o (2597:2597:2597) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2997:2997:2997) (2995:2995:2995))
        (PORT oe (3768:3768:3768) (3644:3644:3644))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
        (IOPATH oe o (2601:2601:2601) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2473:2473:2473) (2298:2298:2298))
        (PORT oe (3592:3592:3592) (3458:3458:3458))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
        (IOPATH oe o (2601:2601:2601) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3782:3782:3782) (3523:3523:3523))
        (PORT oe (4385:4385:4385) (4301:4301:4301))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
        (IOPATH oe o (2597:2597:2597) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3873:3873:3873) (3695:3695:3695))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2737:2737:2737) (2657:2657:2657))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2465:2465:2465) (2417:2417:2417))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2328:2328:2328) (2346:2346:2346))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1915:1915:1915) (1877:1877:1877))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3593:3593:3593) (3410:3410:3410))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3257:3257:3257) (3016:3016:3016))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3912:3912:3912) (3808:3808:3808))
        (IOPATH i o (2590:2590:2590) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3643:3643:3643) (3312:3312:3312))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1839:1839:1839) (1807:1807:1807))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2794:2794:2794) (2616:2616:2616))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2267:2267:2267) (2239:2239:2239))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3270:3270:3270) (3108:3108:3108))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2608:2608:2608) (2495:2495:2495))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1834:1834:1834) (1803:1803:1803))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1917:1917:1917) (1877:1877:1877))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2642:2642:2642) (2622:2622:2622))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2626:2626:2626) (2503:2503:2503))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3471:3471:3471) (3296:3296:3296))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2315:2315:2315) (2282:2282:2282))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3574:3574:3574) (3393:3393:3393))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2480:2480:2480) (2383:2383:2383))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2670:2670:2670) (2558:2558:2558))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2408:2408:2408) (2336:2336:2336))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3651:3651:3651) (3560:3560:3560))
        (IOPATH i o (3639:3639:3639) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2259:2259:2259) (2236:2236:2236))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2576:2576:2576) (2522:2522:2522))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2525:2525:2525) (2448:2448:2448))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3590:3590:3590) (3412:3412:3412))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3757:3757:3757) (3462:3462:3462))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3424:3424:3424) (3064:3064:3064))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1771:1771:1771) (1794:1794:1794))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2162:2162:2162) (2208:2208:2208))
        (IOPATH i o (2519:2519:2519) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2195:2195:2195) (2238:2238:2238))
        (IOPATH i o (2504:2504:2504) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3708:3708:3708) (4098:4098:4098))
        (IOPATH i o (2544:2544:2544) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2583:2583:2583) (2769:2769:2769))
        (IOPATH i o (2514:2514:2514) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2204:2204:2204) (2170:2170:2170))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2852:2852:2852) (3011:3011:3011))
        (IOPATH i o (2549:2549:2549) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2013:2013:2013) (1888:1888:1888))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3880:3880:3880) (3652:3652:3652))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1936:1936:1936) (1894:1894:1894))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2046:2046:2046) (1918:1918:1918))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2739:2739:2739) (2530:2530:2530))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2719:2719:2719) (2568:2568:2568))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1696:1696:1696) (1678:1678:1678))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3336:3336:3336) (3309:3309:3309))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3393:3393:3393) (3006:3006:3006))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2403:2403:2403) (2308:2308:2308))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1908:1908:1908) (1824:1824:1824))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1814:1814:1814) (1733:1733:1733))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1971:1971:1971) (1849:1849:1849))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1956:1956:1956) (1810:1810:1810))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3318:3318:3318) (3136:3136:3136))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3400:3400:3400) (3236:3236:3236))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2849:2849:2849) (2877:2877:2877))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3066:3066:3066) (3017:3017:3017))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3451:3451:3451) (3384:3384:3384))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3204:3204:3204) (3129:3129:3129))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3263:3263:3263) (3231:3231:3231))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2839:2839:2839) (2900:2900:2900))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3665:3665:3665) (3542:3542:3542))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2954:2954:2954) (2958:2958:2958))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3398:3398:3398) (3283:3283:3283))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3804:3804:3804) (3776:3776:3776))
        (IOPATH i o (3693:3693:3693) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2820:2820:2820) (2841:2841:2841))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3318:3318:3318) (3305:3305:3305))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2846:2846:2846) (2778:2778:2778))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4129:4129:4129) (3998:3998:3998))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3941:3941:3941) (3538:3538:3538))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4036:4036:4036) (3634:3634:3634))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4967:4967:4967) (4749:4749:4749))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3957:3957:3957) (3733:3733:3733))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2405:2405:2405) (2421:2421:2421))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4942:4942:4942) (4531:4531:4531))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2514:2514:2514) (2590:2590:2590))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3551:3551:3551) (3522:3522:3522))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3057:3057:3057) (3086:3086:3086))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2421:2421:2421) (2441:2441:2441))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2749:2749:2749) (2779:2779:2779))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3521:3521:3521) (3331:3331:3331))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3246:3246:3246) (3032:3032:3032))
        (IOPATH i o (2580:2580:2580) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2842:2842:2842) (2806:2806:2806))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2411:2411:2411) (2452:2452:2452))
        (IOPATH i o (2598:2598:2598) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2922:2922:2922) (3037:3037:3037))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4535:4535:4535) (4167:4167:4167))
        (IOPATH i o (2432:2432:2432) (2421:2421:2421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4161:4161:4161) (4014:4014:4014))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1789:1789:1789) (1713:1713:1713))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3646:3646:3646) (3468:3468:3468))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3206:3206:3206) (3013:3013:3013))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3678:3678:3678) (3577:3577:3577))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1918:1918:1918) (1863:1863:1863))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2391:2391:2391) (2187:2187:2187))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1715:1715:1715) (1689:1689:1689))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2068:2068:2068) (2064:2064:2064))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1642:1642:1642) (1591:1591:1591))
        (IOPATH i o (2432:2432:2432) (2421:2421:2421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3344:3344:3344) (3015:3015:3015))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2346:2346:2346) (2202:2202:2202))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2399:2399:2399) (2285:2285:2285))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3192:3192:3192) (2898:2898:2898))
        (IOPATH i o (2608:2608:2608) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1249:1249:1249) (1201:1201:1201))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1715:1715:1715) (1703:1703:1703))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDRIn\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1364:1364:1364) (1355:1355:1355))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2104:2104:2104) (1921:1921:1921))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2087:2087:2087) (2010:2010:2010))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2955:2955:2955) (2768:2768:2768))
        (IOPATH i o (3693:3693:3693) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2994:2994:2994) (2835:2835:2835))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2350:2350:2350) (2203:2203:2203))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2111:2111:2111) (1994:1994:1994))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2963:2963:2963) (2789:2789:2789))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1628:1628:1628) (1583:1583:1583))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3000:3000:3000) (2651:2651:2651))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1678:1678:1678) (1658:1658:1658))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1871:1871:1871) (1784:1784:1784))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2364:2364:2364) (2215:2215:2215))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2044:2044:2044) (1923:1923:1923))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3226:3226:3226) (3039:3039:3039))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3205:3205:3205) (3013:3013:3013))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_out_direct\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3405:3405:3405) (3208:3208:3208))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (714:714:714) (798:798:798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[0\]\~45)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (818:818:818))
        (PORT datab (845:845:845) (870:870:870))
        (PORT datac (836:836:836) (879:879:879))
        (PORT datad (1083:1083:1083) (1079:1079:1079))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (885:885:885))
        (PORT datad (740:740:740) (762:762:762))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (735:735:735) (757:757:757))
        (PORT datad (800:800:800) (818:818:818))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (784:784:784) (818:818:818))
        (PORT datac (756:756:756) (782:782:782))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1044:1044:1044))
        (PORT datab (1124:1124:1124) (1128:1128:1128))
        (PORT datac (1079:1079:1079) (1084:1084:1084))
        (PORT datad (1076:1076:1076) (1084:1084:1084))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1044:1044:1044))
        (PORT datab (1124:1124:1124) (1128:1128:1128))
        (PORT datac (1080:1080:1080) (1085:1085:1085))
        (PORT datad (1076:1076:1076) (1084:1084:1084))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1104:1104:1104))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1036:1036:1036) (1046:1046:1046))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (243:243:243) (270:270:270))
        (PORT datac (802:802:802) (825:825:825))
        (PORT datad (665:665:665) (629:629:629))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaMDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (566:566:566) (595:595:595))
        (PORT sclr (1375:1375:1375) (1389:1389:1389))
        (PORT sload (1462:1462:1462) (1482:1482:1482))
        (PORT ena (1038:1038:1038) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (882:882:882))
        (PORT datab (744:744:744) (765:765:765))
        (PORT datad (740:740:740) (762:762:762))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (566:566:566) (594:594:594))
        (PORT sclr (1375:1375:1375) (1389:1389:1389))
        (PORT sload (1462:1462:1462) (1482:1482:1482))
        (PORT ena (1038:1038:1038) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector2\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (753:753:753) (778:778:778))
        (PORT datad (800:800:800) (818:818:818))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (795:795:795))
        (PORT datab (783:783:783) (816:816:816))
        (PORT datac (272:272:272) (353:353:353))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector2\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (755:755:755) (781:781:781))
        (PORT datad (797:797:797) (815:815:815))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (305:305:305) (383:383:383))
        (PORT datac (748:748:748) (785:785:785))
        (PORT datad (211:211:211) (231:231:231))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (803:803:803))
        (PORT datac (809:809:809) (840:840:840))
        (PORT datad (750:750:750) (773:773:773))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (606:606:606))
        (PORT datab (823:823:823) (850:850:850))
        (PORT datac (462:462:462) (485:485:485))
        (PORT datad (218:218:218) (239:239:239))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (788:788:788))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (801:801:801) (823:823:823))
        (PORT datad (356:356:356) (329:329:329))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1117:1117:1117))
        (PORT datab (1126:1126:1126) (1130:1130:1130))
        (PORT datac (1037:1037:1037) (1048:1048:1048))
        (PORT datad (1240:1240:1240) (1192:1192:1192))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (784:784:784) (798:798:798))
        (PORT datac (273:273:273) (353:353:353))
        (PORT datad (680:680:680) (652:652:652))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (824:824:824) (828:828:828))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaALU)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (791:791:791))
        (PORT datab (794:794:794) (813:813:813))
        (PORT datac (754:754:754) (771:771:771))
        (PORT datad (799:799:799) (817:817:817))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMARM\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaMARM)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1474:1474:1474) (1491:1491:1491))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (435:435:435) (469:469:469))
        (PORT datac (460:460:460) (482:482:482))
        (PORT datad (426:426:426) (450:450:450))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (497:497:497))
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (1060:1060:1060) (1037:1037:1037))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (507:507:507))
        (PORT datac (273:273:273) (354:354:354))
        (PORT datad (257:257:257) (323:323:323))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (361:361:361))
        (PORT datad (431:431:431) (459:459:459))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (871:871:871))
        (PORT datab (801:801:801) (822:822:822))
        (PORT datac (789:789:789) (820:820:820))
        (PORT datad (742:742:742) (763:763:763))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|selMDR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (878:878:878))
        (PORT datac (746:746:746) (775:775:775))
        (PORT datad (743:743:743) (765:765:765))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|selMDR\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|selMDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (1990:1990:1990) (1951:1951:1951))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (1034:1034:1034) (1008:1008:1008))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (831:831:831) (847:847:847))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (830:830:830) (846:846:846))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (794:794:794) (821:821:821))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1465:1465:1465) (1473:1473:1473))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (572:572:572))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|memWE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (931:931:931))
        (PORT datab (1034:1034:1034) (1016:1016:1016))
        (PORT datac (727:727:727) (718:718:718))
        (PORT datad (755:755:755) (779:779:779))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|memWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (957:957:957))
        (PORT datab (828:828:828) (839:839:839))
        (PORT datac (818:818:818) (847:847:847))
        (PORT datad (1076:1076:1076) (1071:1071:1071))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|memWE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (716:716:716))
        (PORT datab (429:429:429) (399:399:399))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|memWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1073:1073:1073))
        (PORT datab (1072:1072:1072) (1070:1070:1070))
        (PORT datac (982:982:982) (981:981:981))
        (PORT datad (1073:1073:1073) (1064:1064:1064))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1074:1074:1074) (1071:1071:1071))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (808:808:808))
        (PORT datab (830:830:830) (859:859:859))
        (PORT datac (804:804:804) (831:831:831))
        (PORT datad (217:217:217) (239:239:239))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldMAR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1512:1512:1512) (1577:1577:1577))
        (PORT ena (1382:1382:1382) (1316:1316:1316))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT asdata (1019:1019:1019) (991:991:991))
        (PORT ena (1638:1638:1638) (1585:1585:1585))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode840w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (539:539:539))
        (PORT datab (384:384:384) (496:496:496))
        (PORT datac (1294:1294:1294) (1256:1256:1256))
        (PORT datad (352:352:352) (450:450:450))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (614:614:614) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (612:612:612) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode840w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3852:3852:3852) (4098:4098:4098))
        (PORT datab (3705:3705:3705) (3899:3899:3899))
        (PORT datac (4070:4070:4070) (4312:4312:4312))
        (PORT datad (303:303:303) (383:383:383))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk_direct\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk_direct\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode840w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (531:531:531))
        (PORT datab (385:385:385) (493:493:493))
        (PORT datad (357:357:357) (459:459:459))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode929w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3850:3850:3850) (4096:4096:4096))
        (PORT datac (4067:4067:4067) (4309:4309:4309))
        (PORT datad (3644:3644:3644) (3834:3834:3834))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT datac (953:953:953) (921:921:921))
        (PORT datad (728:728:728) (698:698:698))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1922:1922:1922) (1855:1855:1855))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode860w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (540:540:540))
        (PORT datab (386:386:386) (495:495:495))
        (PORT datac (1294:1294:1294) (1256:1256:1256))
        (PORT datad (348:348:348) (450:450:450))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode860w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3854:3854:3854) (4101:4101:4101))
        (PORT datab (3705:3705:3705) (3900:3900:3900))
        (PORT datac (4074:4074:4074) (4315:4315:4315))
        (PORT datad (302:302:302) (382:382:382))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode860w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (500:500:500))
        (PORT datac (361:361:361) (488:488:488))
        (PORT datad (351:351:351) (449:449:449))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode951w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3683:3683:3683) (3889:3889:3889))
        (PORT datac (3648:3648:3648) (3899:3899:3899))
        (PORT datad (3595:3595:3595) (3765:3765:3765))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1072:1072:1072))
        (PORT datab (1073:1073:1073) (1071:1071:1071))
        (PORT datac (983:983:983) (981:981:981))
        (PORT datad (1074:1074:1074) (1066:1066:1066))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (388:388:388))
        (PORT datab (1124:1124:1124) (1108:1108:1108))
        (PORT datad (1045:1045:1045) (1037:1037:1037))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldIR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1512:1512:1512) (1577:1577:1577))
        (PORT ena (1382:1382:1382) (1316:1316:1316))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2365:2365:2365))
        (PORT asdata (1072:1072:1072) (1041:1041:1041))
        (PORT ena (1675:1675:1675) (1623:1623:1623))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (995:995:995) (986:986:986))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2365:2365:2365))
        (PORT asdata (1077:1077:1077) (1060:1060:1060))
        (PORT ena (1675:1675:1675) (1623:1623:1623))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (1001:1001:1001) (987:987:987))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (981:981:981) (928:928:928))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2364:2364:2364))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1871:1871:1871) (1790:1790:1790))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1629:1629:1629))
        (PORT datab (280:280:280) (349:349:349))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1697:1697:1697))
        (PORT datab (280:280:280) (349:349:349))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1186:1186:1186))
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode900w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (530:530:530))
        (PORT datab (394:394:394) (507:507:507))
        (PORT datac (1293:1293:1293) (1255:1255:1255))
        (PORT datad (350:350:350) (449:449:449))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode900w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3852:3852:3852) (4098:4098:4098))
        (PORT datab (4110:4110:4110) (4350:4350:4350))
        (PORT datac (3662:3662:3662) (3868:3868:3868))
        (PORT datad (304:304:304) (383:383:383))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode995w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (493:493:493))
        (PORT datad (356:356:356) (458:458:458))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode995w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4123:4123:4123) (4365:4365:4365))
        (PORT datac (3967:3967:3967) (4129:4129:4129))
        (PORT datad (3647:3647:3647) (3838:3838:3838))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (1077:1077:1077) (1057:1057:1057))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT asdata (580:580:580) (605:605:605))
        (PORT ena (1673:1673:1673) (1633:1633:1633))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (1821:1821:1821) (1839:1839:1839))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode890w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3849:3849:3849) (4095:4095:4095))
        (PORT datab (3704:3704:3704) (3899:3899:3899))
        (PORT datac (4066:4066:4066) (4307:4307:4307))
        (PORT datad (305:305:305) (384:384:384))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode984w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (541:541:541))
        (PORT datab (386:386:386) (495:495:495))
        (PORT datad (347:347:347) (448:448:448))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode984w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3860:3860:3860) (4107:4107:4107))
        (PORT datac (4081:4081:4081) (4324:4324:4324))
        (PORT datad (3647:3647:3647) (3838:3838:3838))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (931:931:931) (884:884:884))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2363:2363:2363))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2197:2197:2197) (2116:2116:2116))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (1033:1033:1033) (1012:1012:1012))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1035:1035:1035))
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (971:971:971) (921:921:921))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (704:704:704) (686:686:686))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1922:1922:1922) (1855:1855:1855))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1922:1922:1922) (1855:1855:1855))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (237:237:237))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1922:1922:1922) (1855:1855:1855))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (675:675:675) (641:641:641))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1668:1668:1668) (1620:1620:1620))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (793:793:793) (821:821:821))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (1063:1063:1063) (1041:1041:1041))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (681:681:681))
        (PORT datab (539:539:539) (569:569:569))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1275:1275:1275))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (897:897:897))
        (PORT datab (538:538:538) (568:568:568))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (1011:1011:1011) (995:995:995))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (538:538:538) (568:568:568))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (571:571:571) (608:608:608))
        (PORT datac (505:505:505) (549:549:549))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|aluControl\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (745:745:745))
        (PORT datab (546:546:546) (580:580:580))
        (PORT datac (505:505:505) (544:544:544))
        (PORT datad (522:522:522) (568:568:568))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|aluControl\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (563:563:563))
        (PORT datac (501:501:501) (536:536:536))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|aluControl\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1237:1237:1237) (1293:1293:1293))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (499:499:499) (543:543:543))
        (PORT datad (523:523:523) (570:570:570))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|aluControl\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (221:221:221) (244:244:244))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|aluControl\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1237:1237:1237) (1293:1293:1293))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datac (946:946:946) (944:944:944))
        (PORT datad (772:772:772) (797:797:797))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (695:695:695) (654:654:654))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (871:871:871))
        (PORT datab (635:635:635) (597:597:597))
        (PORT datac (782:782:782) (811:811:811))
        (PORT datad (714:714:714) (728:728:728))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (627:627:627) (587:587:587))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2360:2360:2360))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2199:2199:2199) (2116:2116:2116))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (861:861:861) (858:858:858))
        (PORT datad (1090:1090:1090) (1091:1091:1091))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (879:879:879))
        (PORT datab (801:801:801) (822:822:822))
        (PORT datac (789:789:789) (820:820:820))
        (PORT datad (742:742:742) (763:763:763))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (787:787:787) (801:801:801))
        (PORT datac (756:756:756) (782:782:782))
        (PORT datad (797:797:797) (815:815:815))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (862:862:862))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (751:751:751) (788:788:788))
        (PORT datad (679:679:679) (651:651:651))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (817:817:817))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (807:807:807) (834:834:834))
        (PORT datad (383:383:383) (362:362:362))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|DR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2323:2323:2323))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1077:1077:1077) (1048:1048:1048))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (693:693:693) (659:659:659))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2364:2364:2364))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1871:1871:1871) (1790:1790:1790))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (891:891:891) (885:885:885))
        (PORT datad (1010:1010:1010) (989:989:989))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|DR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2323:2323:2323))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1077:1077:1077) (1048:1048:1048))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (788:788:788))
        (PORT datab (846:846:846) (853:853:853))
        (PORT datac (735:735:735) (755:755:755))
        (PORT datad (516:516:516) (562:562:562))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector24\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (521:521:521))
        (PORT datac (188:188:188) (216:216:216))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector24\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (795:795:795))
        (PORT datab (845:845:845) (851:851:851))
        (PORT datac (730:730:730) (749:749:749))
        (PORT datad (517:517:517) (563:563:563))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector24\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (810:810:810))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (452:452:452) (482:482:482))
        (PORT datad (450:450:450) (480:480:480))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|regWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (533:533:533) (569:569:569))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|regWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (818:818:818) (845:845:845))
        (PORT sload (1145:1145:1145) (1161:1161:1161))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT asdata (983:983:983) (942:942:942))
        (PORT ena (1673:1673:1673) (1633:1633:1633))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1148:1148:1148) (1155:1155:1155))
        (PORT datac (860:860:860) (857:857:857))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|DR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2323:2323:2323))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1077:1077:1077) (1048:1048:1048))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (437:437:437))
        (PORT datab (312:312:312) (407:407:407))
        (PORT datac (727:727:727) (740:740:740))
        (PORT datad (283:283:283) (362:362:362))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2331:2331:2331))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2277:2277:2277) (2242:2242:2242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (440:440:440))
        (PORT datab (309:309:309) (405:405:405))
        (PORT datac (729:729:729) (742:742:742))
        (PORT datad (283:283:283) (362:362:362))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2050:2050:2050) (1975:1975:1975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (789:789:789))
        (PORT datab (529:529:529) (565:565:565))
        (PORT datad (728:728:728) (750:750:750))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1339:1339:1339))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (1239:1239:1239) (1214:1214:1214))
        (PORT datad (1149:1149:1149) (1056:1056:1056))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (679:679:679))
        (PORT datab (1181:1181:1181) (1200:1200:1200))
        (PORT datac (1414:1414:1414) (1375:1375:1375))
        (PORT datad (893:893:893) (834:834:834))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (742:742:742))
        (PORT datab (548:548:548) (584:584:584))
        (PORT datac (502:502:502) (540:540:540))
        (PORT datad (519:519:519) (564:564:564))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (744:744:744))
        (PORT datab (546:546:546) (580:580:580))
        (PORT datac (504:504:504) (542:542:542))
        (PORT datad (521:521:521) (567:567:567))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (434:434:434))
        (PORT datab (421:421:421) (397:397:397))
        (PORT datac (487:487:487) (542:542:542))
        (PORT datad (356:356:356) (329:329:329))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1350:1350:1350) (1284:1284:1284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r0\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (693:693:693) (652:652:652))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (430:430:430))
        (PORT datab (315:315:315) (411:411:411))
        (PORT datac (722:722:722) (735:735:735))
        (PORT datad (281:281:281) (360:360:360))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2365:2365:2365))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1941:1941:1941) (1845:1845:1845))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (424:424:424))
        (PORT datab (318:318:318) (415:415:415))
        (PORT datac (718:718:718) (731:731:731))
        (PORT datad (279:279:279) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1970:1970:1970))
        (PORT asdata (577:577:577) (602:602:602))
        (PORT ena (1344:1344:1344) (1293:1293:1293))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1342:1342:1342))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (1240:1240:1240) (1215:1215:1215))
        (PORT datad (1146:1146:1146) (1053:1053:1053))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1164:1164:1164))
        (PORT datab (819:819:819) (821:821:821))
        (PORT datac (687:687:687) (657:657:657))
        (PORT datad (923:923:923) (870:870:870))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (984:984:984) (938:938:938))
        (PORT ena (1350:1350:1350) (1284:1284:1284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (689:689:689))
        (PORT datab (1037:1037:1037) (1082:1082:1082))
        (PORT datad (966:966:966) (1018:1018:1018))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1555:1555:1555))
        (PORT datab (1552:1552:1552) (1551:1551:1551))
        (PORT datac (779:779:779) (802:802:802))
        (PORT datad (657:657:657) (629:629:629))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (693:693:693) (660:660:660))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (434:434:434))
        (PORT datab (313:313:313) (408:408:408))
        (PORT datac (725:725:725) (738:738:738))
        (PORT datad (282:282:282) (361:361:361))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1825:1825:1825) (1715:1715:1715))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (435:435:435))
        (PORT datab (312:312:312) (408:408:408))
        (PORT datac (726:726:726) (739:739:739))
        (PORT datad (282:282:282) (361:361:361))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2339:2339:2339))
        (PORT asdata (1074:1074:1074) (1047:1047:1047))
        (PORT ena (2178:2178:2178) (2060:2060:2060))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (438:438:438))
        (PORT datab (310:310:310) (405:405:405))
        (PORT datac (728:728:728) (741:741:741))
        (PORT datad (283:283:283) (362:362:362))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2329:2329:2329))
        (PORT asdata (1025:1025:1025) (993:993:993))
        (PORT ena (1658:1658:1658) (1585:1585:1585))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (623:623:623))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (433:433:433))
        (PORT datab (313:313:313) (409:409:409))
        (PORT datac (724:724:724) (737:737:737))
        (PORT datad (282:282:282) (361:361:361))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2363:2363:2363))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1833:1833:1833) (1733:1733:1733))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (821:821:821))
        (PORT datab (613:613:613) (673:673:673))
        (PORT datac (1216:1216:1216) (1149:1149:1149))
        (PORT datad (1178:1178:1178) (1129:1129:1129))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (779:779:779))
        (PORT datab (1441:1441:1441) (1355:1355:1355))
        (PORT datad (366:366:366) (345:345:345))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datac (947:947:947) (945:945:945))
        (PORT datad (771:771:771) (796:796:796))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1345:1345:1345))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (1240:1240:1240) (1216:1216:1216))
        (PORT datad (1145:1145:1145) (1052:1052:1052))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (679:679:679))
        (PORT datab (1185:1185:1185) (1204:1204:1204))
        (PORT datac (1512:1512:1512) (1445:1445:1445))
        (PORT datad (1065:1065:1065) (1023:1023:1023))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1350:1350:1350) (1284:1284:1284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (1545:1545:1545) (1452:1452:1452))
        (PORT datad (1213:1213:1213) (1162:1162:1162))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (817:817:817))
        (PORT datab (226:226:226) (257:257:257))
        (PORT datad (198:198:198) (222:222:222))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1104:1104:1104))
        (PORT datab (1126:1126:1126) (1130:1130:1130))
        (PORT datac (1038:1038:1038) (1049:1049:1049))
        (PORT datad (1077:1077:1077) (1085:1085:1085))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1343:1343:1343))
        (PORT datab (1787:1787:1787) (1656:1656:1656))
        (PORT datac (1240:1240:1240) (1216:1216:1216))
        (PORT datad (1737:1737:1737) (1652:1652:1652))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector14\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1083:1083:1083))
        (PORT datad (1078:1078:1078) (1086:1086:1086))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (274:274:274))
        (PORT datab (429:429:429) (402:402:402))
        (PORT datac (371:371:371) (358:358:358))
        (PORT datad (1317:1317:1317) (1290:1290:1290))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1045:1045:1045))
        (PORT datab (1045:1045:1045) (1050:1050:1050))
        (PORT datac (1093:1093:1093) (1099:1099:1099))
        (PORT datad (1077:1077:1077) (1085:1085:1085))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1129:1129:1129))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1039:1039:1039) (1049:1049:1049))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1131:1131:1131))
        (PORT datab (406:406:406) (394:394:394))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1070:1070:1070) (1065:1065:1065))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1113:1113:1113))
        (PORT datab (1092:1092:1092) (1078:1078:1078))
        (PORT datad (1078:1078:1078) (1086:1086:1086))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (1399:1399:1399) (1368:1368:1368))
        (PORT datac (374:374:374) (361:361:361))
        (PORT datad (205:205:205) (233:233:233))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1131:1131:1131))
        (PORT datab (1093:1093:1093) (1079:1079:1079))
        (PORT datac (1075:1075:1075) (1080:1080:1080))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (273:273:273))
        (PORT datab (1400:1400:1400) (1377:1377:1377))
        (PORT datac (374:374:374) (361:361:361))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1127:1127:1127))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datad (1288:1288:1288) (1269:1269:1269))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (681:681:681))
        (PORT datab (1024:1024:1024) (994:994:994))
        (PORT datac (1303:1303:1303) (1275:1275:1275))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1130:1130:1130))
        (PORT datab (794:794:794) (791:791:791))
        (PORT datac (893:893:893) (868:868:868))
        (PORT datad (1286:1286:1286) (1267:1267:1267))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (801:801:801))
        (PORT datab (735:735:735) (756:756:756))
        (PORT datac (183:183:183) (211:211:211))
        (PORT datad (1076:1076:1076) (1090:1090:1090))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1155:1155:1155))
        (PORT datab (1316:1316:1316) (1302:1302:1302))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1155:1155:1155))
        (PORT datac (1296:1296:1296) (1246:1246:1246))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (877:877:877))
        (PORT datab (929:929:929) (841:841:841))
        (PORT datac (1741:1741:1741) (1643:1643:1643))
        (PORT datad (1237:1237:1237) (1209:1209:1209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2375:2375:2375))
        (PORT asdata (1326:1326:1326) (1266:1266:1266))
        (PORT ena (1943:1943:1943) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3233:3233:3233) (3089:3089:3089))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2338:2338:2338))
        (PORT asdata (1327:1327:1327) (1268:1268:1268))
        (PORT ena (2590:2590:2590) (2490:2490:2490))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (619:619:619) (582:582:582))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1293:1293:1293))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (600:600:600))
        (PORT datab (1558:1558:1558) (1490:1490:1490))
        (PORT datac (301:301:301) (389:389:389))
        (PORT datad (1169:1169:1169) (1131:1131:1131))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1460:1460:1460))
        (PORT datab (1161:1161:1161) (1149:1149:1149))
        (PORT datac (302:302:302) (390:390:390))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2339:2339:2339))
        (PORT asdata (1043:1043:1043) (1032:1032:1032))
        (PORT ena (2178:2178:2178) (2060:2060:2060))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (994:994:994) (947:947:947))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2377:2377:2377))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2577:2577:2577) (2373:2373:2373))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (996:996:996) (949:949:949))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2340:2340:2340))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2584:2584:2584) (2503:2503:2503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2376:2376:2376))
        (PORT asdata (1043:1043:1043) (1031:1031:1031))
        (PORT ena (2148:2148:2148) (2038:2038:2038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (422:422:422))
        (PORT datab (515:515:515) (545:545:545))
        (PORT datad (862:862:862) (832:832:832))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (710:710:710))
        (PORT datab (729:729:729) (723:723:723))
        (PORT datac (505:505:505) (568:568:568))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (242:242:242) (268:268:268))
        (PORT datac (287:287:287) (366:366:366))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (886:886:886))
        (PORT datab (703:703:703) (727:727:727))
        (PORT datad (806:806:806) (850:850:850))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (892:892:892))
        (PORT datab (435:435:435) (470:470:470))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (690:690:690))
        (PORT datab (742:742:742) (763:763:763))
        (PORT datad (523:523:523) (580:580:580))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1179:1179:1179) (1122:1122:1122))
        (PORT datad (561:561:561) (633:633:633))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (743:743:743))
        (PORT datab (1002:1002:1002) (990:990:990))
        (PORT datac (664:664:664) (630:630:630))
        (PORT datad (646:646:646) (608:608:608))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (738:738:738))
        (PORT datab (1249:1249:1249) (1218:1218:1218))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2375:2375:2375))
        (PORT asdata (1078:1078:1078) (1056:1056:1056))
        (PORT ena (1943:1943:1943) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2359:2359:2359) (2285:2285:2285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2338:2338:2338))
        (PORT asdata (1079:1079:1079) (1057:1057:1057))
        (PORT ena (2590:2590:2590) (2490:2490:2490))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2329:2329:2329))
        (PORT asdata (1317:1317:1317) (1273:1273:1273))
        (PORT ena (1650:1650:1650) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1034:1034:1034))
        (PORT datab (547:547:547) (579:579:579))
        (PORT datad (482:482:482) (526:526:526))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (912:912:912))
        (PORT datab (284:284:284) (353:353:353))
        (PORT datac (1076:1076:1076) (1078:1078:1078))
        (PORT datad (946:946:946) (884:884:884))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2338:2338:2338))
        (PORT asdata (1068:1068:1068) (1047:1047:1047))
        (PORT ena (1381:1381:1381) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2373:2373:2373))
        (PORT asdata (1255:1255:1255) (1215:1215:1215))
        (PORT ena (2361:2361:2361) (2195:2195:2195))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2373:2373:2373))
        (PORT asdata (1068:1068:1068) (1046:1046:1046))
        (PORT ena (2635:2635:2635) (2462:2462:2462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2339:2339:2339))
        (PORT asdata (1256:1256:1256) (1216:1216:1216))
        (PORT ena (1980:1980:1980) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (816:816:816))
        (PORT datab (991:991:991) (964:964:964))
        (PORT datad (998:998:998) (990:990:990))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (811:811:811))
        (PORT datab (989:989:989) (972:972:972))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1067:1067:1067))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (703:703:703) (670:670:670))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (860:860:860))
        (PORT datab (961:961:961) (952:952:952))
        (PORT datad (767:767:767) (793:793:793))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (858:858:858))
        (PORT datab (1007:1007:1007) (974:974:974))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (682:682:682))
        (PORT datab (989:989:989) (980:980:980))
        (PORT datad (517:517:517) (573:573:573))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (680:680:680))
        (PORT datab (1207:1207:1207) (1160:1160:1160))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (838:838:838))
        (PORT datab (1046:1046:1046) (1049:1049:1049))
        (PORT datac (586:586:586) (530:530:530))
        (PORT datad (659:659:659) (625:625:625))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1023:1023:1023))
        (PORT datab (1042:1042:1042) (1043:1043:1043))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2338:2338:2338))
        (PORT asdata (978:978:978) (934:934:934))
        (PORT ena (1919:1919:1919) (1822:1822:1822))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2338:2338:2338))
        (PORT asdata (782:782:782) (769:769:769))
        (PORT ena (2722:2722:2722) (2676:2676:2676))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (672:672:672) (638:638:638))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1659:1659:1659) (1578:1578:1578))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2373:2373:2373))
        (PORT asdata (785:785:785) (773:773:773))
        (PORT ena (1579:1579:1579) (1499:1499:1499))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (850:850:850))
        (PORT datab (731:731:731) (708:708:708))
        (PORT datad (762:762:762) (787:787:787))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (853:853:853))
        (PORT datab (651:651:651) (647:647:647))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2375:2375:2375))
        (PORT asdata (974:974:974) (930:930:930))
        (PORT ena (2056:2056:2056) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2116:2116:2116) (2056:2056:2056))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1970:1970:1970))
        (PORT asdata (974:974:974) (929:929:929))
        (PORT ena (1344:1344:1344) (1293:1293:1293))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2338:2338:2338))
        (PORT asdata (1038:1038:1038) (1020:1020:1020))
        (PORT ena (1829:1829:1829) (1711:1711:1711))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (990:990:990))
        (PORT datab (461:461:461) (506:506:506))
        (PORT datad (659:659:659) (672:672:672))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (654:654:654))
        (PORT datab (1567:1567:1567) (1512:1512:1512))
        (PORT datac (672:672:672) (640:640:640))
        (PORT datad (763:763:763) (788:788:788))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (696:696:696) (714:714:714))
        (PORT datac (1333:1333:1333) (1307:1307:1307))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (695:695:695) (713:713:713))
        (PORT datac (1000:1000:1000) (999:999:999))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1150:1150:1150))
        (PORT datab (605:605:605) (664:664:664))
        (PORT datac (756:756:756) (786:786:786))
        (PORT datad (916:916:916) (896:896:896))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1004:1004:1004))
        (PORT datab (612:612:612) (672:672:672))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1533:1533:1533) (1476:1476:1476))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (995:995:995))
        (PORT datab (1035:1035:1035) (1081:1081:1081))
        (PORT datad (965:965:965) (1018:1018:1018))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (690:690:690) (681:681:681))
        (PORT datac (1316:1316:1316) (1302:1302:1302))
        (PORT datad (625:625:625) (569:569:569))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1330:1330:1330))
        (PORT datac (850:850:850) (789:789:789))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2377:2377:2377))
        (PORT asdata (1227:1227:1227) (1158:1158:1158))
        (PORT ena (2577:2577:2577) (2373:2373:2373))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2339:2339:2339))
        (PORT asdata (803:803:803) (791:791:791))
        (PORT ena (2178:2178:2178) (2060:2060:2060))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2376:2376:2376))
        (PORT asdata (802:802:802) (790:790:790))
        (PORT ena (2148:2148:2148) (2038:2038:2038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2340:2340:2340))
        (PORT asdata (1229:1229:1229) (1159:1159:1159))
        (PORT ena (2584:2584:2584) (2503:2503:2503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (664:664:664))
        (PORT datab (608:608:608) (667:667:667))
        (PORT datad (538:538:538) (594:594:594))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (778:778:778))
        (PORT datab (1577:1577:1577) (1582:1582:1582))
        (PORT datad (685:685:685) (654:654:654))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2331:2331:2331))
        (PORT asdata (1228:1228:1228) (1158:1158:1158))
        (PORT ena (2277:2277:2277) (2242:2242:2242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2365:2365:2365))
        (PORT asdata (1224:1224:1224) (1153:1153:1153))
        (PORT ena (1941:1941:1941) (1845:1845:1845))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (662:662:662) (622:622:622))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1650:1650:1650) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (769:769:769))
        (PORT datab (688:688:688) (681:681:681))
        (PORT datac (503:503:503) (566:566:566))
        (PORT datad (483:483:483) (524:524:524))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2370:2370:2370) (2281:2281:2281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (422:422:422))
        (PORT datab (949:949:949) (978:978:978))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1486:1486:1486) (1478:1478:1478))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (811:811:811))
        (PORT datab (239:239:239) (266:266:266))
        (PORT datad (845:845:845) (767:767:767))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (898:898:898))
        (PORT datab (976:976:976) (935:935:935))
        (PORT datad (811:811:811) (849:849:849))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (658:658:658))
        (PORT datab (1084:1084:1084) (1082:1082:1082))
        (PORT datad (380:380:380) (357:357:357))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1095:1095:1095))
        (PORT datab (1027:1027:1027) (990:990:990))
        (PORT datad (1074:1074:1074) (1083:1083:1083))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1095:1095:1095))
        (PORT datab (1279:1279:1279) (1263:1263:1263))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1220:1220:1220))
        (PORT datab (1083:1083:1083) (1080:1080:1080))
        (PORT datac (623:623:623) (579:579:579))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1214:1214:1214))
        (PORT datac (1213:1213:1213) (1218:1218:1218))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2375:2375:2375))
        (PORT asdata (1524:1524:1524) (1430:1430:1430))
        (PORT ena (2056:2056:2056) (2019:2019:2019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2370:2370:2370) (2281:2281:2281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2365:2365:2365))
        (PORT asdata (1336:1336:1336) (1280:1280:1280))
        (PORT ena (1941:1941:1941) (1845:1845:1845))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (707:707:707) (668:668:668))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1650:1650:1650) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (425:425:425))
        (PORT datab (426:426:426) (457:457:457))
        (PORT datac (502:502:502) (565:565:565))
        (PORT datad (672:672:672) (666:666:666))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1356:1356:1356))
        (PORT datab (1042:1042:1042) (1025:1025:1025))
        (PORT datac (1345:1345:1345) (1319:1319:1319))
        (PORT datad (618:618:618) (581:581:581))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2338:2338:2338))
        (PORT asdata (1296:1296:1296) (1233:1233:1233))
        (PORT ena (2722:2722:2722) (2676:2676:2676))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2377:2377:2377))
        (PORT asdata (1051:1051:1051) (1011:1011:1011))
        (PORT ena (2577:2577:2577) (2373:2373:2373))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2373:2373:2373))
        (PORT asdata (1298:1298:1298) (1234:1234:1234))
        (PORT ena (1579:1579:1579) (1499:1499:1499))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2340:2340:2340))
        (PORT asdata (1054:1054:1054) (1014:1014:1014))
        (PORT ena (2584:2584:2584) (2503:2503:2503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (962:962:962))
        (PORT datab (607:607:607) (666:666:666))
        (PORT datad (538:538:538) (593:593:593))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (926:926:926))
        (PORT datab (612:612:612) (672:672:672))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1316:1316:1316))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (561:561:561) (516:516:516))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1096:1096:1096))
        (PORT datab (1085:1085:1085) (1094:1094:1094))
        (PORT datad (1074:1074:1074) (1083:1083:1083))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1295:1295:1295))
        (PORT datab (1786:1786:1786) (1695:1695:1695))
        (PORT datac (1013:1013:1013) (1020:1020:1020))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (848:848:848))
        (PORT datab (988:988:988) (949:949:949))
        (PORT datad (761:761:761) (786:786:786))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (852:852:852))
        (PORT datab (1208:1208:1208) (1211:1211:1211))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1214:1214:1214))
        (PORT datab (1085:1085:1085) (1082:1082:1082))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (601:601:601) (555:555:555))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1219:1219:1219))
        (PORT datac (1211:1211:1211) (1215:1215:1215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (675:675:675) (642:642:642))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1825:1825:1825) (1715:1715:1715))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2338:2338:2338))
        (PORT asdata (1058:1058:1058) (1042:1042:1042))
        (PORT ena (1381:1381:1381) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2376:2376:2376))
        (PORT asdata (1090:1090:1090) (1066:1066:1066))
        (PORT ena (2148:2148:2148) (2038:2038:2038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2340:2340:2340))
        (PORT asdata (1344:1344:1344) (1284:1284:1284))
        (PORT ena (2584:2584:2584) (2503:2503:2503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (683:683:683))
        (PORT datab (604:604:604) (663:663:663))
        (PORT datad (537:537:537) (592:592:592))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (988:988:988))
        (PORT datab (1106:1106:1106) (1105:1105:1105))
        (PORT datad (666:666:666) (639:639:639))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3233:3233:3233) (3089:3089:3089))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2375:2375:2375))
        (PORT asdata (1346:1346:1346) (1290:1290:1290))
        (PORT ena (1943:1943:1943) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2338:2338:2338))
        (PORT asdata (1348:1348:1348) (1292:1292:1292))
        (PORT ena (2590:2590:2590) (2490:2490:2490))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (683:683:683) (645:645:645))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1293:1293:1293))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (599:599:599))
        (PORT datab (511:511:511) (557:557:557))
        (PORT datac (960:960:960) (939:939:939))
        (PORT datad (1241:1241:1241) (1216:1216:1216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1527:1527:1527))
        (PORT datab (1133:1133:1133) (1136:1136:1136))
        (PORT datac (719:719:719) (726:726:726))
        (PORT datad (966:966:966) (906:906:906))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1104:1104:1104) (1097:1097:1097))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (679:679:679))
        (PORT datab (725:725:725) (729:729:729))
        (PORT datad (515:515:515) (570:570:570))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (689:689:689))
        (PORT datab (1294:1294:1294) (1256:1256:1256))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (899:899:899))
        (PORT datab (765:765:765) (770:770:770))
        (PORT datad (812:812:812) (850:850:850))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1019:1019:1019))
        (PORT datab (752:752:752) (763:763:763))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (805:805:805) (848:848:848))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1229:1229:1229))
        (PORT datab (1574:1574:1574) (1536:1536:1536))
        (PORT datac (639:639:639) (607:607:607))
        (PORT datad (652:652:652) (622:622:622))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (1573:1573:1573) (1536:1536:1536))
        (PORT datac (678:678:678) (675:675:675))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2373:2373:2373))
        (PORT asdata (1011:1011:1011) (974:974:974))
        (PORT ena (2361:2361:2361) (2195:2195:2195))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2338:2338:2338))
        (PORT asdata (1138:1138:1138) (1124:1124:1124))
        (PORT ena (1381:1381:1381) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2373:2373:2373))
        (PORT asdata (1139:1139:1139) (1124:1124:1124))
        (PORT ena (2635:2635:2635) (2462:2462:2462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2339:2339:2339))
        (PORT asdata (1011:1011:1011) (975:975:975))
        (PORT ena (1980:1980:1980) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (859:859:859))
        (PORT datab (813:813:813) (830:830:830))
        (PORT datad (1244:1244:1244) (1213:1213:1213))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (862:862:862))
        (PORT datab (1233:1233:1233) (1189:1189:1189))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2370:2370:2370) (2281:2281:2281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2375:2375:2375))
        (PORT asdata (1130:1130:1130) (1113:1113:1113))
        (PORT ena (1943:1943:1943) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (655:655:655) (618:618:618))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1650:1650:1650) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2338:2338:2338))
        (PORT asdata (1131:1131:1131) (1115:1115:1115))
        (PORT ena (2590:2590:2590) (2490:2490:2490))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (686:686:686))
        (PORT datab (1053:1053:1053) (1028:1028:1028))
        (PORT datad (520:520:520) (577:577:577))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (691:691:691))
        (PORT datab (1048:1048:1048) (1024:1024:1024))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1229:1229:1229))
        (PORT datab (1575:1575:1575) (1538:1538:1538))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (661:661:661) (629:629:629))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1571:1571:1571) (1533:1533:1533))
        (PORT datac (676:676:676) (673:673:673))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (831:831:831))
        (PORT datab (1042:1042:1042) (1015:1015:1015))
        (PORT datad (718:718:718) (738:738:738))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (817:817:817))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datad (946:946:946) (924:924:924))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (602:602:602))
        (PORT datab (482:482:482) (494:494:494))
        (PORT datac (1100:1100:1100) (1100:1100:1100))
        (PORT datad (482:482:482) (523:523:523))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (473:473:473))
        (PORT datab (1212:1212:1212) (1151:1151:1151))
        (PORT datac (768:768:768) (797:797:797))
        (PORT datad (623:623:623) (583:583:583))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1323:1323:1323))
        (PORT datac (196:196:196) (227:227:227))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2376:2376:2376))
        (PORT asdata (1065:1065:1065) (1044:1044:1044))
        (PORT ena (2148:2148:2148) (2038:2038:2038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2340:2340:2340))
        (PORT asdata (1092:1092:1092) (1080:1080:1080))
        (PORT ena (2584:2584:2584) (2503:2503:2503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (480:480:480))
        (PORT datab (607:607:607) (666:666:666))
        (PORT datad (538:538:538) (593:593:593))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2377:2377:2377))
        (PORT asdata (1091:1091:1091) (1079:1079:1079))
        (PORT ena (2577:2577:2577) (2373:2373:2373))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2339:2339:2339))
        (PORT asdata (1067:1067:1067) (1047:1047:1047))
        (PORT ena (2178:2178:2178) (2060:2060:2060))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (814:814:814))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (409:409:409) (436:436:436))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3233:3233:3233) (3089:3089:3089))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2359:2359:2359))
        (PORT asdata (1617:1617:1617) (1545:1545:1545))
        (PORT ena (2268:2268:2268) (2179:2179:2179))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2324:2324:2324))
        (PORT asdata (1618:1618:1618) (1546:1546:1546))
        (PORT ena (1418:1418:1418) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1970:1970:1970))
        (PORT asdata (791:791:791) (776:776:776))
        (PORT ena (1344:1344:1344) (1293:1293:1293))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (952:952:952))
        (PORT datab (1032:1032:1032) (1077:1077:1077))
        (PORT datad (964:964:964) (1016:1016:1016))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (714:714:714))
        (PORT datab (1034:1034:1034) (1079:1079:1079))
        (PORT datac (728:728:728) (752:752:752))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (661:661:661))
        (PORT datab (1251:1251:1251) (1265:1265:1265))
        (PORT datad (346:346:346) (328:328:328))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (883:883:883))
        (PORT datab (765:765:765) (770:770:770))
        (PORT datac (721:721:721) (732:732:732))
        (PORT datad (849:849:849) (884:884:884))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (883:883:883))
        (PORT datab (1032:1032:1032) (1003:1003:1003))
        (PORT datac (1229:1229:1229) (1203:1203:1203))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (929:929:929))
        (PORT datab (932:932:932) (910:910:910))
        (PORT datad (811:811:811) (843:843:843))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (932:932:932))
        (PORT datab (738:738:738) (762:762:762))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (837:837:837))
        (PORT datab (1359:1359:1359) (1327:1327:1327))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (737:737:737))
        (PORT datad (682:682:682) (655:655:655))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2339:2339:2339))
        (PORT asdata (1233:1233:1233) (1155:1155:1155))
        (PORT ena (2178:2178:2178) (2060:2060:2060))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2377:2377:2377))
        (PORT asdata (1265:1265:1265) (1193:1193:1193))
        (PORT ena (2577:2577:2577) (2373:2373:2373))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2340:2340:2340))
        (PORT asdata (1265:1265:1265) (1192:1192:1192))
        (PORT ena (2584:2584:2584) (2503:2503:2503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (689:689:689) (668:668:668))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1848:1848:1848) (1745:1745:1745))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1039:1039:1039))
        (PORT datab (282:282:282) (352:352:352))
        (PORT datac (800:800:800) (836:836:836))
        (PORT datad (804:804:804) (838:838:838))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (886:886:886))
        (PORT datab (995:995:995) (968:968:968))
        (PORT datac (1011:1011:1011) (1021:1021:1021))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (723:723:723) (702:702:702))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2359:2359:2359))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2268:2268:2268) (2179:2179:2179))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2370:2370:2370) (2281:2281:2281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (689:689:689) (668:668:668))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2320:2320:2320))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1627:1627:1627) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r0\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (724:724:724) (703:703:703))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2324:2324:2324))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1418:1418:1418) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (357:357:357))
        (PORT datab (676:676:676) (664:664:664))
        (PORT datac (801:801:801) (837:837:837))
        (PORT datad (805:805:805) (840:840:840))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (505:505:505))
        (PORT datab (832:832:832) (865:865:865))
        (PORT datac (762:762:762) (777:777:777))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1057:1057:1057))
        (PORT datab (795:795:795) (826:826:826))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1058:1058:1058))
        (PORT datac (1145:1145:1145) (1093:1093:1093))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1505:1505:1505))
        (PORT datab (610:610:610) (670:670:670))
        (PORT datad (539:539:539) (595:595:595))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (483:483:483))
        (PORT datab (569:569:569) (628:628:628))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (685:685:685))
        (PORT datab (475:475:475) (491:491:491))
        (PORT datac (998:998:998) (999:999:999))
        (PORT datad (994:994:994) (1046:1046:1046))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1199:1199:1199))
        (PORT datab (282:282:282) (352:352:352))
        (PORT datac (1053:1053:1053) (1062:1062:1062))
        (PORT datad (370:370:370) (351:351:351))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1052:1052:1052) (1056:1056:1056))
        (PORT datac (666:666:666) (643:643:643))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (712:712:712) (677:677:677))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2377:2377:2377))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2577:2577:2577) (2373:2373:2373))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2339:2339:2339))
        (PORT asdata (1081:1081:1081) (1042:1042:1042))
        (PORT ena (2178:2178:2178) (2060:2060:2060))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2376:2376:2376))
        (PORT asdata (1080:1080:1080) (1041:1041:1041))
        (PORT ena (2148:2148:2148) (2038:2038:2038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2340:2340:2340))
        (PORT asdata (1084:1084:1084) (1046:1046:1046))
        (PORT ena (2584:2584:2584) (2503:2503:2503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (890:890:890))
        (PORT datab (609:609:609) (669:669:669))
        (PORT datad (539:539:539) (594:594:594))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (778:778:778))
        (PORT datab (756:756:756) (763:763:763))
        (PORT datad (348:348:348) (332:332:332))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2370:2370:2370) (2281:2281:2281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2375:2375:2375))
        (PORT asdata (1325:1325:1325) (1272:1272:1272))
        (PORT ena (1943:1943:1943) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2338:2338:2338))
        (PORT asdata (1325:1325:1325) (1272:1272:1272))
        (PORT ena (2590:2590:2590) (2490:2490:2490))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2329:2329:2329))
        (PORT asdata (1351:1351:1351) (1283:1283:1283))
        (PORT ena (1650:1650:1650) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1000:1000:1000))
        (PORT datab (547:547:547) (579:579:579))
        (PORT datad (482:482:482) (526:526:526))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (833:833:833))
        (PORT datab (482:482:482) (502:502:502))
        (PORT datac (695:695:695) (715:715:715))
        (PORT datad (589:589:589) (549:549:549))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (810:810:810))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (359:359:359))
        (PORT datac (996:996:996) (981:981:981))
        (PORT datad (279:279:279) (345:345:345))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (884:884:884))
        (PORT datab (697:697:697) (721:721:721))
        (PORT datad (804:804:804) (847:847:847))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (897:897:897))
        (PORT datab (670:670:670) (664:664:664))
        (PORT datac (719:719:719) (734:734:734))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (688:688:688))
        (PORT datab (1013:1013:1013) (985:985:985))
        (PORT datad (521:521:521) (578:578:578))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1315:1315:1315) (1300:1300:1300))
        (PORT datad (565:565:565) (637:637:637))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (738:738:738))
        (PORT datab (720:720:720) (683:683:683))
        (PORT datac (639:639:639) (605:605:605))
        (PORT datad (664:664:664) (632:632:632))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2370:2370:2370) (2281:2281:2281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2375:2375:2375))
        (PORT asdata (1072:1072:1072) (1053:1053:1053))
        (PORT ena (1943:1943:1943) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2338:2338:2338))
        (PORT asdata (1072:1072:1072) (1053:1053:1053))
        (PORT ena (2590:2590:2590) (2490:2490:2490))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (668:668:668) (619:619:619))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2235:2235:2235) (2113:2113:2113))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (639:639:639))
        (PORT datab (983:983:983) (968:968:968))
        (PORT datac (1238:1238:1238) (1260:1260:1260))
        (PORT datad (1068:1068:1068) (1071:1071:1071))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1111:1111:1111))
        (PORT datab (1309:1309:1309) (1246:1246:1246))
        (PORT datac (1494:1494:1494) (1445:1445:1445))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2330:2330:2330))
        (PORT asdata (1353:1353:1353) (1297:1297:1297))
        (PORT ena (1825:1825:1825) (1715:1715:1715))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2364:2364:2364))
        (PORT asdata (1349:1349:1349) (1294:1294:1294))
        (PORT ena (1582:1582:1582) (1563:1563:1563))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1960:1960:1960))
        (PORT asdata (1356:1356:1356) (1301:1301:1301))
        (PORT ena (1909:1909:1909) (1819:1819:1819))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2366:2366:2366))
        (PORT asdata (1464:1464:1464) (1350:1350:1350))
        (PORT ena (1869:1869:1869) (1766:1766:1766))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (919:919:919))
        (PORT datab (524:524:524) (559:559:559))
        (PORT datad (499:499:499) (538:538:538))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (856:856:856))
        (PORT datab (984:984:984) (969:969:969))
        (PORT datad (683:683:683) (651:651:651))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1586:1586:1586))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (656:656:656) (630:630:630))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (760:760:760) (760:760:760))
        (PORT datac (1006:1006:1006) (1009:1009:1009))
        (PORT datad (251:251:251) (313:313:313))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (680:680:680))
        (PORT datab (1191:1191:1191) (1137:1137:1137))
        (PORT datad (516:516:516) (572:572:572))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (678:678:678))
        (PORT datab (1000:1000:1000) (997:997:997))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1004:1004:1004))
        (PORT datab (806:806:806) (826:826:826))
        (PORT datad (756:756:756) (762:762:762))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (932:932:932))
        (PORT datab (1252:1252:1252) (1224:1224:1224))
        (PORT datad (358:358:358) (345:345:345))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1512:1512:1512))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (608:608:608) (568:568:568))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (700:700:700))
        (PORT datab (674:674:674) (623:623:623))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (660:660:660))
        (PORT datab (379:379:379) (373:373:373))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (699:699:699))
        (PORT datab (700:700:700) (680:680:680))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (411:411:411))
        (PORT datab (440:440:440) (415:415:415))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (704:704:704))
        (PORT datab (641:641:641) (580:580:580))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (727:727:727))
        (PORT datab (729:729:729) (695:695:695))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (889:889:889))
        (PORT datab (677:677:677) (631:631:631))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (824:824:824))
        (PORT datab (642:642:642) (608:608:608))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (631:631:631))
        (PORT datab (686:686:686) (619:619:619))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (738:738:738))
        (PORT datab (723:723:723) (684:684:684))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (924:924:924))
        (PORT datab (436:436:436) (410:410:410))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (868:868:868))
        (PORT datab (683:683:683) (662:662:662))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1461:1461:1461))
        (PORT datab (594:594:594) (546:546:546))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (347:347:347) (332:332:332))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1537:1537:1537))
        (PORT datab (1022:1022:1022) (969:969:969))
        (PORT datac (913:913:913) (861:861:861))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode823w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (531:531:531))
        (PORT datab (392:392:392) (505:505:505))
        (PORT datac (1293:1293:1293) (1255:1255:1255))
        (PORT datad (350:350:350) (449:449:449))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode823w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3853:3853:3853) (4099:4099:4099))
        (PORT datab (3705:3705:3705) (3899:3899:3899))
        (PORT datac (4071:4071:4071) (4313:4313:4313))
        (PORT datad (303:303:303) (383:383:383))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode911w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (544:544:544))
        (PORT datad (353:353:353) (452:452:452))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode823w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3851:3851:3851) (4097:4097:4097))
        (PORT datac (4069:4069:4069) (4310:4310:4310))
        (PORT datad (3644:3644:3644) (3834:3834:3834))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (1826:1826:1826) (1742:1742:1742))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (469:469:469))
        (PORT datab (538:538:538) (568:568:568))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2331:2331:2331))
        (PORT asdata (1073:1073:1073) (1030:1030:1030))
        (PORT ena (2277:2277:2277) (2242:2242:2242))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2050:2050:2050) (1975:1975:1975))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1970:1970:1970))
        (PORT asdata (577:577:577) (602:602:602))
        (PORT ena (1344:1344:1344) (1293:1293:1293))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2365:2365:2365))
        (PORT asdata (1071:1071:1071) (1027:1027:1027))
        (PORT ena (1941:1941:1941) (1845:1845:1845))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (803:803:803))
        (PORT datab (471:471:471) (484:484:484))
        (PORT datac (811:811:811) (842:842:842))
        (PORT datad (1191:1191:1191) (1208:1208:1208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (721:721:721))
        (PORT datab (740:740:740) (763:763:763))
        (PORT datac (816:816:816) (847:847:847))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (667:667:667) (625:625:625))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2364:2364:2364))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1582:1582:1582) (1563:1563:1563))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2330:2330:2330))
        (PORT asdata (1039:1039:1039) (995:995:995))
        (PORT ena (1825:1825:1825) (1715:1715:1715))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2320:2320:2320))
        (PORT asdata (1031:1031:1031) (983:983:983))
        (PORT ena (1623:1623:1623) (1544:1544:1544))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (668:668:668) (625:625:625))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2203:2203:2203) (2097:2097:2097))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (729:729:729))
        (PORT datab (769:769:769) (775:775:775))
        (PORT datac (810:810:810) (840:840:840))
        (PORT datad (1191:1191:1191) (1208:1208:1208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1248:1248:1248))
        (PORT datab (1411:1411:1411) (1391:1391:1391))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1126:1126:1126))
        (PORT datac (191:191:191) (224:224:224))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (702:702:702) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (702:702:702) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE address_in_direct\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (996:996:996))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3383:3383:3383))
        (PORT d[1] (3262:3262:3262) (3310:3310:3310))
        (PORT d[2] (2860:2860:2860) (2778:2778:2778))
        (PORT d[3] (2129:2129:2129) (2100:2100:2100))
        (PORT d[4] (1743:1743:1743) (1701:1701:1701))
        (PORT d[5] (2138:2138:2138) (2152:2152:2152))
        (PORT d[6] (1981:1981:1981) (1927:1927:1927))
        (PORT d[7] (2696:2696:2696) (2694:2694:2694))
        (PORT d[8] (1759:1759:1759) (1717:1717:1717))
        (PORT d[9] (1682:1682:1682) (1667:1667:1667))
        (PORT d[10] (2451:2451:2451) (2407:2407:2407))
        (PORT d[11] (3213:3213:3213) (3147:3147:3147))
        (PORT d[12] (1778:1778:1778) (1763:1763:1763))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1705:1705:1705))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (2928:2928:2928) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (4365:4365:4365))
        (PORT clk (2226:2226:2226) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6937:6937:6937) (7208:7208:7208))
        (PORT d[1] (3930:3930:3930) (4216:4216:4216))
        (PORT d[2] (4035:4035:4035) (4256:4256:4256))
        (PORT d[3] (7251:7251:7251) (7493:7493:7493))
        (PORT d[4] (7207:7207:7207) (7441:7441:7441))
        (PORT d[5] (7867:7867:7867) (7797:7797:7797))
        (PORT d[6] (7498:7498:7498) (7471:7471:7471))
        (PORT d[7] (5534:5534:5534) (5544:5544:5544))
        (PORT d[8] (5650:5650:5650) (5690:5690:5690))
        (PORT d[9] (4517:4517:4517) (4791:4791:4791))
        (PORT d[10] (8110:8110:8110) (8022:8022:8022))
        (PORT d[11] (4837:4837:4837) (5075:5075:5075))
        (PORT d[12] (6383:6383:6383) (6556:6556:6556))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (1841:1841:1841))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (PORT d[0] (2403:2403:2403) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2034:2034:2034))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3531:3531:3531))
        (PORT d[1] (3059:3059:3059) (3098:3098:3098))
        (PORT d[2] (3062:3062:3062) (3066:3066:3066))
        (PORT d[3] (2793:2793:2793) (2771:2771:2771))
        (PORT d[4] (3585:3585:3585) (3616:3616:3616))
        (PORT d[5] (2540:2540:2540) (2579:2579:2579))
        (PORT d[6] (2892:2892:2892) (2789:2789:2789))
        (PORT d[7] (2876:2876:2876) (2922:2922:2922))
        (PORT d[8] (2858:2858:2858) (2876:2876:2876))
        (PORT d[9] (2251:2251:2251) (2195:2195:2195))
        (PORT d[10] (3078:3078:3078) (3034:3034:3034))
        (PORT d[11] (3114:3114:3114) (3157:3157:3157))
        (PORT d[12] (3056:3056:3056) (3027:3027:3027))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2111:2111:2111))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (3045:3045:3045) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (4249:4249:4249))
        (PORT clk (2183:2183:2183) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4071:4071:4071) (4291:4291:4291))
        (PORT d[1] (3668:3668:3668) (3901:3901:3901))
        (PORT d[2] (3364:3364:3364) (3587:3587:3587))
        (PORT d[3] (4457:4457:4457) (4694:4694:4694))
        (PORT d[4] (3499:3499:3499) (3760:3760:3760))
        (PORT d[5] (9169:9169:9169) (9048:9048:9048))
        (PORT d[6] (3715:3715:3715) (3944:3944:3944))
        (PORT d[7] (6608:6608:6608) (6600:6600:6600))
        (PORT d[8] (5935:5935:5935) (5952:5952:5952))
        (PORT d[9] (5229:5229:5229) (5479:5479:5479))
        (PORT d[10] (4930:4930:4930) (4958:4958:4958))
        (PORT d[11] (4091:4091:4091) (4339:4339:4339))
        (PORT d[12] (3792:3792:3792) (3949:3949:3949))
        (PORT clk (2179:2179:2179) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2057:2057:2057))
        (PORT clk (2179:2179:2179) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (PORT d[0] (3860:3860:3860) (3773:3773:3773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode850w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (545:545:545))
        (PORT datab (377:377:377) (487:487:487))
        (PORT datac (1294:1294:1294) (1256:1256:1256))
        (PORT datad (353:353:353) (452:452:452))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode850w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3858:3858:3858) (4105:4105:4105))
        (PORT datab (3706:3706:3706) (3900:3900:3900))
        (PORT datac (4078:4078:4078) (4321:4321:4321))
        (PORT datad (301:301:301) (380:380:380))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode940w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (534:534:534))
        (PORT datad (353:353:353) (454:454:454))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode940w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3854:3854:3854) (4100:4100:4100))
        (PORT datac (4072:4072:4072) (4314:4314:4314))
        (PORT datad (3645:3645:3645) (3835:3835:3835))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1687:1687:1687))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4126:4126:4126) (4217:4217:4217))
        (PORT d[1] (3157:3157:3157) (3174:3174:3174))
        (PORT d[2] (2721:2721:2721) (2712:2712:2712))
        (PORT d[3] (3539:3539:3539) (3526:3526:3526))
        (PORT d[4] (3524:3524:3524) (3546:3546:3546))
        (PORT d[5] (3572:3572:3572) (3603:3603:3603))
        (PORT d[6] (3426:3426:3426) (3308:3308:3308))
        (PORT d[7] (2436:2436:2436) (2458:2458:2458))
        (PORT d[8] (3112:3112:3112) (3072:3072:3072))
        (PORT d[9] (3565:3565:3565) (3483:3483:3483))
        (PORT d[10] (3314:3314:3314) (3366:3366:3366))
        (PORT d[11] (4020:4020:4020) (4028:4028:4028))
        (PORT d[12] (3165:3165:3165) (3171:3171:3171))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2186:2186:2186))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT d[0] (2944:2944:2944) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4375:4375:4375))
        (PORT clk (2192:2192:2192) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6219:6219:6219) (6450:6450:6450))
        (PORT d[1] (6686:6686:6686) (6966:6966:6966))
        (PORT d[2] (4402:4402:4402) (4645:4645:4645))
        (PORT d[3] (3708:3708:3708) (3917:3917:3917))
        (PORT d[4] (8520:8520:8520) (8691:8691:8691))
        (PORT d[5] (5381:5381:5381) (5417:5417:5417))
        (PORT d[6] (4485:4485:4485) (4627:4627:4627))
        (PORT d[7] (7591:7591:7591) (7531:7531:7531))
        (PORT d[8] (8461:8461:8461) (8401:8401:8401))
        (PORT d[9] (7936:7936:7936) (8067:8067:8067))
        (PORT d[10] (7870:7870:7870) (7814:7814:7814))
        (PORT d[11] (6016:6016:6016) (6323:6323:6323))
        (PORT d[12] (7193:7193:7193) (7285:7285:7285))
        (PORT clk (2188:2188:2188) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2018:2018:2018))
        (PORT clk (2188:2188:2188) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2181:2181:2181))
        (PORT d[0] (4226:4226:4226) (3909:3909:3909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1591:1591:1591))
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4064:4064:4064))
        (PORT d[1] (2838:2838:2838) (2891:2891:2891))
        (PORT d[2] (3682:3682:3682) (3666:3666:3666))
        (PORT d[3] (2467:2467:2467) (2417:2417:2417))
        (PORT d[4] (3968:3968:3968) (3998:3998:3998))
        (PORT d[5] (3196:3196:3196) (3210:3210:3210))
        (PORT d[6] (2978:2978:2978) (2890:2890:2890))
        (PORT d[7] (3515:3515:3515) (3538:3538:3538))
        (PORT d[8] (3219:3219:3219) (3233:3233:3233))
        (PORT d[9] (1677:1677:1677) (1659:1659:1659))
        (PORT d[10] (2776:2776:2776) (2721:2721:2721))
        (PORT d[11] (3210:3210:3210) (3128:3128:3128))
        (PORT d[12] (2066:2066:2066) (2034:2034:2034))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2288:2288:2288))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (PORT d[0] (3050:3050:3050) (2896:2896:2896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (4271:4271:4271))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7238:7238:7238) (7500:7500:7500))
        (PORT d[1] (4219:4219:4219) (4468:4468:4468))
        (PORT d[2] (3721:3721:3721) (3942:3942:3942))
        (PORT d[3] (3768:3768:3768) (4015:4015:4015))
        (PORT d[4] (7537:7537:7537) (7758:7758:7758))
        (PORT d[5] (8531:8531:8531) (8449:8449:8449))
        (PORT d[6] (7843:7843:7843) (7814:7814:7814))
        (PORT d[7] (5931:5931:5931) (5954:5954:5954))
        (PORT d[8] (5323:5323:5323) (5371:5371:5371))
        (PORT d[9] (4535:4535:4535) (4804:4804:4804))
        (PORT d[10] (8457:8457:8457) (8360:8360:8360))
        (PORT d[11] (4529:4529:4529) (4775:4775:4775))
        (PORT d[12] (6686:6686:6686) (6840:6840:6840))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (1840:1840:1840))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT d[0] (2686:2686:2686) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2005:2005:2005) (1997:1997:1997))
        (PORT datab (2368:2368:2368) (2258:2258:2258))
        (PORT datac (1371:1371:1371) (1338:1338:1338))
        (PORT datad (1058:1058:1058) (1006:1006:1006))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (400:400:400))
        (PORT datab (1376:1376:1376) (1301:1301:1301))
        (PORT datac (1974:1974:1974) (1966:1966:1966))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1313:1313:1313))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (4111:4111:4111))
        (PORT d[1] (2865:2865:2865) (2921:2921:2921))
        (PORT d[2] (3702:3702:3702) (3687:3687:3687))
        (PORT d[3] (2449:2449:2449) (2412:2412:2412))
        (PORT d[4] (3244:3244:3244) (3304:3304:3304))
        (PORT d[5] (2156:2156:2156) (2167:2167:2167))
        (PORT d[6] (3241:3241:3241) (3137:3137:3137))
        (PORT d[7] (3490:3490:3490) (3515:3515:3515))
        (PORT d[8] (3226:3226:3226) (3241:3241:3241))
        (PORT d[9] (1657:1657:1657) (1640:1640:1640))
        (PORT d[10] (2769:2769:2769) (2712:2712:2712))
        (PORT d[11] (3285:3285:3285) (3203:3203:3203))
        (PORT d[12] (2141:2141:2141) (2123:2123:2123))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2056:2056:2056))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT d[0] (2770:2770:2770) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4289:4289:4289))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6918:6918:6918) (7190:7190:7190))
        (PORT d[1] (4223:4223:4223) (4462:4462:4462))
        (PORT d[2] (4094:4094:4094) (4326:4326:4326))
        (PORT d[3] (7580:7580:7580) (7793:7793:7793))
        (PORT d[4] (3835:3835:3835) (4088:4088:4088))
        (PORT d[5] (8225:8225:8225) (8152:8152:8152))
        (PORT d[6] (7522:7522:7522) (7497:7497:7497))
        (PORT d[7] (5899:5899:5899) (5910:5910:5910))
        (PORT d[8] (5019:5019:5019) (5076:5076:5076))
        (PORT d[9] (4689:4689:4689) (4899:4899:4899))
        (PORT d[10] (8437:8437:8437) (8338:8338:8338))
        (PORT d[11] (4504:4504:4504) (4753:4753:4753))
        (PORT d[12] (5071:5071:5071) (5115:5115:5115))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1755:1755:1755))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (PORT d[0] (3332:3332:3332) (3191:3191:3191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2036:2036:2036))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3476:3476:3476))
        (PORT d[1] (3341:3341:3341) (3363:3363:3363))
        (PORT d[2] (3290:3290:3290) (3269:3269:3269))
        (PORT d[3] (2825:2825:2825) (2804:2804:2804))
        (PORT d[4] (3267:3267:3267) (3327:3327:3327))
        (PORT d[5] (2875:2875:2875) (2897:2897:2897))
        (PORT d[6] (3180:3180:3180) (3066:3066:3066))
        (PORT d[7] (2849:2849:2849) (2894:2894:2894))
        (PORT d[8] (2812:2812:2812) (2834:2834:2834))
        (PORT d[9] (2239:2239:2239) (2183:2183:2183))
        (PORT d[10] (3209:3209:3209) (3244:3244:3244))
        (PORT d[11] (3132:3132:3132) (3172:3172:3172))
        (PORT d[12] (3055:3055:3055) (3026:3026:3026))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2144:2144:2144))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT d[0] (3090:3090:3090) (2953:2953:2953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (3956:3956:3956))
        (PORT clk (2175:2175:2175) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (4065:4065:4065))
        (PORT d[1] (3535:3535:3535) (3804:3804:3804))
        (PORT d[2] (3709:3709:3709) (3930:3930:3930))
        (PORT d[3] (4044:4044:4044) (4283:4283:4283))
        (PORT d[4] (3465:3465:3465) (3731:3731:3731))
        (PORT d[5] (9123:9123:9123) (9006:9006:9006))
        (PORT d[6] (3709:3709:3709) (3937:3937:3937))
        (PORT d[7] (6609:6609:6609) (6603:6603:6603))
        (PORT d[8] (5624:5624:5624) (5662:5662:5662))
        (PORT d[9] (5191:5191:5191) (5443:5443:5443))
        (PORT d[10] (4670:4670:4670) (4717:4717:4717))
        (PORT d[11] (4092:4092:4092) (4328:4328:4328))
        (PORT d[12] (3787:3787:3787) (3943:3943:3943))
        (PORT clk (2171:2171:2171) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (1960:1960:1960))
        (PORT clk (2171:2171:2171) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2163:2163:2163))
        (PORT d[0] (5898:5898:5898) (5693:5693:5693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode870w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (543:543:543))
        (PORT datab (380:380:380) (491:491:491))
        (PORT datac (1294:1294:1294) (1256:1256:1256))
        (PORT datad (352:352:352) (451:451:451))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode870w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3856:3856:3856) (4103:4103:4103))
        (PORT datab (3705:3705:3705) (3900:3900:3900))
        (PORT datac (4076:4076:4076) (4318:4318:4318))
        (PORT datad (302:302:302) (381:381:381))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode962w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (543:543:543))
        (PORT datab (387:387:387) (495:495:495))
        (PORT datad (344:344:344) (445:445:445))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode870w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3861:3861:3861) (4109:4109:4109))
        (PORT datac (4083:4083:4083) (4326:4326:4326))
        (PORT datad (3648:3648:3648) (3839:3839:3839))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1680:1680:1680))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4205:4205:4205))
        (PORT d[1] (3730:3730:3730) (3723:3723:3723))
        (PORT d[2] (3065:3065:3065) (3033:3033:3033))
        (PORT d[3] (4151:4151:4151) (4113:4113:4113))
        (PORT d[4] (3540:3540:3540) (3567:3567:3567))
        (PORT d[5] (2780:2780:2780) (2802:2802:2802))
        (PORT d[6] (3424:3424:3424) (3300:3300:3300))
        (PORT d[7] (3167:3167:3167) (3233:3233:3233))
        (PORT d[8] (2480:2480:2480) (2476:2476:2476))
        (PORT d[9] (3599:3599:3599) (3517:3517:3517))
        (PORT d[10] (3369:3369:3369) (3413:3413:3413))
        (PORT d[11] (3806:3806:3806) (3841:3841:3841))
        (PORT d[12] (3481:3481:3481) (3471:3471:3471))
        (PORT clk (2238:2238:2238) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2044:2044:2044))
        (PORT clk (2238:2238:2238) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (PORT d[0] (2938:2938:2938) (2952:2952:2952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4136:4136:4136) (4383:4383:4383))
        (PORT clk (2202:2202:2202) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5937:5937:5937) (6195:6195:6195))
        (PORT d[1] (6385:6385:6385) (6676:6676:6676))
        (PORT d[2] (4405:4405:4405) (4645:4645:4645))
        (PORT d[3] (3985:3985:3985) (4170:4170:4170))
        (PORT d[4] (8512:8512:8512) (8683:8683:8683))
        (PORT d[5] (5394:5394:5394) (5428:5428:5428))
        (PORT d[6] (4475:4475:4475) (4616:4616:4616))
        (PORT d[7] (7222:7222:7222) (7180:7180:7180))
        (PORT d[8] (8205:8205:8205) (8173:8173:8173))
        (PORT d[9] (7672:7672:7672) (7822:7822:7822))
        (PORT d[10] (7862:7862:7862) (7806:7806:7806))
        (PORT d[11] (5703:5703:5703) (6027:6027:6027))
        (PORT d[12] (6875:6875:6875) (6975:6975:6975))
        (PORT clk (2198:2198:2198) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (1911:1911:1911))
        (PORT clk (2198:2198:2198) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2190:2190:2190))
        (PORT d[0] (3643:3643:3643) (3502:3502:3502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode880w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (533:533:533))
        (PORT datab (389:389:389) (501:501:501))
        (PORT datac (1293:1293:1293) (1255:1255:1255))
        (PORT datad (351:351:351) (449:449:449))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode880w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3859:3859:3859) (4106:4106:4106))
        (PORT datab (3706:3706:3706) (3901:3901:3901))
        (PORT datac (4080:4080:4080) (4323:4323:4323))
        (PORT datad (301:301:301) (380:380:380))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode973w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (542:542:542))
        (PORT datab (386:386:386) (495:495:495))
        (PORT datad (346:346:346) (447:447:447))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode973w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3858:3858:3858) (4105:4105:4105))
        (PORT datac (4079:4079:4079) (4322:4322:4322))
        (PORT datad (3647:3647:3647) (3837:3837:3837))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (1991:1991:1991))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (3886:3886:3886))
        (PORT d[1] (3158:3158:3158) (3188:3188:3188))
        (PORT d[2] (4090:4090:4090) (4094:4094:4094))
        (PORT d[3] (3817:3817:3817) (3797:3797:3797))
        (PORT d[4] (3909:3909:3909) (3935:3935:3935))
        (PORT d[5] (3550:3550:3550) (3581:3581:3581))
        (PORT d[6] (4060:4060:4060) (3924:3924:3924))
        (PORT d[7] (3023:3023:3023) (3015:3015:3015))
        (PORT d[8] (2771:2771:2771) (2753:2753:2753))
        (PORT d[9] (3194:3194:3194) (3122:3122:3122))
        (PORT d[10] (3632:3632:3632) (3647:3647:3647))
        (PORT d[11] (4004:4004:4004) (3979:3979:3979))
        (PORT d[12] (3106:3106:3106) (3106:3106:3106))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2309:2309:2309))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (PORT d[0] (2839:2839:2839) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4116:4116:4116) (4361:4361:4361))
        (PORT clk (2173:2173:2173) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (4006:4006:4006))
        (PORT d[1] (6721:6721:6721) (7002:7002:7002))
        (PORT d[2] (4743:4743:4743) (4968:4968:4968))
        (PORT d[3] (3678:3678:3678) (3892:3892:3892))
        (PORT d[4] (8855:8855:8855) (9015:9015:9015))
        (PORT d[5] (5725:5725:5725) (5752:5752:5752))
        (PORT d[6] (4800:4800:4800) (4925:4925:4925))
        (PORT d[7] (7553:7553:7553) (7497:7497:7497))
        (PORT d[8] (8523:8523:8523) (8485:8485:8485))
        (PORT d[9] (5309:5309:5309) (5508:5508:5508))
        (PORT d[10] (8219:8219:8219) (8156:8156:8156))
        (PORT d[11] (4468:4468:4468) (4698:4698:4698))
        (PORT d[12] (4114:4114:4114) (4246:4246:4246))
        (PORT clk (2169:2169:2169) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2230:2230:2230))
        (PORT clk (2169:2169:2169) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (PORT d[0] (5110:5110:5110) (4972:4972:4972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2003:2003:2003) (1995:1995:1995))
        (PORT datab (2370:2370:2370) (2259:2259:2259))
        (PORT datac (1511:1511:1511) (1431:1431:1431))
        (PORT datad (1730:1730:1730) (1692:1692:1692))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (716:716:716))
        (PORT datab (2369:2369:2369) (2258:2258:2258))
        (PORT datac (1339:1339:1339) (1280:1280:1280))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (2099:2099:2099) (2132:2132:2132))
        (PORT datac (569:569:569) (520:520:520))
        (PORT datad (565:565:565) (515:515:515))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (992:992:992))
        (PORT datab (1327:1327:1327) (1291:1291:1291))
        (PORT datac (362:362:362) (352:352:352))
        (PORT datad (987:987:987) (946:946:946))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (436:436:436))
        (PORT datab (293:293:293) (367:367:367))
        (PORT datac (301:301:301) (389:389:389))
        (PORT datad (697:697:697) (699:699:699))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (431:431:431))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datac (308:308:308) (397:397:397))
        (PORT datad (698:698:698) (700:700:700))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (551:551:551))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (486:486:486) (542:542:542))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldMDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1668:1668:1668) (1576:1576:1576))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2350:2350:2350))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1968:1968:1968) (1915:1915:1915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1095:1095:1095))
        (PORT datab (470:470:470) (519:519:519))
        (PORT datad (1075:1075:1075) (1084:1084:1084))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1096:1096:1096))
        (PORT datab (1584:1584:1584) (1588:1588:1588))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (820:820:820))
        (PORT datab (481:481:481) (500:500:500))
        (PORT datad (756:756:756) (762:762:762))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (795:795:795))
        (PORT datab (807:807:807) (827:827:827))
        (PORT datac (696:696:696) (717:717:717))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1218:1218:1218))
        (PORT datab (1084:1084:1084) (1081:1081:1081))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (650:650:650) (620:620:620))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1222:1222:1222))
        (PORT datac (1210:1210:1210) (1214:1214:1214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (951:951:951))
        (PORT datab (1738:1738:1738) (1723:1723:1723))
        (PORT datac (1637:1637:1637) (1653:1653:1653))
        (PORT datad (600:600:600) (565:565:565))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (261:261:261))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (1082:1082:1082) (1088:1088:1088))
        (PORT datad (710:710:710) (696:696:696))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1184:1184:1184))
        (PORT datab (885:885:885) (815:815:815))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (653:653:653) (615:615:615))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1696:1696:1696))
        (PORT datab (1056:1056:1056) (1041:1041:1041))
        (PORT datad (603:603:603) (568:568:568))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1491:1491:1491))
        (PORT datab (700:700:700) (653:653:653))
        (PORT datac (1397:1397:1397) (1259:1259:1259))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (954:954:954))
        (PORT datab (1741:1741:1741) (1727:1727:1727))
        (PORT datac (1114:1114:1114) (1081:1081:1081))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (643:643:643))
        (PORT datab (677:677:677) (629:629:629))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (950:950:950))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (623:623:623) (580:580:580))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1272:1272:1272))
        (PORT datab (1043:1043:1043) (1013:1013:1013))
        (PORT datac (1114:1114:1114) (1081:1081:1081))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datab (1690:1690:1690) (1630:1630:1630))
        (PORT datac (206:206:206) (233:233:233))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT asdata (1011:1011:1011) (959:959:959))
        (PORT ena (1638:1638:1638) (1585:1585:1585))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1070:1070:1070))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (2968:2968:2968))
        (PORT d[1] (2352:2352:2352) (2367:2367:2367))
        (PORT d[2] (2824:2824:2824) (2831:2831:2831))
        (PORT d[3] (3398:3398:3398) (3386:3386:3386))
        (PORT d[4] (3110:3110:3110) (3087:3087:3087))
        (PORT d[5] (2998:2998:2998) (3090:3090:3090))
        (PORT d[6] (1601:1601:1601) (1549:1549:1549))
        (PORT d[7] (2962:2962:2962) (2910:2910:2910))
        (PORT d[8] (3013:3013:3013) (2952:2952:2952))
        (PORT d[9] (3572:3572:3572) (3518:3518:3518))
        (PORT d[10] (1777:1777:1777) (1773:1773:1773))
        (PORT d[11] (3275:3275:3275) (3220:3220:3220))
        (PORT d[12] (1644:1644:1644) (1597:1597:1597))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1818:1818:1818))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (2872:2872:2872) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3818:3818:3818) (4079:4079:4079))
        (PORT clk (2224:2224:2224) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4926:4926:4926) (5202:5202:5202))
        (PORT d[1] (5966:5966:5966) (6243:6243:6243))
        (PORT d[2] (5254:5254:5254) (5437:5437:5437))
        (PORT d[3] (4494:4494:4494) (4775:4775:4775))
        (PORT d[4] (5270:5270:5270) (5406:5406:5406))
        (PORT d[5] (8519:8519:8519) (8467:8467:8467))
        (PORT d[6] (8301:8301:8301) (8190:8190:8190))
        (PORT d[7] (9758:9758:9758) (9660:9660:9660))
        (PORT d[8] (9003:9003:9003) (8867:8867:8867))
        (PORT d[9] (4063:4063:4063) (4298:4298:4298))
        (PORT d[10] (8685:8685:8685) (8538:8538:8538))
        (PORT d[11] (6769:6769:6769) (7063:7063:7063))
        (PORT d[12] (4091:4091:4091) (4345:4345:4345))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1478:1478:1478))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (PORT d[0] (2471:2471:2471) (2339:2339:2339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1998:1998:1998))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3577:3577:3577))
        (PORT d[1] (3062:3062:3062) (3054:3054:3054))
        (PORT d[2] (3344:3344:3344) (3307:3307:3307))
        (PORT d[3] (4128:4128:4128) (4098:4098:4098))
        (PORT d[4] (3748:3748:3748) (3703:3703:3703))
        (PORT d[5] (3538:3538:3538) (3575:3575:3575))
        (PORT d[6] (3940:3940:3940) (3882:3882:3882))
        (PORT d[7] (3796:3796:3796) (3801:3801:3801))
        (PORT d[8] (3662:3662:3662) (3586:3586:3586))
        (PORT d[9] (3877:3877:3877) (3828:3828:3828))
        (PORT d[10] (3315:3315:3315) (3354:3354:3354))
        (PORT d[11] (3444:3444:3444) (3454:3454:3454))
        (PORT d[12] (3221:3221:3221) (3247:3247:3247))
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2216:2216:2216))
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (PORT d[0] (2635:2635:2635) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3984:3984:3984))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6811:6811:6811) (7162:7162:7162))
        (PORT d[1] (4007:4007:4007) (4235:4235:4235))
        (PORT d[2] (6191:6191:6191) (6437:6437:6437))
        (PORT d[3] (5624:5624:5624) (5915:5915:5915))
        (PORT d[4] (5338:5338:5338) (5491:5491:5491))
        (PORT d[5] (9054:9054:9054) (8955:8955:8955))
        (PORT d[6] (9227:9227:9227) (9114:9114:9114))
        (PORT d[7] (8775:8775:8775) (8691:8691:8691))
        (PORT d[8] (9505:9505:9505) (9337:9337:9337))
        (PORT d[9] (6565:6565:6565) (6813:6813:6813))
        (PORT d[10] (9329:9329:9329) (9205:9205:9205))
        (PORT d[11] (4496:4496:4496) (4775:4775:4775))
        (PORT d[12] (6561:6561:6561) (6811:6811:6811))
        (PORT clk (2192:2192:2192) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2057:2057:2057))
        (PORT clk (2192:2192:2192) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (PORT d[0] (3774:3774:3774) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1420:1420:1420))
        (PORT datab (1576:1576:1576) (1537:1537:1537))
        (PORT datac (912:912:912) (852:852:852))
        (PORT datad (1658:1658:1658) (1593:1593:1593))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2020:2020:2020))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3001:3001:3001))
        (PORT d[1] (3389:3389:3389) (3373:3373:3373))
        (PORT d[2] (3656:3656:3656) (3601:3601:3601))
        (PORT d[3] (4084:4084:4084) (4056:4056:4056))
        (PORT d[4] (3209:3209:3209) (3233:3233:3233))
        (PORT d[5] (3880:3880:3880) (3908:3908:3908))
        (PORT d[6] (4005:4005:4005) (3949:3949:3949))
        (PORT d[7] (3023:3023:3023) (3011:3011:3011))
        (PORT d[8] (3266:3266:3266) (3177:3177:3177))
        (PORT d[9] (3565:3565:3565) (3534:3534:3534))
        (PORT d[10] (3930:3930:3930) (3950:3950:3950))
        (PORT d[11] (3473:3473:3473) (3506:3506:3506))
        (PORT d[12] (3550:3550:3550) (3563:3563:3563))
        (PORT clk (2244:2244:2244) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2109:2109:2109))
        (PORT clk (2244:2244:2244) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (PORT d[0] (3169:3169:3169) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3717:3717:3717))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6463:6463:6463) (6821:6821:6821))
        (PORT d[1] (4105:4105:4105) (4333:4333:4333))
        (PORT d[2] (5855:5855:5855) (6109:6109:6109))
        (PORT d[3] (5305:5305:5305) (5604:5604:5604))
        (PORT d[4] (6016:6016:6016) (6184:6184:6184))
        (PORT d[5] (8713:8713:8713) (8624:8624:8624))
        (PORT d[6] (8872:8872:8872) (8764:8764:8764))
        (PORT d[7] (8469:8469:8469) (8397:8397:8397))
        (PORT d[8] (9134:9134:9134) (8965:8965:8965))
        (PORT d[9] (6210:6210:6210) (6465:6465:6465))
        (PORT d[10] (9021:9021:9021) (8914:8914:8914))
        (PORT d[11] (4839:4839:4839) (5105:5105:5105))
        (PORT d[12] (6224:6224:6224) (6485:6485:6485))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1816:1816:1816))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (PORT d[0] (3234:3234:3234) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3030:3030:3030))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3609:3609:3609))
        (PORT d[1] (2783:2783:2783) (2813:2813:2813))
        (PORT d[2] (3181:3181:3181) (3208:3208:3208))
        (PORT d[3] (3248:3248:3248) (3257:3257:3257))
        (PORT d[4] (3095:3095:3095) (3081:3081:3081))
        (PORT d[5] (2876:2876:2876) (2932:2932:2932))
        (PORT d[6] (3415:3415:3415) (3277:3277:3277))
        (PORT d[7] (2376:2376:2376) (2395:2395:2395))
        (PORT d[8] (3360:3360:3360) (3297:3297:3297))
        (PORT d[9] (3326:3326:3326) (3164:3164:3164))
        (PORT d[10] (3224:3224:3224) (3243:3243:3243))
        (PORT d[11] (2961:2961:2961) (2944:2944:2944))
        (PORT d[12] (2476:2476:2476) (2476:2476:2476))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2345:2345:2345))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (PORT d[0] (3093:3093:3093) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (4080:4080:4080))
        (PORT clk (2181:2181:2181) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4519:4519:4519) (4771:4771:4771))
        (PORT d[1] (3499:3499:3499) (3771:3771:3771))
        (PORT d[2] (6570:6570:6570) (6701:6701:6701))
        (PORT d[3] (4155:4155:4155) (4412:4412:4412))
        (PORT d[4] (4936:4936:4936) (5075:5075:5075))
        (PORT d[5] (3484:3484:3484) (3744:3744:3744))
        (PORT d[6] (9315:9315:9315) (9173:9173:9173))
        (PORT d[7] (11151:11151:11151) (11031:11031:11031))
        (PORT d[8] (10345:10345:10345) (10162:10162:10162))
        (PORT d[9] (4017:4017:4017) (4205:4205:4205))
        (PORT d[10] (9945:9945:9945) (9758:9758:9758))
        (PORT d[11] (3912:3912:3912) (4107:4107:4107))
        (PORT d[12] (3694:3694:3694) (3918:3918:3918))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2039:2039:2039))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (PORT d[0] (3054:3054:3054) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1418:1418:1418))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1639:1639:1639) (1579:1579:1579))
        (PORT datad (1867:1867:1867) (1772:1772:1772))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1957:1957:1957))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2994:2994:2994))
        (PORT d[1] (2721:2721:2721) (2728:2728:2728))
        (PORT d[2] (3068:3068:3068) (3058:3058:3058))
        (PORT d[3] (3811:3811:3811) (3793:3793:3793))
        (PORT d[4] (4075:4075:4075) (4017:4017:4017))
        (PORT d[5] (3847:3847:3847) (3876:3876:3876))
        (PORT d[6] (3893:3893:3893) (3814:3814:3814))
        (PORT d[7] (3017:3017:3017) (3003:3003:3003))
        (PORT d[8] (2976:2976:2976) (2895:2895:2895))
        (PORT d[9] (3576:3576:3576) (3541:3541:3541))
        (PORT d[10] (3611:3611:3611) (3644:3644:3644))
        (PORT d[11] (3489:3489:3489) (3497:3497:3497))
        (PORT d[12] (3542:3542:3542) (3555:3555:3555))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2143:2143:2143))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT d[0] (2874:2874:2874) (2813:2813:2813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3723:3723:3723))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6464:6464:6464) (6824:6824:6824))
        (PORT d[1] (4367:4367:4367) (4580:4580:4580))
        (PORT d[2] (6153:6153:6153) (6391:6391:6391))
        (PORT d[3] (5624:5624:5624) (5911:5911:5911))
        (PORT d[4] (6322:6322:6322) (6471:6471:6471))
        (PORT d[5] (8713:8713:8713) (8625:8625:8625))
        (PORT d[6] (8938:8938:8938) (8831:8831:8831))
        (PORT d[7] (8483:8483:8483) (8412:8412:8412))
        (PORT d[8] (9447:9447:9447) (9273:9273:9273))
        (PORT d[9] (6233:6233:6233) (6490:6490:6490))
        (PORT d[10] (9022:9022:9022) (8916:8916:8916))
        (PORT d[11] (4545:4545:4545) (4816:4816:4816))
        (PORT d[12] (6206:6206:6206) (6469:6469:6469))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (1989:1989:1989))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT d[0] (3829:3829:3829) (3606:3606:3606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2357:2357:2357))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (2954:2954:2954))
        (PORT d[1] (2771:2771:2771) (2773:2773:2773))
        (PORT d[2] (3097:3097:3097) (3086:3086:3086))
        (PORT d[3] (4110:4110:4110) (4075:4075:4075))
        (PORT d[4] (3392:3392:3392) (3362:3362:3362))
        (PORT d[5] (2959:2959:2959) (3029:3029:3029))
        (PORT d[6] (4133:4133:4133) (4011:4011:4011))
        (PORT d[7] (3449:3449:3449) (3474:3474:3474))
        (PORT d[8] (3333:3333:3333) (3274:3274:3274))
        (PORT d[9] (3265:3265:3265) (3220:3220:3220))
        (PORT d[10] (3549:3549:3549) (3555:3555:3555))
        (PORT d[11] (3121:3121:3121) (3136:3136:3136))
        (PORT d[12] (2818:2818:2818) (2829:2829:2829))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2171:2171:2171))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (PORT d[0] (3217:3217:3217) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (3929:3929:3929))
        (PORT clk (2170:2170:2170) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4244:4244:4244) (4532:4532:4532))
        (PORT d[1] (6393:6393:6393) (6547:6547:6547))
        (PORT d[2] (6817:6817:6817) (7022:7022:7022))
        (PORT d[3] (6297:6297:6297) (6568:6568:6568))
        (PORT d[4] (5950:5950:5950) (6078:6078:6078))
        (PORT d[5] (9919:9919:9919) (9756:9756:9756))
        (PORT d[6] (9625:9625:9625) (9501:9501:9501))
        (PORT d[7] (9119:9119:9119) (9022:9022:9022))
        (PORT d[8] (10149:10149:10149) (9960:9960:9960))
        (PORT d[9] (6892:6892:6892) (7130:7130:7130))
        (PORT d[10] (9680:9680:9680) (9550:9550:9550))
        (PORT d[11] (5472:5472:5472) (5715:5715:5715))
        (PORT d[12] (7523:7523:7523) (7741:7741:7741))
        (PORT clk (2166:2166:2166) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2001:2001:2001))
        (PORT clk (2166:2166:2166) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2161:2161:2161))
        (PORT d[0] (4107:4107:4107) (3845:3845:3845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1381:1381:1381))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2942:2942:2942))
        (PORT d[1] (2405:2405:2405) (2422:2422:2422))
        (PORT d[2] (2752:2752:2752) (2758:2758:2758))
        (PORT d[3] (4234:4234:4234) (4206:4206:4206))
        (PORT d[4] (2807:2807:2807) (2809:2809:2809))
        (PORT d[5] (2928:2928:2928) (2997:2997:2997))
        (PORT d[6] (3188:3188:3188) (3075:3075:3075))
        (PORT d[7] (2617:2617:2617) (2576:2576:2576))
        (PORT d[8] (2737:2737:2737) (2683:2683:2683))
        (PORT d[9] (3572:3572:3572) (3512:3512:3512))
        (PORT d[10] (1810:1810:1810) (1811:1811:1811))
        (PORT d[11] (2353:2353:2353) (2332:2332:2332))
        (PORT d[12] (2002:2002:2002) (1961:1961:1961))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2069:2069:2069))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT d[0] (2570:2570:2570) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (4054:4054:4054))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5226:5226:5226) (5489:5489:5489))
        (PORT d[1] (6272:6272:6272) (6538:6538:6538))
        (PORT d[2] (5588:5588:5588) (5758:5758:5758))
        (PORT d[3] (4492:4492:4492) (4774:4774:4774))
        (PORT d[4] (4949:4949:4949) (5085:5085:5085))
        (PORT d[5] (8840:8840:8840) (8776:8776:8776))
        (PORT d[6] (8629:8629:8629) (8511:8511:8511))
        (PORT d[7] (10106:10106:10106) (10002:10002:10002))
        (PORT d[8] (9000:9000:9000) (8868:8868:8868))
        (PORT d[9] (4760:4760:4760) (5018:5018:5018))
        (PORT d[10] (8972:8972:8972) (8817:8817:8817))
        (PORT d[11] (7107:7107:7107) (7393:7393:7393))
        (PORT d[12] (4155:4155:4155) (4415:4415:4415))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1762:1762:1762))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (PORT d[0] (3850:3850:3850) (3760:3760:3760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (1931:1931:1931))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3683:3683:3683))
        (PORT d[1] (2445:2445:2445) (2467:2467:2467))
        (PORT d[2] (3136:3136:3136) (3159:3159:3159))
        (PORT d[3] (3592:3592:3592) (3597:3597:3597))
        (PORT d[4] (2810:2810:2810) (2814:2814:2814))
        (PORT d[5] (2589:2589:2589) (2671:2671:2671))
        (PORT d[6] (3255:3255:3255) (3198:3198:3198))
        (PORT d[7] (2956:2956:2956) (2932:2932:2932))
        (PORT d[8] (3433:3433:3433) (3383:3383:3383))
        (PORT d[9] (3289:3289:3289) (3134:3134:3134))
        (PORT d[10] (3565:3565:3565) (3574:3574:3574))
        (PORT d[11] (3285:3285:3285) (3250:3250:3250))
        (PORT d[12] (2748:2748:2748) (2732:2732:2732))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2108:2108:2108))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (PORT d[0] (3313:3313:3313) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (4030:4030:4030))
        (PORT clk (2174:2174:2174) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (4447:4447:4447))
        (PORT d[1] (6933:6933:6933) (7169:7169:7169))
        (PORT d[2] (6211:6211:6211) (6353:6353:6353))
        (PORT d[3] (5167:5167:5167) (5424:5424:5424))
        (PORT d[4] (4917:4917:4917) (5055:5055:5055))
        (PORT d[5] (9224:9224:9224) (9150:9150:9150))
        (PORT d[6] (9003:9003:9003) (8877:8877:8877))
        (PORT d[7] (10840:10840:10840) (10719:10719:10719))
        (PORT d[8] (9673:9673:9673) (9521:9521:9521))
        (PORT d[9] (5090:5090:5090) (5342:5342:5342))
        (PORT d[10] (9319:9319:9319) (9160:9160:9160))
        (PORT d[11] (3996:3996:3996) (4199:4199:4199))
        (PORT d[12] (4796:4796:4796) (5034:5034:5034))
        (PORT clk (2170:2170:2170) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (1858:1858:1858))
        (PORT clk (2170:2170:2170) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (PORT d[0] (5167:5167:5167) (5074:5074:5074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (675:675:675))
        (PORT datab (1671:1671:1671) (1650:1650:1650))
        (PORT datac (1080:1080:1080) (1090:1090:1090))
        (PORT datad (1298:1298:1298) (1230:1230:1230))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1467:1467:1467))
        (PORT datab (1573:1573:1573) (1534:1534:1534))
        (PORT datac (1764:1764:1764) (1771:1771:1771))
        (PORT datad (1128:1128:1128) (1037:1037:1037))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (2203:2203:2203) (2125:2125:2125))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1192:1192:1192))
        (PORT datab (782:782:782) (809:809:809))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (1007:1007:1007) (959:959:959))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2359:2359:2359))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2492:2492:2492) (2393:2393:2393))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (952:952:952))
        (PORT datab (1412:1412:1412) (1267:1267:1267))
        (PORT datac (573:573:573) (521:521:521))
        (PORT datad (2160:2160:2160) (2183:2183:2183))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT datab (1692:1692:1692) (1633:1633:1633))
        (PORT datad (229:229:229) (249:249:249))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT asdata (1109:1109:1109) (1082:1082:1082))
        (PORT ena (1638:1638:1638) (1585:1585:1585))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2368:2368:2368))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3288:3288:3288))
        (PORT d[1] (2746:2746:2746) (2777:2777:2777))
        (PORT d[2] (3132:3132:3132) (3158:3158:3158))
        (PORT d[3] (3212:3212:3212) (3206:3206:3206))
        (PORT d[4] (3396:3396:3396) (3360:3360:3360))
        (PORT d[5] (2636:2636:2636) (2720:2720:2720))
        (PORT d[6] (3133:3133:3133) (3024:3024:3024))
        (PORT d[7] (2378:2378:2378) (2397:2397:2397))
        (PORT d[8] (3052:3052:3052) (3008:3008:3008))
        (PORT d[9] (3333:3333:3333) (3173:3173:3173))
        (PORT d[10] (2905:2905:2905) (2938:2938:2938))
        (PORT d[11] (2717:2717:2717) (2711:2711:2711))
        (PORT d[12] (2635:2635:2635) (2588:2588:2588))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2448:2448:2448))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (PORT d[0] (3393:3393:3393) (3353:3353:3353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4186:4186:4186) (4442:4442:4442))
        (PORT clk (2194:2194:2194) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (5065:5065:5065))
        (PORT d[1] (3803:3803:3803) (4061:4061:4061))
        (PORT d[2] (3738:3738:3738) (3989:3989:3989))
        (PORT d[3] (4430:4430:4430) (4666:4666:4666))
        (PORT d[4] (4573:4573:4573) (4698:4698:4698))
        (PORT d[5] (3476:3476:3476) (3735:3735:3735))
        (PORT d[6] (9682:9682:9682) (9526:9526:9526))
        (PORT d[7] (11459:11459:11459) (11324:11324:11324))
        (PORT d[8] (10364:10364:10364) (10183:10183:10183))
        (PORT d[9] (5732:5732:5732) (5953:5953:5953))
        (PORT d[10] (9996:9996:9996) (9808:9808:9808))
        (PORT d[11] (4239:4239:4239) (4417:4417:4417))
        (PORT d[12] (5149:5149:5149) (5373:5373:5373))
        (PORT clk (2190:2190:2190) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2040:2040:2040))
        (PORT clk (2190:2190:2190) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (PORT d[0] (3347:3347:3347) (3176:3176:3176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (2885:2885:2885))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3521:3521:3521))
        (PORT d[1] (3489:3489:3489) (3511:3511:3511))
        (PORT d[2] (3063:3063:3063) (3042:3042:3042))
        (PORT d[3] (3582:3582:3582) (3594:3594:3594))
        (PORT d[4] (3571:3571:3571) (3613:3613:3613))
        (PORT d[5] (2507:2507:2507) (2534:2534:2534))
        (PORT d[6] (2761:2761:2761) (2624:2624:2624))
        (PORT d[7] (2745:2745:2745) (2758:2758:2758))
        (PORT d[8] (2789:2789:2789) (2765:2765:2765))
        (PORT d[9] (3916:3916:3916) (3829:3829:3829))
        (PORT d[10] (3329:3329:3329) (3377:3377:3377))
        (PORT d[11] (4126:4126:4126) (4145:4145:4145))
        (PORT d[12] (3496:3496:3496) (3487:3487:3487))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2116:2116:2116))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT d[0] (2986:2986:2986) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3688:3688:3688))
        (PORT clk (2209:2209:2209) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5899:5899:5899) (6145:6145:6145))
        (PORT d[1] (6362:6362:6362) (6653:6653:6653))
        (PORT d[2] (4369:4369:4369) (4603:4603:4603))
        (PORT d[3] (3681:3681:3681) (3889:3889:3889))
        (PORT d[4] (8172:8172:8172) (8350:8350:8350))
        (PORT d[5] (8199:8199:8199) (8141:8141:8141))
        (PORT d[6] (4179:4179:4179) (4331:4331:4331))
        (PORT d[7] (7258:7258:7258) (7212:7212:7212))
        (PORT d[8] (8154:8154:8154) (8115:8115:8115))
        (PORT d[9] (7657:7657:7657) (7805:7805:7805))
        (PORT d[10] (7540:7540:7540) (7498:7498:7498))
        (PORT d[11] (5695:5695:5695) (6018:6018:6018))
        (PORT d[12] (6841:6841:6841) (6941:6941:6941))
        (PORT clk (2205:2205:2205) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1882:1882:1882))
        (PORT clk (2205:2205:2205) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (PORT d[0] (4008:4008:4008) (4012:4012:4012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2408:2408:2408))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3693:3693:3693))
        (PORT d[1] (2470:2470:2470) (2490:2490:2490))
        (PORT d[2] (3165:3165:3165) (3190:3190:3190))
        (PORT d[3] (3575:3575:3575) (3577:3577:3577))
        (PORT d[4] (3057:3057:3057) (3043:3043:3043))
        (PORT d[5] (2951:2951:2951) (3021:3021:3021))
        (PORT d[6] (2802:2802:2802) (2689:2689:2689))
        (PORT d[7] (3003:3003:3003) (2979:2979:2979))
        (PORT d[8] (3753:3753:3753) (3694:3694:3694))
        (PORT d[9] (3265:3265:3265) (3111:3111:3111))
        (PORT d[10] (3598:3598:3598) (3606:3606:3606))
        (PORT d[11] (3574:3574:3574) (3527:3527:3527))
        (PORT d[12] (2409:2409:2409) (2395:2395:2395))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1828:1828:1828))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (PORT d[0] (3303:3303:3303) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (4447:4447:4447))
        (PORT clk (2181:2181:2181) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (4455:4455:4455))
        (PORT d[1] (3601:3601:3601) (3826:3826:3826))
        (PORT d[2] (5940:5940:5940) (6106:6106:6106))
        (PORT d[3] (3744:3744:3744) (4009:4009:4009))
        (PORT d[4] (4998:4998:4998) (5136:5136:5136))
        (PORT d[5] (9191:9191:9191) (9118:9118:9118))
        (PORT d[6] (9035:9035:9035) (8907:8907:8907))
        (PORT d[7] (10800:10800:10800) (10680:10680:10680))
        (PORT d[8] (9697:9697:9697) (9544:9544:9544))
        (PORT d[9] (5108:5108:5108) (5359:5359:5359))
        (PORT d[10] (9350:9350:9350) (9194:9194:9194))
        (PORT d[11] (4310:4310:4310) (4501:4501:4501))
        (PORT d[12] (4491:4491:4491) (4740:4740:4740))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1871:1871:1871))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (PORT d[0] (3096:3096:3096) (2945:2945:2945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2041:2041:2041))
        (PORT clk (2225:2225:2225) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3815:3815:3815) (3920:3920:3920))
        (PORT d[1] (3154:3154:3154) (3174:3174:3174))
        (PORT d[2] (3338:3338:3338) (3306:3306:3306))
        (PORT d[3] (3493:3493:3493) (3467:3467:3467))
        (PORT d[4] (3556:3556:3556) (3584:3584:3584))
        (PORT d[5] (3571:3571:3571) (3602:3602:3602))
        (PORT d[6] (3680:3680:3680) (3543:3543:3543))
        (PORT d[7] (2804:2804:2804) (2800:2800:2800))
        (PORT d[8] (3075:3075:3075) (3028:3028:3028))
        (PORT d[9] (3517:3517:3517) (3434:3434:3434))
        (PORT d[10] (3379:3379:3379) (3422:3422:3422))
        (PORT d[11] (4043:4043:4043) (4015:4015:4015))
        (PORT d[12] (3133:3133:3133) (3135:3135:3135))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2516:2516:2516))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (PORT d[0] (2970:2970:2970) (2923:2923:2923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3787:3787:3787) (4022:4022:4022))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (4038:4038:4038))
        (PORT d[1] (6687:6687:6687) (6965:6965:6965))
        (PORT d[2] (4428:4428:4428) (4671:4671:4671))
        (PORT d[3] (3371:3371:3371) (3605:3605:3605))
        (PORT d[4] (8809:8809:8809) (8969:8969:8969))
        (PORT d[5] (5706:5706:5706) (5730:5730:5730))
        (PORT d[6] (4796:4796:4796) (4932:4932:4932))
        (PORT d[7] (7546:7546:7546) (7489:7489:7489))
        (PORT d[8] (8491:8491:8491) (8452:8452:8452))
        (PORT d[9] (5266:5266:5266) (5457:5457:5457))
        (PORT d[10] (8211:8211:8211) (8147:8147:8147))
        (PORT d[11] (6022:6022:6022) (6330:6330:6330))
        (PORT d[12] (7219:7219:7219) (7310:7310:7310))
        (PORT clk (2182:2182:2182) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2054:2054:2054))
        (PORT clk (2182:2182:2182) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (PORT d[0] (4225:4225:4225) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2357:2357:2357) (2312:2312:2312))
        (PORT datab (2356:2356:2356) (2245:2245:2245))
        (PORT datac (1642:1642:1642) (1615:1615:1615))
        (PORT datad (1733:1733:1733) (1691:1691:1691))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2358:2358:2358) (2313:2313:2313))
        (PORT datab (1858:1858:1858) (1774:1774:1774))
        (PORT datac (1580:1580:1580) (1411:1411:1411))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2694:2694:2694))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2922:2922:2922))
        (PORT d[1] (2458:2458:2458) (2474:2474:2474))
        (PORT d[2] (2793:2793:2793) (2798:2798:2798))
        (PORT d[3] (3903:3903:3903) (3896:3896:3896))
        (PORT d[4] (3300:3300:3300) (3242:3242:3242))
        (PORT d[5] (2617:2617:2617) (2703:2703:2703))
        (PORT d[6] (3090:3090:3090) (2968:2968:2968))
        (PORT d[7] (3305:3305:3305) (3273:3273:3273))
        (PORT d[8] (3760:3760:3760) (3697:3697:3697))
        (PORT d[9] (3629:3629:3629) (3465:3465:3465))
        (PORT d[10] (2450:2450:2450) (2419:2419:2419))
        (PORT d[11] (2895:2895:2895) (2838:2838:2838))
        (PORT d[12] (2022:2022:2022) (1980:1980:1980))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1809:1809:1809))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT d[0] (2739:2739:2739) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4202:4202:4202) (4471:4471:4471))
        (PORT clk (2200:2200:2200) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5525:5525:5525) (5776:5776:5776))
        (PORT d[1] (6611:6611:6611) (6862:6862:6862))
        (PORT d[2] (5587:5587:5587) (5760:5760:5760))
        (PORT d[3] (4811:4811:4811) (5085:5085:5085))
        (PORT d[4] (4991:4991:4991) (5128:5128:5128))
        (PORT d[5] (8895:8895:8895) (8833:8833:8833))
        (PORT d[6] (8677:8677:8677) (8560:8560:8560))
        (PORT d[7] (10449:10449:10449) (10334:10334:10334))
        (PORT d[8] (9344:9344:9344) (9203:9203:9203))
        (PORT d[9] (4751:4751:4751) (5012:5012:5012))
        (PORT d[10] (8966:8966:8966) (8813:8813:8813))
        (PORT d[11] (4333:4333:4333) (4525:4525:4525))
        (PORT d[12] (4438:4438:4438) (4687:4687:4687))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (1760:1760:1760))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (PORT d[0] (3082:3082:3082) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (1989:1989:1989))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3488:3488:3488))
        (PORT d[1] (2853:2853:2853) (2897:2897:2897))
        (PORT d[2] (3069:3069:3069) (3078:3078:3078))
        (PORT d[3] (2826:2826:2826) (2803:2803:2803))
        (PORT d[4] (3616:3616:3616) (3665:3665:3665))
        (PORT d[5] (2215:2215:2215) (2250:2250:2250))
        (PORT d[6] (3192:3192:3192) (3079:3079:3079))
        (PORT d[7] (3172:3172:3172) (3208:3208:3208))
        (PORT d[8] (2816:2816:2816) (2833:2833:2833))
        (PORT d[9] (2006:2006:2006) (1965:1965:1965))
        (PORT d[10] (3653:3653:3653) (3558:3558:3558))
        (PORT d[11] (3204:3204:3204) (3242:3242:3242))
        (PORT d[12] (2961:2961:2961) (2930:2930:2930))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2195:2195:2195))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (PORT d[0] (3324:3324:3324) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (4010:4010:4010))
        (PORT clk (2167:2167:2167) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3790:3790:3790) (4038:4038:4038))
        (PORT d[1] (3554:3554:3554) (3813:3813:3813))
        (PORT d[2] (3734:3734:3734) (3954:3954:3954))
        (PORT d[3] (3708:3708:3708) (3968:3968:3968))
        (PORT d[4] (3546:3546:3546) (3813:3813:3813))
        (PORT d[5] (3704:3704:3704) (3947:3947:3947))
        (PORT d[6] (3696:3696:3696) (3924:3924:3924))
        (PORT d[7] (6558:6558:6558) (6553:6553:6553))
        (PORT d[8] (5623:5623:5623) (5662:5662:5662))
        (PORT d[9] (4895:4895:4895) (5157:5157:5157))
        (PORT d[10] (5306:5306:5306) (5329:5329:5329))
        (PORT d[11] (4422:4422:4422) (4669:4669:4669))
        (PORT d[12] (3815:3815:3815) (3962:3962:3962))
        (PORT clk (2163:2163:2163) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1710:1710:1710))
        (PORT clk (2163:2163:2163) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (PORT d[0] (6138:6138:6138) (5923:5923:5923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2063:2063:2063))
        (PORT clk (2196:2196:2196) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3384:3384:3384))
        (PORT d[1] (2760:2760:2760) (2786:2786:2786))
        (PORT d[2] (3089:3089:3089) (3113:3113:3113))
        (PORT d[3] (3515:3515:3515) (3509:3509:3509))
        (PORT d[4] (3115:3115:3115) (3098:3098:3098))
        (PORT d[5] (2633:2633:2633) (2713:2713:2713))
        (PORT d[6] (2538:2538:2538) (2447:2447:2447))
        (PORT d[7] (2987:2987:2987) (2968:2968:2968))
        (PORT d[8] (3397:3397:3397) (3347:3347:3347))
        (PORT d[9] (3240:3240:3240) (3085:3085:3085))
        (PORT d[10] (3542:3542:3542) (3550:3550:3550))
        (PORT d[11] (3278:3278:3278) (3242:3242:3242))
        (PORT d[12] (2698:2698:2698) (2654:2654:2654))
        (PORT clk (2193:2193:2193) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2112:2112:2112))
        (PORT clk (2193:2193:2193) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2224:2224:2224))
        (PORT d[0] (3306:3306:3306) (3281:3281:3281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4456:4456:4456))
        (PORT clk (2157:2157:2157) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4433:4433:4433))
        (PORT d[1] (3842:3842:3842) (4101:4101:4101))
        (PORT d[2] (6212:6212:6212) (6358:6358:6358))
        (PORT d[3] (3800:3800:3800) (4061:4061:4061))
        (PORT d[4] (4967:4967:4967) (5103:5103:5103))
        (PORT d[5] (3804:3804:3804) (4052:4052:4052))
        (PORT d[6] (9263:9263:9263) (9126:9126:9126))
        (PORT d[7] (10803:10803:10803) (10687:10687:10687))
        (PORT d[8] (9963:9963:9963) (9793:9793:9793))
        (PORT d[9] (5113:5113:5113) (5367:5367:5367))
        (PORT d[10] (9680:9680:9680) (9506:9506:9506))
        (PORT d[11] (3948:3948:3948) (4141:4141:4141))
        (PORT d[12] (4824:4824:4824) (5065:5065:5065))
        (PORT clk (2153:2153:2153) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2006:2006:2006))
        (PORT clk (2153:2153:2153) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT d[0] (5173:5173:5173) (5080:5080:5080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2568:2568:2568))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4127:4127:4127) (4218:4218:4218))
        (PORT d[1] (3170:3170:3170) (3191:3191:3191))
        (PORT d[2] (3035:3035:3035) (3012:3012:3012))
        (PORT d[3] (4125:4125:4125) (4088:4088:4088))
        (PORT d[4] (3264:3264:3264) (3315:3315:3315))
        (PORT d[5] (2819:2819:2819) (2839:2839:2839))
        (PORT d[6] (3357:3357:3357) (3236:3236:3236))
        (PORT d[7] (3009:3009:3009) (2973:2973:2973))
        (PORT d[8] (3104:3104:3104) (3064:3064:3064))
        (PORT d[9] (3541:3541:3541) (3460:3460:3460))
        (PORT d[10] (3323:3323:3323) (3368:3368:3368))
        (PORT d[11] (3761:3761:3761) (3799:3799:3799))
        (PORT d[12] (3470:3470:3470) (3468:3468:3468))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2057:2057:2057))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT d[0] (3181:3181:3181) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3685:3685:3685))
        (PORT clk (2197:2197:2197) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5922:5922:5922) (6170:6170:6170))
        (PORT d[1] (6392:6392:6392) (6684:6684:6684))
        (PORT d[2] (4126:4126:4126) (4378:4378:4378))
        (PORT d[3] (3360:3360:3360) (3591:3591:3591))
        (PORT d[4] (8519:8519:8519) (8690:8690:8690))
        (PORT d[5] (5375:5375:5375) (5410:5410:5410))
        (PORT d[6] (4484:4484:4484) (4626:4626:4626))
        (PORT d[7] (7517:7517:7517) (7459:7459:7459))
        (PORT d[8] (8209:8209:8209) (8185:8185:8185))
        (PORT d[9] (4713:4713:4713) (4945:4945:4945))
        (PORT d[10] (3374:3374:3374) (3596:3596:3596))
        (PORT d[11] (4536:4536:4536) (4809:4809:4809))
        (PORT d[12] (4423:4423:4423) (4536:4536:4536))
        (PORT clk (2193:2193:2193) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1887:1887:1887))
        (PORT clk (2193:2193:2193) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (PORT d[0] (3686:3686:3686) (3539:3539:3539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2358:2358:2358) (2314:2314:2314))
        (PORT datab (2356:2356:2356) (2245:2245:2245))
        (PORT datac (1844:1844:1844) (1744:1744:1744))
        (PORT datad (1607:1607:1607) (1545:1545:1545))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1183:1183:1183))
        (PORT datab (2356:2356:2356) (2246:2246:2246))
        (PORT datac (1482:1482:1482) (1391:1391:1391))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (2098:2098:2098) (2130:2130:2130))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (992:992:992))
        (PORT datab (1328:1328:1328) (1291:1291:1291))
        (PORT datac (1044:1044:1044) (1008:1008:1008))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2350:2350:2350))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1968:1968:1968) (1915:1915:1915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (268:268:268))
        (PORT datab (321:321:321) (398:398:398))
        (PORT datac (1419:1419:1419) (1368:1368:1368))
        (PORT datad (723:723:723) (708:708:708))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (921:921:921))
        (PORT datab (1010:1010:1010) (1014:1014:1014))
        (PORT datac (1027:1027:1027) (1021:1021:1021))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (967:967:967))
        (PORT datab (629:629:629) (588:588:588))
        (PORT datac (351:351:351) (341:341:341))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (1934:1934:1934))
        (PORT datab (1251:1251:1251) (1197:1197:1197))
        (PORT datac (777:777:777) (767:767:767))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1138:1138:1138))
        (PORT datab (969:969:969) (946:946:946))
        (PORT datac (776:776:776) (767:767:767))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (994:994:994))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT asdata (1325:1325:1325) (1266:1266:1266))
        (PORT ena (1638:1638:1638) (1585:1585:1585))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (1985:1985:1985))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3492:3492:3492))
        (PORT d[1] (3814:3814:3814) (3822:3822:3822))
        (PORT d[2] (3397:3397:3397) (3363:3363:3363))
        (PORT d[3] (3909:3909:3909) (3923:3923:3923))
        (PORT d[4] (3872:3872:3872) (3883:3883:3883))
        (PORT d[5] (3468:3468:3468) (3466:3466:3466))
        (PORT d[6] (3164:3164:3164) (3061:3061:3061))
        (PORT d[7] (3042:3042:3042) (3039:3039:3039))
        (PORT d[8] (3078:3078:3078) (3034:3034:3034))
        (PORT d[9] (4253:4253:4253) (4151:4151:4151))
        (PORT d[10] (3717:3717:3717) (3759:3759:3759))
        (PORT d[11] (3540:3540:3540) (3587:3587:3587))
        (PORT d[12] (4094:4094:4094) (4062:4062:4062))
        (PORT clk (2257:2257:2257) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1936:1936:1936))
        (PORT clk (2257:2257:2257) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (PORT d[0] (3080:3080:3080) (3037:3037:3037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3687:3687:3687))
        (PORT clk (2221:2221:2221) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5603:5603:5603) (5870:5870:5870))
        (PORT d[1] (6038:6038:6038) (6341:6341:6341))
        (PORT d[2] (4113:4113:4113) (4362:4362:4362))
        (PORT d[3] (4082:4082:4082) (4311:4311:4311))
        (PORT d[4] (7826:7826:7826) (8012:8012:8012))
        (PORT d[5] (7918:7918:7918) (7875:7875:7875))
        (PORT d[6] (5406:5406:5406) (5514:5514:5514))
        (PORT d[7] (6920:6920:6920) (6883:6883:6883))
        (PORT d[8] (7808:7808:7808) (7786:7786:7786))
        (PORT d[9] (6733:6733:6733) (6938:6938:6938))
        (PORT d[10] (7206:7206:7206) (7175:7175:7175))
        (PORT d[11] (5367:5367:5367) (5694:5694:5694))
        (PORT d[12] (6510:6510:6510) (6622:6622:6622))
        (PORT clk (2217:2217:2217) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (1790:1790:1790))
        (PORT clk (2217:2217:2217) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (PORT d[0] (3525:3525:3525) (3429:3429:3429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (821:821:821) (822:822:822))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3583:3583:3583) (3606:3606:3606))
        (PORT d[1] (1804:1804:1804) (1791:1791:1791))
        (PORT d[2] (1121:1121:1121) (1112:1112:1112))
        (PORT d[3] (1755:1755:1755) (1725:1725:1725))
        (PORT d[4] (1650:1650:1650) (1621:1621:1621))
        (PORT d[5] (2641:2641:2641) (2560:2560:2560))
        (PORT d[6] (2606:2606:2606) (2531:2531:2531))
        (PORT d[7] (2572:2572:2572) (2497:2497:2497))
        (PORT d[8] (1468:1468:1468) (1444:1444:1444))
        (PORT d[9] (2037:2037:2037) (2005:2005:2005))
        (PORT d[10] (2375:2375:2375) (2323:2323:2323))
        (PORT d[11] (2296:2296:2296) (2235:2235:2235))
        (PORT d[12] (1353:1353:1353) (1338:1338:1338))
        (PORT clk (2276:2276:2276) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (1941:1941:1941))
        (PORT clk (2276:2276:2276) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (PORT d[0] (2045:2045:2045) (1924:1924:1924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (4259:4259:4259))
        (PORT clk (2240:2240:2240) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6275:6275:6275) (6574:6574:6574))
        (PORT d[1] (5987:5987:5987) (6249:6249:6249))
        (PORT d[2] (5981:5981:5981) (6279:6279:6279))
        (PORT d[3] (6928:6928:6928) (7170:7170:7170))
        (PORT d[4] (7159:7159:7159) (7386:7386:7386))
        (PORT d[5] (7499:7499:7499) (7443:7443:7443))
        (PORT d[6] (6832:6832:6832) (6829:6829:6829))
        (PORT d[7] (7219:7219:7219) (7167:7167:7167))
        (PORT d[8] (5894:5894:5894) (5912:5912:5912))
        (PORT d[9] (5293:5293:5293) (5601:5601:5601))
        (PORT d[10] (7461:7461:7461) (7393:7393:7393))
        (PORT d[11] (5168:5168:5168) (5396:5396:5396))
        (PORT d[12] (6007:6007:6007) (6187:6187:6187))
        (PORT clk (2236:2236:2236) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1604:1604:1604))
        (PORT clk (2236:2236:2236) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2228:2228:2228))
        (PORT d[0] (2069:2069:2069) (1933:1933:1933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1687:1687:1687))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3507:3507:3507))
        (PORT d[1] (4087:4087:4087) (4084:4084:4084))
        (PORT d[2] (3380:3380:3380) (3375:3375:3375))
        (PORT d[3] (3565:3565:3565) (3592:3592:3592))
        (PORT d[4] (2379:2379:2379) (2258:2258:2258))
        (PORT d[5] (3468:3468:3468) (3467:3467:3467))
        (PORT d[6] (3703:3703:3703) (3594:3594:3594))
        (PORT d[7] (3438:3438:3438) (3409:3409:3409))
        (PORT d[8] (3046:3046:3046) (3004:3004:3004))
        (PORT d[9] (3950:3950:3950) (3937:3937:3937))
        (PORT d[10] (3700:3700:3700) (3744:3744:3744))
        (PORT d[11] (3824:3824:3824) (3863:3863:3863))
        (PORT d[12] (4127:4127:4127) (4093:4093:4093))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2134:2134:2134))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (2916:2916:2916) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3474:3474:3474) (3672:3672:3672))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5247:5247:5247) (5515:5515:5515))
        (PORT d[1] (5731:5731:5731) (6046:6046:6046))
        (PORT d[2] (4443:4443:4443) (4682:4682:4682))
        (PORT d[3] (3745:3745:3745) (3992:3992:3992))
        (PORT d[4] (7825:7825:7825) (8011:8011:8011))
        (PORT d[5] (7870:7870:7870) (7827:7827:7827))
        (PORT d[6] (5398:5398:5398) (5505:5505:5505))
        (PORT d[7] (6852:6852:6852) (6814:6814:6814))
        (PORT d[8] (7547:7547:7547) (7540:7540:7540))
        (PORT d[9] (6732:6732:6732) (6937:6937:6937))
        (PORT d[10] (7205:7205:7205) (7174:7174:7174))
        (PORT d[11] (5305:5305:5305) (5625:5625:5625))
        (PORT d[12] (6528:6528:6528) (6638:6638:6638))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2046:2046:2046))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (PORT d[0] (5027:5027:5027) (4640:4640:4640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (403:403:403))
        (PORT datab (1824:1824:1824) (1843:1843:1843))
        (PORT datac (2404:2404:2404) (2288:2288:2288))
        (PORT datad (1325:1325:1325) (1291:1291:1291))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (1868:1868:1868))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3539:3539:3539))
        (PORT d[1] (4111:4111:4111) (4105:4105:4105))
        (PORT d[2] (3093:3093:3093) (3102:3102:3102))
        (PORT d[3] (3883:3883:3883) (3901:3901:3901))
        (PORT d[4] (2609:2609:2609) (2477:2477:2477))
        (PORT d[5] (3599:3599:3599) (3633:3633:3633))
        (PORT d[6] (3974:3974:3974) (3848:3848:3848))
        (PORT d[7] (3394:3394:3394) (3378:3378:3378))
        (PORT d[8] (2436:2436:2436) (2416:2416:2416))
        (PORT d[9] (4000:4000:4000) (3984:3984:3984))
        (PORT d[10] (3698:3698:3698) (3768:3768:3768))
        (PORT d[11] (3289:3289:3289) (3237:3237:3237))
        (PORT d[12] (4162:4162:4162) (4133:4133:4133))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1581:1581:1581))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (3007:3007:3007) (2977:2977:2977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (4020:4020:4020))
        (PORT clk (2224:2224:2224) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5523:5523:5523) (5782:5782:5782))
        (PORT d[1] (5714:5714:5714) (6028:6028:6028))
        (PORT d[2] (4045:4045:4045) (4285:4285:4285))
        (PORT d[3] (6238:6238:6238) (6514:6514:6514))
        (PORT d[4] (7827:7827:7827) (8012:8012:8012))
        (PORT d[5] (7573:7573:7573) (7537:7537:7537))
        (PORT d[6] (5067:5067:5067) (5182:5182:5182))
        (PORT d[7] (6543:6543:6543) (6519:6519:6519))
        (PORT d[8] (7539:7539:7539) (7530:7530:7530))
        (PORT d[9] (6712:6712:6712) (6915:6915:6915))
        (PORT d[10] (7216:7216:7216) (7182:7182:7182))
        (PORT d[11] (5378:5378:5378) (5704:5704:5704))
        (PORT d[12] (6211:6211:6211) (6331:6331:6331))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (1928:1928:1928))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (PORT d[0] (4610:4610:4610) (4555:4555:4555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1385:1385:1385))
        (PORT datab (1828:1828:1828) (1848:1848:1848))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1394:1394:1394) (1364:1364:1364))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1124:1124:1124))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3142:3142:3142))
        (PORT d[1] (3518:3518:3518) (3549:3549:3549))
        (PORT d[2] (2233:2233:2233) (2189:2189:2189))
        (PORT d[3] (2065:2065:2065) (2018:2018:2018))
        (PORT d[4] (1447:1447:1447) (1429:1429:1429))
        (PORT d[5] (2116:2116:2116) (2124:2124:2124))
        (PORT d[6] (2322:2322:2322) (2260:2260:2260))
        (PORT d[7] (3013:3013:3013) (2993:2993:2993))
        (PORT d[8] (2571:2571:2571) (2475:2475:2475))
        (PORT d[9] (1999:1999:1999) (1968:1968:1968))
        (PORT d[10] (2388:2388:2388) (2333:2333:2333))
        (PORT d[11] (3559:3559:3559) (3486:3486:3486))
        (PORT d[12] (1361:1361:1361) (1348:1348:1348))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1539:1539:1539))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (2173:2173:2173) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4403:4403:4403) (4565:4565:4565))
        (PORT clk (2238:2238:2238) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6600:6600:6600) (6874:6874:6874))
        (PORT d[1] (5985:5985:5985) (6258:6258:6258))
        (PORT d[2] (6297:6297:6297) (6577:6577:6577))
        (PORT d[3] (6929:6929:6929) (7171:7171:7171))
        (PORT d[4] (6816:6816:6816) (7067:7067:7067))
        (PORT d[5] (7532:7532:7532) (7475:7475:7475))
        (PORT d[6] (7134:7134:7134) (7120:7120:7120))
        (PORT d[7] (7226:7226:7226) (7175:7175:7175))
        (PORT d[8] (5635:5635:5635) (5666:5666:5666))
        (PORT d[9] (5294:5294:5294) (5601:5601:5601))
        (PORT d[10] (7810:7810:7810) (7731:7731:7731))
        (PORT d[11] (5199:5199:5199) (5427:5427:5427))
        (PORT d[12] (6016:6016:6016) (6197:6197:6197))
        (PORT clk (2234:2234:2234) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1340:1340:1340))
        (PORT clk (2234:2234:2234) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2226:2226:2226))
        (PORT d[0] (3648:3648:3648) (3521:3521:3521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1069:1069:1069))
        (PORT clk (2274:2274:2274) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (3079:3079:3079))
        (PORT d[1] (1834:1834:1834) (1811:1811:1811))
        (PORT d[2] (2881:2881:2881) (2800:2800:2800))
        (PORT d[3] (1706:1706:1706) (1666:1666:1666))
        (PORT d[4] (1682:1682:1682) (1654:1654:1654))
        (PORT d[5] (2112:2112:2112) (2126:2126:2126))
        (PORT d[6] (2224:2224:2224) (2155:2155:2155))
        (PORT d[7] (3007:3007:3007) (2987:2987:2987))
        (PORT d[8] (2570:2570:2570) (2474:2474:2474))
        (PORT d[9] (1986:1986:1986) (1957:1957:1957))
        (PORT d[10] (1848:1848:1848) (1837:1837:1837))
        (PORT d[11] (3558:3558:3558) (3485:3485:3485))
        (PORT d[12] (1387:1387:1387) (1373:1373:1373))
        (PORT clk (2271:2271:2271) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (1752:1752:1752))
        (PORT clk (2271:2271:2271) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (PORT d[0] (2948:2948:2948) (2780:2780:2780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4603:4603:4603))
        (PORT clk (2235:2235:2235) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6601:6601:6601) (6874:6874:6874))
        (PORT d[1] (6011:6011:6011) (6284:6284:6284))
        (PORT d[2] (6329:6329:6329) (6610:6610:6610))
        (PORT d[3] (7203:7203:7203) (7444:7444:7444))
        (PORT d[4] (7163:7163:7163) (7397:7397:7397))
        (PORT d[5] (7845:7845:7845) (7774:7774:7774))
        (PORT d[6] (7168:7168:7168) (7158:7158:7158))
        (PORT d[7] (7485:7485:7485) (7416:7416:7416))
        (PORT d[8] (5384:5384:5384) (5435:5435:5435))
        (PORT d[9] (4837:4837:4837) (5101:5101:5101))
        (PORT d[10] (7832:7832:7832) (7757:7757:7757))
        (PORT d[11] (5191:5191:5191) (5417:5417:5417))
        (PORT d[12] (6043:6043:6043) (6222:6222:6222))
        (PORT clk (2231:2231:2231) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1657:1657:1657))
        (PORT clk (2231:2231:2231) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2223:2223:2223))
        (PORT d[0] (6254:6254:6254) (6080:6080:6080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (1928:1928:1928))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3515:3515:3515))
        (PORT d[1] (4112:4112:4112) (4109:4109:4109))
        (PORT d[2] (3413:3413:3413) (3401:3401:3401))
        (PORT d[3] (3926:3926:3926) (3941:3941:3941))
        (PORT d[4] (2632:2632:2632) (2493:2493:2493))
        (PORT d[5] (3464:3464:3464) (3461:3461:3461))
        (PORT d[6] (3960:3960:3960) (3835:3835:3835))
        (PORT d[7] (3411:3411:3411) (3394:3394:3394))
        (PORT d[8] (2096:2096:2096) (2077:2077:2077))
        (PORT d[9] (4285:4285:4285) (4184:4184:4184))
        (PORT d[10] (3701:3701:3701) (3745:3745:3745))
        (PORT d[11] (3295:3295:3295) (3244:3244:3244))
        (PORT d[12] (4129:4129:4129) (4101:4101:4101))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2074:2074:2074))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (2535:2535:2535) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3723:3723:3723))
        (PORT clk (2223:2223:2223) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5262:5262:5262) (5540:5540:5540))
        (PORT d[1] (5724:5724:5724) (6038:6038:6038))
        (PORT d[2] (4419:4419:4419) (4659:4659:4659))
        (PORT d[3] (6237:6237:6237) (6507:6507:6507))
        (PORT d[4] (7817:7817:7817) (8004:8004:8004))
        (PORT d[5] (7580:7580:7580) (7550:7550:7550))
        (PORT d[6] (5068:5068:5068) (5183:5183:5183))
        (PORT d[7] (6857:6857:6857) (6817:6817:6817))
        (PORT d[8] (7514:7514:7514) (7507:7507:7507))
        (PORT d[9] (6994:6994:6994) (7179:7179:7179))
        (PORT d[10] (7197:7197:7197) (7165:7165:7165))
        (PORT d[11] (5331:5331:5331) (5659:5659:5659))
        (PORT d[12] (6212:6212:6212) (6332:6332:6332))
        (PORT clk (2219:2219:2219) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1790:1790:1790))
        (PORT clk (2219:2219:2219) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT d[0] (4745:4745:4745) (4604:4604:4604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (1973:1973:1973))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3467:3467:3467))
        (PORT d[1] (3813:3813:3813) (3820:3820:3820))
        (PORT d[2] (3371:3371:3371) (3337:3337:3337))
        (PORT d[3] (3593:3593:3593) (3620:3620:3620))
        (PORT d[4] (3873:3873:3873) (3888:3888:3888))
        (PORT d[5] (2227:2227:2227) (2274:2274:2274))
        (PORT d[6] (3131:3131:3131) (3029:3029:3029))
        (PORT d[7] (3646:3646:3646) (3596:3596:3596))
        (PORT d[8] (3039:3039:3039) (2997:2997:2997))
        (PORT d[9] (4207:4207:4207) (4106:4106:4106))
        (PORT d[10] (3352:3352:3352) (3401:3401:3401))
        (PORT d[11] (3840:3840:3840) (3874:3874:3874))
        (PORT d[12] (3841:3841:3841) (3827:3827:3827))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2078:2078:2078))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT d[0] (2938:2938:2938) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3672:3672:3672))
        (PORT clk (2218:2218:2218) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5849:5849:5849) (6088:6088:6088))
        (PORT d[1] (6038:6038:6038) (6340:6340:6340))
        (PORT d[2] (4398:4398:4398) (4637:4637:4637))
        (PORT d[3] (4097:4097:4097) (4328:4328:4328))
        (PORT d[4] (8173:8173:8173) (8350:8350:8350))
        (PORT d[5] (7918:7918:7918) (7875:7875:7875))
        (PORT d[6] (5407:5407:5407) (5515:5515:5515))
        (PORT d[7] (6871:6871:6871) (6832:6832:6832))
        (PORT d[8] (7877:7877:7877) (7861:7861:7861))
        (PORT d[9] (7329:7329:7329) (7487:7487:7487))
        (PORT d[10] (7550:7550:7550) (7506:7506:7506))
        (PORT d[11] (5349:5349:5349) (5678:5678:5678))
        (PORT d[12] (6543:6543:6543) (6655:6655:6655))
        (PORT clk (2214:2214:2214) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1599:1599:1599))
        (PORT clk (2214:2214:2214) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2206:2206:2206))
        (PORT d[0] (3659:3659:3659) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1521:1521:1521))
        (PORT datab (1829:1829:1829) (1849:1849:1849))
        (PORT datac (2407:2407:2407) (2291:2291:2291))
        (PORT datad (1392:1392:1392) (1356:1356:1356))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2003:2003:2003))
        (PORT datab (744:744:744) (697:697:697))
        (PORT datac (711:711:711) (671:671:671))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (1622:1622:1622) (1590:1590:1590))
        (PORT datac (571:571:571) (524:524:524))
        (PORT datad (632:632:632) (574:574:574))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1486:1486:1486))
        (PORT datab (643:643:643) (607:607:607))
        (PORT datac (209:209:209) (238:238:238))
        (PORT datad (216:216:216) (237:237:237))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2360:2360:2360))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2150:2150:2150) (2040:2040:2040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1022:1022:1022))
        (PORT datab (1045:1045:1045) (1047:1047:1047))
        (PORT datac (924:924:924) (926:926:926))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (960:960:960))
        (PORT datab (247:247:247) (278:278:278))
        (PORT datac (1749:1749:1749) (1673:1673:1673))
        (PORT datad (688:688:688) (654:654:654))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (248:248:248) (279:279:279))
        (PORT datac (1749:1749:1749) (1673:1673:1673))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (404:404:404))
        (PORT datab (999:999:999) (990:990:990))
        (PORT datac (625:625:625) (594:594:594))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (959:959:959) (878:878:878))
        (PORT datac (624:624:624) (594:594:594))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT datac (608:608:608) (574:574:574))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (627:627:627) (587:587:587))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1404:1404:1404) (1393:1393:1393))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (1930:1930:1930))
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3608:3608:3608))
        (PORT d[1] (3072:3072:3072) (3063:3063:3063))
        (PORT d[2] (3067:3067:3067) (3057:3057:3057))
        (PORT d[3] (4135:4135:4135) (4106:4106:4106))
        (PORT d[4] (4043:4043:4043) (3985:3985:3985))
        (PORT d[5] (3871:3871:3871) (3899:3899:3899))
        (PORT d[6] (3696:3696:3696) (3654:3654:3654))
        (PORT d[7] (2754:2754:2754) (2752:2752:2752))
        (PORT d[8] (3274:3274:3274) (3186:3186:3186))
        (PORT d[9] (3587:3587:3587) (3557:3557:3557))
        (PORT d[10] (3603:3603:3603) (3635:3635:3635))
        (PORT d[11] (3488:3488:3488) (3497:3497:3497))
        (PORT d[12] (3375:3375:3375) (3351:3351:3351))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2204:2204:2204))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (PORT d[0] (2892:2892:2892) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (4036:4036:4036))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6804:6804:6804) (7155:7155:7155))
        (PORT d[1] (4071:4071:4071) (4306:4306:4306))
        (PORT d[2] (6196:6196:6196) (6423:6423:6423))
        (PORT d[3] (5627:5627:5627) (5918:5918:5918))
        (PORT d[4] (6316:6316:6316) (6466:6466:6466))
        (PORT d[5] (9057:9057:9057) (8955:8955:8955))
        (PORT d[6] (8939:8939:8939) (8832:8832:8832))
        (PORT d[7] (8522:8522:8522) (8451:8451:8451))
        (PORT d[8] (9388:9388:9388) (9201:9201:9201))
        (PORT d[9] (6209:6209:6209) (6467:6467:6467))
        (PORT d[10] (9068:9068:9068) (8961:8961:8961))
        (PORT d[11] (4860:4860:4860) (5128:5128:5128))
        (PORT d[12] (6521:6521:6521) (6773:6773:6773))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (1979:1979:1979))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT d[0] (4103:4103:4103) (3852:3852:3852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1981:1981:1981))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2948:2948:2948))
        (PORT d[1] (2998:2998:2998) (2979:2979:2979))
        (PORT d[2] (3392:3392:3392) (3364:3364:3364))
        (PORT d[3] (4122:4122:4122) (4087:4087:4087))
        (PORT d[4] (3579:3579:3579) (3517:3517:3517))
        (PORT d[5] (2683:2683:2683) (2768:2768:2768))
        (PORT d[6] (4100:4100:4100) (3979:3979:3979))
        (PORT d[7] (3434:3434:3434) (3456:3456:3456))
        (PORT d[8] (3330:3330:3330) (3262:3262:3262))
        (PORT d[9] (3561:3561:3561) (3495:3495:3495))
        (PORT d[10] (3234:3234:3234) (3252:3252:3252))
        (PORT d[11] (3150:3150:3150) (3164:3164:3164))
        (PORT d[12] (3368:3368:3368) (3339:3339:3339))
        (PORT clk (2200:2200:2200) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2162:2162:2162))
        (PORT clk (2200:2200:2200) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (PORT d[0] (3215:3215:3215) (3157:3157:3157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3759:3759:3759) (3928:3928:3928))
        (PORT clk (2164:2164:2164) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4546:4546:4546))
        (PORT d[1] (6076:6076:6076) (6261:6261:6261))
        (PORT d[2] (4006:4006:4006) (4228:4228:4228))
        (PORT d[3] (6305:6305:6305) (6576:6576:6576))
        (PORT d[4] (5976:5976:5976) (6104:6104:6104))
        (PORT d[5] (9695:9695:9695) (9569:9569:9569))
        (PORT d[6] (9913:9913:9913) (9776:9776:9776))
        (PORT d[7] (9158:9158:9158) (9061:9061:9061))
        (PORT d[8] (10131:10131:10131) (9944:9944:9944))
        (PORT d[9] (6899:6899:6899) (7138:7138:7138))
        (PORT d[10] (9726:9726:9726) (9591:9591:9591))
        (PORT d[11] (5512:5512:5512) (5753:5753:5753))
        (PORT d[12] (7222:7222:7222) (7453:7453:7453))
        (PORT clk (2160:2160:2160) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2080:2080:2080))
        (PORT clk (2160:2160:2160) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (PORT d[0] (4063:4063:4063) (3786:3786:3786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1511:1511:1511))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3780:3780:3780))
        (PORT d[1] (3122:3122:3122) (3144:3144:3144))
        (PORT d[2] (3375:3375:3375) (3375:3375:3375))
        (PORT d[3] (2747:2747:2747) (2722:2722:2722))
        (PORT d[4] (3555:3555:3555) (3599:3599:3599))
        (PORT d[5] (3206:3206:3206) (3218:3218:3218))
        (PORT d[6] (2969:2969:2969) (2880:2880:2880))
        (PORT d[7] (2952:2952:2952) (2918:2918:2918))
        (PORT d[8] (2844:2844:2844) (2870:2870:2870))
        (PORT d[9] (2305:2305:2305) (2249:2249:2249))
        (PORT d[10] (3088:3088:3088) (3015:3015:3015))
        (PORT d[11] (3164:3164:3164) (3079:3079:3079))
        (PORT d[12] (2459:2459:2459) (2424:2424:2424))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2019:2019:2019))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT d[0] (2571:2571:2571) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (4130:4130:4130))
        (PORT clk (2190:2190:2190) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3710:3710:3710))
        (PORT d[1] (3897:3897:3897) (4151:4151:4151))
        (PORT d[2] (3375:3375:3375) (3611:3611:3611))
        (PORT d[3] (4405:4405:4405) (4622:4622:4622))
        (PORT d[4] (3843:3843:3843) (4091:4091:4091))
        (PORT d[5] (4001:4001:4001) (4222:4222:4222))
        (PORT d[6] (8181:8181:8181) (8136:8136:8136))
        (PORT d[7] (6298:6298:6298) (6311:6311:6311))
        (PORT d[8] (5325:5325:5325) (5373:5373:5373))
        (PORT d[9] (4544:4544:4544) (4813:4813:4813))
        (PORT d[10] (8765:8765:8765) (8651:8651:8651))
        (PORT d[11] (4151:4151:4151) (4410:4410:4410))
        (PORT d[12] (5106:5106:5106) (5149:5149:5149))
        (PORT clk (2186:2186:2186) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (1784:1784:1784))
        (PORT clk (2186:2186:2186) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (PORT d[0] (4795:4795:4795) (4679:4679:4679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1469:1469:1469))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3351:3351:3351))
        (PORT d[1] (3254:3254:3254) (3301:3301:3301))
        (PORT d[2] (2899:2899:2899) (2818:2818:2818))
        (PORT d[3] (1764:1764:1764) (1723:1723:1723))
        (PORT d[4] (1661:1661:1661) (1632:1632:1632))
        (PORT d[5] (3825:3825:3825) (3812:3812:3812))
        (PORT d[6] (2218:2218:2218) (2143:2143:2143))
        (PORT d[7] (3001:3001:3001) (2980:2980:2980))
        (PORT d[8] (2550:2550:2550) (2453:2453:2453))
        (PORT d[9] (1722:1722:1722) (1707:1707:1707))
        (PORT d[10] (2442:2442:2442) (2397:2397:2397))
        (PORT d[11] (3892:3892:3892) (3808:3808:3808))
        (PORT d[12] (1712:1712:1712) (1693:1693:1693))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1648:1648:1648))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (PORT d[0] (3183:3183:3183) (3082:3082:3082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4143:4143:4143) (4361:4361:4361))
        (PORT clk (2229:2229:2229) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3701:3701:3701))
        (PORT d[1] (3949:3949:3949) (4235:4235:4235))
        (PORT d[2] (3775:3775:3775) (4022:4022:4022))
        (PORT d[3] (7261:7261:7261) (7492:7492:7492))
        (PORT d[4] (6854:6854:6854) (7096:7096:7096))
        (PORT d[5] (7834:7834:7834) (7765:7765:7765))
        (PORT d[6] (7181:7181:7181) (7168:7168:7168))
        (PORT d[7] (5494:5494:5494) (5502:5502:5502))
        (PORT d[8] (5333:5333:5333) (5378:5378:5378))
        (PORT d[9] (4846:4846:4846) (5105:5105:5105))
        (PORT d[10] (7810:7810:7810) (7735:7735:7735))
        (PORT d[11] (4805:4805:4805) (5044:5044:5044))
        (PORT d[12] (6360:6360:6360) (6529:6529:6529))
        (PORT clk (2225:2225:2225) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1412:1412:1412))
        (PORT clk (2225:2225:2225) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2219:2219:2219))
        (PORT d[0] (4121:4121:4121) (4015:4015:4015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2026:2026:2026))
        (PORT datab (1818:1818:1818) (1828:1828:1828))
        (PORT datac (1027:1027:1027) (974:974:974))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2026:2026:2026))
        (PORT datab (1396:1396:1396) (1351:1351:1351))
        (PORT datac (1673:1673:1673) (1651:1651:1651))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2542:2542:2542))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3278:3278:3278))
        (PORT d[1] (2361:2361:2361) (2350:2350:2350))
        (PORT d[2] (3400:3400:3400) (3381:3381:3381))
        (PORT d[3] (4104:4104:4104) (4079:4079:4079))
        (PORT d[4] (3840:3840:3840) (3847:3847:3847))
        (PORT d[5] (2446:2446:2446) (2482:2482:2482))
        (PORT d[6] (3454:3454:3454) (3425:3425:3425))
        (PORT d[7] (3342:3342:3342) (3320:3320:3320))
        (PORT d[8] (3313:3313:3313) (3227:3227:3227))
        (PORT d[9] (3876:3876:3876) (3823:3823:3823))
        (PORT d[10] (3950:3950:3950) (3963:3963:3963))
        (PORT d[11] (3502:3502:3502) (3539:3539:3539))
        (PORT d[12] (3922:3922:3922) (3929:3929:3929))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1687:1687:1687))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT d[0] (2678:2678:2678) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4054:4054:4054) (4230:4230:4230))
        (PORT clk (2214:2214:2214) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6089:6089:6089) (6446:6446:6446))
        (PORT d[1] (5130:5130:5130) (5351:5351:5351))
        (PORT d[2] (5814:5814:5814) (6060:6060:6060))
        (PORT d[3] (5278:5278:5278) (5572:5572:5572))
        (PORT d[4] (6640:6640:6640) (6773:6773:6773))
        (PORT d[5] (8372:8372:8372) (8292:8292:8292))
        (PORT d[6] (8528:8528:8528) (8428:8428:8428))
        (PORT d[7] (8135:8135:8135) (8069:8069:8069))
        (PORT d[8] (8799:8799:8799) (8641:8641:8641))
        (PORT d[9] (5886:5886:5886) (6152:6152:6152))
        (PORT d[10] (8693:8693:8693) (8599:8599:8599))
        (PORT d[11] (4817:4817:4817) (5081:5081:5081))
        (PORT d[12] (5874:5874:5874) (6147:6147:6147))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1711:1711:1711))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (PORT d[0] (3858:3858:3858) (3619:3619:3619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2245:2245:2245))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2666:2666:2666))
        (PORT d[1] (3389:3389:3389) (3365:3365:3365))
        (PORT d[2] (3399:3399:3399) (3380:3380:3380))
        (PORT d[3] (4129:4129:4129) (4102:4102:4102))
        (PORT d[4] (3566:3566:3566) (3589:3589:3589))
        (PORT d[5] (2583:2583:2583) (2627:2627:2627))
        (PORT d[6] (4046:4046:4046) (3988:3988:3988))
        (PORT d[7] (3040:3040:3040) (3026:3026:3026))
        (PORT d[8] (3287:3287:3287) (3202:3202:3202))
        (PORT d[9] (3558:3558:3558) (3524:3524:3524))
        (PORT d[10] (3908:3908:3908) (3924:3924:3924))
        (PORT d[11] (3501:3501:3501) (3539:3539:3539))
        (PORT d[12] (3864:3864:3864) (3872:3872:3872))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2113:2113:2113))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (2855:2855:2855) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4259:4259:4259))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6089:6089:6089) (6447:6447:6447))
        (PORT d[1] (4387:4387:4387) (4611:4611:4611))
        (PORT d[2] (5822:5822:5822) (6068:6068:6068))
        (PORT d[3] (5270:5270:5270) (5566:5566:5566))
        (PORT d[4] (6008:6008:6008) (6173:6173:6173))
        (PORT d[5] (8715:8715:8715) (8624:8624:8624))
        (PORT d[6] (8586:8586:8586) (8485:8485:8485))
        (PORT d[7] (8148:8148:8148) (8089:8089:8089))
        (PORT d[8] (9078:9078:9078) (8908:8908:8908))
        (PORT d[9] (5862:5862:5862) (6129:6129:6129))
        (PORT d[10] (8740:8740:8740) (8646:8646:8646))
        (PORT d[11] (4505:4505:4505) (4784:4784:4784))
        (PORT d[12] (5875:5875:5875) (6148:6148:6148))
        (PORT clk (2209:2209:2209) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1820:1820:1820))
        (PORT clk (2209:2209:2209) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (PORT d[0] (2970:2970:2970) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2513:2513:2513))
        (PORT clk (2273:2273:2273) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1234:1234:1234))
        (PORT d[1] (2081:2081:2081) (2077:2077:2077))
        (PORT d[2] (3709:3709:3709) (3671:3671:3671))
        (PORT d[3] (3428:3428:3428) (3418:3418:3418))
        (PORT d[4] (2748:2748:2748) (2716:2716:2716))
        (PORT d[5] (2576:2576:2576) (2626:2626:2626))
        (PORT d[6] (3033:3033:3033) (2994:2994:2994))
        (PORT d[7] (3527:3527:3527) (3448:3448:3448))
        (PORT d[8] (3354:3354:3354) (3302:3302:3302))
        (PORT d[9] (2165:2165:2165) (2084:2084:2084))
        (PORT d[10] (2762:2762:2762) (2712:2712:2712))
        (PORT d[11] (2309:2309:2309) (2256:2256:2256))
        (PORT d[12] (1639:1639:1639) (1602:1602:1602))
        (PORT clk (2270:2270:2270) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1494:1494:1494))
        (PORT clk (2270:2270:2270) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (PORT d[0] (2763:2763:2763) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4536:4536:4536) (4749:4749:4749))
        (PORT clk (2234:2234:2234) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4549:4549:4549) (4838:4838:4838))
        (PORT d[1] (5312:5312:5312) (5607:5607:5607))
        (PORT d[2] (6647:6647:6647) (6914:6914:6914))
        (PORT d[3] (4204:4204:4204) (4493:4493:4493))
        (PORT d[4] (6792:6792:6792) (6996:6996:6996))
        (PORT d[5] (7855:7855:7855) (7823:7823:7823))
        (PORT d[6] (7635:7635:7635) (7545:7545:7545))
        (PORT d[7] (9400:9400:9400) (9304:9304:9304))
        (PORT d[8] (8625:8625:8625) (8499:8499:8499))
        (PORT d[9] (5704:5704:5704) (5905:5905:5905))
        (PORT d[10] (7969:7969:7969) (7839:7839:7839))
        (PORT d[11] (6063:6063:6063) (6374:6374:6374))
        (PORT d[12] (5137:5137:5137) (5388:5388:5388))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1721:1721:1721))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (PORT d[0] (5628:5628:5628) (5243:5243:5243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2200:2200:2200))
        (PORT clk (2270:2270:2270) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1862:1862:1862))
        (PORT d[1] (2435:2435:2435) (2452:2452:2452))
        (PORT d[2] (3150:3150:3150) (3146:3146:3146))
        (PORT d[3] (3353:3353:3353) (3340:3340:3340))
        (PORT d[4] (2451:2451:2451) (2436:2436:2436))
        (PORT d[5] (2629:2629:2629) (2705:2705:2705))
        (PORT d[6] (3473:3473:3473) (3348:3348:3348))
        (PORT d[7] (3212:3212:3212) (3148:3148:3148))
        (PORT d[8] (3338:3338:3338) (3264:3264:3264))
        (PORT d[9] (3913:3913:3913) (3855:3855:3855))
        (PORT d[10] (2395:2395:2395) (2353:2353:2353))
        (PORT d[11] (2619:2619:2619) (2577:2577:2577))
        (PORT d[12] (1341:1341:1341) (1310:1310:1310))
        (PORT clk (2267:2267:2267) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1487:1487:1487))
        (PORT clk (2267:2267:2267) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (PORT d[0] (2123:2123:2123) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4220:4220:4220) (4449:4449:4449))
        (PORT clk (2231:2231:2231) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4862:4862:4862) (5133:5133:5133))
        (PORT d[1] (5596:5596:5596) (5881:5881:5881))
        (PORT d[2] (4936:4936:4936) (5118:5118:5118))
        (PORT d[3] (4819:4819:4819) (5076:5076:5076))
        (PORT d[4] (5319:5319:5319) (5452:5452:5452))
        (PORT d[5] (8191:8191:8191) (8150:8150:8150))
        (PORT d[6] (8020:8020:8020) (7920:7920:7920))
        (PORT d[7] (9731:9731:9731) (9630:9630:9630))
        (PORT d[8] (8935:8935:8935) (8791:8791:8791))
        (PORT d[9] (6023:6023:6023) (6205:6205:6205))
        (PORT d[10] (8352:8352:8352) (8219:8219:8219))
        (PORT d[11] (6389:6389:6389) (6695:6695:6695))
        (PORT d[12] (4405:4405:4405) (4643:4643:4643))
        (PORT clk (2227:2227:2227) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1403:1403:1403))
        (PORT clk (2227:2227:2227) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (PORT d[0] (4136:4136:4136) (3952:3952:3952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (819:819:819))
        (PORT datab (1032:1032:1032) (1031:1031:1031))
        (PORT datac (673:673:673) (632:632:632))
        (PORT datad (982:982:982) (929:929:929))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1951:1951:1951) (1866:1866:1866))
        (PORT datab (2159:2159:2159) (2170:2170:2170))
        (PORT datac (1622:1622:1622) (1569:1569:1569))
        (PORT datad (1041:1041:1041) (934:934:934))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1365:1365:1365) (1379:1379:1379))
        (PORT datac (987:987:987) (959:959:959))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1526:1526:1526))
        (PORT datab (1525:1525:1525) (1469:1469:1469))
        (PORT datac (636:636:636) (590:590:590))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2363:2363:2363))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1898:1898:1898) (1843:1843:1843))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1321:1321:1321))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (1560:1560:1560) (1524:1524:1524))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1537:1537:1537))
        (PORT datab (1592:1592:1592) (1561:1561:1561))
        (PORT datac (206:206:206) (233:233:233))
        (PORT datad (672:672:672) (631:631:631))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1330:1330:1330) (1294:1294:1294))
        (PORT datac (1350:1350:1350) (1251:1251:1251))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (739:739:739))
        (PORT datab (781:781:781) (749:749:749))
        (PORT datac (677:677:677) (664:664:664))
        (PORT datad (362:362:362) (346:346:346))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (739:739:739))
        (PORT datab (1481:1481:1481) (1382:1382:1382))
        (PORT datac (987:987:987) (964:964:964))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT datac (951:951:951) (919:919:919))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (236:236:236))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1922:1922:1922) (1855:1855:1855))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1637:1637:1637))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2827:2827:2827))
        (PORT d[1] (2706:2706:2706) (2729:2729:2729))
        (PORT d[2] (3870:3870:3870) (3924:3924:3924))
        (PORT d[3] (3145:3145:3145) (3031:3031:3031))
        (PORT d[4] (3760:3760:3760) (3771:3771:3771))
        (PORT d[5] (2010:2010:2010) (1963:1963:1963))
        (PORT d[6] (1961:1961:1961) (1923:1923:1923))
        (PORT d[7] (1764:1764:1764) (1742:1742:1742))
        (PORT d[8] (2100:2100:2100) (2049:2049:2049))
        (PORT d[9] (2048:2048:2048) (2027:2027:2027))
        (PORT d[10] (2089:2089:2089) (2079:2079:2079))
        (PORT d[11] (2292:2292:2292) (2229:2229:2229))
        (PORT d[12] (2387:2387:2387) (2354:2354:2354))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (1903:1903:1903))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT d[0] (3239:3239:3239) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (3951:3951:3951))
        (PORT clk (2214:2214:2214) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5269:5269:5269) (5592:5592:5592))
        (PORT d[1] (4291:4291:4291) (4602:4602:4602))
        (PORT d[2] (5016:5016:5016) (5334:5334:5334))
        (PORT d[3] (5499:5499:5499) (5762:5762:5762))
        (PORT d[4] (6529:6529:6529) (6764:6764:6764))
        (PORT d[5] (6828:6828:6828) (6783:6783:6783))
        (PORT d[6] (6446:6446:6446) (6436:6436:6436))
        (PORT d[7] (7180:7180:7180) (7116:7116:7116))
        (PORT d[8] (6677:6677:6677) (6689:6689:6689))
        (PORT d[9] (5435:5435:5435) (5669:5669:5669))
        (PORT d[10] (6966:6966:6966) (6883:6883:6883))
        (PORT d[11] (6643:6643:6643) (6943:6943:6943))
        (PORT d[12] (4640:4640:4640) (4848:4848:4848))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1793:1793:1793))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (PORT d[0] (3642:3642:3642) (3446:3446:3446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1693:1693:1693))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3172:3172:3172))
        (PORT d[1] (1466:1466:1466) (1448:1448:1448))
        (PORT d[2] (3876:3876:3876) (3921:3921:3921))
        (PORT d[3] (1758:1758:1758) (1720:1720:1720))
        (PORT d[4] (2058:2058:2058) (2031:2031:2031))
        (PORT d[5] (1427:1427:1427) (1416:1416:1416))
        (PORT d[6] (2616:2616:2616) (2571:2571:2571))
        (PORT d[7] (1912:1912:1912) (1858:1858:1858))
        (PORT d[8] (2050:2050:2050) (1997:1997:1997))
        (PORT d[9] (2081:2081:2081) (2062:2062:2062))
        (PORT d[10] (2160:2160:2160) (2155:2155:2155))
        (PORT d[11] (1942:1942:1942) (1891:1891:1891))
        (PORT d[12] (2079:2079:2079) (2053:2053:2053))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1845:1845:1845))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (3132:3132:3132) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4029:4029:4029) (4180:4180:4180))
        (PORT clk (2223:2223:2223) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5618:5618:5618) (5929:5929:5929))
        (PORT d[1] (4666:4666:4666) (4976:4976:4976))
        (PORT d[2] (5356:5356:5356) (5665:5665:5665))
        (PORT d[3] (5893:5893:5893) (6154:6154:6154))
        (PORT d[4] (6772:6772:6772) (6986:6986:6986))
        (PORT d[5] (6797:6797:6797) (6749:6749:6749))
        (PORT d[6] (6450:6450:6450) (6437:6437:6437))
        (PORT d[7] (6454:6454:6454) (6414:6414:6414))
        (PORT d[8] (6619:6619:6619) (6623:6623:6623))
        (PORT d[9] (5849:5849:5849) (6077:6077:6077))
        (PORT d[10] (7278:7278:7278) (7169:7169:7169))
        (PORT d[11] (6253:6253:6253) (6564:6564:6564))
        (PORT d[12] (4989:4989:4989) (5190:5190:5190))
        (PORT clk (2219:2219:2219) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (1955:1955:1955))
        (PORT clk (2219:2219:2219) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT d[0] (6623:6623:6623) (6463:6463:6463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2480:2480:2480))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3005:3005:3005))
        (PORT d[1] (2638:2638:2638) (2646:2646:2646))
        (PORT d[2] (3483:3483:3483) (3510:3510:3510))
        (PORT d[3] (4219:4219:4219) (4236:4236:4236))
        (PORT d[4] (3513:3513:3513) (3531:3531:3531))
        (PORT d[5] (2924:2924:2924) (2980:2980:2980))
        (PORT d[6] (4143:4143:4143) (4034:4034:4034))
        (PORT d[7] (3825:3825:3825) (3892:3892:3892))
        (PORT d[8] (3125:3125:3125) (3123:3123:3123))
        (PORT d[9] (3918:3918:3918) (3863:3863:3863))
        (PORT d[10] (3716:3716:3716) (3783:3783:3783))
        (PORT d[11] (3018:3018:3018) (3010:3010:3010))
        (PORT d[12] (3547:3547:3547) (3353:3353:3353))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2236:2236:2236))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT d[0] (2948:2948:2948) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4521:4521:4521) (4717:4717:4717))
        (PORT clk (2200:2200:2200) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5147:5147:5147) (5403:5403:5403))
        (PORT d[1] (4693:4693:4693) (5031:5031:5031))
        (PORT d[2] (4515:4515:4515) (4785:4785:4785))
        (PORT d[3] (5243:5243:5243) (5545:5545:5545))
        (PORT d[4] (6844:6844:6844) (7063:7063:7063))
        (PORT d[5] (6524:6524:6524) (6507:6507:6507))
        (PORT d[6] (5407:5407:5407) (5504:5504:5504))
        (PORT d[7] (7623:7623:7623) (7515:7515:7515))
        (PORT d[8] (7292:7292:7292) (7321:7321:7321))
        (PORT d[9] (5973:5973:5973) (6189:6189:6189))
        (PORT d[10] (9311:9311:9311) (9213:9213:9213))
        (PORT d[11] (5467:5467:5467) (5716:5716:5716))
        (PORT d[12] (4951:4951:4951) (5115:5115:5115))
        (PORT clk (2196:2196:2196) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2110:2110:2110))
        (PORT clk (2196:2196:2196) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2191:2191:2191))
        (PORT d[0] (4364:4364:4364) (4200:4200:4200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3341:3341:3341))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (3713:3713:3713))
        (PORT d[1] (3640:3640:3640) (3614:3614:3614))
        (PORT d[2] (4108:4108:4108) (4113:4113:4113))
        (PORT d[3] (3919:3919:3919) (3962:3962:3962))
        (PORT d[4] (4190:4190:4190) (4186:4186:4186))
        (PORT d[5] (3283:3283:3283) (3332:3332:3332))
        (PORT d[6] (3751:3751:3751) (3642:3642:3642))
        (PORT d[7] (4173:4173:4173) (4217:4217:4217))
        (PORT d[8] (2756:2756:2756) (2729:2729:2729))
        (PORT d[9] (3537:3537:3537) (3488:3488:3488))
        (PORT d[10] (3711:3711:3711) (3782:3782:3782))
        (PORT d[11] (2942:2942:2942) (2901:2901:2901))
        (PORT d[12] (3710:3710:3710) (3551:3551:3551))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (1872:1872:1872))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (PORT d[0] (2901:2901:2901) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4395:4395:4395))
        (PORT clk (2211:2211:2211) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4920:4920:4920) (5206:5206:5206))
        (PORT d[1] (5050:5050:5050) (5379:5379:5379))
        (PORT d[2] (5614:5614:5614) (5937:5937:5937))
        (PORT d[3] (5830:5830:5830) (6113:6113:6113))
        (PORT d[4] (7113:7113:7113) (7318:7318:7318))
        (PORT d[5] (7210:7210:7210) (7185:7185:7185))
        (PORT d[6] (5086:5086:5086) (5191:5191:5191))
        (PORT d[7] (7960:7960:7960) (7838:7838:7838))
        (PORT d[8] (7640:7640:7640) (7660:7660:7660))
        (PORT d[9] (6048:6048:6048) (6273:6273:6273))
        (PORT d[10] (6498:6498:6498) (6478:6478:6478))
        (PORT d[11] (5804:5804:5804) (6040:6040:6040))
        (PORT d[12] (5889:5889:5889) (6014:6014:6014))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1943:1943:1943))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (PORT d[0] (2989:2989:2989) (2847:2847:2847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2065:2065:2065) (2018:2018:2018))
        (PORT datab (2167:2167:2167) (2179:2179:2179))
        (PORT datac (1937:1937:1937) (1943:1943:1943))
        (PORT datad (1697:1697:1697) (1544:1544:1544))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1509:1509:1509))
        (PORT datab (1254:1254:1254) (1161:1161:1161))
        (PORT datac (1936:1936:1936) (1943:1943:1943))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (3580:3580:3580))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3490:3490:3490))
        (PORT d[1] (3985:3985:3985) (3953:3953:3953))
        (PORT d[2] (4140:4140:4140) (4144:4144:4144))
        (PORT d[3] (3908:3908:3908) (3914:3914:3914))
        (PORT d[4] (4197:4197:4197) (4194:4194:4194))
        (PORT d[5] (3276:3276:3276) (3325:3325:3325))
        (PORT d[6] (4036:4036:4036) (3916:3916:3916))
        (PORT d[7] (3918:3918:3918) (3981:3981:3981))
        (PORT d[8] (2751:2751:2751) (2711:2711:2711))
        (PORT d[9] (3953:3953:3953) (3943:3943:3943))
        (PORT d[10] (3671:3671:3671) (3736:3736:3736))
        (PORT d[11] (2960:2960:2960) (2920:2920:2920))
        (PORT d[12] (3683:3683:3683) (3527:3527:3527))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (1952:1952:1952))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (PORT d[0] (2770:2770:2770) (2744:2744:2744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (4092:4092:4092))
        (PORT clk (2211:2211:2211) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5168:5168:5168) (5426:5426:5426))
        (PORT d[1] (5358:5358:5358) (5683:5683:5683))
        (PORT d[2] (4797:4797:4797) (5052:5052:5052))
        (PORT d[3] (5908:5908:5908) (6198:6198:6198))
        (PORT d[4] (7472:7472:7472) (7663:7663:7663))
        (PORT d[5] (7243:7243:7243) (7217:7217:7217))
        (PORT d[6] (5070:5070:5070) (5175:5175:5175))
        (PORT d[7] (5949:5949:5949) (5945:5945:5945))
        (PORT d[8] (7196:7196:7196) (7198:7198:7198))
        (PORT d[9] (6368:6368:6368) (6583:6583:6583))
        (PORT d[10] (6871:6871:6871) (6846:6846:6846))
        (PORT d[11] (6114:6114:6114) (6342:6342:6342))
        (PORT d[12] (5865:5865:5865) (5992:5992:5992))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1949:1949:1949))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (PORT d[0] (3464:3464:3464) (3335:3335:3335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3283:3283:3283))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3205:3205:3205))
        (PORT d[1] (3590:3590:3590) (3563:3563:3563))
        (PORT d[2] (3800:3800:3800) (3816:3816:3816))
        (PORT d[3] (4284:4284:4284) (4314:4314:4314))
        (PORT d[4] (3865:3865:3865) (3879:3879:3879))
        (PORT d[5] (2946:2946:2946) (3006:3006:3006))
        (PORT d[6] (3737:3737:3737) (3637:3637:3637))
        (PORT d[7] (4198:4198:4198) (4237:4237:4237))
        (PORT d[8] (3075:3075:3075) (3032:3032:3032))
        (PORT d[9] (3915:3915:3915) (3897:3897:3897))
        (PORT d[10] (3736:3736:3736) (3800:3800:3800))
        (PORT d[11] (2351:2351:2351) (2341:2341:2341))
        (PORT d[12] (3388:3388:3388) (3242:3242:3242))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2034:2034:2034))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT d[0] (2923:2923:2923) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4204:4204:4204) (4417:4417:4417))
        (PORT clk (2207:2207:2207) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (5161:5161:5161))
        (PORT d[1] (5034:5034:5034) (5361:5361:5361))
        (PORT d[2] (4448:4448:4448) (4720:4720:4720))
        (PORT d[3] (4865:4865:4865) (5179:5179:5179))
        (PORT d[4] (7088:7088:7088) (7288:7288:7288))
        (PORT d[5] (6888:6888:6888) (6868:6868:6868))
        (PORT d[6] (5101:5101:5101) (5213:5213:5213))
        (PORT d[7] (7972:7972:7972) (7847:7847:7847))
        (PORT d[8] (7308:7308:7308) (7338:7338:7338))
        (PORT d[9] (6026:6026:6026) (6249:6249:6249))
        (PORT d[10] (6176:6176:6176) (6171:6171:6171))
        (PORT d[11] (5824:5824:5824) (6068:6068:6068))
        (PORT d[12] (5508:5508:5508) (5646:5646:5646))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (1962:1962:1962))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (PORT d[0] (3966:3966:3966) (3942:3942:3942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1060:1060:1060))
        (PORT clk (2281:2281:2281) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (3735:3735:3735))
        (PORT d[1] (1691:1691:1691) (1655:1655:1655))
        (PORT d[2] (1086:1086:1086) (1083:1083:1083))
        (PORT d[3] (1681:1681:1681) (1634:1634:1634))
        (PORT d[4] (1388:1388:1388) (1379:1379:1379))
        (PORT d[5] (2322:2322:2322) (2259:2259:2259))
        (PORT d[6] (2645:2645:2645) (2598:2598:2598))
        (PORT d[7] (2586:2586:2586) (2511:2511:2511))
        (PORT d[8] (1053:1053:1053) (1021:1021:1021))
        (PORT d[9] (1105:1105:1105) (1110:1110:1110))
        (PORT d[10] (2697:2697:2697) (2630:2630:2630))
        (PORT d[11] (1305:1305:1305) (1283:1283:1283))
        (PORT d[12] (1335:1335:1335) (1317:1317:1317))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1665:1665:1665))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (PORT d[0] (2221:2221:2221) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4116:4116:4116) (4302:4302:4302))
        (PORT clk (2242:2242:2242) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6283:6283:6283) (6574:6574:6574))
        (PORT d[1] (5623:5623:5623) (5904:5904:5904))
        (PORT d[2] (5650:5650:5650) (5958:5958:5958))
        (PORT d[3] (6589:6589:6589) (6839:6839:6839))
        (PORT d[4] (7169:7169:7169) (7382:7382:7382))
        (PORT d[5] (7190:7190:7190) (7143:7143:7143))
        (PORT d[6] (6832:6832:6832) (6825:6825:6825))
        (PORT d[7] (6904:6904:6904) (6862:6862:6862))
        (PORT d[8] (5914:5914:5914) (5934:5934:5934))
        (PORT d[9] (5316:5316:5316) (5623:5623:5623))
        (PORT d[10] (7140:7140:7140) (7081:7081:7081))
        (PORT d[11] (5504:5504:5504) (5719:5719:5719))
        (PORT d[12] (5667:5667:5667) (5853:5853:5853))
        (PORT clk (2238:2238:2238) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1416:1416:1416))
        (PORT clk (2238:2238:2238) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2231:2231:2231))
        (PORT d[0] (2599:2599:2599) (2426:2426:2426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3043:3043:3043))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (2893:2893:2893))
        (PORT d[1] (3302:3302:3302) (3284:3284:3284))
        (PORT d[2] (3767:3767:3767) (3783:3783:3783))
        (PORT d[3] (3969:3969:3969) (3999:3999:3999))
        (PORT d[4] (3858:3858:3858) (3868:3868:3868))
        (PORT d[5] (3191:3191:3191) (3233:3233:3233))
        (PORT d[6] (3523:3523:3523) (3437:3437:3437))
        (PORT d[7] (3878:3878:3878) (3940:3940:3940))
        (PORT d[8] (3166:3166:3166) (3163:3163:3163))
        (PORT d[9] (3906:3906:3906) (3861:3861:3861))
        (PORT d[10] (3695:3695:3695) (3762:3762:3762))
        (PORT d[11] (2596:2596:2596) (2560:2560:2560))
        (PORT d[12] (3342:3342:3342) (3197:3197:3197))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2207:2207:2207))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (3298:3298:3298) (3147:3147:3147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4515:4515:4515) (4711:4711:4711))
        (PORT clk (2205:2205:2205) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4853:4853:4853) (5123:5123:5123))
        (PORT d[1] (4718:4718:4718) (5056:5056:5056))
        (PORT d[2] (5978:5978:5978) (6275:6275:6275))
        (PORT d[3] (5498:5498:5498) (5791:5791:5791))
        (PORT d[4] (6801:6801:6801) (7017:7017:7017))
        (PORT d[5] (6886:6886:6886) (6866:6866:6866))
        (PORT d[6] (5388:5388:5388) (5483:5483:5483))
        (PORT d[7] (7619:7619:7619) (7507:7507:7507))
        (PORT d[8] (7282:7282:7282) (7313:7313:7313))
        (PORT d[9] (5713:5713:5713) (5949:5949:5949))
        (PORT d[10] (9362:9362:9362) (9261:9261:9261))
        (PORT d[11] (5477:5477:5477) (5727:5727:5727))
        (PORT d[12] (5500:5500:5500) (5637:5637:5637))
        (PORT clk (2201:2201:2201) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2106:2106:2106))
        (PORT clk (2201:2201:2201) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (PORT d[0] (4330:4330:4330) (3993:3993:3993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2329:2329:2329) (2319:2319:2319))
        (PORT datab (750:750:750) (704:704:704))
        (PORT datac (1927:1927:1927) (1933:1933:1933))
        (PORT datad (1771:1771:1771) (1760:1760:1760))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1567:1567:1567))
        (PORT datab (2164:2164:2164) (2176:2176:2176))
        (PORT datac (1762:1762:1762) (1752:1752:1752))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1364:1364:1364) (1378:1378:1378))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1525:1525:1525))
        (PORT datab (1525:1525:1525) (1470:1470:1470))
        (PORT datac (206:206:206) (233:233:233))
        (PORT datad (619:619:619) (575:575:575))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1935:1935:1935) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1065:1065:1065))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (1028:1028:1028) (1022:1022:1022))
        (PORT datad (366:366:366) (352:352:352))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1068:1068:1068))
        (PORT datab (1238:1238:1238) (1146:1146:1146))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (370:370:370) (356:356:356))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1303:1303:1303))
        (PORT datab (813:813:813) (796:796:796))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1226:1226:1226) (1167:1167:1167))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1118:1118:1118))
        (PORT datab (1256:1256:1256) (1203:1203:1203))
        (PORT datac (955:955:955) (933:933:933))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (989:989:989))
        (PORT datad (209:209:209) (227:227:227))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (890:890:890) (840:840:840))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1922:1922:1922) (1855:1855:1855))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2395:2395:2395))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2305:2305:2305))
        (PORT d[1] (2339:2339:2339) (2314:2314:2314))
        (PORT d[2] (3722:3722:3722) (3698:3698:3698))
        (PORT d[3] (3061:3061:3061) (3040:3040:3040))
        (PORT d[4] (3454:3454:3454) (3464:3464:3464))
        (PORT d[5] (2917:2917:2917) (2978:2978:2978))
        (PORT d[6] (3057:3057:3057) (3032:3032:3032))
        (PORT d[7] (3980:3980:3980) (3937:3937:3937))
        (PORT d[8] (3973:3973:3973) (3865:3865:3865))
        (PORT d[9] (3627:3627:3627) (3595:3595:3595))
        (PORT d[10] (4061:4061:4061) (4121:4121:4121))
        (PORT d[11] (3868:3868:3868) (3923:3923:3923))
        (PORT d[12] (3534:3534:3534) (3574:3574:3574))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2095:2095:2095))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT d[0] (3189:3189:3189) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4916:4916:4916) (5206:5206:5206))
        (PORT clk (2200:2200:2200) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5671:5671:5671) (6039:6039:6039))
        (PORT d[1] (4469:4469:4469) (4710:4710:4710))
        (PORT d[2] (5411:5411:5411) (5645:5645:5645))
        (PORT d[3] (4880:4880:4880) (5165:5165:5165))
        (PORT d[4] (5988:5988:5988) (6146:6146:6146))
        (PORT d[5] (7988:7988:7988) (7911:7911:7911))
        (PORT d[6] (7877:7877:7877) (7792:7792:7792))
        (PORT d[7] (7464:7464:7464) (7414:7414:7414))
        (PORT d[8] (8398:8398:8398) (8240:8240:8240))
        (PORT d[9] (5187:5187:5187) (5466:5466:5466))
        (PORT d[10] (8052:8052:8052) (7971:7971:7971))
        (PORT d[11] (5477:5477:5477) (5743:5743:5743))
        (PORT d[12] (5173:5173:5173) (5447:5447:5447))
        (PORT clk (2196:2196:2196) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2073:2073:2073))
        (PORT clk (2196:2196:2196) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2191:2191:2191))
        (PORT d[0] (5552:5552:5552) (5350:5350:5350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1811:1811:1811))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3063:3063:3063))
        (PORT d[1] (3012:3012:3012) (3022:3022:3022))
        (PORT d[2] (3904:3904:3904) (3957:3957:3957))
        (PORT d[3] (3362:3362:3362) (3217:3217:3217))
        (PORT d[4] (3724:3724:3724) (3709:3709:3709))
        (PORT d[5] (2861:2861:2861) (2737:2737:2737))
        (PORT d[6] (2255:2255:2255) (2207:2207:2207))
        (PORT d[7] (2073:2073:2073) (2037:2037:2037))
        (PORT d[8] (2733:2733:2733) (2664:2664:2664))
        (PORT d[9] (2361:2361:2361) (2324:2324:2324))
        (PORT d[10] (2425:2425:2425) (2401:2401:2401))
        (PORT d[11] (2531:2531:2531) (2448:2448:2448))
        (PORT d[12] (2753:2753:2753) (2704:2704:2704))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1758:1758:1758))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT d[0] (3194:3194:3194) (3135:3135:3135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5852:5852:5852) (6116:6116:6116))
        (PORT clk (2195:2195:2195) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5208:5208:5208) (5507:5507:5507))
        (PORT d[1] (4309:4309:4309) (4613:4613:4613))
        (PORT d[2] (4965:4965:4965) (5274:5274:5274))
        (PORT d[3] (5161:5161:5161) (5460:5460:5460))
        (PORT d[4] (6656:6656:6656) (6845:6845:6845))
        (PORT d[5] (7163:7163:7163) (7103:7103:7103))
        (PORT d[6] (6765:6765:6765) (6739:6739:6739))
        (PORT d[7] (6865:6865:6865) (6811:6811:6811))
        (PORT d[8] (7008:7008:7008) (7002:7002:7002))
        (PORT d[9] (4934:4934:4934) (5225:5225:5225))
        (PORT d[10] (7271:7271:7271) (7170:7170:7170))
        (PORT d[11] (6015:6015:6015) (6338:6338:6338))
        (PORT d[12] (4303:4303:4303) (4520:4520:4520))
        (PORT clk (2191:2191:2191) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1811:1811:1811))
        (PORT clk (2191:2191:2191) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2186:2186:2186))
        (PORT d[0] (3272:3272:3272) (3092:3092:3092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1804:1804:1804))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3173:3173:3173))
        (PORT d[1] (2650:2650:2650) (2654:2654:2654))
        (PORT d[2] (3884:3884:3884) (3938:3938:3938))
        (PORT d[3] (3181:3181:3181) (3056:3056:3056))
        (PORT d[4] (3792:3792:3792) (3803:3803:3803))
        (PORT d[5] (1737:1737:1737) (1722:1722:1722))
        (PORT d[6] (1939:1939:1939) (1899:1899:1899))
        (PORT d[7] (1707:1707:1707) (1687:1687:1687))
        (PORT d[8] (2131:2131:2131) (2080:2080:2080))
        (PORT d[9] (2011:2011:2011) (1983:1983:1983))
        (PORT d[10] (2121:2121:2121) (2110:2110:2110))
        (PORT d[11] (2618:2618:2618) (2531:2531:2531))
        (PORT d[12] (2080:2080:2080) (2054:2054:2054))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2014:2014:2014))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (PORT d[0] (2194:2194:2194) (2146:2146:2146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3983:3983:3983) (4199:4199:4199))
        (PORT clk (2217:2217:2217) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5303:5303:5303) (5628:5628:5628))
        (PORT d[1] (4552:4552:4552) (4856:4856:4856))
        (PORT d[2] (4974:4974:4974) (5270:5270:5270))
        (PORT d[3] (5535:5535:5535) (5815:5815:5815))
        (PORT d[4] (6528:6528:6528) (6763:6763:6763))
        (PORT d[5] (6827:6827:6827) (6782:6782:6782))
        (PORT d[6] (6445:6445:6445) (6435:6435:6435))
        (PORT d[7] (6796:6796:6796) (6744:6744:6744))
        (PORT d[8] (6644:6644:6644) (6653:6653:6653))
        (PORT d[9] (5475:5475:5475) (5709:5709:5709))
        (PORT d[10] (6997:6997:6997) (6914:6914:6914))
        (PORT d[11] (6316:6316:6316) (6630:6630:6630))
        (PORT d[12] (4964:4964:4964) (5163:5163:5163))
        (PORT clk (2213:2213:2213) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (1780:1780:1780))
        (PORT clk (2213:2213:2213) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT d[0] (3725:3725:3725) (3468:3468:3468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1689:1689:1689))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3788:3788:3788) (3730:3730:3730))
        (PORT d[1] (4002:4002:4002) (3960:3960:3960))
        (PORT d[2] (4141:4141:4141) (4145:4145:4145))
        (PORT d[3] (3914:3914:3914) (3915:3915:3915))
        (PORT d[4] (4197:4197:4197) (4195:4195:4195))
        (PORT d[5] (3233:3233:3233) (3283:3283:3283))
        (PORT d[6] (4037:4037:4037) (3917:3917:3917))
        (PORT d[7] (3918:3918:3918) (3982:3982:3982))
        (PORT d[8] (2467:2467:2467) (2452:2452:2452))
        (PORT d[9] (3936:3936:3936) (3921:3921:3921))
        (PORT d[10] (3731:3731:3731) (3805:3805:3805))
        (PORT d[11] (2968:2968:2968) (2929:2929:2929))
        (PORT d[12] (3905:3905:3905) (3718:3718:3718))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1925:1925:1925))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (PORT d[0] (2853:2853:2853) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3997:3997:3997) (4210:4210:4210))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4921:4921:4921) (5207:5207:5207))
        (PORT d[1] (5366:5366:5366) (5682:5682:5682))
        (PORT d[2] (4160:4160:4160) (4408:4408:4408))
        (PORT d[3] (5913:5913:5913) (6199:6199:6199))
        (PORT d[4] (7479:7479:7479) (7672:7672:7672))
        (PORT d[5] (7219:7219:7219) (7188:7188:7188))
        (PORT d[6] (5349:5349:5349) (5441:5441:5441))
        (PORT d[7] (6228:6228:6228) (6212:6212:6212))
        (PORT d[8] (7173:7173:7173) (7172:7172:7172))
        (PORT d[9] (6654:6654:6654) (6853:6853:6853))
        (PORT d[10] (7203:7203:7203) (7174:7174:7174))
        (PORT d[11] (6145:6145:6145) (6373:6373:6373))
        (PORT d[12] (5866:5866:5866) (5992:5992:5992))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1929:1929:1929))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (PORT d[0] (3316:3316:3316) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1463:1463:1463))
        (PORT datab (2161:2161:2161) (2172:2172:2172))
        (PORT datac (1931:1931:1931) (1937:1937:1937))
        (PORT datad (1669:1669:1669) (1517:1517:1517))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1928:1928:1928) (1849:1849:1849))
        (PORT datab (1974:1974:1974) (1976:1976:1976))
        (PORT datac (1369:1369:1369) (1340:1340:1340))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1588:1588:1588))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1571:1571:1571))
        (PORT d[1] (2036:2036:2036) (2034:2034:2034))
        (PORT d[2] (3428:3428:3428) (3424:3424:3424))
        (PORT d[3] (3353:3353:3353) (3289:3289:3289))
        (PORT d[4] (3099:3099:3099) (3095:3095:3095))
        (PORT d[5] (2689:2689:2689) (2770:2770:2770))
        (PORT d[6] (2708:2708:2708) (2685:2685:2685))
        (PORT d[7] (1945:1945:1945) (1886:1886:1886))
        (PORT d[8] (3042:3042:3042) (3007:3007:3007))
        (PORT d[9] (2581:2581:2581) (2503:2503:2503))
        (PORT d[10] (3098:3098:3098) (3040:3040:3040))
        (PORT d[11] (2223:2223:2223) (2165:2165:2165))
        (PORT d[12] (1726:1726:1726) (1703:1703:1703))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2012:2012:2012))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (PORT d[0] (2659:2659:2659) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5197:5197:5197) (5490:5490:5490))
        (PORT clk (2218:2218:2218) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5288:5288:5288) (5590:5590:5590))
        (PORT d[1] (4980:4980:4980) (5283:5283:5283))
        (PORT d[2] (6276:6276:6276) (6555:6555:6555))
        (PORT d[3] (5855:5855:5855) (6111:6111:6111))
        (PORT d[4] (7476:7476:7476) (7674:7674:7674))
        (PORT d[5] (7486:7486:7486) (7453:7453:7453))
        (PORT d[6] (7268:7268:7268) (7176:7176:7176))
        (PORT d[7] (9011:9011:9011) (8918:8918:8918))
        (PORT d[8] (7351:7351:7351) (7282:7282:7282))
        (PORT d[9] (5353:5353:5353) (5554:5554:5554))
        (PORT d[10] (7611:7611:7611) (7488:7488:7488))
        (PORT d[11] (5694:5694:5694) (6007:6007:6007))
        (PORT d[12] (4530:4530:4530) (4807:4807:4807))
        (PORT clk (2214:2214:2214) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1865:1865:1865))
        (PORT clk (2214:2214:2214) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2208:2208:2208))
        (PORT d[0] (2481:2481:2481) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2117:2117:2117))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3514:3514:3514) (3485:3485:3485))
        (PORT d[1] (1482:1482:1482) (1474:1474:1474))
        (PORT d[2] (2028:2028:2028) (1988:1988:1988))
        (PORT d[3] (1736:1736:1736) (1686:1686:1686))
        (PORT d[4] (1798:1798:1798) (1776:1776:1776))
        (PORT d[5] (1718:1718:1718) (1695:1695:1695))
        (PORT d[6] (2606:2606:2606) (2554:2554:2554))
        (PORT d[7] (1654:1654:1654) (1621:1621:1621))
        (PORT d[8] (1772:1772:1772) (1726:1726:1726))
        (PORT d[9] (2036:2036:2036) (2020:2020:2020))
        (PORT d[10] (1754:1754:1754) (1754:1754:1754))
        (PORT d[11] (2856:2856:2856) (2800:2800:2800))
        (PORT d[12] (2024:2024:2024) (1996:1996:1996))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (1947:1947:1947))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT d[0] (3076:3076:3076) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5222:5222:5222) (5513:5513:5513))
        (PORT clk (2224:2224:2224) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5619:5619:5619) (5930:5930:5930))
        (PORT d[1] (4641:4641:4641) (4952:4952:4952))
        (PORT d[2] (4941:4941:4941) (5251:5251:5251))
        (PORT d[3] (6205:6205:6205) (6467:6467:6467))
        (PORT d[4] (6512:6512:6512) (6748:6748:6748))
        (PORT d[5] (6527:6527:6527) (6484:6484:6484))
        (PORT d[6] (5863:5863:5863) (5882:5882:5882))
        (PORT d[7] (6224:6224:6224) (6194:6194:6194))
        (PORT d[8] (6340:6340:6340) (6357:6357:6357))
        (PORT d[9] (5831:5831:5831) (6061:6061:6061))
        (PORT d[10] (9084:9084:9084) (9018:9018:9018))
        (PORT d[11] (6606:6606:6606) (6906:6906:6906))
        (PORT d[12] (5015:5015:5015) (5215:5215:5215))
        (PORT clk (2220:2220:2220) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1755:1755:1755))
        (PORT clk (2220:2220:2220) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2214:2214:2214))
        (PORT d[0] (4165:4165:4165) (4212:4212:4212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3024:3024:3024))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2351:2351:2351))
        (PORT d[1] (2395:2395:2395) (2387:2387:2387))
        (PORT d[2] (3739:3739:3739) (3709:3709:3709))
        (PORT d[3] (3683:3683:3683) (3643:3643:3643))
        (PORT d[4] (3918:3918:3918) (3932:3932:3932))
        (PORT d[5] (2765:2765:2765) (2785:2785:2785))
        (PORT d[6] (3100:3100:3100) (3079:3079:3079))
        (PORT d[7] (3354:3354:3354) (3324:3324:3324))
        (PORT d[8] (3625:3625:3625) (3531:3531:3531))
        (PORT d[9] (3584:3584:3584) (3552:3552:3552))
        (PORT d[10] (4010:4010:4010) (4068:4068:4068))
        (PORT d[11] (3545:3545:3545) (3584:3584:3584))
        (PORT d[12] (4205:4205:4205) (4200:4200:4200))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2204:2204:2204))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (2553:2553:2553) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4592:4592:4592) (4888:4888:4888))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5747:5747:5747) (6116:6116:6116))
        (PORT d[1] (4813:4813:4813) (5048:5048:5048))
        (PORT d[2] (5490:5490:5490) (5742:5742:5742))
        (PORT d[3] (4915:4915:4915) (5218:5218:5218))
        (PORT d[4] (6010:6010:6010) (6158:6158:6158))
        (PORT d[5] (8374:8374:8374) (8290:8290:8290))
        (PORT d[6] (8240:8240:8240) (8149:8149:8149))
        (PORT d[7] (7820:7820:7820) (7767:7767:7767))
        (PORT d[8] (8743:8743:8743) (8579:8579:8579))
        (PORT d[9] (5540:5540:5540) (5818:5818:5818))
        (PORT d[10] (8403:8403:8403) (8317:8317:8317))
        (PORT d[11] (5806:5806:5806) (6060:6060:6060))
        (PORT d[12] (5523:5523:5523) (5798:5798:5798))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2102:2102:2102))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (PORT d[0] (3881:3881:3881) (3727:3727:3727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1894:1894:1894))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (2979:2979:2979))
        (PORT d[1] (2054:2054:2054) (2049:2049:2049))
        (PORT d[2] (3368:3368:3368) (3344:3344:3344))
        (PORT d[3] (3295:3295:3295) (3239:3239:3239))
        (PORT d[4] (3057:3057:3057) (3039:3039:3039))
        (PORT d[5] (2638:2638:2638) (2722:2722:2722))
        (PORT d[6] (1281:1281:1281) (1256:1256:1256))
        (PORT d[7] (1681:1681:1681) (1652:1652:1652))
        (PORT d[8] (3327:3327:3327) (3275:3275:3275))
        (PORT d[9] (1858:1858:1858) (1790:1790:1790))
        (PORT d[10] (3065:3065:3065) (3007:3007:3007))
        (PORT d[11] (1914:1914:1914) (1875:1875:1875))
        (PORT d[12] (1955:1955:1955) (1914:1914:1914))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (1811:1811:1811))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT d[0] (3198:3198:3198) (2999:2999:2999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5211:5211:5211) (5508:5508:5508))
        (PORT clk (2219:2219:2219) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5314:5314:5314) (5616:5616:5616))
        (PORT d[1] (4983:4983:4983) (5289:5289:5289))
        (PORT d[2] (6309:6309:6309) (6587:6587:6587))
        (PORT d[3] (5836:5836:5836) (6092:6092:6092))
        (PORT d[4] (6463:6463:6463) (6680:6680:6680))
        (PORT d[5] (7494:7494:7494) (7462:7462:7462))
        (PORT d[6] (7302:7302:7302) (7210:7210:7210))
        (PORT d[7] (9028:9028:9028) (8937:8937:8937))
        (PORT d[8] (8003:8003:8003) (7893:7893:7893))
        (PORT d[9] (5360:5360:5360) (5562:5562:5562))
        (PORT d[10] (7651:7651:7651) (7528:7528:7528))
        (PORT d[11] (5664:5664:5664) (5975:5975:5975))
        (PORT d[12] (4832:4832:4832) (5094:5094:5094))
        (PORT clk (2215:2215:2215) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (1849:1849:1849))
        (PORT clk (2215:2215:2215) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2210:2210:2210))
        (PORT d[0] (5264:5264:5264) (4888:4888:4888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (823:823:823))
        (PORT datab (1033:1033:1033) (1033:1033:1033))
        (PORT datac (1418:1418:1418) (1292:1292:1292))
        (PORT datad (979:979:979) (928:928:928))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1494:1494:1494))
        (PORT datab (2165:2165:2165) (2177:2177:2177))
        (PORT datac (1296:1296:1296) (1221:1221:1221))
        (PORT datad (1344:1344:1344) (1200:1200:1200))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1364:1364:1364) (1378:1378:1378))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1527:1527:1527))
        (PORT datab (1523:1523:1523) (1467:1467:1467))
        (PORT datac (866:866:866) (814:814:814))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1935:1935:1935) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1385:1385:1385))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (665:665:665) (641:641:641))
        (PORT datad (1580:1580:1580) (1537:1537:1537))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (1612:1612:1612) (1575:1575:1575))
        (PORT datac (1301:1301:1301) (1285:1285:1285))
        (PORT datad (686:686:686) (657:657:657))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (431:431:431) (407:407:407))
        (PORT datac (1300:1300:1300) (1284:1284:1284))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1305:1305:1305))
        (PORT datab (1050:1050:1050) (1021:1021:1021))
        (PORT datac (1033:1033:1033) (1004:1004:1004))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1047:1047:1047))
        (PORT datab (1061:1061:1061) (1028:1028:1028))
        (PORT datac (1035:1035:1035) (1007:1007:1007))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (988:988:988) (952:952:952))
        (PORT datac (662:662:662) (638:638:638))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1922:1922:1922) (1855:1855:1855))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (2901:2901:2901))
        (PORT clk (2197:2197:2197) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3840:3840:3840))
        (PORT d[1] (3204:3204:3204) (3236:3236:3236))
        (PORT d[2] (4096:4096:4096) (4099:4099:4099))
        (PORT d[3] (3437:3437:3437) (3424:3424:3424))
        (PORT d[4] (3596:3596:3596) (3627:3627:3627))
        (PORT d[5] (3244:3244:3244) (3290:3290:3290))
        (PORT d[6] (4039:4039:4039) (3903:3903:3903))
        (PORT d[7] (3039:3039:3039) (3023:3023:3023))
        (PORT d[8] (2796:2796:2796) (2769:2769:2769))
        (PORT d[9] (3171:3171:3171) (3097:3097:3097))
        (PORT d[10] (3284:3284:3284) (3306:3306:3306))
        (PORT d[11] (3484:3484:3484) (3508:3508:3508))
        (PORT d[12] (3071:3071:3071) (3064:3064:3064))
        (PORT clk (2194:2194:2194) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2254:2254:2254))
        (PORT clk (2194:2194:2194) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (PORT d[0] (3015:3015:3015) (2977:2977:2977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4480:4480:4480))
        (PORT clk (2158:2158:2158) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3707:3707:3707))
        (PORT d[1] (7002:7002:7002) (7262:7262:7262))
        (PORT d[2] (3721:3721:3721) (3965:3965:3965))
        (PORT d[3] (3698:3698:3698) (3915:3915:3915))
        (PORT d[4] (9185:9185:9185) (9329:9329:9329))
        (PORT d[5] (6050:6050:6050) (6064:6064:6064))
        (PORT d[6] (3327:3327:3327) (3535:3535:3535))
        (PORT d[7] (4460:4460:4460) (4532:4532:4532))
        (PORT d[8] (8830:8830:8830) (8774:8774:8774))
        (PORT d[9] (5333:5333:5333) (5530:5530:5530))
        (PORT d[10] (8551:8551:8551) (8477:8477:8477))
        (PORT d[11] (4460:4460:4460) (4689:4689:4689))
        (PORT d[12] (3563:3563:3563) (3742:3742:3742))
        (PORT clk (2154:2154:2154) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2129:2129:2129))
        (PORT clk (2154:2154:2154) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2146:2146:2146))
        (PORT d[0] (3859:3859:3859) (3772:3772:3772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1333:1333:1333))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (4088:4088:4088))
        (PORT d[1] (2866:2866:2866) (2922:2922:2922))
        (PORT d[2] (3728:3728:3728) (3712:3712:3712))
        (PORT d[3] (2443:2443:2443) (2405:2405:2405))
        (PORT d[4] (1717:1717:1717) (1689:1689:1689))
        (PORT d[5] (3514:3514:3514) (3517:3517:3517))
        (PORT d[6] (2250:2250:2250) (2184:2184:2184))
        (PORT d[7] (2977:2977:2977) (2947:2947:2947))
        (PORT d[8] (2295:2295:2295) (2204:2204:2204))
        (PORT d[9] (1416:1416:1416) (1410:1410:1410))
        (PORT d[10] (2726:2726:2726) (2668:2668:2668))
        (PORT d[11] (3210:3210:3210) (3145:3145:3145))
        (PORT d[12] (2021:2021:2021) (1991:1991:1991))
        (PORT clk (2255:2255:2255) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2167:2167:2167))
        (PORT clk (2255:2255:2255) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT d[0] (2715:2715:2715) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (4183:4183:4183))
        (PORT clk (2219:2219:2219) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6924:6924:6924) (7190:7190:7190))
        (PORT d[1] (4198:4198:4198) (4437:4437:4437))
        (PORT d[2] (4050:4050:4050) (4251:4251:4251))
        (PORT d[3] (7537:7537:7537) (7763:7763:7763))
        (PORT d[4] (7208:7208:7208) (7445:7445:7445))
        (PORT d[5] (8192:8192:8192) (8119:8119:8119))
        (PORT d[6] (7496:7496:7496) (7472:7472:7472))
        (PORT d[7] (5593:5593:5593) (5621:5621:5621))
        (PORT d[8] (4985:4985:4985) (5048:5048:5048))
        (PORT d[9] (4493:4493:4493) (4765:4765:4765))
        (PORT d[10] (8126:8126:8126) (8041:8041:8041))
        (PORT d[11] (4901:4901:4901) (5142:5142:5142))
        (PORT d[12] (5044:5044:5044) (5091:5091:5091))
        (PORT clk (2215:2215:2215) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1681:1681:1681))
        (PORT clk (2215:2215:2215) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (PORT d[0] (2378:2378:2378) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2489:2489:2489))
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3525:3525:3525))
        (PORT d[1] (3779:3779:3779) (3794:3794:3794))
        (PORT d[2] (3109:3109:3109) (3120:3120:3120))
        (PORT d[3] (4092:4092:4092) (4051:4051:4051))
        (PORT d[4] (3851:3851:3851) (3855:3855:3855))
        (PORT d[5] (3154:3154:3154) (3169:3169:3169))
        (PORT d[6] (3124:3124:3124) (3021:3021:3021))
        (PORT d[7] (3339:3339:3339) (3310:3310:3310))
        (PORT d[8] (2789:2789:2789) (2766:2766:2766))
        (PORT d[9] (3926:3926:3926) (3842:3842:3842))
        (PORT d[10] (3351:3351:3351) (3400:3400:3400))
        (PORT d[11] (3511:3511:3511) (3565:3565:3565))
        (PORT d[12] (3807:3807:3807) (3794:3794:3794))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2154:2154:2154))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (PORT d[0] (2856:2856:2856) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4226:4226:4226) (4520:4520:4520))
        (PORT clk (2216:2216:2216) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5599:5599:5599) (5868:5868:5868))
        (PORT d[1] (6054:6054:6054) (6357:6357:6357))
        (PORT d[2] (4140:4140:4140) (4395:4395:4395))
        (PORT d[3] (4105:4105:4105) (4336:4336:4336))
        (PORT d[4] (8163:8163:8163) (8342:8342:8342))
        (PORT d[5] (7926:7926:7926) (7884:7884:7884))
        (PORT d[6] (5740:5740:5740) (5823:5823:5823))
        (PORT d[7] (7191:7191:7191) (7139:7139:7139))
        (PORT d[8] (7853:7853:7853) (7839:7839:7839))
        (PORT d[9] (7322:7322:7322) (7481:7481:7481))
        (PORT d[10] (7532:7532:7532) (7489:7489:7489))
        (PORT d[11] (5356:5356:5356) (5686:5686:5686))
        (PORT d[12] (6544:6544:6544) (6656:6656:6656))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1708:1708:1708))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (PORT d[0] (4843:4843:4843) (4485:4485:4485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1801:1801:1801) (1720:1720:1720))
        (PORT datab (1993:1993:1993) (1969:1969:1969))
        (PORT datac (720:720:720) (680:680:680))
        (PORT datad (1355:1355:1355) (1205:1205:1205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (1974:1974:1974))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4230:4230:4230))
        (PORT d[1] (3488:3488:3488) (3510:3510:3510))
        (PORT d[2] (3062:3062:3062) (3033:3033:3033))
        (PORT d[3] (3794:3794:3794) (3752:3752:3752))
        (PORT d[4] (3528:3528:3528) (3557:3557:3557))
        (PORT d[5] (3097:3097:3097) (3109:3109:3109))
        (PORT d[6] (3702:3702:3702) (3558:3558:3558))
        (PORT d[7] (3458:3458:3458) (3506:3506:3506))
        (PORT d[8] (3058:3058:3058) (3017:3017:3017))
        (PORT d[9] (3868:3868:3868) (3779:3779:3779))
        (PORT d[10] (3368:3368:3368) (3413:3413:3413))
        (PORT d[11] (3538:3538:3538) (3583:3583:3583))
        (PORT d[12] (3535:3535:3535) (3531:3531:3531))
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2046:2046:2046))
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (PORT d[0] (2962:2962:2962) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4776:4776:4776))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6198:6198:6198) (6437:6437:6437))
        (PORT d[1] (6363:6363:6363) (6653:6653:6653))
        (PORT d[2] (4024:4024:4024) (4261:4261:4261))
        (PORT d[3] (3675:3675:3675) (3883:3883:3883))
        (PORT d[4] (8522:8522:8522) (8690:8690:8690))
        (PORT d[5] (5052:5052:5052) (5104:5104:5104))
        (PORT d[6] (4434:4434:4434) (4575:4575:4575))
        (PORT d[7] (7215:7215:7215) (7172:7172:7172))
        (PORT d[8] (8171:8171:8171) (8142:8142:8142))
        (PORT d[9] (7672:7672:7672) (7821:7821:7821))
        (PORT d[10] (7881:7881:7881) (7823:7823:7823))
        (PORT d[11] (5702:5702:5702) (6026:6026:6026))
        (PORT d[12] (6874:6874:6874) (6974:6974:6974))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2058:2058:2058))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (PORT d[0] (3737:3737:3737) (3755:3755:3755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1701:1701:1701))
        (PORT datab (1994:1994:1994) (1970:1970:1970))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1426:1426:1426) (1396:1396:1396))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1070:1070:1070))
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3347:3347:3347))
        (PORT d[1] (3229:3229:3229) (3276:3276:3276))
        (PORT d[2] (2905:2905:2905) (2825:2825:2825))
        (PORT d[3] (1802:1802:1802) (1775:1775:1775))
        (PORT d[4] (1417:1417:1417) (1405:1405:1405))
        (PORT d[5] (3859:3859:3859) (3843:3843:3843))
        (PORT d[6] (2282:2282:2282) (2222:2222:2222))
        (PORT d[7] (3007:3007:3007) (2987:2987:2987))
        (PORT d[8] (1956:1956:1956) (1877:1877:1877))
        (PORT d[9] (1715:1715:1715) (1701:1701:1701))
        (PORT d[10] (2395:2395:2395) (2346:2346:2346))
        (PORT d[11] (3556:3556:3556) (3483:3483:3483))
        (PORT d[12] (1694:1694:1694) (1674:1674:1674))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1497:1497:1497))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (PORT d[0] (2445:2445:2445) (2327:2327:2327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4513:4513:4513))
        (PORT clk (2233:2233:2233) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6597:6597:6597) (6871:6871:6871))
        (PORT d[1] (3911:3911:3911) (4197:4197:4197))
        (PORT d[2] (6304:6304:6304) (6587:6587:6587))
        (PORT d[3] (7217:7217:7217) (7459:7459:7459))
        (PORT d[4] (6840:6840:6840) (7092:7092:7092))
        (PORT d[5] (7859:7859:7859) (7788:7788:7788))
        (PORT d[6] (7155:7155:7155) (7143:7143:7143))
        (PORT d[7] (5282:5282:5282) (5322:5322:5322))
        (PORT d[8] (5633:5633:5633) (5670:5670:5670))
        (PORT d[9] (4811:4811:4811) (5069:5069:5069))
        (PORT d[10] (7809:7809:7809) (7734:7734:7734))
        (PORT d[11] (4900:4900:4900) (5192:5192:5192))
        (PORT d[12] (6351:6351:6351) (6524:6524:6524))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1695:1695:1695))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (PORT d[0] (3344:3344:3344) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2444:2444:2444))
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (3880:3880:3880))
        (PORT d[1] (3205:3205:3205) (3236:3236:3236))
        (PORT d[2] (3564:3564:3564) (3609:3609:3609))
        (PORT d[3] (3508:3508:3508) (3493:3493:3493))
        (PORT d[4] (3595:3595:3595) (3630:3630:3630))
        (PORT d[5] (3237:3237:3237) (3282:3282:3282))
        (PORT d[6] (3797:3797:3797) (3674:3674:3674))
        (PORT d[7] (3201:3201:3201) (3258:3258:3258))
        (PORT d[8] (2474:2474:2474) (2473:2473:2473))
        (PORT d[9] (2885:2885:2885) (2823:2823:2823))
        (PORT d[10] (3312:3312:3312) (3340:3340:3340))
        (PORT d[11] (3419:3419:3419) (3435:3435:3435))
        (PORT d[12] (3108:3108:3108) (3099:3099:3099))
        (PORT clk (2185:2185:2185) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2361:2361:2361))
        (PORT clk (2185:2185:2185) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (PORT d[0] (2860:2860:2860) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (4465:4465:4465))
        (PORT clk (2149:2149:2149) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3730:3730:3730))
        (PORT d[1] (7031:7031:7031) (7294:7294:7294))
        (PORT d[2] (3708:3708:3708) (3932:3932:3932))
        (PORT d[3] (3749:3749:3749) (3965:3965:3965))
        (PORT d[4] (9172:9172:9172) (9315:9315:9315))
        (PORT d[5] (6055:6055:6055) (6070:6070:6070))
        (PORT d[6] (3620:3620:3620) (3805:3805:3805))
        (PORT d[7] (4728:4728:4728) (4778:4778:4778))
        (PORT d[8] (8802:8802:8802) (8750:8750:8750))
        (PORT d[9] (5657:5657:5657) (5833:5833:5833))
        (PORT d[10] (8551:8551:8551) (8479:8479:8479))
        (PORT d[11] (4682:4682:4682) (4900:4900:4900))
        (PORT d[12] (4082:4082:4082) (4205:4205:4205))
        (PORT clk (2145:2145:2145) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2102:2102:2102))
        (PORT clk (2145:2145:2145) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2138:2138:2138))
        (PORT d[0] (5104:5104:5104) (4971:4971:4971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2415:2415:2415))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3489:3489:3489))
        (PORT d[1] (3793:3793:3793) (3800:3800:3800))
        (PORT d[2] (3350:3350:3350) (3315:3315:3315))
        (PORT d[3] (4112:4112:4112) (4069:4069:4069))
        (PORT d[4] (3853:3853:3853) (3868:3868:3868))
        (PORT d[5] (3153:3153:3153) (3168:3168:3168))
        (PORT d[6] (3084:3084:3084) (2982:2982:2982))
        (PORT d[7] (3510:3510:3510) (3554:3554:3554))
        (PORT d[8] (2742:2742:2742) (2717:2717:2717))
        (PORT d[9] (3894:3894:3894) (3806:3806:3806))
        (PORT d[10] (3376:3376:3376) (3423:3423:3423))
        (PORT d[11] (4102:4102:4102) (4127:4127:4127))
        (PORT d[12] (3815:3815:3815) (3798:3798:3798))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2046:2046:2046))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (PORT d[0] (2928:2928:2928) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4493:4493:4493) (4759:4759:4759))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5585:5585:5585) (5842:5842:5842))
        (PORT d[1] (6062:6062:6062) (6365:6365:6365))
        (PORT d[2] (4406:4406:4406) (4640:4640:4640))
        (PORT d[3] (4106:4106:4106) (4337:4337:4337))
        (PORT d[4] (8171:8171:8171) (8349:8349:8349))
        (PORT d[5] (8232:8232:8232) (8170:8170:8170))
        (PORT d[6] (5743:5743:5743) (5828:5828:5828))
        (PORT d[7] (6885:6885:6885) (6851:6851:6851))
        (PORT d[8] (7886:7886:7886) (7872:7872:7872))
        (PORT d[9] (7674:7674:7674) (7821:7821:7821))
        (PORT d[10] (7539:7539:7539) (7498:7498:7498))
        (PORT d[11] (5357:5357:5357) (5687:5687:5687))
        (PORT d[12] (6826:6826:6826) (6926:6926:6926))
        (PORT clk (2208:2208:2208) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1596:1596:1596))
        (PORT clk (2208:2208:2208) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (PORT d[0] (3401:3401:3401) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2107:2107:2107) (2025:2025:2025))
        (PORT datab (1813:1813:1813) (1823:1823:1823))
        (PORT datac (1876:1876:1876) (1812:1812:1812))
        (PORT datad (1327:1327:1327) (1292:1292:1292))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1612:1612:1612))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (3820:3820:3820))
        (PORT d[1] (2759:2759:2759) (2785:2785:2785))
        (PORT d[2] (3375:3375:3375) (3376:3376:3376))
        (PORT d[3] (2767:2767:2767) (2739:2739:2739))
        (PORT d[4] (3932:3932:3932) (3963:3963:3963))
        (PORT d[5] (3188:3188:3188) (3202:3202:3202))
        (PORT d[6] (3002:3002:3002) (2913:2913:2913))
        (PORT d[7] (2441:2441:2441) (2464:2464:2464))
        (PORT d[8] (3172:3172:3172) (3186:3186:3186))
        (PORT d[9] (2298:2298:2298) (2243:2243:2243))
        (PORT d[10] (3049:3049:3049) (2980:2980:2980))
        (PORT d[11] (2898:2898:2898) (2851:2851:2851))
        (PORT d[12] (2414:2414:2414) (2391:2391:2391))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (1914:1914:1914))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT d[0] (3050:3050:3050) (2909:2909:2909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (4181:4181:4181))
        (PORT clk (2197:2197:2197) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7238:7238:7238) (7488:7488:7488))
        (PORT d[1] (3887:3887:3887) (4154:4154:4154))
        (PORT d[2] (3733:3733:3733) (3953:3953:3953))
        (PORT d[3] (4073:4073:4073) (4319:4319:4319))
        (PORT d[4] (7537:7537:7537) (7759:7759:7759))
        (PORT d[5] (8564:8564:8564) (8480:8480:8480))
        (PORT d[6] (7869:7869:7869) (7839:7839:7839))
        (PORT d[7] (6241:6241:6241) (6251:6251:6251))
        (PORT d[8] (5298:5298:5298) (5348:5348:5348))
        (PORT d[9] (4543:4543:4543) (4813:4813:4813))
        (PORT d[10] (5251:5251:5251) (5269:5269:5269))
        (PORT d[11] (4551:4551:4551) (4801:4801:4801))
        (PORT d[12] (5035:5035:5035) (5081:5081:5081))
        (PORT clk (2193:2193:2193) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (1946:1946:1946))
        (PORT clk (2193:2193:2193) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (PORT d[0] (6426:6426:6426) (6188:6188:6188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2107:2107:2107) (2024:2024:2024))
        (PORT datab (730:730:730) (701:701:701))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1219:1219:1219) (1124:1124:1124))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1927:1927:1927) (1894:1894:1894))
        (PORT datac (674:674:674) (642:642:642))
        (PORT datad (676:676:676) (646:646:646))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (716:716:716))
        (PORT datab (665:665:665) (619:619:619))
        (PORT datac (670:670:670) (651:651:651))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2320:2320:2320) (2181:2181:2181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (829:829:829))
        (PORT datab (689:689:689) (706:706:706))
        (PORT datac (1330:1330:1330) (1304:1304:1304))
        (PORT datad (870:870:870) (810:810:810))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (770:770:770))
        (PORT datab (694:694:694) (712:712:712))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1238:1238:1238) (1210:1210:1210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1215:1215:1215))
        (PORT datab (1284:1284:1284) (1247:1247:1247))
        (PORT datac (1743:1743:1743) (1645:1645:1645))
        (PORT datad (367:367:367) (345:345:345))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1213:1213:1213))
        (PORT datab (2191:2191:2191) (2114:2114:2114))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (972:972:972))
        (PORT datab (1020:1020:1020) (966:966:966))
        (PORT datac (913:913:913) (862:862:862))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1233:1233:1233))
        (PORT datab (1023:1023:1023) (970:970:970))
        (PORT datac (679:679:679) (650:650:650))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT datac (953:953:953) (921:921:921))
        (PORT datad (686:686:686) (656:656:656))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1922:1922:1922) (1855:1855:1855))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (712:712:712) (797:797:797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3289:3289:3289))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (2963:2963:2963))
        (PORT d[1] (2452:2452:2452) (2466:2466:2466))
        (PORT d[2] (2661:2661:2661) (2650:2650:2650))
        (PORT d[3] (4204:4204:4204) (4185:4185:4185))
        (PORT d[4] (3072:3072:3072) (3056:3056:3056))
        (PORT d[5] (2956:2956:2956) (3021:3021:3021))
        (PORT d[6] (2828:2828:2828) (2726:2726:2726))
        (PORT d[7] (3338:3338:3338) (3305:3305:3305))
        (PORT d[8] (2985:2985:2985) (2915:2915:2915))
        (PORT d[9] (3235:3235:3235) (3183:3183:3183))
        (PORT d[10] (2142:2142:2142) (2126:2126:2126))
        (PORT d[11] (2955:2955:2955) (2906:2906:2906))
        (PORT d[12] (2015:2015:2015) (1973:1973:1973))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2118:2118:2118))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT d[0] (2822:2822:2822) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4202:4202:4202) (4472:4472:4472))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5253:5253:5253) (5515:5515:5515))
        (PORT d[1] (6304:6304:6304) (6570:6570:6570))
        (PORT d[2] (5638:5638:5638) (5819:5819:5819))
        (PORT d[3] (4838:4838:4838) (5109:5109:5109))
        (PORT d[4] (4972:4972:4972) (5111:5111:5111))
        (PORT d[5] (8855:8855:8855) (8792:8792:8792))
        (PORT d[6] (8669:8669:8669) (8551:8551:8551))
        (PORT d[7] (10096:10096:10096) (9990:9990:9990))
        (PORT d[8] (9362:9362:9362) (9219:9219:9219))
        (PORT d[9] (5044:5044:5044) (5287:5287:5287))
        (PORT d[10] (9012:9012:9012) (8857:8857:8857))
        (PORT d[11] (7075:7075:7075) (7363:7363:7363))
        (PORT d[12] (4163:4163:4163) (4424:4424:4424))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1716:1716:1716))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (PORT d[0] (2870:2870:2870) (2813:2813:2813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3512:3512:3512))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3346:3346:3346))
        (PORT d[1] (2751:2751:2751) (2783:2783:2783))
        (PORT d[2] (3128:3128:3128) (3153:3153:3153))
        (PORT d[3] (3239:3239:3239) (3252:3252:3252))
        (PORT d[4] (3134:3134:3134) (3106:3106:3106))
        (PORT d[5] (2629:2629:2629) (2711:2711:2711))
        (PORT d[6] (3824:3824:3824) (3690:3690:3690))
        (PORT d[7] (2954:2954:2954) (2935:2935:2935))
        (PORT d[8] (3395:3395:3395) (3332:3332:3332))
        (PORT d[9] (3254:3254:3254) (3093:3093:3093))
        (PORT d[10] (3231:3231:3231) (3252:3252:3252))
        (PORT d[11] (2666:2666:2666) (2668:2668:2668))
        (PORT d[12] (2444:2444:2444) (2445:2445:2445))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2200:2200:2200))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (PORT d[0] (3060:3060:3060) (3041:3041:3041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4783:4783:4783))
        (PORT clk (2174:2174:2174) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4763:4763:4763))
        (PORT d[1] (3823:3823:3823) (4083:4083:4083))
        (PORT d[2] (6574:6574:6574) (6692:6692:6692))
        (PORT d[3] (4122:4122:4122) (4378:4378:4378))
        (PORT d[4] (4961:4961:4961) (5099:5099:5099))
        (PORT d[5] (9544:9544:9544) (9453:9453:9453))
        (PORT d[6] (9347:9347:9347) (9203:9203:9203))
        (PORT d[7] (11134:11134:11134) (10996:10996:10996))
        (PORT d[8] (10017:10017:10017) (9847:9847:9847))
        (PORT d[9] (3707:3707:3707) (3925:3925:3925))
        (PORT d[10] (9638:9638:9638) (9468:9468:9468))
        (PORT d[11] (3655:3655:3655) (3874:3874:3874))
        (PORT d[12] (5122:5122:5122) (5347:5347:5347))
        (PORT clk (2170:2170:2170) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (1988:1988:1988))
        (PORT clk (2170:2170:2170) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (PORT d[0] (3026:3026:3026) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3479:3479:3479))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2700:2700:2700))
        (PORT d[1] (2446:2446:2446) (2462:2462:2462))
        (PORT d[2] (2800:2800:2800) (2805:2805:2805))
        (PORT d[3] (3921:3921:3921) (3914:3914:3914))
        (PORT d[4] (3065:3065:3065) (3049:3049:3049))
        (PORT d[5] (3253:3253:3253) (3304:3304:3304))
        (PORT d[6] (2807:2807:2807) (2702:2702:2702))
        (PORT d[7] (2263:2263:2263) (2232:2232:2232))
        (PORT d[8] (2972:2972:2972) (2905:2905:2905))
        (PORT d[9] (3596:3596:3596) (3433:3433:3433))
        (PORT d[10] (2128:2128:2128) (2115:2115:2115))
        (PORT d[11] (3614:3614:3614) (3564:3564:3564))
        (PORT d[12] (2404:2404:2404) (2387:2387:2387))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2163:2163:2163))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (PORT d[0] (2951:2951:2951) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4411:4411:4411))
        (PORT clk (2194:2194:2194) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (4065:4065:4065))
        (PORT d[1] (3633:3633:3633) (3852:3852:3852))
        (PORT d[2] (5913:5913:5913) (6071:6071:6071))
        (PORT d[3] (4837:4837:4837) (5110:5110:5110))
        (PORT d[4] (4952:4952:4952) (5089:5089:5089))
        (PORT d[5] (3822:3822:3822) (4089:4089:4089))
        (PORT d[6] (8660:8660:8660) (8543:8543:8543))
        (PORT d[7] (10484:10484:10484) (10369:10369:10369))
        (PORT d[8] (9387:9387:9387) (9242:9242:9242))
        (PORT d[9] (4766:4766:4766) (5027:5027:5027))
        (PORT d[10] (9293:9293:9293) (9131:9131:9131))
        (PORT d[11] (4364:4364:4364) (4556:4556:4556))
        (PORT d[12] (4482:4482:4482) (4730:4730:4730))
        (PORT clk (2190:2190:2190) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1839:1839:1839))
        (PORT clk (2190:2190:2190) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (PORT d[0] (3107:3107:3107) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2310:2310:2310))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3919:3919:3919))
        (PORT d[1] (2873:2873:2873) (2916:2916:2916))
        (PORT d[2] (4141:4141:4141) (4144:4144:4144))
        (PORT d[3] (3843:3843:3843) (3822:3822:3822))
        (PORT d[4] (3935:3935:3935) (3960:3960:3960))
        (PORT d[5] (3564:3564:3564) (3595:3595:3595))
        (PORT d[6] (4106:4106:4106) (3965:3965:3965))
        (PORT d[7] (2741:2741:2741) (2754:2754:2754))
        (PORT d[8] (2805:2805:2805) (2783:2783:2783))
        (PORT d[9] (3227:3227:3227) (3155:3155:3155))
        (PORT d[10] (3321:3321:3321) (3366:3366:3366))
        (PORT d[11] (3761:3761:3761) (3774:3774:3774))
        (PORT d[12] (3179:3179:3179) (3183:3183:3183))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2227:2227:2227))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (2870:2870:2870) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3781:3781:3781))
        (PORT clk (2180:2180:2180) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6252:6252:6252) (6493:6493:6493))
        (PORT d[1] (6958:6958:6958) (7221:7221:7221))
        (PORT d[2] (4731:4731:4731) (4957:4957:4957))
        (PORT d[3] (3400:3400:3400) (3633:3633:3633))
        (PORT d[4] (8849:8849:8849) (9010:9010:9010))
        (PORT d[5] (5719:5719:5719) (5745:5745:5745))
        (PORT d[6] (4836:4836:4836) (4970:4970:4970))
        (PORT d[7] (7553:7553:7553) (7496:7496:7496))
        (PORT d[8] (8525:8525:8525) (8484:8484:8484))
        (PORT d[9] (5362:5362:5362) (5548:5548:5548))
        (PORT d[10] (8219:8219:8219) (8155:8155:8155))
        (PORT d[11] (6023:6023:6023) (6331:6331:6331))
        (PORT d[12] (4087:4087:4087) (4223:4223:4223))
        (PORT clk (2176:2176:2176) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2060:2060:2060))
        (PORT clk (2176:2176:2176) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (PORT d[0] (3597:3597:3597) (3317:3317:3317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1419:1419:1419))
        (PORT datab (1572:1572:1572) (1533:1533:1533))
        (PORT datac (1588:1588:1588) (1491:1491:1491))
        (PORT datad (1594:1594:1594) (1539:1539:1539))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1419:1419:1419))
        (PORT datab (1409:1409:1409) (1349:1349:1349))
        (PORT datac (1768:1768:1768) (1663:1663:1663))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3255:3255:3255))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3515:3515:3515))
        (PORT d[1] (3105:3105:3105) (3126:3126:3126))
        (PORT d[2] (3392:3392:3392) (3390:3390:3390))
        (PORT d[3] (2784:2784:2784) (2756:2756:2756))
        (PORT d[4] (3927:3927:3927) (3958:3958:3958))
        (PORT d[5] (2521:2521:2521) (2540:2540:2540))
        (PORT d[6] (3231:3231:3231) (3116:3116:3116))
        (PORT d[7] (3167:3167:3167) (3207:3207:3207))
        (PORT d[8] (2837:2837:2837) (2863:2863:2863))
        (PORT d[9] (2266:2266:2266) (2211:2211:2211))
        (PORT d[10] (3654:3654:3654) (3559:3559:3559))
        (PORT d[11] (3188:3188:3188) (3227:3227:3227))
        (PORT d[12] (2947:2947:2947) (2912:2912:2912))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2136:2136:2136))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (3042:3042:3042) (2909:2909:2909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (4217:4217:4217))
        (PORT clk (2183:2183:2183) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3989:3989:3989))
        (PORT d[1] (4179:4179:4179) (4412:4412:4412))
        (PORT d[2] (3712:3712:3712) (3931:3931:3931))
        (PORT d[3] (4096:4096:4096) (4343:4343:4343))
        (PORT d[4] (3544:3544:3544) (3815:3815:3815))
        (PORT d[5] (8865:8865:8865) (8764:8764:8764))
        (PORT d[6] (8170:8170:8170) (8126:8126:8126))
        (PORT d[7] (6296:6296:6296) (6307:6307:6307))
        (PORT d[8] (4683:4683:4683) (4752:4752:4752))
        (PORT d[9] (4854:4854:4854) (5117:5117:5117))
        (PORT d[10] (8770:8770:8770) (8656:8656:8656))
        (PORT d[11] (4207:4207:4207) (4465:4465:4465))
        (PORT d[12] (5053:5053:5053) (5100:5100:5100))
        (PORT clk (2179:2179:2179) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (1948:1948:1948))
        (PORT clk (2179:2179:2179) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (PORT d[0] (6184:6184:6184) (5951:5951:5951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3227:3227:3227))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3449:3449:3449))
        (PORT d[1] (3153:3153:3153) (3178:3178:3178))
        (PORT d[2] (3353:3353:3353) (3351:3351:3351))
        (PORT d[3] (2778:2778:2778) (2749:2749:2749))
        (PORT d[4] (3654:3654:3654) (3704:3704:3704))
        (PORT d[5] (2860:2860:2860) (2886:2886:2886))
        (PORT d[6] (2586:2586:2586) (2505:2505:2505))
        (PORT d[7] (3193:3193:3193) (3231:3231:3231))
        (PORT d[8] (4083:4083:4083) (4027:4027:4027))
        (PORT d[9] (2252:2252:2252) (2197:2197:2197))
        (PORT d[10] (3628:3628:3628) (3534:3534:3534))
        (PORT d[11] (3212:3212:3212) (3250:3250:3250))
        (PORT d[12] (3002:3002:3002) (2973:2973:2973))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2016:2016:2016))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT d[0] (2990:2990:2990) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4327:4327:4327))
        (PORT clk (2175:2175:2175) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (4056:4056:4056))
        (PORT d[1] (3528:3528:3528) (3788:3788:3788))
        (PORT d[2] (3726:3726:3726) (3945:3945:3945))
        (PORT d[3] (4122:4122:4122) (4370:4370:4370))
        (PORT d[4] (3511:3511:3511) (3780:3780:3780))
        (PORT d[5] (8837:8837:8837) (8740:8740:8740))
        (PORT d[6] (8176:8176:8176) (8133:8133:8133))
        (PORT d[7] (6264:6264:6264) (6276:6276:6276))
        (PORT d[8] (5648:5648:5648) (5684:5684:5684))
        (PORT d[9] (4894:4894:4894) (5156:5156:5156))
        (PORT d[10] (5003:5003:5003) (5035:5035:5035))
        (PORT d[11] (4197:4197:4197) (4455:4455:4455))
        (PORT d[12] (3548:3548:3548) (3730:3730:3730))
        (PORT clk (2171:2171:2171) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (1983:1983:1983))
        (PORT clk (2171:2171:2171) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2163:2163:2163))
        (PORT d[0] (4787:4787:4787) (4671:4671:4671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1655:1655:1655) (1594:1594:1594))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3386:3386:3386))
        (PORT d[1] (3205:3205:3205) (3253:3253:3253))
        (PORT d[2] (2597:2597:2597) (2538:2538:2538))
        (PORT d[3] (2156:2156:2156) (2127:2127:2127))
        (PORT d[4] (1711:1711:1711) (1682:1682:1682))
        (PORT d[5] (3548:3548:3548) (3548:3548:3548))
        (PORT d[6] (2261:2261:2261) (2194:2194:2194))
        (PORT d[7] (2997:2997:2997) (2974:2974:2974))
        (PORT d[8] (2269:2269:2269) (2180:2180:2180))
        (PORT d[9] (1667:1667:1667) (1652:1652:1652))
        (PORT d[10] (2452:2452:2452) (2408:2408:2408))
        (PORT d[11] (3455:3455:3455) (3372:3372:3372))
        (PORT d[12] (1748:1748:1748) (1729:1729:1729))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1632:1632:1632))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (3111:3111:3111) (2999:2999:2999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4054:4054:4054) (4288:4288:4288))
        (PORT clk (2223:2223:2223) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6938:6938:6938) (7208:7208:7208))
        (PORT d[1] (3931:3931:3931) (4217:4217:4217))
        (PORT d[2] (4034:4034:4034) (4237:4237:4237))
        (PORT d[3] (7524:7524:7524) (7751:7751:7751))
        (PORT d[4] (7202:7202:7202) (7437:7437:7437))
        (PORT d[5] (8183:8183:8183) (8110:8110:8110))
        (PORT d[6] (7520:7520:7520) (7495:7495:7495))
        (PORT d[7] (5625:5625:5625) (5652:5652:5652))
        (PORT d[8] (5022:5022:5022) (5091:5091:5091))
        (PORT d[9] (4540:4540:4540) (4814:4814:4814))
        (PORT d[10] (8122:8122:8122) (8032:8032:8032))
        (PORT d[11] (4869:4869:4869) (5112:5112:5112))
        (PORT d[12] (6368:6368:6368) (6538:6538:6538))
        (PORT clk (2219:2219:2219) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1665:1665:1665))
        (PORT clk (2219:2219:2219) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT d[0] (3814:3814:3814) (3720:3720:3720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1756:1756:1756))
        (PORT datab (1816:1816:1816) (1824:1824:1824))
        (PORT datac (1199:1199:1199) (1127:1127:1127))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3197:3197:3197))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4103:4103:4103))
        (PORT d[1] (2855:2855:2855) (2909:2909:2909))
        (PORT d[2] (3720:3720:3720) (3704:3704:3704))
        (PORT d[3] (2501:2501:2501) (2462:2462:2462))
        (PORT d[4] (2041:2041:2041) (1980:1980:1980))
        (PORT d[5] (3228:3228:3228) (3243:3243:3243))
        (PORT d[6] (2290:2290:2290) (2224:2224:2224))
        (PORT d[7] (3489:3489:3489) (3514:3514:3514))
        (PORT d[8] (3193:3193:3193) (3209:3209:3209))
        (PORT d[9] (1670:1670:1670) (1652:1652:1652))
        (PORT d[10] (2765:2765:2765) (2704:2704:2704))
        (PORT d[11] (2854:2854:2854) (2795:2795:2795))
        (PORT d[12] (2110:2110:2110) (2092:2092:2092))
        (PORT clk (2246:2246:2246) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2091:2091:2091))
        (PORT clk (2246:2246:2246) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (2803:2803:2803) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4049:4049:4049) (4278:4278:4278))
        (PORT clk (2210:2210:2210) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3700:3700:3700))
        (PORT d[1] (4216:4216:4216) (4455:4455:4455))
        (PORT d[2] (3728:3728:3728) (3951:3951:3951))
        (PORT d[3] (4645:4645:4645) (4854:4854:4854))
        (PORT d[4] (7504:7504:7504) (7726:7726:7726))
        (PORT d[5] (8557:8557:8557) (8473:8473:8473))
        (PORT d[6] (4270:4270:4270) (4444:4444:4444))
        (PORT d[7] (5900:5900:5900) (5911:5911:5911))
        (PORT d[8] (4939:4939:4939) (4993:4993:4993))
        (PORT d[9] (4488:4488:4488) (4757:4757:4757))
        (PORT d[10] (8451:8451:8451) (8353:8353:8353))
        (PORT d[11] (4526:4526:4526) (4779:4779:4779))
        (PORT d[12] (6660:6660:6660) (6815:6815:6815))
        (PORT clk (2206:2206:2206) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1690:1690:1690))
        (PORT clk (2206:2206:2206) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2198:2198:2198))
        (PORT d[0] (3344:3344:3344) (3202:3202:3202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1846:1846:1846) (1757:1757:1757))
        (PORT datab (1264:1264:1264) (1164:1164:1164))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (710:710:710) (671:671:671))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (2203:2203:2203) (2125:2125:2125))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1125:1125:1125) (1024:1024:1024))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1190:1190:1190))
        (PORT datab (785:785:785) (813:813:813))
        (PORT datac (734:734:734) (704:704:704))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2533:2533:2533) (2440:2440:2440))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (1568:1568:1568) (1521:1521:1521))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (258:258:258))
        (PORT datab (1104:1104:1104) (1096:1096:1096))
        (PORT datac (191:191:191) (221:221:221))
        (PORT datad (1462:1462:1462) (1375:1375:1375))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (1035:1035:1035) (1034:1034:1034))
        (PORT datac (970:970:970) (964:964:964))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1332:1332:1332))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (594:594:594) (550:550:550))
        (PORT datad (904:904:904) (827:827:827))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1192:1192:1192))
        (PORT datab (783:783:783) (755:755:755))
        (PORT datac (715:715:715) (698:698:698))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1082:1082:1082))
        (PORT datab (783:783:783) (755:755:755))
        (PORT datac (1202:1202:1202) (1100:1100:1100))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (991:991:991))
        (PORT datad (710:710:710) (682:682:682))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT asdata (579:579:579) (604:604:604))
        (PORT ena (1673:1673:1673) (1633:1633:1633))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (487:487:487) (502:502:502))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1118:1118:1118))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1754:1754:1754))
        (PORT d[1] (1827:1827:1827) (1808:1808:1808))
        (PORT d[2] (2005:2005:2005) (1959:1959:1959))
        (PORT d[3] (1398:1398:1398) (1374:1374:1374))
        (PORT d[4] (1754:1754:1754) (1741:1741:1741))
        (PORT d[5] (1973:1973:1973) (1915:1915:1915))
        (PORT d[6] (2609:2609:2609) (2559:2559:2559))
        (PORT d[7] (1935:1935:1935) (1886:1886:1886))
        (PORT d[8] (1760:1760:1760) (1721:1721:1721))
        (PORT d[9] (1408:1408:1408) (1412:1412:1412))
        (PORT d[10] (1852:1852:1852) (1858:1858:1858))
        (PORT d[11] (1605:1605:1605) (1572:1572:1572))
        (PORT d[12] (1748:1748:1748) (1733:1733:1733))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (1946:1946:1946))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (PORT d[0] (2939:2939:2939) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (4307:4307:4307))
        (PORT clk (2227:2227:2227) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5614:5614:5614) (5934:5934:5934))
        (PORT d[1] (4939:4939:4939) (5229:5229:5229))
        (PORT d[2] (5694:5694:5694) (5991:5991:5991))
        (PORT d[3] (6237:6237:6237) (6492:6492:6492))
        (PORT d[4] (6806:6806:6806) (7033:7033:7033))
        (PORT d[5] (6838:6838:6838) (6797:6797:6797))
        (PORT d[6] (6869:6869:6869) (6859:6859:6859))
        (PORT d[7] (6551:6551:6551) (6519:6519:6519))
        (PORT d[8] (6276:6276:6276) (6283:6283:6283))
        (PORT d[9] (6114:6114:6114) (6332:6332:6332))
        (PORT d[10] (6828:6828:6828) (6774:6774:6774))
        (PORT d[11] (6588:6588:6588) (6889:6889:6889))
        (PORT d[12] (5339:5339:5339) (5535:5535:5535))
        (PORT clk (2223:2223:2223) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2081:2081:2081))
        (PORT clk (2223:2223:2223) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (PORT d[0] (3159:3159:3159) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1424:1424:1424))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3721:3721:3721))
        (PORT d[1] (1141:1141:1141) (1146:1146:1146))
        (PORT d[2] (1724:1724:1724) (1687:1687:1687))
        (PORT d[3] (1340:1340:1340) (1307:1307:1307))
        (PORT d[4] (1470:1470:1470) (1466:1466:1466))
        (PORT d[5] (2278:2278:2278) (2212:2212:2212))
        (PORT d[6] (2652:2652:2652) (2603:2603:2603))
        (PORT d[7] (2257:2257:2257) (2196:2196:2196))
        (PORT d[8] (1423:1423:1423) (1396:1396:1396))
        (PORT d[9] (1448:1448:1448) (1456:1456:1456))
        (PORT d[10] (1486:1486:1486) (1497:1497:1497))
        (PORT d[11] (1984:1984:1984) (1941:1941:1941))
        (PORT d[12] (1398:1398:1398) (1385:1385:1385))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1649:1649:1649))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (PORT d[0] (2443:2443:2443) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (4636:4636:4636))
        (PORT clk (2229:2229:2229) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5942:5942:5942) (6237:6237:6237))
        (PORT d[1] (5300:5300:5300) (5587:5587:5587))
        (PORT d[2] (5612:5612:5612) (5918:5918:5918))
        (PORT d[3] (6539:6539:6539) (6799:6799:6799))
        (PORT d[4] (7183:7183:7183) (7429:7429:7429))
        (PORT d[5] (7181:7181:7181) (7133:7133:7133))
        (PORT d[6] (6858:6858:6858) (6847:6847:6847))
        (PORT d[7] (6860:6860:6860) (6817:6817:6817))
        (PORT d[8] (6577:6577:6577) (6571:6571:6571))
        (PORT d[9] (6450:6450:6450) (6653:6653:6653))
        (PORT d[10] (7133:7133:7133) (7072:7072:7072))
        (PORT d[11] (6960:6960:6960) (7249:7249:7249))
        (PORT d[12] (5653:5653:5653) (5837:5837:5837))
        (PORT clk (2225:2225:2225) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1771:1771:1771))
        (PORT clk (2225:2225:2225) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2219:2219:2219))
        (PORT d[0] (4506:4506:4506) (4544:4544:4544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1374:1374:1374))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3164:3164:3164))
        (PORT d[1] (1439:1439:1439) (1421:1421:1421))
        (PORT d[2] (3866:3866:3866) (3922:3922:3922))
        (PORT d[3] (1734:1734:1734) (1697:1697:1697))
        (PORT d[4] (3818:3818:3818) (3829:3829:3829))
        (PORT d[5] (1728:1728:1728) (1711:1711:1711))
        (PORT d[6] (2623:2623:2623) (2571:2571:2571))
        (PORT d[7] (1415:1415:1415) (1404:1404:1404))
        (PORT d[8] (2090:2090:2090) (2039:2039:2039))
        (PORT d[9] (2027:2027:2027) (2004:2004:2004))
        (PORT d[10] (2105:2105:2105) (2093:2093:2093))
        (PORT d[11] (2550:2550:2550) (2504:2504:2504))
        (PORT d[12] (2080:2080:2080) (2053:2053:2053))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (1982:1982:1982))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT d[0] (3237:3237:3237) (3072:3072:3072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4891:4891:4891))
        (PORT clk (2220:2220:2220) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5278:5278:5278) (5603:5603:5603))
        (PORT d[1] (4557:4557:4557) (4860:4860:4860))
        (PORT d[2] (5355:5355:5355) (5664:5664:5664))
        (PORT d[3] (5900:5900:5900) (6172:6172:6172))
        (PORT d[4] (6521:6521:6521) (6754:6754:6754))
        (PORT d[5] (6819:6819:6819) (6774:6774:6774))
        (PORT d[6] (6492:6492:6492) (6487:6487:6487))
        (PORT d[7] (6482:6482:6482) (6447:6447:6447))
        (PORT d[8] (6635:6635:6635) (6642:6642:6642))
        (PORT d[9] (5443:5443:5443) (5678:5678:5678))
        (PORT d[10] (6989:6989:6989) (6905:6905:6905))
        (PORT d[11] (6722:6722:6722) (7022:7022:7022))
        (PORT d[12] (4980:4980:4980) (5180:5180:5180))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (1813:1813:1813))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2211:2211:2211))
        (PORT d[0] (3896:3896:3896) (3623:3623:3623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1428:1428:1428))
        (PORT clk (2281:2281:2281) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (700:700:700) (701:701:701))
        (PORT d[1] (1473:1473:1473) (1473:1473:1473))
        (PORT d[2] (2026:2026:2026) (1975:1975:1975))
        (PORT d[3] (777:777:777) (775:775:775))
        (PORT d[4] (1407:1407:1407) (1401:1401:1401))
        (PORT d[5] (2322:2322:2322) (2258:2258:2258))
        (PORT d[6] (2639:2639:2639) (2591:2591:2591))
        (PORT d[7] (2579:2579:2579) (2504:2504:2504))
        (PORT d[8] (1367:1367:1367) (1331:1331:1331))
        (PORT d[9] (1736:1736:1736) (1732:1732:1732))
        (PORT d[10] (1442:1442:1442) (1448:1448:1448))
        (PORT d[11] (1568:1568:1568) (1532:1532:1532))
        (PORT d[12] (1379:1379:1379) (1362:1362:1362))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1658:1658:1658))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (PORT d[0] (2211:2211:2211) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (4664:4664:4664))
        (PORT clk (2242:2242:2242) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5952:5952:5952) (6263:6263:6263))
        (PORT d[1] (5271:5271:5271) (5547:5547:5547))
        (PORT d[2] (5674:5674:5674) (5981:5981:5981))
        (PORT d[3] (6588:6588:6588) (6838:6838:6838))
        (PORT d[4] (6866:6866:6866) (7119:7119:7119))
        (PORT d[5] (7176:7176:7176) (7124:7124:7124))
        (PORT d[6] (6527:6527:6527) (6525:6525:6525))
        (PORT d[7] (6903:6903:6903) (6861:6861:6861))
        (PORT d[8] (6581:6581:6581) (6575:6575:6575))
        (PORT d[9] (6453:6453:6453) (6657:6657:6657))
        (PORT d[10] (7188:7188:7188) (7132:7132:7132))
        (PORT d[11] (6917:6917:6917) (7202:7202:7202))
        (PORT d[12] (5684:5684:5684) (5868:5868:5868))
        (PORT clk (2238:2238:2238) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (1877:1877:1877))
        (PORT clk (2238:2238:2238) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2231:2231:2231))
        (PORT d[0] (2600:2600:2600) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (1956:1956:1956))
        (PORT datab (1249:1249:1249) (1153:1153:1153))
        (PORT datac (2355:2355:2355) (2371:2371:2371))
        (PORT datad (609:609:609) (550:550:550))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2406:2406:2406))
        (PORT datab (952:952:952) (875:875:875))
        (PORT datac (920:920:920) (843:843:843))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2672:2672:2672))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2844:2844:2844))
        (PORT d[1] (3019:3019:3019) (3020:3020:3020))
        (PORT d[2] (3453:3453:3453) (3477:3477:3477))
        (PORT d[3] (3941:3941:3941) (3985:3985:3985))
        (PORT d[4] (3491:3491:3491) (3507:3507:3507))
        (PORT d[5] (2860:2860:2860) (2916:2916:2916))
        (PORT d[6] (3822:3822:3822) (3727:3727:3727))
        (PORT d[7] (3580:3580:3580) (3656:3656:3656))
        (PORT d[8] (2872:2872:2872) (2884:2884:2884))
        (PORT d[9] (3568:3568:3568) (3524:3524:3524))
        (PORT d[10] (4060:4060:4060) (4113:4113:4113))
        (PORT d[11] (2734:2734:2734) (2737:2737:2737))
        (PORT d[12] (3623:3623:3623) (3425:3425:3425))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2132:2132:2132))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT d[0] (2929:2929:2929) (2877:2877:2877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4406:4406:4406) (4658:4658:4658))
        (PORT clk (2193:2193:2193) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5151:5151:5151) (5408:5408:5408))
        (PORT d[1] (4629:4629:4629) (4957:4957:4957))
        (PORT d[2] (5654:5654:5654) (5967:5967:5967))
        (PORT d[3] (4941:4941:4941) (5250:5250:5250))
        (PORT d[4] (6824:6824:6824) (7043:7043:7043))
        (PORT d[5] (6539:6539:6539) (6522:6522:6522))
        (PORT d[6] (5689:5689:5689) (5764:5764:5764))
        (PORT d[7] (7286:7286:7286) (7188:7188:7188))
        (PORT d[8] (7236:7236:7236) (7262:7262:7262))
        (PORT d[9] (5383:5383:5383) (5632:5632:5632))
        (PORT d[10] (9047:9047:9047) (8964:8964:8964))
        (PORT d[11] (5175:5175:5175) (5436:5436:5436))
        (PORT d[12] (4295:4295:4295) (4505:4505:4505))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2087:2087:2087))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (PORT d[0] (4384:4384:4384) (4220:4220:4220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1417:1417:1417))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (1973:1973:1973))
        (PORT d[1] (1810:1810:1810) (1792:1792:1792))
        (PORT d[2] (1708:1708:1708) (1677:1677:1677))
        (PORT d[3] (1363:1363:1363) (1337:1337:1337))
        (PORT d[4] (1445:1445:1445) (1440:1440:1440))
        (PORT d[5] (2260:2260:2260) (2194:2194:2194))
        (PORT d[6] (2836:2836:2836) (2741:2741:2741))
        (PORT d[7] (2252:2252:2252) (2190:2190:2190))
        (PORT d[8] (1457:1457:1457) (1430:1430:1430))
        (PORT d[9] (1433:1433:1433) (1435:1435:1435))
        (PORT d[10] (2695:2695:2695) (2628:2628:2628))
        (PORT d[11] (1945:1945:1945) (1902:1902:1902))
        (PORT d[12] (1398:1398:1398) (1385:1385:1385))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1475:1475:1475))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (PORT d[0] (3169:3169:3169) (3141:3141:3141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4652:4652:4652))
        (PORT clk (2229:2229:2229) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5945:5945:5945) (6245:6245:6245))
        (PORT d[1] (5274:5274:5274) (5560:5560:5560))
        (PORT d[2] (5307:5307:5307) (5622:5622:5622))
        (PORT d[3] (6546:6546:6546) (6803:6803:6803))
        (PORT d[4] (7193:7193:7193) (7438:7438:7438))
        (PORT d[5] (6847:6847:6847) (6808:6808:6808))
        (PORT d[6] (6225:6225:6225) (6236:6236:6236))
        (PORT d[7] (6842:6842:6842) (6800:6800:6800))
        (PORT d[8] (6602:6602:6602) (6596:6596:6596))
        (PORT d[9] (6475:6475:6475) (6678:6678:6678))
        (PORT d[10] (6812:6812:6812) (6760:6760:6760))
        (PORT d[11] (6907:6907:6907) (7191:7191:7191))
        (PORT d[12] (5319:5319:5319) (5512:5512:5512))
        (PORT clk (2225:2225:2225) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1805:1805:1805))
        (PORT clk (2225:2225:2225) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2219:2219:2219))
        (PORT d[0] (2332:2332:2332) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1741:1741:1741))
        (PORT datab (2160:2160:2160) (2172:2172:2172))
        (PORT datac (1930:1930:1930) (1936:1936:1936))
        (PORT datad (693:693:693) (657:657:657))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1469:1469:1469))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3493:3493:3493))
        (PORT d[1] (1437:1437:1437) (1430:1430:1430))
        (PORT d[2] (2027:2027:2027) (1988:1988:1988))
        (PORT d[3] (1686:1686:1686) (1648:1648:1648))
        (PORT d[4] (1812:1812:1812) (1800:1800:1800))
        (PORT d[5] (1933:1933:1933) (1875:1875:1875))
        (PORT d[6] (2498:2498:2498) (2413:2413:2413))
        (PORT d[7] (1934:1934:1934) (1885:1885:1885))
        (PORT d[8] (1792:1792:1792) (1751:1751:1751))
        (PORT d[9] (1771:1771:1771) (1767:1767:1767))
        (PORT d[10] (1796:1796:1796) (1802:1802:1802))
        (PORT d[11] (2829:2829:2829) (2776:2776:2776))
        (PORT d[12] (1749:1749:1749) (1734:1734:1734))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2102:2102:2102))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (3152:3152:3152) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4590:4590:4590))
        (PORT clk (2226:2226:2226) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5639:5639:5639) (5958:5958:5958))
        (PORT d[1] (4903:4903:4903) (5186:5186:5186))
        (PORT d[2] (5694:5694:5694) (5991:5991:5991))
        (PORT d[3] (5854:5854:5854) (6117:6117:6117))
        (PORT d[4] (6818:6818:6818) (7043:7043:7043))
        (PORT d[5] (6790:6790:6790) (6747:6747:6747))
        (PORT d[6] (6189:6189:6189) (6197:6197:6197))
        (PORT d[7] (6503:6503:6503) (6471:6471:6471))
        (PORT d[8] (6251:6251:6251) (6260:6260:6260))
        (PORT d[9] (5799:5799:5799) (6030:6030:6030))
        (PORT d[10] (6755:6755:6755) (6700:6700:6700))
        (PORT d[11] (6665:6665:6665) (6966:6966:6966))
        (PORT d[12] (5331:5331:5331) (5527:5527:5527))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2015:2015:2015))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (PORT d[0] (6617:6617:6617) (6458:6458:6458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2035:2035:2035))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3079:3079:3079))
        (PORT d[1] (2728:2728:2728) (2753:2753:2753))
        (PORT d[2] (3836:3836:3836) (3894:3894:3894))
        (PORT d[3] (2844:2844:2844) (2747:2747:2747))
        (PORT d[4] (3488:3488:3488) (3511:3511:3511))
        (PORT d[5] (2284:2284:2284) (2217:2217:2217))
        (PORT d[6] (1937:1937:1937) (1900:1900:1900))
        (PORT d[7] (1953:1953:1953) (1924:1924:1924))
        (PORT d[8] (2448:2448:2448) (2391:2391:2391))
        (PORT d[9] (2344:2344:2344) (2306:2306:2306))
        (PORT d[10] (2449:2449:2449) (2424:2424:2424))
        (PORT d[11] (2264:2264:2264) (2212:2212:2212))
        (PORT d[12] (2421:2421:2421) (2387:2387:2387))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1772:1772:1772))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT d[0] (3233:3233:3233) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4014:4014:4014) (4255:4255:4255))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4931:4931:4931) (5261:5261:5261))
        (PORT d[1] (4317:4317:4317) (4633:4633:4633))
        (PORT d[2] (5034:5034:5034) (5351:5351:5351))
        (PORT d[3] (5480:5480:5480) (5755:5755:5755))
        (PORT d[4] (6846:6846:6846) (7062:7062:7062))
        (PORT d[5] (7123:7123:7123) (7064:7064:7064))
        (PORT d[6] (6758:6758:6758) (6732:6732:6732))
        (PORT d[7] (7174:7174:7174) (7108:7108:7108))
        (PORT d[8] (6969:6969:6969) (6964:6964:6964))
        (PORT d[9] (5117:5117:5117) (5358:5358:5358))
        (PORT d[10] (8771:8771:8771) (8720:8720:8720))
        (PORT d[11] (6205:6205:6205) (6505:6505:6505))
        (PORT d[12] (4630:4630:4630) (4837:4837:4837))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1820:1820:1820))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT d[0] (3319:3319:3319) (3148:3148:3148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (1308:1308:1308) (1219:1219:1219))
        (PORT datac (1936:1936:1936) (1942:1942:1942))
        (PORT datad (1334:1334:1334) (1272:1272:1272))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1619:1619:1619))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (379:379:379) (356:356:356))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (270:270:270))
        (PORT datab (1480:1480:1480) (1378:1378:1378))
        (PORT datac (382:382:382) (370:370:370))
        (PORT datad (1499:1499:1499) (1426:1426:1426))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2892:2892:2892) (2710:2710:2710))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1315:1315:1315))
        (PORT datab (1595:1595:1595) (1565:1565:1565))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (561:561:561) (516:516:516))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (1592:1592:1592) (1562:1562:1562))
        (PORT datac (666:666:666) (634:634:634))
        (PORT datad (1285:1285:1285) (1258:1258:1258))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1239:1239:1239))
        (PORT datab (1332:1332:1332) (1296:1296:1296))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1167:1167:1167))
        (PORT datab (1343:1343:1343) (1278:1278:1278))
        (PORT datac (938:938:938) (900:900:900))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1167:1167:1167))
        (PORT datab (1973:1973:1973) (1901:1901:1901))
        (PORT datac (952:952:952) (879:879:879))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT datac (947:947:947) (915:915:915))
        (PORT datad (381:381:381) (366:366:366))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (930:930:930) (869:869:869))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2372:2372:2372))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2155:2155:2155) (2071:2071:2071))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (512:512:512))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3107:3107:3107))
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3573:3573:3573) (3563:3563:3563))
        (PORT d[1] (3643:3643:3643) (3596:3596:3596))
        (PORT d[2] (2788:2788:2788) (2798:2798:2798))
        (PORT d[3] (4115:4115:4115) (4085:4085:4085))
        (PORT d[4] (3692:3692:3692) (3648:3648:3648))
        (PORT d[5] (3530:3530:3530) (3567:3567:3567))
        (PORT d[6] (3916:3916:3916) (3859:3859:3859))
        (PORT d[7] (3759:3759:3759) (3770:3770:3770))
        (PORT d[8] (3270:3270:3270) (3184:3184:3184))
        (PORT d[9] (3210:3210:3210) (3167:3167:3167))
        (PORT d[10] (3859:3859:3859) (3848:3848:3848))
        (PORT d[11] (3175:3175:3175) (3199:3199:3199))
        (PORT d[12] (3063:3063:3063) (3056:3056:3056))
        (PORT clk (2229:2229:2229) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2218:2218:2218))
        (PORT clk (2229:2229:2229) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (PORT d[0] (3199:3199:3199) (3156:3156:3156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3599:3599:3599))
        (PORT clk (2193:2193:2193) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6780:6780:6780) (7123:7123:7123))
        (PORT d[1] (5764:5764:5764) (5959:5959:5959))
        (PORT d[2] (6487:6487:6487) (6718:6718:6718))
        (PORT d[3] (5965:5965:5965) (6249:6249:6249))
        (PORT d[4] (5607:5607:5607) (5748:5748:5748))
        (PORT d[5] (9055:9055:9055) (8956:8956:8956))
        (PORT d[6] (9293:9293:9293) (9184:9184:9184))
        (PORT d[7] (8787:8787:8787) (8701:8701:8701))
        (PORT d[8] (9810:9810:9810) (9633:9633:9633))
        (PORT d[9] (6580:6580:6580) (6830:6830:6830))
        (PORT d[10] (9356:9356:9356) (9239:9239:9239))
        (PORT d[11] (4808:4808:4808) (5070:5070:5070))
        (PORT d[12] (6544:6544:6544) (6796:6796:6796))
        (PORT clk (2189:2189:2189) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (1909:1909:1909))
        (PORT clk (2189:2189:2189) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (PORT d[0] (2908:2908:2908) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2683:2683:2683))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3043:3043:3043))
        (PORT d[1] (2775:2775:2775) (2805:2805:2805))
        (PORT d[2] (3193:3193:3193) (3219:3219:3219))
        (PORT d[3] (3176:3176:3176) (3170:3170:3170))
        (PORT d[4] (3137:3137:3137) (3122:3122:3122))
        (PORT d[5] (2609:2609:2609) (2689:2689:2689))
        (PORT d[6] (2865:2865:2865) (2763:2763:2763))
        (PORT d[7] (2672:2672:2672) (2659:2659:2659))
        (PORT d[8] (3023:3023:3023) (2974:2974:2974))
        (PORT d[9] (3300:3300:3300) (3140:3140:3140))
        (PORT d[10] (3082:3082:3082) (3021:3021:3021))
        (PORT d[11] (2975:2975:2975) (2952:2952:2952))
        (PORT d[12] (2385:2385:2385) (2371:2371:2371))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2207:2207:2207))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (3067:3067:3067) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4223:4223:4223))
        (PORT clk (2188:2188:2188) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4798:4798:4798))
        (PORT d[1] (3221:3221:3221) (3419:3419:3419))
        (PORT d[2] (6546:6546:6546) (6676:6676:6676))
        (PORT d[3] (4131:4131:4131) (4389:4389:4389))
        (PORT d[4] (4605:4605:4605) (4731:4731:4731))
        (PORT d[5] (3484:3484:3484) (3743:3743:3743))
        (PORT d[6] (9580:9580:9580) (9425:9425:9425))
        (PORT d[7] (11127:11127:11127) (10997:10997:10997))
        (PORT d[8] (10350:10350:10350) (10170:10170:10170))
        (PORT d[9] (3740:3740:3740) (3947:3947:3947))
        (PORT d[10] (9958:9958:9958) (9771:9771:9771))
        (PORT d[11] (3642:3642:3642) (3859:3859:3859))
        (PORT d[12] (5149:5149:5149) (5372:5372:5372))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2064:2064:2064))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (PORT d[0] (3333:3333:3333) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2826:2826:2826))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2711:2711:2711))
        (PORT d[1] (3004:3004:3004) (2986:2986:2986))
        (PORT d[2] (3070:3070:3070) (3059:3059:3059))
        (PORT d[3] (4092:4092:4092) (4062:4062:4062))
        (PORT d[4] (3425:3425:3425) (3397:3397:3397))
        (PORT d[5] (3188:3188:3188) (3232:3232:3232))
        (PORT d[6] (4159:4159:4159) (4059:4059:4059))
        (PORT d[7] (3458:3458:3458) (3484:3484:3484))
        (PORT d[8] (3346:3346:3346) (3289:3289:3289))
        (PORT d[9] (3232:3232:3232) (3187:3187:3187))
        (PORT d[10] (3557:3557:3557) (3563:3563:3563))
        (PORT d[11] (3125:3125:3125) (3148:3148:3148))
        (PORT d[12] (3392:3392:3392) (3370:3370:3370))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2403:2403:2403))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (PORT d[0] (3012:3012:3012) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3972:3972:3972))
        (PORT clk (2176:2176:2176) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4514:4514:4514))
        (PORT d[1] (6093:6093:6093) (6276:6276:6276))
        (PORT d[2] (6516:6516:6516) (6750:6750:6750))
        (PORT d[3] (5980:5980:5980) (6259:6259:6259))
        (PORT d[4] (5918:5918:5918) (6046:6046:6046))
        (PORT d[5] (9397:9397:9397) (9288:9288:9288))
        (PORT d[6] (9560:9560:9560) (9437:9437:9437))
        (PORT d[7] (9105:9105:9105) (9007:9007:9007))
        (PORT d[8] (9840:9840:9840) (9659:9659:9659))
        (PORT d[9] (6909:6909:6909) (7146:7146:7146))
        (PORT d[10] (9683:9683:9683) (9558:9558:9558))
        (PORT d[11] (5492:5492:5492) (5732:5732:5732))
        (PORT d[12] (6874:6874:6874) (7108:7108:7108))
        (PORT clk (2172:2172:2172) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2023:2023:2023))
        (PORT clk (2172:2172:2172) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (PORT d[0] (3530:3530:3530) (3357:3357:3357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (2975:2975:2975))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3696:3696:3696))
        (PORT d[1] (2452:2452:2452) (2470:2470:2470))
        (PORT d[2] (3166:3166:3166) (3191:3191:3191))
        (PORT d[3] (3841:3841:3841) (3825:3825:3825))
        (PORT d[4] (2801:2801:2801) (2810:2810:2810))
        (PORT d[5] (2597:2597:2597) (2681:2681:2681))
        (PORT d[6] (2237:2237:2237) (2165:2165:2165))
        (PORT d[7] (3003:3003:3003) (2980:2980:2980))
        (PORT d[8] (3727:3727:3727) (3664:3664:3664))
        (PORT d[9] (3922:3922:3922) (3736:3736:3736))
        (PORT d[10] (2476:2476:2476) (2443:2443:2443))
        (PORT d[11] (3058:3058:3058) (3074:3074:3074))
        (PORT d[12] (2403:2403:2403) (2397:2397:2397))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1860:1860:1860))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (3198:3198:3198) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3990:3990:3990))
        (PORT clk (2188:2188:2188) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (4082:4082:4082))
        (PORT d[1] (6630:6630:6630) (6885:6885:6885))
        (PORT d[2] (5964:5964:5964) (6130:6130:6130))
        (PORT d[3] (5172:5172:5172) (5428:5428:5428))
        (PORT d[4] (4966:4966:4966) (5105:5105:5105))
        (PORT d[5] (9183:9183:9183) (9109:9109:9109))
        (PORT d[6] (8947:8947:8947) (8822:8822:8822))
        (PORT d[7] (10459:10459:10459) (10346:10346:10346))
        (PORT d[8] (9665:9665:9665) (9513:9513:9513))
        (PORT d[9] (5048:5048:5048) (5291:5291:5291))
        (PORT d[10] (9310:9310:9310) (9149:9149:9149))
        (PORT d[11] (4324:4324:4324) (4516:4516:4516))
        (PORT d[12] (4483:4483:4483) (4731:4731:4731))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (1988:1988:1988))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (PORT d[0] (3115:3115:3115) (2964:2964:2964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1418:1418:1418))
        (PORT datab (1571:1571:1571) (1531:1531:1531))
        (PORT datac (1458:1458:1458) (1433:1433:1433))
        (PORT datad (1553:1553:1553) (1474:1474:1474))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1418:1418:1418))
        (PORT datab (1902:1902:1902) (1818:1818:1818))
        (PORT datac (1514:1514:1514) (1434:1434:1434))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2401:2401:2401))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3380:3380:3380))
        (PORT d[1] (2789:2789:2789) (2819:2819:2819))
        (PORT d[2] (3116:3116:3116) (3142:3142:3142))
        (PORT d[3] (3248:3248:3248) (3259:3259:3259))
        (PORT d[4] (3123:3123:3123) (3106:3106:3106))
        (PORT d[5] (2630:2630:2630) (2712:2712:2712))
        (PORT d[6] (3465:3465:3465) (3326:3326:3326))
        (PORT d[7] (3298:3298:3298) (3266:3266:3266))
        (PORT d[8] (3343:3343:3343) (3281:3281:3281))
        (PORT d[9] (2958:2958:2958) (2806:2806:2806))
        (PORT d[10] (3265:3265:3265) (3284:3284:3284))
        (PORT d[11] (3261:3261:3261) (3230:3230:3230))
        (PORT d[12] (2697:2697:2697) (2653:2653:2653))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2126:2126:2126))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (PORT d[0] (3054:3054:3054) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3955:3955:3955))
        (PORT clk (2167:2167:2167) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (4055:4055:4055))
        (PORT d[1] (6927:6927:6927) (7165:7165:7165))
        (PORT d[2] (6550:6550:6550) (6680:6680:6680))
        (PORT d[3] (4082:4082:4082) (4337:4337:4337))
        (PORT d[4] (4954:4954:4954) (5092:5092:5092))
        (PORT d[5] (9511:9511:9511) (9422:9422:9422))
        (PORT d[6] (9587:9587:9587) (9431:9431:9431))
        (PORT d[7] (11168:11168:11168) (11047:11047:11047))
        (PORT d[8] (10248:10248:10248) (10058:10058:10058))
        (PORT d[9] (5426:5426:5426) (5667:5667:5667))
        (PORT d[10] (9648:9648:9648) (9476:9476:9476))
        (PORT d[11] (3976:3976:3976) (4178:4178:4178))
        (PORT d[12] (5112:5112:5112) (5329:5329:5329))
        (PORT clk (2163:2163:2163) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (1983:1983:1983))
        (PORT clk (2163:2163:2163) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (PORT d[0] (5419:5419:5419) (5192:5192:5192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2817:2817:2817))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3270:3270:3270))
        (PORT d[1] (2758:2758:2758) (2765:2765:2765))
        (PORT d[2] (3071:3071:3071) (3056:3056:3056))
        (PORT d[3] (3787:3787:3787) (3776:3776:3776))
        (PORT d[4] (3717:3717:3717) (3674:3674:3674))
        (PORT d[5] (2971:2971:2971) (3043:3043:3043))
        (PORT d[6] (4142:4142:4142) (4043:4043:4043))
        (PORT d[7] (3754:3754:3754) (3765:3765:3765))
        (PORT d[8] (3321:3321:3321) (3266:3266:3266))
        (PORT d[9] (3268:3268:3268) (3220:3220:3220))
        (PORT d[10] (3884:3884:3884) (3868:3868:3868))
        (PORT d[11] (3149:3149:3149) (3174:3174:3174))
        (PORT d[12] (3054:3054:3054) (3049:3049:3049))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2208:2208:2208))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (2865:2865:2865) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (4195:4195:4195))
        (PORT clk (2188:2188:2188) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4541:4541:4541) (4813:4813:4813))
        (PORT d[1] (5739:5739:5739) (5934:5934:5934))
        (PORT d[2] (6495:6495:6495) (6726:6726:6726))
        (PORT d[3] (5972:5972:5972) (6257:6257:6257))
        (PORT d[4] (5921:5921:5921) (6048:6048:6048))
        (PORT d[5] (9375:9375:9375) (9265:9265:9265))
        (PORT d[6] (9294:9294:9294) (9185:9185:9185))
        (PORT d[7] (8783:8783:8783) (8701:8701:8701))
        (PORT d[8] (9806:9806:9806) (9626:9626:9626))
        (PORT d[9] (6556:6556:6556) (6806:6806:6806))
        (PORT d[10] (9403:9403:9403) (9287:9287:9287))
        (PORT d[11] (5182:5182:5182) (5438:5438:5438))
        (PORT d[12] (6544:6544:6544) (6797:6797:6797))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (1966:1966:1966))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (PORT d[0] (3745:3745:3745) (3508:3508:3508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3272:3272:3272))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2685:2685:2685))
        (PORT d[1] (2402:2402:2402) (2407:2407:2407))
        (PORT d[2] (2805:2805:2805) (2807:2807:2807))
        (PORT d[3] (3910:3910:3910) (3903:3903:3903))
        (PORT d[4] (3064:3064:3064) (3018:3018:3018))
        (PORT d[5] (2618:2618:2618) (2704:2704:2704))
        (PORT d[6] (2795:2795:2795) (2688:2688:2688))
        (PORT d[7] (3337:3337:3337) (3304:3304:3304))
        (PORT d[8] (2965:2965:2965) (2898:2898:2898))
        (PORT d[9] (3629:3629:3629) (3466:3466:3466))
        (PORT d[10] (3903:3903:3903) (3890:3890:3890))
        (PORT d[11] (2701:2701:2701) (2661:2661:2661))
        (PORT d[12] (2211:2211:2211) (2137:2137:2137))
        (PORT clk (2242:2242:2242) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2015:2015:2015))
        (PORT clk (2242:2242:2242) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (PORT d[0] (2774:2774:2774) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3989:3989:3989))
        (PORT clk (2206:2206:2206) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (4115:4115:4115))
        (PORT d[1] (6280:6280:6280) (6548:6548:6548))
        (PORT d[2] (5613:5613:5613) (5795:5795:5795))
        (PORT d[3] (5119:5119:5119) (5373:5373:5373))
        (PORT d[4] (4946:4946:4946) (5086:5086:5086))
        (PORT d[5] (8862:8862:8862) (8800:8800:8800))
        (PORT d[6] (8708:8708:8708) (8591:8591:8591))
        (PORT d[7] (10457:10457:10457) (10340:10340:10340))
        (PORT d[8] (9376:9376:9376) (9234:9234:9234))
        (PORT d[9] (4491:4491:4491) (4759:4759:4759))
        (PORT d[10] (8980:8980:8980) (8826:8826:8826))
        (PORT d[11] (4623:4623:4623) (4797:4797:4797))
        (PORT d[12] (4164:4164:4164) (4425:4425:4425))
        (PORT clk (2202:2202:2202) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1767:1767:1767))
        (PORT clk (2202:2202:2202) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2194:2194:2194))
        (PORT d[0] (3829:3829:3829) (3737:3737:3737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2709:2709:2709))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3701:3701:3701))
        (PORT d[1] (2704:2704:2704) (2705:2705:2705))
        (PORT d[2] (3121:3121:3121) (3147:3147:3147))
        (PORT d[3] (3610:3610:3610) (3615:3615:3615))
        (PORT d[4] (3127:3127:3127) (3109:3109:3109))
        (PORT d[5] (2976:2976:2976) (3044:3044:3044))
        (PORT d[6] (3254:3254:3254) (3198:3198:3198))
        (PORT d[7] (2662:2662:2662) (2647:2647:2647))
        (PORT d[8] (3407:3407:3407) (3358:3358:3358))
        (PORT d[9] (3281:3281:3281) (3125:3125:3125))
        (PORT d[10] (3557:3557:3557) (3565:3565:3565))
        (PORT d[11] (3252:3252:3252) (3218:3218:3218))
        (PORT d[12] (2435:2435:2435) (2422:2422:2422))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2083:2083:2083))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (PORT d[0] (3000:3000:3000) (2999:2999:2999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (4005:4005:4005))
        (PORT clk (2167:2167:2167) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4166:4166:4166) (4432:4432:4432))
        (PORT d[1] (3817:3817:3817) (4078:4078:4078))
        (PORT d[2] (6237:6237:6237) (6379:6379:6379))
        (PORT d[3] (5167:5167:5167) (5425:5425:5425))
        (PORT d[4] (4912:4912:4912) (5037:5037:5037))
        (PORT d[5] (9492:9492:9492) (9403:9403:9403))
        (PORT d[6] (8986:8986:8986) (8857:8857:8857))
        (PORT d[7] (10808:10808:10808) (10689:10689:10689))
        (PORT d[8] (9708:9708:9708) (9549:9549:9549))
        (PORT d[9] (5455:5455:5455) (5688:5688:5688))
        (PORT d[10] (9640:9640:9640) (9468:9468:9468))
        (PORT d[11] (3688:3688:3688) (3896:3896:3896))
        (PORT d[12] (4789:4789:4789) (5016:5016:5016))
        (PORT clk (2163:2163:2163) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2048:2048:2048))
        (PORT clk (2163:2163:2163) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (PORT d[0] (5450:5450:5450) (5315:5315:5315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (958:958:958))
        (PORT datab (1670:1670:1670) (1649:1649:1649))
        (PORT datac (1080:1080:1080) (1089:1089:1089))
        (PORT datad (1327:1327:1327) (1257:1257:1257))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1954:1954:1954) (1882:1882:1882))
        (PORT datab (1577:1577:1577) (1538:1538:1538))
        (PORT datac (1872:1872:1872) (1843:1843:1843))
        (PORT datad (1100:1100:1100) (1001:1001:1001))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (2203:2203:2203) (2125:2125:2125))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1192:1192:1192))
        (PORT datab (782:782:782) (809:809:809))
        (PORT datac (988:988:988) (933:933:933))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2533:2533:2533) (2440:2440:2440))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1549:1549:1549))
        (PORT datab (1271:1271:1271) (1229:1229:1229))
        (PORT datac (1434:1434:1434) (1349:1349:1349))
        (PORT datad (1153:1153:1153) (1133:1133:1133))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (832:832:832))
        (PORT datab (316:316:316) (392:392:392))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (721:721:721) (706:706:706))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1095:1095:1095))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1152:1152:1152) (1127:1127:1127))
        (PORT datad (669:669:669) (636:636:636))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (928:928:928))
        (PORT datab (929:929:929) (865:865:865))
        (PORT datac (1308:1308:1308) (1273:1273:1273))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (928:928:928))
        (PORT datab (669:669:669) (648:648:648))
        (PORT datac (1247:1247:1247) (1206:1206:1206))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT datac (956:956:956) (924:924:924))
        (PORT datad (715:715:715) (694:694:694))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (937:937:937) (873:873:873))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2372:2372:2372))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2155:2155:2155) (2071:2071:2071))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1341:1341:1341))
        (PORT clk (2280:2280:2280) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3693:3693:3693))
        (PORT d[1] (1507:1507:1507) (1498:1498:1498))
        (PORT d[2] (2018:2018:2018) (1957:1957:1957))
        (PORT d[3] (1383:1383:1383) (1357:1357:1357))
        (PORT d[4] (1748:1748:1748) (1717:1717:1717))
        (PORT d[5] (2590:2590:2590) (2513:2513:2513))
        (PORT d[6] (2646:2646:2646) (2569:2569:2569))
        (PORT d[7] (2587:2587:2587) (2512:2512:2512))
        (PORT d[8] (1385:1385:1385) (1353:1353:1353))
        (PORT d[9] (1755:1755:1755) (1752:1752:1752))
        (PORT d[10] (1056:1056:1056) (1069:1069:1069))
        (PORT d[11] (3869:3869:3869) (3782:3782:3782))
        (PORT d[12] (1021:1021:1021) (1013:1013:1013))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1639:1639:1639))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (PORT d[0] (1740:1740:1740) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4447:4447:4447) (4679:4679:4679))
        (PORT clk (2241:2241:2241) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6284:6284:6284) (6575:6575:6575))
        (PORT d[1] (5632:5632:5632) (5911:5911:5911))
        (PORT d[2] (5625:5625:5625) (5925:5925:5925))
        (PORT d[3] (6893:6893:6893) (7143:7143:7143))
        (PORT d[4] (7219:7219:7219) (7456:7456:7456))
        (PORT d[5] (7184:7184:7184) (7133:7133:7133))
        (PORT d[6] (6854:6854:6854) (6851:6851:6851))
        (PORT d[7] (6891:6891:6891) (6851:6851:6851))
        (PORT d[8] (5914:5914:5914) (5933:5933:5933))
        (PORT d[9] (5272:5272:5272) (5578:5578:5578))
        (PORT d[10] (7172:7172:7172) (7118:7118:7118))
        (PORT d[11] (5522:5522:5522) (5735:5735:5735))
        (PORT d[12] (5693:5693:5693) (5878:5878:5878))
        (PORT clk (2237:2237:2237) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1658:1658:1658))
        (PORT clk (2237:2237:2237) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2230:2230:2230))
        (PORT d[0] (4844:4844:4844) (4860:4860:4860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1487:1487:1487))
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2334:2334:2334))
        (PORT d[1] (2382:2382:2382) (2374:2374:2374))
        (PORT d[2] (3757:3757:3757) (3725:3725:3725))
        (PORT d[3] (3713:3713:3713) (3649:3649:3649))
        (PORT d[4] (3910:3910:3910) (3924:3924:3924))
        (PORT d[5] (2760:2760:2760) (2780:2780:2780))
        (PORT d[6] (3447:3447:3447) (3417:3417:3417))
        (PORT d[7] (3383:3383:3383) (3361:3361:3361))
        (PORT d[8] (3617:3617:3617) (3523:3523:3523))
        (PORT d[9] (3674:3674:3674) (3648:3648:3648))
        (PORT d[10] (4010:4010:4010) (4068:4068:4068))
        (PORT d[11] (3512:3512:3512) (3552:3552:3552))
        (PORT d[12] (4199:4199:4199) (4194:4194:4194))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2176:2176:2176))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (PORT d[0] (2539:2539:2539) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4142:4142:4142) (4400:4400:4400))
        (PORT clk (2216:2216:2216) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6041:6041:6041) (6399:6399:6399))
        (PORT d[1] (4788:4788:4788) (5023:5023:5023))
        (PORT d[2] (5501:5501:5501) (5740:5740:5740))
        (PORT d[3] (4924:4924:4924) (5229:5229:5229))
        (PORT d[4] (6338:6338:6338) (6487:6487:6487))
        (PORT d[5] (8395:8395:8395) (8317:8317:8317))
        (PORT d[6] (8504:8504:8504) (8401:8401:8401))
        (PORT d[7] (8081:8081:8081) (8003:8003:8003))
        (PORT d[8] (8764:8764:8764) (8606:8606:8606))
        (PORT d[9] (5572:5572:5572) (5852:5852:5852))
        (PORT d[10] (8379:8379:8379) (8293:8293:8293))
        (PORT d[11] (5816:5816:5816) (6070:6070:6070))
        (PORT d[12] (5524:5524:5524) (5799:5799:5799))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2140:2140:2140))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (PORT d[0] (4142:4142:4142) (3958:3958:3958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1412:1412:1412))
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1536:1536:1536))
        (PORT d[1] (2069:2069:2069) (2066:2066:2066))
        (PORT d[2] (3709:3709:3709) (3672:3672:3672))
        (PORT d[3] (3447:3447:3447) (3437:3437:3437))
        (PORT d[4] (3398:3398:3398) (3368:3368:3368))
        (PORT d[5] (2550:2550:2550) (2601:2601:2601))
        (PORT d[6] (2879:2879:2879) (2779:2779:2779))
        (PORT d[7] (3526:3526:3526) (3447:3447:3447))
        (PORT d[8] (3646:3646:3646) (3564:3564:3564))
        (PORT d[9] (2891:2891:2891) (2801:2801:2801))
        (PORT d[10] (2729:2729:2729) (2679:2679:2679))
        (PORT d[11] (2677:2677:2677) (2633:2633:2633))
        (PORT d[12] (1314:1314:1314) (1293:1293:1293))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1492:1492:1492))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (PORT d[0] (2910:2910:2910) (2723:2723:2723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (4216:4216:4216))
        (PORT clk (2233:2233:2233) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (5942:5942:5942))
        (PORT d[1] (5314:5314:5314) (5605:5605:5605))
        (PORT d[2] (6673:6673:6673) (6939:6939:6939))
        (PORT d[3] (4510:4510:4510) (4793:4793:4793))
        (PORT d[4] (6793:6793:6793) (6996:6996:6996))
        (PORT d[5] (7888:7888:7888) (7856:7856:7856))
        (PORT d[6] (7670:7670:7670) (7580:7580:7580))
        (PORT d[7] (9415:9415:9415) (9318:9318:9318))
        (PORT d[8] (8380:8380:8380) (8264:8264:8264))
        (PORT d[9] (5687:5687:5687) (5885:5885:5885))
        (PORT d[10] (8009:8009:8009) (7883:7883:7883))
        (PORT d[11] (6033:6033:6033) (6339:6339:6339))
        (PORT d[12] (5176:5176:5176) (5427:5427:5427))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1761:1761:1761))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (PORT d[0] (5916:5916:5916) (5521:5521:5521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1251:1251:1251))
        (PORT datab (282:282:282) (351:351:351))
        (PORT datac (1319:1319:1319) (1296:1296:1296))
        (PORT datad (704:704:704) (658:658:658))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (1748:1748:1748))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2314:2314:2314))
        (PORT d[1] (2340:2340:2340) (2320:2320:2320))
        (PORT d[2] (3786:3786:3786) (3760:3760:3760))
        (PORT d[3] (3051:3051:3051) (3031:3031:3031))
        (PORT d[4] (3691:3691:3691) (3680:3680:3680))
        (PORT d[5] (2918:2918:2918) (2978:2978:2978))
        (PORT d[6] (3102:3102:3102) (3084:3084:3084))
        (PORT d[7] (3708:3708:3708) (3676:3676:3676))
        (PORT d[8] (3941:3941:3941) (3834:3834:3834))
        (PORT d[9] (3626:3626:3626) (3592:3592:3592))
        (PORT d[10] (4000:4000:4000) (4054:4054:4054))
        (PORT d[11] (3915:3915:3915) (3971:3971:3971))
        (PORT d[12] (3922:3922:3922) (3952:3952:3952))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2074:2074:2074))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (PORT d[0] (3069:3069:3069) (3049:3049:3049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4402:4402:4402))
        (PORT clk (2201:2201:2201) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5693:5693:5693) (6061:6061:6061))
        (PORT d[1] (4779:4779:4779) (4991:4991:4991))
        (PORT d[2] (5139:5139:5139) (5398:5398:5398))
        (PORT d[3] (4867:4867:4867) (5152:5152:5152))
        (PORT d[4] (5994:5994:5994) (6152:6152:6152))
        (PORT d[5] (8035:8035:8035) (7958:7958:7958))
        (PORT d[6] (8151:8151:8151) (8055:8055:8055))
        (PORT d[7] (7504:7504:7504) (7455:7455:7455))
        (PORT d[8] (8406:8406:8406) (8248:8248:8248))
        (PORT d[9] (5171:5171:5171) (5452:5452:5452))
        (PORT d[10] (8027:8027:8027) (7948:7948:7948))
        (PORT d[11] (5491:5491:5491) (5759:5759:5759))
        (PORT d[12] (5149:5149:5149) (5424:5424:5424))
        (PORT clk (2197:2197:2197) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1969:1969:1969))
        (PORT clk (2197:2197:2197) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2193:2193:2193))
        (PORT d[0] (4080:4080:4080) (3807:3807:3807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (846:846:846))
        (PORT datab (836:836:836) (760:760:760))
        (PORT datac (2348:2348:2348) (2342:2342:2342))
        (PORT datad (1352:1352:1352) (1312:1312:1312))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2009:2009:2009))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2658:2658:2658))
        (PORT d[1] (2682:2682:2682) (2680:2680:2680))
        (PORT d[2] (3432:3432:3432) (3423:3423:3423))
        (PORT d[3] (3053:3053:3053) (3031:3031:3031))
        (PORT d[4] (2780:2780:2780) (2790:2790:2790))
        (PORT d[5] (2607:2607:2607) (2687:2687:2687))
        (PORT d[6] (1599:1599:1599) (1566:1566:1566))
        (PORT d[7] (2250:2250:2250) (2192:2192:2192))
        (PORT d[8] (3372:3372:3372) (3316:3316:3316))
        (PORT d[9] (2280:2280:2280) (2214:2214:2214))
        (PORT d[10] (3428:3428:3428) (3399:3399:3399))
        (PORT d[11] (2361:2361:2361) (2304:2304:2304))
        (PORT d[12] (2297:2297:2297) (2246:2246:2246))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2061:2061:2061))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT d[0] (3005:3005:3005) (2919:2919:2919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3985:3985:3985) (4191:4191:4191))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (5228:5228:5228))
        (PORT d[1] (4652:4652:4652) (4966:4966:4966))
        (PORT d[2] (5979:5979:5979) (6256:6256:6256))
        (PORT d[3] (5527:5527:5527) (5802:5802:5802))
        (PORT d[4] (7145:7145:7145) (7354:7354:7354))
        (PORT d[5] (7480:7480:7480) (7444:7444:7444))
        (PORT d[6] (7277:7277:7277) (7196:7196:7196))
        (PORT d[7] (8678:8678:8678) (8586:8586:8586))
        (PORT d[8] (8403:8403:8403) (8300:8300:8300))
        (PORT d[9] (5028:5028:5028) (5241:5241:5241))
        (PORT d[10] (8726:8726:8726) (8638:8638:8638))
        (PORT d[11] (5264:5264:5264) (5583:5583:5583))
        (PORT d[12] (4499:4499:4499) (4771:4771:4771))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1923:1923:1923))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (PORT d[0] (5854:5854:5854) (5608:5608:5608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2338:2338:2338))
        (PORT clk (2231:2231:2231) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2697:2697:2697))
        (PORT d[1] (2692:2692:2692) (2679:2679:2679))
        (PORT d[2] (4141:4141:4141) (4164:4164:4164))
        (PORT d[3] (3383:3383:3383) (3345:3345:3345))
        (PORT d[4] (3142:3142:3142) (3142:3142:3142))
        (PORT d[5] (2925:2925:2925) (2990:2990:2990))
        (PORT d[6] (2223:2223:2223) (2164:2164:2164))
        (PORT d[7] (2802:2802:2802) (2707:2707:2707))
        (PORT d[8] (3641:3641:3641) (3575:3575:3575))
        (PORT d[9] (2868:2868:2868) (2777:2777:2777))
        (PORT d[10] (4041:4041:4041) (3933:3933:3933))
        (PORT d[11] (2351:2351:2351) (2304:2304:2304))
        (PORT d[12] (2358:2358:2358) (2313:2313:2313))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2162:2162:2162))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (PORT d[0] (2858:2858:2858) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3890:3890:3890))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5214:5214:5214) (5493:5493:5493))
        (PORT d[1] (4553:4553:4553) (4833:4833:4833))
        (PORT d[2] (5294:5294:5294) (5602:5602:5602))
        (PORT d[3] (4564:4564:4564) (4866:4866:4866))
        (PORT d[4] (6789:6789:6789) (7003:7003:7003))
        (PORT d[5] (7792:7792:7792) (7751:7751:7751))
        (PORT d[6] (7631:7631:7631) (7537:7537:7537))
        (PORT d[7] (8030:8030:8030) (7961:7961:7961))
        (PORT d[8] (8008:8008:8008) (7916:7916:7916))
        (PORT d[9] (4742:4742:4742) (4985:4985:4985))
        (PORT d[10] (8388:8388:8388) (8314:8314:8314))
        (PORT d[11] (5641:5641:5641) (5943:5943:5943))
        (PORT d[12] (8158:8158:8158) (7988:7988:7988))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1853:1853:1853))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (3268:3268:3268) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1051:1051:1051))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1794:1794:1794))
        (PORT d[1] (1820:1820:1820) (1791:1791:1791))
        (PORT d[2] (1694:1694:1694) (1659:1659:1659))
        (PORT d[3] (1372:1372:1372) (1347:1347:1347))
        (PORT d[4] (1738:1738:1738) (1725:1725:1725))
        (PORT d[5] (1973:1973:1973) (1916:1916:1916))
        (PORT d[6] (2810:2810:2810) (2716:2716:2716))
        (PORT d[7] (2279:2279:2279) (2214:2214:2214))
        (PORT d[8] (1427:1427:1427) (1396:1396:1396))
        (PORT d[9] (1764:1764:1764) (1759:1759:1759))
        (PORT d[10] (2088:2088:2088) (2072:2072:2072))
        (PORT d[11] (1582:1582:1582) (1547:1547:1547))
        (PORT d[12] (1707:1707:1707) (1692:1692:1692))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1727:1727:1727))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (PORT d[0] (2863:2863:2863) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (4336:4336:4336))
        (PORT clk (2228:2228:2228) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5944:5944:5944) (6244:6244:6244))
        (PORT d[1] (5265:5265:5265) (5552:5552:5552))
        (PORT d[2] (5331:5331:5331) (5645:5645:5645))
        (PORT d[3] (6227:6227:6227) (6493:6493:6493))
        (PORT d[4] (7224:7224:7224) (7468:7468:7468))
        (PORT d[5] (6814:6814:6814) (6774:6774:6774))
        (PORT d[6] (6163:6163:6163) (6178:6178:6178))
        (PORT d[7] (6558:6558:6558) (6528:6528:6528))
        (PORT d[8] (6578:6578:6578) (6569:6569:6569))
        (PORT d[9] (6115:6115:6115) (6333:6333:6333))
        (PORT d[10] (6779:6779:6779) (6726:6726:6726))
        (PORT d[11] (5820:5820:5820) (6029:6029:6029))
        (PORT d[12] (5365:5365:5365) (5560:5560:5560))
        (PORT clk (2224:2224:2224) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1808:1808:1808))
        (PORT clk (2224:2224:2224) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (PORT d[0] (2995:2995:2995) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2067:2067:2067))
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2698:2698:2698))
        (PORT d[1] (2665:2665:2665) (2635:2635:2635))
        (PORT d[2] (3765:3765:3765) (3743:3743:3743))
        (PORT d[3] (3351:3351:3351) (3313:3313:3313))
        (PORT d[4] (3134:3134:3134) (3133:3133:3133))
        (PORT d[5] (2919:2919:2919) (2983:2983:2983))
        (PORT d[6] (2263:2263:2263) (2199:2199:2199))
        (PORT d[7] (2271:2271:2271) (2215:2215:2215))
        (PORT d[8] (3657:3657:3657) (3596:3596:3596))
        (PORT d[9] (2559:2559:2559) (2483:2483:2483))
        (PORT d[10] (3474:3474:3474) (3452:3452:3452))
        (PORT d[11] (2305:2305:2305) (2252:2252:2252))
        (PORT d[12] (2609:2609:2609) (2525:2525:2525))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (1882:1882:1882))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (PORT d[0] (2672:2672:2672) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (3886:3886:3886))
        (PORT clk (2201:2201:2201) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (5200:5200:5200))
        (PORT d[1] (4540:4540:4540) (4829:4829:4829))
        (PORT d[2] (5340:5340:5340) (5651:5651:5651))
        (PORT d[3] (5189:5189:5189) (5472:5472:5472))
        (PORT d[4] (6812:6812:6812) (7028:7028:7028))
        (PORT d[5] (7785:7785:7785) (7744:7744:7744))
        (PORT d[6] (7610:7610:7610) (7516:7516:7516))
        (PORT d[7] (8333:8333:8333) (8257:8257:8257))
        (PORT d[8] (8029:8029:8029) (7937:7937:7937))
        (PORT d[9] (4523:4523:4523) (4787:4787:4787))
        (PORT d[10] (8409:8409:8409) (8337:8337:8337))
        (PORT d[11] (5647:5647:5647) (5953:5953:5953))
        (PORT d[12] (4521:4521:4521) (4793:4793:4793))
        (PORT clk (2197:2197:2197) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1806:1806:1806))
        (PORT clk (2197:2197:2197) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (PORT d[0] (3034:3034:3034) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2377:2377:2377))
        (PORT datab (1025:1025:1025) (943:943:943))
        (PORT datac (1766:1766:1766) (1759:1759:1759))
        (PORT datad (1440:1440:1440) (1366:1366:1366))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1406:1406:1406))
        (PORT datab (1978:1978:1978) (1834:1834:1834))
        (PORT datac (1977:1977:1977) (1927:1927:1927))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1908:1908:1908) (1878:1878:1878))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (271:271:271))
        (PORT datab (1444:1444:1444) (1360:1360:1360))
        (PORT datac (974:974:974) (955:955:955))
        (PORT datad (216:216:216) (237:237:237))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2844:2844:2844) (2650:2650:2650))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1330:1330:1330))
        (PORT datab (225:225:225) (253:253:253))
        (PORT datac (1239:1239:1239) (1214:1214:1214))
        (PORT datad (869:869:869) (807:807:807))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1248:1248:1248))
        (PORT datab (1336:1336:1336) (1288:1288:1288))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (626:626:626) (570:570:570))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1005:1005:1005))
        (PORT datab (1338:1338:1338) (1291:1291:1291))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1246:1246:1246))
        (PORT datab (1540:1540:1540) (1474:1474:1474))
        (PORT datac (1233:1233:1233) (1187:1187:1187))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (674:674:674))
        (PORT datab (762:762:762) (791:791:791))
        (PORT datac (1235:1235:1235) (1189:1189:1189))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT datab (1444:1444:1444) (1360:1360:1360))
        (PORT datad (215:215:215) (236:236:236))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (666:666:666) (650:650:650))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2372:2372:2372))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2155:2155:2155) (2071:2071:2071))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (356:356:356))
        (PORT datab (537:537:537) (567:567:567))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2203:2203:2203))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (2976:2976:2976))
        (PORT d[1] (2390:2390:2390) (2407:2407:2407))
        (PORT d[2] (3382:3382:3382) (3358:3358:3358))
        (PORT d[3] (3348:3348:3348) (3323:3323:3323))
        (PORT d[4] (3393:3393:3393) (3357:3357:3357))
        (PORT d[5] (2993:2993:2993) (3084:3084:3084))
        (PORT d[6] (2238:2238:2238) (2171:2171:2171))
        (PORT d[7] (2934:2934:2934) (2883:2883:2883))
        (PORT d[8] (3014:3014:3014) (2953:2953:2953))
        (PORT d[9] (3932:3932:3932) (3872:3872:3872))
        (PORT d[10] (2153:2153:2153) (2136:2136:2136))
        (PORT d[11] (3281:3281:3281) (3227:3227:3227))
        (PORT d[12] (1586:1586:1586) (1521:1521:1521))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1535:1535:1535))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (2793:2793:2793) (2689:2689:2689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3864:3864:3864) (4134:4134:4134))
        (PORT clk (2226:2226:2226) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4899:4899:4899) (5175:5175:5175))
        (PORT d[1] (5933:5933:5933) (6208:6208:6208))
        (PORT d[2] (4894:4894:4894) (5078:5078:5078))
        (PORT d[3] (4151:4151:4151) (4441:4441:4441))
        (PORT d[4] (4978:4978:4978) (5127:5127:5127))
        (PORT d[5] (8505:8505:8505) (8451:8451:8451))
        (PORT d[6] (7972:7972:7972) (7869:7869:7869))
        (PORT d[7] (9789:9789:9789) (9694:9694:9694))
        (PORT d[8] (8662:8662:8662) (8537:8537:8537))
        (PORT d[9] (4373:4373:4373) (4583:4583:4583))
        (PORT d[10] (8645:8645:8645) (8499:8499:8499))
        (PORT d[11] (6703:6703:6703) (6998:6998:6998))
        (PORT d[12] (4104:4104:4104) (4359:4359:4359))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1456:1456:1456))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (PORT d[0] (3254:3254:3254) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1999:1999:1999))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2670:2670:2670))
        (PORT d[1] (3071:3071:3071) (3062:3062:3062))
        (PORT d[2] (3083:3083:3083) (3071:3071:3071))
        (PORT d[3] (4134:4134:4134) (4105:4105:4105))
        (PORT d[4] (4005:4005:4005) (3948:3948:3948))
        (PORT d[5] (3532:3532:3532) (3568:3568:3568))
        (PORT d[6] (3964:3964:3964) (3904:3904:3904))
        (PORT d[7] (2728:2728:2728) (2727:2727:2727))
        (PORT d[8] (3667:3667:3667) (3592:3592:3592))
        (PORT d[9] (3587:3587:3587) (3558:3558:3558))
        (PORT d[10] (3585:3585:3585) (3601:3601:3601))
        (PORT d[11] (3496:3496:3496) (3511:3511:3511))
        (PORT d[12] (3342:3342:3342) (3319:3319:3319))
        (PORT clk (2236:2236:2236) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2249:2249:2249))
        (PORT clk (2236:2236:2236) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (PORT d[0] (3047:3047:3047) (3018:3018:3018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3619:3619:3619))
        (PORT clk (2200:2200:2200) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6810:6810:6810) (7161:7161:7161))
        (PORT d[1] (3731:3731:3731) (3973:3973:3973))
        (PORT d[2] (6187:6187:6187) (6426:6426:6426))
        (PORT d[3] (5654:5654:5654) (5945:5945:5945))
        (PORT d[4] (6331:6331:6331) (6481:6481:6481))
        (PORT d[5] (9046:9046:9046) (8947:8947:8947))
        (PORT d[6] (9210:9210:9210) (9096:9096:9096))
        (PORT d[7] (8808:8808:8808) (8719:8719:8719))
        (PORT d[8] (9504:9504:9504) (9336:9336:9336))
        (PORT d[9] (6242:6242:6242) (6500:6500:6500))
        (PORT d[10] (9042:9042:9042) (8937:8937:8937))
        (PORT d[11] (4860:4860:4860) (5129:5129:5129))
        (PORT d[12] (6521:6521:6521) (6772:6772:6772))
        (PORT clk (2196:2196:2196) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1720:1720:1720))
        (PORT clk (2196:2196:2196) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2189:2189:2189))
        (PORT d[0] (4152:4152:4152) (3897:3897:3897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1921:1921:1921))
        (PORT clk (2268:2268:2268) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (3000:3000:3000))
        (PORT d[1] (2454:2454:2454) (2470:2470:2470))
        (PORT d[2] (3098:3098:3098) (3096:3096:3096))
        (PORT d[3] (3413:3413:3413) (3399:3399:3399))
        (PORT d[4] (3405:3405:3405) (3356:3356:3356))
        (PORT d[5] (2643:2643:2643) (2720:2720:2720))
        (PORT d[6] (3505:3505:3505) (3377:3377:3377))
        (PORT d[7] (1967:1967:1967) (1955:1955:1955))
        (PORT d[8] (3301:3301:3301) (3230:3230:3230))
        (PORT d[9] (3908:3908:3908) (3839:3839:3839))
        (PORT d[10] (2413:2413:2413) (2368:2368:2368))
        (PORT d[11] (3261:3261:3261) (3199:3199:3199))
        (PORT d[12] (1381:1381:1381) (1350:1350:1350))
        (PORT clk (2265:2265:2265) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1511:1511:1511))
        (PORT clk (2265:2265:2265) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (PORT d[0] (3198:3198:3198) (3001:3001:3001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3890:3890:3890) (4158:4158:4158))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4851:4851:4851) (5131:5131:5131))
        (PORT d[1] (5942:5942:5942) (6215:6215:6215))
        (PORT d[2] (5167:5167:5167) (5338:5338:5338))
        (PORT d[3] (4821:4821:4821) (5088:5088:5088))
        (PORT d[4] (5307:5307:5307) (5442:5442:5442))
        (PORT d[5] (8224:8224:8224) (8183:8183:8183))
        (PORT d[6] (7988:7988:7988) (7890:7890:7890))
        (PORT d[7] (9748:9748:9748) (9648:9648:9648))
        (PORT d[8] (8693:8693:8693) (8569:8569:8569))
        (PORT d[9] (4129:4129:4129) (4363:4363:4363))
        (PORT d[10] (8321:8321:8321) (8187:8187:8187))
        (PORT d[11] (6719:6719:6719) (7014:7014:7014))
        (PORT d[12] (4144:4144:4144) (4397:4397:4397))
        (PORT clk (2225:2225:2225) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1467:1467:1467))
        (PORT clk (2225:2225:2225) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2218:2218:2218))
        (PORT d[0] (2837:2837:2837) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1939:1939:1939))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3312:3312:3312))
        (PORT d[1] (3415:3415:3415) (3399:3399:3399))
        (PORT d[2] (3416:3416:3416) (3395:3395:3395))
        (PORT d[3] (4122:4122:4122) (4095:4095:4095))
        (PORT d[4] (3557:3557:3557) (3579:3579:3579))
        (PORT d[5] (3849:3849:3849) (3868:3868:3868))
        (PORT d[6] (3987:3987:3987) (3933:3933:3933))
        (PORT d[7] (3014:3014:3014) (3001:3001:3001))
        (PORT d[8] (3280:3280:3280) (3194:3194:3194))
        (PORT d[9] (3991:3991:3991) (3947:3947:3947))
        (PORT d[10] (3910:3910:3910) (3927:3927:3927))
        (PORT d[11] (3495:3495:3495) (3532:3532:3532))
        (PORT d[12] (3697:3697:3697) (3659:3659:3659))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2059:2059:2059))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (PORT d[0] (2773:2773:2773) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3991:3991:3991))
        (PORT clk (2211:2211:2211) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6453:6453:6453) (6812:6812:6812))
        (PORT d[1] (4095:4095:4095) (4336:4336:4336))
        (PORT d[2] (5832:5832:5832) (6066:6066:6066))
        (PORT d[3] (5279:5279:5279) (5577:5577:5577))
        (PORT d[4] (6658:6658:6658) (6791:6791:6791))
        (PORT d[5] (8737:8737:8737) (8648:8648:8648))
        (PORT d[6] (8855:8855:8855) (8746:8746:8746))
        (PORT d[7] (7815:7815:7815) (7764:7764:7764))
        (PORT d[8] (9094:9094:9094) (8924:8924:8924))
        (PORT d[9] (5862:5862:5862) (6130:6130:6130))
        (PORT d[10] (8714:8714:8714) (8621:8621:8621))
        (PORT d[11] (4533:4533:4533) (4809:4809:4809))
        (PORT d[12] (5835:5835:5835) (6097:6097:6097))
        (PORT clk (2207:2207:2207) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (1833:1833:1833))
        (PORT clk (2207:2207:2207) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (PORT d[0] (3866:3866:3866) (3707:3707:3707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2362:2362:2362) (2318:2318:2318))
        (PORT datab (2358:2358:2358) (2247:2247:2247))
        (PORT datac (1486:1486:1486) (1371:1371:1371))
        (PORT datad (1337:1337:1337) (1294:1294:1294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2357:2357:2357) (2312:2312:2312))
        (PORT datab (1494:1494:1494) (1373:1373:1373))
        (PORT datac (1717:1717:1717) (1682:1682:1682))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1875:1875:1875))
        (PORT clk (2195:2195:2195) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (2981:2981:2981))
        (PORT d[1] (2751:2751:2751) (2758:2758:2758))
        (PORT d[2] (3469:3469:3469) (3512:3512:3512))
        (PORT d[3] (3765:3765:3765) (3747:3747:3747))
        (PORT d[4] (3065:3065:3065) (3044:3044:3044))
        (PORT d[5] (2830:2830:2830) (2886:2886:2886))
        (PORT d[6] (3571:3571:3571) (3501:3501:3501))
        (PORT d[7] (3093:3093:3093) (3122:3122:3122))
        (PORT d[8] (3274:3274:3274) (3190:3190:3190))
        (PORT d[9] (3538:3538:3538) (3476:3476:3476))
        (PORT d[10] (3589:3589:3589) (3608:3608:3608))
        (PORT d[11] (3162:3162:3162) (3177:3177:3177))
        (PORT d[12] (3058:3058:3058) (3048:3048:3048))
        (PORT clk (2192:2192:2192) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2151:2151:2151))
        (PORT clk (2192:2192:2192) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (PORT d[0] (3209:3209:3209) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3647:3647:3647))
        (PORT clk (2156:2156:2156) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4551:4551:4551))
        (PORT d[1] (6405:6405:6405) (6571:6571:6571))
        (PORT d[2] (6840:6840:6840) (7058:7058:7058))
        (PORT d[3] (6331:6331:6331) (6602:6602:6602))
        (PORT d[4] (5944:5944:5944) (6070:6070:6070))
        (PORT d[5] (9706:9706:9706) (9581:9581:9581))
        (PORT d[6] (9925:9925:9925) (9788:9788:9788))
        (PORT d[7] (9127:9127:9127) (9030:9030:9030))
        (PORT d[8] (10190:10190:10190) (10000:10000:10000))
        (PORT d[9] (6932:6932:6932) (7171:7171:7171))
        (PORT d[10] (9698:9698:9698) (9567:9567:9567))
        (PORT d[11] (5512:5512:5512) (5754:5754:5754))
        (PORT d[12] (7222:7222:7222) (7454:7454:7454))
        (PORT clk (2152:2152:2152) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2080:2080:2080))
        (PORT clk (2152:2152:2152) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2147:2147:2147))
        (PORT d[0] (3464:3464:3464) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1591:1591:1591))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3292:3292:3292))
        (PORT d[1] (3335:3335:3335) (3301:3301:3301))
        (PORT d[2] (3087:3087:3087) (3073:3073:3073))
        (PORT d[3] (4117:4117:4117) (4084:4084:4084))
        (PORT d[4] (3679:3679:3679) (3637:3637:3637))
        (PORT d[5] (2971:2971:2971) (3043:3043:3043))
        (PORT d[6] (4137:4137:4137) (4037:4037:4037))
        (PORT d[7] (3491:3491:3491) (3518:3518:3518))
        (PORT d[8] (3600:3600:3600) (3491:3491:3491))
        (PORT d[9] (3225:3225:3225) (3179:3179:3179))
        (PORT d[10] (3863:3863:3863) (3857:3857:3857))
        (PORT d[11] (3140:3140:3140) (3164:3164:3164))
        (PORT d[12] (3426:3426:3426) (3401:3401:3401))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2212:2212:2212))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (2899:2899:2899) (2834:2834:2834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3878:3878:3878))
        (PORT clk (2183:2183:2183) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4243:4243:4243) (4531:4531:4531))
        (PORT d[1] (6377:6377:6377) (6540:6540:6540))
        (PORT d[2] (6521:6521:6521) (6753:6753:6753))
        (PORT d[3] (5999:5999:5999) (6283:6283:6283))
        (PORT d[4] (5628:5628:5628) (5772:5772:5772))
        (PORT d[5] (9422:9422:9422) (9313:9313:9313))
        (PORT d[6] (9580:9580:9580) (9459:9459:9459))
        (PORT d[7] (7816:7816:7816) (7769:7769:7769))
        (PORT d[8] (9850:9850:9850) (9673:9673:9673))
        (PORT d[9] (6557:6557:6557) (6807:6807:6807))
        (PORT d[10] (9378:9378:9378) (9263:9263:9263))
        (PORT d[11] (5183:5183:5183) (5439:5439:5439))
        (PORT d[12] (6879:6879:6879) (7121:7121:7121))
        (PORT clk (2179:2179:2179) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (1992:1992:1992))
        (PORT clk (2179:2179:2179) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (PORT d[0] (3169:3169:3169) (2972:2972:2972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2170:2170:2170))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2681:2681:2681))
        (PORT d[1] (2434:2434:2434) (2439:2439:2439))
        (PORT d[2] (2791:2791:2791) (2797:2797:2797))
        (PORT d[3] (4247:4247:4247) (4230:4230:4230))
        (PORT d[4] (3086:3086:3086) (3074:3074:3074))
        (PORT d[5] (2930:2930:2930) (3019:3019:3019))
        (PORT d[6] (2219:2219:2219) (2150:2150:2150))
        (PORT d[7] (2922:2922:2922) (2872:2872:2872))
        (PORT d[8] (2963:2963:2963) (2901:2901:2901))
        (PORT d[9] (3588:3588:3588) (3531:3531:3531))
        (PORT d[10] (1840:1840:1840) (1828:1828:1828))
        (PORT d[11] (2972:2972:2972) (2924:2924:2924))
        (PORT d[12] (2021:2021:2021) (1969:1969:1969))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1746:1746:1746))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT d[0] (2670:2670:2670) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3721:3721:3721) (3969:3969:3969))
        (PORT clk (2218:2218:2218) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (5480:5480:5480))
        (PORT d[1] (6283:6283:6283) (6547:6547:6547))
        (PORT d[2] (5263:5263:5263) (5448:5448:5448))
        (PORT d[3] (4491:4491:4491) (4773:4773:4773))
        (PORT d[4] (4977:4977:4977) (5124:5124:5124))
        (PORT d[5] (8560:8560:8560) (8508:8508:8508))
        (PORT d[6] (8350:8350:8350) (8240:8240:8240))
        (PORT d[7] (10138:10138:10138) (10033:10033:10033))
        (PORT d[8] (8998:8998:8998) (8867:8867:8867))
        (PORT d[9] (4800:4800:4800) (5057:5057:5057))
        (PORT d[10] (8648:8648:8648) (8508:8508:8508))
        (PORT d[11] (7067:7067:7067) (7355:7355:7355))
        (PORT d[12] (4107:4107:4107) (4365:4365:4365))
        (PORT clk (2214:2214:2214) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1482:1482:1482))
        (PORT clk (2214:2214:2214) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2206:2206:2206))
        (PORT d[0] (2034:2034:2034) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2179:2179:2179))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2975:2975:2975))
        (PORT d[1] (2386:2386:2386) (2402:2402:2402))
        (PORT d[2] (2798:2798:2798) (2805:2805:2805))
        (PORT d[3] (3384:3384:3384) (3372:3372:3372))
        (PORT d[4] (3095:3095:3095) (3080:3080:3080))
        (PORT d[5] (2254:2254:2254) (2314:2314:2314))
        (PORT d[6] (3162:3162:3162) (3053:3053:3053))
        (PORT d[7] (2020:2020:2020) (2001:2001:2001))
        (PORT d[8] (3004:3004:3004) (2942:2942:2942))
        (PORT d[9] (3571:3571:3571) (3517:3517:3517))
        (PORT d[10] (2146:2146:2146) (2128:2128:2128))
        (PORT d[11] (2948:2948:2948) (2901:2901:2901))
        (PORT d[12] (1656:1656:1656) (1608:1608:1608))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1814:1814:1814))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT d[0] (2473:2473:2473) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (4139:4139:4139))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5157:5157:5157) (5419:5419:5419))
        (PORT d[1] (5992:5992:5992) (6268:6268:6268))
        (PORT d[2] (5288:5288:5288) (5473:5473:5473))
        (PORT d[3] (4774:4774:4774) (5038:5038:5038))
        (PORT d[4] (4993:4993:4993) (5140:5140:5140))
        (PORT d[5] (8527:8527:8527) (8475:8475:8475))
        (PORT d[6] (8607:8607:8607) (8484:8484:8484))
        (PORT d[7] (10099:10099:10099) (9994:9994:9994))
        (PORT d[8] (9031:9031:9031) (8896:8896:8896))
        (PORT d[9] (4800:4800:4800) (5058:5058:5058))
        (PORT d[10] (8653:8653:8653) (8508:8508:8508))
        (PORT d[11] (6738:6738:6738) (7032:7032:7032))
        (PORT d[12] (4125:4125:4125) (4372:4372:4372))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1449:1449:1449))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (PORT d[0] (4174:4174:4174) (4078:4078:4078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1633:1633:1633))
        (PORT datab (1151:1151:1151) (1155:1155:1155))
        (PORT datac (646:646:646) (607:607:607))
        (PORT datad (1007:1007:1007) (946:946:946))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (1753:1753:1753))
        (PORT datab (1151:1151:1151) (1155:1155:1155))
        (PORT datac (1388:1388:1388) (1353:1353:1353))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (2100:2100:2100) (2132:2132:2132))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (786:786:786) (717:717:717))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (993:993:993))
        (PORT datab (1331:1331:1331) (1294:1294:1294))
        (PORT datac (206:206:206) (234:234:234))
        (PORT datad (1001:1001:1001) (956:956:956))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2001:2001:2001) (1953:1953:1953))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2322:2322:2322))
        (PORT asdata (1099:1099:1099) (1092:1092:1092))
        (PORT ena (1622:1622:1622) (1543:1543:1543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (641:641:641) (618:618:618))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2378:2378:2378))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (886:886:886) (874:874:874))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (604:604:604) (580:580:580))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2362:2362:2362))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1311:1311:1311) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (605:605:605) (581:581:581))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2328:2328:2328))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1315:1315:1315) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (687:687:687))
        (PORT datab (948:948:948) (908:908:908))
        (PORT datac (992:992:992) (975:975:975))
        (PORT datad (521:521:521) (578:578:578))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (627:627:627))
        (PORT datab (1306:1306:1306) (1266:1266:1266))
        (PORT datac (1201:1201:1201) (1160:1160:1160))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (227:227:227))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2363:2363:2363))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1094:1094:1094) (1074:1074:1074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1100:1100:1100) (1087:1087:1087))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (409:409:409) (410:410:410))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2363:2363:2363))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1276:1276:1276) (1202:1202:1202))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r0\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (408:408:408) (409:409:409))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2328:2328:2328))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1368:1368:1368) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (715:715:715))
        (PORT datab (718:718:718) (717:717:717))
        (PORT datac (719:719:719) (748:748:748))
        (PORT datad (774:774:774) (795:795:795))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1297:1297:1297))
        (PORT datab (725:725:725) (749:749:749))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (747:747:747) (763:763:763))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (798:798:798))
        (PORT datab (1227:1227:1227) (1189:1189:1189))
        (PORT datac (564:564:564) (517:517:517))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (686:686:686) (689:689:689))
        (PORT datac (1001:1001:1001) (986:986:986))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (992:992:992))
        (PORT datab (247:247:247) (277:277:277))
        (PORT datac (1248:1248:1248) (1213:1213:1213))
        (PORT datad (715:715:715) (705:705:705))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (714:714:714))
        (PORT datab (717:717:717) (716:716:716))
        (PORT datac (1333:1333:1333) (1311:1311:1311))
        (PORT datad (1389:1389:1389) (1375:1375:1375))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1345:1345:1345))
        (PORT datab (763:763:763) (774:774:774))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1556:1556:1556) (1507:1507:1507))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (599:599:599))
        (PORT datab (511:511:511) (557:557:557))
        (PORT datac (937:937:937) (925:925:925))
        (PORT datad (980:980:980) (963:963:963))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (607:607:607))
        (PORT datab (1022:1022:1022) (1003:1003:1003))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1233:1233:1233))
        (PORT datab (1083:1083:1083) (1080:1080:1080))
        (PORT datac (190:190:190) (220:220:220))
        (PORT datad (1293:1293:1293) (1236:1236:1236))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1077:1077:1077))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1292:1292:1292) (1235:1235:1235))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1065:1065:1065))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (217:217:217) (241:241:241))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1246:1246:1246))
        (PORT datab (249:249:249) (280:280:280))
        (PORT datad (1027:1027:1027) (1021:1021:1021))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (281:281:281))
        (PORT datab (1011:1011:1011) (949:949:949))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (992:992:992))
        (PORT datab (979:979:979) (927:927:927))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (716:716:716) (705:705:705))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (687:687:687))
        (PORT datab (741:741:741) (700:700:700))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (679:679:679) (647:647:647))
        (PORT datad (714:714:714) (704:704:704))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (928:928:928))
        (PORT datab (935:935:935) (866:866:866))
        (PORT datac (2261:2261:2261) (2330:2330:2330))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT datac (1202:1202:1202) (1124:1124:1124))
        (PORT datad (641:641:641) (591:591:591))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT asdata (1336:1336:1336) (1293:1293:1293))
        (PORT ena (1638:1638:1638) (1585:1585:1585))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode890w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (529:529:529))
        (PORT datab (395:395:395) (508:508:508))
        (PORT datac (1293:1293:1293) (1255:1255:1255))
        (PORT datad (349:349:349) (448:448:448))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2356:2356:2356))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2698:2698:2698))
        (PORT d[1] (2384:2384:2384) (2392:2392:2392))
        (PORT d[2] (4133:4133:4133) (4172:4172:4172))
        (PORT d[3] (3177:3177:3177) (3075:3075:3075))
        (PORT d[4] (3472:3472:3472) (3460:3460:3460))
        (PORT d[5] (2988:2988:2988) (3048:3048:3048))
        (PORT d[6] (2230:2230:2230) (2170:2170:2170))
        (PORT d[7] (2559:2559:2559) (2480:2480:2480))
        (PORT d[8] (3675:3675:3675) (3605:3605:3605))
        (PORT d[9] (2869:2869:2869) (2778:2778:2778))
        (PORT d[10] (4017:4017:4017) (3913:3913:3913))
        (PORT d[11] (2591:2591:2591) (2511:2511:2511))
        (PORT d[12] (2898:2898:2898) (2790:2790:2790))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2154:2154:2154))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT d[0] (2858:2858:2858) (2787:2787:2787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4801:4801:4801))
        (PORT clk (2186:2186:2186) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5210:5210:5210) (5488:5488:5488))
        (PORT d[1] (4864:4864:4864) (5128:5128:5128))
        (PORT d[2] (4960:4960:4960) (5279:5279:5279))
        (PORT d[3] (4826:4826:4826) (5111:5111:5111))
        (PORT d[4] (6763:6763:6763) (6971:6971:6971))
        (PORT d[5] (7769:7769:7769) (7720:7720:7720))
        (PORT d[6] (7631:7631:7631) (7538:7538:7538))
        (PORT d[7] (7742:7742:7742) (7697:7697:7697))
        (PORT d[8] (7754:7754:7754) (7672:7672:7672))
        (PORT d[9] (4505:4505:4505) (4761:4761:4761))
        (PORT d[10] (8074:8074:8074) (8008:8008:8008))
        (PORT d[11] (5644:5644:5644) (5948:5948:5948))
        (PORT d[12] (4788:4788:4788) (5042:5042:5042))
        (PORT clk (2182:2182:2182) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2029:2029:2029))
        (PORT clk (2182:2182:2182) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (PORT d[0] (3280:3280:3280) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2140:2140:2140))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2337:2337:2337))
        (PORT d[1] (2599:2599:2599) (2563:2563:2563))
        (PORT d[2] (4033:4033:4033) (4020:4020:4020))
        (PORT d[3] (3065:3065:3065) (3033:3033:3033))
        (PORT d[4] (3461:3461:3461) (3472:3472:3472))
        (PORT d[5] (2611:2611:2611) (2689:2689:2689))
        (PORT d[6] (2756:2756:2756) (2741:2741:2741))
        (PORT d[7] (4004:4004:4004) (3952:3952:3952))
        (PORT d[8] (3127:3127:3127) (3085:3085:3085))
        (PORT d[9] (3587:3587:3587) (3554:3554:3554))
        (PORT d[10] (3688:3688:3688) (3759:3759:3759))
        (PORT d[11] (3830:3830:3830) (3878:3878:3878))
        (PORT d[12] (3618:3618:3618) (3658:3658:3658))
        (PORT clk (2234:2234:2234) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2101:2101:2101))
        (PORT clk (2234:2234:2234) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (PORT d[0] (3319:3319:3319) (3255:3255:3255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (3812:3812:3812))
        (PORT clk (2198:2198:2198) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5683:5683:5683) (6042:6042:6042))
        (PORT d[1] (4119:4119:4119) (4365:4365:4365))
        (PORT d[2] (4746:4746:4746) (5007:5007:5007))
        (PORT d[3] (4576:4576:4576) (4884:4884:4884))
        (PORT d[4] (5711:5711:5711) (5881:5881:5881))
        (PORT d[5] (7127:7127:7127) (7102:7102:7102))
        (PORT d[6] (7582:7582:7582) (7516:7516:7516))
        (PORT d[7] (7450:7450:7450) (7401:7401:7401))
        (PORT d[8] (7801:7801:7801) (7659:7659:7659))
        (PORT d[9] (4906:4906:4906) (5193:5193:5193))
        (PORT d[10] (7702:7702:7702) (7636:7636:7636))
        (PORT d[11] (4873:4873:4873) (5168:5168:5168))
        (PORT d[12] (4796:4796:4796) (5063:5063:5063))
        (PORT clk (2194:2194:2194) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2080:2080:2080))
        (PORT clk (2194:2194:2194) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (PORT d[0] (5563:5563:5563) (5353:5353:5353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1131:1131:1131))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1563:1563:1563))
        (PORT d[1] (2015:2015:2015) (2010:2010:2010))
        (PORT d[2] (3732:3732:3732) (3689:3689:3689))
        (PORT d[3] (3327:3327:3327) (3266:3266:3266))
        (PORT d[4] (3346:3346:3346) (3317:3317:3317))
        (PORT d[5] (2638:2638:2638) (2723:2723:2723))
        (PORT d[6] (3397:3397:3397) (3352:3352:3352))
        (PORT d[7] (1952:1952:1952) (1905:1905:1905))
        (PORT d[8] (3363:3363:3363) (3305:3305:3305))
        (PORT d[9] (2182:2182:2182) (2096:2096:2096))
        (PORT d[10] (3053:3053:3053) (2989:2989:2989))
        (PORT d[11] (2025:2025:2025) (1988:1988:1988))
        (PORT d[12] (1346:1346:1346) (1326:1326:1326))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1474:1474:1474))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT d[0] (2158:2158:2158) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (4237:4237:4237))
        (PORT clk (2220:2220:2220) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4193:4193:4193) (4487:4487:4487))
        (PORT d[1] (5275:5275:5275) (5562:5562:5562))
        (PORT d[2] (6285:6285:6285) (6564:6564:6564))
        (PORT d[3] (4556:4556:4556) (4840:4840:4840))
        (PORT d[4] (6463:6463:6463) (6681:6681:6681))
        (PORT d[5] (7527:7527:7527) (7495:7495:7495))
        (PORT d[6] (7271:7271:7271) (7178:7178:7178))
        (PORT d[7] (9069:9069:9069) (8983:8983:8983))
        (PORT d[8] (7972:7972:7972) (7862:7862:7862))
        (PORT d[9] (5400:5400:5400) (5603:5603:5603))
        (PORT d[10] (7620:7620:7620) (7497:7497:7497))
        (PORT d[11] (6004:6004:6004) (6314:6314:6314))
        (PORT d[12] (4842:4842:4842) (5104:5104:5104))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1784:1784:1784))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2211:2211:2211))
        (PORT d[0] (2654:2654:2654) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2083:2083:2083))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2688:2688:2688))
        (PORT d[1] (2387:2387:2387) (2395:2395:2395))
        (PORT d[2] (4114:4114:4114) (4148:4148:4148))
        (PORT d[3] (2891:2891:2891) (2796:2796:2796))
        (PORT d[4] (2793:2793:2793) (2802:2802:2802))
        (PORT d[5] (2652:2652:2652) (2733:2733:2733))
        (PORT d[6] (1925:1925:1925) (1872:1872:1872))
        (PORT d[7] (2519:2519:2519) (2442:2442:2442))
        (PORT d[8] (3663:3663:3663) (3602:3602:3602))
        (PORT d[9] (2895:2895:2895) (2799:2799:2799))
        (PORT d[10] (3475:3475:3475) (3453:3453:3453))
        (PORT d[11] (2618:2618:2618) (2535:2535:2535))
        (PORT d[12] (2655:2655:2655) (2596:2596:2596))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1875:1875:1875))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (PORT d[0] (2764:2764:2764) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4497:4497:4497))
        (PORT clk (2197:2197:2197) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4554:4554:4554) (4864:4864:4864))
        (PORT d[1] (4548:4548:4548) (4829:4829:4829))
        (PORT d[2] (5282:5282:5282) (5595:5595:5595))
        (PORT d[3] (5205:5205:5205) (5488:5488:5488))
        (PORT d[4] (7079:7079:7079) (7269:7269:7269))
        (PORT d[5] (7806:7806:7806) (7754:7754:7754))
        (PORT d[6] (7591:7591:7591) (7499:7499:7499))
        (PORT d[7] (8317:8317:8317) (8240:8240:8240))
        (PORT d[8] (8022:8022:8022) (7930:7930:7930))
        (PORT d[9] (4794:4794:4794) (5032:5032:5032))
        (PORT d[10] (8370:8370:8370) (8297:8297:8297))
        (PORT d[11] (5339:5339:5339) (5660:5660:5660))
        (PORT d[12] (4489:4489:4489) (4762:4762:4762))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (1890:1890:1890))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (PORT d[0] (3332:3332:3332) (3151:3151:3151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1688:1688:1688))
        (PORT datab (1054:1054:1054) (992:992:992))
        (PORT datac (284:284:284) (372:372:372))
        (PORT datad (1592:1592:1592) (1543:1543:1543))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1584:1584:1584))
        (PORT datab (321:321:321) (407:407:407))
        (PORT datac (1709:1709:1709) (1701:1701:1701))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1431:1431:1431))
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (2963:2963:2963))
        (PORT d[1] (2326:2326:2326) (2304:2304:2304))
        (PORT d[2] (3383:3383:3383) (3374:3374:3374))
        (PORT d[3] (3197:3197:3197) (3138:3138:3138))
        (PORT d[4] (3065:3065:3065) (3047:3047:3047))
        (PORT d[5] (2636:2636:2636) (2710:2710:2710))
        (PORT d[6] (3083:3083:3083) (3046:3046:3046))
        (PORT d[7] (2269:2269:2269) (2209:2209:2209))
        (PORT d[8] (3379:3379:3379) (3326:3326:3326))
        (PORT d[9] (2567:2567:2567) (2487:2487:2487))
        (PORT d[10] (3412:3412:3412) (3339:3339:3339))
        (PORT d[11] (1946:1946:1946) (1912:1912:1912))
        (PORT d[12] (2013:2013:2013) (1980:1980:1980))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2079:2079:2079))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (PORT d[0] (2504:2504:2504) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4215:4215:4215))
        (PORT clk (2216:2216:2216) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4951:4951:4951) (5255:5255:5255))
        (PORT d[1] (4921:4921:4921) (5224:5224:5224))
        (PORT d[2] (5976:5976:5976) (6267:6267:6267))
        (PORT d[3] (5517:5517:5517) (5789:5789:5789))
        (PORT d[4] (6103:6103:6103) (6326:6326:6326))
        (PORT d[5] (7193:7193:7193) (7162:7162:7162))
        (PORT d[6] (6936:6936:6936) (6846:6846:6846))
        (PORT d[7] (8701:8701:8701) (8617:8617:8617))
        (PORT d[8] (7626:7626:7626) (7526:7526:7526))
        (PORT d[9] (5068:5068:5068) (5281:5281:5281))
        (PORT d[10] (7311:7311:7311) (7197:7197:7197))
        (PORT d[11] (5612:5612:5612) (5921:5921:5921))
        (PORT d[12] (4521:4521:4521) (4797:4797:4797))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1747:1747:1747))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (PORT d[0] (4217:4217:4217) (4260:4260:4260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2454:2454:2454))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2270:2270:2270))
        (PORT d[1] (2304:2304:2304) (2287:2287:2287))
        (PORT d[2] (4082:4082:4082) (4024:4024:4024))
        (PORT d[3] (3083:3083:3083) (3062:3062:3062))
        (PORT d[4] (3440:3440:3440) (3451:3451:3451))
        (PORT d[5] (2951:2951:2951) (3011:3011:3011))
        (PORT d[6] (3134:3134:3134) (3116:3116:3116))
        (PORT d[7] (3963:3963:3963) (3919:3919:3919))
        (PORT d[8] (3928:3928:3928) (3822:3822:3822))
        (PORT d[9] (3588:3588:3588) (3557:3557:3557))
        (PORT d[10] (4043:4043:4043) (4085:4085:4085))
        (PORT d[11] (3891:3891:3891) (3947:3947:3947))
        (PORT d[12] (3891:3891:3891) (3922:3922:3922))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2013:2013:2013))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (PORT d[0] (3056:3056:3056) (3014:3014:3014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (4074:4074:4074))
        (PORT clk (2202:2202:2202) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5983:5983:5983) (6306:6306:6306))
        (PORT d[1] (4452:4452:4452) (4696:4696:4696))
        (PORT d[2] (5165:5165:5165) (5426:5426:5426))
        (PORT d[3] (4591:4591:4591) (4896:4896:4896))
        (PORT d[4] (6021:6021:6021) (6170:6170:6170))
        (PORT d[5] (7735:7735:7735) (7677:7677:7677))
        (PORT d[6] (8170:8170:8170) (8075:8075:8075))
        (PORT d[7] (7473:7473:7473) (7423:7423:7423))
        (PORT d[8] (8446:8446:8446) (8290:8290:8290))
        (PORT d[9] (5172:5172:5172) (5453:5453:5453))
        (PORT d[10] (8027:8027:8027) (7949:7949:7949))
        (PORT d[11] (5499:5499:5499) (5768:5768:5768))
        (PORT d[12] (5150:5150:5150) (5424:5424:5424))
        (PORT clk (2198:2198:2198) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2012:2012:2012))
        (PORT clk (2198:2198:2198) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (PORT d[0] (3506:3506:3506) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1092:1092:1092))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1574:1574:1574))
        (PORT d[1] (1921:1921:1921) (1899:1899:1899))
        (PORT d[2] (3413:3413:3413) (3418:3418:3418))
        (PORT d[3] (3432:3432:3432) (3422:3422:3422))
        (PORT d[4] (3387:3387:3387) (3357:3357:3357))
        (PORT d[5] (2201:2201:2201) (2263:2263:2263))
        (PORT d[6] (3431:3431:3431) (3383:3383:3383))
        (PORT d[7] (1967:1967:1967) (1922:1922:1922))
        (PORT d[8] (3375:3375:3375) (3322:3322:3322))
        (PORT d[9] (2195:2195:2195) (2105:2105:2105))
        (PORT d[10] (3047:3047:3047) (2983:2983:2983))
        (PORT d[11] (1995:1995:1995) (1954:1954:1954))
        (PORT d[12] (1376:1376:1376) (1360:1360:1360))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1759:1759:1759))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT d[0] (2194:2194:2194) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4268:4268:4268))
        (PORT clk (2220:2220:2220) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4541:4541:4541))
        (PORT d[1] (5301:5301:5301) (5587:5587:5587))
        (PORT d[2] (6662:6662:6662) (6927:6927:6927))
        (PORT d[3] (4493:4493:4493) (4777:4777:4777))
        (PORT d[4] (6789:6789:6789) (6988:6988:6988))
        (PORT d[5] (7843:7843:7843) (7810:7810:7810))
        (PORT d[6] (7610:7610:7610) (7518:7518:7518))
        (PORT d[7] (9039:9039:9039) (8949:8949:8949))
        (PORT d[8] (8288:8288:8288) (8169:8169:8169))
        (PORT d[9] (5369:5369:5369) (5572:5572:5572))
        (PORT d[10] (7978:7978:7978) (7849:7849:7849))
        (PORT d[11] (6024:6024:6024) (6334:6334:6334))
        (PORT d[12] (4860:4860:4860) (5122:5122:5122))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1727:1727:1727))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2211:2211:2211))
        (PORT d[0] (4164:4164:4164) (3978:3978:3978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1779:1779:1779))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2643:2643:2643))
        (PORT d[1] (2696:2696:2696) (2692:2692:2692))
        (PORT d[2] (3696:3696:3696) (3680:3680:3680))
        (PORT d[3] (3061:3061:3061) (3040:3040:3040))
        (PORT d[4] (3092:3092:3092) (3088:3088:3088))
        (PORT d[5] (2614:2614:2614) (2695:2695:2695))
        (PORT d[6] (2742:2742:2742) (2715:2715:2715))
        (PORT d[7] (2281:2281:2281) (2222:2222:2222))
        (PORT d[8] (3380:3380:3380) (3327:3327:3327))
        (PORT d[9] (2537:2537:2537) (2459:2459:2459))
        (PORT d[10] (3158:3158:3158) (3151:3151:3151))
        (PORT d[11] (1998:1998:1998) (1964:1964:1964))
        (PORT d[12] (2332:2332:2332) (2289:2289:2289))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2048:2048:2048))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (PORT d[0] (3123:3123:3123) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (4199:4199:4199))
        (PORT clk (2211:2211:2211) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5263:5263:5263) (5553:5553:5553))
        (PORT d[1] (4819:4819:4819) (5089:5089:5089))
        (PORT d[2] (5668:5668:5668) (5968:5968:5968))
        (PORT d[3] (5526:5526:5526) (5801:5801:5801))
        (PORT d[4] (7170:7170:7170) (7379:7379:7379))
        (PORT d[5] (7455:7455:7455) (7422:7422:7422))
        (PORT d[6] (7260:7260:7260) (7182:7182:7182))
        (PORT d[7] (8644:8644:8644) (8556:8556:8556))
        (PORT d[8] (8370:8370:8370) (8268:8268:8268))
        (PORT d[9] (5021:5021:5021) (5231:5231:5231))
        (PORT d[10] (9008:9008:9008) (8903:8903:8903))
        (PORT d[11] (5676:5676:5676) (5983:5983:5983))
        (PORT d[12] (7228:7228:7228) (7112:7112:7112))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1868:1868:1868))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (PORT d[0] (4660:4660:4660) (4300:4300:4300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (998:998:998))
        (PORT datab (316:316:316) (401:401:401))
        (PORT datac (1657:1657:1657) (1647:1647:1647))
        (PORT datad (1592:1592:1592) (1509:1509:1509))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1693:1693:1693))
        (PORT datab (1342:1342:1342) (1267:1267:1267))
        (PORT datac (1418:1418:1418) (1392:1392:1392))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (261:261:261) (337:337:337))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1163:1163:1163))
        (PORT datab (1255:1255:1255) (1232:1232:1232))
        (PORT datac (870:870:870) (792:792:792))
        (PORT datad (211:211:211) (231:231:231))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1961:1961:1961) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (829:829:829) (846:846:846))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1183:1183:1183))
        (PORT datab (537:537:537) (567:567:567))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (356:356:356))
        (PORT datad (489:489:489) (530:530:530))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1533:1533:1533))
        (PORT datab (1177:1177:1177) (1138:1138:1138))
        (PORT datac (1348:1348:1348) (1211:1211:1211))
        (PORT datad (931:931:931) (886:886:886))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2364:2364:2364))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1582:1582:1582) (1563:1563:1563))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (601:601:601) (574:574:574))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2354:2354:2354))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1591:1591:1591) (1514:1514:1514))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2330:2330:2330))
        (PORT asdata (578:578:578) (603:603:603))
        (PORT ena (2203:2203:2203) (2097:2097:2097))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2320:2320:2320))
        (PORT asdata (976:976:976) (934:934:934))
        (PORT ena (1623:1623:1623) (1544:1544:1544))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (809:809:809))
        (PORT datab (639:639:639) (622:622:622))
        (PORT datad (750:750:750) (775:775:775))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1554:1554:1554))
        (PORT datab (697:697:697) (691:691:691))
        (PORT datac (770:770:770) (798:798:798))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (707:707:707) (688:688:688))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2363:2363:2363))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1094:1094:1094) (1074:1074:1074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2363:2363:2363))
        (PORT asdata (1091:1091:1091) (1070:1070:1070))
        (PORT ena (1276:1276:1276) (1202:1202:1202))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2328:2328:2328))
        (PORT asdata (1096:1096:1096) (1076:1076:1076))
        (PORT ena (1368:1368:1368) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1241:1241:1241))
        (PORT datab (426:426:426) (459:459:459))
        (PORT datad (1350:1350:1350) (1339:1339:1339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r6\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (710:710:710) (692:692:692))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1100:1100:1100) (1087:1087:1087))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (667:667:667))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (409:409:409) (442:442:442))
        (PORT datad (1355:1355:1355) (1344:1344:1344))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[15\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1030:1030:1030))
        (PORT datab (1016:1016:1016) (1010:1010:1010))
        (PORT datac (632:632:632) (598:598:598))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (856:856:856))
        (PORT datab (806:806:806) (840:840:840))
        (PORT datad (413:413:413) (433:433:433))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (857:857:857))
        (PORT datab (709:709:709) (721:721:721))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1277:1277:1277) (1248:1248:1248))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (915:915:915))
        (PORT datab (427:427:427) (457:457:457))
        (PORT datad (829:829:829) (858:858:858))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (916:916:916))
        (PORT datab (442:442:442) (472:472:472))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (409:409:409) (435:435:435))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (807:807:807))
        (PORT datac (191:191:191) (221:221:221))
        (PORT datad (663:663:663) (637:637:637))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (692:692:692))
        (PORT datab (1008:1008:1008) (989:989:989))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (1452:1452:1452) (1442:1442:1442))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (741:741:741) (725:725:725))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2363:2363:2363))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1094:1094:1094) (1074:1074:1074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r6\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (742:742:742) (726:726:726))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1100:1100:1100) (1087:1087:1087))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r0\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (700:700:700) (674:674:674))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2328:2328:2328))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1368:1368:1368) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2363:2363:2363))
        (PORT asdata (1118:1118:1118) (1096:1096:1096))
        (PORT ena (1276:1276:1276) (1202:1202:1202))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (877:877:877))
        (PORT datab (679:679:679) (685:685:685))
        (PORT datac (766:766:766) (787:787:787))
        (PORT datad (750:750:750) (771:771:771))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (763:763:763))
        (PORT datab (698:698:698) (707:707:707))
        (PORT datac (765:765:765) (786:786:786))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2331:2331:2331))
        (PORT asdata (1021:1021:1021) (993:993:993))
        (PORT ena (1342:1342:1342) (1295:1295:1295))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2364:2364:2364))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1582:1582:1582) (1563:1563:1563))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2203:2203:2203) (2097:2097:2097))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2320:2320:2320))
        (PORT asdata (972:972:972) (927:927:927))
        (PORT ena (1623:1623:1623) (1544:1544:1544))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1171:1171:1171))
        (PORT datab (953:953:953) (915:915:915))
        (PORT datac (763:763:763) (784:784:784))
        (PORT datad (745:745:745) (766:766:766))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (984:984:984))
        (PORT datab (1243:1243:1243) (1245:1245:1245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (745:745:745) (767:767:767))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1021:1021:1021) (1000:1000:1000))
        (PORT datac (760:760:760) (772:772:772))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (1021:1021:1021) (1001:1001:1001))
        (PORT datac (430:430:430) (459:459:459))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1199:1199:1199))
        (PORT datab (853:853:853) (867:867:867))
        (PORT datad (1028:1028:1028) (1028:1028:1028))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1147:1147:1147))
        (PORT datab (1523:1523:1523) (1523:1523:1523))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1028:1028:1028) (1029:1029:1029))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (916:916:916))
        (PORT datab (282:282:282) (351:351:351))
        (PORT datad (830:830:830) (859:859:859))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (742:742:742))
        (PORT datab (677:677:677) (659:659:659))
        (PORT datac (842:842:842) (884:884:884))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1645:1645:1645))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (360:360:360) (347:347:347))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (717:717:717))
        (PORT datab (1014:1014:1014) (950:950:950))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1519:1519:1519) (1390:1390:1390))
        (PORT datad (916:916:916) (866:866:866))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (427:427:427))
        (PORT datab (1531:1531:1531) (1535:1535:1535))
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (664:664:664) (638:638:638))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1556:1556:1556) (1440:1440:1440))
        (PORT datac (596:596:596) (565:565:565))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1816:1816:1816))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1140:1140:1140) (1109:1109:1109))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (926:926:926))
        (PORT datad (208:208:208) (227:227:227))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1969:1969:1969))
        (PORT asdata (1018:1018:1018) (991:991:991))
        (PORT ena (1638:1638:1638) (1585:1585:1585))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (937:937:937) (900:900:900))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2365:2365:2365))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2339:2339:2339))
        (PORT d[1] (2932:2932:2932) (2862:2862:2862))
        (PORT d[2] (3438:3438:3438) (3429:3429:3429))
        (PORT d[3] (3018:3018:3018) (3002:3002:3002))
        (PORT d[4] (3707:3707:3707) (3696:3696:3696))
        (PORT d[5] (2896:2896:2896) (2955:2955:2955))
        (PORT d[6] (2797:2797:2797) (2784:2784:2784))
        (PORT d[7] (3972:3972:3972) (3921:3921:3921))
        (PORT d[8] (3974:3974:3974) (3866:3866:3866))
        (PORT d[9] (3581:3581:3581) (3548:3548:3548))
        (PORT d[10] (3997:3997:3997) (4046:4046:4046))
        (PORT d[11] (3831:3831:3831) (3856:3856:3856))
        (PORT d[12] (3901:3901:3901) (3929:3929:3929))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2090:2090:2090))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT d[0] (3374:3374:3374) (3274:3274:3274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5449:5449:5449) (5690:5690:5690))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5724:5724:5724) (6080:6080:6080))
        (PORT d[1] (4770:4770:4770) (4978:4978:4978))
        (PORT d[2] (5113:5113:5113) (5370:5370:5370))
        (PORT d[3] (4575:4575:4575) (4883:4883:4883))
        (PORT d[4] (5973:5973:5973) (6130:6130:6130))
        (PORT d[5] (7690:7690:7690) (7628:7628:7628))
        (PORT d[6] (7867:7867:7867) (7782:7782:7782))
        (PORT d[7] (7448:7448:7448) (7397:7397:7397))
        (PORT d[8] (8057:8057:8057) (7912:7912:7912))
        (PORT d[9] (5146:5146:5146) (5425:5425:5425))
        (PORT d[10] (8005:8005:8005) (7923:7923:7923))
        (PORT d[11] (5180:5180:5180) (5453:5453:5453))
        (PORT d[12] (5125:5125:5125) (5399:5399:5399))
        (PORT clk (2195:2195:2195) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2037:2037:2037))
        (PORT clk (2195:2195:2195) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2190:2190:2190))
        (PORT d[0] (5809:5809:5809) (5572:5572:5572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2004:2004:2004))
        (PORT clk (2247:2247:2247) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2654:2654:2654))
        (PORT d[1] (2380:2380:2380) (2389:2389:2389))
        (PORT d[2] (4155:4155:4155) (4174:4174:4174))
        (PORT d[3] (3061:3061:3061) (3039:3039:3039))
        (PORT d[4] (2815:2815:2815) (2821:2821:2821))
        (PORT d[5] (2615:2615:2615) (2695:2695:2695))
        (PORT d[6] (1914:1914:1914) (1869:1869:1869))
        (PORT d[7] (2273:2273:2273) (2204:2204:2204))
        (PORT d[8] (3334:3334:3334) (3284:3284:3284))
        (PORT d[9] (2584:2584:2584) (2506:2506:2506))
        (PORT d[10] (3426:3426:3426) (3393:3393:3393))
        (PORT d[11] (2317:2317:2317) (2261:2261:2261))
        (PORT d[12] (2569:2569:2569) (2484:2484:2484))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2151:2151:2151))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (PORT d[0] (3170:3170:3170) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4359:4359:4359) (4608:4608:4608))
        (PORT clk (2208:2208:2208) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4926:4926:4926) (5226:5226:5226))
        (PORT d[1] (4850:4850:4850) (5117:5117:5117))
        (PORT d[2] (5642:5642:5642) (5942:5942:5942))
        (PORT d[3] (5519:5519:5519) (5794:5794:5794))
        (PORT d[4] (7136:7136:7136) (7344:7344:7344))
        (PORT d[5] (7735:7735:7735) (7685:7685:7685))
        (PORT d[6] (7300:7300:7300) (7222:7222:7222))
        (PORT d[7] (8343:8343:8343) (8268:8268:8268))
        (PORT d[8] (8363:8363:8363) (8261:8261:8261))
        (PORT d[9] (4520:4520:4520) (4779:4779:4779))
        (PORT d[10] (8686:8686:8686) (8601:8601:8601))
        (PORT d[11] (5675:5675:5675) (5982:5982:5982))
        (PORT d[12] (4466:4466:4466) (4736:4736:4736))
        (PORT clk (2204:2204:2204) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (1769:1769:1769))
        (PORT clk (2204:2204:2204) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (PORT d[0] (3581:3581:3581) (3391:3391:3391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1368:1368:1368))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1559:1559:1559))
        (PORT d[1] (2436:2436:2436) (2453:2453:2453))
        (PORT d[2] (3102:3102:3102) (3116:3116:3116))
        (PORT d[3] (3332:3332:3332) (3318:3318:3318))
        (PORT d[4] (3683:3683:3683) (3632:3632:3632))
        (PORT d[5] (2590:2590:2590) (2667:2667:2667))
        (PORT d[6] (1292:1292:1292) (1253:1253:1253))
        (PORT d[7] (3261:3261:3261) (3195:3195:3195))
        (PORT d[8] (3312:3312:3312) (3241:3241:3241))
        (PORT d[9] (3889:3889:3889) (3822:3822:3822))
        (PORT d[10] (2429:2429:2429) (2385:2385:2385))
        (PORT d[11] (2646:2646:2646) (2606:2606:2606))
        (PORT d[12] (1326:1326:1326) (1292:1292:1292))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1522:1522:1522))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT d[0] (2135:2135:2135) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (4355:4355:4355))
        (PORT clk (2232:2232:2232) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4605:4605:4605) (4894:4894:4894))
        (PORT d[1] (5620:5620:5620) (5904:5904:5904))
        (PORT d[2] (4827:4827:4827) (4988:4988:4988))
        (PORT d[3] (4531:4531:4531) (4816:4816:4816))
        (PORT d[4] (5321:5321:5321) (5464:5464:5464))
        (PORT d[5] (8183:8183:8183) (8142:8142:8142))
        (PORT d[6] (7924:7924:7924) (7821:7821:7821))
        (PORT d[7] (9400:9400:9400) (9306:9306:9306))
        (PORT d[8] (8662:8662:8662) (8534:8534:8534))
        (PORT d[9] (5722:5722:5722) (5920:5920:5920))
        (PORT d[10] (8311:8311:8311) (8176:8176:8176))
        (PORT d[11] (6420:6420:6420) (6726:6726:6726))
        (PORT d[12] (4416:4416:4416) (4654:4654:4654))
        (PORT clk (2228:2228:2228) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1446:1446:1446))
        (PORT clk (2228:2228:2228) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2221:2221:2221))
        (PORT d[0] (4526:4526:4526) (4414:4414:4414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1725:1725:1725))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2646:2646:2646))
        (PORT d[1] (2627:2627:2627) (2613:2613:2613))
        (PORT d[2] (4135:4135:4135) (4168:4168:4168))
        (PORT d[3] (2856:2856:2856) (2771:2771:2771))
        (PORT d[4] (3450:3450:3450) (3450:3450:3450))
        (PORT d[5] (2677:2677:2677) (2755:2755:2755))
        (PORT d[6] (1922:1922:1922) (1878:1878:1878))
        (PORT d[7] (2247:2247:2247) (2187:2187:2187))
        (PORT d[8] (3678:3678:3678) (3616:3616:3616))
        (PORT d[9] (2559:2559:2559) (2483:2483:2483))
        (PORT d[10] (3475:3475:3475) (3452:3452:3452))
        (PORT d[11] (1986:1986:1986) (1949:1949:1949))
        (PORT d[12] (2576:2576:2576) (2493:2493:2493))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2198:2198:2198))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (2947:2947:2947) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4658:4658:4658) (4887:4887:4887))
        (PORT clk (2205:2205:2205) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4875:4875:4875))
        (PORT d[1] (4252:4252:4252) (4572:4572:4572))
        (PORT d[2] (5609:5609:5609) (5910:5910:5910))
        (PORT d[3] (5190:5190:5190) (5473:5473:5473))
        (PORT d[4] (6787:6787:6787) (7003:7003:7003))
        (PORT d[5] (7464:7464:7464) (7433:7433:7433))
        (PORT d[6] (7301:7301:7301) (7223:7223:7223))
        (PORT d[7] (8367:8367:8367) (8291:8291:8291))
        (PORT d[8] (7441:7441:7441) (7377:7377:7377))
        (PORT d[9] (4726:4726:4726) (4968:4968:4968))
        (PORT d[10] (8410:8410:8410) (8338:8338:8338))
        (PORT d[11] (5668:5668:5668) (5975:5975:5975))
        (PORT d[12] (4481:4481:4481) (4752:4752:4752))
        (PORT clk (2201:2201:2201) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (1857:1857:1857))
        (PORT clk (2201:2201:2201) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (PORT d[0] (2965:2965:2965) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1692:1692:1692))
        (PORT datab (982:982:982) (941:941:941))
        (PORT datac (286:286:286) (374:374:374))
        (PORT datad (1672:1672:1672) (1615:1615:1615))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2006:2006:2006) (1934:1934:1934))
        (PORT datab (318:318:318) (405:405:405))
        (PORT datac (1563:1563:1563) (1489:1489:1489))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3251:3251:3251))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2641:2641:2641))
        (PORT d[1] (2376:2376:2376) (2356:2356:2356))
        (PORT d[2] (4006:4006:4006) (3950:3950:3950))
        (PORT d[3] (3713:3713:3713) (3662:3662:3662))
        (PORT d[4] (3916:3916:3916) (3928:3928:3928))
        (PORT d[5] (2744:2744:2744) (2765:2765:2765))
        (PORT d[6] (3411:3411:3411) (3373:3373:3373))
        (PORT d[7] (3355:3355:3355) (3323:3323:3323))
        (PORT d[8] (3600:3600:3600) (3505:3505:3505))
        (PORT d[9] (3563:3563:3563) (3529:3529:3529))
        (PORT d[10] (3950:3950:3950) (3960:3960:3960))
        (PORT d[11] (3505:3505:3505) (3544:3544:3544))
        (PORT d[12] (4208:4208:4208) (4201:4201:4201))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1692:1692:1692))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (PORT d[0] (3028:3028:3028) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4856:4856:4856) (5136:5136:5136))
        (PORT clk (2215:2215:2215) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6081:6081:6081) (6438:6438:6438))
        (PORT d[1] (4419:4419:4419) (4643:4643:4643))
        (PORT d[2] (5517:5517:5517) (5777:5777:5777))
        (PORT d[3] (4950:4950:4950) (5257:5257:5257))
        (PORT d[4] (5680:5680:5680) (5846:5846:5846))
        (PORT d[5] (8372:8372:8372) (8291:8291:8291))
        (PORT d[6] (8520:8520:8520) (8418:8418:8418))
        (PORT d[7] (7829:7829:7829) (7777:7777:7777))
        (PORT d[8] (8798:8798:8798) (8640:8640:8640))
        (PORT d[9] (5537:5537:5537) (5809:5809:5809))
        (PORT d[10] (8683:8683:8683) (8588:8588:8588))
        (PORT d[11] (4854:4854:4854) (5118:5118:5118))
        (PORT d[12] (5891:5891:5891) (6162:6162:6162))
        (PORT clk (2211:2211:2211) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1696:1696:1696))
        (PORT clk (2211:2211:2211) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (PORT d[0] (3819:3819:3819) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (2917:2917:2917))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2327:2327:2327))
        (PORT d[1] (2056:2056:2056) (2056:2056:2056))
        (PORT d[2] (3743:3743:3743) (3713:3713:3713))
        (PORT d[3] (3109:3109:3109) (3089:3089:3089))
        (PORT d[4] (3923:3923:3923) (3937:3937:3937))
        (PORT d[5] (2560:2560:2560) (2610:2610:2610))
        (PORT d[6] (4015:4015:4015) (3935:3935:3935))
        (PORT d[7] (3673:3673:3673) (3646:3646:3646))
        (PORT d[8] (3654:3654:3654) (3560:3560:3560))
        (PORT d[9] (3588:3588:3588) (3556:3556:3556))
        (PORT d[10] (4010:4010:4010) (4071:4071:4071))
        (PORT d[11] (3924:3924:3924) (3980:3980:3980))
        (PORT d[12] (4211:4211:4211) (4226:4226:4226))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2111:2111:2111))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (PORT d[0] (3120:3120:3120) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5141:5141:5141) (5406:5406:5406))
        (PORT clk (2202:2202:2202) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5743:5743:5743) (6111:6111:6111))
        (PORT d[1] (5058:5058:5058) (5258:5258:5258))
        (PORT d[2] (5478:5478:5478) (5728:5728:5728))
        (PORT d[3] (4915:4915:4915) (5213:5213:5213))
        (PORT d[4] (6310:6310:6310) (6457:6457:6457))
        (PORT d[5] (8009:8009:8009) (7935:7935:7935))
        (PORT d[6] (8235:8235:8235) (8143:8143:8143))
        (PORT d[7] (7797:7797:7797) (7742:7742:7742))
        (PORT d[8] (8735:8735:8735) (8569:8569:8569))
        (PORT d[9] (5527:5527:5527) (5805:5805:5805))
        (PORT d[10] (8348:8348:8348) (8260:8260:8260))
        (PORT d[11] (5532:5532:5532) (5801:5801:5801))
        (PORT d[12] (5541:5541:5541) (5818:5818:5818))
        (PORT clk (2198:2198:2198) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2089:2089:2089))
        (PORT clk (2198:2198:2198) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2194:2194:2194))
        (PORT d[0] (2986:2986:2986) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (768:768:768) (774:774:774))
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1549:1549:1549))
        (PORT d[1] (2076:2076:2076) (2074:2074:2074))
        (PORT d[2] (3427:3427:3427) (3406:3406:3406))
        (PORT d[3] (3380:3380:3380) (3371:3371:3371))
        (PORT d[4] (2717:2717:2717) (2687:2687:2687))
        (PORT d[5] (2206:2206:2206) (2268:2268:2268))
        (PORT d[6] (2548:2548:2548) (2468:2468:2468))
        (PORT d[7] (3262:3262:3262) (3195:3195:3195))
        (PORT d[8] (3631:3631:3631) (3548:3548:3548))
        (PORT d[9] (4202:4202:4202) (4124:4124:4124))
        (PORT d[10] (2753:2753:2753) (2702:2702:2702))
        (PORT d[11] (2643:2643:2643) (2602:2602:2602))
        (PORT d[12] (994:994:994) (974:974:974))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1757:1757:1757))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (PORT d[0] (1865:1865:1865) (1791:1791:1791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4623:4623:4623))
        (PORT clk (2233:2233:2233) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4579:4579:4579) (4867:4867:4867))
        (PORT d[1] (5587:5587:5587) (5872:5872:5872))
        (PORT d[2] (4323:4323:4323) (4540:4540:4540))
        (PORT d[3] (4523:4523:4523) (4808:4808:4808))
        (PORT d[4] (5674:5674:5674) (5804:5804:5804))
        (PORT d[5] (8169:8169:8169) (8126:8126:8126))
        (PORT d[6] (7640:7640:7640) (7546:7546:7546))
        (PORT d[7] (9424:9424:9424) (9329:9329:9329))
        (PORT d[8] (8375:8375:8375) (8256:8256:8256))
        (PORT d[9] (5753:5753:5753) (5955:5955:5955))
        (PORT d[10] (7979:7979:7979) (7849:7849:7849))
        (PORT d[11] (6354:6354:6354) (6660:6660:6660))
        (PORT d[12] (5177:5177:5177) (5428:5428:5428))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1465:1465:1465))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (PORT d[0] (4183:4183:4183) (3992:3992:3992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1698:1698:1698))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2062:2062:2062))
        (PORT d[1] (2088:2088:2088) (2084:2084:2084))
        (PORT d[2] (3138:3138:3138) (3146:3146:3146))
        (PORT d[3] (2981:2981:2981) (2942:2942:2942))
        (PORT d[4] (3093:3093:3093) (3088:3088:3088))
        (PORT d[5] (2631:2631:2631) (2704:2704:2704))
        (PORT d[6] (3065:3065:3065) (3030:3030:3030))
        (PORT d[7] (2203:2203:2203) (2140:2140:2140))
        (PORT d[8] (3365:3365:3365) (3311:3311:3311))
        (PORT d[9] (2485:2485:2485) (2388:2388:2388))
        (PORT d[10] (3400:3400:3400) (3326:3326:3326))
        (PORT d[11] (1619:1619:1619) (1587:1587:1587))
        (PORT d[12] (1694:1694:1694) (1673:1673:1673))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2107:2107:2107))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT d[0] (3234:3234:3234) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (4329:4329:4329))
        (PORT clk (2217:2217:2217) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5315:5315:5315) (5604:5604:5604))
        (PORT d[1] (4954:4954:4954) (5256:5256:5256))
        (PORT d[2] (5952:5952:5952) (6242:6242:6242))
        (PORT d[3] (4865:4865:4865) (5137:5137:5137))
        (PORT d[4] (6465:6465:6465) (6676:6676:6676))
        (PORT d[5] (7503:7503:7503) (7468:7468:7468))
        (PORT d[6] (7220:7220:7220) (7127:7127:7127))
        (PORT d[7] (8677:8677:8677) (8594:8594:8594))
        (PORT d[8] (7947:7947:7947) (7834:7834:7834))
        (PORT d[9] (5037:5037:5037) (5251:5251:5251))
        (PORT d[10] (7629:7629:7629) (7502:7502:7502))
        (PORT d[11] (5654:5654:5654) (5964:5964:5964))
        (PORT d[12] (4529:4529:4529) (4806:4806:4806))
        (PORT clk (2213:2213:2213) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (1878:1878:1878))
        (PORT clk (2213:2213:2213) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (PORT d[0] (4949:4949:4949) (4589:4589:4589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1689:1689:1689))
        (PORT datab (1555:1555:1555) (1432:1432:1432))
        (PORT datac (284:284:284) (373:373:373))
        (PORT datad (1291:1291:1291) (1225:1225:1225))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1693:1693:1693))
        (PORT datab (1383:1383:1383) (1340:1340:1340))
        (PORT datac (1831:1831:1831) (1738:1738:1738))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1163:1163:1163))
        (PORT datab (1255:1255:1255) (1232:1232:1232))
        (PORT datac (595:595:595) (546:546:546))
        (PORT datad (358:358:358) (349:349:349))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1961:1961:1961) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (914:914:914))
        (PORT datab (998:998:998) (961:961:961))
        (PORT datac (2050:2050:2050) (1949:1949:1949))
        (PORT datad (865:865:865) (783:783:783))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1649:1649:1649))
        (PORT datab (224:224:224) (252:252:252))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (364:364:364) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1270:1270:1270))
        (PORT datab (815:815:815) (832:832:832))
        (PORT datac (971:971:971) (913:913:913))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (294:294:294))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (902:902:902) (846:846:846))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (884:884:884))
        (PORT datab (998:998:998) (961:961:961))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (932:932:932))
        (PORT datad (392:392:392) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2361:2361:2361))
        (PORT asdata (1099:1099:1099) (1077:1077:1077))
        (PORT ena (1333:1333:1333) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (921:921:921))
        (PORT datab (847:847:847) (873:873:873))
        (PORT datad (1083:1083:1083) (1078:1078:1078))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (673:673:673))
        (PORT datab (530:530:530) (565:565:565))
        (PORT datac (757:757:757) (776:776:776))
        (PORT datad (417:417:417) (418:418:418))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (577:577:577))
        (PORT datab (539:539:539) (566:566:566))
        (PORT datac (688:688:688) (707:707:707))
        (PORT datad (220:220:220) (242:242:242))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (570:570:570) (607:607:607))
        (PORT datad (701:701:701) (680:680:680))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (797:797:797))
        (PORT datab (527:527:527) (562:562:562))
        (PORT datac (727:727:727) (747:747:747))
        (PORT datad (517:517:517) (563:563:563))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (809:809:809))
        (PORT datab (529:529:529) (564:564:564))
        (PORT datac (731:731:731) (750:750:750))
        (PORT datad (731:731:731) (753:753:753))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (766:766:766) (773:773:773))
        (PORT datac (467:467:467) (502:502:502))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (435:435:435))
        (PORT datab (444:444:444) (421:421:421))
        (PORT datac (373:373:373) (354:354:354))
        (PORT datad (360:360:360) (344:344:344))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1076:1076:1076) (1037:1037:1037))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (445:445:445) (468:468:468))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|aluControl\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (547:547:547))
        (PORT datac (272:272:272) (344:344:344))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2364:2364:2364))
        (PORT asdata (1120:1120:1120) (1100:1100:1100))
        (PORT ena (1871:1871:1871) (1790:1790:1790))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1215:1215:1215))
        (PORT datab (678:678:678) (659:659:659))
        (PORT datad (980:980:980) (932:932:932))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (608:608:608))
        (PORT datac (734:734:734) (754:754:754))
        (PORT datad (482:482:482) (528:528:528))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (609:609:609))
        (PORT datab (846:846:846) (852:852:852))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (730:730:730) (752:752:752))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (929:929:929))
        (PORT datac (756:756:756) (775:775:775))
        (PORT datad (676:676:676) (648:648:648))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (713:713:713))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (473:473:473) (509:509:509))
        (PORT datad (200:200:200) (224:224:224))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1076:1076:1076) (1037:1037:1037))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (405:405:405) (428:428:428))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (423:423:423))
        (PORT datab (500:500:500) (544:544:544))
        (PORT datac (484:484:484) (516:516:516))
        (PORT datad (696:696:696) (699:699:699))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (423:423:423))
        (PORT datab (500:500:500) (544:544:544))
        (PORT datac (487:487:487) (543:543:543))
        (PORT datad (696:696:696) (699:699:699))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (433:433:433))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (274:274:274) (337:337:337))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2364:2364:2364))
        (PORT asdata (1040:1040:1040) (996:996:996))
        (PORT ena (1871:1871:1871) (1790:1790:1790))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1212:1212:1212))
        (PORT datab (679:679:679) (660:660:660))
        (PORT datad (979:979:979) (931:931:931))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (380:380:380))
        (PORT datab (701:701:701) (681:681:681))
        (PORT datac (620:620:620) (573:573:573))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1076:1076:1076) (1037:1037:1037))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (406:406:406) (427:427:427))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (852:852:852) (878:878:878))
        (PORT datac (843:843:843) (889:889:889))
        (PORT datad (1077:1077:1077) (1072:1072:1072))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (709:709:709) (694:694:694))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2364:2364:2364))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1871:1871:1871) (1790:1790:1790))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (923:923:923))
        (PORT datab (1034:1034:1034) (1017:1017:1017))
        (PORT datac (812:812:812) (840:840:840))
        (PORT datad (784:784:784) (804:804:804))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (828:828:828) (839:839:839))
        (PORT datac (844:844:844) (890:890:890))
        (PORT datad (754:754:754) (778:778:778))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1112:1112:1112) (1112:1112:1112))
        (PORT datac (813:813:813) (841:841:841))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (932:932:932))
        (PORT datab (771:771:771) (794:794:794))
        (PORT datac (855:855:855) (861:861:861))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1076:1076:1076) (1037:1037:1037))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (441:441:441) (460:460:460))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (429:429:429))
        (PORT datab (502:502:502) (546:546:546))
        (PORT datac (480:480:480) (511:511:511))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (584:584:584))
        (PORT datac (673:673:673) (670:670:670))
        (PORT datad (699:699:699) (677:677:677))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (563:563:563))
        (PORT datab (398:398:398) (391:391:391))
        (PORT datac (501:501:501) (535:535:535))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (554:554:554) (590:590:590))
        (PORT datac (674:674:674) (670:670:670))
        (PORT datad (698:698:698) (676:676:676))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (813:813:813))
        (PORT datab (821:821:821) (848:848:848))
        (PORT datac (811:811:811) (843:843:843))
        (PORT datad (800:800:800) (811:811:811))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (876:876:876))
        (PORT datab (829:829:829) (857:857:857))
        (PORT datac (743:743:743) (772:772:772))
        (PORT datad (752:752:752) (775:775:775))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (766:766:766) (789:789:789))
        (PORT datad (739:739:739) (760:760:760))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (563:563:563))
        (PORT datab (243:243:243) (270:270:270))
        (PORT datac (650:650:650) (599:599:599))
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (398:398:398) (420:420:420))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (566:566:566))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (366:366:366) (362:362:362))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1957:1957:1957))
        (PORT asdata (775:775:775) (796:796:796))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (852:852:852) (878:878:878))
        (PORT datac (843:843:843) (888:888:888))
        (PORT datad (1078:1078:1078) (1073:1073:1073))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (855:855:855) (881:881:881))
        (PORT datac (847:847:847) (893:893:893))
        (PORT datad (1075:1075:1075) (1069:1069:1069))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (931:931:931))
        (PORT datab (250:250:250) (279:279:279))
        (PORT datac (976:976:976) (963:963:963))
        (PORT datad (780:780:780) (799:799:799))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (821:821:821))
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (195:195:195) (227:227:227))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (821:821:821))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (834:834:834) (846:846:846))
        (PORT datac (977:977:977) (965:965:965))
        (PORT datad (215:215:215) (237:237:237))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Selector4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2299:2299:2299))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (2085:2085:2085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1966:1966:1966))
        (PORT asdata (814:814:814) (833:833:833))
        (PORT ena (2154:2154:2154) (2122:2122:2122))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE data_in_direct\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2516:2516:2516))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3467:3467:3467) (3424:3424:3424))
        (PORT d[1] (3630:3630:3630) (3603:3603:3603))
        (PORT d[2] (3801:3801:3801) (3817:3817:3817))
        (PORT d[3] (3920:3920:3920) (3960:3960:3960))
        (PORT d[4] (3866:3866:3866) (3879:3879:3879))
        (PORT d[5] (3254:3254:3254) (3300:3300:3300))
        (PORT d[6] (3740:3740:3740) (3633:3633:3633))
        (PORT d[7] (3602:3602:3602) (3682:3682:3682))
        (PORT d[8] (3070:3070:3070) (3026:3026:3026))
        (PORT d[9] (3584:3584:3584) (3550:3550:3550))
        (PORT d[10] (3689:3689:3689) (3754:3754:3754))
        (PORT d[11] (2624:2624:2624) (2577:2577:2577))
        (PORT d[12] (3616:3616:3616) (3442:3442:3442))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2008:2008:2008))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT d[0] (2890:2890:2890) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4475:4475:4475) (4728:4728:4728))
        (PORT clk (2209:2209:2209) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4869:4869:4869) (5148:5148:5148))
        (PORT d[1] (5035:5035:5035) (5362:5362:5362))
        (PORT d[2] (4777:4777:4777) (5029:5029:5029))
        (PORT d[3] (5567:5567:5567) (5864:5864:5864))
        (PORT d[4] (7129:7129:7129) (7333:7333:7333))
        (PORT d[5] (6896:6896:6896) (6878:6878:6878))
        (PORT d[6] (5057:5057:5057) (5165:5165:5165))
        (PORT d[7] (7953:7953:7953) (7829:7829:7829))
        (PORT d[8] (6893:6893:6893) (6907:6907:6907))
        (PORT d[9] (6308:6308:6308) (6513:6513:6513))
        (PORT d[10] (6479:6479:6479) (6459:6459:6459))
        (PORT d[11] (5832:5832:5832) (6076:6076:6076))
        (PORT d[12] (5534:5534:5534) (5671:5671:5671))
        (PORT clk (2205:2205:2205) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2012:2012:2012))
        (PORT clk (2205:2205:2205) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (PORT d[0] (4264:4264:4264) (4222:4222:4222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2542:2542:2542))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3225:3225:3225))
        (PORT d[1] (3639:3639:3639) (3613:3613:3613))
        (PORT d[2] (4093:4093:4093) (4098:4098:4098))
        (PORT d[3] (4277:4277:4277) (4308:4308:4308))
        (PORT d[4] (4201:4201:4201) (4197:4197:4197))
        (PORT d[5] (2922:2922:2922) (2974:2974:2974))
        (PORT d[6] (4015:4015:4015) (3893:3893:3893))
        (PORT d[7] (4117:4117:4117) (4160:4160:4160))
        (PORT d[8] (3090:3090:3090) (3044:3044:3044))
        (PORT d[9] (3547:3547:3547) (3513:3513:3513))
        (PORT d[10] (3691:3691:3691) (3756:3756:3756))
        (PORT d[11] (2657:2657:2657) (2618:2618:2618))
        (PORT d[12] (3728:3728:3728) (3567:3567:3567))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2243:2243:2243))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT d[0] (2778:2778:2778) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4474:4474:4474) (4727:4727:4727))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4581:4581:4581) (4869:4869:4869))
        (PORT d[1] (5065:5065:5065) (5400:5400:5400))
        (PORT d[2] (4790:4790:4790) (5044:5044:5044))
        (PORT d[3] (5556:5556:5556) (5852:5852:5852))
        (PORT d[4] (7138:7138:7138) (7341:7341:7341))
        (PORT d[5] (7203:7203:7203) (7177:7177:7177))
        (PORT d[6] (5056:5056:5056) (5164:5164:5164))
        (PORT d[7] (7992:7992:7992) (7868:7868:7868))
        (PORT d[8] (6891:6891:6891) (6892:6892:6892))
        (PORT d[9] (6047:6047:6047) (6272:6272:6272))
        (PORT d[10] (7253:7253:7253) (7224:7224:7224))
        (PORT d[11] (5825:5825:5825) (6069:6069:6069))
        (PORT d[12] (5817:5817:5817) (5943:5943:5943))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (1940:1940:1940))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (PORT d[0] (3135:3135:3135) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3185:3185:3185))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (3821:3821:3821))
        (PORT d[1] (3964:3964:3964) (3924:3924:3924))
        (PORT d[2] (3365:3365:3365) (3360:3360:3360))
        (PORT d[3] (3639:3639:3639) (3670:3670:3670))
        (PORT d[4] (2863:2863:2863) (2695:2695:2695))
        (PORT d[5] (3494:3494:3494) (3525:3525:3525))
        (PORT d[6] (4005:4005:4005) (3879:3879:3879))
        (PORT d[7] (3452:3452:3452) (3434:3434:3434))
        (PORT d[8] (2423:2423:2423) (2403:2403:2403))
        (PORT d[9] (4014:4014:4014) (4005:4005:4005))
        (PORT d[10] (4014:4014:4014) (4043:4043:4043))
        (PORT d[11] (3276:3276:3276) (3224:3224:3224))
        (PORT d[12] (4003:4003:4003) (3831:3831:3831))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2026:2026:2026))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT d[0] (3172:3172:3172) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4708:4708:4708))
        (PORT clk (2224:2224:2224) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5225:5225:5225) (5490:5490:5490))
        (PORT d[1] (5384:5384:5384) (5699:5699:5699))
        (PORT d[2] (4096:4096:4096) (4354:4354:4354))
        (PORT d[3] (6171:6171:6171) (6447:6447:6447))
        (PORT d[4] (7477:7477:7477) (7673:7673:7673))
        (PORT d[5] (7570:7570:7570) (7538:7538:7538))
        (PORT d[6] (5394:5394:5394) (5487:5487:5487))
        (PORT d[7] (6586:6586:6586) (6559:6559:6559))
        (PORT d[8] (7492:7492:7492) (7482:7482:7482))
        (PORT d[9] (6398:6398:6398) (6615:6615:6615))
        (PORT d[10] (6871:6871:6871) (6849:6849:6849))
        (PORT d[11] (5385:5385:5385) (5712:5712:5712))
        (PORT d[12] (6178:6178:6178) (6298:6298:6298))
        (PORT clk (2220:2220:2220) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2057:2057:2057))
        (PORT clk (2220:2220:2220) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2214:2214:2214))
        (PORT d[0] (5130:5130:5130) (4768:4768:4768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (1972:1972:1972))
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3127:3127:3127))
        (PORT d[1] (3302:3302:3302) (3284:3284:3284))
        (PORT d[2] (3801:3801:3801) (3815:3815:3815))
        (PORT d[3] (3929:3929:3929) (3972:3972:3972))
        (PORT d[4] (3514:3514:3514) (3532:3532:3532))
        (PORT d[5] (2555:2555:2555) (2622:2622:2622))
        (PORT d[6] (4102:4102:4102) (3997:3997:3997))
        (PORT d[7] (4115:4115:4115) (4163:4163:4163))
        (PORT d[8] (3133:3133:3133) (3131:3131:3131))
        (PORT d[9] (3872:3872:3872) (3830:3830:3830))
        (PORT d[10] (3741:3741:3741) (3806:3806:3806))
        (PORT d[11] (2614:2614:2614) (2580:2580:2580))
        (PORT d[12] (3088:3088:3088) (2944:2944:2944))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2240:2240:2240))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (PORT d[0] (3309:3309:3309) (3159:3159:3159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4802:4802:4802) (5038:5038:5038))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4804:4804:4804) (5079:5079:5079))
        (PORT d[1] (4684:4684:4684) (5022:5022:5022))
        (PORT d[2] (5977:5977:5977) (6275:6275:6275))
        (PORT d[3] (5226:5226:5226) (5531:5531:5531))
        (PORT d[4] (6538:6538:6538) (6772:6772:6772))
        (PORT d[5] (6863:6863:6863) (6838:6838:6838))
        (PORT d[6] (5401:5401:5401) (5497:5497:5497))
        (PORT d[7] (7663:7663:7663) (7554:7554:7554))
        (PORT d[8] (6910:6910:6910) (6924:6924:6924))
        (PORT d[9] (5712:5712:5712) (5948:5948:5948))
        (PORT d[10] (9348:9348:9348) (9242:9242:9242))
        (PORT d[11] (5483:5483:5483) (5735:5735:5735))
        (PORT d[12] (4897:4897:4897) (5065:5065:5065))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2072:2072:2072))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT d[0] (3811:3811:3811) (3531:3531:3531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2389:2389:2389) (2405:2405:2405))
        (PORT datab (1447:1447:1447) (1433:1433:1433))
        (PORT datac (1701:1701:1701) (1676:1676:1676))
        (PORT datad (1924:1924:1924) (1921:1921:1921))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2388:2388:2388) (2404:2404:2404))
        (PORT datab (1898:1898:1898) (1815:1815:1815))
        (PORT datac (1590:1590:1590) (1538:1538:1538))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (1927:1927:1927))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3145:3145:3145))
        (PORT d[1] (2745:2745:2745) (2768:2768:2768))
        (PORT d[2] (3795:3795:3795) (3834:3834:3834))
        (PORT d[3] (3162:3162:3162) (3047:3047:3047))
        (PORT d[4] (4095:4095:4095) (4076:4076:4076))
        (PORT d[5] (2796:2796:2796) (2681:2681:2681))
        (PORT d[6] (1937:1937:1937) (1899:1899:1899))
        (PORT d[7] (2269:2269:2269) (2218:2218:2218))
        (PORT d[8] (2408:2408:2408) (2351:2351:2351))
        (PORT d[9] (2048:2048:2048) (2028:2028:2028))
        (PORT d[10] (2402:2402:2402) (2377:2377:2377))
        (PORT d[11] (2263:2263:2263) (2212:2212:2212))
        (PORT d[12] (2427:2427:2427) (2393:2393:2393))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2020:2020:2020))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (PORT d[0] (2203:2203:2203) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4522:4522:4522))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5278:5278:5278) (5599:5599:5599))
        (PORT d[1] (4455:4455:4455) (4737:4737:4737))
        (PORT d[2] (5016:5016:5016) (5333:5333:5333))
        (PORT d[3] (5488:5488:5488) (5764:5764:5764))
        (PORT d[4] (6808:6808:6808) (7026:7026:7026))
        (PORT d[5] (7142:7142:7142) (7081:7081:7081))
        (PORT d[6] (6770:6770:6770) (6744:6744:6744))
        (PORT d[7] (6769:6769:6769) (6715:6715:6715))
        (PORT d[8] (6955:6955:6955) (6950:6950:6950))
        (PORT d[9] (5419:5419:5419) (5651:5651:5651))
        (PORT d[10] (8778:8778:8778) (8728:8728:8728))
        (PORT d[11] (6369:6369:6369) (6678:6678:6678))
        (PORT d[12] (4639:4639:4639) (4847:4847:4847))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1782:1782:1782))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (PORT d[0] (3523:3523:3523) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3203:3203:3203))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (3538:3538:3538))
        (PORT d[1] (3963:3963:3963) (3923:3923:3923))
        (PORT d[2] (3148:3148:3148) (3156:3156:3156))
        (PORT d[3] (3917:3917:3917) (3915:3915:3915))
        (PORT d[4] (2934:2934:2934) (2779:2779:2779))
        (PORT d[5] (3245:3245:3245) (3296:3296:3296))
        (PORT d[6] (4074:4074:4074) (3951:3951:3951))
        (PORT d[7] (3773:3773:3773) (3731:3731:3731))
        (PORT d[8] (2431:2431:2431) (2412:2412:2412))
        (PORT d[9] (4006:4006:4006) (3996:3996:3996))
        (PORT d[10] (3734:3734:3734) (3809:3809:3809))
        (PORT d[11] (2973:2973:2973) (2934:2934:2934))
        (PORT d[12] (3680:3680:3680) (3532:3532:3532))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (1918:1918:1918))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (2553:2553:2553) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4423:4423:4423) (4670:4670:4670))
        (PORT clk (2225:2225:2225) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (5212:5212:5212))
        (PORT d[1] (5401:5401:5401) (5727:5727:5727))
        (PORT d[2] (4114:4114:4114) (4372:4372:4372))
        (PORT d[3] (4469:4469:4469) (4761:4761:4761))
        (PORT d[4] (7482:7482:7482) (7674:7674:7674))
        (PORT d[5] (7524:7524:7524) (7487:7487:7487))
        (PORT d[6] (5393:5393:5393) (5486:5486:5486))
        (PORT d[7] (5916:5916:5916) (5917:5917:5917))
        (PORT d[8] (7209:7209:7209) (7213:7213:7213))
        (PORT d[9] (6398:6398:6398) (6614:6614:6614))
        (PORT d[10] (6870:6870:6870) (6848:6848:6848))
        (PORT d[11] (5386:5386:5386) (5713:5713:5713))
        (PORT d[12] (6164:6164:6164) (6283:6283:6283))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (1919:1919:1919))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (PORT d[0] (3358:3358:3358) (3198:3198:3198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2387:2387:2387) (2403:2403:2403))
        (PORT datab (1524:1524:1524) (1421:1421:1421))
        (PORT datac (1315:1315:1315) (1286:1286:1286))
        (PORT datad (1926:1926:1926) (1924:1924:1924))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1075:1075:1075))
        (PORT clk (2279:2279:2279) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3445:3445:3445))
        (PORT d[1] (1497:1497:1497) (1501:1501:1501))
        (PORT d[2] (1075:1075:1075) (1072:1072:1072))
        (PORT d[3] (1416:1416:1416) (1390:1390:1390))
        (PORT d[4] (1101:1101:1101) (1098:1098:1098))
        (PORT d[5] (2602:2602:2602) (2524:2524:2524))
        (PORT d[6] (2645:2645:2645) (2569:2569:2569))
        (PORT d[7] (2572:2572:2572) (2496:2496:2496))
        (PORT d[8] (1435:1435:1435) (1410:1410:1410))
        (PORT d[9] (1788:1788:1788) (1784:1784:1784))
        (PORT d[10] (1637:1637:1637) (1602:1602:1602))
        (PORT d[11] (2295:2295:2295) (2234:2234:2234))
        (PORT d[12] (1337:1337:1337) (1320:1320:1320))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1460:1460:1460))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (PORT d[0] (2344:2344:2344) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4637:4637:4637))
        (PORT clk (2240:2240:2240) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6266:6266:6266) (6564:6564:6564))
        (PORT d[1] (5658:5658:5658) (5938:5938:5938))
        (PORT d[2] (6005:6005:6005) (6303:6303:6303))
        (PORT d[3] (6884:6884:6884) (7136:7136:7136))
        (PORT d[4] (7200:7200:7200) (7438:7438:7438))
        (PORT d[5] (7524:7524:7524) (7466:7466:7466))
        (PORT d[6] (6831:6831:6831) (6828:6828:6828))
        (PORT d[7] (7172:7172:7172) (7120:7120:7120))
        (PORT d[8] (5933:5933:5933) (5950:5950:5950))
        (PORT d[9] (5286:5286:5286) (5593:5593:5593))
        (PORT d[10] (7460:7460:7460) (7393:7393:7393))
        (PORT d[11] (7314:7314:7314) (7588:7588:7588))
        (PORT d[12] (6325:6325:6325) (6483:6483:6483))
        (PORT clk (2236:2236:2236) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1658:1658:1658))
        (PORT clk (2236:2236:2236) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2229:2229:2229))
        (PORT d[0] (6545:6545:6545) (6342:6342:6342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1966:1966:1966))
        (PORT clk (2240:2240:2240) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (3062:3062:3062))
        (PORT d[1] (2753:2753:2753) (2777:2777:2777))
        (PORT d[2] (4147:4147:4147) (4169:4169:4169))
        (PORT d[3] (2821:2821:2821) (2726:2726:2726))
        (PORT d[4] (3740:3740:3740) (3743:3743:3743))
        (PORT d[5] (2317:2317:2317) (2249:2249:2249))
        (PORT d[6] (2467:2467:2467) (2381:2381:2381))
        (PORT d[7] (1976:1976:1976) (1940:1940:1940))
        (PORT d[8] (2441:2441:2441) (2384:2384:2384))
        (PORT d[9] (2391:2391:2391) (2351:2351:2351))
        (PORT d[10] (2457:2457:2457) (2432:2432:2432))
        (PORT d[11] (2262:2262:2262) (2196:2196:2196))
        (PORT d[12] (2565:2565:2565) (2483:2483:2483))
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1912:1912:1912))
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (PORT d[0] (3220:3220:3220) (3164:3164:3164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4252:4252:4252))
        (PORT clk (2201:2201:2201) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5195:5195:5195) (5495:5495:5495))
        (PORT d[1] (4334:4334:4334) (4638:4638:4638))
        (PORT d[2] (4994:4994:4994) (5312:5312:5312))
        (PORT d[3] (5212:5212:5212) (5505:5505:5505))
        (PORT d[4] (6851:6851:6851) (7068:7068:7068))
        (PORT d[5] (7162:7162:7162) (7102:7102:7102))
        (PORT d[6] (6764:6764:6764) (6739:6739:6739))
        (PORT d[7] (7149:7149:7149) (7076:7076:7076))
        (PORT d[8] (7014:7014:7014) (7012:7012:7012))
        (PORT d[9] (4915:4915:4915) (5208:5208:5208))
        (PORT d[10] (8790:8790:8790) (8736:8736:8736))
        (PORT d[11] (5997:5997:5997) (6322:6322:6322))
        (PORT d[12] (4998:4998:4998) (5192:5192:5192))
        (PORT clk (2197:2197:2197) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1795:1795:1795))
        (PORT clk (2197:2197:2197) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (PORT d[0] (3352:3352:3352) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1954:1954:1954) (1960:1960:1960))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (955:955:955) (875:875:875))
        (PORT datad (1605:1605:1605) (1541:1541:1541))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1619:1619:1619))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDRIn\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1218:1218:1218))
        (PORT datab (766:766:766) (733:733:733))
        (PORT datac (1314:1314:1314) (1247:1247:1247))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2892:2892:2892) (2710:2710:2710))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (623:623:623))
        (PORT datab (309:309:309) (381:381:381))
        (PORT datac (996:996:996) (982:982:982))
        (PORT datad (948:948:948) (888:888:888))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1454:1454:1454))
        (PORT datab (1786:1786:1786) (1655:1655:1655))
        (PORT datac (964:964:964) (948:948:948))
        (PORT datad (342:342:342) (325:325:325))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (284:284:284))
        (PORT datab (1280:1280:1280) (1234:1234:1234))
        (PORT datac (1477:1477:1477) (1413:1413:1413))
        (PORT datad (671:671:671) (635:635:635))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (283:283:283))
        (PORT datab (1281:1281:1281) (1235:1235:1235))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (790:790:790))
        (PORT datab (1294:1294:1294) (1223:1223:1223))
        (PORT datac (945:945:945) (907:907:907))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1498:1498:1498))
        (PORT datab (434:434:434) (410:410:410))
        (PORT datac (946:946:946) (908:908:908))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT asdata (4032:4032:4032) (4235:4235:4235))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT asdata (4442:4442:4442) (4681:4681:4681))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1179:1179:1179))
        (PORT datab (1951:1951:1951) (1924:1924:1924))
        (PORT datac (1996:1996:1996) (1901:1901:1901))
        (PORT datad (1855:1855:1855) (1746:1746:1746))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1455:1455:1455))
        (PORT datab (1559:1559:1559) (1451:1451:1451))
        (PORT datac (1996:1996:1996) (1901:1901:1901))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2187:2187:2187) (2033:2033:2033))
        (PORT datab (2037:2037:2037) (1930:1930:1930))
        (PORT datac (1912:1912:1912) (1888:1888:1888))
        (PORT datad (1223:1223:1223) (1138:1138:1138))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1888:1888:1888) (1785:1785:1785))
        (PORT datab (1951:1951:1951) (1924:1924:1924))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (862:862:862) (774:774:774))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT asdata (4337:4337:4337) (4496:4496:4496))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1925:1925:1925) (1797:1797:1797))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1546:1546:1546))
        (PORT datab (1948:1948:1948) (1920:1920:1920))
        (PORT datac (1995:1995:1995) (1900:1900:1900))
        (PORT datad (1266:1266:1266) (1180:1180:1180))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1431:1431:1431))
        (PORT datab (2037:2037:2037) (1930:1930:1930))
        (PORT datac (1926:1926:1926) (1840:1840:1840))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1414:1414:1414))
        (PORT datab (1950:1950:1950) (1922:1922:1922))
        (PORT datac (1996:1996:1996) (1900:1900:1900))
        (PORT datad (2167:2167:2167) (2034:2034:2034))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2007:2007:2007) (1943:1943:1943))
        (PORT datab (1151:1151:1151) (1055:1055:1055))
        (PORT datac (1916:1916:1916) (1891:1891:1891))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (1932:1932:1932) (1805:1805:1805))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1296:1296:1296))
        (PORT datab (1943:1943:1943) (1894:1894:1894))
        (PORT datac (2051:2051:2051) (1919:1919:1919))
        (PORT datad (2065:2065:2065) (1960:1960:1960))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1475:1475:1475))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1907:1907:1907) (1870:1870:1870))
        (PORT datad (989:989:989) (925:925:925))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1239:1239:1239))
        (PORT datab (1946:1946:1946) (1898:1898:1898))
        (PORT datac (1703:1703:1703) (1571:1571:1571))
        (PORT datad (2063:2063:2063) (1958:1958:1958))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2423:2423:2423) (2272:2272:2272))
        (PORT datab (2112:2112:2112) (1997:1997:1997))
        (PORT datac (1383:1383:1383) (1366:1366:1366))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datac (1576:1576:1576) (1534:1534:1534))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1981:1981:1981) (1930:1930:1930))
        (PORT datab (2114:2114:2114) (1999:1999:1999))
        (PORT datac (1899:1899:1899) (1859:1859:1859))
        (PORT datad (989:989:989) (937:937:937))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1630:1630:1630) (1581:1581:1581))
        (PORT datac (1895:1895:1895) (1855:1855:1855))
        (PORT datad (1366:1366:1366) (1332:1332:1332))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (1669:1669:1669))
        (PORT datab (2112:2112:2112) (1996:1996:1996))
        (PORT datac (1904:1904:1904) (1867:1867:1867))
        (PORT datad (2082:2082:2082) (1934:1934:1934))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1234:1234:1234))
        (PORT datab (2115:2115:2115) (2000:2000:2000))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1299:1299:1299) (1231:1231:1231))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1574:1574:1574))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1195:1195:1195))
        (PORT datab (2912:2912:2912) (2777:2777:2777))
        (PORT datac (617:617:617) (555:555:555))
        (PORT datad (1503:1503:1503) (1439:1439:1439))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2177:2177:2177) (2006:2006:2006))
        (PORT datab (1476:1476:1476) (1369:1369:1369))
        (PORT datac (1368:1368:1368) (1235:1235:1235))
        (PORT datad (1532:1532:1532) (1481:1481:1481))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1171:1171:1171))
        (PORT datab (2066:2066:2066) (1974:1974:1974))
        (PORT datac (1165:1165:1165) (1079:1079:1079))
        (PORT datad (1778:1778:1778) (1704:1704:1704))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1352:1352:1352))
        (PORT datab (993:993:993) (961:961:961))
        (PORT datac (1454:1454:1454) (1344:1344:1344))
        (PORT datad (2051:2051:2051) (1946:1946:1946))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1744:1744:1744) (1643:1643:1643))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2768:2768:2768) (2704:2704:2704))
        (PORT datab (1393:1393:1393) (1273:1273:1273))
        (PORT datac (1849:1849:1849) (1798:1798:1798))
        (PORT datad (1681:1681:1681) (1550:1550:1550))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1904:1904:1904) (1846:1846:1846))
        (PORT datab (1357:1357:1357) (1240:1240:1240))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1521:1521:1521) (1453:1453:1453))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1896:1896:1896) (1835:1835:1835))
        (PORT datab (977:977:977) (933:933:933))
        (PORT datac (2733:2733:2733) (2667:2667:2667))
        (PORT datad (1291:1291:1291) (1222:1222:1222))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2760:2760:2760) (2695:2695:2695))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (679:679:679) (636:636:636))
        (PORT datad (1027:1027:1027) (970:970:970))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (1832:1832:1832) (1761:1761:1761))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1255:1255:1255))
        (PORT datab (2114:2114:2114) (1999:1999:1999))
        (PORT datac (1899:1899:1899) (1860:1860:1860))
        (PORT datad (997:997:997) (940:940:940))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1000:1000:1000) (937:937:937))
        (PORT datac (1906:1906:1906) (1869:1869:1869))
        (PORT datad (986:986:986) (940:940:940))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (645:645:645))
        (PORT datab (2115:2115:2115) (2000:2000:2000))
        (PORT datac (1897:1897:1897) (1857:1857:1857))
        (PORT datad (2244:2244:2244) (2193:2193:2193))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1538:1538:1538))
        (PORT datab (2116:2116:2116) (2001:2001:2001))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (997:997:997) (941:941:941))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datac (1575:1575:1575) (1532:1532:1532))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2110:2110:2110) (1998:1998:1998))
        (PORT datab (1283:1283:1283) (1201:1201:1201))
        (PORT datac (1803:1803:1803) (1691:1691:1691))
        (PORT datad (1532:1532:1532) (1481:1481:1481))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1877:1877:1877) (1776:1776:1776))
        (PORT datac (1109:1109:1109) (1012:1012:1012))
        (PORT datad (1527:1527:1527) (1476:1476:1476))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (1995:1995:1995))
        (PORT datab (1543:1543:1543) (1433:1433:1433))
        (PORT datac (1492:1492:1492) (1375:1375:1375))
        (PORT datad (1528:1528:1528) (1477:1477:1477))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1069:1069:1069))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2098:2098:2098) (1967:1967:1967))
        (PORT datad (2050:2050:2050) (1945:1945:1945))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1744:1744:1744) (1643:1643:1643))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1178:1178:1178))
        (PORT datab (2061:2061:2061) (1968:1968:1968))
        (PORT datac (1338:1338:1338) (1205:1205:1205))
        (PORT datad (1787:1787:1787) (1715:1715:1715))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (2063:2063:2063) (1970:1970:1970))
        (PORT datac (1471:1471:1471) (1357:1357:1357))
        (PORT datad (1670:1670:1670) (1531:1531:1531))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2440:2440:2440) (2346:2346:2346))
        (PORT datab (1271:1271:1271) (1174:1174:1174))
        (PORT datac (2084:2084:2084) (2007:2007:2007))
        (PORT datad (2011:2011:2011) (1851:1851:1851))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (844:844:844))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (2085:2085:2085) (2008:2008:2008))
        (PORT datad (1568:1568:1568) (1457:1457:1457))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1298:1298:1298) (1235:1235:1235))
        (PORT datad (1762:1762:1762) (1660:1660:1660))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1080:1080:1080))
        (PORT datab (1952:1952:1952) (1924:1924:1924))
        (PORT datac (1996:1996:1996) (1901:1901:1901))
        (PORT datad (1190:1190:1190) (1103:1103:1103))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1160:1160:1160))
        (PORT datab (1262:1262:1262) (1169:1169:1169))
        (PORT datac (1995:1995:1995) (1900:1900:1900))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1192:1192:1192))
        (PORT datab (1950:1950:1950) (1922:1922:1922))
        (PORT datac (1996:1996:1996) (1900:1900:1900))
        (PORT datad (882:882:882) (812:812:812))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1130:1130:1130))
        (PORT datab (1230:1230:1230) (1118:1118:1118))
        (PORT datac (1913:1913:1913) (1889:1889:1889))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1931:1931:1931) (1803:1803:1803))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2767:2767:2767) (2703:2703:2703))
        (PORT datab (1402:1402:1402) (1270:1270:1270))
        (PORT datac (1849:1849:1849) (1799:1799:1799))
        (PORT datad (1368:1368:1368) (1331:1331:1331))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1941:1941:1941) (1892:1892:1892))
        (PORT datac (1855:1855:1855) (1806:1806:1806))
        (PORT datad (1667:1667:1667) (1623:1623:1623))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1896:1896:1896) (1836:1836:1836))
        (PORT datab (1593:1593:1593) (1547:1547:1547))
        (PORT datac (2732:2732:2732) (2666:2666:2666))
        (PORT datad (1686:1686:1686) (1531:1531:1531))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2756:2756:2756) (2690:2690:2690))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1327:1327:1327) (1259:1259:1259))
        (PORT datad (1436:1436:1436) (1312:1312:1312))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1833:1833:1833) (1763:1763:1763))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2109:2109:2109) (1996:1996:1996))
        (PORT datab (1577:1577:1577) (1469:1469:1469))
        (PORT datac (1191:1191:1191) (1108:1108:1108))
        (PORT datad (1530:1530:1530) (1479:1479:1479))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1253:1253:1253))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1699:1699:1699) (1560:1560:1560))
        (PORT datad (1526:1526:1526) (1475:1475:1475))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1516:1516:1516))
        (PORT datab (1274:1274:1274) (1189:1189:1189))
        (PORT datac (1357:1357:1357) (1220:1220:1220))
        (PORT datad (2050:2050:2050) (1946:1946:1946))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1138:1138:1138))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (2110:2110:2110) (1977:1977:1977))
        (PORT datad (2050:2050:2050) (1945:1945:1945))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1744:1744:1744) (1643:1643:1643))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1840:1840:1840))
        (PORT datab (997:997:997) (933:933:933))
        (PORT datac (2728:2728:2728) (2660:2660:2660))
        (PORT datad (1419:1419:1419) (1297:1297:1297))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1906:1906:1906) (1848:1848:1848))
        (PORT datab (1350:1350:1350) (1270:1270:1270))
        (PORT datac (1282:1282:1282) (1190:1190:1190))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2758:2758:2758) (2692:2692:2692))
        (PORT datab (1461:1461:1461) (1423:1423:1423))
        (PORT datac (1857:1857:1857) (1808:1808:1808))
        (PORT datad (1712:1712:1712) (1664:1664:1664))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2765:2765:2765) (2701:2701:2701))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (958:958:958) (897:897:897))
        (PORT datad (1301:1301:1301) (1227:1227:1227))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (1867:1867:1867) (1794:1794:1794))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1169:1169:1169))
        (PORT datab (2061:2061:2061) (1968:1968:1968))
        (PORT datac (1158:1158:1158) (1063:1063:1063))
        (PORT datad (1787:1787:1787) (1714:1714:1714))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1189:1189:1189))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1425:1425:1425) (1311:1311:1311))
        (PORT datad (2034:2034:2034) (1934:1934:1934))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1522:1522:1522))
        (PORT datab (1206:1206:1206) (1087:1087:1087))
        (PORT datac (1168:1168:1168) (1085:1085:1085))
        (PORT datad (2055:2055:2055) (1951:1951:1951))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1375:1375:1375))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1397:1397:1397) (1256:1256:1256))
        (PORT datad (1526:1526:1526) (1474:1474:1474))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datac (995:995:995) (949:949:949))
        (PORT datad (1762:1762:1762) (1660:1660:1660))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1831:1831:1831) (1749:1749:1749))
        (PORT datab (1607:1607:1607) (1494:1494:1494))
        (PORT datac (880:880:880) (809:809:809))
        (PORT datad (2035:2035:2035) (1935:1935:1935))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1132:1132:1132))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1601:1601:1601) (1544:1544:1544))
        (PORT datad (2032:2032:2032) (1932:1932:1932))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1854:1854:1854) (1737:1737:1737))
        (PORT datab (2062:2062:2062) (1969:1969:1969))
        (PORT datac (1203:1203:1203) (1120:1120:1120))
        (PORT datad (1786:1786:1786) (1713:1713:1713))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1369:1369:1369))
        (PORT datab (1856:1856:1856) (1734:1734:1734))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (1779:1779:1779) (1705:1705:1705))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1763:1763:1763) (1661:1661:1661))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (921:921:921))
        (PORT datab (1320:1320:1320) (1251:1251:1251))
        (PORT datac (2642:2642:2642) (2512:2512:2512))
        (PORT datad (2280:2280:2280) (2160:2160:2160))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1263:1263:1263))
        (PORT datab (1312:1312:1312) (1238:1238:1238))
        (PORT datac (2117:2117:2117) (2042:2042:2042))
        (PORT datad (920:920:920) (843:843:843))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1932:1932:1932) (1877:1877:1877))
        (PORT datab (2065:2065:2065) (1972:1972:1972))
        (PORT datac (1282:1282:1282) (1202:1202:1202))
        (PORT datad (1780:1780:1780) (1707:1707:1707))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1915:1915:1915) (1808:1808:1808))
        (PORT datac (1500:1500:1500) (1390:1390:1390))
        (PORT datad (1785:1785:1785) (1712:1712:1712))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1141:1141:1141))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1764:1764:1764) (1662:1662:1662))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
