

================================================================
== Vivado HLS Report for 'hls_2DFilter'
================================================================
* Date:           Fri May 24 15:46:25 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.874|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1853773|  1853773|  1853773|  1853773|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |  1853772|  1853772|      2564|          -|          -|   723|    no    |
        | + L2     |     2561|     2561|         4|          2|          1|  1280|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	7  / (exitcond3)
	4  / (!exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_0_3 = alloca i8"   --->   Operation 8 'alloca' 'IN_WINDOW_val_val_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_0_2 = alloca i8"   --->   Operation 9 'alloca' 'IN_WINDOW_val_val_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_0_1 = alloca i8"   --->   Operation 10 'alloca' 'IN_WINDOW_val_val_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_0_val = alloca i8"   --->   Operation 11 'alloca' 'IN_WINDOW_val_0_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_1_3 = alloca i8"   --->   Operation 12 'alloca' 'IN_WINDOW_val_val_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_1_2 = alloca i8"   --->   Operation 13 'alloca' 'IN_WINDOW_val_val_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_1_1 = alloca i8"   --->   Operation 14 'alloca' 'IN_WINDOW_val_val_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_1_val = alloca i8"   --->   Operation 15 'alloca' 'IN_WINDOW_val_1_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_2_3 = alloca i8"   --->   Operation 16 'alloca' 'IN_WINDOW_val_val_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_2_2 = alloca i8"   --->   Operation 17 'alloca' 'IN_WINDOW_val_val_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_2_val = alloca i8"   --->   Operation 18 'alloca' 'IN_WINDOW_val_2_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_2_val_1 = alloca i8"   --->   Operation 19 'alloca' 'IN_WINDOW_val_2_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %output_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i7* %input_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%line_buffer_0_0_va = alloca [1284 x i7], align 1" [hls_video_block.cpp:34]   --->   Operation 22 'alloca' 'line_buffer_0_0_va' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%line_buffer_1_0_va = alloca [1284 x i7], align 1" [hls_video_block.cpp:34]   --->   Operation 23 'alloca' 'line_buffer_1_0_va' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%line_buffer_2_0_va = alloca [1284 x i7], align 1" [hls_video_block.cpp:34]   --->   Operation 24 'alloca' 'line_buffer_2_0_va' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%line_buffer_3_0_va = alloca [1284 x i7], align 1" [hls_video_block.cpp:34]   --->   Operation 25 'alloca' 'line_buffer_3_0_va' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%line_buffer_4_0_va = alloca [1284 x i7], align 1" [hls_video_block.cpp:34]   --->   Operation 26 'alloca' 'line_buffer_4_0_va' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%line_buffer_4_0_va_1 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 0" [hls_video_block.cpp:70]   --->   Operation 27 'getelementptr' 'line_buffer_4_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%line_buffer_4_0_va_2 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 1" [hls_video_block.cpp:70]   --->   Operation 28 'getelementptr' 'line_buffer_4_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%line_buffer_4_0_va_3 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 1280" [hls_video_block.cpp:75]   --->   Operation 29 'getelementptr' 'line_buffer_4_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%line_buffer_4_0_va_4 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 1279" [hls_video_block.cpp:75]   --->   Operation 30 'getelementptr' 'line_buffer_4_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.65ns)   --->   "br label %0" [hls_video_block.cpp:43]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row = phi i10 [ %row_1, %7 ], [ 0, %arrayctor.loop.preheader ]"   --->   Operation 32 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.91ns)   --->   "%exitcond2 = icmp eq i10 %row, -301" [hls_video_block.cpp:43]   --->   Operation 33 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 723, i64 723, i64 723)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.78ns)   --->   "%row_1 = add i10 %row, 1" [hls_video_block.cpp:43]   --->   Operation 35 'add' 'row_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %8, label %1" [hls_video_block.cpp:43]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind" [hls_video_block.cpp:44]   --->   Operation 37 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2)" [hls_video_block.cpp:44]   --->   Operation 38 'specregionbegin' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.91ns)   --->   "%tmp_s = icmp ult i10 %row, -304" [hls_video_block.cpp:53]   --->   Operation 39 'icmp' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.91ns)   --->   "%tmp_1 = icmp ugt i10 %row, 2" [hls_video_block.cpp:87]   --->   Operation 40 'icmp' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.91ns)   --->   "%tmp_4 = icmp eq i10 %row, 0" [hls_video_block.cpp:106]   --->   Operation 41 'icmp' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.65ns)   --->   "br label %2" [hls_video_block.cpp:45]   --->   Operation 42 'br' <Predicate = (!exitcond2)> <Delay = 0.65>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [hls_video_block.cpp:120]   --->   Operation 43 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.87>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%col = phi i11 [ 0, %1 ], [ %col_1, %.loopexit ]"   --->   Operation 44 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_0_val_1 = load i8* %IN_WINDOW_val_val_0_2" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 45 'load' 'IN_WINDOW_val_0_val_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_0_val_2 = load i8* %IN_WINDOW_val_val_0_1" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 46 'load' 'IN_WINDOW_val_0_val_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_0_val_3 = load i8* %IN_WINDOW_val_0_val"   --->   Operation 47 'load' 'IN_WINDOW_val_0_val_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_1_val_1 = load i8* %IN_WINDOW_val_val_1_2" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 48 'load' 'IN_WINDOW_val_1_val_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_1_val_2 = load i8* %IN_WINDOW_val_val_1_1" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 49 'load' 'IN_WINDOW_val_1_val_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_1_val_3 = load i8* %IN_WINDOW_val_1_val"   --->   Operation 50 'load' 'IN_WINDOW_val_1_val_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_2_val_2 = load i8* %IN_WINDOW_val_val_2_2" [hls_video_block.cpp:229->hls_video_block.cpp:94]   --->   Operation 51 'load' 'IN_WINDOW_val_2_val_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_2_val_3 = load i8* %IN_WINDOW_val_2_val"   --->   Operation 52 'load' 'IN_WINDOW_val_2_val_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_2_val_4 = load i8* %IN_WINDOW_val_2_val_1"   --->   Operation 53 'load' 'IN_WINDOW_val_2_val_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.94ns)   --->   "%exitcond3 = icmp eq i11 %col, -768" [hls_video_block.cpp:45]   --->   Operation 54 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"   --->   Operation 55 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.79ns)   --->   "%col_1 = add i11 %col, 1" [hls_video_block.cpp:45]   --->   Operation 56 'add' 'col_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %7, label %3" [hls_video_block.cpp:45]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %4, label %._crit_edge" [hls_video_block.cpp:53]   --->   Operation 58 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.94ns)   --->   "%tmp_5 = icmp eq i11 %col, 0" [hls_video_block.cpp:67]   --->   Operation 59 'icmp' 'tmp_5' <Predicate = (!exitcond3 & tmp_s)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %.preheader20.0, label %5" [hls_video_block.cpp:67]   --->   Operation 60 'br' <Predicate = (!exitcond3 & tmp_s)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.94ns)   --->   "%tmp_6 = icmp eq i11 %col, -769" [hls_video_block.cpp:72]   --->   Operation 61 'icmp' 'tmp_6' <Predicate = (!exitcond3 & tmp_s & !tmp_5)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader18.0, label %6" [hls_video_block.cpp:72]   --->   Operation 62 'br' <Predicate = (!exitcond3 & tmp_s & !tmp_5)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.79ns)   --->   "%tmp_7 = add i11 %col, 2" [hls_video_block.cpp:78]   --->   Operation 63 'add' 'tmp_7' <Predicate = (!exitcond3 & tmp_s & !tmp_5 & !tmp_6)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit21"   --->   Operation 64 'br' <Predicate = (!exitcond3 & tmp_s & !tmp_5)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %._crit_edge" [hls_video_block.cpp:82]   --->   Operation 65 'br' <Predicate = (!exitcond3 & tmp_s)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader42.0, label %._crit_edge25" [hls_video_block.cpp:87]   --->   Operation 66 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_0_s = load i8* %IN_WINDOW_val_val_0_3" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 67 'load' 'IN_WINDOW_val_val_0_s' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_1_s = load i8* %IN_WINDOW_val_val_1_3" [hls_video_block.cpp:229->hls_video_block.cpp:94]   --->   Operation 68 'load' 'IN_WINDOW_val_val_1_s' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_2_s = load i8* %IN_WINDOW_val_val_2_3" [hls_video_block.cpp:229->hls_video_block.cpp:94]   --->   Operation 69 'load' 'IN_WINDOW_val_val_2_s' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.79ns)   --->   "%tmp_9 = add i11 2, %col" [hls_video_block.cpp:92]   --->   Operation 70 'add' 'tmp_9' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_10 = zext i11 %tmp_9 to i64" [hls_video_block.cpp:92]   --->   Operation 71 'zext' 'tmp_10' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%line_buffer_0_0_va_1 = getelementptr [1284 x i7]* %line_buffer_0_0_va, i64 0, i64 %tmp_10" [hls_video_block.cpp:92]   --->   Operation 72 'getelementptr' 'line_buffer_0_0_va_1' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (1.23ns)   --->   "%line_buffer_0_0_va_2 = load i7* %line_buffer_0_0_va_1, align 1" [hls_video_block.cpp:92]   --->   Operation 73 'load' 'line_buffer_0_0_va_2' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%line_buffer_1_0_va_1 = getelementptr [1284 x i7]* %line_buffer_1_0_va, i64 0, i64 %tmp_10" [hls_video_block.cpp:92]   --->   Operation 74 'getelementptr' 'line_buffer_1_0_va_1' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (1.23ns)   --->   "%line_buffer_1_0_va_2 = load i7* %line_buffer_1_0_va_1, align 1" [hls_video_block.cpp:92]   --->   Operation 75 'load' 'line_buffer_1_0_va_2' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%line_buffer_2_0_va_1 = getelementptr [1284 x i7]* %line_buffer_2_0_va, i64 0, i64 %tmp_10" [hls_video_block.cpp:92]   --->   Operation 76 'getelementptr' 'line_buffer_2_0_va_1' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.23ns)   --->   "%line_buffer_2_0_va_2 = load i7* %line_buffer_2_0_va_1, align 1" [hls_video_block.cpp:92]   --->   Operation 77 'load' 'line_buffer_2_0_va_2' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_13 = shl i8 %IN_WINDOW_val_val_0_s, 1" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 78 'shl' 'tmp_13' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_14 = shl i8 %IN_WINDOW_val_0_val_1, 1" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 79 'shl' 'tmp_14' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp7)   --->   "%tmp_15 = shl i8 %IN_WINDOW_val_0_val_2, 2" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 80 'shl' 'tmp_15' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_16 = shl i8 %IN_WINDOW_val_val_1_s, 1" [hls_video_block.cpp:229->hls_video_block.cpp:94]   --->   Operation 81 'shl' 'tmp_16' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_17 = shl i8 %IN_WINDOW_val_1_val_2, 1" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 82 'shl' 'tmp_17' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_18 = shl i8 %IN_WINDOW_val_val_2_s, 2" [hls_video_block.cpp:229->hls_video_block.cpp:94]   --->   Operation 83 'shl' 'tmp_18' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_19 = shl i8 %IN_WINDOW_val_2_val_2, 1" [hls_video_block.cpp:229->hls_video_block.cpp:94]   --->   Operation 84 'shl' 'tmp_19' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.76ns) (out node of the LUT)   --->   "%tmp7 = add i8 %IN_WINDOW_val_1_val_1, %tmp_15" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 85 'add' 'tmp7' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i8 %tmp7, %IN_WINDOW_val_val_1_s" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 86 'add' 'tmp6' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i8 %tmp_14, %tmp_17" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 87 'add' 'tmp9' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp8 = add i8 %tmp9, %tmp_13" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 88 'add' 'tmp8' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%x_mag_2_2_2_i = add i8 %tmp8, %tmp6" [hls_video_block.cpp:228->hls_video_block.cpp:94]   --->   Operation 89 'add' 'x_mag_2_2_2_i' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.76ns) (out node of the LUT)   --->   "%tmp = add i8 %tmp_18, %tmp_16" [hls_video_block.cpp:229->hls_video_block.cpp:94]   --->   Operation 90 'add' 'tmp' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp, %IN_WINDOW_val_1_val_1" [hls_video_block.cpp:229->hls_video_block.cpp:94]   --->   Operation 91 'add' 'tmp1' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %IN_WINDOW_val_0_val_1, %tmp_19" [hls_video_block.cpp:229->hls_video_block.cpp:94]   --->   Operation 92 'add' 'tmp2' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp3 = add i8 %tmp2, %tmp_13" [hls_video_block.cpp:229->hls_video_block.cpp:94]   --->   Operation 93 'add' 'tmp3' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%y_mag_2_2_2_i = add i8 %tmp3, %tmp1" [hls_video_block.cpp:229->hls_video_block.cpp:94]   --->   Operation 94 'add' 'y_mag_2_2_2_i' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_i)   --->   "%p_Val2_1 = sext i8 %x_mag_2_2_2_i to i32" [hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 95 'sext' 'p_Val2_1' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_i_cast = sext i8 %x_mag_2_2_2_i to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:16->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 96 'sext' 'tmp_i_cast' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.76ns)   --->   "%xs_V_3 = sub i9 0, %tmp_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:188->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 97 'sub' 'xs_V_3' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_i)   --->   "%xs_V_1_i_i_i_cast = sext i9 %xs_V_3 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:188->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 98 'sext' 'xs_V_1_i_i_i_cast' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_i)   --->   "%p_Result_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %xs_V_1_i_i_i_cast, i32 31, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:189->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 99 'bitset' 'p_Result_3' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_i)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_mag_2_2_2_i, i32 7)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:190->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 100 'bitselect' 'p_Result_s' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_i)   --->   "%agg_result_V_i_i_i = select i1 %p_Result_s, i32 %p_Result_3, i32 %p_Val2_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:190->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 101 'select' 'agg_result_V_i_i_i' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_i)   --->   "%p_Val2_3 = sext i8 %y_mag_2_2_2_i to i32" [hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 102 'sext' 'p_Val2_3' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_5_i_cast = sext i8 %y_mag_2_2_2_i to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:16->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 103 'sext' 'tmp_5_i_cast' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.76ns)   --->   "%xs_V_4 = sub i9 0, %tmp_5_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:188->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 104 'sub' 'xs_V_4' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_i)   --->   "%xs_V_1_i_i1_i_cast = sext i9 %xs_V_4 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:188->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 105 'sext' 'xs_V_1_i_i1_i_cast' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_i)   --->   "%p_Result_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %xs_V_1_i_i1_i_cast, i32 31, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:189->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 106 'bitset' 'p_Result_4' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_i)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %y_mag_2_2_2_i, i32 7)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:190->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 107 'bitselect' 'p_Result_2' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_i)   --->   "%agg_result_V_i_i4_i = select i1 %p_Result_2, i32 %p_Result_4, i32 %p_Val2_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:190->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 108 'select' 'agg_result_V_i_i4_i' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_7_i = add nsw i32 %agg_result_V_i_i_i, %agg_result_V_i_i4_i" [hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 109 'add' 'tmp_7_i' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.99ns)   --->   "%tmp_8_i = icmp sgt i32 %tmp_7_i, 200" [hls_video_block.cpp:234->hls_video_block.cpp:94]   --->   Operation 110 'icmp' 'tmp_8_i' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_2_val_4, i8* %IN_WINDOW_val_2_val" [C:/xfOpenCV/include\common/xf_video_mem.h:133->hls_video_block.cpp:88]   --->   Operation 111 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_2_val_3, i8* %IN_WINDOW_val_val_2_2" [C:/xfOpenCV/include\common/xf_video_mem.h:133->hls_video_block.cpp:88]   --->   Operation 112 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_2_val_2, i8* %IN_WINDOW_val_val_2_3" [C:/xfOpenCV/include\common/xf_video_mem.h:74->hls_video_block.cpp:227->hls_video_block.cpp:94]   --->   Operation 113 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_1_val_3, i8* %IN_WINDOW_val_val_1_1" [C:/xfOpenCV/include\common/xf_video_mem.h:133->hls_video_block.cpp:88]   --->   Operation 114 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_1_val_2, i8* %IN_WINDOW_val_val_1_2" [C:/xfOpenCV/include\common/xf_video_mem.h:74->hls_video_block.cpp:227->hls_video_block.cpp:94]   --->   Operation 115 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_1_val_1, i8* %IN_WINDOW_val_val_1_3" [C:/xfOpenCV/include\common/xf_video_mem.h:74->hls_video_block.cpp:227->hls_video_block.cpp:94]   --->   Operation 116 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_0_val_3, i8* %IN_WINDOW_val_val_0_1" [C:/xfOpenCV/include\common/xf_video_mem.h:133->hls_video_block.cpp:88]   --->   Operation 117 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_0_val_2, i8* %IN_WINDOW_val_val_0_2" [C:/xfOpenCV/include\common/xf_video_mem.h:74->hls_video_block.cpp:227->hls_video_block.cpp:94]   --->   Operation 118 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_0_val_1, i8* %IN_WINDOW_val_val_0_3" [C:/xfOpenCV/include\common/xf_video_mem.h:74->hls_video_block.cpp:227->hls_video_block.cpp:94]   --->   Operation 119 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.79ns)   --->   "%tmp_11 = add i11 %col, 2" [hls_video_block.cpp:109]   --->   Operation 120 'add' 'tmp_11' <Predicate = (!exitcond3)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_12 = zext i11 %tmp_11 to i64" [hls_video_block.cpp:109]   --->   Operation 121 'zext' 'tmp_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader16.preheader, label %.preheader.0" [hls_video_block.cpp:106]   --->   Operation 122 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%line_buffer_1_0_va_4 = getelementptr [1284 x i7]* %line_buffer_1_0_va, i64 0, i64 %tmp_12" [hls_video_block.cpp:114]   --->   Operation 123 'getelementptr' 'line_buffer_1_0_va_4' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.23ns)   --->   "%line_buffer_1_0_va_5 = load i7* %line_buffer_1_0_va_4, align 1" [hls_video_block.cpp:114]   --->   Operation 124 'load' 'line_buffer_1_0_va_5' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%line_buffer_2_0_va_4 = getelementptr [1284 x i7]* %line_buffer_2_0_va, i64 0, i64 %tmp_12" [hls_video_block.cpp:114]   --->   Operation 125 'getelementptr' 'line_buffer_2_0_va_4' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (1.23ns)   --->   "%line_buffer_2_0_va_5 = load i7* %line_buffer_2_0_va_4, align 1" [hls_video_block.cpp:114]   --->   Operation 126 'load' 'line_buffer_2_0_va_5' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%line_buffer_3_0_va_2 = getelementptr [1284 x i7]* %line_buffer_3_0_va, i64 0, i64 %tmp_12" [hls_video_block.cpp:114]   --->   Operation 127 'getelementptr' 'line_buffer_3_0_va_2' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 0.00>
ST_3 : Operation 128 [2/2] (1.23ns)   --->   "%line_buffer_3_0_va_3 = load i7* %line_buffer_3_0_va_2, align 1" [hls_video_block.cpp:114]   --->   Operation 128 'load' 'line_buffer_3_0_va_3' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 129 [1/1] (1.83ns)   --->   "%input_mat_data_V_rea = call i7 @_ssdm_op_Read.ap_fifo.volatile.i7P(i7* %input_mat_data_V)"   --->   Operation 129 'read' 'input_mat_data_V_rea' <Predicate = (!exitcond3 & tmp_s)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_8 = zext i11 %tmp_7 to i64" [hls_video_block.cpp:78]   --->   Operation 130 'zext' 'tmp_8' <Predicate = (!exitcond3 & tmp_s & !tmp_5 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%line_buffer_4_0_va_5 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 %tmp_8" [hls_video_block.cpp:78]   --->   Operation 131 'getelementptr' 'line_buffer_4_0_va_5' <Predicate = (!exitcond3 & tmp_s & !tmp_5 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.23ns)   --->   "store i7 %input_mat_data_V_rea, i7* %line_buffer_4_0_va_5, align 1" [hls_video_block.cpp:78]   --->   Operation 132 'store' <Predicate = (!exitcond3 & tmp_s & !tmp_5 & !tmp_6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "br label %.loopexit19"   --->   Operation 133 'br' <Predicate = (!exitcond3 & tmp_s & !tmp_5 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (1.23ns)   --->   "store i7 %input_mat_data_V_rea, i7* %line_buffer_4_0_va_3, align 1" [hls_video_block.cpp:75]   --->   Operation 134 'store' <Predicate = (!exitcond3 & tmp_s & !tmp_5 & tmp_6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 135 [1/1] (1.23ns)   --->   "store i7 %input_mat_data_V_rea, i7* %line_buffer_4_0_va_4, align 1" [hls_video_block.cpp:75]   --->   Operation 135 'store' <Predicate = (!exitcond3 & tmp_s & !tmp_5 & tmp_6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br label %.loopexit19"   --->   Operation 136 'br' <Predicate = (!exitcond3 & tmp_s & !tmp_5 & tmp_6)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.23ns)   --->   "store i7 %input_mat_data_V_rea, i7* %line_buffer_4_0_va_1, align 1" [hls_video_block.cpp:70]   --->   Operation 137 'store' <Predicate = (!exitcond3 & tmp_s & tmp_5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 138 [1/1] (1.23ns)   --->   "store i7 %input_mat_data_V_rea, i7* %line_buffer_4_0_va_2, align 1" [hls_video_block.cpp:70]   --->   Operation 138 'store' <Predicate = (!exitcond3 & tmp_s & tmp_5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "br label %.loopexit21"   --->   Operation 139 'br' <Predicate = (!exitcond3 & tmp_s & tmp_5)> <Delay = 0.00>
ST_4 : Operation 140 [1/2] (1.23ns)   --->   "%line_buffer_0_0_va_2 = load i7* %line_buffer_0_0_va_1, align 1" [hls_video_block.cpp:92]   --->   Operation 140 'load' 'line_buffer_0_0_va_2' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_0_val_4 = zext i7 %line_buffer_0_0_va_2 to i8" [hls_video_block.cpp:92]   --->   Operation 141 'zext' 'IN_WINDOW_val_0_val_4' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_4 : Operation 142 [1/2] (1.23ns)   --->   "%line_buffer_1_0_va_2 = load i7* %line_buffer_1_0_va_1, align 1" [hls_video_block.cpp:92]   --->   Operation 142 'load' 'line_buffer_1_0_va_2' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_1_val_4 = zext i7 %line_buffer_1_0_va_2 to i8" [hls_video_block.cpp:92]   --->   Operation 143 'zext' 'IN_WINDOW_val_1_val_4' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_4 : Operation 144 [1/2] (1.23ns)   --->   "%line_buffer_2_0_va_2 = load i7* %line_buffer_2_0_va_1, align 1" [hls_video_block.cpp:92]   --->   Operation 144 'load' 'line_buffer_2_0_va_2' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_2_val_5 = zext i7 %line_buffer_2_0_va_2 to i8" [hls_video_block.cpp:92]   --->   Operation 145 'zext' 'IN_WINDOW_val_2_val_5' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %output_mat_data_V, i1 %tmp_8_i)" [hls_video_block.cpp:96]   --->   Operation 146 'write' <Predicate = (!exitcond3 & tmp_1)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_2_val_5, i8* %IN_WINDOW_val_2_val_1" [C:/xfOpenCV/include\common/xf_video_mem.h:280->hls_video_block.cpp:92]   --->   Operation 147 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_1_val_4, i8* %IN_WINDOW_val_1_val" [C:/xfOpenCV/include\common/xf_video_mem.h:280->hls_video_block.cpp:92]   --->   Operation 148 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_0_val_4, i8* %IN_WINDOW_val_0_val" [C:/xfOpenCV/include\common/xf_video_mem.h:280->hls_video_block.cpp:92]   --->   Operation 149 'store' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "br label %._crit_edge25" [hls_video_block.cpp:98]   --->   Operation 150 'br' <Predicate = (!exitcond3 & tmp_1)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%line_buffer_0_0_va_4 = getelementptr [1284 x i7]* %line_buffer_0_0_va, i64 0, i64 %tmp_12" [hls_video_block.cpp:114]   --->   Operation 151 'getelementptr' 'line_buffer_0_0_va_4' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 0.00>
ST_4 : Operation 152 [1/2] (1.23ns)   --->   "%line_buffer_1_0_va_5 = load i7* %line_buffer_1_0_va_4, align 1" [hls_video_block.cpp:114]   --->   Operation 152 'load' 'line_buffer_1_0_va_5' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 153 [1/1] (1.23ns)   --->   "store i7 %line_buffer_1_0_va_5, i7* %line_buffer_0_0_va_4, align 1" [hls_video_block.cpp:114]   --->   Operation 153 'store' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 154 [1/2] (1.23ns)   --->   "%line_buffer_2_0_va_5 = load i7* %line_buffer_2_0_va_4, align 1" [hls_video_block.cpp:114]   --->   Operation 154 'load' 'line_buffer_2_0_va_5' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 155 [1/1] (1.23ns)   --->   "store i7 %line_buffer_2_0_va_5, i7* %line_buffer_1_0_va_4, align 1" [hls_video_block.cpp:114]   --->   Operation 155 'store' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 156 [1/2] (1.23ns)   --->   "%line_buffer_3_0_va_3 = load i7* %line_buffer_3_0_va_2, align 1" [hls_video_block.cpp:114]   --->   Operation 156 'load' 'line_buffer_3_0_va_3' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_4 : Operation 157 [1/1] (1.23ns)   --->   "store i7 %line_buffer_3_0_va_3, i7* %line_buffer_2_0_va_4, align 1" [hls_video_block.cpp:114]   --->   Operation 157 'store' <Predicate = (!exitcond3 & !tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%line_buffer_4_0_va_8 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 %tmp_12" [hls_video_block.cpp:114]   --->   Operation 158 'getelementptr' 'line_buffer_4_0_va_8' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_5 : Operation 159 [2/2] (1.23ns)   --->   "%line_buffer_4_0_va_9 = load i7* %line_buffer_4_0_va_8, align 1" [hls_video_block.cpp:114]   --->   Operation 159 'load' 'line_buffer_4_0_va_9' <Predicate = (!tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%line_buffer_4_0_va_6 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 %tmp_12" [hls_video_block.cpp:109]   --->   Operation 160 'getelementptr' 'line_buffer_4_0_va_6' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 161 [2/2] (1.23ns)   --->   "%line_buffer_4_0_va_7 = load i7* %line_buffer_4_0_va_6, align 1" [hls_video_block.cpp:109]   --->   Operation 161 'load' 'line_buffer_4_0_va_7' <Predicate = (tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>

State 6 <SV = 5> <Delay = 2.47>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind" [hls_video_block.cpp:46]   --->   Operation 162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3)" [hls_video_block.cpp:46]   --->   Operation 163 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [hls_video_block.cpp:48]   --->   Operation 164 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/2] (1.23ns)   --->   "%line_buffer_4_0_va_9 = load i7* %line_buffer_4_0_va_8, align 1" [hls_video_block.cpp:114]   --->   Operation 165 'load' 'line_buffer_4_0_va_9' <Predicate = (!tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_6 : Operation 166 [1/1] (1.23ns)   --->   "store i7 %line_buffer_4_0_va_9, i7* %line_buffer_3_0_va_2, align 1" [hls_video_block.cpp:114]   --->   Operation 166 'store' <Predicate = (!tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 167 'br' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%line_buffer_0_0_va_3 = getelementptr [1284 x i7]* %line_buffer_0_0_va, i64 0, i64 %tmp_12" [hls_video_block.cpp:109]   --->   Operation 168 'getelementptr' 'line_buffer_0_0_va_3' <Predicate = (tmp_4)> <Delay = 0.00>
ST_6 : Operation 169 [1/2] (1.23ns)   --->   "%line_buffer_4_0_va_7 = load i7* %line_buffer_4_0_va_6, align 1" [hls_video_block.cpp:109]   --->   Operation 169 'load' 'line_buffer_4_0_va_7' <Predicate = (tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_6 : Operation 170 [1/1] (1.23ns)   --->   "store i7 %line_buffer_4_0_va_7, i7* %line_buffer_0_0_va_3, align 1" [hls_video_block.cpp:109]   --->   Operation 170 'store' <Predicate = (tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%line_buffer_1_0_va_3 = getelementptr [1284 x i7]* %line_buffer_1_0_va, i64 0, i64 %tmp_12" [hls_video_block.cpp:109]   --->   Operation 171 'getelementptr' 'line_buffer_1_0_va_3' <Predicate = (tmp_4)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.23ns)   --->   "store i7 %line_buffer_4_0_va_7, i7* %line_buffer_1_0_va_3, align 1" [hls_video_block.cpp:109]   --->   Operation 172 'store' <Predicate = (tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%line_buffer_2_0_va_3 = getelementptr [1284 x i7]* %line_buffer_2_0_va, i64 0, i64 %tmp_12" [hls_video_block.cpp:109]   --->   Operation 173 'getelementptr' 'line_buffer_2_0_va_3' <Predicate = (tmp_4)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.23ns)   --->   "store i7 %line_buffer_4_0_va_7, i7* %line_buffer_2_0_va_3, align 1" [hls_video_block.cpp:109]   --->   Operation 174 'store' <Predicate = (tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%line_buffer_3_0_va_1 = getelementptr [1284 x i7]* %line_buffer_3_0_va, i64 0, i64 %tmp_12" [hls_video_block.cpp:109]   --->   Operation 175 'getelementptr' 'line_buffer_3_0_va_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (1.23ns)   --->   "store i7 %line_buffer_4_0_va_7, i7* %line_buffer_3_0_va_1, align 1" [hls_video_block.cpp:109]   --->   Operation 176 'store' <Predicate = (tmp_4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 1284> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 177 'br' <Predicate = (tmp_4)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_3)" [hls_video_block.cpp:118]   --->   Operation 178 'specregionend' 'empty_19' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "br label %2" [hls_video_block.cpp:45]   --->   Operation 179 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp_2)" [hls_video_block.cpp:119]   --->   Operation 180 'specregionend' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "br label %0" [hls_video_block.cpp:43]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row') with incoming values : ('row', hls_video_block.cpp:43) [28]  (0.656 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'icmp' operation ('exitcond2', hls_video_block.cpp:43) [29]  (0.912 ns)
	blocking operation 0.287 ns on control path)

 <State 3>: 4.87ns
The critical path consists of the following:
	'load' operation ('IN_WINDOW.val[0].val[1][0]', hls_video_block.cpp:228->hls_video_block.cpp:94) on local variable 'Window<5, 5, xf::Scalar<1, unsigned char> >.val[0].val[1]' [42]  (0 ns)
	'shl' operation ('tmp_14', hls_video_block.cpp:228->hls_video_block.cpp:94) [103]  (0 ns)
	'add' operation ('tmp9', hls_video_block.cpp:228->hls_video_block.cpp:94) [111]  (0 ns)
	'add' operation ('tmp8', hls_video_block.cpp:228->hls_video_block.cpp:94) [112]  (1.05 ns)
	'add' operation ('x_mag_2_2_2_i', hls_video_block.cpp:228->hls_video_block.cpp:94) [113]  (1.05 ns)
	'sub' operation ('xs.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:188->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94) [121]  (0.765 ns)
	'select' operation ('agg_result_V_i_i_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include\hls_round_copysign_apfixed.h:190->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:18->hls_video_block.cpp:234->hls_video_block.cpp:94) [125]  (0 ns)
	'add' operation ('tmp_7_i', hls_video_block.cpp:234->hls_video_block.cpp:94) [133]  (1.02 ns)
	'icmp' operation ('tmp_8_i', hls_video_block.cpp:234->hls_video_block.cpp:94) [134]  (0.991 ns)

 <State 4>: 3.08ns
The critical path consists of the following:
	fifo read on port 'input_mat_data_V' [61]  (1.84 ns)
	'store' operation (hls_video_block.cpp:75) of variable 'input_mat_data_V_rea' on array 'line_buffer[4][0].val', hls_video_block.cpp:34 [74]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('line_buffer_4_0_va_8', hls_video_block.cpp:114) [164]  (0 ns)
	'load' operation ('line_buffer_4_0_va_9', hls_video_block.cpp:114) on array 'line_buffer[4][0].val', hls_video_block.cpp:34 [165]  (1.24 ns)

 <State 6>: 2.47ns
The critical path consists of the following:
	'load' operation ('line_buffer_4_0_va_9', hls_video_block.cpp:114) on array 'line_buffer[4][0].val', hls_video_block.cpp:34 [165]  (1.24 ns)
	'store' operation (hls_video_block.cpp:114) of variable 'line_buffer_4_0_va_9', hls_video_block.cpp:114 on array 'line_buffer[3][0].val', hls_video_block.cpp:34 [166]  (1.24 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
