#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Oct 28 21:32:04 2024
# Process ID: 1228
# Current directory: E:/shuziluojiwork/shiyan6_4/shiyan6_4.runs/synth_1
# Command line: vivado.exe -log pcreg.vds -mode batch -messageDb vivado.pb -notrace -source pcreg.tcl
# Log file: E:/shuziluojiwork/shiyan6_4/shiyan6_4.runs/synth_1/pcreg.vds
# Journal file: E:/shuziluojiwork/shiyan6_4/shiyan6_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pcreg.tcl -notrace
Command: synth_design -top pcreg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 305.953 ; gain = 98.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pcreg' [E:/shuziluojiwork/shiyan6_4/shiyan6_4.srcs/sources_1/new/pcreg.v:23]
INFO: [Synth 8-638] synthesizing module 'Asynchronous_D_FF' [E:/shuziluojiwork/shiyan6_4/shiyan6_4.srcs/sources_1/new/pcreg.v:45]
INFO: [Synth 8-256] done synthesizing module 'Asynchronous_D_FF' (1#1) [E:/shuziluojiwork/shiyan6_4/shiyan6_4.srcs/sources_1/new/pcreg.v:45]
INFO: [Synth 8-256] done synthesizing module 'pcreg' (2#1) [E:/shuziluojiwork/shiyan6_4/shiyan6_4.srcs/sources_1/new/pcreg.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 342.500 ; gain = 135.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 342.500 ; gain = 135.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/shuziluojiwork/shiyan6_4/shiyan6_4.srcs/constrs_1/new/777.xdc]
Finished Parsing XDC File [E:/shuziluojiwork/shiyan6_4/shiyan6_4.srcs/constrs_1/new/777.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 610.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Asynchronous_D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 610.590 ; gain = 403.223

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 610.590 ; gain = 403.223

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDCE |    32|
|3     |IBUF |    35|
|4     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |   100|
|2     |  \pc_bits[0].u_ff   |Asynchronous_D_FF    |     1|
|3     |  \pc_bits[10].u_ff  |Asynchronous_D_FF_0  |     1|
|4     |  \pc_bits[11].u_ff  |Asynchronous_D_FF_1  |     1|
|5     |  \pc_bits[12].u_ff  |Asynchronous_D_FF_2  |     1|
|6     |  \pc_bits[13].u_ff  |Asynchronous_D_FF_3  |     1|
|7     |  \pc_bits[14].u_ff  |Asynchronous_D_FF_4  |     1|
|8     |  \pc_bits[15].u_ff  |Asynchronous_D_FF_5  |     1|
|9     |  \pc_bits[16].u_ff  |Asynchronous_D_FF_6  |     1|
|10    |  \pc_bits[17].u_ff  |Asynchronous_D_FF_7  |     1|
|11    |  \pc_bits[18].u_ff  |Asynchronous_D_FF_8  |     1|
|12    |  \pc_bits[19].u_ff  |Asynchronous_D_FF_9  |     1|
|13    |  \pc_bits[1].u_ff   |Asynchronous_D_FF_10 |     1|
|14    |  \pc_bits[20].u_ff  |Asynchronous_D_FF_11 |     1|
|15    |  \pc_bits[21].u_ff  |Asynchronous_D_FF_12 |     1|
|16    |  \pc_bits[22].u_ff  |Asynchronous_D_FF_13 |     1|
|17    |  \pc_bits[23].u_ff  |Asynchronous_D_FF_14 |     1|
|18    |  \pc_bits[24].u_ff  |Asynchronous_D_FF_15 |     1|
|19    |  \pc_bits[25].u_ff  |Asynchronous_D_FF_16 |     1|
|20    |  \pc_bits[26].u_ff  |Asynchronous_D_FF_17 |     1|
|21    |  \pc_bits[27].u_ff  |Asynchronous_D_FF_18 |     1|
|22    |  \pc_bits[28].u_ff  |Asynchronous_D_FF_19 |     1|
|23    |  \pc_bits[29].u_ff  |Asynchronous_D_FF_20 |     1|
|24    |  \pc_bits[2].u_ff   |Asynchronous_D_FF_21 |     1|
|25    |  \pc_bits[30].u_ff  |Asynchronous_D_FF_22 |     1|
|26    |  \pc_bits[31].u_ff  |Asynchronous_D_FF_23 |     1|
|27    |  \pc_bits[3].u_ff   |Asynchronous_D_FF_24 |     1|
|28    |  \pc_bits[4].u_ff   |Asynchronous_D_FF_25 |     1|
|29    |  \pc_bits[5].u_ff   |Asynchronous_D_FF_26 |     1|
|30    |  \pc_bits[6].u_ff   |Asynchronous_D_FF_27 |     1|
|31    |  \pc_bits[7].u_ff   |Asynchronous_D_FF_28 |     1|
|32    |  \pc_bits[8].u_ff   |Asynchronous_D_FF_29 |     1|
|33    |  \pc_bits[9].u_ff   |Asynchronous_D_FF_30 |     1|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 610.590 ; gain = 116.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.590 ; gain = 403.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 611.738 ; gain = 387.914
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 611.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 21:32:20 2024...
