## Release v0.16.0

* Code generation support for integrating modules into a VHDL design.  Specifically,
  boolean parameters are generated differently depending on the target.
