module piso_tb();
  
  reg clk, load;
  reg [3:0] data_in;
  
  wire data_out;
  
  piso u1 (clk, load, data_in, data_out);
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0);
  end
  
  initial begin
    clk = 0; load = 0; data_in = 4'b1011;
    
    #10
    load= 1;
    
  end

    always #5 clk=~clk;
  
endmodule
