{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701939201189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701939201189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 14:23:21 2023 " "Processing started: Thu Dec  7 14:23:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701939201189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939201189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_project -c quartus_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_project -c quartus_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939201189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701939201320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701939201320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../rtl/fifo_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "split SPLIT bb_master_port.sv(15) " "Verilog HDL Declaration information at bb_master_port.sv(15): object \"split\" differs only in case from object \"SPLIT\" in the same scope" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701939206580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout bb_master_port.sv(25) " "Verilog HDL Declaration information at bb_master_port.sv(25): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701939206580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bb_master_port " "Found entity 1: bb_master_port" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_2 " "Found entity 1: top_2" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_in ADDR_IN slave_bus_bridge.sv(19) " "Verilog HDL Declaration information at slave_bus_bridge.sv(19): object \"addr_in\" differs only in case from object \"ADDR_IN\" in the same scope" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701939206582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data_in DATA_IN slave_bus_bridge.sv(20) " "Verilog HDL Declaration information at slave_bus_bridge.sv(20): object \"data_in\" differs only in case from object \"DATA_IN\" in the same scope" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701939206582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "split SPLIT slave_bus_bridge.sv(9) " "Verilog HDL Declaration information at slave_bus_bridge.sv(9): object \"split\" differs only in case from object \"SPLIT\" in the same scope" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701939206582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bus_bridge " "Found entity 1: slave_bus_bridge" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "../rtl/demo.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "../rtl/seg.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206583 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../demo-project/seg.v " "Can't analyze file -- file ../demo-project/seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701939206584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_in ADDR_IN slave_port_v2.sv(23) " "Verilog HDL Declaration information at slave_port_v2.sv(23): object \"addr_in\" differs only in case from object \"ADDR_IN\" in the same scope" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701939206585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data_in DATA_IN slave_port_v2.sv(24) " "Verilog HDL Declaration information at slave_port_v2.sv(24): object \"data_in\" differs only in case from object \"DATA_IN\" in the same scope" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701939206585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "split SPLIT slave_port_v2.sv(8) " "Verilog HDL Declaration information at slave_port_v2.sv(8): object \"split\" differs only in case from object \"SPLIT\" in the same scope" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701939206585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_v2 " "Found entity 1: slave_port_v2" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "split SPLIT master_port.sv(15) " "Verilog HDL Declaration information at master_port.sv(15): object \"split\" differs only in case from object \"SPLIT\" in the same scope" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701939206586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout master_port.sv(26) " "Verilog HDL Declaration information at master_port.sv(26): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701939206586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_1_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file master_1_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_1_ram " "Found entity 1: master_1_ram" {  } { { "master_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_1_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_1_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_1_ram " "Found entity 1: slave_1_ram" {  } { { "slave_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_2_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_2_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_2_ram " "Found entity 1: slave_2_ram" {  } { { "slave_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_3_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_3_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_3_ram " "Found entity 1: slave_3_ram" {  } { { "slave_3_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_2_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file master_2_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_2_ram " "Found entity 1: master_2_ram" {  } { { "master_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m2_addr top_2.sv(149) " "Verilog HDL Implicit Net warning at top_2.sv(149): created implicit net for \"m2_addr\"" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m2_rd_data top_2.sv(347) " "Verilog HDL Implicit Net warning at top_2.sv(347): created implicit net for \"m2_rd_data\"" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m2_wr_en top_2.sv(348) " "Verilog HDL Implicit Net warning at top_2.sv(348): created implicit net for \"m2_wr_en\"" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m2_wr_data top_2.sv(349) " "Verilog HDL Implicit Net warning at top_2.sv(349): created implicit net for \"m2_wr_data\"" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 349 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701939206625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo demo:intf " "Elaborating entity \"demo\" for hierarchy \"demo:intf\"" {  } { { "../rtl/top.sv" "intf" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg demo:intf\|seg:m2_seg_state " "Elaborating entity \"seg\" for hierarchy \"demo:intf\|seg:m2_seg_state\"" {  } { { "../rtl/demo.sv" "m2_seg_state" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port master_port:mp_1 " "Elaborating entity \"master_port\" for hierarchy \"master_port:mp_1\"" {  } { { "../rtl/top.sv" "mp_1" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 master_port.sv(87) " "Verilog HDL assignment warning at master_port.sv(87): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206642 "|top|master_port:mp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master_port.sv(90) " "Verilog HDL assignment warning at master_port.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206642 "|top|master_port:mp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master_port.sv(95) " "Verilog HDL assignment warning at master_port.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206642 "|top|master_port:mp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master_port.sv(100) " "Verilog HDL assignment warning at master_port.sv(100): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206642 "|top|master_port:mp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master_port.sv(105) " "Verilog HDL assignment warning at master_port.sv(105): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206642 "|top|master_port:mp_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "master_port.sv(74) " "Verilog HDL Case Statement information at master_port.sv(74): all case item expressions in this case statement are onehot" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701939206642 "|top|master_port:mp_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port_v2 slave_port_v2:sp_1 " "Elaborating entity \"slave_port_v2\" for hierarchy \"slave_port_v2:sp_1\"" {  } { { "../rtl/top.sv" "sp_1" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(73) " "Verilog HDL assignment warning at slave_port_v2.sv(73): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206656 "|top|slave_port_v2:sp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(78) " "Verilog HDL assignment warning at slave_port_v2.sv(78): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206656 "|top|slave_port_v2:sp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(83) " "Verilog HDL assignment warning at slave_port_v2.sv(83): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206656 "|top|slave_port_v2:sp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(87) " "Verilog HDL assignment warning at slave_port_v2.sv(87): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206656 "|top|slave_port_v2:sp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(91) " "Verilog HDL assignment warning at slave_port_v2.sv(91): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206656 "|top|slave_port_v2:sp_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port_v2.sv(63) " "Verilog HDL Case Statement information at slave_port_v2.sv(63): all case item expressions in this case statement are onehot" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701939206656 "|top|slave_port_v2:sp_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port_v2 slave_port_v2:sp_2 " "Elaborating entity \"slave_port_v2\" for hierarchy \"slave_port_v2:sp_2\"" {  } { { "../rtl/top.sv" "sp_2" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(73) " "Verilog HDL assignment warning at slave_port_v2.sv(73): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206667 "|top|slave_port_v2:sp_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(78) " "Verilog HDL assignment warning at slave_port_v2.sv(78): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206667 "|top|slave_port_v2:sp_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(83) " "Verilog HDL assignment warning at slave_port_v2.sv(83): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206667 "|top|slave_port_v2:sp_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(87) " "Verilog HDL assignment warning at slave_port_v2.sv(87): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206667 "|top|slave_port_v2:sp_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(91) " "Verilog HDL assignment warning at slave_port_v2.sv(91): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206667 "|top|slave_port_v2:sp_2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port_v2.sv(63) " "Verilog HDL Case Statement information at slave_port_v2.sv(63): all case item expressions in this case statement are onehot" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701939206667 "|top|slave_port_v2:sp_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port_v2 slave_port_v2:sp_3 " "Elaborating entity \"slave_port_v2\" for hierarchy \"slave_port_v2:sp_3\"" {  } { { "../rtl/top.sv" "sp_3" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(73) " "Verilog HDL assignment warning at slave_port_v2.sv(73): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206676 "|top|slave_port_v2:sp_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(78) " "Verilog HDL assignment warning at slave_port_v2.sv(78): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206676 "|top|slave_port_v2:sp_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(83) " "Verilog HDL assignment warning at slave_port_v2.sv(83): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206676 "|top|slave_port_v2:sp_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(87) " "Verilog HDL assignment warning at slave_port_v2.sv(87): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206676 "|top|slave_port_v2:sp_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(91) " "Verilog HDL assignment warning at slave_port_v2.sv(91): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206676 "|top|slave_port_v2:sp_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port_v2.sv(63) " "Verilog HDL Case Statement information at slave_port_v2.sv(63): all case item expressions in this case statement are onehot" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701939206676 "|top|slave_port_v2:sp_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bus_bridge slave_bus_bridge:bb_s " "Elaborating entity \"slave_bus_bridge\" for hierarchy \"slave_bus_bridge:bb_s\"" {  } { { "../rtl/top.sv" "bb_s" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_bus_bridge.sv(66) " "Verilog HDL assignment warning at slave_bus_bridge.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206686 "|top|slave_bus_bridge:bb_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_bus_bridge.sv(71) " "Verilog HDL assignment warning at slave_bus_bridge.sv(71): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206686 "|top|slave_bus_bridge:bb_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_bus_bridge.sv(90) " "Verilog HDL assignment warning at slave_bus_bridge.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206687 "|top|slave_bus_bridge:bb_s"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_bus_bridge.sv(56) " "Verilog HDL Case Statement information at slave_bus_bridge.sv(56): all case item expressions in this case statement are onehot" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701939206687 "|top|slave_bus_bridge:bb_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:s_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:s_uart_tx\"" {  } { { "../rtl/top.sv" "s_uart_tx" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(84) " "Verilog HDL assignment warning at uart_tx.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206695 "|top|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(88) " "Verilog HDL assignment warning at uart_tx.sv(88): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206695 "|top|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.sv(94) " "Verilog HDL assignment warning at uart_tx.sv(94): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206696 "|top|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(105) " "Verilog HDL assignment warning at uart_tx.sv(105): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206696 "|top|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(110) " "Verilog HDL assignment warning at uart_tx.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206696 "|top|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(120) " "Verilog HDL assignment warning at uart_tx.sv(120): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206696 "|top|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(131) " "Verilog HDL assignment warning at uart_tx.sv(131): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206696 "|top|uart_tx:s_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:s_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:s_uart_rx\"" {  } { { "../rtl/top.sv" "s_uart_rx" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 uart_rx.sv(94) " "Verilog HDL assignment warning at uart_rx.sv(94): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206704 "|top|uart_rx:s_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(131) " "Verilog HDL assignment warning at uart_rx.sv(131): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206705 "|top|uart_rx:s_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(135) " "Verilog HDL assignment warning at uart_rx.sv(135): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206705 "|top|uart_rx:s_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(141) " "Verilog HDL assignment warning at uart_rx.sv(141): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206705 "|top|uart_rx:s_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(152) " "Verilog HDL assignment warning at uart_rx.sv(152): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206705 "|top|uart_rx:s_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(165) " "Verilog HDL assignment warning at uart_rx.sv(165): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939206705 "|top|uart_rx:s_uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_1_ram master_1_ram:m1_ram " "Elaborating entity \"master_1_ram\" for hierarchy \"master_1_ram:m1_ram\"" {  } { { "../rtl/top.sv" "m1_ram" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram master_1_ram:m1_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\"" {  } { { "master_1_ram.v" "altsyncram_component" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_1_ram:m1_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\"" {  } { { "master_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_1_ram:m1_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus_project/mem_init_files/master_1.mif " "Parameter \"init_file\" = \"../quartus_project/mem_init_files/master_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939206751 ""}  } { { "master_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701939206751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bn1 " "Found entity 1: altsyncram_6bn1" {  } { { "db/altsyncram_6bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bn1 master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated " "Elaborating entity \"altsyncram_6bn1\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnd2 " "Found entity 1: altsyncram_bnd2" {  } { { "db/altsyncram_bnd2.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_bnd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939206813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939206813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnd2 master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|altsyncram_bnd2:altsyncram1 " "Elaborating entity \"altsyncram_bnd2\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|altsyncram_bnd2:altsyncram1\"" {  } { { "db/altsyncram_6bn1.tdf" "altsyncram1" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939206813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6bn1.tdf" "mgl_prim2" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1295056896 " "Parameter \"NODE_NAME\" = \"1295056896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207265 ""}  } { { "db/altsyncram_6bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701939207265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_2_ram master_2_ram:m2_ram " "Elaborating entity \"master_2_ram\" for hierarchy \"master_2_ram:m2_ram\"" {  } { { "../rtl/top.sv" "m2_ram" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram master_2_ram:m2_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\"" {  } { { "master_2_ram.v" "altsyncram_component" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_2_ram:m2_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\"" {  } { { "master_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_2_ram:m2_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus_project/mem_init_files/master_2.mif " "Parameter \"init_file\" = \"../quartus_project/mem_init_files/master_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207758 ""}  } { { "master_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701939207758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8bn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8bn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8bn1 " "Found entity 1: altsyncram_8bn1" {  } { { "db/altsyncram_8bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939207786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939207786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8bn1 master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated " "Elaborating entity \"altsyncram_8bn1\" for hierarchy \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnd2 " "Found entity 1: altsyncram_cnd2" {  } { { "db/altsyncram_cnd2.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_cnd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939207816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939207816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnd2 master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|altsyncram_cnd2:altsyncram1 " "Elaborating entity \"altsyncram_cnd2\" for hierarchy \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|altsyncram_cnd2:altsyncram1\"" {  } { { "db/altsyncram_8bn1.tdf" "altsyncram1" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8bn1.tdf" "mgl_prim2" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1295122432 " "Parameter \"NODE_NAME\" = \"1295122432\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207830 ""}  } { { "db/altsyncram_8bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701939207830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_1_ram slave_1_ram:s1_ram " "Elaborating entity \"slave_1_ram\" for hierarchy \"slave_1_ram:s1_ram\"" {  } { { "../rtl/top.sv" "s1_ram" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram slave_1_ram:s1_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_1_ram.v" "altsyncram_component" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_1_ram:s1_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_1_ram:s1_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mem_init_files/slave_1.mif " "Parameter \"init_file\" = \"../mem_init_files/slave_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207856 ""}  } { { "slave_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701939207856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnl1 " "Found entity 1: altsyncram_nnl1" {  } { { "db/altsyncram_nnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939207884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939207884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnl1 slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated " "Elaborating entity \"altsyncram_nnl1\" for hierarchy \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8c2 " "Found entity 1: altsyncram_c8c2" {  } { { "db/altsyncram_c8c2.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_c8c2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939207914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939207914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8c2 slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|altsyncram_c8c2:altsyncram1 " "Elaborating entity \"altsyncram_c8c2\" for hierarchy \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|altsyncram_c8c2:altsyncram1\"" {  } { { "db/altsyncram_nnl1.tdf" "altsyncram1" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nnl1.tdf" "mgl_prim2" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395720192 " "Parameter \"NODE_NAME\" = \"1395720192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207937 ""}  } { { "db/altsyncram_nnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701939207937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_2_ram slave_2_ram:s2_ram " "Elaborating entity \"slave_2_ram\" for hierarchy \"slave_2_ram:s2_ram\"" {  } { { "../rtl/top.sv" "s2_ram" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram slave_2_ram:s2_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_2_ram.v" "altsyncram_component" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_2_ram:s2_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_2_ram:s2_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mem_init_files/slave_2.mif " "Parameter \"init_file\" = \"../mem_init_files/slave_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939207958 ""}  } { { "slave_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701939207958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vnl1 " "Found entity 1: altsyncram_vnl1" {  } { { "db/altsyncram_vnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939207986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939207986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vnl1 slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated " "Elaborating entity \"altsyncram_vnl1\" for hierarchy \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939207986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8c2 " "Found entity 1: altsyncram_p8c2" {  } { { "db/altsyncram_p8c2.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_p8c2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939208016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939208016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8c2 slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|altsyncram_p8c2:altsyncram1 " "Elaborating entity \"altsyncram_p8c2\" for hierarchy \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|altsyncram_p8c2:altsyncram1\"" {  } { { "db/altsyncram_vnl1.tdf" "altsyncram1" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939208017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vnl1.tdf" "mgl_prim2" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939208034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939208047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395785728 " "Parameter \"NODE_NAME\" = \"1395785728\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208047 ""}  } { { "db/altsyncram_vnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701939208047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_3_ram slave_3_ram:s3_ram " "Elaborating entity \"slave_3_ram\" for hierarchy \"slave_3_ram:s3_ram\"" {  } { { "../rtl/top.sv" "s3_ram" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939208055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram slave_3_ram:s3_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_3_ram.v" "altsyncram_component" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939208060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_3_ram:s3_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_3_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939208067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_3_ram:s3_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mem_init_files/slave_3.mif " "Parameter \"init_file\" = \"../mem_init_files/slave_3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S3 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208067 ""}  } { { "slave_3_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701939208067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ol1 " "Found entity 1: altsyncram_1ol1" {  } { { "db/altsyncram_1ol1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939208094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939208094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ol1 slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated " "Elaborating entity \"altsyncram_1ol1\" for hierarchy \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939208094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8c2 " "Found entity 1: altsyncram_q8c2" {  } { { "db/altsyncram_q8c2.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_q8c2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939208124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939208124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8c2 slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|altsyncram_q8c2:altsyncram1 " "Elaborating entity \"altsyncram_q8c2\" for hierarchy \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|altsyncram_q8c2:altsyncram1\"" {  } { { "db/altsyncram_1ol1.tdf" "altsyncram1" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939208125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1ol1.tdf" "mgl_prim2" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939208147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1ol1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939208156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395851264 " "Parameter \"NODE_NAME\" = \"1395851264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701939208156 ""}  } { { "db/altsyncram_1ol1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701939208156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arb " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arb\"" {  } { { "../rtl/top.sv" "arb" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939208159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.sv(119) " "Verilog HDL assignment warning at arbiter.sv(119): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939208160 "|top|arbiter:arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.sv(120) " "Verilog HDL assignment warning at arbiter.sv(120): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939208160 "|top|arbiter:arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.sv(349) " "Verilog HDL assignment warning at arbiter.sv(349): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939208162 "|top|arbiter:arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.sv(363) " "Verilog HDL assignment warning at arbiter.sv(363): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939208162 "|top|arbiter:arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 arbiter.sv(367) " "Verilog HDL assignment warning at arbiter.sv(367): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939208162 "|top|arbiter:arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 arbiter.sv(372) " "Verilog HDL assignment warning at arbiter.sv(372): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701939208162 "|top|arbiter:arb"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701939208415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.07.14:23:30 Progress: Loading sld41b58e57/alt_sld_fab_wrapper_hw.tcl " "2023.12.07.14:23:30 Progress: Loading sld41b58e57/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939210431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939211659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939211748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939212648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939212776 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939212913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939213067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939213069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939213069 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701939213710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld41b58e57/alt_sld_fab.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939213934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939213934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939214056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939214056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939214056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939214056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939214136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939214136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939214241 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939214241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939214241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701939214329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939214329 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701939216090 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/demo.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" 46 -1 0 } } { "../rtl/demo.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" 60 -1 0 } } { "../rtl/demo.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" 69 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701939216151 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701939216151 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] VCC " "Pin \"hex1\[2\]\" is stuck at VCC" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] VCC " "Pin \"hex1\[5\]\" is stuck at VCC" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] VCC " "Pin \"hex3\[4\]\" is stuck at VCC" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] VCC " "Pin \"hex3\[5\]\" is stuck at VCC" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701939216871 "|top|hex3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701939216871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939216977 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701939218120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dakshina/Projects/ADS/system-bus/quartus_project/output_files/quartus_project.map.smsg " "Generated suppressed messages file /home/dakshina/Projects/ADS/system-bus/quartus_project/output_files/quartus_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939218405 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701939219222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701939219222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1658 " "Implemented 1658 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701939219355 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701939219355 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1548 " "Implemented 1548 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701939219355 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701939219355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701939219355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701939219370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 14:23:39 2023 " "Processing ended: Thu Dec  7 14:23:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701939219370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701939219370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701939219370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701939219370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701939220497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701939220497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 14:23:40 2023 " "Processing started: Thu Dec  7 14:23:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701939220497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701939220497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off quartus_project -c quartus_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off quartus_project -c quartus_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701939220497 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701939220524 ""}
{ "Info" "0" "" "Project  = quartus_project" {  } {  } 0 0 "Project  = quartus_project" 0 0 "Fitter" 0 0 1701939220524 ""}
{ "Info" "0" "" "Revision = quartus_project" {  } {  } 0 0 "Revision = quartus_project" 0 0 "Fitter" 0 0 1701939220524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701939220585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701939220586 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "quartus_project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"quartus_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701939220594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701939220645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701939220645 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701939220927 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701939220931 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701939220984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701939220984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701939220984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701939220984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701939220984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701939220984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701939220984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701939220984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701939220984 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701939220984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/dakshina/Projects/ADS/system-bus/quartus_project/" { { 0 { 0 ""} 0 4809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701939220990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/dakshina/Projects/ADS/system-bus/quartus_project/" { { 0 { 0 ""} 0 4811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701939220990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/dakshina/Projects/ADS/system-bus/quartus_project/" { { 0 { 0 ""} 0 4813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701939220990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/dakshina/Projects/ADS/system-bus/quartus_project/" { { 0 { 0 ""} 0 4815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701939220990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/dakshina/Projects/ADS/system-bus/quartus_project/" { { 0 { 0 ""} 0 4817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701939220990 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701939220990 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701939220991 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701939221269 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 65 " "No exact pin location assignment(s) for 4 pins of 65 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701939221798 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701939222118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701939222118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701939222118 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1701939222118 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "quartus_project.sdc " "Synopsys Design Constraints File file not found: 'quartus_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701939222126 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arbiter:arb\|bus_owner clk " "Register arbiter:arb\|bus_owner is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939222129 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701939222129 "|top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keysn\[0\] " "Node: keysn\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo:intf\|m2_state\[0\] keysn\[0\] " "Register demo:intf\|m2_state\[0\] is being clocked by keysn\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939222129 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701939222129 "|top|keysn[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keysn\[1\] " "Node: keysn\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo:intf\|m1_state\[0\] keysn\[1\] " "Register demo:intf\|m1_state\[0\] is being clocked by keysn\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939222129 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701939222129 "|top|keysn[1]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701939222135 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701939222135 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1701939222135 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1701939222135 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701939222136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701939222136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701939222136 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701939222136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701939222356 ""}  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/dakshina/Projects/ADS/system-bus/quartus_project/" { { 0 { 0 ""} 0 4776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701939222356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701939222356 ""}  } { { "temporary_test_loc" "" { Generic "/home/dakshina/Projects/ADS/system-bus/quartus_project/" { { 0 { 0 ""} 0 3872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701939222356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701939222636 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701939222639 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701939222639 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701939222642 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701939222647 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701939222651 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701939222651 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701939222653 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701939222713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701939222716 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701939222716 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 2 2 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 2 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701939222724 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701939222724 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701939222724 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701939222725 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701939222725 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701939222725 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 5 66 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701939222725 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 32 33 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701939222725 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701939222725 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 57 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701939222725 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701939222725 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701939222725 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701939222725 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_ready_rx " "Node \"m_ready_rx\" is assigned to location or region, but does not exist in design" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "m_ready_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701939223054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_ready_tx " "Node \"m_ready_tx\" is assigned to location or region, but does not exist in design" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "m_ready_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701939223054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_sig_rx " "Node \"m_sig_rx\" is assigned to location or region, but does not exist in design" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "m_sig_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701939223054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_sig_tx " "Node \"m_sig_tx\" is assigned to location or region, but does not exist in design" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "m_sig_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701939223054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s_ready_rx " "Node \"s_ready_rx\" is assigned to location or region, but does not exist in design" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "s_ready_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701939223054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s_ready_tx " "Node \"s_ready_tx\" is assigned to location or region, but does not exist in design" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "s_ready_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701939223054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s_sig_rx " "Node \"s_sig_rx\" is assigned to location or region, but does not exist in design" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "s_sig_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701939223054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s_sig_tx " "Node \"s_sig_tx\" is assigned to location or region, but does not exist in design" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "s_sig_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701939223054 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701939223054 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701939223054 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701939223058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701939224775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701939225075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701939225118 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701939225928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701939225928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701939226281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/home/dakshina/Projects/ADS/system-bus/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701939229533 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701939229533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701939229795 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1701939229795 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701939229795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701939229796 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701939229921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701939229940 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701939230243 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701939230244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701939230539 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701939231098 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701939231650 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS Y2 " "Pin clk uses I/O standard 3.3-V LVCMOS at Y2" {  } { { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/dakshina/Projects/ADS/system-bus/quartus_project/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701939231659 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1701939231659 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dakshina/Projects/ADS/system-bus/quartus_project/output_files/quartus_project.fit.smsg " "Generated suppressed messages file /home/dakshina/Projects/ADS/system-bus/quartus_project/output_files/quartus_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701939231780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1314 " "Peak virtual memory: 1314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701939232209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 14:23:52 2023 " "Processing ended: Thu Dec  7 14:23:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701939232209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701939232209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701939232209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701939232209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701939233428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701939233428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 14:23:53 2023 " "Processing started: Thu Dec  7 14:23:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701939233428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701939233428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off quartus_project -c quartus_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off quartus_project -c quartus_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701939233429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701939233612 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701939236383 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701939236453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701939236568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 14:23:56 2023 " "Processing ended: Thu Dec  7 14:23:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701939236568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701939236568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701939236568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701939236568 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701939237192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701939237659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701939237659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 14:23:57 2023 " "Processing started: Thu Dec  7 14:23:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701939237659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701939237659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta quartus_project -c quartus_project " "Command: quartus_sta quartus_project -c quartus_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701939237659 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701939237686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701939237771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701939237771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939237823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939237823 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701939238247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701939238247 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701939238247 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1701939238247 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "quartus_project.sdc " "Synopsys Design Constraints File file not found: 'quartus_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701939238254 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arbiter:arb\|bus_owner clk " "Register arbiter:arb\|bus_owner is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939238257 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701939238257 "|top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keysn\[0\] " "Node: keysn\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo:intf\|m2_state\[2\] keysn\[0\] " "Register demo:intf\|m2_state\[2\] is being clocked by keysn\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939238257 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701939238257 "|top|keysn[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keysn\[1\] " "Node: keysn\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo:intf\|m1_state\[0\] keysn\[1\] " "Register demo:intf\|m1_state\[0\] is being clocked by keysn\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939238257 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701939238257 "|top|keysn[1]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701939238260 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701939238260 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701939238260 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701939238260 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701939238267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.086 " "Worst-case setup slack is 43.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.086               0.000 altera_reserved_tck  " "   43.086               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.659 " "Worst-case recovery slack is 96.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.659               0.000 altera_reserved_tck  " "   96.659               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.168 " "Worst-case removal slack is 1.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 altera_reserved_tck  " "    1.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.565 " "Worst-case minimum pulse width slack is 49.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.565               0.000 altera_reserved_tck  " "   49.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238288 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.365 ns " "Worst Case Available Settling Time: 344.365 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238317 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701939238317 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701939238319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701939238340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701939238646 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arbiter:arb\|bus_owner clk " "Register arbiter:arb\|bus_owner is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939238726 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701939238726 "|top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keysn\[0\] " "Node: keysn\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo:intf\|m2_state\[2\] keysn\[0\] " "Register demo:intf\|m2_state\[2\] is being clocked by keysn\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939238726 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701939238726 "|top|keysn[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keysn\[1\] " "Node: keysn\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo:intf\|m1_state\[0\] keysn\[1\] " "Register demo:intf\|m1_state\[0\] is being clocked by keysn\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939238726 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701939238726 "|top|keysn[1]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701939238727 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701939238727 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701939238727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.728 " "Worst-case setup slack is 43.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.728               0.000 altera_reserved_tck  " "   43.728               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.938 " "Worst-case recovery slack is 96.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.938               0.000 altera_reserved_tck  " "   96.938               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.066 " "Worst-case removal slack is 1.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066               0.000 altera_reserved_tck  " "    1.066               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.490 " "Worst-case minimum pulse width slack is 49.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490               0.000 altera_reserved_tck  " "   49.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238744 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.986 ns " "Worst Case Available Settling Time: 344.986 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238776 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701939238776 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701939238778 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arbiter:arb\|bus_owner clk " "Register arbiter:arb\|bus_owner is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939238864 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701939238864 "|top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keysn\[0\] " "Node: keysn\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo:intf\|m2_state\[2\] keysn\[0\] " "Register demo:intf\|m2_state\[2\] is being clocked by keysn\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939238864 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701939238864 "|top|keysn[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keysn\[1\] " "Node: keysn\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo:intf\|m1_state\[0\] keysn\[1\] " "Register demo:intf\|m1_state\[0\] is being clocked by keysn\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701939238864 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701939238864 "|top|keysn[1]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701939238866 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701939238866 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701939238866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.697 " "Worst-case setup slack is 46.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.697               0.000 altera_reserved_tck  " "   46.697               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 altera_reserved_tck  " "    0.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.282 " "Worst-case recovery slack is 98.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.282               0.000 altera_reserved_tck  " "   98.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.560 " "Worst-case removal slack is 0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 altera_reserved_tck  " "    0.560               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.456 " "Worst-case minimum pulse width slack is 49.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701939238881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701939238881 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.565 ns " "Worst Case Available Settling Time: 347.565 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701939238914 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701939238914 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701939239203 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701939239204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701939239252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 14:23:59 2023 " "Processing ended: Thu Dec  7 14:23:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701939239252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701939239252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701939239252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701939239252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701939240448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701939240448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 14:24:00 2023 " "Processing started: Thu Dec  7 14:24:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701939240448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701939240448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off quartus_project -c quartus_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off quartus_project -c quartus_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701939240449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701939240694 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "quartus_project.svo /home/dakshina/Projects/ADS/system-bus/quartus_project/simulation/questa/ simulation " "Generated file quartus_project.svo in folder \"/home/dakshina/Projects/ADS/system-bus/quartus_project/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701939241290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701939242177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 14:24:02 2023 " "Processing ended: Thu Dec  7 14:24:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701939242177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701939242177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701939242177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701939242177 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus Prime Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701939242808 ""}
