ncverilog: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Dec 06, 2021 at 13:01:32 CST
ncverilog
	-f rtl.f
		../00_TESTBED/define.v
		../00_TESTBED/testbed.vp
		../00_TESTBED/inst_mem.vp
		../00_TESTBED/data_mem.vp
		./core.v
	+define+p1
	+access+rw
file: ../00_TESTBED/testbed.vp
		errors: 0, warnings: 0
		errors: 0, warnings: 0
file: ../00_TESTBED/inst_mem.vp
	module worklib.inst_mem:vp
		errors: 0, warnings: 0
file: ../00_TESTBED/data_mem.vp
	module worklib.data_mem:vp
		errors: 0, warnings: 0
file: ./core.v
	module worklib.core:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
			streams:   2, words:  1428
		worklib.data_mem:vp <0x1b3c389d>
			streams:   7, words: 39292
		worklib.inst_mem:vp <0x0dd18b0b>
			streams:   5, words:  1075
			streams:  10, words: 35117
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   5       5
		Registers:                20      20
		Scalar wires:              4       -
		Vectored wires:            8       -
		Always blocks:             7       7
		Initial blocks:            6       6
		Cont. assignments:         2       4
		Simulation timescale:  100ps
	Writing initial simulation snapshot: 
Loading snapshot worklib.testbed:vp .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
-------------------------------------------------------------------
   Pattern: ../00_TESTBED/PATTERN/p1/inst.dat
-------------------------------------------------------------------
Error! Runtime exceeded!
Simulation complete via $finish(1) at time 1200045 NS + 0
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Dec 06, 2021 at 13:01:36 CST  (total: 00:00:04)
