Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Nov 10 04:50:39 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -file /home/gsaied/Desktop/verilog_rtl/bram_array/timing.rpt
| Design       : ram_3d
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.486ns  (required time - arrival time)
  Source:                 genblk2[0].ram3d_reg[0][797]/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            douta[0][0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 3.359ns (88.549%)  route 0.434ns (11.451%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         RAMB18E1                                     r  genblk2[0].ram3d_reg[0][797]/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.564     3.221 r  genblk2[0].ram3d_reg[0][797]/DOADO[0]
                         net (fo=1, unplaced)         0.434     3.655    douta[0]_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.795     5.451 r  douta[0][0]_INST_0/O
                         net (fo=0)                   0.000     5.451    douta[0][0]
                                                                      r  douta[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -6.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                 -1.486    




