 ==  Bambu executed with: bambu -O2 -finline-functions -fno-omit-frame-pointer -fschedule-insns -fno-split-ivs-in-unroller -fno-tree-sink -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_54 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    make_non_oriented
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 14
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 10240
    Internally allocated memory: 10240
  Time to perform memory allocation: 0.01 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 14
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 10240
    Internally allocated memory: 10240
  Time to perform memory allocation: 0.01 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.24 seconds


  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 1.23 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.26 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 57
    Minimum slack: 1.1127999949999996
    Estimated max frequency (MHz): 257.2545788006089
  Time to perform scheduling: 0.12 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 55
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 253
    Minimum slack: 0.10099999899997603
    Estimated max frequency (MHz): 204.12329042577502
  Time to perform scheduling: 0.40 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 251
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 103
    Minimum slack: 0.1009999990000009
    Estimated max frequency (MHz): 204.12329042577605
  Time to perform scheduling: 0.12 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 101
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function is_connected:
    Bound operations:134/219
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:430/843
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:227/312
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 58
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 391
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 154
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 41 registers(LB:39)
  Time to perform register binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 41 registers(LB:39)
  Time to perform register binding: 0.00 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 189
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 904
    Estimated area of MUX21: 233
    Total estimated area: 1137
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.02 seconds
  Time to perform module binding: 0.03 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 41 registers(LB:39)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 38
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function is_connected: 316

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 196 registers(LB:97)
  Time to perform register binding: 0.43 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 290 registers(LB:97)
  Time to perform register binding: 0.33 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 304 registers(LB:97)
  Time to perform register binding: 0.34 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 661
    Number of possible conflicts for possible false paths introduced by resource sharing: 42
    Estimated resources area (no Muxes and address logic): 9618
    Estimated area of MUX21: 1032
    Total estimated area: 10650
    Estimated number of DSPs: 0
    Slack computed in 0.02 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.48 seconds
    Clique covering computation completed in 0.85 seconds
  Time to perform module binding: 1.37 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 304 registers(LB:97)
  Time to perform register binding: 0.34 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 212
  Time to perform interconnection binding: 0.04 seconds

  Total number of flip-flops in function kruskal: 3073

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 120 registers(LB:84)
  Time to perform register binding: 0.04 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 121 registers(LB:84)
  Time to perform register binding: 0.04 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 121 registers(LB:84)
  Time to perform register binding: 0.04 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 265
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1744
    Estimated area of MUX21: 676.40000000000009
    Total estimated area: 2420.4000000000001
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.06 seconds
    Clique covering computation completed in 0.14 seconds
  Time to perform module binding: 0.21 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 121 registers(LB:84)
  Time to perform register binding: 0.04 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 99
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 1467

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Scheduling Information of function main:
    Number of control steps: 16
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function main:
    Number of states: 17
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:28/44
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 18
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 18 registers(LB:17)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 18 registers(LB:17)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 30
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7374
    Estimated area of MUX21: 136
    Total estimated area: 7510
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 18 registers(LB:17)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 14
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function main: 205
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_54/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 53131 cycles
  Number of executions     : 1
  Average execution        : 53131 cycles
