{"files":[{"patch":"@@ -3529,1 +3529,1 @@\n-  format %{ \"addv  $tmp, T8B, $src1\\t# src1 and src2 are the same\\n\\t\"\n+  format %{ \"addv  $tmp, T8B, $src1\\n\\t\"\n@@ -3532,1 +3532,1 @@\n-            \"cset  $dst\" %}\n+            \"cset  $dst\\t# anytrue 8B\" %}\n@@ -3534,0 +3534,1 @@\n+    \/\/ No need to use src2.\n@@ -3548,1 +3549,1 @@\n-  format %{ \"addv  $tmp, T16B, $src1\\t# src1 and src2 are the same\\n\\t\"\n+  format %{ \"addv  $tmp, T16B, $src1\\n\\t\"\n@@ -3551,1 +3552,1 @@\n-            \"cset  $dst\" %}\n+            \"cset  $dst\\t# anytrue 16B\" %}\n@@ -3553,0 +3554,1 @@\n+    \/\/ No need to use src2.\n@@ -3567,3 +3569,1 @@\n-  format %{ \"andr  $tmp, T8B, $src1, $src2\\t# src2 is maskAllTrue\\n\\t\"\n-            \"notr  $tmp, T8B, $tmp\\n\\t\"\n-            \"addv  $tmp, T8B, $tmp\\n\\t\"\n+  format %{ \"uminv $tmp, T8B, $src1\\n\\t\"\n@@ -3571,2 +3571,2 @@\n-            \"cmp   $dst, 0\\n\\t\"\n-            \"cset  $dst\" %}\n+            \"cmp   $dst, 0xff\\n\\t\"\n+            \"cset  $dst\\t# alltrue 8B\" %}\n@@ -3574,4 +3574,2 @@\n-    __ andr(as_FloatRegister($tmp$$reg), __ T8B,\n-            as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));\n-    __ notr(as_FloatRegister($tmp$$reg), __ T8B, as_FloatRegister($tmp$$reg));\n-    __ addv(as_FloatRegister($tmp$$reg), __ T8B, as_FloatRegister($tmp$$reg));\n+    \/\/ No need to use src2.\n+    __ uminv(as_FloatRegister($tmp$$reg), __ T8B, as_FloatRegister($src1$$reg));\n@@ -3579,1 +3577,1 @@\n-    __ cmpw($dst$$Register, zr);\n+    __ cmpw($dst$$Register, 0xff);\n@@ -3591,3 +3589,1 @@\n-  format %{ \"andr  $tmp, T16B, $src1, $src2\\t# src2 is maskAllTrue\\n\\t\"\n-            \"notr  $tmp, T16B, $tmp\\n\\t\"\n-            \"addv  $tmp, T16B, $tmp\\n\\t\"\n+  format %{ \"uminv $tmp, T16B, $src1\\n\\t\"\n@@ -3595,2 +3591,2 @@\n-            \"cmp   $dst, 0\\n\\t\"\n-            \"cset  $dst\" %}\n+            \"cmp   $dst, 0xff\\n\\t\"\n+            \"cset  $dst\\t# alltrue 16B\" %}\n@@ -3598,4 +3594,2 @@\n-    __ andr(as_FloatRegister($tmp$$reg), __ T16B,\n-            as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));\n-    __ notr(as_FloatRegister($tmp$$reg), __ T16B, as_FloatRegister($tmp$$reg));\n-    __ addv(as_FloatRegister($tmp$$reg), __ T16B, as_FloatRegister($tmp$$reg));\n+    \/\/ No need to use src2.\n+    __ uminv(as_FloatRegister($tmp$$reg), __ T16B, as_FloatRegister($src1$$reg));\n@@ -3603,1 +3597,1 @@\n-    __ cmpw($dst$$Register, zr);\n+    __ cmpw($dst$$Register, 0xff);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_neon.ad","additions":18,"deletions":24,"binary":false,"changes":42,"status":"modified"},{"patch":"@@ -1418,1 +1418,1 @@\n-  format %{ \"addv  $tmp, T$1B, $src1\\t# src1 and src2 are the same\\n\\t\"\n+  format %{ \"addv  $tmp, T$1B, $src1\\n\\t\"\n@@ -1421,1 +1421,1 @@\n-            \"cset  $dst\" %}\n+            \"cset  $dst\\t# anytrue $1B\" %}\n@@ -1423,0 +1423,1 @@\n+    \/\/ No need to use src2.\n@@ -1441,3 +1442,1 @@\n-  format %{ \"andr  $tmp, T$1B, $src1, $src2\\t# src2 is maskAllTrue\\n\\t\"\n-            \"notr  $tmp, T$1B, $tmp\\n\\t\"\n-            \"addv  $tmp, T$1B, $tmp\\n\\t\"\n+  format %{ \"uminv $tmp, T$1B, $src1\\n\\t\"\n@@ -1445,2 +1444,2 @@\n-            \"cmp   $dst, 0\\n\\t\"\n-            \"cset  $dst\" %}\n+            \"cmp   $dst, 0xff\\n\\t\"\n+            \"cset  $dst\\t# alltrue $1B\" %}\n@@ -1448,4 +1447,2 @@\n-    __ andr(as_FloatRegister($tmp$$reg), __ T$1B,\n-            as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));\n-    __ notr(as_FloatRegister($tmp$$reg), __ T$1B, as_FloatRegister($tmp$$reg));\n-    __ addv(as_FloatRegister($tmp$$reg), __ T$1B, as_FloatRegister($tmp$$reg));\n+    \/\/ No need to use src2.\n+    __ uminv(as_FloatRegister($tmp$$reg), __ T$1B, as_FloatRegister($src1$$reg));\n@@ -1453,1 +1450,1 @@\n-    __ cmpw($dst$$Register, zr);\n+    __ cmpw($dst$$Register, 0xff);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_neon_ad.m4","additions":9,"deletions":12,"binary":false,"changes":21,"status":"modified"},{"patch":"@@ -2430,0 +2430,1 @@\n+  INSN(uminv,  1, 0b110001101010, 1); \/\/ accepted arrangements: T8B, T16B, T4H, T8H,      T4S\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":1,"deletions":0,"binary":false,"changes":1,"status":"modified"},{"patch":"@@ -1404,3 +1404,6 @@\n-          [\"sminv\", \"sminv\", \"8B\"], [\"sminv\", \"sminv\", \"16B\"],\n-          [\"sminv\", \"sminv\", \"4H\"], [\"sminv\", \"sminv\", \"8H\"],\n-          [\"sminv\", \"sminv\", \"4S\"], [\"fminv\", \"fminv\", \"4S\"],\n+          [\"sminv\", \"sminv\", \"8B\"], [\"uminv\", \"uminv\", \"8B\"],\n+          [\"sminv\", \"sminv\", \"16B\"],[\"uminv\", \"uminv\", \"16B\"],\n+          [\"sminv\", \"sminv\", \"4H\"], [\"uminv\", \"uminv\", \"4H\"],\n+          [\"sminv\", \"sminv\", \"8H\"], [\"uminv\", \"uminv\", \"8H\"],\n+          [\"sminv\", \"sminv\", \"4S\"], [\"uminv\", \"uminv\", \"4S\"],\n+          [\"fminv\", \"fminv\", \"4S\"],\n","filename":"test\/hotspot\/gtest\/aarch64\/aarch64-asmtest.py","additions":6,"deletions":3,"binary":false,"changes":9,"status":"modified"},{"patch":"@@ -538,9 +538,14 @@\n-    __ sminv(v23, __ T16B, v24);                       \/\/       sminv   b23, v24.16B\n-    __ sminv(v4, __ T4H, v5);                          \/\/       sminv   h4, v5.4H\n-    __ sminv(v19, __ T8H, v20);                        \/\/       sminv   h19, v20.8H\n-    __ sminv(v15, __ T4S, v16);                        \/\/       sminv   s15, v16.4S\n-    __ fminv(v0, __ T4S, v1);                          \/\/       fminv   s0, v1.4S\n-    __ fmaxp(v4, v5, __ S);                            \/\/       fmaxp   s4, v5.2S\n-    __ fmaxp(v20, v21, __ D);                          \/\/       fmaxp   d20, v21.2D\n-    __ fminp(v11, v12, __ S);                          \/\/       fminp   s11, v12.2S\n-    __ fminp(v29, v30, __ D);                          \/\/       fminp   d29, v30.2D\n+    __ uminv(v23, __ T8B, v24);                        \/\/       uminv   b23, v24.8B\n+    __ sminv(v4, __ T16B, v5);                         \/\/       sminv   b4, v5.16B\n+    __ uminv(v19, __ T16B, v20);                       \/\/       uminv   b19, v20.16B\n+    __ sminv(v15, __ T4H, v16);                        \/\/       sminv   h15, v16.4H\n+    __ uminv(v0, __ T4H, v1);                          \/\/       uminv   h0, v1.4H\n+    __ sminv(v4, __ T8H, v5);                          \/\/       sminv   h4, v5.8H\n+    __ uminv(v20, __ T8H, v21);                        \/\/       uminv   h20, v21.8H\n+    __ sminv(v11, __ T4S, v12);                        \/\/       sminv   s11, v12.4S\n+    __ uminv(v29, __ T4S, v30);                        \/\/       uminv   s29, v30.4S\n+    __ fminv(v15, __ T4S, v16);                        \/\/       fminv   s15, v16.4S\n+    __ fmaxp(v21, v22, __ S);                          \/\/       fmaxp   s21, v22.2S\n+    __ fmaxp(v4, v5, __ D);                            \/\/       fmaxp   d4, v5.2D\n+    __ fminp(v14, v15, __ S);                          \/\/       fminp   s14, v15.2S\n+    __ fminp(v22, v23, __ D);                          \/\/       fminp   d22, v23.2D\n@@ -549,3 +554,3 @@\n-    __ absr(v15, __ T8B, v16);                         \/\/       abs     v15.8B, v16.8B\n-    __ absr(v21, __ T16B, v22);                        \/\/       abs     v21.16B, v22.16B\n-    __ absr(v4, __ T4H, v5);                           \/\/       abs     v4.4H, v5.4H\n+    __ absr(v25, __ T8B, v26);                         \/\/       abs     v25.8B, v26.8B\n+    __ absr(v6, __ T16B, v7);                          \/\/       abs     v6.16B, v7.16B\n+    __ absr(v12, __ T4H, v13);                         \/\/       abs     v12.4H, v13.4H\n@@ -553,14 +558,14 @@\n-    __ absr(v22, __ T2S, v23);                         \/\/       abs     v22.2S, v23.2S\n-    __ absr(v25, __ T4S, v26);                         \/\/       abs     v25.4S, v26.4S\n-    __ absr(v6, __ T2D, v7);                           \/\/       abs     v6.2D, v7.2D\n-    __ fabs(v12, __ T2S, v13);                         \/\/       fabs    v12.2S, v13.2S\n-    __ fabs(v14, __ T4S, v15);                         \/\/       fabs    v14.4S, v15.4S\n-    __ fabs(v13, __ T2D, v14);                         \/\/       fabs    v13.2D, v14.2D\n-    __ fneg(v14, __ T2S, v15);                         \/\/       fneg    v14.2S, v15.2S\n-    __ fneg(v9, __ T4S, v10);                          \/\/       fneg    v9.4S, v10.4S\n-    __ fneg(v25, __ T2D, v26);                         \/\/       fneg    v25.2D, v26.2D\n-    __ fsqrt(v28, __ T2S, v29);                        \/\/       fsqrt   v28.2S, v29.2S\n-    __ fsqrt(v10, __ T4S, v11);                        \/\/       fsqrt   v10.4S, v11.4S\n-    __ fsqrt(v19, __ T2D, v20);                        \/\/       fsqrt   v19.2D, v20.2D\n-    __ notr(v11, __ T8B, v12);                         \/\/       not     v11.8B, v12.8B\n-    __ notr(v17, __ T16B, v18);                        \/\/       not     v17.16B, v18.16B\n+    __ absr(v13, __ T2S, v14);                         \/\/       abs     v13.2S, v14.2S\n+    __ absr(v14, __ T4S, v15);                         \/\/       abs     v14.4S, v15.4S\n+    __ absr(v9, __ T2D, v10);                          \/\/       abs     v9.2D, v10.2D\n+    __ fabs(v25, __ T2S, v26);                         \/\/       fabs    v25.2S, v26.2S\n+    __ fabs(v28, __ T4S, v29);                         \/\/       fabs    v28.4S, v29.4S\n+    __ fabs(v10, __ T2D, v11);                         \/\/       fabs    v10.2D, v11.2D\n+    __ fneg(v19, __ T2S, v20);                         \/\/       fneg    v19.2S, v20.2S\n+    __ fneg(v11, __ T4S, v12);                         \/\/       fneg    v11.4S, v12.4S\n+    __ fneg(v17, __ T2D, v18);                         \/\/       fneg    v17.2D, v18.2D\n+    __ fsqrt(v21, __ T2S, v22);                        \/\/       fsqrt   v21.2S, v22.2S\n+    __ fsqrt(v15, __ T4S, v16);                        \/\/       fsqrt   v15.4S, v16.4S\n+    __ fsqrt(v20, __ T2D, v21);                        \/\/       fsqrt   v20.2D, v21.2D\n+    __ notr(v23, __ T8B, v24);                         \/\/       not     v23.8B, v24.8B\n+    __ notr(v26, __ T16B, v27);                        \/\/       not     v26.16B, v27.16B\n@@ -569,8 +574,8 @@\n-    __ andr(v21, __ T8B, v22, v23);                    \/\/       and     v21.8B, v22.8B, v23.8B\n-    __ andr(v15, __ T16B, v16, v17);                   \/\/       and     v15.16B, v16.16B, v17.16B\n-    __ orr(v20, __ T8B, v21, v22);                     \/\/       orr     v20.8B, v21.8B, v22.8B\n-    __ orr(v23, __ T16B, v24, v25);                    \/\/       orr     v23.16B, v24.16B, v25.16B\n-    __ eor(v26, __ T8B, v27, v28);                     \/\/       eor     v26.8B, v27.8B, v28.8B\n-    __ eor(v5, __ T16B, v6, v7);                       \/\/       eor     v5.16B, v6.16B, v7.16B\n-    __ addv(v6, __ T8B, v7, v8);                       \/\/       add     v6.8B, v7.8B, v8.8B\n-    __ addv(v15, __ T16B, v16, v17);                   \/\/       add     v15.16B, v16.16B, v17.16B\n+    __ andr(v5, __ T8B, v6, v7);                       \/\/       and     v5.8B, v6.8B, v7.8B\n+    __ andr(v6, __ T16B, v7, v8);                      \/\/       and     v6.16B, v7.16B, v8.16B\n+    __ orr(v15, __ T8B, v16, v17);                     \/\/       orr     v15.8B, v16.8B, v17.8B\n+    __ orr(v15, __ T16B, v16, v17);                    \/\/       orr     v15.16B, v16.16B, v17.16B\n+    __ eor(v25, __ T8B, v26, v27);                     \/\/       eor     v25.8B, v26.8B, v27.8B\n+    __ eor(v16, __ T16B, v17, v18);                    \/\/       eor     v16.16B, v17.16B, v18.16B\n+    __ addv(v27, __ T8B, v28, v29);                    \/\/       add     v27.8B, v28.8B, v29.8B\n+    __ addv(v24, __ T16B, v25, v26);                   \/\/       add     v24.16B, v25.16B, v26.16B\n@@ -579,8 +584,8 @@\n-    __ addv(v16, __ T2S, v17, v18);                    \/\/       add     v16.2S, v17.2S, v18.2S\n-    __ addv(v27, __ T4S, v28, v29);                    \/\/       add     v27.4S, v28.4S, v29.4S\n-    __ addv(v24, __ T2D, v25, v26);                    \/\/       add     v24.2D, v25.2D, v26.2D\n-    __ fadd(v15, __ T2S, v16, v17);                    \/\/       fadd    v15.2S, v16.2S, v17.2S\n-    __ fadd(v25, __ T4S, v26, v27);                    \/\/       fadd    v25.4S, v26.4S, v27.4S\n-    __ fadd(v14, __ T2D, v15, v16);                    \/\/       fadd    v14.2D, v15.2D, v16.2D\n-    __ subv(v10, __ T8B, v11, v12);                    \/\/       sub     v10.8B, v11.8B, v12.8B\n-    __ subv(v13, __ T16B, v14, v15);                   \/\/       sub     v13.16B, v14.16B, v15.16B\n+    __ addv(v14, __ T2S, v15, v16);                    \/\/       add     v14.2S, v15.2S, v16.2S\n+    __ addv(v10, __ T4S, v11, v12);                    \/\/       add     v10.4S, v11.4S, v12.4S\n+    __ addv(v13, __ T2D, v14, v15);                    \/\/       add     v13.2D, v14.2D, v15.2D\n+    __ fadd(v14, __ T2S, v15, v16);                    \/\/       fadd    v14.2S, v15.2S, v16.2S\n+    __ fadd(v20, __ T4S, v21, v22);                    \/\/       fadd    v20.4S, v21.4S, v22.4S\n+    __ fadd(v1, __ T2D, v2, v3);                       \/\/       fadd    v1.2D, v2.2D, v3.2D\n+    __ subv(v22, __ T8B, v23, v24);                    \/\/       sub     v22.8B, v23.8B, v24.8B\n+    __ subv(v30, __ T16B, v31, v0);                    \/\/       sub     v30.16B, v31.16B, v0.16B\n@@ -588,48 +593,48 @@\n-    __ subv(v20, __ T8H, v21, v22);                    \/\/       sub     v20.8H, v21.8H, v22.8H\n-    __ subv(v1, __ T2S, v2, v3);                       \/\/       sub     v1.2S, v2.2S, v3.2S\n-    __ subv(v22, __ T4S, v23, v24);                    \/\/       sub     v22.4S, v23.4S, v24.4S\n-    __ subv(v30, __ T2D, v31, v0);                     \/\/       sub     v30.2D, v31.2D, v0.2D\n-    __ fsub(v14, __ T2S, v15, v16);                    \/\/       fsub    v14.2S, v15.2S, v16.2S\n-    __ fsub(v2, __ T4S, v3, v4);                       \/\/       fsub    v2.4S, v3.4S, v4.4S\n-    __ fsub(v6, __ T2D, v7, v8);                       \/\/       fsub    v6.2D, v7.2D, v8.2D\n-    __ mulv(v3, __ T8B, v4, v5);                       \/\/       mul     v3.8B, v4.8B, v5.8B\n-    __ mulv(v7, __ T16B, v8, v9);                      \/\/       mul     v7.16B, v8.16B, v9.16B\n-    __ mulv(v24, __ T4H, v25, v26);                    \/\/       mul     v24.4H, v25.4H, v26.4H\n-    __ mulv(v0, __ T8H, v1, v2);                       \/\/       mul     v0.8H, v1.8H, v2.8H\n-    __ mulv(v27, __ T2S, v28, v29);                    \/\/       mul     v27.2S, v28.2S, v29.2S\n-    __ mulv(v29, __ T4S, v30, v31);                    \/\/       mul     v29.4S, v30.4S, v31.4S\n-    __ fabd(v5, __ T2S, v6, v7);                       \/\/       fabd    v5.2S, v6.2S, v7.2S\n-    __ fabd(v5, __ T4S, v6, v7);                       \/\/       fabd    v5.4S, v6.4S, v7.4S\n-    __ fabd(v29, __ T2D, v30, v31);                    \/\/       fabd    v29.2D, v30.2D, v31.2D\n-    __ fmul(v11, __ T2S, v12, v13);                    \/\/       fmul    v11.2S, v12.2S, v13.2S\n-    __ fmul(v25, __ T4S, v26, v27);                    \/\/       fmul    v25.4S, v26.4S, v27.4S\n-    __ fmul(v0, __ T2D, v1, v2);                       \/\/       fmul    v0.2D, v1.2D, v2.2D\n-    __ mlav(v30, __ T4H, v31, v0);                     \/\/       mla     v30.4H, v31.4H, v0.4H\n-    __ mlav(v0, __ T8H, v1, v2);                       \/\/       mla     v0.8H, v1.8H, v2.8H\n-    __ mlav(v17, __ T2S, v18, v19);                    \/\/       mla     v17.2S, v18.2S, v19.2S\n-    __ mlav(v28, __ T4S, v29, v30);                    \/\/       mla     v28.4S, v29.4S, v30.4S\n-    __ fmla(v25, __ T2S, v26, v27);                    \/\/       fmla    v25.2S, v26.2S, v27.2S\n-    __ fmla(v9, __ T4S, v10, v11);                     \/\/       fmla    v9.4S, v10.4S, v11.4S\n-    __ fmla(v25, __ T2D, v26, v27);                    \/\/       fmla    v25.2D, v26.2D, v27.2D\n-    __ mlsv(v12, __ T4H, v13, v14);                    \/\/       mls     v12.4H, v13.4H, v14.4H\n-    __ mlsv(v15, __ T8H, v16, v17);                    \/\/       mls     v15.8H, v16.8H, v17.8H\n-    __ mlsv(v11, __ T2S, v12, v13);                    \/\/       mls     v11.2S, v12.2S, v13.2S\n-    __ mlsv(v10, __ T4S, v11, v12);                    \/\/       mls     v10.4S, v11.4S, v12.4S\n-    __ fmls(v17, __ T2S, v18, v19);                    \/\/       fmls    v17.2S, v18.2S, v19.2S\n-    __ fmls(v24, __ T4S, v25, v26);                    \/\/       fmls    v24.4S, v25.4S, v26.4S\n-    __ fmls(v21, __ T2D, v22, v23);                    \/\/       fmls    v21.2D, v22.2D, v23.2D\n-    __ fdiv(v23, __ T2S, v24, v25);                    \/\/       fdiv    v23.2S, v24.2S, v25.2S\n-    __ fdiv(v0, __ T4S, v1, v2);                       \/\/       fdiv    v0.4S, v1.4S, v2.4S\n-    __ fdiv(v16, __ T2D, v17, v18);                    \/\/       fdiv    v16.2D, v17.2D, v18.2D\n-    __ maxv(v10, __ T8B, v11, v12);                    \/\/       smax    v10.8B, v11.8B, v12.8B\n-    __ maxv(v6, __ T16B, v7, v8);                      \/\/       smax    v6.16B, v7.16B, v8.16B\n-    __ maxv(v28, __ T4H, v29, v30);                    \/\/       smax    v28.4H, v29.4H, v30.4H\n-    __ maxv(v6, __ T8H, v7, v8);                       \/\/       smax    v6.8H, v7.8H, v8.8H\n-    __ maxv(v5, __ T2S, v6, v7);                       \/\/       smax    v5.2S, v6.2S, v7.2S\n-    __ maxv(v5, __ T4S, v6, v7);                       \/\/       smax    v5.4S, v6.4S, v7.4S\n-    __ fmax(v20, __ T2S, v21, v22);                    \/\/       fmax    v20.2S, v21.2S, v22.2S\n-    __ fmax(v17, __ T4S, v18, v19);                    \/\/       fmax    v17.4S, v18.4S, v19.4S\n-    __ fmax(v15, __ T2D, v16, v17);                    \/\/       fmax    v15.2D, v16.2D, v17.2D\n-    __ minv(v17, __ T8B, v18, v19);                    \/\/       smin    v17.8B, v18.8B, v19.8B\n-    __ minv(v29, __ T16B, v30, v31);                   \/\/       smin    v29.16B, v30.16B, v31.16B\n-    __ minv(v26, __ T4H, v27, v28);                    \/\/       smin    v26.4H, v27.4H, v28.4H\n+    __ subv(v2, __ T8H, v3, v4);                       \/\/       sub     v2.8H, v3.8H, v4.8H\n+    __ subv(v6, __ T2S, v7, v8);                       \/\/       sub     v6.2S, v7.2S, v8.2S\n+    __ subv(v3, __ T4S, v4, v5);                       \/\/       sub     v3.4S, v4.4S, v5.4S\n+    __ subv(v7, __ T2D, v8, v9);                       \/\/       sub     v7.2D, v8.2D, v9.2D\n+    __ fsub(v24, __ T2S, v25, v26);                    \/\/       fsub    v24.2S, v25.2S, v26.2S\n+    __ fsub(v0, __ T4S, v1, v2);                       \/\/       fsub    v0.4S, v1.4S, v2.4S\n+    __ fsub(v27, __ T2D, v28, v29);                    \/\/       fsub    v27.2D, v28.2D, v29.2D\n+    __ mulv(v29, __ T8B, v30, v31);                    \/\/       mul     v29.8B, v30.8B, v31.8B\n+    __ mulv(v5, __ T16B, v6, v7);                      \/\/       mul     v5.16B, v6.16B, v7.16B\n+    __ mulv(v5, __ T4H, v6, v7);                       \/\/       mul     v5.4H, v6.4H, v7.4H\n+    __ mulv(v29, __ T8H, v30, v31);                    \/\/       mul     v29.8H, v30.8H, v31.8H\n+    __ mulv(v11, __ T2S, v12, v13);                    \/\/       mul     v11.2S, v12.2S, v13.2S\n+    __ mulv(v25, __ T4S, v26, v27);                    \/\/       mul     v25.4S, v26.4S, v27.4S\n+    __ fabd(v0, __ T2S, v1, v2);                       \/\/       fabd    v0.2S, v1.2S, v2.2S\n+    __ fabd(v30, __ T4S, v31, v0);                     \/\/       fabd    v30.4S, v31.4S, v0.4S\n+    __ fabd(v0, __ T2D, v1, v2);                       \/\/       fabd    v0.2D, v1.2D, v2.2D\n+    __ fmul(v17, __ T2S, v18, v19);                    \/\/       fmul    v17.2S, v18.2S, v19.2S\n+    __ fmul(v28, __ T4S, v29, v30);                    \/\/       fmul    v28.4S, v29.4S, v30.4S\n+    __ fmul(v25, __ T2D, v26, v27);                    \/\/       fmul    v25.2D, v26.2D, v27.2D\n+    __ mlav(v9, __ T4H, v10, v11);                     \/\/       mla     v9.4H, v10.4H, v11.4H\n+    __ mlav(v25, __ T8H, v26, v27);                    \/\/       mla     v25.8H, v26.8H, v27.8H\n+    __ mlav(v12, __ T2S, v13, v14);                    \/\/       mla     v12.2S, v13.2S, v14.2S\n+    __ mlav(v15, __ T4S, v16, v17);                    \/\/       mla     v15.4S, v16.4S, v17.4S\n+    __ fmla(v11, __ T2S, v12, v13);                    \/\/       fmla    v11.2S, v12.2S, v13.2S\n+    __ fmla(v10, __ T4S, v11, v12);                    \/\/       fmla    v10.4S, v11.4S, v12.4S\n+    __ fmla(v17, __ T2D, v18, v19);                    \/\/       fmla    v17.2D, v18.2D, v19.2D\n+    __ mlsv(v24, __ T4H, v25, v26);                    \/\/       mls     v24.4H, v25.4H, v26.4H\n+    __ mlsv(v21, __ T8H, v22, v23);                    \/\/       mls     v21.8H, v22.8H, v23.8H\n+    __ mlsv(v23, __ T2S, v24, v25);                    \/\/       mls     v23.2S, v24.2S, v25.2S\n+    __ mlsv(v0, __ T4S, v1, v2);                       \/\/       mls     v0.4S, v1.4S, v2.4S\n+    __ fmls(v16, __ T2S, v17, v18);                    \/\/       fmls    v16.2S, v17.2S, v18.2S\n+    __ fmls(v10, __ T4S, v11, v12);                    \/\/       fmls    v10.4S, v11.4S, v12.4S\n+    __ fmls(v6, __ T2D, v7, v8);                       \/\/       fmls    v6.2D, v7.2D, v8.2D\n+    __ fdiv(v28, __ T2S, v29, v30);                    \/\/       fdiv    v28.2S, v29.2S, v30.2S\n+    __ fdiv(v6, __ T4S, v7, v8);                       \/\/       fdiv    v6.4S, v7.4S, v8.4S\n+    __ fdiv(v5, __ T2D, v6, v7);                       \/\/       fdiv    v5.2D, v6.2D, v7.2D\n+    __ maxv(v5, __ T8B, v6, v7);                       \/\/       smax    v5.8B, v6.8B, v7.8B\n+    __ maxv(v20, __ T16B, v21, v22);                   \/\/       smax    v20.16B, v21.16B, v22.16B\n+    __ maxv(v17, __ T4H, v18, v19);                    \/\/       smax    v17.4H, v18.4H, v19.4H\n+    __ maxv(v15, __ T8H, v16, v17);                    \/\/       smax    v15.8H, v16.8H, v17.8H\n+    __ maxv(v17, __ T2S, v18, v19);                    \/\/       smax    v17.2S, v18.2S, v19.2S\n+    __ maxv(v29, __ T4S, v30, v31);                    \/\/       smax    v29.4S, v30.4S, v31.4S\n+    __ fmax(v26, __ T2S, v27, v28);                    \/\/       fmax    v26.2S, v27.2S, v28.2S\n+    __ fmax(v28, __ T4S, v29, v30);                    \/\/       fmax    v28.4S, v29.4S, v30.4S\n+    __ fmax(v1, __ T2D, v2, v3);                       \/\/       fmax    v1.2D, v2.2D, v3.2D\n+    __ minv(v27, __ T8B, v28, v29);                    \/\/       smin    v27.8B, v28.8B, v29.8B\n+    __ minv(v0, __ T16B, v1, v2);                      \/\/       smin    v0.16B, v1.16B, v2.16B\n+    __ minv(v20, __ T4H, v21, v22);                    \/\/       smin    v20.4H, v21.4H, v22.4H\n@@ -637,4 +642,4 @@\n-    __ minv(v1, __ T2S, v2, v3);                       \/\/       smin    v1.2S, v2.2S, v3.2S\n-    __ minv(v27, __ T4S, v28, v29);                    \/\/       smin    v27.4S, v28.4S, v29.4S\n-    __ fmin(v0, __ T2S, v1, v2);                       \/\/       fmin    v0.2S, v1.2S, v2.2S\n-    __ fmin(v20, __ T4S, v21, v22);                    \/\/       fmin    v20.4S, v21.4S, v22.4S\n+    __ minv(v15, __ T2S, v16, v17);                    \/\/       smin    v15.2S, v16.2S, v17.2S\n+    __ minv(v12, __ T4S, v13, v14);                    \/\/       smin    v12.4S, v13.4S, v14.4S\n+    __ fmin(v10, __ T2S, v11, v12);                    \/\/       fmin    v10.2S, v11.2S, v12.2S\n+    __ fmin(v28, __ T4S, v29, v30);                    \/\/       fmin    v28.4S, v29.4S, v30.4S\n@@ -642,2 +647,2 @@\n-    __ cmeq(v15, __ T8B, v16, v17);                    \/\/       cmeq    v15.8B, v16.8B, v17.8B\n-    __ cmeq(v12, __ T16B, v13, v14);                   \/\/       cmeq    v12.16B, v13.16B, v14.16B\n+    __ cmeq(v19, __ T8B, v20, v21);                    \/\/       cmeq    v19.8B, v20.8B, v21.8B\n+    __ cmeq(v22, __ T16B, v23, v24);                   \/\/       cmeq    v22.16B, v23.16B, v24.16B\n@@ -645,23 +650,23 @@\n-    __ cmeq(v28, __ T8H, v29, v30);                    \/\/       cmeq    v28.8H, v29.8H, v30.8H\n-    __ cmeq(v28, __ T2S, v29, v30);                    \/\/       cmeq    v28.2S, v29.2S, v30.2S\n-    __ cmeq(v19, __ T4S, v20, v21);                    \/\/       cmeq    v19.4S, v20.4S, v21.4S\n-    __ cmeq(v22, __ T2D, v23, v24);                    \/\/       cmeq    v22.2D, v23.2D, v24.2D\n-    __ fcmeq(v10, __ T2S, v11, v12);                   \/\/       fcmeq   v10.2S, v11.2S, v12.2S\n-    __ fcmeq(v4, __ T4S, v5, v6);                      \/\/       fcmeq   v4.4S, v5.4S, v6.4S\n-    __ fcmeq(v30, __ T2D, v31, v0);                    \/\/       fcmeq   v30.2D, v31.2D, v0.2D\n-    __ cmgt(v20, __ T8B, v21, v22);                    \/\/       cmgt    v20.8B, v21.8B, v22.8B\n-    __ cmgt(v8, __ T16B, v9, v10);                     \/\/       cmgt    v8.16B, v9.16B, v10.16B\n-    __ cmgt(v30, __ T4H, v31, v0);                     \/\/       cmgt    v30.4H, v31.4H, v0.4H\n-    __ cmgt(v17, __ T8H, v18, v19);                    \/\/       cmgt    v17.8H, v18.8H, v19.8H\n-    __ cmgt(v10, __ T2S, v11, v12);                    \/\/       cmgt    v10.2S, v11.2S, v12.2S\n-    __ cmgt(v27, __ T4S, v28, v29);                    \/\/       cmgt    v27.4S, v28.4S, v29.4S\n-    __ cmgt(v2, __ T2D, v3, v4);                       \/\/       cmgt    v2.2D, v3.2D, v4.2D\n-    __ fcmgt(v24, __ T2S, v25, v26);                   \/\/       fcmgt   v24.2S, v25.2S, v26.2S\n-    __ fcmgt(v4, __ T4S, v5, v6);                      \/\/       fcmgt   v4.4S, v5.4S, v6.4S\n-    __ fcmgt(v3, __ T2D, v4, v5);                      \/\/       fcmgt   v3.2D, v4.2D, v5.2D\n-    __ cmge(v8, __ T8B, v9, v10);                      \/\/       cmge    v8.8B, v9.8B, v10.8B\n-    __ cmge(v22, __ T16B, v23, v24);                   \/\/       cmge    v22.16B, v23.16B, v24.16B\n-    __ cmge(v17, __ T4H, v18, v19);                    \/\/       cmge    v17.4H, v18.4H, v19.4H\n-    __ cmge(v13, __ T8H, v14, v15);                    \/\/       cmge    v13.8H, v14.8H, v15.8H\n-    __ cmge(v4, __ T2S, v5, v6);                       \/\/       cmge    v4.2S, v5.2S, v6.2S\n-    __ cmge(v28, __ T4S, v29, v30);                    \/\/       cmge    v28.4S, v29.4S, v30.4S\n+    __ cmeq(v4, __ T8H, v5, v6);                       \/\/       cmeq    v4.8H, v5.8H, v6.8H\n+    __ cmeq(v30, __ T2S, v31, v0);                     \/\/       cmeq    v30.2S, v31.2S, v0.2S\n+    __ cmeq(v20, __ T4S, v21, v22);                    \/\/       cmeq    v20.4S, v21.4S, v22.4S\n+    __ cmeq(v8, __ T2D, v9, v10);                      \/\/       cmeq    v8.2D, v9.2D, v10.2D\n+    __ fcmeq(v30, __ T2S, v31, v0);                    \/\/       fcmeq   v30.2S, v31.2S, v0.2S\n+    __ fcmeq(v17, __ T4S, v18, v19);                   \/\/       fcmeq   v17.4S, v18.4S, v19.4S\n+    __ fcmeq(v10, __ T2D, v11, v12);                   \/\/       fcmeq   v10.2D, v11.2D, v12.2D\n+    __ cmgt(v27, __ T8B, v28, v29);                    \/\/       cmgt    v27.8B, v28.8B, v29.8B\n+    __ cmgt(v2, __ T16B, v3, v4);                      \/\/       cmgt    v2.16B, v3.16B, v4.16B\n+    __ cmgt(v24, __ T4H, v25, v26);                    \/\/       cmgt    v24.4H, v25.4H, v26.4H\n+    __ cmgt(v4, __ T8H, v5, v6);                       \/\/       cmgt    v4.8H, v5.8H, v6.8H\n+    __ cmgt(v3, __ T2S, v4, v5);                       \/\/       cmgt    v3.2S, v4.2S, v5.2S\n+    __ cmgt(v8, __ T4S, v9, v10);                      \/\/       cmgt    v8.4S, v9.4S, v10.4S\n+    __ cmgt(v22, __ T2D, v23, v24);                    \/\/       cmgt    v22.2D, v23.2D, v24.2D\n+    __ fcmgt(v17, __ T2S, v18, v19);                   \/\/       fcmgt   v17.2S, v18.2S, v19.2S\n+    __ fcmgt(v13, __ T4S, v14, v15);                   \/\/       fcmgt   v13.4S, v14.4S, v15.4S\n+    __ fcmgt(v4, __ T2D, v5, v6);                      \/\/       fcmgt   v4.2D, v5.2D, v6.2D\n+    __ cmge(v28, __ T8B, v29, v30);                    \/\/       cmge    v28.8B, v29.8B, v30.8B\n+    __ cmge(v23, __ T16B, v24, v25);                   \/\/       cmge    v23.16B, v24.16B, v25.16B\n+    __ cmge(v21, __ T4H, v22, v23);                    \/\/       cmge    v21.4H, v22.4H, v23.4H\n+    __ cmge(v25, __ T8H, v26, v27);                    \/\/       cmge    v25.8H, v26.8H, v27.8H\n+    __ cmge(v24, __ T2S, v25, v26);                    \/\/       cmge    v24.2S, v25.2S, v26.2S\n+    __ cmge(v3, __ T4S, v4, v5);                       \/\/       cmge    v3.4S, v4.4S, v5.4S\n@@ -669,3 +674,3 @@\n-    __ fcmge(v21, __ T2S, v22, v23);                   \/\/       fcmge   v21.2S, v22.2S, v23.2S\n-    __ fcmge(v25, __ T4S, v26, v27);                   \/\/       fcmge   v25.4S, v26.4S, v27.4S\n-    __ fcmge(v24, __ T2D, v25, v26);                   \/\/       fcmge   v24.2D, v25.2D, v26.2D\n+    __ fcmge(v26, __ T2S, v27, v28);                   \/\/       fcmge   v26.2S, v27.2S, v28.2S\n+    __ fcmge(v23, __ T4S, v24, v25);                   \/\/       fcmge   v23.4S, v24.4S, v25.4S\n+    __ fcmge(v14, __ T2D, v15, v16);                   \/\/       fcmge   v14.2D, v15.2D, v16.2D\n@@ -765,9 +770,9 @@\n-    __ swp(Assembler::xword, r3, r24, r26);            \/\/       swp     x3, x24, [x26]\n-    __ ldadd(Assembler::xword, r23, r15, r21);         \/\/       ldadd   x23, x15, [x21]\n-    __ ldbic(Assembler::xword, r3, r24, r8);           \/\/       ldclr   x3, x24, [x8]\n-    __ ldeor(Assembler::xword, r25, r20, r16);         \/\/       ldeor   x25, x20, [x16]\n-    __ ldorr(Assembler::xword, r17, r2, r1);           \/\/       ldset   x17, x2, [x1]\n-    __ ldsmin(Assembler::xword, r0, r24, r4);          \/\/       ldsmin  x0, x24, [x4]\n-    __ ldsmax(Assembler::xword, r3, r12, sp);          \/\/       ldsmax  x3, x12, [sp]\n-    __ ldumin(Assembler::xword, r28, r10, r26);        \/\/       ldumin  x28, x10, [x26]\n-    __ ldumax(Assembler::xword, r2, r12, r15);         \/\/       ldumax  x2, x12, [x15]\n+    __ swp(Assembler::xword, r21, r3, r24);            \/\/       swp     x21, x3, [x24]\n+    __ ldadd(Assembler::xword, r8, r25, r20);          \/\/       ldadd   x8, x25, [x20]\n+    __ ldbic(Assembler::xword, r16, r17, r2);          \/\/       ldclr   x16, x17, [x2]\n+    __ ldeor(Assembler::xword, r1, r0, r24);           \/\/       ldeor   x1, x0, [x24]\n+    __ ldorr(Assembler::xword, r4, r3, r12);           \/\/       ldset   x4, x3, [x12]\n+    __ ldsmin(Assembler::xword, zr, r28, r10);         \/\/       ldsmin  xzr, x28, [x10]\n+    __ ldsmax(Assembler::xword, r26, r2, r12);         \/\/       ldsmax  x26, x2, [x12]\n+    __ ldumin(Assembler::xword, r16, zr, r1);          \/\/       ldumin  x16, xzr, [x1]\n+    __ ldumax(Assembler::xword, r13, r29, r0);         \/\/       ldumax  x13, x29, [x0]\n@@ -776,9 +781,9 @@\n-    __ swpa(Assembler::xword, zr, r1, r13);            \/\/       swpa    xzr, x1, [x13]\n-    __ ldadda(Assembler::xword, r29, r0, r19);         \/\/       ldadda  x29, x0, [x19]\n-    __ ldbica(Assembler::xword, r12, r17, r22);        \/\/       ldclra  x12, x17, [x22]\n-    __ ldeora(Assembler::xword, r13, r28, r30);        \/\/       ldeora  x13, x28, [x30]\n-    __ ldorra(Assembler::xword, zr, r1, r26);          \/\/       ldseta  xzr, x1, [x26]\n-    __ ldsmina(Assembler::xword, r28, r4, r30);        \/\/       ldsmina x28, x4, [x30]\n-    __ ldsmaxa(Assembler::xword, r4, r6, r30);         \/\/       ldsmaxa x4, x6, [x30]\n-    __ ldumina(Assembler::xword, r26, r16, r9);        \/\/       ldumina x26, x16, [x9]\n-    __ ldumaxa(Assembler::xword, r8, r12, r0);         \/\/       ldumaxa x8, x12, [x0]\n+    __ swpa(Assembler::xword, r19, r12, r17);          \/\/       swpa    x19, x12, [x17]\n+    __ ldadda(Assembler::xword, r22, r13, r28);        \/\/       ldadda  x22, x13, [x28]\n+    __ ldbica(Assembler::xword, r30, zr, r1);          \/\/       ldclra  x30, xzr, [x1]\n+    __ ldeora(Assembler::xword, r26, r28, r4);         \/\/       ldeora  x26, x28, [x4]\n+    __ ldorra(Assembler::xword, r30, r4, r6);          \/\/       ldseta  x30, x4, [x6]\n+    __ ldsmina(Assembler::xword, r30, r26, r15);       \/\/       ldsmina x30, x26, [x15]\n+    __ ldsmaxa(Assembler::xword, r9, r8, r12);         \/\/       ldsmaxa x9, x8, [x12]\n+    __ ldumina(Assembler::xword, r0, r20, r1);         \/\/       ldumina x0, x20, [x1]\n+    __ ldumaxa(Assembler::xword, r24, r2, r0);         \/\/       ldumaxa x24, x2, [x0]\n@@ -787,9 +792,9 @@\n-    __ swpal(Assembler::xword, r20, r1, r24);          \/\/       swpal   x20, x1, [x24]\n-    __ ldaddal(Assembler::xword, r2, r0, r9);          \/\/       ldaddal x2, x0, [x9]\n-    __ ldbical(Assembler::xword, r24, r26, r16);       \/\/       ldclral x24, x26, [x16]\n-    __ ldeoral(Assembler::xword, r30, r3, r10);        \/\/       ldeoral x30, x3, [x10]\n-    __ ldorral(Assembler::xword, r23, r10, r4);        \/\/       ldsetal x23, x10, [x4]\n-    __ ldsminal(Assembler::xword, r16, r2, r11);       \/\/       ldsminal        x16, x2, [x11]\n-    __ ldsmaxal(Assembler::xword, r8, r10, r15);       \/\/       ldsmaxal        x8, x10, [x15]\n-    __ lduminal(Assembler::xword, r17, r2, r10);       \/\/       lduminal        x17, x2, [x10]\n-    __ ldumaxal(Assembler::xword, r12, r12, r15);      \/\/       ldumaxal        x12, x12, [x15]\n+    __ swpal(Assembler::xword, r9, r24, r26);          \/\/       swpal   x9, x24, [x26]\n+    __ ldaddal(Assembler::xword, r16, r30, r3);        \/\/       ldaddal x16, x30, [x3]\n+    __ ldbical(Assembler::xword, r10, r23, r10);       \/\/       ldclral x10, x23, [x10]\n+    __ ldeoral(Assembler::xword, r4, r16, r2);         \/\/       ldeoral x4, x16, [x2]\n+    __ ldorral(Assembler::xword, r11, r8, r10);        \/\/       ldsetal x11, x8, [x10]\n+    __ ldsminal(Assembler::xword, r15, r17, r2);       \/\/       ldsminal        x15, x17, [x2]\n+    __ ldsmaxal(Assembler::xword, r10, r12, r12);      \/\/       ldsmaxal        x10, x12, [x12]\n+    __ lduminal(Assembler::xword, r15, r13, r2);       \/\/       lduminal        x15, x13, [x2]\n+    __ ldumaxal(Assembler::xword, r7, r20, r26);       \/\/       ldumaxal        x7, x20, [x26]\n@@ -798,9 +803,9 @@\n-    __ swpl(Assembler::xword, r13, r2, r7);            \/\/       swpl    x13, x2, [x7]\n-    __ ldaddl(Assembler::xword, r20, r26, r16);        \/\/       ldaddl  x20, x26, [x16]\n-    __ ldbicl(Assembler::xword, r4, r2, r4);           \/\/       ldclrl  x4, x2, [x4]\n-    __ ldeorl(Assembler::xword, r12, r16, r21);        \/\/       ldeorl  x12, x16, [x21]\n-    __ ldorrl(Assembler::xword, r16, r16, r11);        \/\/       ldsetl  x16, x16, [x11]\n-    __ ldsminl(Assembler::xword, r21, r23, r12);       \/\/       ldsminl x21, x23, [x12]\n-    __ ldsmaxl(Assembler::xword, r26, r23, r28);       \/\/       ldsmaxl x26, x23, [x28]\n-    __ lduminl(Assembler::xword, r14, r11, r24);       \/\/       lduminl x14, x11, [x24]\n-    __ ldumaxl(Assembler::xword, r1, r12, sp);         \/\/       ldumaxl x1, x12, [sp]\n+    __ swpl(Assembler::xword, r16, r4, r2);            \/\/       swpl    x16, x4, [x2]\n+    __ ldaddl(Assembler::xword, r4, r12, r15);         \/\/       ldaddl  x4, x12, [x15]\n+    __ ldbicl(Assembler::xword, r21, r16, r15);        \/\/       ldclrl  x21, x16, [x15]\n+    __ ldeorl(Assembler::xword, r11, r21, r23);        \/\/       ldeorl  x11, x21, [x23]\n+    __ ldorrl(Assembler::xword, r12, r26, r23);        \/\/       ldsetl  x12, x26, [x23]\n+    __ ldsminl(Assembler::xword, r28, r14, r11);       \/\/       ldsminl x28, x14, [x11]\n+    __ ldsmaxl(Assembler::xword, r24, r1, r12);        \/\/       ldsmaxl x24, x1, [x12]\n+    __ lduminl(Assembler::xword, zr, r10, r16);        \/\/       lduminl xzr, x10, [x16]\n+    __ ldumaxl(Assembler::xword, r7, r2, r3);          \/\/       ldumaxl x7, x2, [x3]\n@@ -809,9 +814,9 @@\n-    __ swp(Assembler::word, r10, r16, r7);             \/\/       swp     w10, w16, [x7]\n-    __ ldadd(Assembler::word, r2, r3, r13);            \/\/       ldadd   w2, w3, [x13]\n-    __ ldbic(Assembler::word, r19, r17, r16);          \/\/       ldclr   w19, w17, [x16]\n-    __ ldeor(Assembler::word, r3, r1, r11);            \/\/       ldeor   w3, w1, [x11]\n-    __ ldorr(Assembler::word, r30, r5, r8);            \/\/       ldset   w30, w5, [x8]\n-    __ ldsmin(Assembler::word, r15, r29, r30);         \/\/       ldsmin  w15, w29, [x30]\n-    __ ldsmax(Assembler::word, r0, r20, r7);           \/\/       ldsmax  w0, w20, [x7]\n-    __ ldumin(Assembler::word, r20, r23, r28);         \/\/       ldumin  w20, w23, [x28]\n-    __ ldumax(Assembler::word, r21, r27, r25);         \/\/       ldumax  w21, w27, [x25]\n+    __ swp(Assembler::word, r13, r19, r17);            \/\/       swp     w13, w19, [x17]\n+    __ ldadd(Assembler::word, r16, r3, r1);            \/\/       ldadd   w16, w3, [x1]\n+    __ ldbic(Assembler::word, r11, r30, r5);           \/\/       ldclr   w11, w30, [x5]\n+    __ ldeor(Assembler::word, r8, r15, r29);           \/\/       ldeor   w8, w15, [x29]\n+    __ ldorr(Assembler::word, r30, r0, r20);           \/\/       ldset   w30, w0, [x20]\n+    __ ldsmin(Assembler::word, r7, r20, r23);          \/\/       ldsmin  w7, w20, [x23]\n+    __ ldsmax(Assembler::word, r28, r21, r27);         \/\/       ldsmax  w28, w21, [x27]\n+    __ ldumin(Assembler::word, r25, r5, r1);           \/\/       ldumin  w25, w5, [x1]\n+    __ ldumax(Assembler::word, r23, r16, sp);          \/\/       ldumax  w23, w16, [sp]\n@@ -820,9 +825,9 @@\n-    __ swpa(Assembler::word, r5, r1, r23);             \/\/       swpa    w5, w1, [x23]\n-    __ ldadda(Assembler::word, r16, zr, r5);           \/\/       ldadda  w16, wzr, [x5]\n-    __ ldbica(Assembler::word, r12, r9, r28);          \/\/       ldclra  w12, w9, [x28]\n-    __ ldeora(Assembler::word, r15, r29, r22);         \/\/       ldeora  w15, w29, [x22]\n-    __ ldorra(Assembler::word, zr, r19, sp);           \/\/       ldseta  wzr, w19, [sp]\n-    __ ldsmina(Assembler::word, r5, r14, r15);         \/\/       ldsmina w5, w14, [x15]\n-    __ ldsmaxa(Assembler::word, zr, r16, r27);         \/\/       ldsmaxa wzr, w16, [x27]\n-    __ ldumina(Assembler::word, r20, r16, r12);        \/\/       ldumina w20, w16, [x12]\n-    __ ldumaxa(Assembler::word, r11, r9, r6);          \/\/       ldumaxa w11, w9, [x6]\n+    __ swpa(Assembler::word, r5, r12, r9);             \/\/       swpa    w5, w12, [x9]\n+    __ ldadda(Assembler::word, r28, r15, r29);         \/\/       ldadda  w28, w15, [x29]\n+    __ ldbica(Assembler::word, r22, zr, r19);          \/\/       ldclra  w22, wzr, [x19]\n+    __ ldeora(Assembler::word, zr, r5, r14);           \/\/       ldeora  wzr, w5, [x14]\n+    __ ldorra(Assembler::word, r16, zr, r15);          \/\/       ldseta  w16, wzr, [x15]\n+    __ ldsmina(Assembler::word, r27, r20, r16);        \/\/       ldsmina w27, w20, [x16]\n+    __ ldsmaxa(Assembler::word, r12, r11, r9);         \/\/       ldsmaxa w12, w11, [x9]\n+    __ ldumina(Assembler::word, r6, r30, r17);         \/\/       ldumina w6, w30, [x17]\n+    __ ldumaxa(Assembler::word, r27, r28, r30);        \/\/       ldumaxa w27, w28, [x30]\n@@ -831,9 +836,9 @@\n-    __ swpal(Assembler::word, r30, r17, r27);          \/\/       swpal   w30, w17, [x27]\n-    __ ldaddal(Assembler::word, r28, r30, r7);         \/\/       ldaddal w28, w30, [x7]\n-    __ ldbical(Assembler::word, r10, r20, r10);        \/\/       ldclral w10, w20, [x10]\n-    __ ldeoral(Assembler::word, r4, r24, r17);         \/\/       ldeoral w4, w24, [x17]\n-    __ ldorral(Assembler::word, r17, r22, r3);         \/\/       ldsetal w17, w22, [x3]\n-    __ ldsminal(Assembler::word, r29, r15, r22);       \/\/       ldsminal        w29, w15, [x22]\n-    __ ldsmaxal(Assembler::word, r19, r19, r22);       \/\/       ldsmaxal        w19, w19, [x22]\n-    __ lduminal(Assembler::word, r2, r15, r6);         \/\/       lduminal        w2, w15, [x6]\n-    __ ldumaxal(Assembler::word, r12, r16, r11);       \/\/       ldumaxal        w12, w16, [x11]\n+    __ swpal(Assembler::word, r7, r10, r20);           \/\/       swpal   w7, w10, [x20]\n+    __ ldaddal(Assembler::word, r10, r4, r24);         \/\/       ldaddal w10, w4, [x24]\n+    __ ldbical(Assembler::word, r17, r17, r22);        \/\/       ldclral w17, w17, [x22]\n+    __ ldeoral(Assembler::word, r3, r29, r15);         \/\/       ldeoral w3, w29, [x15]\n+    __ ldorral(Assembler::word, r22, r19, r19);        \/\/       ldsetal w22, w19, [x19]\n+    __ ldsminal(Assembler::word, r22, r2, r15);        \/\/       ldsminal        w22, w2, [x15]\n+    __ ldsmaxal(Assembler::word, r6, r12, r16);        \/\/       ldsmaxal        w6, w12, [x16]\n+    __ lduminal(Assembler::word, r11, r13, r23);       \/\/       lduminal        w11, w13, [x23]\n+    __ ldumaxal(Assembler::word, r1, r30, r19);        \/\/       ldumaxal        w1, w30, [x19]\n@@ -842,9 +847,9 @@\n-    __ swpl(Assembler::word, r13, r23, r1);            \/\/       swpl    w13, w23, [x1]\n-    __ ldaddl(Assembler::word, r30, r19, r5);          \/\/       ldaddl  w30, w19, [x5]\n-    __ ldbicl(Assembler::word, r17, r2, r16);          \/\/       ldclrl  w17, w2, [x16]\n-    __ ldeorl(Assembler::word, r22, r13, r10);         \/\/       ldeorl  w22, w13, [x10]\n-    __ ldorrl(Assembler::word, r21, r29, r27);         \/\/       ldsetl  w21, w29, [x27]\n-    __ ldsminl(Assembler::word, r12, r27, r3);         \/\/       ldsminl w12, w27, [x3]\n-    __ ldsmaxl(Assembler::word, r1, zr, r24);          \/\/       ldsmaxl w1, wzr, [x24]\n-    __ lduminl(Assembler::word, r19, r17, r9);         \/\/       lduminl w19, w17, [x9]\n-    __ ldumaxl(Assembler::word, r28, r27, r15);        \/\/       ldumaxl w28, w27, [x15]\n+    __ swpl(Assembler::word, r5, r17, r2);             \/\/       swpl    w5, w17, [x2]\n+    __ ldaddl(Assembler::word, r16, r22, r13);         \/\/       ldaddl  w16, w22, [x13]\n+    __ ldbicl(Assembler::word, r10, r21, r29);         \/\/       ldclrl  w10, w21, [x29]\n+    __ ldeorl(Assembler::word, r27, r12, r27);         \/\/       ldeorl  w27, w12, [x27]\n+    __ ldorrl(Assembler::word, r3, r1, sp);            \/\/       ldsetl  w3, w1, [sp]\n+    __ ldsminl(Assembler::word, r24, r19, r17);        \/\/       ldsminl w24, w19, [x17]\n+    __ ldsmaxl(Assembler::word, r9, r28, r27);         \/\/       ldsmaxl w9, w28, [x27]\n+    __ lduminl(Assembler::word, r15, r7, r21);         \/\/       lduminl w15, w7, [x21]\n+    __ ldumaxl(Assembler::word, r23, zr, r25);         \/\/       ldumaxl w23, wzr, [x25]\n@@ -853,4 +858,4 @@\n-    __ bcax(v6, __ T16B, v20, v22, v30);               \/\/       bcax            v6.16B, v20.16B, v22.16B, v30.16B\n-    __ eor3(v24, __ T16B, v2, v30, v26);               \/\/       eor3            v24.16B, v2.16B, v30.16B, v26.16B\n-    __ rax1(v17, __ T2D, v10, v22);                    \/\/       rax1            v17.2D, v10.2D, v22.2D\n-    __ xar(v17, __ T2D, v2, v17, 1);                   \/\/       xar             v17.2D, v2.2D, v17.2D, #1\n+    __ bcax(v2, __ T16B, v30, v26, v17);               \/\/       bcax            v2.16B, v30.16B, v26.16B, v17.16B\n+    __ eor3(v10, __ T16B, v22, v17, v2);               \/\/       eor3            v10.16B, v22.16B, v17.16B, v2.16B\n+    __ rax1(v17, __ T2D, v0, v24);                     \/\/       rax1            v17.2D, v0.2D, v24.2D\n+    __ xar(v25, __ T2D, v22, v2, 37);                  \/\/       xar             v25.2D, v22.2D, v2.2D, #37\n@@ -859,4 +864,4 @@\n-    __ sha512h(v24, __ T2D, v25, v22);                 \/\/       sha512h         q24, q25, v22.2D\n-    __ sha512h2(v2, __ T2D, v17, v12);                 \/\/       sha512h2                q2, q17, v12.2D\n-    __ sha512su0(v3, __ T2D, v27);                     \/\/       sha512su0               v3.2D, v27.2D\n-    __ sha512su1(v29, __ T2D, v28, v16);               \/\/       sha512su1               v29.2D, v28.2D, v16.2D\n+    __ sha512h(v12, __ T2D, v3, v27);                  \/\/       sha512h         q12, q3, v27.2D\n+    __ sha512h2(v29, __ T2D, v28, v16);                \/\/       sha512h2                q29, q28, v16.2D\n+    __ sha512su0(v26, __ T2D, v6);                     \/\/       sha512su0               v26.2D, v6.2D\n+    __ sha512su1(v9, __ T2D, v28, v17);                \/\/       sha512su1               v9.2D, v28.2D, v17.2D\n@@ -865,38 +870,38 @@\n-    __ sve_add(z26, __ D, z6, z9);                     \/\/       add     z26.d, z6.d, z9.d\n-    __ sve_sub(z17, __ B, z7, z4);                     \/\/       sub     z17.b, z7.b, z4.b\n-    __ sve_fadd(z15, __ S, z9, z22);                   \/\/       fadd    z15.s, z9.s, z22.s\n-    __ sve_fmul(z2, __ D, z27, z20);                   \/\/       fmul    z2.d, z27.d, z20.d\n-    __ sve_fsub(z5, __ D, z26, z0);                    \/\/       fsub    z5.d, z26.d, z0.d\n-    __ sve_abs(z14, __ H, p1, z25);                    \/\/       abs     z14.h, p1\/m, z25.h\n-    __ sve_add(z27, __ D, p5, z26);                    \/\/       add     z27.d, p5\/m, z27.d, z26.d\n-    __ sve_asr(z24, __ B, p5, z0);                     \/\/       asr     z24.b, p5\/m, z24.b, z0.b\n-    __ sve_cnt(z6, __ B, p4, z0);                      \/\/       cnt     z6.b, p4\/m, z0.b\n-    __ sve_lsl(z15, __ B, p0, z9);                     \/\/       lsl     z15.b, p0\/m, z15.b, z9.b\n-    __ sve_lsr(z5, __ B, p2, z27);                     \/\/       lsr     z5.b, p2\/m, z5.b, z27.b\n-    __ sve_mul(z20, __ B, p5, z20);                    \/\/       mul     z20.b, p5\/m, z20.b, z20.b\n-    __ sve_neg(z10, __ D, p2, z16);                    \/\/       neg     z10.d, p2\/m, z16.d\n-    __ sve_not(z6, __ H, p4, z2);                      \/\/       not     z6.h, p4\/m, z2.h\n-    __ sve_smax(z29, __ D, p7, z2);                    \/\/       smax    z29.d, p7\/m, z29.d, z2.d\n-    __ sve_smin(z22, __ H, p7, z14);                   \/\/       smin    z22.h, p7\/m, z22.h, z14.h\n-    __ sve_sub(z27, __ B, p4, z23);                    \/\/       sub     z27.b, p4\/m, z27.b, z23.b\n-    __ sve_fabs(z2, __ D, p3, z10);                    \/\/       fabs    z2.d, p3\/m, z10.d\n-    __ sve_fadd(z10, __ S, p6, z22);                   \/\/       fadd    z10.s, p6\/m, z10.s, z22.s\n-    __ sve_fdiv(z3, __ S, p5, z16);                    \/\/       fdiv    z3.s, p5\/m, z3.s, z16.s\n-    __ sve_fmax(z1, __ D, p4, z16);                    \/\/       fmax    z1.d, p4\/m, z1.d, z16.d\n-    __ sve_fmin(z12, __ S, p3, z12);                   \/\/       fmin    z12.s, p3\/m, z12.s, z12.s\n-    __ sve_fmul(z16, __ D, p0, z20);                   \/\/       fmul    z16.d, p0\/m, z16.d, z20.d\n-    __ sve_fneg(z5, __ D, p1, z7);                     \/\/       fneg    z5.d, p1\/m, z7.d\n-    __ sve_frintm(z12, __ D, p7, z16);                 \/\/       frintm  z12.d, p7\/m, z16.d\n-    __ sve_frintn(z6, __ S, p0, z28);                  \/\/       frintn  z6.s, p0\/m, z28.s\n-    __ sve_frintp(z4, __ D, p1, z17);                  \/\/       frintp  z4.d, p1\/m, z17.d\n-    __ sve_fsqrt(z13, __ S, p3, z19);                  \/\/       fsqrt   z13.s, p3\/m, z19.s\n-    __ sve_fsub(z24, __ S, p5, z17);                   \/\/       fsub    z24.s, p5\/m, z24.s, z17.s\n-    __ sve_fmla(z10, __ D, p6, z6, z19);               \/\/       fmla    z10.d, p6\/m, z6.d, z19.d\n-    __ sve_fmls(z13, __ S, p4, z6, z0);                \/\/       fmls    z13.s, p4\/m, z6.s, z0.s\n-    __ sve_fnmla(z14, __ S, p4, z25, z8);              \/\/       fnmla   z14.s, p4\/m, z25.s, z8.s\n-    __ sve_fnmls(z22, __ S, p5, z22, z27);             \/\/       fnmls   z22.s, p5\/m, z22.s, z27.s\n-    __ sve_mla(z3, __ B, p3, z17, z20);                \/\/       mla     z3.b, p3\/m, z17.b, z20.b\n-    __ sve_mls(z4, __ H, p7, z7, z0);                  \/\/       mls     z4.h, p7\/m, z7.h, z0.h\n-    __ sve_and(z16, z19, z22);                         \/\/       and     z16.d, z19.d, z22.d\n-    __ sve_eor(z15, z9, z22);                          \/\/       eor     z15.d, z9.d, z22.d\n-    __ sve_orr(z25, z5, z30);                          \/\/       orr     z25.d, z5.d, z30.d\n+    __ sve_add(z7, __ H, z4, z7);                      \/\/       add     z7.h, z4.h, z7.h\n+    __ sve_sub(z9, __ B, z22, z8);                     \/\/       sub     z9.b, z22.b, z8.b\n+    __ sve_fadd(z27, __ S, z20, z30);                  \/\/       fadd    z27.s, z20.s, z30.s\n+    __ sve_fmul(z26, __ S, z0, z16);                   \/\/       fmul    z26.s, z0.s, z16.s\n+    __ sve_fsub(z3, __ D, z25, z8);                    \/\/       fsub    z3.d, z25.d, z8.d\n+    __ sve_abs(z21, __ D, p6, z26);                    \/\/       abs     z21.d, p6\/m, z26.d\n+    __ sve_add(z22, __ B, p0, z4);                     \/\/       add     z22.b, p0\/m, z22.b, z4.b\n+    __ sve_asr(z17, __ H, p0, z3);                     \/\/       asr     z17.h, p0\/m, z17.h, z3.h\n+    __ sve_cnt(z1, __ B, p2, z6);                      \/\/       cnt     z1.b, p2\/m, z6.b\n+    __ sve_lsl(z9, __ S, p7, z7);                      \/\/       lsl     z9.s, p7\/m, z9.s, z7.s\n+    __ sve_lsr(z22, __ H, p5, z5);                     \/\/       lsr     z22.h, p5\/m, z22.h, z5.h\n+    __ sve_mul(z8, __ B, p4, z30);                     \/\/       mul     z8.b, p4\/m, z8.b, z30.b\n+    __ sve_neg(z17, __ D, p0, z11);                    \/\/       neg     z17.d, p0\/m, z11.d\n+    __ sve_not(z28, __ S, p0, z26);                    \/\/       not     z28.s, p0\/m, z26.s\n+    __ sve_smax(z28, __ D, p3, z13);                   \/\/       smax    z28.d, p3\/m, z28.d, z13.d\n+    __ sve_smin(z16, __ B, p6, z5);                    \/\/       smin    z16.b, p6\/m, z16.b, z5.b\n+    __ sve_sub(z13, __ H, p2, z15);                    \/\/       sub     z13.h, p2\/m, z13.h, z15.h\n+    __ sve_fabs(z26, __ S, p5, z11);                   \/\/       fabs    z26.s, p5\/m, z11.s\n+    __ sve_fadd(z22, __ S, p4, z4);                    \/\/       fadd    z22.s, p4\/m, z22.s, z4.s\n+    __ sve_fdiv(z19, __ S, p4, z17);                   \/\/       fdiv    z19.s, p4\/m, z19.s, z17.s\n+    __ sve_fmax(z14, __ D, p3, z2);                    \/\/       fmax    z14.d, p3\/m, z14.d, z2.d\n+    __ sve_fmin(z3, __ S, p5, z23);                    \/\/       fmin    z3.s, p5\/m, z3.s, z23.s\n+    __ sve_fmul(z6, __ S, p1, z17);                    \/\/       fmul    z6.s, p1\/m, z6.s, z17.s\n+    __ sve_fneg(z27, __ S, p4, z16);                   \/\/       fneg    z27.s, p4\/m, z16.s\n+    __ sve_frintm(z2, __ S, p7, z3);                   \/\/       frintm  z2.s, p7\/m, z3.s\n+    __ sve_frintn(z6, __ S, p4, z19);                  \/\/       frintn  z6.s, p4\/m, z19.s\n+    __ sve_frintp(z12, __ D, p5, z8);                  \/\/       frintp  z12.d, p5\/m, z8.d\n+    __ sve_fsqrt(z19, __ S, p4, z0);                   \/\/       fsqrt   z19.s, p4\/m, z0.s\n+    __ sve_fsub(z23, __ D, p1, z19);                   \/\/       fsub    z23.d, p1\/m, z23.d, z19.d\n+    __ sve_fmla(z13, __ S, p4, z6, z0);                \/\/       fmla    z13.s, p4\/m, z6.s, z0.s\n+    __ sve_fmls(z14, __ S, p4, z25, z8);               \/\/       fmls    z14.s, p4\/m, z25.s, z8.s\n+    __ sve_fnmla(z22, __ S, p5, z22, z27);             \/\/       fnmla   z22.s, p5\/m, z22.s, z27.s\n+    __ sve_fnmls(z3, __ S, p3, z17, z20);              \/\/       fnmls   z3.s, p3\/m, z17.s, z20.s\n+    __ sve_mla(z4, __ H, p7, z7, z0);                  \/\/       mla     z4.h, p7\/m, z7.h, z0.h\n+    __ sve_mls(z16, __ S, p5, z22, z4);                \/\/       mls     z16.s, p5\/m, z22.s, z4.s\n+    __ sve_and(z9, z22, z11);                          \/\/       and     z9.d, z22.d, z11.d\n+    __ sve_eor(z5, z30, z16);                          \/\/       eor     z5.d, z30.d, z16.d\n+    __ sve_orr(z22, z11, z1);                          \/\/       orr     z22.d, z11.d, z1.d\n@@ -905,9 +910,9 @@\n-    __ sve_andv(v13, __ B, p5, z11);                   \/\/       andv b13, p5, z11.b\n-    __ sve_orv(v13, __ S, p2, z20);                    \/\/       orv s13, p2, z20.s\n-    __ sve_eorv(v25, __ B, p3, z4);                    \/\/       eorv b25, p3, z4.b\n-    __ sve_smaxv(v17, __ D, p2, z6);                   \/\/       smaxv d17, p2, z6.d\n-    __ sve_sminv(v4, __ D, p7, z16);                   \/\/       sminv d4, p7, z16.d\n-    __ sve_fminv(v26, __ S, p2, z14);                  \/\/       fminv s26, p2, z14.s\n-    __ sve_fmaxv(v11, __ S, p7, z3);                   \/\/       fmaxv s11, p7, z3.s\n-    __ sve_fadda(v1, __ D, p6, z21);                   \/\/       fadda d1, p6, d1, z21.d\n-    __ sve_uaddv(v14, __ S, p2, z17);                  \/\/       uaddv d14, p2, z17.s\n+    __ sve_andv(v8, __ D, p5, z16);                    \/\/       andv d8, p5, z16.d\n+    __ sve_orv(v15, __ S, p1, z4);                     \/\/       orv s15, p1, z4.s\n+    __ sve_eorv(v8, __ B, p1, z29);                    \/\/       eorv b8, p1, z29.b\n+    __ sve_smaxv(v28, __ D, p4, z29);                  \/\/       smaxv d28, p4, z29.d\n+    __ sve_sminv(v9, __ H, p3, z2);                    \/\/       sminv h9, p3, z2.h\n+    __ sve_fminv(v28, __ S, p0, z7);                   \/\/       fminv s28, p0, z7.s\n+    __ sve_fmaxv(v26, __ S, p5, z17);                  \/\/       fmaxv s26, p5, z17.s\n+    __ sve_fadda(v8, __ D, p4, z21);                   \/\/       fadda d8, p4, d8, z21.d\n+    __ sve_uaddv(v5, __ S, p5, z21);                   \/\/       uaddv d5, p5, z21.s\n@@ -932,7 +937,7 @@\n-    0x14000000,     0x17ffffd7,     0x140002db,     0x94000000,\n-    0x97ffffd4,     0x940002d8,     0x3400000a,     0x34fffa2a,\n-    0x34005aaa,     0x35000008,     0x35fff9c8,     0x35005a48,\n-    0xb400000b,     0xb4fff96b,     0xb40059eb,     0xb500001d,\n-    0xb5fff91d,     0xb500599d,     0x10000013,     0x10fff8b3,\n-    0x10005933,     0x90000013,     0x36300016,     0x3637f836,\n-    0x363058b6,     0x3758000c,     0x375ff7cc,     0x3758584c,\n+    0x14000000,     0x17ffffd7,     0x140002e0,     0x94000000,\n+    0x97ffffd4,     0x940002dd,     0x3400000a,     0x34fffa2a,\n+    0x34005b4a,     0x35000008,     0x35fff9c8,     0x35005ae8,\n+    0xb400000b,     0xb4fff96b,     0xb4005a8b,     0xb500001d,\n+    0xb5fff91d,     0xb5005a3d,     0x10000013,     0x10fff8b3,\n+    0x100059d3,     0x90000013,     0x36300016,     0x3637f836,\n+    0x36305956,     0x3758000c,     0x375ff7cc,     0x375858ec,\n@@ -943,13 +948,13 @@\n-    0x54005620,     0x54000001,     0x54fff541,     0x540055c1,\n-    0x54000002,     0x54fff4e2,     0x54005562,     0x54000002,\n-    0x54fff482,     0x54005502,     0x54000003,     0x54fff423,\n-    0x540054a3,     0x54000003,     0x54fff3c3,     0x54005443,\n-    0x54000004,     0x54fff364,     0x540053e4,     0x54000005,\n-    0x54fff305,     0x54005385,     0x54000006,     0x54fff2a6,\n-    0x54005326,     0x54000007,     0x54fff247,     0x540052c7,\n-    0x54000008,     0x54fff1e8,     0x54005268,     0x54000009,\n-    0x54fff189,     0x54005209,     0x5400000a,     0x54fff12a,\n-    0x540051aa,     0x5400000b,     0x54fff0cb,     0x5400514b,\n-    0x5400000c,     0x54fff06c,     0x540050ec,     0x5400000d,\n-    0x54fff00d,     0x5400508d,     0x5400000e,     0x54ffefae,\n-    0x5400502e,     0x5400000f,     0x54ffef4f,     0x54004fcf,\n+    0x540056c0,     0x54000001,     0x54fff541,     0x54005661,\n+    0x54000002,     0x54fff4e2,     0x54005602,     0x54000002,\n+    0x54fff482,     0x540055a2,     0x54000003,     0x54fff423,\n+    0x54005543,     0x54000003,     0x54fff3c3,     0x540054e3,\n+    0x54000004,     0x54fff364,     0x54005484,     0x54000005,\n+    0x54fff305,     0x54005425,     0x54000006,     0x54fff2a6,\n+    0x540053c6,     0x54000007,     0x54fff247,     0x54005367,\n+    0x54000008,     0x54fff1e8,     0x54005308,     0x54000009,\n+    0x54fff189,     0x540052a9,     0x5400000a,     0x54fff12a,\n+    0x5400524a,     0x5400000b,     0x54fff0cb,     0x540051eb,\n+    0x5400000c,     0x54fff06c,     0x5400518c,     0x5400000d,\n+    0x54fff00d,     0x5400512d,     0x5400000e,     0x54ffefae,\n+    0x540050ce,     0x5400000f,     0x54ffef4f,     0x5400506f,\n@@ -987,1 +992,1 @@\n-    0xbd1b1869,     0x5800401b,     0x1800000b,     0xf8945060,\n+    0xbd1b1869,     0x580040bb,     0x1800000b,     0xf8945060,\n@@ -1029,87 +1034,88 @@\n-    0x0e31ab38,     0x4e31ab17,     0x0e71a8a4,     0x4e71aa93,\n-    0x4eb1aa0f,     0x6eb0f820,     0x7e30f8a4,     0x7e70fab4,\n-    0x7eb0f98b,     0x7ef0fbdd,     0x0e20ba0f,     0x4e20bad5,\n-    0x0e60b8a4,     0x4e60b9ee,     0x0ea0baf6,     0x4ea0bb59,\n-    0x4ee0b8e6,     0x0ea0f9ac,     0x4ea0f9ee,     0x4ee0f9cd,\n-    0x2ea0f9ee,     0x6ea0f949,     0x6ee0fb59,     0x2ea1fbbc,\n-    0x6ea1f96a,     0x6ee1fa93,     0x2e20598b,     0x6e205a51,\n-    0x0e371ed5,     0x4e311e0f,     0x0eb61eb4,     0x4eb91f17,\n-    0x2e3c1f7a,     0x6e271cc5,     0x0e2884e6,     0x4e31860f,\n-    0x0e71860f,     0x4e7b8759,     0x0eb28630,     0x4ebd879b,\n-    0x4efa8738,     0x0e31d60f,     0x4e3bd759,     0x4e70d5ee,\n-    0x2e2c856a,     0x6e2f85cd,     0x2e7085ee,     0x6e7686b4,\n-    0x2ea38441,     0x6eb886f6,     0x6ee087fe,     0x0eb0d5ee,\n-    0x4ea4d462,     0x4ee8d4e6,     0x0e259c83,     0x4e299d07,\n-    0x0e7a9f38,     0x4e629c20,     0x0ebd9f9b,     0x4ebf9fdd,\n-    0x2ea7d4c5,     0x6ea7d4c5,     0x6effd7dd,     0x2e2ddd8b,\n-    0x6e3bdf59,     0x6e62dc20,     0x0e6097fe,     0x4e629420,\n-    0x0eb39651,     0x4ebe97bc,     0x0e3bcf59,     0x4e2bcd49,\n-    0x4e7bcf59,     0x2e6e95ac,     0x6e71960f,     0x2ead958b,\n-    0x6eac956a,     0x0eb3ce51,     0x4ebacf38,     0x4ef7ced5,\n-    0x2e39ff17,     0x6e22fc20,     0x6e72fe30,     0x0e2c656a,\n-    0x4e2864e6,     0x0e7e67bc,     0x4e6864e6,     0x0ea764c5,\n-    0x4ea764c5,     0x0e36f6b4,     0x4e33f651,     0x4e71f60f,\n-    0x0e336e51,     0x4e3f6fdd,     0x0e7c6f7a,     0x4e7e6fbc,\n-    0x0ea36c41,     0x4ebd6f9b,     0x0ea2f420,     0x4eb6f6b4,\n-    0x4efef7bc,     0x2e318e0f,     0x6e2e8dac,     0x2e6c8d6a,\n-    0x6e7e8fbc,     0x2ebe8fbc,     0x6eb58e93,     0x6ef88ef6,\n-    0x0e2ce56a,     0x4e26e4a4,     0x4e60e7fe,     0x0e3636b4,\n-    0x4e2a3528,     0x0e6037fe,     0x4e733651,     0x0eac356a,\n-    0x4ebd379b,     0x4ee43462,     0x2ebae738,     0x6ea6e4a4,\n-    0x6ee5e483,     0x0e2a3d28,     0x4e383ef6,     0x0e733e51,\n-    0x4e6f3dcd,     0x0ea63ca4,     0x4ebe3fbc,     0x4ef93f17,\n-    0x2e37e6d5,     0x6e3be759,     0x6e7ae738,     0xba5fd3e3,\n-    0x3a5f03e5,     0xfa411be4,     0x7a42cbe2,     0x93df03ff,\n-    0xc820ffff,     0x8822fc7f,     0xc8247cbf,     0x88267fff,\n-    0x4e010fe0,     0x4e081fe1,     0x4e0c1fe1,     0x4e0a1fe1,\n-    0x4e071fe1,     0x4e042c20,     0x4e062c20,     0x4e052c20,\n-    0x4e083c20,     0x0e0c3c20,     0x0e0a3c20,     0x0e073c20,\n-    0x4cc0ac3f,     0x05a08020,     0x04b0e3e0,     0x0470e7e1,\n-    0x042f9c20,     0x043f9c35,     0x047f9c20,     0x04ff9c20,\n-    0x04299420,     0x04319160,     0x0461943e,     0x04a19020,\n-    0x042053ff,     0x047f5401,     0x25208028,     0x2538cfe0,\n-    0x2578d001,     0x25b8efe2,     0x25f8f007,     0xa400a3e0,\n-    0xa4a8a7ea,     0xa547a814,     0xa4084ffe,     0xa55c53e0,\n-    0xa5e1540b,     0xe400fbf6,     0xe408ffff,     0xe547e400,\n-    0xe4014be0,     0xe4a84fe0,     0xe5f15000,     0x858043e0,\n-    0x85a043ff,     0xe59f5d08,     0x1e601000,     0x1e603000,\n-    0x1e621000,     0x1e623000,     0x1e641000,     0x1e643000,\n-    0x1e661000,     0x1e663000,     0x1e681000,     0x1e683000,\n-    0x1e6a1000,     0x1e6a3000,     0x1e6c1000,     0x1e6c3000,\n-    0x1e6e1000,     0x1e6e3000,     0x1e701000,     0x1e703000,\n-    0x1e721000,     0x1e723000,     0x1e741000,     0x1e743000,\n-    0x1e761000,     0x1e763000,     0x1e781000,     0x1e783000,\n-    0x1e7a1000,     0x1e7a3000,     0x1e7c1000,     0x1e7c3000,\n-    0x1e7e1000,     0x1e7e3000,     0xf8238358,     0xf83702af,\n-    0xf8231118,     0xf8392214,     0xf8313022,     0xf8205098,\n-    0xf82343ec,     0xf83c734a,     0xf82261ec,     0xf8bf81a1,\n-    0xf8bd0260,     0xf8ac12d1,     0xf8ad23dc,     0xf8bf3341,\n-    0xf8bc53c4,     0xf8a443c6,     0xf8ba7130,     0xf8a8600c,\n-    0xf8f48301,     0xf8e20120,     0xf8f8121a,     0xf8fe2143,\n-    0xf8f7308a,     0xf8f05162,     0xf8e841ea,     0xf8f17142,\n-    0xf8ec61ec,     0xf86d80e2,     0xf874021a,     0xf8641082,\n-    0xf86c22b0,     0xf8703170,     0xf8755197,     0xf87a4397,\n-    0xf86e730b,     0xf86163ec,     0xb82a80f0,     0xb82201a3,\n-    0xb8331211,     0xb8232161,     0xb83e3105,     0xb82f53dd,\n-    0xb82040f4,     0xb8347397,     0xb835633b,     0xb8a582e1,\n-    0xb8b000bf,     0xb8ac1389,     0xb8af22dd,     0xb8bf33f3,\n-    0xb8a551ee,     0xb8bf4370,     0xb8b47190,     0xb8ab60c9,\n-    0xb8fe8371,     0xb8fc00fe,     0xb8ea1154,     0xb8e42238,\n-    0xb8f13076,     0xb8fd52cf,     0xb8f342d3,     0xb8e270cf,\n-    0xb8ec6170,     0xb86d8037,     0xb87e00b3,     0xb8711202,\n-    0xb876214d,     0xb875337d,     0xb86c507b,     0xb861431f,\n-    0xb8737131,     0xb87c61fb,     0xce367a86,     0xce1e6858,\n-    0xce768d51,     0xce910451,     0xce768338,     0xce6c8622,\n-    0xcec08363,     0xce708b9d,     0x04e900da,     0x042404f1,\n-    0x6596012f,     0x65d40b62,     0x65c00745,     0x0456a72e,\n-    0x04c0175b,     0x04109418,     0x041ab006,     0x0413812f,\n-    0x04118b65,     0x04101694,     0x04d7aa0a,     0x045eb046,\n-    0x04c81c5d,     0x044a1dd6,     0x040112fb,     0x04dcad42,\n-    0x65809aca,     0x658d9603,     0x65c69201,     0x65878d8c,\n-    0x65c28290,     0x04dda4e5,     0x65c2be0c,     0x6580a386,\n-    0x65c1a624,     0x658dae6d,     0x65819638,     0x65f318ca,\n-    0x65a030cd,     0x65a8532e,     0x65bb76d6,     0x04144e23,\n-    0x04407ce4,     0x04363270,     0x04b6312f,     0x047e30b9,\n-    0x041a356d,     0x04982a8d,     0x04192c99,     0x04c828d1,\n-    0x04ca3e04,     0x658729da,     0x65863c6b,     0x65d83aa1,\n-    0x04812a2e,\n+    0x0e31ab38,     0x2e31ab17,     0x4e31a8a4,     0x6e31aa93,\n+    0x0e71aa0f,     0x2e71a820,     0x4e71a8a4,     0x6e71aab4,\n+    0x4eb1a98b,     0x6eb1abdd,     0x6eb0fa0f,     0x7e30fad5,\n+    0x7e70f8a4,     0x7eb0f9ee,     0x7ef0faf6,     0x0e20bb59,\n+    0x4e20b8e6,     0x0e60b9ac,     0x4e60b9ee,     0x0ea0b9cd,\n+    0x4ea0b9ee,     0x4ee0b949,     0x0ea0fb59,     0x4ea0fbbc,\n+    0x4ee0f96a,     0x2ea0fa93,     0x6ea0f98b,     0x6ee0fa51,\n+    0x2ea1fad5,     0x6ea1fa0f,     0x6ee1fab4,     0x2e205b17,\n+    0x6e205b7a,     0x0e271cc5,     0x4e281ce6,     0x0eb11e0f,\n+    0x4eb11e0f,     0x2e3b1f59,     0x6e321e30,     0x0e3d879b,\n+    0x4e3a8738,     0x0e71860f,     0x4e7b8759,     0x0eb085ee,\n+    0x4eac856a,     0x4eef85cd,     0x0e30d5ee,     0x4e36d6b4,\n+    0x4e63d441,     0x2e3886f6,     0x6e2087fe,     0x2e7085ee,\n+    0x6e648462,     0x2ea884e6,     0x6ea58483,     0x6ee98507,\n+    0x0ebad738,     0x4ea2d420,     0x4efdd79b,     0x0e3f9fdd,\n+    0x4e279cc5,     0x0e679cc5,     0x4e7f9fdd,     0x0ead9d8b,\n+    0x4ebb9f59,     0x2ea2d420,     0x6ea0d7fe,     0x6ee2d420,\n+    0x2e33de51,     0x6e3edfbc,     0x6e7bdf59,     0x0e6b9549,\n+    0x4e7b9759,     0x0eae95ac,     0x4eb1960f,     0x0e2dcd8b,\n+    0x4e2ccd6a,     0x4e73ce51,     0x2e7a9738,     0x6e7796d5,\n+    0x2eb99717,     0x6ea29420,     0x0eb2ce30,     0x4eaccd6a,\n+    0x4ee8cce6,     0x2e3effbc,     0x6e28fce6,     0x6e67fcc5,\n+    0x0e2764c5,     0x4e3666b4,     0x0e736651,     0x4e71660f,\n+    0x0eb36651,     0x4ebf67dd,     0x0e3cf77a,     0x4e3ef7bc,\n+    0x4e63f441,     0x0e3d6f9b,     0x4e226c20,     0x0e766eb4,\n+    0x4e7e6fbc,     0x0eb16e0f,     0x4eae6dac,     0x0eacf56a,\n+    0x4ebef7bc,     0x4efef7bc,     0x2e358e93,     0x6e388ef6,\n+    0x2e6c8d6a,     0x6e668ca4,     0x2ea08ffe,     0x6eb68eb4,\n+    0x6eea8d28,     0x0e20e7fe,     0x4e33e651,     0x4e6ce56a,\n+    0x0e3d379b,     0x4e243462,     0x0e7a3738,     0x4e6634a4,\n+    0x0ea53483,     0x4eaa3528,     0x4ef836f6,     0x2eb3e651,\n+    0x6eafe5cd,     0x6ee6e4a4,     0x0e3e3fbc,     0x4e393f17,\n+    0x0e773ed5,     0x4e7b3f59,     0x0eba3f38,     0x4ea53c83,\n+    0x4ef93f17,     0x2e3ce77a,     0x6e39e717,     0x6e70e5ee,\n+    0xba5fd3e3,     0x3a5f03e5,     0xfa411be4,     0x7a42cbe2,\n+    0x93df03ff,     0xc820ffff,     0x8822fc7f,     0xc8247cbf,\n+    0x88267fff,     0x4e010fe0,     0x4e081fe1,     0x4e0c1fe1,\n+    0x4e0a1fe1,     0x4e071fe1,     0x4e042c20,     0x4e062c20,\n+    0x4e052c20,     0x4e083c20,     0x0e0c3c20,     0x0e0a3c20,\n+    0x0e073c20,     0x4cc0ac3f,     0x05a08020,     0x04b0e3e0,\n+    0x0470e7e1,     0x042f9c20,     0x043f9c35,     0x047f9c20,\n+    0x04ff9c20,     0x04299420,     0x04319160,     0x0461943e,\n+    0x04a19020,     0x042053ff,     0x047f5401,     0x25208028,\n+    0x2538cfe0,     0x2578d001,     0x25b8efe2,     0x25f8f007,\n+    0xa400a3e0,     0xa4a8a7ea,     0xa547a814,     0xa4084ffe,\n+    0xa55c53e0,     0xa5e1540b,     0xe400fbf6,     0xe408ffff,\n+    0xe547e400,     0xe4014be0,     0xe4a84fe0,     0xe5f15000,\n+    0x858043e0,     0x85a043ff,     0xe59f5d08,     0x1e601000,\n+    0x1e603000,     0x1e621000,     0x1e623000,     0x1e641000,\n+    0x1e643000,     0x1e661000,     0x1e663000,     0x1e681000,\n+    0x1e683000,     0x1e6a1000,     0x1e6a3000,     0x1e6c1000,\n+    0x1e6c3000,     0x1e6e1000,     0x1e6e3000,     0x1e701000,\n+    0x1e703000,     0x1e721000,     0x1e723000,     0x1e741000,\n+    0x1e743000,     0x1e761000,     0x1e763000,     0x1e781000,\n+    0x1e783000,     0x1e7a1000,     0x1e7a3000,     0x1e7c1000,\n+    0x1e7c3000,     0x1e7e1000,     0x1e7e3000,     0xf8358303,\n+    0xf8280299,     0xf8301051,     0xf8212300,     0xf8243183,\n+    0xf83f515c,     0xf83a4182,     0xf830703f,     0xf82d601d,\n+    0xf8b3822c,     0xf8b6038d,     0xf8be103f,     0xf8ba209c,\n+    0xf8be30c4,     0xf8be51fa,     0xf8a94188,     0xf8a07034,\n+    0xf8b86002,     0xf8e98358,     0xf8f0007e,     0xf8ea1157,\n+    0xf8e42050,     0xf8eb3148,     0xf8ef5051,     0xf8ea418c,\n+    0xf8ef704d,     0xf8e76354,     0xf8708044,     0xf86401ec,\n+    0xf87511f0,     0xf86b22f5,     0xf86c32fa,     0xf87c516e,\n+    0xf8784181,     0xf87f720a,     0xf8676062,     0xb82d8233,\n+    0xb8300023,     0xb82b10be,     0xb82823af,     0xb83e3280,\n+    0xb82752f4,     0xb83c4375,     0xb8397025,     0xb83763f0,\n+    0xb8a5812c,     0xb8bc03af,     0xb8b6127f,     0xb8bf21c5,\n+    0xb8b031ff,     0xb8bb5214,     0xb8ac412b,     0xb8a6723e,\n+    0xb8bb63dc,     0xb8e7828a,     0xb8ea0304,     0xb8f112d1,\n+    0xb8e321fd,     0xb8f63273,     0xb8f651e2,     0xb8e6420c,\n+    0xb8eb72ed,     0xb8e1627e,     0xb8658051,     0xb87001b6,\n+    0xb86a13b5,     0xb87b236c,     0xb86333e1,     0xb8785233,\n+    0xb869437c,     0xb86f72a7,     0xb877633f,     0xce3a47c2,\n+    0xce110aca,     0xce788c11,     0xce8296d9,     0xce7b806c,\n+    0xce70879d,     0xcec080da,     0xce718b89,     0x04670087,\n+    0x042806c9,     0x659e029b,     0x6590081a,     0x65c80723,\n+    0x04d6bb55,     0x04000096,     0x04508071,     0x041aa8c1,\n+    0x04939ce9,     0x045194b6,     0x041013c8,     0x04d7a171,\n+    0x049ea35c,     0x04c80dbc,     0x040a18b0,     0x044109ed,\n+    0x049cb57a,     0x65809096,     0x658d9233,     0x65c68c4e,\n+    0x658796e3,     0x65828626,     0x049db21b,     0x6582bc62,\n+    0x6580b266,     0x65c1b50c,     0x658db013,     0x65c18677,\n+    0x65a010cd,     0x65a8332e,     0x65bb56d6,     0x65b46e23,\n+    0x04405ce4,     0x048476d0,     0x042b32c9,     0x04b033c5,\n+    0x04613176,     0x04da3608,     0x0498248f,     0x041927a8,\n+    0x04c833bc,     0x044a2c49,     0x658720fc,     0x6586363a,\n+    0x65d832a8,     0x048136a5,\n","filename":"test\/hotspot\/gtest\/aarch64\/asmtest.out.h","additions":363,"deletions":357,"binary":false,"changes":720,"status":"modified"}]}