
1 Distancia.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000040c  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000c2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      0000002f  00000000  00000000  0000040c  2**0
                  CONTENTS, READONLY
  3 .stack.descriptors.hdr 0000002a  00000000  00000000  0000043b  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000038  00000000  00000000  00000465  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000c90  00000000  00000000  0000049d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000781  00000000  00000000  0000112d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000003b8  00000000  00000000  000018ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000098  00000000  00000000  00001c68  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000022e  00000000  00000000  00001d00  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000002d9  00000000  00000000  00001f2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000028  00000000  00000000  00002207  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  0000036a  0000036a  000003fe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002230  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .text.hcsr04_read_cm_blocking 000000ae  00000174  00000174  00000208  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.__vector_10 0000007e  00000222  00000222  000002b6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.__vector_13 00000052  000002a0  000002a0  00000334  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.main    000000b2  000000c2  000000c2  00000156  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .bss.ovf_count 00000004  00800100  00800100  0000040c  2**0
                  ALLOC
 19 .bss.done_flag 00000001  00800108  00800108  0000040c  2**0
                  ALLOC
 20 .bss.capturing 00000001  00800109  00800109  0000040c  2**0
                  ALLOC
 21 .bss.icr_end  00000002  00800104  00800104  0000040c  2**0
                  ALLOC
 22 .bss.icr_start 00000002  00800106  00800106  0000040c  2**0
                  ALLOC
 23 .text.libgcc.div 00000044  000002f2  000002f2  00000386  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.libgcc.mul 0000001e  00000336  00000336  000003ca  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.__dummy_fini 00000002  00000372  00000372  00000406  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.__dummy_funcs_on_exit 00000002  00000374  00000374  00000408  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.__dummy_simulator_exit 00000002  00000376  00000376  0000040a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.exit    00000016  00000354  00000354  000003e8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text._Exit   00000004  0000036e  0000036e  00000402  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 37 00 	jmp	0x6e	; 0x6e <__ctors_end>
   4:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
   8:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
   c:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  10:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  14:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  18:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  1c:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  20:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  24:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  28:	0c 94 11 01 	jmp	0x222	; 0x222 <__vector_10>
  2c:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  30:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  34:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__vector_13>
  38:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  3c:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  40:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  44:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  48:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  4c:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  50:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  54:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  58:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  5c:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  60:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>
  64:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__bad_interrupt>

00000068 <.dinit>:
  68:	01 00       	.word	0x0001	; ????
  6a:	01 0a       	sbc	r0, r17
  6c:	80 00       	.word	0x0080	; ????

0000006e <__ctors_end>:
  6e:	11 24       	eor	r1, r1
  70:	1f be       	out	0x3f, r1	; 63
  72:	cf ef       	ldi	r28, 0xFF	; 255
  74:	d8 e0       	ldi	r29, 0x08	; 8
  76:	de bf       	out	0x3e, r29	; 62
  78:	cd bf       	out	0x3d, r28	; 61

0000007a <__do_copy_data>:
  7a:	e8 e6       	ldi	r30, 0x68	; 104
  7c:	f0 e0       	ldi	r31, 0x00	; 0
  7e:	40 e0       	ldi	r20, 0x00	; 0
  80:	17 c0       	rjmp	.+46     	; 0xb0 <__do_clear_bss+0x8>
  82:	b5 91       	lpm	r27, Z+
  84:	a5 91       	lpm	r26, Z+
  86:	35 91       	lpm	r19, Z+
  88:	25 91       	lpm	r18, Z+
  8a:	05 91       	lpm	r16, Z+
  8c:	07 fd       	sbrc	r16, 7
  8e:	0c c0       	rjmp	.+24     	; 0xa8 <__do_clear_bss>
  90:	95 91       	lpm	r25, Z+
  92:	85 91       	lpm	r24, Z+
  94:	ef 01       	movw	r28, r30
  96:	f9 2f       	mov	r31, r25
  98:	e8 2f       	mov	r30, r24
  9a:	05 90       	lpm	r0, Z+
  9c:	0d 92       	st	X+, r0
  9e:	a2 17       	cp	r26, r18
  a0:	b3 07       	cpc	r27, r19
  a2:	d9 f7       	brne	.-10     	; 0x9a <__do_copy_data+0x20>
  a4:	fe 01       	movw	r30, r28
  a6:	04 c0       	rjmp	.+8      	; 0xb0 <__do_clear_bss+0x8>

000000a8 <__do_clear_bss>:
  a8:	1d 92       	st	X+, r1
  aa:	a2 17       	cp	r26, r18
  ac:	b3 07       	cpc	r27, r19
  ae:	e1 f7       	brne	.-8      	; 0xa8 <__do_clear_bss>
  b0:	ed 36       	cpi	r30, 0x6D	; 109
  b2:	f4 07       	cpc	r31, r20
  b4:	31 f7       	brne	.-52     	; 0x82 <__do_copy_data+0x8>
  b6:	0e 94 61 00 	call	0xc2	; 0xc2 <_etext>
  ba:	0c 94 aa 01 	jmp	0x354	; 0x354 <exit>

000000be <_exit>:
  be:	f8 94       	cli

000000c0 <__stop_program>:
  c0:	ff cf       	rjmp	.-2      	; 0xc0 <__stop_program>

Disassembly of section .text:

0000036a <__bad_interrupt>:
 36a:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.hcsr04_read_cm_blocking:

00000174 <hcsr04_read_cm_blocking>:
}

/* Blocking read: returns distance in cm, or 0xFFFF on timeout */
static uint16_t hcsr04_read_cm_blocking(void)
{
	done_flag = 0;
 174:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <done_flag>
	capturing = 0;
 178:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <capturing>
	TCCR1B |= (1 << ICES1);        // rising first
 17c:	e1 e8       	ldi	r30, 0x81	; 129
 17e:	f0 e0       	ldi	r31, 0x00	; 0
 180:	80 81       	ld	r24, Z
 182:	80 64       	ori	r24, 0x40	; 64
 184:	80 83       	st	Z, r24
	TIFR1 = (1 << ICF1) | (1 << TOV1);
 186:	81 e2       	ldi	r24, 0x21	; 33
 188:	86 bb       	out	0x16, r24	; 22
}

/* ------------- HC-SR04 helpers ------------- */
static inline void hcsr04_trigger_10us(void)
{
	TRIG_PORT |= (1 << TRIG_PIN);
 18a:	85 b1       	in	r24, 0x05	; 5
 18c:	82 60       	ori	r24, 0x02	; 2
 18e:	85 b9       	out	0x05, r24	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 190:	80 e4       	ldi	r24, 0x40	; 64
 192:	8a 95       	dec	r24
 194:	f1 f7       	brne	.-4      	; 0x192 <hcsr04_read_cm_blocking+0x1e>
	_delay_us(12);
	TRIG_PORT &= ~(1 << TRIG_PIN);
 196:	85 b1       	in	r24, 0x05	; 5
 198:	8d 7f       	andi	r24, 0xFD	; 253
 19a:	85 b9       	out	0x05, r24	; 5
	TIFR1 = (1 << ICF1) | (1 << TOV1);

	hcsr04_trigger_10us();

	// ~40 ms timeout window
	uint16_t wait_us = 40000;
 19c:	80 e4       	ldi	r24, 0x40	; 64
 19e:	9c e9       	ldi	r25, 0x9C	; 156
	while (!done_flag && wait_us--) _delay_us(1);
 1a0:	05 c0       	rjmp	.+10     	; 0x1ac <hcsr04_read_cm_blocking+0x38>
 1a2:	85 e0       	ldi	r24, 0x05	; 5
 1a4:	8a 95       	dec	r24
 1a6:	f1 f7       	brne	.-4      	; 0x1a4 <hcsr04_read_cm_blocking+0x30>
 1a8:	00 00       	nop
 1aa:	c9 01       	movw	r24, r18
 1ac:	20 91 08 01 	lds	r18, 0x0108	; 0x800108 <done_flag>
 1b0:	21 11       	cpse	r18, r1
 1b2:	05 c0       	rjmp	.+10     	; 0x1be <hcsr04_read_cm_blocking+0x4a>
 1b4:	9c 01       	movw	r18, r24
 1b6:	21 50       	subi	r18, 0x01	; 1
 1b8:	31 09       	sbc	r19, r1
 1ba:	89 2b       	or	r24, r25
 1bc:	91 f7       	brne	.-28     	; 0x1a2 <hcsr04_read_cm_blocking+0x2e>
	if (!done_flag) return 0xFFFF;
 1be:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <done_flag>
 1c2:	88 23       	and	r24, r24
 1c4:	59 f1       	breq	.+86     	; 0x21c <hcsr04_read_cm_blocking+0xa8>

	// ticks = (end - start) + 65536*overflows
	uint32_t ticks = (uint32_t)ovf_count * 65536UL + (uint16_t)(icr_end - icr_start);
 1c6:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 1ca:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 1ce:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
 1d2:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
 1d6:	dc 01       	movw	r26, r24
 1d8:	99 27       	eor	r25, r25
 1da:	88 27       	eor	r24, r24
 1dc:	20 91 04 01 	lds	r18, 0x0104	; 0x800104 <icr_end>
 1e0:	30 91 05 01 	lds	r19, 0x0105	; 0x800105 <icr_end+0x1>
 1e4:	40 91 06 01 	lds	r20, 0x0106	; 0x800106 <icr_start>
 1e8:	50 91 07 01 	lds	r21, 0x0107	; 0x800107 <icr_start+0x1>
 1ec:	24 1b       	sub	r18, r20
 1ee:	35 0b       	sbc	r19, r21
 1f0:	82 0f       	add	r24, r18
 1f2:	93 1f       	adc	r25, r19
 1f4:	a1 1d       	adc	r26, r1
 1f6:	b1 1d       	adc	r27, r1

	// 0.5 us per tick -> t_us = ticks/2
	uint32_t t_us = ticks >> 1;
 1f8:	b6 95       	lsr	r27
 1fa:	a7 95       	ror	r26
 1fc:	97 95       	ror	r25
 1fe:	87 95       	ror	r24

	// distance_cm ? t_us / 58 (rounded)
	return (uint16_t)((t_us + 29U) / 58U);
 200:	bc 01       	movw	r22, r24
 202:	cd 01       	movw	r24, r26
 204:	63 5e       	subi	r22, 0xE3	; 227
 206:	7f 4f       	sbci	r23, 0xFF	; 255
 208:	8f 4f       	sbci	r24, 0xFF	; 255
 20a:	9f 4f       	sbci	r25, 0xFF	; 255
 20c:	2a e3       	ldi	r18, 0x3A	; 58
 20e:	30 e0       	ldi	r19, 0x00	; 0
 210:	40 e0       	ldi	r20, 0x00	; 0
 212:	50 e0       	ldi	r21, 0x00	; 0
 214:	0e 94 79 01 	call	0x2f2	; 0x2f2 <__udivmodsi4>
 218:	c9 01       	movw	r24, r18
 21a:	08 95       	ret
	hcsr04_trigger_10us();

	// ~40 ms timeout window
	uint16_t wait_us = 40000;
	while (!done_flag && wait_us--) _delay_us(1);
	if (!done_flag) return 0xFFFF;
 21c:	8f ef       	ldi	r24, 0xFF	; 255
 21e:	9f ef       	ldi	r25, 0xFF	; 255
	// 0.5 us per tick -> t_us = ticks/2
	uint32_t t_us = ticks >> 1;

	// distance_cm ? t_us / 58 (rounded)
	return (uint16_t)((t_us + 29U) / 58U);
}
 220:	08 95       	ret

Disassembly of section .text.__vector_10:

00000222 <__vector_10>:
static volatile uint8_t  done_flag = 0;
static volatile uint32_t ovf_count = 0;

/* ------------- Timer1 / ICP1 ISRs ------------- */
ISR(TIMER1_CAPT_vect)
{
 222:	1f 92       	push	r1
 224:	0f 92       	push	r0
 226:	0f b6       	in	r0, 0x3f	; 63
 228:	0f 92       	push	r0
 22a:	11 24       	eor	r1, r1
 22c:	2f 93       	push	r18
 22e:	8f 93       	push	r24
 230:	9f 93       	push	r25
 232:	ef 93       	push	r30
 234:	ff 93       	push	r31
	uint16_t icr = ICR1;
 236:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
 23a:	90 91 87 00 	lds	r25, 0x0087	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>

	if (!capturing) {
 23e:	20 91 09 01 	lds	r18, 0x0109	; 0x800109 <capturing>
 242:	21 11       	cpse	r18, r1
 244:	15 c0       	rjmp	.+42     	; 0x270 <__vector_10+0x4e>
		icr_start = icr;
 246:	90 93 07 01 	sts	0x0107, r25	; 0x800107 <icr_start+0x1>
 24a:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <icr_start>
		ovf_count = 0;
 24e:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
 252:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 256:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
 25a:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
		capturing = 1;
 25e:	81 e0       	ldi	r24, 0x01	; 1
 260:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <capturing>
		TCCR1B &= ~(1 << ICES1);     // next: falling edge
 264:	e1 e8       	ldi	r30, 0x81	; 129
 266:	f0 e0       	ldi	r31, 0x00	; 0
 268:	80 81       	ld	r24, Z
 26a:	8f 7b       	andi	r24, 0xBF	; 191
 26c:	80 83       	st	Z, r24
 26e:	0e c0       	rjmp	.+28     	; 0x28c <__vector_10+0x6a>
		} else {
		icr_end = icr;
 270:	90 93 05 01 	sts	0x0105, r25	; 0x800105 <icr_end+0x1>
 274:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <icr_end>
		capturing = 0;
 278:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <capturing>
		done_flag = 1;
 27c:	81 e0       	ldi	r24, 0x01	; 1
 27e:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <done_flag>
		TCCR1B |= (1 << ICES1);      // re-arm for rising
 282:	e1 e8       	ldi	r30, 0x81	; 129
 284:	f0 e0       	ldi	r31, 0x00	; 0
 286:	80 81       	ld	r24, Z
 288:	80 64       	ori	r24, 0x40	; 64
 28a:	80 83       	st	Z, r24
	}
}
 28c:	ff 91       	pop	r31
 28e:	ef 91       	pop	r30
 290:	9f 91       	pop	r25
 292:	8f 91       	pop	r24
 294:	2f 91       	pop	r18
 296:	0f 90       	pop	r0
 298:	0f be       	out	0x3f, r0	; 63
 29a:	0f 90       	pop	r0
 29c:	1f 90       	pop	r1
 29e:	18 95       	reti

Disassembly of section .text.__vector_13:

000002a0 <__vector_13>:

ISR(TIMER1_OVF_vect)
{
 2a0:	1f 92       	push	r1
 2a2:	0f 92       	push	r0
 2a4:	0f b6       	in	r0, 0x3f	; 63
 2a6:	0f 92       	push	r0
 2a8:	11 24       	eor	r1, r1
 2aa:	8f 93       	push	r24
 2ac:	9f 93       	push	r25
 2ae:	af 93       	push	r26
 2b0:	bf 93       	push	r27
	if (capturing) ovf_count++;
 2b2:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <capturing>
 2b6:	88 23       	and	r24, r24
 2b8:	99 f0       	breq	.+38     	; 0x2e0 <__vector_13+0x40>
 2ba:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 2be:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 2c2:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
 2c6:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
 2ca:	01 96       	adiw	r24, 0x01	; 1
 2cc:	a1 1d       	adc	r26, r1
 2ce:	b1 1d       	adc	r27, r1
 2d0:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 2d4:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 2d8:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
 2dc:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
}
 2e0:	bf 91       	pop	r27
 2e2:	af 91       	pop	r26
 2e4:	9f 91       	pop	r25
 2e6:	8f 91       	pop	r24
 2e8:	0f 90       	pop	r0
 2ea:	0f be       	out	0x3f, r0	; 63
 2ec:	0f 90       	pop	r0
 2ee:	1f 90       	pop	r1
 2f0:	18 95       	reti

Disassembly of section .text.main:

000000c2 <main>:
}

static inline void hcsr04_init(void)
{
	// TRIG as output low
	TRIG_DDR  |=  (1 << TRIG_PIN);
  c2:	84 b1       	in	r24, 0x04	; 4
  c4:	82 60       	ori	r24, 0x02	; 2
  c6:	84 b9       	out	0x04, r24	; 4
	TRIG_PORT &= ~(1 << TRIG_PIN);
  c8:	85 b1       	in	r24, 0x05	; 5
  ca:	8d 7f       	andi	r24, 0xFD	; 253
  cc:	85 b9       	out	0x05, r24	; 5

	// ECHO (ICP1) as input
	ECHO_DDR  &= ~(1 << ECHO_PIN);
  ce:	84 b1       	in	r24, 0x04	; 4
  d0:	8e 7f       	andi	r24, 0xFE	; 254
  d2:	84 b9       	out	0x04, r24	; 4

	// ---- Timer1: input capture timebase ----
	TCCR1A = 0;
  d4:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
	// ICNC1=1 (noise cancel), ICES1=1 (rising first), CS11=1 (prescaler /8 -> 0.5 us/tick)
	TCCR1B = (1 << ICNC1) | (1 << ICES1) | (1 << CS11);
  d8:	82 ec       	ldi	r24, 0xC2	; 194
  da:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
	TCCR1C = 0;
  de:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7f8082>

	// Clear pending flags
	TIFR1 = (1 << ICF1) | (1 << TOV1);
  e2:	81 e2       	ldi	r24, 0x21	; 33
  e4:	86 bb       	out	0x16, r24	; 22

	// Enable interrupts
	TIMSK1 = (1 << ICIE1) | (1 << TOIE1);
  e6:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>

	sei();
  ea:	78 94       	sei
}

/* ------------- Timer0 PWM on OC0A (PD6) ------------- */
static inline void pwm_init_timer0_oc0a(void)
{
	LED_DDR |= (1 << LED_PIN);   // PD6 as output
  ec:	8a b1       	in	r24, 0x0a	; 10
  ee:	80 64       	ori	r24, 0x40	; 64
  f0:	8a b9       	out	0x0a, r24	; 10

	// Fast PWM, TOP=0xFF; non-inverting on OC0A
	// COM0A1=1, WGM01=1, WGM00=1
	TCCR0A = (1 << COM0A1) | (1 << WGM01) | (1 << WGM00);
  f2:	83 e8       	ldi	r24, 0x83	; 131
  f4:	84 bd       	out	0x24, r24	; 36

	// Prescaler /64 -> ~976 Hz PWM (quiet, flicker-free)
	// CS01=1, CS00=1
	TCCR0B = (1 << CS01) | (1 << CS00);
  f6:	83 e0       	ldi	r24, 0x03	; 3
  f8:	85 bd       	out	0x25, r24	; 37

	OCR0A = 0; // start off
  fa:	17 bc       	out	0x27, r1	; 39
{
	hcsr04_init();
	pwm_init_timer0_oc0a();

	// Optional: simple slew to reduce visible flicker
	uint8_t duty = 0;
  fc:	c0 e0       	ldi	r28, 0x00	; 0

	for (;;) {	
		uint16_t d_cm = hcsr04_read_cm_blocking();
  fe:	0e 94 ba 00 	call	0x174	; 0x174 <hcsr04_read_cm_blocking>
}

/* Map distance [MIN_CM..MAX_CM] -> duty [255..0] (close = bright) */
static inline uint8_t map_cm_to_duty(uint16_t cm)
{
	if (cm == 0xFFFF) return 0;  // no echo -> LED off
 102:	8f 3f       	cpi	r24, 0xFF	; 255
 104:	2f ef       	ldi	r18, 0xFF	; 255
 106:	92 07       	cpc	r25, r18
 108:	c9 f0       	breq	.+50     	; 0x13c <main+0x7a>

	const uint16_t MIN_CM = 5;     // clamp near limit
	const uint16_t MAX_CM = 200;   // far limit

	if (cm <= MIN_CM) return 255;
 10a:	86 30       	cpi	r24, 0x06	; 6
 10c:	91 05       	cpc	r25, r1
 10e:	c0 f0       	brcs	.+48     	; 0x140 <main+0x7e>
	if (cm >= MAX_CM) return 0;
 110:	88 3c       	cpi	r24, 0xC8	; 200
 112:	91 05       	cpc	r25, r1
 114:	b8 f4       	brcc	.+46     	; 0x144 <main+0x82>

	uint32_t span = (uint32_t)(MAX_CM - MIN_CM);
	uint32_t val  = (uint32_t)(MAX_CM - cm); // invert so close -> big value
 116:	28 ec       	ldi	r18, 0xC8	; 200
 118:	30 e0       	ldi	r19, 0x00	; 0
 11a:	28 1b       	sub	r18, r24
 11c:	39 0b       	sbc	r19, r25
	uint32_t duty = (val * 255U + (span / 2)) / span; // round
 11e:	af ef       	ldi	r26, 0xFF	; 255
 120:	b0 e0       	ldi	r27, 0x00	; 0
 122:	0e 94 9b 01 	call	0x336	; 0x336 <__umulhisi3>
 126:	6f 59       	subi	r22, 0x9F	; 159
 128:	7f 4f       	sbci	r23, 0xFF	; 255
 12a:	8f 4f       	sbci	r24, 0xFF	; 255
 12c:	9f 4f       	sbci	r25, 0xFF	; 255
 12e:	23 ec       	ldi	r18, 0xC3	; 195
 130:	30 e0       	ldi	r19, 0x00	; 0
 132:	40 e0       	ldi	r20, 0x00	; 0
 134:	50 e0       	ldi	r21, 0x00	; 0
 136:	0e 94 79 01 	call	0x2f2	; 0x2f2 <__udivmodsi4>
 13a:	05 c0       	rjmp	.+10     	; 0x146 <main+0x84>
}

/* Map distance [MIN_CM..MAX_CM] -> duty [255..0] (close = bright) */
static inline uint8_t map_cm_to_duty(uint16_t cm)
{
	if (cm == 0xFFFF) return 0;  // no echo -> LED off
 13c:	20 e0       	ldi	r18, 0x00	; 0
 13e:	03 c0       	rjmp	.+6      	; 0x146 <main+0x84>

	const uint16_t MIN_CM = 5;     // clamp near limit
	const uint16_t MAX_CM = 200;   // far limit

	if (cm <= MIN_CM) return 255;
 140:	2f ef       	ldi	r18, 0xFF	; 255
 142:	01 c0       	rjmp	.+2      	; 0x146 <main+0x84>
	if (cm >= MAX_CM) return 0;
 144:	20 e0       	ldi	r18, 0x00	; 0

	for (;;) {	
		uint16_t d_cm = hcsr04_read_cm_blocking();
		uint8_t target = map_cm_to_duty(d_cm);

		duty += (target-duty)/4;
 146:	30 e0       	ldi	r19, 0x00	; 0
 148:	2c 1b       	sub	r18, r28
 14a:	31 09       	sbc	r19, r1
 14c:	c9 01       	movw	r24, r18
 14e:	99 23       	and	r25, r25
 150:	0c f4       	brge	.+2      	; 0x154 <main+0x92>
 152:	03 96       	adiw	r24, 0x03	; 3
 154:	95 95       	asr	r25
 156:	87 95       	ror	r24
 158:	95 95       	asr	r25
 15a:	87 95       	ror	r24
 15c:	c8 0f       	add	r28, r24
		
		OCR0A = duty;
 15e:	c7 bd       	out	0x27, r28	; 39
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 160:	8f ef       	ldi	r24, 0xFF	; 255
 162:	9a e6       	ldi	r25, 0x6A	; 106
 164:	23 e0       	ldi	r18, 0x03	; 3
 166:	81 50       	subi	r24, 0x01	; 1
 168:	90 40       	sbci	r25, 0x00	; 0
 16a:	20 40       	sbci	r18, 0x00	; 0
 16c:	e1 f7       	brne	.-8      	; 0x166 <main+0xa4>
 16e:	00 c0       	rjmp	.+0      	; 0x170 <main+0xae>
 170:	00 00       	nop
 172:	c5 cf       	rjmp	.-118    	; 0xfe <main+0x3c>

Disassembly of section .text.libgcc.div:

000002f2 <__udivmodsi4>:
 2f2:	a1 e2       	ldi	r26, 0x21	; 33
 2f4:	1a 2e       	mov	r1, r26
 2f6:	aa 1b       	sub	r26, r26
 2f8:	bb 1b       	sub	r27, r27
 2fa:	fd 01       	movw	r30, r26
 2fc:	0d c0       	rjmp	.+26     	; 0x318 <__udivmodsi4_ep>

000002fe <__udivmodsi4_loop>:
 2fe:	aa 1f       	adc	r26, r26
 300:	bb 1f       	adc	r27, r27
 302:	ee 1f       	adc	r30, r30
 304:	ff 1f       	adc	r31, r31
 306:	a2 17       	cp	r26, r18
 308:	b3 07       	cpc	r27, r19
 30a:	e4 07       	cpc	r30, r20
 30c:	f5 07       	cpc	r31, r21
 30e:	20 f0       	brcs	.+8      	; 0x318 <__udivmodsi4_ep>
 310:	a2 1b       	sub	r26, r18
 312:	b3 0b       	sbc	r27, r19
 314:	e4 0b       	sbc	r30, r20
 316:	f5 0b       	sbc	r31, r21

00000318 <__udivmodsi4_ep>:
 318:	66 1f       	adc	r22, r22
 31a:	77 1f       	adc	r23, r23
 31c:	88 1f       	adc	r24, r24
 31e:	99 1f       	adc	r25, r25
 320:	1a 94       	dec	r1
 322:	69 f7       	brne	.-38     	; 0x2fe <__udivmodsi4_loop>
 324:	60 95       	com	r22
 326:	70 95       	com	r23
 328:	80 95       	com	r24
 32a:	90 95       	com	r25
 32c:	9b 01       	movw	r18, r22
 32e:	ac 01       	movw	r20, r24
 330:	bd 01       	movw	r22, r26
 332:	cf 01       	movw	r24, r30
 334:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00000336 <__umulhisi3>:
 336:	a2 9f       	mul	r26, r18
 338:	b0 01       	movw	r22, r0
 33a:	b3 9f       	mul	r27, r19
 33c:	c0 01       	movw	r24, r0
 33e:	a3 9f       	mul	r26, r19
 340:	70 0d       	add	r23, r0
 342:	81 1d       	adc	r24, r1
 344:	11 24       	eor	r1, r1
 346:	91 1d       	adc	r25, r1
 348:	b2 9f       	mul	r27, r18
 34a:	70 0d       	add	r23, r0
 34c:	81 1d       	adc	r24, r1
 34e:	11 24       	eor	r1, r1
 350:	91 1d       	adc	r25, r1
 352:	08 95       	ret

Disassembly of section .text.__dummy_fini:

00000372 <_fini>:
 372:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00000374 <__funcs_on_exit>:
 374:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00000376 <__simulator_exit>:
 376:	08 95       	ret

Disassembly of section .text.exit:

00000354 <exit>:
 354:	ec 01       	movw	r28, r24
 356:	0e 94 ba 01 	call	0x374	; 0x374 <__funcs_on_exit>
 35a:	0e 94 b9 01 	call	0x372	; 0x372 <_fini>
 35e:	ce 01       	movw	r24, r28
 360:	0e 94 bb 01 	call	0x376	; 0x376 <__simulator_exit>
 364:	ce 01       	movw	r24, r28
 366:	0e 94 b7 01 	call	0x36e	; 0x36e <_Exit>

Disassembly of section .text._Exit:

0000036e <_Exit>:
 36e:	0e 94 5f 00 	call	0xbe	; 0xbe <_exit>
