GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp'
Analyzing included file 'dphy_define.v'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":870)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":870)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX_TOP.v'
Analyzing included file 'dphy_define.v'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX_TOP.v":19)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX_TOP.v'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX_TOP.v":19)
Compiling module 'MIPI_TX_Advance_Top'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX_TOP.v":22)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
WARN  (EX1998) : Net '**' does not have a driver("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
NOTE  (EX0101) : Current top module is "MIPI_TX_Advance_Top"
WARN  (EX0211) : The output port "dout_p[3]" of module "~oserx4x8.MIPI_TX_Advance_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
WARN  (EX0211) : The output port "dout_p[2]" of module "~oserx4x8.MIPI_TX_Advance_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
WARN  (EX0211) : The output port "dout_n[3]" of module "~oserx4x8.MIPI_TX_Advance_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
WARN  (EX0211) : The output port "dout_n[2]" of module "~oserx4x8.MIPI_TX_Advance_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
WARN  (NL0001) : Sweep user defined dangling instance "DPHY_TX_INST/u_oserx4x8/LUT4_1"("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
WARN  (NL0001) : Sweep user defined dangling instance "DPHY_TX_INST/u_oserx4x8/LUT4_0"("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_TX_Advance\data\DPHY_TX.vp":0)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\lab162\Desktop\blinkTest\src\mipi_tx_advance\temp\MIPI_Tx_Advance\mipi_tx_advance.vg" completed
Generate template file "C:\Users\lab162\Desktop\blinkTest\src\mipi_tx_advance\temp\MIPI_Tx_Advance\mipi_tx_advance_tmp.v" completed
[100%] Generate report file "C:\Users\lab162\Desktop\blinkTest\src\mipi_tx_advance\temp\MIPI_Tx_Advance\mipi_tx_advance_syn.rpt.html" completed
GowinSynthesis finish
