--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/ISE71/bin/nt/trce.exe -ise
f:\pt8612\vhdl\xilinx\test_virtex2\riotest\RIOtest.ise -intstyle ise -e 3 -l 3
-s 5 -xml top top.ncd -o top.twr top.pcf


Design file:              top.ncd
Physical constraint file: top.pcf
Device,speed:             xc2vp20,-5 (PRODUCTION 1.91 2005-07-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock rio_clk_1485_n_i
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
zreset_i    |    5.011(R)|   -2.906(R)|TP2_o_OBUF        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock rio_clk_1485_p_i
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
zreset_i    |    5.020(R)|   -2.915(R)|TP2_o_OBUF        |   0.000|
------------+------------+------------+------------------+--------+

Clock rio_clk_1485_n_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
TP3_o       |   12.050(R)|TP2_o_OBUF        |   0.000|
TP4_o       |   11.622(R)|TP2_o_OBUF        |   0.000|
------------+------------+------------------+--------+

Clock rio_clk_1485_p_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
TP3_o       |   12.041(R)|TP2_o_OBUF        |   0.000|
TP4_o       |   11.613(R)|TP2_o_OBUF        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_1485_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1485_n_i   |    1.273|         |         |         |
clk_1485_p_i   |    1.273|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_1485_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1485_n_i   |    1.273|         |         |         |
clk_1485_p_i   |    1.273|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rio_clk_1485_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1485_n_i   |    4.763|         |         |         |
clk_1485_p_i   |    4.763|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rio_clk_1485_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1485_n_i   |    4.763|         |         |         |
clk_1485_p_i   |    4.763|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
----------------+---------------+---------+
Source Pad      |Destination Pad|  Delay  |
----------------+---------------+---------+
rio_clk_1485_n_i|TP1_o          |    7.025|
rio_clk_1485_n_i|TP2_o          |    9.123|
rio_clk_1485_p_i|TP1_o          |    7.016|
rio_clk_1485_p_i|TP2_o          |    9.114|
----------------+---------------+---------+

Analysis completed Mon Nov 28 09:11:51 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 122 MB
