{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557239261824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557239261828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:57:41 2019 " "Processing started: Tue May 07 19:57:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557239261828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239261828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239261828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557239262768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557239262768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behave " "Found design unit 1: top_level-behave" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277320 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_rf_sched.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs_rf_sched.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS_RF_Sched-behave " "Found design unit 1: RS_RF_Sched-behave" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277328 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS_RF_Sched " "Found entity 1: RS_RF_Sched" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rob.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rob-behave " "Found design unit 1: rob-behave" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/rob.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277336 ""} { "Info" "ISGN_ENTITY_NAME" "1 rob " "Found entity 1: rob" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/rob.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_tag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_tag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_tag-behave " "Found design unit 1: RF_tag-behave" {  } { { "RF_tag.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_tag.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277348 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_tag " "Found entity 1: RF_tag" {  } { { "RF_tag.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_tag.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_busybit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_busybit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_busybit-behave " "Found design unit 1: RF_busybit-behave" {  } { { "RF_busybit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_busybit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277356 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_busybit " "Found entity 1: RF_busybit" {  } { { "RF_busybit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_busybit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behave " "Found design unit 1: RF-behave" {  } { { "RF.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277364 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myRegister-behave " "Found design unit 1: myRegister-behave" {  } { { "register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277372 ""} { "Info" "ISGN_ENTITY_NAME" "1 myRegister " "Found entity 1: myRegister" {  } { { "register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-syn " "Found design unit 1: ram-syn" {  } { { "ram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277376 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen32bitwith2output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen32bitwith2output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen32bitwith2output-behave " "Found design unit 1: pen32bitwith2output-behave" {  } { { "pen32bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bitwith2output.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277384 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen32bitwith2output " "Found entity 1: pen32bitwith2output" {  } { { "pen32bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bitwith2output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen32bit-behave " "Found design unit 1: pen32bit-behave" {  } { { "pen32bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277392 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen32bit " "Found entity 1: pen32bit" {  } { { "pen32bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen16bitwith2output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen16bitwith2output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen16bitwith2output-behave " "Found design unit 1: pen16bitwith2output-behave" {  } { { "pen16bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bitwith2output.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277400 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen16bitwith2output " "Found entity 1: pen16bitwith2output" {  } { { "pen16bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bitwith2output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen16bit-behave " "Found design unit 1: pen16bit-behave" {  } { { "pen16bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277408 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen16bit " "Found entity 1: pen16bit" {  } { { "pen16bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux9_16-data " "Found design unit 1: mux9_16-data" {  } { { "mux9_16.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/mux9_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277412 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux9_16 " "Found entity 1: mux9_16" {  } { { "mux9_16.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/mux9_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ls_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_p-behave " "Found design unit 1: ls_p-behave" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277420 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls_p " "Found entity 1: ls_p" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFetch-behave " "Found design unit 1: IFetch-behave" {  } { { "IFetch.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277428 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFetch " "Found entity 1: IFetch" {  } { { "IFetch.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID-behave " "Found design unit 1: ID-behave" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277436 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Struct " "Found design unit 1: FullAdder-Struct" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/FullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277444 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/FullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram-syn " "Found design unit 1: dram-syn" {  } { { "dram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/dram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277448 ""} { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "dram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/dram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-Struct " "Found design unit 1: comp-Struct" {  } { { "comp.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/comp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277456 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/comp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_register-behave " "Found design unit 1: bit_register-behave" {  } { { "bit_register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/bit_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277460 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_register " "Found entity 1: bit_register" {  } { { "bit_register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/bit_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_p-behave " "Found design unit 1: alu_p-behave" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277468 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_p " "Found entity 1: alu_p" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "alu.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277472 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add5-Struct " "Found design unit 1: Add5-Struct" {  } { { "add5.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277480 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add5 " "Found entity 1: Add5" {  } { { "add5.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add2-Struct " "Found design unit 1: add2-Struct" {  } { { "add2.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277488 ""} { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "add2.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-Struct " "Found design unit 1: add1-Struct" {  } { { "add1.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277492 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add-Struct " "Found design unit 1: Add-Struct" {  } { { "add.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277500 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "add.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557239277500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239277500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557239277596 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused3 top_level.vhd(337) " "Verilog HDL or VHDL warning at top_level.vhd(337): object \"unused3\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277604 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused4 top_level.vhd(337) " "Verilog HDL or VHDL warning at top_level.vhd(337): object \"unused4\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277604 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused5 top_level.vhd(366) " "Verilog HDL or VHDL warning at top_level.vhd(366): object \"unused5\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277604 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused6 top_level.vhd(366) " "Verilog HDL or VHDL warning at top_level.vhd(366): object \"unused6\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277604 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rob_full top_level.vhd(369) " "Verilog HDL or VHDL warning at top_level.vhd(369): object \"rob_full\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277604 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused top_level.vhd(370) " "Verilog HDL or VHDL warning at top_level.vhd(370): object \"unused\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277604 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused2 top_level.vhd(370) " "Verilog HDL or VHDL warning at top_level.vhd(370): object \"unused2\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277604 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram dram:DRAM_INST " "Elaborating entity \"dram\" for hierarchy \"dram:DRAM_INST\"" {  } { { "top_level.vhd" "DRAM_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFetch IFetch:IFETCH_INST " "Elaborating entity \"IFetch\" for hierarchy \"IFetch:IFETCH_INST\"" {  } { { "top_level.vhd" "IFETCH_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister IFetch:IFETCH_INST\|myRegister:PC " "Elaborating entity \"myRegister\" for hierarchy \"IFetch:IFETCH_INST\|myRegister:PC\"" {  } { { "IFetch.vhd" "PC" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 IFetch:IFETCH_INST\|add2:ADDER1 " "Elaborating entity \"add2\" for hierarchy \"IFetch:IFETCH_INST\|add2:ADDER1\"" {  } { { "IFetch.vhd" "ADDER1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out add2.vhd(21) " "Verilog HDL or VHDL warning at add2.vhd(21): object \"c_out\" assigned a value but never read" {  } { { "add2.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277632 "|top_level|IFetch:IFETCH_INST|add2:ADDER1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1 " "Elaborating entity \"Add\" for hierarchy \"IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1\"" {  } { { "add2.vhd" "A1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1\|FullAdder:F0 " "Elaborating entity \"FullAdder\" for hierarchy \"IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1\|FullAdder:F0\"" {  } { { "add.vhd" "F0" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 IFetch:IFETCH_INST\|add1:PC_PLUS1 " "Elaborating entity \"add1\" for hierarchy \"IFetch:IFETCH_INST\|add1:PC_PLUS1\"" {  } { { "IFetch.vhd" "PC_PLUS1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out add1.vhd(21) " "Verilog HDL or VHDL warning at add1.vhd(21): object \"c_out\" assigned a value but never read" {  } { { "add1.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add1.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277672 "|top_level|IFetch:IFETCH_INST|add1:PC_PLUS1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram IFetch:IFETCH_INST\|ram:IMEM " "Elaborating entity \"ram\" for hierarchy \"IFetch:IFETCH_INST\|ram:IMEM\"" {  } { { "IFetch.vhd" "IMEM" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_register IFetch:IFETCH_INST\|bit_register:RA1_INV " "Elaborating entity \"bit_register\" for hierarchy \"IFetch:IFETCH_INST\|bit_register:RA1_INV\"" {  } { { "IFetch.vhd" "RA1_INV" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux9_16 IFetch:IFETCH_INST\|mux9_16:MUX2 " "Elaborating entity \"mux9_16\" for hierarchy \"IFetch:IFETCH_INST\|mux9_16:MUX2\"" {  } { { "IFetch.vhd" "MUX2" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_RF_Sched RS_RF_Sched:RS_RRF_SCHED_INST " "Elaborating entity \"RS_RF_Sched\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\"" {  } { { "top_level.vhd" "RS_RRF_SCHED_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277766 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_tag_minus2_carry RS_RF_Sched.vhd(94) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(94): object \"store_tag_minus2_carry\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277798 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_tag_minus1_carry RS_RF_Sched.vhd(94) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(94): object \"store_tag_minus1_carry\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277798 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pennext_twoallotted_rs RS_RF_Sched.vhd(96) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(96): object \"pennext_twoallotted_rs\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277798 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pennext_oneallotted_rs RS_RF_Sched.vhd(96) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(96): object \"pennext_oneallotted_rs\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239277798 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RRF:0:rrf_P_file " "Elaborating entity \"myRegister\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RRF:0:rrf_P_file\"" {  } { { "RS_RF_Sched.vhd" "\\RRF:0:rrf_P_file" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RS:0:RS_DEST_RR_TAG " "Elaborating entity \"myRegister\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RS:0:RS_DEST_RR_TAG\"" {  } { { "RS_RF_Sched.vhd" "\\RS:0:RS_DEST_RR_TAG" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239277954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen16bitwith2output RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES " "Elaborating entity \"pen16bitwith2output\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES\"" {  } { { "RS_RF_Sched.vhd" "TWO_FREE_ENTRIES" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239278251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen16bit RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES\|pen16bit:pen1 " "Elaborating entity \"pen16bit\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES\|pen16bit:pen1\"" {  } { { "pen16bitwith2output.vhd" "pen1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bitwith2output.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239278251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_p alu_p:ALU_P_INST " "Elaborating entity \"alu_p\" for hierarchy \"alu_p:ALU_P_INST\"" {  } { { "top_level.vhd" "ALU_P_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239279121 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_carrytagout alu_p.vhd(61) " "Verilog HDL or VHDL warning at alu_p.vhd(61): object \"rb_carrytagout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279125 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_zerotagout alu_p.vhd(61) " "Verilog HDL or VHDL warning at alu_p.vhd(61): object \"rb_zerotagout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279125 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_spectagout alu_p.vhd(62) " "Verilog HDL or VHDL warning at alu_p.vhd(62): object \"rb_spectagout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279125 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbdestr7out alu_p.vhd(63) " "Verilog HDL or VHDL warning at alu_p.vhd(63): object \"rbdestr7out\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279125 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_carryreadyout alu_p.vhd(63) " "Verilog HDL or VHDL warning at alu_p.vhd(63): object \"rb_carryreadyout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279125 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_zeroreadyout alu_p.vhd(63) " "Verilog HDL or VHDL warning at alu_p.vhd(63): object \"rb_zeroreadyout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279125 "|top_level|alu_p:ALU_P_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister alu_p:ALU_P_INST\|myRegister:R_B_SPECTAG " "Elaborating entity \"myRegister\" for hierarchy \"alu_p:ALU_P_INST\|myRegister:R_B_SPECTAG\"" {  } { { "alu_p.vhd" "R_B_SPECTAG" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239279137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp alu_p:ALU_P_INST\|comp:ALU_COMP " "Elaborating entity \"comp\" for hierarchy \"alu_p:ALU_P_INST\|comp:ALU_COMP\"" {  } { { "alu_p.vhd" "ALU_COMP" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239279185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_p ls_p:LS_P_INST " "Elaborating entity \"ls_p\" for hierarchy \"ls_p:LS_P_INST\"" {  } { { "top_level.vhd" "LS_P_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239279189 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_write_en ls_p.vhd(22) " "VHDL Signal Declaration warning at ls_p.vhd(22): used implicit default value for signal \"mem_write_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557239279189 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_carrytagout ls_p.vhd(56) " "Verilog HDL or VHDL warning at ls_p.vhd(56): object \"rc_carrytagout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279189 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_zerotagout ls_p.vhd(56) " "Verilog HDL or VHDL warning at ls_p.vhd(56): object \"rc_zerotagout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279189 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_spectagout ls_p.vhd(57) " "Verilog HDL or VHDL warning at ls_p.vhd(57): object \"rc_spectagout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279189 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_carryout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_carryout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279189 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_zeroout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_zeroout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279189 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_carryreadyout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_carryreadyout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279189 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_zeroreadyout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_zeroreadyout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279189 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_c ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"unused_c\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279189 "|top_level|ls_p:LS_P_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:ARF_INST " "Elaborating entity \"RF\" for hierarchy \"RF:ARF_INST\"" {  } { { "top_level.vhd" "ARF_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239279237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_tag RF_tag:ARF_TAG_INST " "Elaborating entity \"RF_tag\" for hierarchy \"RF_tag:ARF_TAG_INST\"" {  } { { "top_level.vhd" "ARF_TAG_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239279249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_busybit RF_busybit:ARF_BUSY_INST " "Elaborating entity \"RF_busybit\" for hierarchy \"RF_busybit:ARF_BUSY_INST\"" {  } { { "top_level.vhd" "ARF_BUSY_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239279261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:ID_INST " "Elaborating entity \"ID\" for hierarchy \"ID:ID_INST\"" {  } { { "top_level.vhd" "ID_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239279289 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_rs_out1 ID.vhd(30) " "VHDL Signal Declaration warning at ID.vhd(30): used implicit default value for signal \"spec_tag_rs_out1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_rs_out2 ID.vhd(30) " "VHDL Signal Declaration warning at ID.vhd(30): used implicit default value for signal \"spec_tag_rs_out2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_adder2out ID.vhd(117) " "Verilog HDL or VHDL warning at ID.vhd(117): object \"c_adder2out\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_adder3out ID.vhd(117) " "Verilog HDL or VHDL warning at ID.vhd(117): object \"c_adder3out\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_reg_en ID.vhd(118) " "VHDL Signal Declaration warning at ID.vhd(118): used implicit default value for signal \"spec_tag_reg_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_reg_in ID.vhd(120) " "VHDL Signal Declaration warning at ID.vhd(120): used implicit default value for signal \"spec_tag_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spec_tag_reg_out ID.vhd(120) " "Verilog HDL or VHDL warning at ID.vhd(120): object \"spec_tag_reg_out\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag1 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag1\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag2 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag2\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag3 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag3\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag4 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag4\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "free_rrf_vec_out_sig ID.vhd(192) " "VHDL warning at ID.vhd(192): sensitivity list already contains free_rrf_vec_out_sig" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 192 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x1_beq_var ID.vhd(221) " "Verilog HDL or VHDL warning at ID.vhd(221): object \"x1_beq_var\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x2_beq_var ID.vhd(221) " "Verilog HDL or VHDL warning at ID.vhd(221): object \"x2_beq_var\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "free_rrf_vec_out_sig2 ID.vhd(2064) " "VHDL Process Statement warning at ID.vhd(2064): signal \"free_rrf_vec_out_sig2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 2064 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557239279297 "|top_level|ID:ID_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen32bitwith2output ID:ID_INST\|pen32bitwith2output:PE " "Elaborating entity \"pen32bitwith2output\" for hierarchy \"ID:ID_INST\|pen32bitwith2output:PE\"" {  } { { "ID.vhd" "PE" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239279353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen32bit ID:ID_INST\|pen32bitwith2output:PE\|pen32bit:pen1 " "Elaborating entity \"pen32bit\" for hierarchy \"ID:ID_INST\|pen32bitwith2output:PE\|pen32bit:pen1\"" {  } { { "pen32bitwith2output.vhd" "pen1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bitwith2output.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239279357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rob rob:ROB_INST " "Elaborating entity \"rob\" for hierarchy \"rob:ROB_INST\"" {  } { { "top_level.vhd" "ROB_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239279473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add5 rob:ROB_INST\|Add5:a1 " "Elaborating entity \"Add5\" for hierarchy \"rob:ROB_INST\|Add5:a1\"" {  } { { "rob.vhd" "a1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/rob.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239280197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557239283001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557239283001 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557239283069 "|top_level|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557239283069 "|top_level|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_50 " "No output dependent on input pin \"Clock_50\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557239283069 "|top_level|Clock_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557239283069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557239283069 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557239283069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557239283069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557239283117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 19:58:03 2019 " "Processing ended: Tue May 07 19:58:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557239283117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557239283117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557239283117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557239283117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557239285005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557239285012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:58:04 2019 " "Processing started: Tue May 07 19:58:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557239285012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557239285012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557239285012 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557239285273 ""}
{ "Info" "0" "" "Project  = top_level" {  } {  } 0 0 "Project  = top_level" 0 0 "Fitter" 0 0 1557239285273 ""}
{ "Info" "0" "" "Revision = top_level" {  } {  } 0 0 "Revision = top_level" 0 0 "Fitter" 0 0 1557239285273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557239285434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557239285437 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"top_level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557239285445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557239285505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557239285505 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557239286029 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557239286065 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557239286521 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1557239286749 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1557239295774 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557239295822 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557239295826 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557239295826 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557239295826 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557239295826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557239295826 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557239295826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557239295826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557239295826 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557239295826 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557239295834 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level.sdc " "Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557239306031 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557239306031 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1557239306031 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1557239306031 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557239306031 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1557239306031 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557239306031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557239306031 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1557239306093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557239307480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557239308656 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557239309036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557239309036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557239310093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557239318823 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557239318823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557239319063 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557239319063 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557239319063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557239319067 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557239320287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557239320327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557239320747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557239320747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557239321868 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557239323984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/output_files/top_level.fit.smsg " "Generated suppressed messages file C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/output_files/top_level.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557239324344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6365 " "Peak virtual memory: 6365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557239324996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 19:58:44 2019 " "Processing ended: Tue May 07 19:58:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557239324996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557239324996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557239324996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557239324996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557239326704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557239326708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:58:46 2019 " "Processing started: Tue May 07 19:58:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557239326708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557239326708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557239326708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557239327866 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557239335982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557239336742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 19:58:56 2019 " "Processing ended: Tue May 07 19:58:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557239336742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557239336742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557239336742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557239336742 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557239337679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557239338703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557239338703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:58:58 2019 " "Processing started: Tue May 07 19:58:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557239338703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557239338703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_level -c top_level " "Command: quartus_sta top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557239338703 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1557239339094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557239340973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557239340973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557239341041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557239341041 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level.sdc " "Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1557239341841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557239341841 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1557239341841 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1557239341841 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1557239341841 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1557239341845 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557239341845 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1557239341857 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557239341857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239341861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239341873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239341873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239341877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239341881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239341886 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557239341893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557239341941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557239343443 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557239343539 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1557239343539 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1557239343539 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1557239343539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239343539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239343547 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239343551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239343551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239343559 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239343559 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557239343567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557239343831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557239344386 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557239344458 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1557239344458 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1557239344462 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1557239344462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239344482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239344486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239344490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239344494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239344498 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557239344506 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557239344686 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1557239344686 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1557239344686 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1557239344686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239344690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239344694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239344694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239344698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557239344702 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557239345288 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557239345288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5124 " "Peak virtual memory: 5124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557239345344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 19:59:05 2019 " "Processing ended: Tue May 07 19:59:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557239345344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557239345344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557239345344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557239345344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1557239346847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557239346855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:59:06 2019 " "Processing started: Tue May 07 19:59:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557239346855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557239346855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557239346855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1557239348463 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1557239348519 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_level.vho C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/simulation/modelsim/ simulation " "Generated file top_level.vho in folder \"C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557239348683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557239348791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 19:59:08 2019 " "Processing ended: Tue May 07 19:59:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557239348791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557239348791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557239348791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557239348791 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557239349563 ""}
