
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.12.2
// timestamp : Wed Sep 25 04:50:26 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zhinx/rv32h_fmul.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmul.h instruction of the RISC-V RV32_Zfinx_Zhinx,RV64_Zfinx_Zhinx extension for the fmul_b2 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zhinx,RV64I_Zfinx_Zhinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zhinx.*);def TEST_CASE_1=True;",fmul_b2)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x9,test_dataset_0)
RVTEST_SIGBASE(x4,signature_x4_1)

inst_0:
// rs1 == rd != rs2, rs1==x10, rs2==x12, rd==x10,fs1 == 0 and fe1 == 0x00 and fm1 == 0x008 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x006 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x10; op2:x12; dest:x10; op1val:0x8; op2val:0x3006;
   valaddr_reg:x9; val_offset:0*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x10, x10, x12, dyn, 0, 0, x9, 0*FLEN/8, x11, x4, x5)

inst_1:
// rs1 == rs2 == rd, rs1==x0, rs2==x0, rd==x0,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1d1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x0; op2:x0; dest:x0; op1val:0x0; op2val:0x0;
   valaddr_reg:x9; val_offset:2*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x0, x0, x0, dyn, 0, 0, x9, 2*FLEN/8, x11, x4, x5)

inst_2:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==x29, rs2==x30, rd==x19,fs1 == 0 and fe1 == 0x00 and fm1 == 0x016 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1d1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x29; op2:x30; dest:x19; op1val:0x16; op2val:0x31d1;
   valaddr_reg:x9; val_offset:4*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x19, x29, x30, dyn, 0, 0, x9, 4*FLEN/8, x11, x4, x5)

inst_3:
// rs1 == rs2 != rd, rs1==x24, rs2==x24, rd==x14,fs1 == 0 and fe1 == 0x00 and fm1 == 0x056 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1f4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x24; op2:x24; dest:x14; op1val:0x56; op2val:0x56;
   valaddr_reg:x9; val_offset:6*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x14, x24, x24, dyn, 0, 0, x9, 6*FLEN/8, x11, x4, x5)

inst_4:
// rs2 == rd != rs1, rs1==x26, rs2==x15, rd==x15,fs1 == 0 and fe1 == 0x00 and fm1 == 0x021 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x26; op2:x15; dest:x15; op1val:0x21; op2val:0x37c1;
   valaddr_reg:x9; val_offset:8*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x15, x26, x15, dyn, 0, 0, x9, 8*FLEN/8, x11, x4, x5)

inst_5:
// rs1==x2, rs2==x13, rd==x27,fs1 == 0 and fe1 == 0x00 and fm1 == 0x01c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x092 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x2; op2:x13; dest:x27; op1val:0x1c; op2val:0x3c92;
   valaddr_reg:x9; val_offset:10*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x27, x2, x13, dyn, 0, 0, x9, 10*FLEN/8, x11, x4, x5)

inst_6:
// rs1==x28, rs2==x21, rd==x25,fs1 == 0 and fe1 == 0x00 and fm1 == 0x005 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x28; op2:x21; dest:x25; op1val:0x5; op2val:0x4a66;
   valaddr_reg:x9; val_offset:12*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x25, x28, x21, dyn, 0, 0, x9, 12*FLEN/8, x11, x4, x5)

inst_7:
// rs1==x12, rs2==x22, rd==x29,fs1 == 0 and fe1 == 0x00 and fm1 == 0x058 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1d1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x12; op2:x22; dest:x29; op1val:0x58; op2val:0x3dd1;
   valaddr_reg:x9; val_offset:14*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x29, x12, x22, dyn, 0, 0, x9, 14*FLEN/8, x11, x4, x5)

inst_8:
// rs1==x21, rs2==x20, rd==x1,fs1 == 0 and fe1 == 0x00 and fm1 == 0x038 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x092 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x21; op2:x20; dest:x1; op1val:0x38; op2val:0x4492;
   valaddr_reg:x9; val_offset:16*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x1, x21, x20, dyn, 0, 0, x9, 16*FLEN/8, x11, x4, x5)

inst_9:
// rs1==x7, rs2==x17, rd==x12,fs1 == 0 and fe1 == 0x00 and fm1 == 0x033 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x105 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x7; op2:x17; dest:x12; op1val:0x33; op2val:0x4905;
   valaddr_reg:x9; val_offset:18*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x12, x7, x17, dyn, 0, 0, x9, 18*FLEN/8, x11, x4, x5)

inst_10:
// rs1==x15, rs2==x8, rd==x26,fs1 == 0 and fe1 == 0x00 and fm1 == 0x042 and fs2 == 1 and fe2 == 0x08 and fm2 == 0x3cf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x15; op2:x8; dest:x26; op1val:0x42; op2val:0xa3cf;
   valaddr_reg:x9; val_offset:20*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x26, x15, x8, dyn, 0, 0, x9, 20*FLEN/8, x11, x4, x5)

inst_11:
// rs1==x30, rs2==x19, rd==x28,fs1 == 0 and fe1 == 0x00 and fm1 == 0x046 and fs2 == 1 and fe2 == 0x09 and fm2 == 0x350 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x19; dest:x28; op1val:0x46; op2val:0xa750;
   valaddr_reg:x9; val_offset:22*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x28, x30, x19, dyn, 0, 0, x9, 22*FLEN/8, x11, x4, x5)

inst_12:
// rs1==x16, rs2==x3, rd==x6,fs1 == 0 and fe1 == 0x00 and fm1 == 0x041 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x16; op2:x3; dest:x6; op1val:0x41; op2val:0xabe0;
   valaddr_reg:x9; val_offset:24*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x6, x16, x3, dyn, 0, 0, x9, 24*FLEN/8, x11, x4, x5)
RVTEST_VALBASEUPD(x17,test_dataset_1)

inst_13:
// rs1==x18, rs2==x31, rd==x9,fs1 == 0 and fe1 == 0x00 and fm1 == 0x005 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x18; op2:x31; dest:x9; op1val:0x5; op2val:0xbe66;
   valaddr_reg:x17; val_offset:0*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x5
*/
TEST_FPRR_OP(fmul.h, x9, x18, x31, dyn, 0, 0, x17, 0*FLEN/8, x19, x4, x5)
RVTEST_SIGBASE(x12,signature_x12_0)

inst_14:
// rs1==x6, rs2==x25, rd==x7,fs1 == 0 and fe1 == 0x00 and fm1 == 0x02f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x172 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x6; op2:x25; dest:x7; op1val:0x2f; op2val:0xb572;
   valaddr_reg:x17; val_offset:2*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x15
*/
TEST_FPRR_OP(fmul.h, x7, x6, x25, dyn, 0, 0, x17, 2*FLEN/8, x19, x12, x15)

inst_15:
// rs1==x5, rs2==x28, rd==x22,fs1 == 0 and fe1 == 0x00 and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x23e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x5; op2:x28; dest:x22; op1val:0x29; op2val:0xba3e;
   valaddr_reg:x17; val_offset:4*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x15
*/
TEST_FPRR_OP(fmul.h, x22, x5, x28, dyn, 0, 0, x17, 4*FLEN/8, x19, x12, x15)

inst_16:
// rs1==x22, rs2==x1, rd==x8,fs1 == 0 and fe1 == 0x00 and fm1 == 0x037 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0a7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x22; op2:x1; dest:x8; op1val:0x37; op2val:0xbca7;
   valaddr_reg:x17; val_offset:6*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x15
*/
TEST_FPRR_OP(fmul.h, x8, x22, x1, dyn, 0, 0, x17, 6*FLEN/8, x19, x12, x15)

inst_17:
// rs1==x27, rs2==x16, rd==x5,fs1 == 0 and fe1 == 0x00 and fm1 == 0x016 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1d1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x27; op2:x16; dest:x5; op1val:0x16; op2val:0xc5d1;
   valaddr_reg:x17; val_offset:8*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x15
*/
TEST_FPRR_OP(fmul.h, x5, x27, x16, dyn, 0, 0, x17, 8*FLEN/8, x19, x12, x15)

inst_18:
// rs1==x20, rs2==x14, rd==x31,fs1 == 0 and fe1 == 0x00 and fm1 == 0x017 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x190 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x20; op2:x14; dest:x31; op1val:0x17; op2val:0xc990;
   valaddr_reg:x17; val_offset:10*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x15
*/
TEST_FPRR_OP(fmul.h, x31, x20, x14, dyn, 0, 0, x17, 10*FLEN/8, x19, x12, x15)

inst_19:
// rs1==x4, rs2==x29, rd==x18,fs1 == 0 and fe1 == 0x00 and fm1 == 0x01e and fs2 == 1 and fe2 == 0x13 and fm2 == 0x044 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x4; op2:x29; dest:x18; op1val:0x1e; op2val:0xcc44;
   valaddr_reg:x17; val_offset:12*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x15
*/
TEST_FPRR_OP(fmul.h, x18, x4, x29, dyn, 0, 0, x17, 12*FLEN/8, x19, x12, x15)

inst_20:
// rs1==x3, rs2==x2, rd==x24,fs1 == 0 and fe1 == 0x0f and fm1 == 0x017 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3d4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x3; op2:x2; dest:x24; op1val:0x3c17; op2val:0x3bd4;
   valaddr_reg:x17; val_offset:14*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x15
*/
TEST_FPRR_OP(fmul.h, x24, x3, x2, dyn, 0, 0, x17, 14*FLEN/8, x19, x12, x15)

inst_21:
// rs1==x23, rs2==x10, rd==x4,fs1 == 0 and fe1 == 0x0f and fm1 == 0x017 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3d6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x23; op2:x10; dest:x4; op1val:0x3c17; op2val:0x3bd6;
   valaddr_reg:x17; val_offset:16*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x15
*/
TEST_FPRR_OP(fmul.h, x4, x23, x10, dyn, 0, 0, x17, 16*FLEN/8, x19, x12, x15)

inst_22:
// rs1==x13, rs2==x9, rd==x11,fs1 == 0 and fe1 == 0x0f and fm1 == 0x042 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x38b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x13; op2:x9; dest:x11; op1val:0x3c42; op2val:0x3b8b;
   valaddr_reg:x17; val_offset:18*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x15
*/
TEST_FPRR_OP(fmul.h, x11, x13, x9, dyn, 0, 0, x17, 18*FLEN/8, x19, x12, x15)
RVTEST_VALBASEUPD(x10,test_dataset_2)

inst_23:
// rs1==x8, rs2==x23, rd==x30,fs1 == 0 and fe1 == 0x0f and fm1 == 0x02f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3b5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x8; op2:x23; dest:x30; op1val:0x3c2f; op2val:0x3bb5;
   valaddr_reg:x10; val_offset:0*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x15
*/
TEST_FPRR_OP(fmul.h, x30, x8, x23, dyn, 0, 0, x10, 0*FLEN/8, x22, x12, x15)

inst_24:
// rs1==x11, rs2==x26, rd==x3,fs1 == 0 and fe1 == 0x0f and fm1 == 0x057 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x37d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x11; op2:x26; dest:x3; op1val:0x3c57; op2val:0x3b7d;
   valaddr_reg:x10; val_offset:2*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x3, x11, x26, dyn, 0, 0, x10, 2*FLEN/8, x22, x12, x8)
RVTEST_SIGBASE(x3,signature_x3_0)

inst_25:
// rs1==x1, rs2==x11, rd==x17,fs1 == 0 and fe1 == 0x0f and fm1 == 0x018 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x1; op2:x11; dest:x17; op1val:0x3c18; op2val:0x3c07;
   valaddr_reg:x10; val_offset:4*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x17, x1, x11, dyn, 0, 0, x10, 4*FLEN/8, x22, x3, x8)

inst_26:
// rs1==x14, rs2==x4, rd==x21,fs1 == 0 and fe1 == 0x0f and fm1 == 0x036 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x009 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x14; op2:x4; dest:x21; op1val:0x3c36; op2val:0x3c09;
   valaddr_reg:x10; val_offset:6*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x21, x14, x4, dyn, 0, 0, x10, 6*FLEN/8, x22, x3, x8)

inst_27:
// rs1==x17, rs2==x18, rd==x2,fs1 == 0 and fe1 == 0x0f and fm1 == 0x044 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x038 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x17; op2:x18; dest:x2; op1val:0x3c44; op2val:0x3c38;
   valaddr_reg:x10; val_offset:8*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x2, x17, x18, dyn, 0, 0, x10, 8*FLEN/8, x22, x3, x8)

inst_28:
// rs1==x31, rs2==x5, rd==x16,fs1 == 0 and fe1 == 0x0f and fm1 == 0x02f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0c7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x31; op2:x5; dest:x16; op1val:0x3c2f; op2val:0x3cc7;
   valaddr_reg:x10; val_offset:10*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x16, x31, x5, dyn, 0, 0, x10, 10*FLEN/8, x22, x3, x8)

inst_29:
// rs1==x19, rs2==x27, rd==x23,fs1 == 0 and fe1 == 0x0f and fm1 == 0x02e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1bd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x19; op2:x27; dest:x23; op1val:0x3c2e; op2val:0x3dbd;
   valaddr_reg:x10; val_offset:12*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x23, x19, x27, dyn, 0, 0, x10, 12*FLEN/8, x22, x3, x8)

inst_30:
// rs1==x9, rs2==x6, rd==x13,fs1 == 0 and fe1 == 0x0f and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x394 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x9; op2:x6; dest:x13; op1val:0x3c3a; op2val:0xbb94;
   valaddr_reg:x10; val_offset:14*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x13, x9, x6, dyn, 0, 0, x10, 14*FLEN/8, x22, x3, x8)

inst_31:
// rs1==x25, rs2==x7, rd==x20,fs1 == 0 and fe1 == 0x0f and fm1 == 0x061 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x352 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x25; op2:x7; dest:x20; op1val:0x3c61; op2val:0xbb52;
   valaddr_reg:x10; val_offset:16*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x20, x25, x7, dyn, 0, 0, x10, 16*FLEN/8, x22, x3, x8)
RVTEST_VALBASEUPD(x1,test_dataset_3)

inst_32:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x05c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x35e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c5c; op2val:0xbb5e;
   valaddr_reg:x1; val_offset:0*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 0*FLEN/8, x2, x3, x8)

inst_33:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x03c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x39d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c3c; op2val:0xbb9d;
   valaddr_reg:x1; val_offset:2*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 2*FLEN/8, x2, x3, x8)

inst_34:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x044 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x39e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c44; op2val:0xbb9e;
   valaddr_reg:x1; val_offset:4*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 4*FLEN/8, x2, x3, x8)

inst_35:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3c5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c3f; op2val:0xbbc5;
   valaddr_reg:x1; val_offset:6*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 6*FLEN/8, x2, x3, x8)

inst_36:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x040 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c40; op2val:0xbc00;
   valaddr_reg:x1; val_offset:8*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 8*FLEN/8, x2, x3, x8)

inst_37:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x042 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c42; op2val:0xbc3a;
   valaddr_reg:x1; val_offset:10*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 10*FLEN/8, x2, x3, x8)

inst_38:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x055 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x09d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c55; op2val:0xbc9d;
   valaddr_reg:x1; val_offset:12*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 12*FLEN/8, x2, x3, x8)

inst_39:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x03c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1aa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c3c; op2val:0xbdaa;
   valaddr_reg:x1; val_offset:14*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 14*FLEN/8, x2, x3, x8)

inst_40:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x049 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x30f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x49; op2val:0x230f;
   valaddr_reg:x1; val_offset:16*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 16*FLEN/8, x2, x3, x8)

inst_41:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x048 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x48; op2val:0x2955;
   valaddr_reg:x1; val_offset:18*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 18*FLEN/8, x2, x3, x8)

inst_42:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x03b and fs2 == 0 and fe2 == 0x0b and fm2 == 0x16c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b; op2val:0x2d6c;
   valaddr_reg:x1; val_offset:20*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 20*FLEN/8, x2, x3, x8)

inst_43:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2c6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x55; op2val:0x2ec6;
   valaddr_reg:x1; val_offset:22*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 22*FLEN/8, x2, x3, x8)

inst_44:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x02a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x279 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2a; op2val:0x3679;
   valaddr_reg:x1; val_offset:24*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 24*FLEN/8, x2, x3, x8)

inst_45:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x016 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x16; op2val:0x3e00;
   valaddr_reg:x1; val_offset:26*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 26*FLEN/8, x2, x3, x8)

inst_46:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x023 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x23; op2val:0x3f6d;
   valaddr_reg:x1; val_offset:28*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 28*FLEN/8, x2, x3, x8)

inst_47:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x03e and fs2 == 0 and fe2 == 0x10 and fm2 == 0x029 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3e; op2val:0x4029;
   valaddr_reg:x1; val_offset:30*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 30*FLEN/8, x2, x3, x8)

inst_48:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x027 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x296 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x27; op2val:0x4696;
   valaddr_reg:x1; val_offset:32*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 32*FLEN/8, x2, x3, x8)

inst_49:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x041 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x41; op2val:0x47e4;
   valaddr_reg:x1; val_offset:34*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 34*FLEN/8, x2, x3, x8)

inst_50:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x043 and fs2 == 1 and fe2 == 0x08 and fm2 == 0x3b1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x43; op2val:0xa3b1;
   valaddr_reg:x1; val_offset:36*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 36*FLEN/8, x2, x3, x8)

inst_51:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x054 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x092 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x54; op2val:0xa892;
   valaddr_reg:x1; val_offset:38*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 38*FLEN/8, x2, x3, x8)

inst_52:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x04c and fs2 == 1 and fe2 == 0x0b and fm2 == 0x035 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x4c; op2val:0xac35;
   valaddr_reg:x1; val_offset:40*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 40*FLEN/8, x2, x3, x8)

inst_53:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x028 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x28; op2val:0xb333;
   valaddr_reg:x1; val_offset:42*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 42*FLEN/8, x2, x3, x8)

inst_54:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x01b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x109 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1b; op2val:0xb909;
   valaddr_reg:x1; val_offset:44*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 44*FLEN/8, x2, x3, x8)

inst_55:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x042 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x42; op2val:0xb800;
   valaddr_reg:x1; val_offset:46*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 46*FLEN/8, x2, x3, x8)

inst_56:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x058 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1e8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x58; op2val:0xb9e8;
   valaddr_reg:x1; val_offset:48*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 48*FLEN/8, x2, x3, x8)

inst_57:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00a and fs2 == 1 and fe2 == 0x12 and fm2 == 0x273 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xa; op2val:0xca73;
   valaddr_reg:x1; val_offset:50*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 50*FLEN/8, x2, x3, x8)

inst_58:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x05d and fs2 == 1 and fe2 == 0x10 and fm2 == 0x186 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x5d; op2val:0xc186;
   valaddr_reg:x1; val_offset:52*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 52*FLEN/8, x2, x3, x8)

inst_59:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x019 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x121 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x19; op2val:0xcd21;
   valaddr_reg:x1; val_offset:54*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 54*FLEN/8, x2, x3, x8)

inst_60:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00e and fs2 == 0 and fe2 == 0x15 and fm2 == 0x090 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xe; op2val:0x5490;
   valaddr_reg:x1; val_offset:56*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 56*FLEN/8, x2, x3, x8)

inst_61:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x04a and fs2 == 0 and fe2 == 0x12 and fm2 == 0x2e6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x4a; op2val:0x4ae6;
   valaddr_reg:x1; val_offset:58*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 58*FLEN/8, x2, x3, x8)

inst_62:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x16 and fm2 == 0x08c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7; op2val:0x588c;
   valaddr_reg:x1; val_offset:60*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 60*FLEN/8, x2, x3, x8)

inst_63:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x04c and fs2 == 0 and fe2 == 0x12 and fm2 == 0x2ad and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x4c; op2val:0x4aad;
   valaddr_reg:x1; val_offset:62*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 62*FLEN/8, x2, x3, x8)

inst_64:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x058 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1b8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x58; op2val:0x49b8;
   valaddr_reg:x1; val_offset:64*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 64*FLEN/8, x2, x3, x8)

inst_65:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x061 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x11b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x61; op2val:0x491b;
   valaddr_reg:x1; val_offset:66*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 66*FLEN/8, x2, x3, x8)

inst_66:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x012 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x2a8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x12; op2val:0x52a8;
   valaddr_reg:x1; val_offset:68*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 68*FLEN/8, x2, x3, x8)

inst_67:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x020 and fs2 == 0 and fe2 == 0x13 and fm2 == 0x2fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x20; op2val:0x4efe;
   valaddr_reg:x1; val_offset:70*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 70*FLEN/8, x2, x3, x8)

inst_68:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x008 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x1fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8; op2val:0x55fe;
   valaddr_reg:x1; val_offset:72*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 72*FLEN/8, x2, x3, x8)

inst_69:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x05c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x18d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x5c; op2val:0x458d;
   valaddr_reg:x1; val_offset:74*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 74*FLEN/8, x2, x3, x8)

inst_70:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x005 and fs2 == 1 and fe2 == 0x16 and fm2 == 0x263 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x5; op2val:0xda63;
   valaddr_reg:x1; val_offset:76*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 76*FLEN/8, x2, x3, x8)

inst_71:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x02f and fs2 == 1 and fe2 == 0x13 and fm2 == 0x16e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f; op2val:0xcd6e;
   valaddr_reg:x1; val_offset:78*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 78*FLEN/8, x2, x3, x8)

inst_72:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x017 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x189 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x17; op2val:0xd189;
   valaddr_reg:x1; val_offset:80*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 80*FLEN/8, x2, x3, x8)

inst_73:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x057 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x1d5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x57; op2val:0xc9d5;
   valaddr_reg:x1; val_offset:82*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 82*FLEN/8, x2, x3, x8)

inst_74:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00b and fs2 == 1 and fe2 == 0x15 and fm2 == 0x1b8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xb; op2val:0xd5b8;
   valaddr_reg:x1; val_offset:84*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 84*FLEN/8, x2, x3, x8)

inst_75:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x009 and fs2 == 1 and fe2 == 0x15 and fm2 == 0x2e1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x9; op2val:0xd6e1;
   valaddr_reg:x1; val_offset:86*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 86*FLEN/8, x2, x3, x8)

inst_76:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x006 and fs2 == 1 and fe2 == 0x16 and fm2 == 0x0fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x6; op2val:0xd8fe;
   valaddr_reg:x1; val_offset:88*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 88*FLEN/8, x2, x3, x8)

inst_77:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x0a9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3; op2val:0xdca9;
   valaddr_reg:x1; val_offset:90*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 90*FLEN/8, x2, x3, x8)

inst_78:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x021 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1cf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x21; op2val:0xcdcf;
   valaddr_reg:x1; val_offset:92*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 92*FLEN/8, x2, x3, x8)

inst_79:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x015 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x215 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x15; op2val:0xce15;
   valaddr_reg:x1; val_offset:94*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 94*FLEN/8, x2, x3, x8)

inst_80:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x018 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3d3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x418; op2val:0x3bd3;
   valaddr_reg:x1; val_offset:96*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 96*FLEN/8, x2, x3, x8)

inst_81:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x059 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x35f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x459; op2val:0x3b5f;
   valaddr_reg:x1; val_offset:98*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 98*FLEN/8, x2, x3, x8)

inst_82:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x032 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x432; op2val:0x3ba8;
   valaddr_reg:x1; val_offset:100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 100*FLEN/8, x2, x3, x8)

inst_83:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x006 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x406; op2val:0x3c01;
   valaddr_reg:x1; val_offset:102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 102*FLEN/8, x2, x3, x8)

inst_84:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x014 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x414; op2val:0x3bf8;
   valaddr_reg:x1; val_offset:104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 104*FLEN/8, x2, x3, x8)

inst_85:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x3c1e;
   valaddr_reg:x1; val_offset:106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 106*FLEN/8, x2, x3, x8)

inst_86:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x04f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3e4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x44f; op2val:0x3be4;
   valaddr_reg:x1; val_offset:108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 108*FLEN/8, x2, x3, x8)

inst_87:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x060 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x460; op2val:0x3c1d;
   valaddr_reg:x1; val_offset:110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 110*FLEN/8, x2, x3, x8)

inst_88:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ed and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x40f; op2val:0x3ced;
   valaddr_reg:x1; val_offset:112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 112*FLEN/8, x2, x3, x8)

inst_89:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x02c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1c0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x42c; op2val:0x3dc0;
   valaddr_reg:x1; val_offset:114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 114*FLEN/8, x2, x3, x8)

inst_90:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x004 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3fa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x404; op2val:0xbbfa;
   valaddr_reg:x1; val_offset:116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 116*FLEN/8, x2, x3, x8)

inst_91:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x396 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x43a; op2val:0xbb96;
   valaddr_reg:x1; val_offset:118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 118*FLEN/8, x2, x3, x8)

inst_92:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x063 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x352 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x463; op2val:0xbb52;
   valaddr_reg:x1; val_offset:120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 120*FLEN/8, x2, x3, x8)

inst_93:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x05f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x360 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x45f; op2val:0xbb60;
   valaddr_reg:x1; val_offset:122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 122*FLEN/8, x2, x3, x8)

inst_94:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x022 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3dd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x422; op2val:0xbbdd;
   valaddr_reg:x1; val_offset:124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 124*FLEN/8, x2, x3, x8)

inst_95:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x034 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3d9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x434; op2val:0xbbd9;
   valaddr_reg:x1; val_offset:126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 126*FLEN/8, x2, x3, x8)

inst_96:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x05b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3ce and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x45b; op2val:0xbbce;
   valaddr_reg:x1; val_offset:128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 128*FLEN/8, x2, x3, x8)

inst_97:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x03d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x43d; op2val:0xbc3f;
   valaddr_reg:x1; val_offset:130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 130*FLEN/8, x2, x3, x8)

inst_98:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0f1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x40c; op2val:0xbcf1;
   valaddr_reg:x1; val_offset:132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 132*FLEN/8, x2, x3, x8)

inst_99:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x058 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x186 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x458; op2val:0xbd86;
   valaddr_reg:x1; val_offset:134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 134*FLEN/8, x2, x3, x8)

inst_100:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3e2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x780e; op2val:0x3fe2;
   valaddr_reg:x1; val_offset:136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 136*FLEN/8, x2, x3, x8)

inst_101:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x03a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x38f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x783a; op2val:0x3f8f;
   valaddr_reg:x1; val_offset:138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 138*FLEN/8, x2, x3, x8)

inst_102:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x043 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x37d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7843; op2val:0x3f7d;
   valaddr_reg:x1; val_offset:140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 140*FLEN/8, x2, x3, x8)

inst_103:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x033 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x396 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7833; op2val:0x3f96;
   valaddr_reg:x1; val_offset:142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 142*FLEN/8, x2, x3, x8)

inst_104:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x042 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x374 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7842; op2val:0x3f74;
   valaddr_reg:x1; val_offset:144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 144*FLEN/8, x2, x3, x8)

inst_105:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x013 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3ba and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7813; op2val:0x3fba;
   valaddr_reg:x1; val_offset:146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 146*FLEN/8, x2, x3, x8)

inst_106:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x022 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x37f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7822; op2val:0x3f7f;
   valaddr_reg:x1; val_offset:148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 148*FLEN/8, x2, x3, x8)

inst_107:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2f7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x784e; op2val:0x3ef7;
   valaddr_reg:x1; val_offset:150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 150*FLEN/8, x2, x3, x8)

inst_108:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x054 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x277 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7854; op2val:0x3e77;
   valaddr_reg:x1; val_offset:152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 152*FLEN/8, x2, x3, x8)

inst_109:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x182 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x785a; op2val:0x3d82;
   valaddr_reg:x1; val_offset:154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 154*FLEN/8, x2, x3, x8)

inst_110:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x012 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3da and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7812; op2val:0xbfda;
   valaddr_reg:x1; val_offset:156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 156*FLEN/8, x2, x3, x8)

inst_111:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x008 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3ed and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7808; op2val:0xbfed;
   valaddr_reg:x1; val_offset:158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 158*FLEN/8, x2, x3, x8)

inst_112:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x005 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3f1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7805; op2val:0xbff1;
   valaddr_reg:x1; val_offset:160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 160*FLEN/8, x2, x3, x8)

inst_113:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x015 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3ce and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7815; op2val:0xbfce;
   valaddr_reg:x1; val_offset:162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 162*FLEN/8, x2, x3, x8)

inst_114:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3d5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x780d; op2val:0xbfd5;
   valaddr_reg:x1; val_offset:164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 164*FLEN/8, x2, x3, x8)

inst_115:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x052 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x349 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7852; op2val:0xbf49;
   valaddr_reg:x1; val_offset:166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 166*FLEN/8, x2, x3, x8)

inst_116:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x042 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x346 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7842; op2val:0xbf46;
   valaddr_reg:x1; val_offset:168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 168*FLEN/8, x2, x3, x8)

inst_117:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x005 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x375 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7805; op2val:0xbf75;
   valaddr_reg:x1; val_offset:170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 170*FLEN/8, x2, x3, x8)

inst_118:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x01e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2cc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x781e; op2val:0xbecc;
   valaddr_reg:x1; val_offset:172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 172*FLEN/8, x2, x3, x8)

inst_119:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x039 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ae and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7839; op2val:0xbdae;
   valaddr_reg:x1; val_offset:174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 174*FLEN/8, x2, x3, x8)

inst_120:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1d1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xb; op2val:0x31d1;
   valaddr_reg:x1; val_offset:176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 176*FLEN/8, x2, x3, x8)

inst_121:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x056 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1f4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x56; op2val:0x2df4;
   valaddr_reg:x1; val_offset:178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x8
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x1, 178*FLEN/8, x2, x3, x8)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(8,32,FLEN)
NAN_BOXED(12294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(22,32,FLEN)
NAN_BOXED(12753,32,FLEN)
NAN_BOXED(86,32,FLEN)
NAN_BOXED(86,32,FLEN)
NAN_BOXED(33,32,FLEN)
NAN_BOXED(14273,32,FLEN)
NAN_BOXED(28,32,FLEN)
NAN_BOXED(15506,32,FLEN)
NAN_BOXED(5,32,FLEN)
NAN_BOXED(19046,32,FLEN)
NAN_BOXED(88,32,FLEN)
NAN_BOXED(15825,32,FLEN)
NAN_BOXED(56,32,FLEN)
NAN_BOXED(17554,32,FLEN)
NAN_BOXED(51,32,FLEN)
NAN_BOXED(18693,32,FLEN)
NAN_BOXED(66,32,FLEN)
NAN_BOXED(41935,16,FLEN)
NAN_BOXED(70,32,FLEN)
NAN_BOXED(42832,16,FLEN)
NAN_BOXED(65,32,FLEN)
NAN_BOXED(44000,16,FLEN)
test_dataset_1:
NAN_BOXED(5,32,FLEN)
NAN_BOXED(48742,16,FLEN)
NAN_BOXED(47,32,FLEN)
NAN_BOXED(46450,16,FLEN)
NAN_BOXED(41,32,FLEN)
NAN_BOXED(47678,16,FLEN)
NAN_BOXED(55,32,FLEN)
NAN_BOXED(48295,16,FLEN)
NAN_BOXED(22,32,FLEN)
NAN_BOXED(50641,16,FLEN)
NAN_BOXED(23,32,FLEN)
NAN_BOXED(51600,16,FLEN)
NAN_BOXED(30,32,FLEN)
NAN_BOXED(52292,16,FLEN)
NAN_BOXED(15383,32,FLEN)
NAN_BOXED(15316,32,FLEN)
NAN_BOXED(15383,32,FLEN)
NAN_BOXED(15318,32,FLEN)
NAN_BOXED(15426,32,FLEN)
NAN_BOXED(15243,32,FLEN)
test_dataset_2:
NAN_BOXED(15407,32,FLEN)
NAN_BOXED(15285,32,FLEN)
NAN_BOXED(15447,32,FLEN)
NAN_BOXED(15229,32,FLEN)
NAN_BOXED(15384,32,FLEN)
NAN_BOXED(15367,32,FLEN)
NAN_BOXED(15414,32,FLEN)
NAN_BOXED(15369,32,FLEN)
NAN_BOXED(15428,32,FLEN)
NAN_BOXED(15416,32,FLEN)
NAN_BOXED(15407,32,FLEN)
NAN_BOXED(15559,32,FLEN)
NAN_BOXED(15406,32,FLEN)
NAN_BOXED(15805,32,FLEN)
NAN_BOXED(15418,32,FLEN)
NAN_BOXED(48020,16,FLEN)
NAN_BOXED(15457,32,FLEN)
NAN_BOXED(47954,16,FLEN)
test_dataset_3:
NAN_BOXED(15452,16,FLEN)
NAN_BOXED(47966,16,FLEN)
NAN_BOXED(15420,16,FLEN)
NAN_BOXED(48029,16,FLEN)
NAN_BOXED(15428,16,FLEN)
NAN_BOXED(48030,16,FLEN)
NAN_BOXED(15423,16,FLEN)
NAN_BOXED(48069,16,FLEN)
NAN_BOXED(15424,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(15426,16,FLEN)
NAN_BOXED(48186,16,FLEN)
NAN_BOXED(15445,16,FLEN)
NAN_BOXED(48285,16,FLEN)
NAN_BOXED(15420,16,FLEN)
NAN_BOXED(48554,16,FLEN)
NAN_BOXED(73,16,FLEN)
NAN_BOXED(8975,16,FLEN)
NAN_BOXED(72,16,FLEN)
NAN_BOXED(10581,16,FLEN)
NAN_BOXED(59,16,FLEN)
NAN_BOXED(11628,16,FLEN)
NAN_BOXED(85,16,FLEN)
NAN_BOXED(11974,16,FLEN)
NAN_BOXED(42,16,FLEN)
NAN_BOXED(13945,16,FLEN)
NAN_BOXED(22,16,FLEN)
NAN_BOXED(15872,16,FLEN)
NAN_BOXED(35,16,FLEN)
NAN_BOXED(16237,16,FLEN)
NAN_BOXED(62,16,FLEN)
NAN_BOXED(16425,16,FLEN)
NAN_BOXED(39,16,FLEN)
NAN_BOXED(18070,16,FLEN)
NAN_BOXED(65,16,FLEN)
NAN_BOXED(18404,16,FLEN)
NAN_BOXED(67,16,FLEN)
NAN_BOXED(41905,16,FLEN)
NAN_BOXED(84,16,FLEN)
NAN_BOXED(43154,16,FLEN)
NAN_BOXED(76,16,FLEN)
NAN_BOXED(44085,16,FLEN)
NAN_BOXED(40,16,FLEN)
NAN_BOXED(45875,16,FLEN)
NAN_BOXED(27,16,FLEN)
NAN_BOXED(47369,16,FLEN)
NAN_BOXED(66,16,FLEN)
NAN_BOXED(47104,16,FLEN)
NAN_BOXED(88,16,FLEN)
NAN_BOXED(47592,16,FLEN)
NAN_BOXED(10,16,FLEN)
NAN_BOXED(51827,16,FLEN)
NAN_BOXED(93,16,FLEN)
NAN_BOXED(49542,16,FLEN)
NAN_BOXED(25,16,FLEN)
NAN_BOXED(52513,16,FLEN)
NAN_BOXED(14,16,FLEN)
NAN_BOXED(21648,16,FLEN)
NAN_BOXED(74,16,FLEN)
NAN_BOXED(19174,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(22668,16,FLEN)
NAN_BOXED(76,16,FLEN)
NAN_BOXED(19117,16,FLEN)
NAN_BOXED(88,16,FLEN)
NAN_BOXED(18872,16,FLEN)
NAN_BOXED(97,16,FLEN)
NAN_BOXED(18715,16,FLEN)
NAN_BOXED(18,16,FLEN)
NAN_BOXED(21160,16,FLEN)
NAN_BOXED(32,16,FLEN)
NAN_BOXED(20222,16,FLEN)
NAN_BOXED(8,16,FLEN)
NAN_BOXED(22014,16,FLEN)
NAN_BOXED(92,16,FLEN)
NAN_BOXED(17805,16,FLEN)
NAN_BOXED(5,16,FLEN)
NAN_BOXED(55907,16,FLEN)
NAN_BOXED(47,16,FLEN)
NAN_BOXED(52590,16,FLEN)
NAN_BOXED(23,16,FLEN)
NAN_BOXED(53641,16,FLEN)
NAN_BOXED(87,16,FLEN)
NAN_BOXED(51669,16,FLEN)
NAN_BOXED(11,16,FLEN)
NAN_BOXED(54712,16,FLEN)
NAN_BOXED(9,16,FLEN)
NAN_BOXED(55009,16,FLEN)
NAN_BOXED(6,16,FLEN)
NAN_BOXED(55550,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(56489,16,FLEN)
NAN_BOXED(33,16,FLEN)
NAN_BOXED(52687,16,FLEN)
NAN_BOXED(21,16,FLEN)
NAN_BOXED(52757,16,FLEN)
NAN_BOXED(1048,16,FLEN)
NAN_BOXED(15315,16,FLEN)
NAN_BOXED(1113,16,FLEN)
NAN_BOXED(15199,16,FLEN)
NAN_BOXED(1074,16,FLEN)
NAN_BOXED(15272,16,FLEN)
NAN_BOXED(1030,16,FLEN)
NAN_BOXED(15361,16,FLEN)
NAN_BOXED(1044,16,FLEN)
NAN_BOXED(15352,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(15390,16,FLEN)
NAN_BOXED(1103,16,FLEN)
NAN_BOXED(15332,16,FLEN)
NAN_BOXED(1120,16,FLEN)
NAN_BOXED(15389,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(15597,16,FLEN)
NAN_BOXED(1068,16,FLEN)
NAN_BOXED(15808,16,FLEN)
NAN_BOXED(1028,16,FLEN)
NAN_BOXED(48122,16,FLEN)
NAN_BOXED(1082,16,FLEN)
NAN_BOXED(48022,16,FLEN)
NAN_BOXED(1123,16,FLEN)
NAN_BOXED(47954,16,FLEN)
NAN_BOXED(1119,16,FLEN)
NAN_BOXED(47968,16,FLEN)
NAN_BOXED(1058,16,FLEN)
NAN_BOXED(48093,16,FLEN)
NAN_BOXED(1076,16,FLEN)
NAN_BOXED(48089,16,FLEN)
NAN_BOXED(1115,16,FLEN)
NAN_BOXED(48078,16,FLEN)
NAN_BOXED(1085,16,FLEN)
NAN_BOXED(48191,16,FLEN)
NAN_BOXED(1036,16,FLEN)
NAN_BOXED(48369,16,FLEN)
NAN_BOXED(1112,16,FLEN)
NAN_BOXED(48518,16,FLEN)
NAN_BOXED(30734,16,FLEN)
NAN_BOXED(16354,16,FLEN)
NAN_BOXED(30778,16,FLEN)
NAN_BOXED(16271,16,FLEN)
NAN_BOXED(30787,16,FLEN)
NAN_BOXED(16253,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(16278,16,FLEN)
NAN_BOXED(30786,16,FLEN)
NAN_BOXED(16244,16,FLEN)
NAN_BOXED(30739,16,FLEN)
NAN_BOXED(16314,16,FLEN)
NAN_BOXED(30754,16,FLEN)
NAN_BOXED(16255,16,FLEN)
NAN_BOXED(30798,16,FLEN)
NAN_BOXED(16119,16,FLEN)
NAN_BOXED(30804,16,FLEN)
NAN_BOXED(15991,16,FLEN)
NAN_BOXED(30810,16,FLEN)
NAN_BOXED(15746,16,FLEN)
NAN_BOXED(30738,16,FLEN)
NAN_BOXED(49114,16,FLEN)
NAN_BOXED(30728,16,FLEN)
NAN_BOXED(49133,16,FLEN)
NAN_BOXED(30725,16,FLEN)
NAN_BOXED(49137,16,FLEN)
NAN_BOXED(30741,16,FLEN)
NAN_BOXED(49102,16,FLEN)
NAN_BOXED(30733,16,FLEN)
NAN_BOXED(49109,16,FLEN)
NAN_BOXED(30802,16,FLEN)
NAN_BOXED(48969,16,FLEN)
NAN_BOXED(30786,16,FLEN)
NAN_BOXED(48966,16,FLEN)
NAN_BOXED(30725,16,FLEN)
NAN_BOXED(49013,16,FLEN)
NAN_BOXED(30750,16,FLEN)
NAN_BOXED(48844,16,FLEN)
NAN_BOXED(30777,16,FLEN)
NAN_BOXED(48558,16,FLEN)
NAN_BOXED(11,16,FLEN)
NAN_BOXED(12753,16,FLEN)
NAN_BOXED(86,16,FLEN)
NAN_BOXED(11764,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x4_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x4_1:
    .fill 28*((SIGALIGN)/4),4,0xdeadbeef


signature_x12_0:
    .fill 22*((SIGALIGN)/4),4,0xdeadbeef


signature_x3_0:
    .fill 194*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
