INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/VGA_V2/VGA_V2.srcs/sources_1/imports/new/input_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.srcs/sources_1/new/TMDS_encoder_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.srcs/sources_1/new/combiner10_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combiner10_30
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_clk_wiz_0_4/DVI_clk_wiz_0_4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_clk_wiz_0_4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_clk_wiz_0_4/DVI_clk_wiz_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_clk_wiz_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_input_block_0_0/sim/DVI_input_block_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_input_block_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_TMDS_encoder_V2_0_0/sim/DVI_TMDS_encoder_V2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_TMDS_encoder_V2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_TMDS_encoder_V2_1_0/sim/DVI_TMDS_encoder_V2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_TMDS_encoder_V2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_TMDS_encoder_V2_2_0/sim/DVI_TMDS_encoder_V2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_TMDS_encoder_V2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_combiner10_30_0_0/sim/DVI_combiner10_30_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_combiner10_30_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_selectio_wiz_0_1/DVI_selectio_wiz_0_1_selectio_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_selectio_wiz_0_1_selectio_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_selectio_wiz_0_1/DVI_selectio_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_selectio_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_xlconstant_0_0/sim/DVI_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/sim/DVI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_xlconstant_1_0/sim/DVI_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_util_vector_logic_0_0/sim/DVI_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI.srcs/sources_1/bd/DVI/hdl/DVI_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_wrapper
