# ECG Simulation Component - Mid-Term Presentation
## Marly's 6 Slides for COE 70A Oral Exam (DE2-115 + Audio Interface)

**Presentation Duration**: 10 minutes  
**Assessment Focus**: Problem Definition (20%), Design Choices (50%), COE 70B Preparedness (15%)

---

## SLIDE 1: Problem Definition & Component Role

### **ECG Simulation & Visualization Component**

#### **The Challenge**
- CNN-based ECG classifier needs **real ECG data input** for testing and demonstration
- Without visualization, demo is just "FPGA sitting on table" - **not captivating**
- Need interactive way to **feed test data** and **display results visually**
- **NEW**: Two separate FPGA boards require reliable data transmission

#### **My Solution: Two-Board FPGA System with Audio Link**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  BOARD 1 (DE2)   â”‚      â”‚  3.5mm Audio     â”‚      â”‚ BOARD 2 (S3E)    â”‚
â”‚                  â”‚      â”‚  Cable           â”‚      â”‚                  â”‚
â”‚ â€¢ Store 3 ECG    â”‚  â†’   â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  â†’   â”‚ â€¢ ADC Input      â”‚
â”‚   Waveforms      â”‚      â”‚  (Analog Audio)  â”‚      â”‚ â€¢ CNN Classifier â”‚
â”‚ â€¢ VGA Display    â”‚      â”‚                  â”‚      â”‚ â€¢ Classification â”‚
â”‚ â€¢ User Interface â”‚      â”‚                  â”‚      â”‚                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### **Why TWO Boards + Audio Interface?**
âœ“ **Physical separation** - Independent development & testing  
âœ“ **Standard connection** - 3.5mm cables readily available  
âœ“ **Galvanic isolation** - Reduces electrical noise/interference  
âœ“ **Learn audio I/O in HDL** - Valuable skill (I2S, I2C protocols)  
âœ“ **Easy debugging** - Monitor signal with oscilloscope/audio analyzer  

#### **Key Deliverables (Board 1 - DE2-115)**
1. Store Normal, PVC, AFib ECG waveforms in memory
2. User interface (switches/buttons/LEDs)
3. VGA display showing live scrolling ECG trace
4. **Audio output via 3.5mm jack (WM8731 codec)**
5. Classification result display (from Board 2 feedback)

---

## SLIDE 2: Requirements & System Specifications

### **Technical Requirements**

#### **Hardware Platform - BOARD 1 (My Component)**
- **FPGA**: Altera DE2-115 (Cyclone IV EP4CE115)
  - 114,480 logic elements (**11x more than Spartan-3E!**)
  - 3.98 Mbits M9K Block RAM
  - 4 PLLs for flexible clock generation
  - 50 MHz onboard clock
  - **Built-in WM8731 audio codec with 3.5mm jacks**
- **Available**: COE758 Lab (Engineering Building)

#### **Hardware Platform - BOARD 2 (Team's CNN)**
- **FPGA**: Xilinx Spartan-3E
- **Function**: Receive audio, digitize, run CNN classifier
- **Interface**: 3.5mm audio input â†’ ADC â†’ CNN

#### **ECG Data Specifications**
| Parameter | Value | Rationale |
|-----------|-------|-----------|
| Sample Rate | 360 Hz | MIT-BIH dataset standard |
| Samples/Beat | 360 samples | 1-second window |
| Bit Depth | 12-bit signed | ADC precision + CNN compatibility |
| Waveforms | 3 types | Normal, PVC, AFib |
| Total Memory | ~1.6 KB | Fits in 3 M9K blocks (<1% of available) |

#### **Display Specifications**
| Parameter | Value |
|-----------|-------|
| Resolution | 640 Ã— 480 pixels |
| Refresh Rate | 60 Hz |
| Color Mode | RGB (4-4-4 bit = 10-bit total) |
| Pixel Clock | 25 MHz (from PLL) |

#### **Audio Interface Specifications** â­ **NEW!**
| Parameter | Value | Purpose |
|-----------|-------|---------|
| Codec | WM8731 (on DE2-115) | Digital-to-Analog conversion |
| Protocol | I2S (Inter-IC Sound) | Serial audio data |
| Sample Rate | 48 kHz | Standard audio rate |
| Bit Depth | 16-bit (from 12-bit ECG) | I2S standard |
| Interface | I2C | Codec configuration |
| Physical | 3.5mm stereo cable | Board-to-board connection |

**ECG Transmission**: 360 Hz ECG â†’ Upsample 133x â†’ 48 kHz audio â†’ Analog output

#### **User Interface (DE2-115 has many I/O!)**
- **Inputs**: SW[1:0] (waveform select), KEY[0] (start/pause)
- **Outputs**: 
  - 18 red LEDs (LEDR) - mode, status, audio level meter
  - 9 green LEDs (LEDG) - sample counter, heart rate
  - VGA display
  - 3.5mm audio output

---

## SLIDE 3: System Architecture (Two-Board Design)

### **High-Level Two-Board System**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                    BOARD 1: DE2-115 (Simulation)                  â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘                                                                   â•‘
â•‘  USER INTERFACE          ECG DATA                VGA DISPLAY     â•‘
â•‘  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â•‘
â•‘  â”‚ SW[1:0]   â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚ M9K RAM  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚  Render  â”‚    â•‘
â•‘  â”‚ KEY[0]    â”‚           â”‚ 3Ã—360Ã—12 â”‚           â”‚ 640Ã—480  â”‚    â•‘
â•‘  â”‚ LEDR[17:0]â”‚â—€â”€â”€â”€â”€â”€â”€â”   â”‚ Samples  â”‚           â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜    â•‘
â•‘  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                â”‚          â•‘
â•‘                      â”‚        â”‚                       â”‚          â•‘
â•‘                      â”‚        â”‚ ECG Sample            â–¼          â•‘
â•‘                      â”‚        â”‚ (12-bit @360Hz)   VGA Monitor   â•‘
â•‘                      â”‚        â”‚                                  â•‘
â•‘                      â”‚        â”‚                                  â•‘
â•‘                      â”‚        â–¼                                  â•‘
â•‘  CLOCK MANAGEMENT    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â•‘
â•‘  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚   â”‚  AUDIO OUTPUT       â”‚                â•‘
â•‘  â”‚ 50 MHz       â”‚    â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚                â•‘
â•‘  â”‚    â†“         â”‚    â”‚   â”‚  â”‚ Upsampler     â”‚  â”‚                â•‘
â•‘  â”‚ PLL          â”‚    â”‚   â”‚  â”‚ 360Hzâ†’48kHz   â”‚  â”‚                â•‘
â•‘  â”‚    â†“         â”‚    â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚                â•‘
â•‘  â”‚ 48 MHz â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”˜   â”‚          â”‚          â”‚                â•‘
â•‘  â”‚ 25 MHz       â”‚        â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”  â”‚                â•‘
â•‘  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚  â”‚ I2S Transmit  â”‚  â”‚                â•‘
â•‘                          â”‚  â”‚ (WM8731)      â”‚  â”‚                â•‘
â•‘                          â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚                â•‘
â•‘                          â”‚          â”‚          â”‚                â•‘
â•‘                          â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”  â”‚                â•‘
â•‘                          â”‚  â”‚ I2C Config    â”‚  â”‚                â•‘
â•‘                          â”‚  â”‚ (Codec Init)  â”‚  â”‚                â•‘
â•‘                          â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚                â•‘
â•‘                          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â•‘
â•‘                                     â”‚                           â•‘
â•‘                                     â–¼                           â•‘
â•‘                              [ 3.5mm Jack ]                     â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•‘â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
                                   â•‘ Audio Cable
                                   â•‘ (Analog ECG)
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•‘â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                  â–¼                                  â•‘
â•‘                           [ 3.5mm Jack ]                            â•‘
â•‘                                  â”‚                                  â•‘
â•‘                           â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”                           â•‘
â•‘                           â”‚    ADC      â”‚                           â•‘
â•‘                           â”‚  Line In    â”‚                           â•‘
â•‘                           â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                           â•‘
â•‘                                  â”‚                                  â•‘
â•‘                                  â–¼                                  â•‘
â•‘                     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                      â•‘
â•‘                     â”‚ Signal Conditioning    â”‚                      â•‘
â•‘                     â”‚ â€¢ Downsample 48kâ†’360Hz â”‚                      â•‘
â•‘                     â”‚ â€¢ Extract 12-bit       â”‚                      â•‘
â•‘                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â•‘
â•‘                                â”‚                                    â•‘
â•‘                                â–¼                                    â•‘
â•‘                     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                        â•‘
â•‘                     â”‚   CNN Classifier     â”‚                        â•‘
â•‘                     â”‚ â€¢ Feature Extract    â”‚                        â•‘
â•‘                     â”‚ â€¢ Neural Network     â”‚                        â•‘
â•‘                     â”‚ â€¢ Classification     â”‚                        â•‘
â•‘                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                        â•‘
â•‘                                                                     â•‘
â•‘              BOARD 2: Spartan-3E (CNN - Team)                      â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### **Board 1 (DE2-115) Detailed Block Diagram**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  50MHz Clock â†’ PLL â†’ 48MHz (Audio) + 25MHz (VGA)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚           â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚                                  â”‚
        â–¼                                  â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Audio Path    â”‚                 â”‚  VGA Path     â”‚
â”‚ (48 MHz)      â”‚                 â”‚  (25 MHz)     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

ECG Memory (M9K) â†â”€â”€â”€â”€ User Input (SW, KEY)
     â”‚                         â”‚
     â–¼ (360 Hz sample tick)    â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Upsampler   â”‚          â”‚ VGA Render  â”‚
â”‚ 360â†’48kHz   â”‚          â”‚ Scrolling   â”‚
â”‚ (Ã—133)      â”‚          â”‚ Display     â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
       â”‚                        â”‚
       â–¼                        â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ I2S TX      â”‚          â”‚ VGA Output  â”‚
â”‚ WM8731      â”‚          â”‚ HSYNC/VSYNC â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜          â”‚ RGB[3:0]    â”‚
       â”‚                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â–¼
  3.5mm Jack â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶ To CNN Board
```

### **Data Flow Summary**

1. User selects waveform (switches) â†’ Mode controller
2. Sample generator reads from M9K RAM @ 360 Hz
3. Sample streams to **both**:
   - VGA renderer (local display)
   - Audio upsampler (transmission to CNN board)
4. VGA displays scrolling waveform in real-time
5. Audio upsampler holds each sample for 133 audio frames
6. I2S transmitter sends to WM8731 codec
7. Analog audio exits via 3.5mm jack
8. **CNN board receives audio, digitizes, classifies, returns result**

---

## SLIDE 4: Design Choices, Analysis & Decisions

### **Critical Design Decisions**

#### **1. Board Selection: DE2-115 vs Spartan-3E**

| Feature | DE2-115 (Chosen) | Spartan-3E |
|---------|------------------|------------|
| **Logic Elements** | 114,480 | 10,476 |
| **Memory** | 3.98 Mbits | 360 Kbits |
| **Audio Codec** | âœ“ Built-in WM8731 | âœ— None |
| **VGA Quality** | 10-bit (4-4-4) | 3-bit (1-1-1) |
| **LEDs** | 18 red + 9 green | 4-8 typical |
| **PLLs** | 4 PLLs | 4 DCMs |

**Analysis**: DE2-115 is optimal choice
- **Built-in audio codec** - Key requirement for audio transmission
- **11x more resources** - Massive headroom for features
- **Better VGA quality** - Clearer ECG visualization
- **More I/O** - Better user feedback with many LEDs

**Team Strategy**: Use larger DE2-115 for simulation (my component), reserve Spartan-3E for CNN (team's component)

---

#### **2. Inter-Board Communication: Audio vs. GPIO/UART**

| Method | Complexity | Cable | Isolation | Testability | Education Value |
|--------|------------|-------|-----------|-------------|-----------------|
| **GPIO** | Low | Ribbon cable (12+ wires) | None | Difficult | Low |
| **UART** | Medium | 2-3 wires | Partial | Medium | Medium |
| **Audio** âœ“ | Medium-High | Standard 3.5mm | Excellent | Easy | **High** |

**Choice**: 3.5mm Audio Jack (Analog Transmission)

**Rationale**:
- âœ“ **Standard hardware** - Any 3.5mm stereo cable works
- âœ“ **Physical flexibility** - Boards can be meters apart
- âœ“ **Galvanic isolation** - Audio transformers prevent ground loops
- âœ“ **Easy testing** - Oscilloscope, audio analyzer readily available
- âœ“ **Educational value** - Learn I2S, I2C, audio codec interfacing
- âœ“ **Robust** - Analog transmission less sensitive to digital noise

**Challenges Introduced**:
- Need audio codec on both boards (DE2-115 has WM8731, Spartan-3E needs ADC)
- Requires upsampling (360 Hz â†’ 48 kHz) and downsampling
- Analog signal may have noise (mitigated by differential signaling in audio)

---

#### **3. Audio Sample Rate: 48 kHz Standard**

**Transmission Chain**:
```
ECG: 360 Hz â†’ Upsample Ã—133 â†’ 48 kHz â†’ I2S â†’ WM8731 â†’ Analog â†’ Cable
              (Hold each sample            â†’ 3.5mm Jack
               for 133 periods)
```

**Clock Divider Calculations**:
```
Primary: 50 MHz / 360 Hz = 138,889 â†’ Sample Tick
Audio: 48 kHz (generated by PLL from 50 MHz)
Upsample Ratio: 48,000 / 360 = 133.33 â‰ˆ 133
```

**Why 48 kHz?**
- âœ“ **Standard audio rate** - Native WM8731 support
- âœ“ **Integer upsampling** - 133x clean multiplication
- âœ“ **Sufficient bandwidth** - Nyquist 24 kHz >> 360 Hz ECG spectrum
- âœ“ **Common** - Audio equipment compatibility

**Upsampling Method**: Hold-and-Repeat
```vhdl
-- Each 360 Hz ECG sample held for 133 audio frames
for i in 0 to 132 loop
    audio_output <= ecg_sample;  -- Same value repeated
end loop;
```
- Simple implementation
- Preserves original ECG values exactly
- Easy to downsample on receiving end

---

#### **4. VGA Display Strategy: Scrolling Display (Unchanged)**

| Choice | **Scrolling Display** |
|--------|---------------------|
| **Buffer Size** | 640 samples (1 per pixel) |
| **Update Rate** | 1 new sample every 2.78 ms |
| **Display Rate** | 60 fps (16.68 ms/frame) |

**Advantages**:
âœ“ Real-time "ECG monitor" feel - engaging demo  
âœ“ Simpler rendering logic  
âœ“ Only 640 samples in buffer vs. 307,200 pixels  
âœ“ Continuous demonstration  

**Y-Coordinate Mapping** (Better precision on DE2-115):
```vhdl
y_position = 240 - (ecg_sample / 10)
```
- Centers at Y=240
- 10-bit VGA color allows smoother gradients (vs 3-bit on Spartan)

---

#### **5. Memory Architecture: M9K Block RAM**

| Resource | DE2-115 Usage |
|----------|---------------|
| **ECG Storage** | 3 M9K blocks (3 waveforms Ã— 360 samples) |
| **VGA Buffer** | 2 M9K blocks (640 Ã— 12-bit) |
| **Total Used** | 5 / 432 blocks = **1.2%** âœ“ |

**Analysis**: Trivial resource usage - plenty of headroom for enhancements

---

#### **6. User Interface: Enhanced with More LEDs**

**DE2-115 Advantages**:
- 18 red LEDs + 9 green LEDs (vs 4-8 on Spartan-3E)

**LED Allocation**:
- `LEDR[1:0]`: Waveform mode (00=Normal, 01=PVC, 10=AFib)
- `LEDR[2]`: Playback status (1=playing, 0=paused)
- `LEDR[3]`: Audio output active
- `LEDR[17:4]`: **Audio level meter** (visualize ECG amplitude in real-time)
- `LEDG[8:0]`: Sample counter or heart rate (optional)

**Visual Feedback**: User can see both waveform on VGA AND audio activity on LEDs

---

### **Resource Utilization Analysis**

| Resource | Estimated | Available | % Used | Status |
|----------|-----------|-----------|--------|--------|
| Logic Elements | ~6,000 | 114,480 | 5% | âœ“ Excellent |
| M9K RAM | 5-7 | 432 | 1.5% | âœ“ Excellent |
| PLLs | 1 | 4 | 25% | âœ“ Safe |
| I/O Pins | ~35 | 528 | 7% | âœ“ Excellent |

**Conclusion**: DE2-115 provides massive headroom - can add many enhancements!

---

## SLIDE 5: Technical Challenges & Solutions

### **Challenge 1: Multiple Clock Domains (3 clocks now!)**

**Problem**: 
- System Clock: 50 MHz (sample generation, M9K)
- Audio Clock: 48 MHz (I2S transmission) **NEW!**
- VGA Pixel Clock: 25 MHz (display)

**Solution**: PLL + Dual-Port RAM + Clock Domain Crossing (CDC)
```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
50 MHz Oscillator â”€â–¶â”‚     PLL     â”‚â”€â”¬â”€â–¶ 48 MHz (audio)
                    â”‚  (Altera)   â”‚ â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â–¶ 25 MHz (VGA)

ECG Sample (50 MHz domain)
    â”‚
    â”œâ”€â”€â–¶ VGA Buffer (dual-port RAM)â”€â”€â–¶ Read @ 25 MHz
    â”‚
    â””â”€â”€â–¶ Audio Upsampler (with synchronizer)â”€â”€â–¶ 48 MHz domain
```

**CDC Technique**: 
- Use 2-stage synchronizer for control signals crossing domains
- Dual-port RAM for data (write @ 50 MHz, read @ 25/48 MHz)
- Handshake not needed (consumers slower than producer)

---

### **Challenge 2: Audio Codec Initialization**

**Problem**: WM8731 codec must be configured before use
- Requires I2C protocol (slow serial bus)
- Must set sample rate, format, volume, power-on sequence
- Configuration errors prevent audio output

**Solution**: I2C Master State Machine
```vhdl
State Machine:
IDLE â†’ START â†’ ADDR â†’ ACK â†’ REG â†’ ACK â†’ DATA â†’ ACK â†’ STOP â†’ NEXT
```

**Configuration Sequence** (10 I2C transactions):
1. Reset codec
2. Set Line In levels
3. Set Headphone Out levels  
4. Power on DAC
5. Set I2S format
6. Set sample rate to 48kHz
7. Activate codec

**Verification**: 
- Monitor I2C_SCLK and I2C_SDAT with logic analyzer
- Check for ACK pulses
- Use LED to indicate "codec_ready"

**Fallback**: Manual bit-banging if I2C master has issues

---

### **Challenge 3: ECG-to-Audio Upsampling**

**Problem**: 
- ECG data rate: 360 Hz (one sample every 2.78 ms)
- Audio I2S rate: 48 kHz (one sample every 20.8 Î¼s)
- Need to convert smoothly without artifacts

**Solution**: Hold-and-Repeat (Zero-Order Hold)
```
ECG Sample N: â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ...â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ
              |<--- 133 audio frames --->|

Audio Output: â”Œâ”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€...â”€â”¬â”€â”¬â”€â”
              â””â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€...â”€â”´â”€â”´â”€â”˜
              All 133 frames = same value
```

**Implementation**:
```vhdl
process(clk_48khz)
    if sample_tick_sync = '1' then
        held_sample <= ecg_sample;  -- Latch new
        hold_count <= 0;
    elsif hold_count < 132 then
        hold_count <= hold_count + 1;
        -- held_sample unchanged
    end if;
    
    audio_out <= held_sample & "0000";  -- Pad 12â†’16 bit
end process;
```

**Receiving End**: CNN board downsamples by taking every 133rd sample

---

### **Challenge 4: Real-Time VGA + Audio Simultaneously**

**Problem**: 
- VGA refresh: 60 Hz (high priority for smooth display)
- Audio I2S: 48 kHz (cannot underrun, must be continuous)
- Both share same ECG data source
- Risk of resource contention or timing violations

**Solution**: Parallel Processing with Independent Clock Domains
```
                    ECG Sample Generator
                           â”‚
                           â–¼
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚                         â”‚
       â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
       â”‚  VGA Buffer â”‚           â”‚   Audio     â”‚
       â”‚  Write      â”‚           â”‚  Upsampler  â”‚
       â”‚  @ 50 MHz   â”‚           â”‚  @ 50 MHz   â”‚
       â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
              â”‚                         â”‚
       â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
       â”‚  VGA Buffer â”‚           â”‚   I2S TX    â”‚
       â”‚  Read       â”‚           â”‚  @ 48 MHz   â”‚
       â”‚  @ 25 MHz   â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Key Design**:
- VGA and audio are completely independent
- Both read from same source but different rates
- No blocking or contention (one writes, others read)
- DE2-115 resources easily handle both simultaneously

**Verification**:
- Timing analysis ensures no critical paths
- Simulation verifies both outputs concurrent
- Hardware test confirms smooth VGA + audio

---

### **Challenge 5: Audio Signal Integrity Over Cable**

**Problem**: 
- 3.5mm analog audio susceptible to noise
- Cable quality varies
- Long cables may attenuate signal
- Ground loops possible

**Solution**: Multi-Level Mitigation
1. **Differential signaling** (inherent in audio)
2. **Test with short cable first** (1 meter)
3. **Shielded cable** for longer runs
4. **Signal verification points**:
   - Oscilloscope at DE2-115 output (verify clean waveform)
   - Oscilloscope at Spartan-3E input (verify received signal)
5. **Adjustable gain** - Can configure WM8731 volume

**Acceptance Criteria**: 
- SNR > 40 dB (measured with audio analyzer)
- ECG waveform recognizable on oscilloscope
- CNN can extract samples with <1% error rate

---

## SLIDE 6: Preparedness for COE 70B - Implementation Plan

### **Development Timeline (8-Week Implementation Phase)**

#### **Weeks 1-2: Foundation & Audio Bring-Up** ğŸµ
**Goals**: Audio codec working, can output test tone
- [ ] Quartus project setup for DE2-115
- [ ] PLL configuration (50â†’48 MHz + 50â†’25 MHz)
- [ ] I2C master implementation (WM8731 config)
  - **TEST**: Verify I2C ACK signals with logic analyzer
  - **TEST**: LED indicates codec_ready
- [ ] I2S transmitter basic implementation
  - **TEST**: Output 1 kHz test tone
  - **TEST**: Measure with oscilloscope (sine wave visible)
- [ ] VGA timing generator (reuse proven design)
  - **TEST**: Color bar pattern on monitor

**Milestone**: Audio codec outputs test tone, VGA shows test pattern

---

#### **Weeks 3-4: ECG Data & Audio Transmission** ğŸ“Š
**Goals**: ECG waveforms transmitted via audio
- [ ] ECG memory (M9K) with sample data
  - Convert 3 waveforms from MIT-BIH dataset (Python script)
  - Initialize M9K with .mif files
- [ ] Sample upsampler (360 Hz â†’ 48 kHz)
  - **TEST**: Verify hold-and-repeat logic in simulation
- [ ] Connect ECG â†’ Audio pipeline
  - **HARDWARE TEST**: Output Normal ECG waveform via 3.5mm
  - **TEST**: Verify ECG pattern on oscilloscope (audio output)
  - **TEST**: All 3 waveforms (Normal, PVC, AFib) distinguishable

**Milestone**: Can see ECG waveform in audio signal (oscilloscope)

---

#### **Weeks 5-6: VGA Display & User Interface** ğŸ–¥ï¸
**Goals**: Complete local visualization and control
- [ ] ECG VGA renderer (scrolling display)
  - **TEST**: Static waveform first
  - **TEST**: Scrolling waveform
- [ ] User interface controller (switches, buttons, LEDs)
  - Debouncing for KEY[0]
  - Mode selection SW[1:0]
  - LED status display (mode + audio level meter)
- [ ] Full integration on DE2-115
  - **TEST**: Switch waveforms, see change on both VGA and audio
  - **TEST**: Pause/resume via button
  - **TEST**: Long-run stability (4+ hours)

**Milestone**: Complete DE2-115 system working independently

---

#### **Weeks 7-8: Two-Board Integration & Demo** ğŸ”—
**Goals**: End-to-end system operational
- [ ] **Team Integration Meeting**
  - Define Spartan-3E ADC requirements with Ayoub
  - Agree on audio signal levels, format, timing
  - Plan physical setup for demo
- [ ] **Audio Cable Connection**
  - DE2-115 Line Out â†’ 3.5mm cable â†’ Spartan-3E Line In
  - **TEST**: Signal integrity measurement
  - **TEST**: Verify CNN board receives clean ECG
- [ ] **Classification Integration**
  - Feed Normal ECG â†’ Verify CNN outputs "Normal"
  - Feed PVC â†’ Verify CNN outputs "PVC"
  - Feed AFib â†’ Verify CNN outputs "AFib"
  - Display CNN result on DE2-115 LEDs
- [ ] **Final Demo Preparation**
  - Practice demo flow
  - Prepare backup (video recording)
  - Create demo presentation

**Milestone**: Working two-board demo with CNN classification

---

### **Risk Management**

| Risk | Probability | Impact | Mitigation Strategy |
|------|-------------|--------|---------------------|
| Audio codec config fails | Medium | High | Use Altera examples; fallback to bit-banging |
| Audio signal too noisy | Medium | High | Test with short cable; use shielded cable; adjustable gain |
| PLL lock issues | Low | Medium | Use proven PLL settings; monitor lock status |
| Two-board sync issues | Medium | High | Early integration testing; clear interface spec |
| VGA + Audio simultaneous | Low | Medium | Independent clock domains; verified in timing analysis |

---

### **Success Criteria**

**Minimum Viable Demo** (must-have):
âœ“ DE2-115 displays ECG waveform on VGA  
âœ“ Audio output measurable on oscilloscope  
âœ“ User can select 3 different waveforms  
âœ“ Audio signal reaches CNN board  

**Full Feature Demo** (goal):
âœ“ Smooth VGA scrolling display  
âœ“ Clean audio transmission (CNN correctly classifies)  
âœ“ User interface fully functional (pause, resume, mode select)  
âœ“ LED indicators for mode, status, audio level  
âœ“ Both boards operating together reliably  
âœ“ Classification results displayed on DE2-115  

**Stretch Goals** (if time permits):
â—‹ Line-drawn waveform (smoother VGA trace)  
â—‹ Heart rate calculation displayed on 7-segment  
â—‹ Audio level meter on red LEDs (real-time amplitude)  
â—‹ Classification confidence score on VGA  

---

### **Resource Allocation**

**Lab Access**: COE758 Lab (Engineering Building)
- DE2-115 board with VGA port + audio jacks
- Spartan-3E board (for CNN - team's)
- VGA monitor (640Ã—480 capable)
- Oscilloscope (for audio signal verification)
- Audio cables (3.5mm stereo)
- **Possible**: Audio ADC module if Spartan-3E lacks audio input

**Tools**: 
- Quartus Prime (Altera/Intel)
- ModelSim (simulation)
- Python 3.x (ECG data conversion)
- Git (version control)

**Team Coordination**:
- **Week 3**: Interface spec meeting with Ayoub (CNN team)
- **Week 6**: Integration testing session
- **Week 8**: Joint demo rehearsal
- **Continuous**: Shared GitHub for documentation

---

### **Learning Outcomes Expected**

By end of COE 70B, I will have hands-on experience with:
1. **FPGA Design**: Clock management (PLL), resource optimization
2. **VGA Display**: Timing generation, pixel rendering in HDL
3. **Audio Interfacing** â­: I2S protocol, I2C protocol, codec configuration
4. **Memory Systems**: M9K Block RAM, dual-port RAM, clock domain crossing
5. **Digital Design**: Multi-clock domains, synchronization, upsampling
6. **System Integration**: Two-board interfacing, analog signal transmission
7. **Hardware Debugging**: Logic analyzer, oscilloscope, audio analyzer
8. **Real-World Skills**: Standard interfaces (VGA, audio), signal integrity

**Unique Value**: Audio codec interfacing is rarely taught - valuable industry skill

---

## PRESENTATION NOTES

### **Opening (30 seconds)**
"I'm responsible for the Simulation Component - but now it's a **two-board system**. My DE2-115 board stores ECG waveforms, displays them on VGA, and transmits them via audio jack to our team's Spartan-3E CNN classifier. This audio interface teaches us real-world signal transmission while making our demo interactive and visually engaging."

### **Time Allocation**
- Slide 1 (Problem + Two-Board Concept): 2 min
- Slide 2 (Requirements): 1.5 min  
- Slide 3 (Architecture): 2 min
- Slide 4 (Design Choices - focus on audio!): 2.5 min  
- Slide 5 (Challenges): 1.5 min
- Slide 6 (Implementation Plan): 0.5 min

**Total**: ~10 minutes

### **Q&A Preparation**

**Q1 - Problem Definition (20 points)**
- *Why two boards instead of one?* â†’ Team already using Spartan-3E for CNN; DE2-115 has audio codec
- *Why audio interface?* â†’ Standard connection, isolation, educational value
- *Why these specific waveforms?* â†’ Normal vs abnormal heartbeats (clinical relevance)
- *How does this support overall project?* â†’ Provides test data + visual demo + realistic signal transmission

**Q2 - Design Choices (50 points)** â­ MOST IMPORTANT
- *Why DE2-115 over Spartan-3E for simulation?* â†’ Built-in audio codec, 11x resources, better VGA
- *Why 48 kHz audio for 360 Hz ECG?* â†’ Standard rate, integer upsampling (133x), sufficient bandwidth
- *How does upsampling work?* â†’ Hold each ECG sample for 133 audio frames (zero-order hold)
- *Why not just use GPIO between boards?* â†’ Physical separation, isolation, standard cables, educational
- *What if audio is too noisy?* â†’ Short cable, shielded, adjustable gain, differential signaling
- *How do you handle 3 clock domains?* â†’ PLL for generation, dual-port RAM, CDC synchronizers
- *Why scrolling VGA display?* â†’ Real-time feel, simpler rendering, continuous demo
- *How did you size the buffer?* â†’ 640 samples = 1 per pixel, ~1.8 sec of data
- *Resource usage?* â†’ Only 5-7% of DE2-115 (massive headroom)

**Q4 - COE 70B Preparedness (15 points)**
- *What's your riskiest component?* â†’ Audio codec initialization - mitigated with Altera examples
- *What if audio doesn't work?* â†’ Test with tone generator first; use logic analyzer; fallback to GPIO
- *How will you test audio transmission?* â†’ Oscilloscope on both ends, audio analyzer, SNR measurement
- *Timeline for two-board integration?* â†’ Week 6 (audio ready), Week 7 (CNN ready), Week 8 (full system)
- *What if CNN team not ready?* â†’ Test with loopback (audio out â†’ audio in on same board)

---

### **Key Talking Points to Emphasize**

1. **Two-board architecture** adds complexity but brings realistic system integration experience
2. **Audio interface** is educational gold - learning I2S, I2C, codec configuration
3. **DE2-115** selected specifically for built-in audio codec (WM8731)
4. **Hold-and-repeat upsampling** preserves ECG signal integrity (no interpolation artifacts)
5. **Massive resource headroom** (5% usage) allows for creative enhancements
6. **Standard 3.5mm cable** means easy testing and robust connection

---

**Document Version**: 2.0 (DE2-115 Two-Board Audio Interface)  
**Created**: November 28, 2025  
**Presentation Date**: COE 70A Mid-Term Review  
**Presenter**: Marly - Simulation Component Team  
**Updated For**: DE2-115 + Audio Interface Architecture
