Analysis & Synthesis report for RISC-V
Tue May  9 13:14:31 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state
 10. State Machine - |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for UART_Full_Duplex:UART|UART_Rx:RX
 16. Parameter Settings for User Entity Instance: RISC_V_Core:CORE
 17. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_PC:PCREG
 18. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Adder:PCP4
 19. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:PCOUTMUX
 20. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC
 21. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA
 22. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE
 23. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[0].REG_i
 24. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[1].REG_i
 25. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i
 26. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i
 27. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[4].REG_i
 28. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[5].REG_i
 29. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[6].REG_i
 30. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[7].REG_i
 31. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[8].REG_i
 32. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[9].REG_i
 33. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[10].REG_i
 34. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[11].REG_i
 35. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[12].REG_i
 36. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[13].REG_i
 37. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[14].REG_i
 38. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[15].REG_i
 39. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[16].REG_i
 40. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[17].REG_i
 41. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[18].REG_i
 42. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[19].REG_i
 43. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[20].REG_i
 44. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[21].REG_i
 45. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[22].REG_i
 46. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[23].REG_i
 47. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[24].REG_i
 48. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[25].REG_i
 49. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[26].REG_i
 50. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[27].REG_i
 51. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[28].REG_i
 52. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[29].REG_i
 53. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[30].REG_i
 54. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[31].REG_i
 55. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Hazard_Detection_Unit:HDU
 56. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCA
 57. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCB
 58. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_SHIFTAMNT
 59. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_SIGNEXT
 60. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMWRITE
 61. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMREAD
 62. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_REGWRITE
 63. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_JUMP
 64. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_BRANCH
 65. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_XORZERO
 66. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMTOREG
 67. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_JALRMUX
 68. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL
 69. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC
 70. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1
 71. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2
 72. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA
 73. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA
 74. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCB
 75. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_SHIFTAMNT
 76. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT
 77. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE
 78. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD
 79. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_REGWRITE
 80. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_JUMP
 81. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH
 82. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_XORZERO
 83. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMTOREG
 84. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_JALRMUX
 85. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL
 86. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU
 87. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12
 88. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M0
 89. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M1
 90. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M2
 91. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20
 92. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12
 93. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20
 94. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX
 95. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU
 96. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX
 97. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M0
 98. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M1
 99. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2
100. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Forwarding_Unit:FU
101. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:JALRMUX
102. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Adder:PCBJ
103. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW
104. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M0
105. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M1
106. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M2
107. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW
108. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M0
109. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M1
110. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M2
111. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX
112. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M0
113. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M1
114. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2
115. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX
116. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M0
117. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M1
118. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2
119. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMWRITE
120. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMREAD
121. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_REGWRITE
122. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_JUMP
123. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_BRANCH
124. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_XORZERO
125. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMTOREG
126. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_PCBRA
127. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_ALUOUT
128. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_ZERO
129. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2
130. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA
131. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMWRITE
132. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD
133. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_REGWRITE
134. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_JUMP
135. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_BRANCH
136. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_XORZERO
137. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMTOREG
138. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA
139. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_RWADDRESS
140. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA
141. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_REGWRITE
142. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMTOREG
143. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:WD3MUX
144. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM
145. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX
146. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M0
147. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M1
148. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M2
149. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX
150. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M0
151. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M1
152. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M2
153. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_2_1:PCOUTMUX
154. Parameter Settings for User Entity Instance: ROM_Single_Port:ROM
155. Parameter Settings for User Entity Instance: RAM_Single_Port:RAM
156. Parameter Settings for User Entity Instance: GPIO:IO
157. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXREG
158. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXREG
159. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXRREG
160. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXSREG
161. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG
162. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:RX_REG
163. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:FF_PAR
164. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE
165. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS
166. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Reg_Param:TX_REG
167. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO
168. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE
169. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS
170. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS"
171. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE"
172. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO"
173. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS"
174. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE"
175. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM"
176. Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXRREG"
177. Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXREG"
178. Port Connectivity Checks: "GPIO:IO"
179. Port Connectivity Checks: "Mem_Map_Controler:MM|Mux_2_1:PCOUTMUX"
180. Port Connectivity Checks: "Mem_Map_Controler:MM|Mux_4_1:RXMUX"
181. Port Connectivity Checks: "Mem_Map_Controler:MM"
182. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMTOREG"
183. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_REGWRITE"
184. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA"
185. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_RWADDRESS"
186. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA"
187. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMTOREG"
188. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_XORZERO"
189. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_BRANCH"
190. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_JUMP"
191. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_REGWRITE"
192. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD"
193. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMWRITE"
194. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA"
195. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2"
196. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_ZERO"
197. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_ALUOUT"
198. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_PCBRA"
199. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMTOREG"
200. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_XORZERO"
201. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_BRANCH"
202. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_JUMP"
203. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_REGWRITE"
204. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMREAD"
205. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMWRITE"
206. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:BMUX"
207. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:AMUX"
208. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:BFW"
209. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:AFW"
210. Port Connectivity Checks: "RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX"
211. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20"
212. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12"
213. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20"
214. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12"
215. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL"
216. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_JALRMUX"
217. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMTOREG"
218. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_XORZERO"
219. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH"
220. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_JUMP"
221. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_REGWRITE"
222. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD"
223. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE"
224. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT"
225. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_SHIFTAMNT"
226. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCB"
227. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA"
228. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA"
229. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2"
230. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1"
231. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC"
232. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL"
233. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_JALRMUX"
234. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMTOREG"
235. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_XORZERO"
236. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_BRANCH"
237. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_JUMP"
238. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_REGWRITE"
239. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMREAD"
240. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMWRITE"
241. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_SIGNEXT"
242. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_SHIFTAMNT"
243. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCB"
244. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCA"
245. Port Connectivity Checks: "RISC_V_Core:CORE|Adder:PCP4"
246. Port Connectivity Checks: "RISC_V_Core:CORE"
247. Post-Synthesis Netlist Statistics for Top Partition
248. Elapsed Time Per Partition
249. Analysis & Synthesis Messages
250. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May  9 13:14:30 2023       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; RISC-V                                      ;
; Top-level Entity Name           ; RISC_V_Pipeline                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3590                                        ;
; Total pins                      ; 28                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; RISC_V_Pipeline    ; RISC-V             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 6                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+-------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+-------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; ../src/RISC_V_Pipeline.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv           ;         ;
; ../src/RISC_V_Core.sv               ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv               ;         ;
; ../src/Forwarding_Unit.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Forwarding_Unit.sv           ;         ;
; ../src/RISC_V_Pipeline.txt          ; yes             ; User File                    ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.txt          ;         ;
; ../src/PC_Src.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Src.sv                    ;         ;
; ../src/Reg_SP_Param.sv              ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_SP_Param.sv              ;         ;
; ../src/Reg_GP_Param.sv              ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_GP_Param.sv              ;         ;
; ../src/Hazard_Detection_Unit.sv     ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Hazard_Detection_Unit.sv     ;         ;
; ../src/Adder.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Adder.sv                     ;         ;
; ../src/UART_Tx.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv                   ;         ;
; ../src/UART_Rx.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv                   ;         ;
; ../src/UART_pkg.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_pkg.sv                  ;         ;
; ../src/UART_Full_Duplex.sv          ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv          ;         ;
; ../src/Reg_Neg_Param.sv             ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Neg_Param.sv             ;         ;
; ../src/Shift_Register_R_Param.sv    ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_R_Param.sv    ;         ;
; ../src/Shift_Register_PISO_Param.sv ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_PISO_Param.sv ;         ;
; ../src/FSM_UART_Tx.sv               ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Tx.sv               ;         ;
; ../src/FSM_UART_Rx.sv               ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Rx.sv               ;         ;
; ../src/Bit_Rate_Pulse.sv            ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Bit_Rate_Pulse.sv            ;         ;
; ../src/Sign_Ext_Unit.sv             ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv             ;         ;
; ../src/Sign_Ext.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext.sv                  ;         ;
; ../src/Shifts.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shifts.sv                    ;         ;
; ../src/Shift_Unit.sv                ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv                ;         ;
; ../src/ROM_Single_Port.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv           ;         ;
; ../src/RISC_V_mem.txt               ; yes             ; User File                    ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_mem.txt               ;         ;
; ../src/Regs.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Regs.sv                      ;         ;
; ../src/Reg_PC.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_PC.sv                    ;         ;
; ../src/Reg_Param.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Param.sv                 ;         ;
; ../src/Reg_File.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv                  ;         ;
; ../src/RAM_Single_Port.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv           ;         ;
; ../src/PC_Enable.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Enable.sv                 ;         ;
; ../src/Mux_4_1.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv                   ;         ;
; ../src/Mux_2_1.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_2_1.sv                   ;         ;
; ../src/Mem_Map_Controler.sv         ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler.sv         ;         ;
; ../src/GPIO.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv                      ;         ;
; ../src/Counter_Param.sv             ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Counter_Param.sv             ;         ;
; ../src/Control_Unit_defs.sv         ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_defs.sv         ;         ;
; ../src/Control_Unit.sv              ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv              ;         ;
; ../src/ALU_sel.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU_sel.sv                   ;         ;
; ../src/ALU.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU.sv                       ;         ;
+-------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2943      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2842      ;
;     -- 7 input functions                    ; 36        ;
;     -- 6 input functions                    ; 1932      ;
;     -- 5 input functions                    ; 333       ;
;     -- 4 input functions                    ; 118       ;
;     -- <=3 input functions                  ; 423       ;
;                                             ;           ;
; Dedicated logic registers                   ; 3590      ;
;                                             ;           ;
; I/O pins                                    ; 28        ;
;                                             ;           ;
; Total DSP Blocks                            ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3591      ;
; Total fan-out                               ; 27375     ;
; Average fan-out                             ; 4.22      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Entity Name               ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+---------------------------+--------------+
; |RISC_V_Pipeline                            ; 2842 (0)            ; 3590 (0)                  ; 0                 ; 2          ; 28   ; 0            ; |RISC_V_Pipeline                                                                   ; RISC_V_Pipeline           ; work         ;
;    |GPIO:IO|                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|GPIO:IO                                                           ; GPIO                      ; work         ;
;    |Mem_Map_Controler:MM|                   ; 33 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Mem_Map_Controler:MM                                              ; Mem_Map_Controler         ; work         ;
;       |Mux_2_1:PCOUTMUX|                    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Mem_Map_Controler:MM|Mux_2_1:PCOUTMUX                             ; Mux_2_1                   ; work         ;
;       |Mux_4_1:MEMMUX|                      ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Mem_Map_Controler:MM|Mux_4_1:MEMMUX                               ; Mux_4_1                   ; work         ;
;          |Mux_2_1:M2|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M2                    ; Mux_2_1                   ; work         ;
;    |RAM_Single_Port:RAM|                    ; 800 (800)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RAM_Single_Port:RAM                                               ; RAM_Single_Port           ; work         ;
;    |RISC_V_Core:CORE|                       ; 1836 (4)            ; 1433 (0)                  ; 0                 ; 2          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE                                                  ; RISC_V_Core               ; work         ;
;       |ALU:ALURISCV|                        ; 629 (629)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV                                     ; ALU                       ; work         ;
;       |Adder:PCBJ|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Adder:PCBJ                                       ; Adder                     ; work         ;
;       |Adder:PCP4|                          ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Adder:PCP4                                       ; Adder                     ; work         ;
;       |Control_Unit:CU|                     ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Control_Unit:CU                                  ; Control_Unit              ; work         ;
;       |Forwarding_Unit:FU|                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Forwarding_Unit:FU                               ; Forwarding_Unit           ; work         ;
;       |Hazard_Detection_Unit:HDU|           ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Hazard_Detection_Unit:HDU                        ; Hazard_Detection_Unit     ; work         ;
;       |Mux_2_1:JALRMUX|                     ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:JALRMUX                                  ; Mux_2_1                   ; work         ;
;       |Mux_2_1:NOP_BRANCH|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_BRANCH                               ; Mux_2_1                   ; work         ;
;       |Mux_2_1:NOP_JUMP|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_JUMP                                 ; Mux_2_1                   ; work         ;
;       |Mux_2_1:NOP_MEMREAD|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_MEMREAD                              ; Mux_2_1                   ; work         ;
;       |Mux_2_1:NOP_MEMWRITE|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_MEMWRITE                             ; Mux_2_1                   ; work         ;
;       |Mux_2_1:NOP_REGWRITE|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_REGWRITE                             ; Mux_2_1                   ; work         ;
;       |Mux_2_1:NOP_XORZERO|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:NOP_XORZERO                              ; Mux_2_1                   ; work         ;
;       |Mux_2_1:STALL_ALUCONTROL|            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL                         ; Mux_2_1                   ; work         ;
;       |Mux_2_1:STALL_ALUSRCB|               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCB                            ; Mux_2_1                   ; work         ;
;       |Mux_2_1:STALL_XORZERO|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:STALL_XORZERO                            ; Mux_2_1                   ; work         ;
;       |Mux_2_1:WD3MUX|                      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_2_1:WD3MUX                                   ; Mux_2_1                   ; work         ;
;       |Mux_4_1:AMUX|                        ; 92 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:AMUX                                     ; Mux_4_1                   ; work         ;
;          |Mux_2_1:M2|                       ; 92 (92)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2                          ; Mux_2_1                   ; work         ;
;       |Mux_4_1:BFW|                         ; 64 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BFW                                      ; Mux_4_1                   ; work         ;
;          |Mux_2_1:M2|                       ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M2                           ; Mux_2_1                   ; work         ;
;       |Mux_4_1:BMUX|                        ; 41 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BMUX                                     ; Mux_4_1                   ; work         ;
;          |Mux_2_1:M2|                       ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2                          ; Mux_2_1                   ; work         ;
;       |PC_Src:PCSRC|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|PC_Src:PCSRC                                     ; PC_Src                    ; work         ;
;       |Reg_File:REGFILE|                    ; 773 (743)           ; 1024 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE                                 ; Reg_File                  ; work         ;
;          |Reg_GP_Param:GENREGS[3].REG_i|    ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i   ; Reg_GP_Param              ; work         ;
;          |Reg_Param:GENREGS[0].REG_i|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[0].REG_i      ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[10].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[10].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[11].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[11].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[12].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[12].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[13].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[13].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[14].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[14].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[15].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[15].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[16].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[16].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[17].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[17].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[18].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[18].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[19].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[19].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[1].REG_i|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[1].REG_i      ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[20].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[20].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[21].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[21].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[22].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[22].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[23].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[23].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[24].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[24].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[25].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[25].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[26].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[26].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[27].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[27].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[28].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[28].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[29].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[29].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[30].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[30].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[31].REG_i|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[31].REG_i     ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[4].REG_i|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[4].REG_i      ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[5].REG_i|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[5].REG_i      ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[6].REG_i|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[6].REG_i      ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[7].REG_i|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[7].REG_i      ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[8].REG_i|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[8].REG_i      ; Reg_Param                 ; work         ;
;          |Reg_Param:GENREGS[9].REG_i|       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[9].REG_i      ; Reg_Param                 ; work         ;
;          |Reg_SP_Param:GENREGS[2].REG_i|    ; 28 (28)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i   ; Reg_SP_Param              ; work         ;
;       |Reg_Neg_Param:D_E_ALUCONTROL|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL                     ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_ALUSRCA|           ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA                        ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_ALUSRCB|           ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCB                        ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_BRANCH|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH                         ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_INSTRDATA|         ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA                      ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_JALRMUX|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_JALRMUX                        ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_JUMP|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_JUMP                           ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_MEMREAD|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD                        ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_MEMWRITE|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE                       ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_PC|                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC                             ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_RD1|               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1                            ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_RD2|               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2                            ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_REGWRITE|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_REGWRITE                       ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_SHIFTAMNT|         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_SHIFTAMNT                      ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_SIGNEXT|           ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT                        ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:D_E_XORZERO|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_XORZERO                        ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:E_M_ALUOUT|            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_ALUOUT                         ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:E_M_BRANCH|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_BRANCH                         ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:E_M_INSTRDATA|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA                      ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:E_M_JUMP|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_JUMP                           ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:E_M_MEMREAD|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD                        ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:E_M_MEMWRITE|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMWRITE                       ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:E_M_PCBRA|             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_PCBRA                          ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:E_M_RD2|               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2                            ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:E_M_REGWRITE|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_REGWRITE                       ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:E_M_XORZERO|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_XORZERO                        ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:E_M_ZERO|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:E_M_ZERO                           ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:F_D_INSTRDATA|         ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA                      ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:F_D_PC|                ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC                             ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:M_W_INSTRDATA|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA                      ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:M_W_MEMDATA|           ; 3 (3)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA                        ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:M_W_MEMTOREG|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMTOREG                       ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:M_W_REGWRITE|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_REGWRITE                       ; Reg_Neg_Param             ; work         ;
;       |Reg_Neg_Param:M_W_RWADDRESS|         ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_RWADDRESS                      ; Reg_Neg_Param             ; work         ;
;       |Reg_PC:PCREG|                        ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_PC:PCREG                                     ; Reg_PC                    ; work         ;
;       |Shift_Unit:SU|                       ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Shift_Unit:SU                                    ; Shift_Unit                ; work         ;
;          |Mux_4_1:MUX|                      ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX                        ; Mux_4_1                   ; work         ;
;             |Mux_2_1:M2|                    ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2             ; Mux_2_1                   ; work         ;
;       |Sign_Ext_Unit:SEU|                   ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Sign_Ext_Unit:SEU                                ; Sign_Ext_Unit             ; work         ;
;          |Mux_2_1:MUX|                      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX                    ; Mux_2_1                   ; work         ;
;    |ROM_Single_Port:ROM|                    ; 79 (79)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|ROM_Single_Port:ROM                                               ; ROM_Single_Port           ; work         ;
;    |UART_Full_Duplex:UART|                  ; 94 (2)              ; 101 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART                                             ; UART_Full_Duplex          ; work         ;
;       |Reg_Param:RXREG|                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|Reg_Param:RXREG                             ; Reg_Param                 ; work         ;
;       |Reg_Param:RXRREG|                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|Reg_Param:RXRREG                            ; Reg_Param                 ; work         ;
;       |Reg_Param:TXREG|                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|Reg_Param:TXREG                             ; Reg_Param                 ; work         ;
;       |Reg_Param:TXSREG|                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|Reg_Param:TXSREG                            ; Reg_Param                 ; work         ;
;       |UART_Rx:RX|                          ; 47 (11)             ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX                                  ; UART_Rx                   ; work         ;
;          |Bit_Rate_Pulse:BR_PULSE|          ; 19 (19)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE          ; Bit_Rate_Pulse            ; work         ;
;          |Counter_Param:COUNT_BITS|         ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS         ; Counter_Param             ; work         ;
;          |FSM_UART_Rx:FSM|                  ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM                  ; FSM_UART_Rx               ; work         ;
;          |Reg_Param:FF_PAR|                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:FF_PAR                 ; Reg_Param                 ; work         ;
;          |Reg_Param:RX_REG|                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:RX_REG                 ; Reg_Param                 ; work         ;
;          |Shift_Register_R_Param:SHIFT_REG| ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG ; Shift_Register_R_Param    ; work         ;
;       |UART_Tx:TX|                          ; 43 (1)              ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX                                  ; UART_Tx                   ; work         ;
;          |Bit_Rate_Pulse:BR_PULSE|          ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE          ; Bit_Rate_Pulse            ; work         ;
;          |Counter_Param:COUNT_BITS|         ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS         ; Counter_Param             ; work         ;
;          |FSM_UART_Tx:FSM_Tx|               ; 12 (12)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx               ; FSM_UART_Tx               ; work         ;
;          |Reg_Param:TX_REG|                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|Reg_Param:TX_REG                 ; Reg_Param                 ; work         ;
;          |Shift_Register_PISO_Param:PISO|   ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO   ; Shift_Register_PISO_Param ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state                                      ;
+--------------------+-----------------+------------------+--------------------+------------------+-----------------+----------------+
; Name               ; tx_state.STOP_S ; tx_state.SHIFT_S ; tx_state.tx_BITS_S ; tx_state.START_S ; tx_state.SEND_S ; tx_state.INI_S ;
+--------------------+-----------------+------------------+--------------------+------------------+-----------------+----------------+
; tx_state.INI_S     ; 0               ; 0                ; 0                  ; 0                ; 0               ; 0              ;
; tx_state.SEND_S    ; 0               ; 0                ; 0                  ; 0                ; 1               ; 1              ;
; tx_state.START_S   ; 0               ; 0                ; 0                  ; 1                ; 0               ; 1              ;
; tx_state.tx_BITS_S ; 0               ; 0                ; 1                  ; 0                ; 0               ; 1              ;
; tx_state.SHIFT_S   ; 0               ; 1                ; 0                  ; 0                ; 0               ; 1              ;
; tx_state.STOP_S    ; 1               ; 0                ; 0                  ; 0                ; 0               ; 1              ;
+--------------------+-----------------+------------------+--------------------+------------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state                                                                                                 ;
+----------------------------+-------------------------+-------------------+----------------------------+--------------------------+--------------------+--------------------+---------------+
; Name                       ; Rx_state.SAVE_DATA_BITS ; Rx_state.STOP_BIT ; Rx_state.WAIT_DATA_BIT_END ; Rx_state.SAMPLE_DATA_BIT ; Rx_state.DATA_BITS ; Rx_state.START_BIT ; Rx_state.INIT ;
+----------------------------+-------------------------+-------------------+----------------------------+--------------------------+--------------------+--------------------+---------------+
; Rx_state.INIT              ; 0                       ; 0                 ; 0                          ; 0                        ; 0                  ; 0                  ; 0             ;
; Rx_state.START_BIT         ; 0                       ; 0                 ; 0                          ; 0                        ; 0                  ; 1                  ; 1             ;
; Rx_state.DATA_BITS         ; 0                       ; 0                 ; 0                          ; 0                        ; 1                  ; 0                  ; 1             ;
; Rx_state.SAMPLE_DATA_BIT   ; 0                       ; 0                 ; 0                          ; 1                        ; 0                  ; 0                  ; 1             ;
; Rx_state.WAIT_DATA_BIT_END ; 0                       ; 0                 ; 1                          ; 0                        ; 0                  ; 0                  ; 1             ;
; Rx_state.STOP_BIT          ; 0                       ; 1                 ; 0                          ; 0                        ; 0                  ; 0                  ; 1             ;
; Rx_state.SAVE_DATA_BITS    ; 1                       ; 0                 ; 0                          ; 0                        ; 0                  ; 0                  ; 1             ;
+----------------------------+-------------------------+-------------------+----------------------------+--------------------------+--------------------+--------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+--------------------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                            ; Reason for Removal                                             ;
+--------------------------------------------------------------------------+----------------------------------------------------------------+
; RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT|Q[1]                          ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH|Q[0]     ;
; RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMTOREG|Q[0]                         ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD|Q[0]    ;
; RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMTOREG|Q[0]                         ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD|Q[0]    ;
; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[1]                        ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[0]  ;
; RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[28..30]                   ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA|Q[31] ;
; RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[28..30]                   ; Merged with RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA|Q[31] ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[10] ; Stuck at VCC due to stuck port data_in                         ;
; UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state~4           ; Lost fanout                                                    ;
; UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state~5           ; Lost fanout                                                    ;
; UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state~6           ; Lost fanout                                                    ;
; UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state~4              ; Lost fanout                                                    ;
; UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state~5              ; Lost fanout                                                    ;
; UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state~6              ; Lost fanout                                                    ;
; Total Number of Removed Registers = 17                                   ;                                                                ;
+--------------------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3590  ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 1534  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3216  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                      ;
+-------------------------------------------------------------------------+---------+
; Inverted Register                                                       ; Fan out ;
+-------------------------------------------------------------------------+---------+
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[0] ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[1] ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[2] ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[3] ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[4]    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[17]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[15]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i|Q[15]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[5]    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[19]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[18]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[9]    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[8]    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[7]    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[6]    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[16]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[11]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[10]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[27]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[24]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[23]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[22]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[21]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[20]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[30]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[29]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[28]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i|Q[28]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[26]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[25]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[14]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[13]   ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[3]    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i|Q[2]    ; 2       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[4] ; 1       ;
; RISC_V_Core:CORE|Reg_PC:PCREG|Q[22]                                     ; 3       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[5] ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[6] ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[7] ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[8] ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[9] ; 1       ;
; Total number of inverted registers = 41                                 ;         ;
+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA|Q[10]                        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA|Q[7]                         ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2|Q[29]                            ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1|Q[0]                             ;
; 66:1               ; 2 bits    ; 88 LEs        ; 12 LEs               ; 76 LEs                 ; Yes        ; |RISC_V_Pipeline|RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL|Q[3]                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RISC_V_Pipeline|UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[1] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M2|Q[14]                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2|Q[3]                           ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2|Q[24]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX|Q[13]                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2|Q[7]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2|Q[17]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftLeft0                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftLeft0                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftLeft0                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftRight0                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftRight1                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftLeft0                                ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|ShiftRight1                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX|Q[6]                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX|Q[2]                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2|Q[2]                           ;
; 40:1               ; 5 bits    ; 130 LEs       ; 80 LEs               ; 50 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux23                                     ;
; 41:1               ; 8 bits    ; 216 LEs       ; 128 LEs              ; 88 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux13                                     ;
; 42:1               ; 2 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux21                                     ;
; 40:1               ; 3 bits    ; 78 LEs        ; 48 LEs               ; 30 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux17                                     ;
; 43:1               ; 3 bits    ; 84 LEs        ; 54 LEs               ; 30 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux30                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 34 LEs               ; 22 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux5                                      ;
; 44:1               ; 3 bits    ; 87 LEs        ; 54 LEs               ; 33 LEs                 ; No         ; |RISC_V_Pipeline|RISC_V_Core:CORE|ALU:ALURISCV|Mux3                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for UART_Full_Duplex:UART|UART_Rx:RX ;
+------------------------------+-------+------+-----------+
; Assignment                   ; Value ; From ; To        ;
+------------------------------+-------+------+-----------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[8] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[8] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[0] ;
+------------------------------+-------+------+-----------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                       ;
; ADDR_WIDTH     ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_PC:PCREG ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Adder:PCP4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:PCOUTMUX ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:F_D_INSTRDATA ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ADDRESS_WIDTH  ; 5     ; Signed Integer                                        ;
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[0].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[1].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[4].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[5].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[6].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[7].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[8].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[9].REG_i ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[10].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[11].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[12].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[13].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[14].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[15].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[16].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[17].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[18].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[19].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[20].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[21].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[22].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[23].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[24].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[25].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[26].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[27].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[28].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[29].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[30].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[31].REG_i ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Hazard_Detection_Unit:HDU ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCA ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCB ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_SHIFTAMNT ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_SIGNEXT ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 3     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMWRITE ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMREAD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_REGWRITE ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_JUMP ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_BRANCH ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_XORZERO ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_MEMTOREG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_JALRMUX ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCB ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_SHIFTAMNT ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 3     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_REGWRITE ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_JUMP ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_XORZERO ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMTOREG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_JALRMUX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; IN_WIDTH_1     ; 12    ; Signed Integer                                         ;
; IN_WIDTH_2     ; 20    ; Signed Integer                                         ;
; OUT_WIDTH      ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH     ; 20    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                       ;
; OUT_WIDTH      ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IN_WIDTH       ; 20    ; Signed Integer                                                       ;
; OUT_WIDTH      ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Forwarding_Unit:FU ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:JALRMUX ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Adder:PCBJ ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AFW|Mux_2_1:M2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BFW|Mux_2_1:M2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMWRITE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMREAD ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_REGWRITE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_JUMP ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_BRANCH ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_XORZERO ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:NOP_MEMTOREG ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_PCBRA ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_ALUOUT ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_ZERO ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMWRITE ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_REGWRITE ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_JUMP ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_BRANCH ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_XORZERO ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMTOREG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_RWADDRESS ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_REGWRITE ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMTOREG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:WD3MUX ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                           ;
; ADDR_WIDTH     ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_2_1:PCOUTMUX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Single_Port:ROM ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_Single_Port:RAM ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                          ;
; ADDR_WIDTH     ; 6     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:IO ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXREG ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXREG ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXRREG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXSREG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 9     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:RX_REG ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:FF_PAR ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DELAY_COUNTS   ; 5210  ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; MAX_COUNT      ; 16    ; Signed Integer                                                                ;
; NUM_BITS       ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Reg_Param:TX_REG ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; NUM_BITS       ; 11    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DELAY_COUNTS   ; 5210  ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; MAX_COUNT      ; 16    ; Signed Integer                                                                ;
; NUM_BITS       ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS"                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; max_cnt_hit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                             ;
+--------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO" ;
+-------+-------+----------+------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                          ;
+-------+-------+----------+------------------------------------------------------------------+
; D[10] ; Input ; Info     ; Stuck at VCC                                                     ;
; D[0]  ; Input ; Info     ; Stuck at GND                                                     ;
+-------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS"                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; max_cnt_hit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                             ;
+--------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM"                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Tx_Data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXRREG" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; D    ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXREG" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO"                                                                                                                                                                                 ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_Data  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; GPIO_toMem ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Map_Controler:MM|Mux_2_1:PCOUTMUX" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Map_Controler:MM|Mux_4_1:RXMUX" ;
+----------+-------+----------+----------------------------------+
; Port     ; Type  ; Severity ; Details                          ;
+----------+-------+----------+----------------------------------+
; A        ; Input ; Info     ; Stuck at GND                     ;
; B[31..1] ; Input ; Info     ; Stuck at GND                     ;
; C[31..8] ; Input ; Info     ; Stuck at GND                     ;
; D[31..1] ; Input ; Info     ; Stuck at GND                     ;
+----------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Map_Controler:MM"                                                                          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ReadGPIO[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DataGPIO[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AddrRAM[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AddrRAM[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMTOREG" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_REGWRITE" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_INSTRDATA"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; en        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Q[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q[6..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_RWADDRESS" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:M_W_MEMDATA" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMTOREG" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_XORZERO" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_BRANCH" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_JUMP" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_REGWRITE" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMREAD" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_MEMWRITE" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_INSTRDATA" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_RD2" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_ZERO" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_ALUOUT" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:E_M_PCBRA" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                               ;
+------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMTOREG" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_XORZERO" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_BRANCH" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_JUMP" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_REGWRITE" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMREAD" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:NOP_MEMWRITE" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:BMUX" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND                ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                ;
; B[2]     ; Input ; Info     ; Stuck at VCC                ;
; D[31..5] ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:AMUX" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; C    ; Input ; Info     ; Stuck at GND                    ;
; D    ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:BFW" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; D    ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:AFW" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; D    ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX" ;
+----------+-------+----------+------------------------------------------+
; Port     ; Type  ; Severity ; Details                                  ;
+----------+-------+----------+------------------------------------------+
; B[0]     ; Input ; Info     ; Stuck at GND                             ;
; C[1..0]  ; Input ; Info     ; Stuck at GND                             ;
; D[11..0] ; Input ; Info     ; Stuck at GND                             ;
+----------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20"                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12"                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20"                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (20 bits) is smaller than the port expression (32 bits) it drives.  The 12 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12"                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; Q    ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (32 bits) it drives.  The 20 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                    ;
+------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_JALRMUX" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMTOREG" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_XORZERO" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_BRANCH" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_JUMP" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_REGWRITE" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMREAD" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_SHIFTAMNT" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCB" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_INSTRDATA" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD2" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_RD1" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Neg_Param:D_E_PC" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_JALRMUX" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMTOREG" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_XORZERO" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_BRANCH" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_JUMP" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_REGWRITE" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMREAD" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_MEMWRITE" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_SIGNEXT" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_SHIFTAMNT" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCB" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCA" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Adder:PCP4" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND              ;
; b[1..0]  ; Input ; Info     ; Stuck at GND              ;
; b[2]     ; Input ; Info     ; Stuck at VCC              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; PC[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PC[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3590                        ;
;     CLR               ; 247                         ;
;     CLR SCLR          ; 127                         ;
;     ENA               ; 2056                        ;
;     ENA CLR           ; 1130                        ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 29                          ;
; arriav_lcell_comb     ; 2844                        ;
;     arith             ; 167                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 15                          ;
;         4 data inputs ; 19                          ;
;         5 data inputs ; 76                          ;
;     extend            ; 36                          ;
;         7 data inputs ; 36                          ;
;     normal            ; 2641                        ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 229                         ;
;         4 data inputs ; 99                          ;
;         5 data inputs ; 257                         ;
;         6 data inputs ; 1932                        ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 28                          ;
;                       ;                             ;
; Max LUT depth         ; 13.20                       ;
; Average LUT depth     ; 4.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Tue May  9 13:14:10 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_pipeline.sv
    Info (12023): Found entity 1: RISC_V_Pipeline File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_core.sv
    Info (12023): Found entity 1: RISC_V_Core File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/forwarding_unit.sv
    Info (12023): Found entity 1: Forwarding_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Forwarding_Unit.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/pc_src.sv
    Info (12023): Found entity 1: PC_Src File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Src.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_sp_param.sv
    Info (12023): Found entity 1: Reg_SP_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_SP_Param.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_gp_param.sv
    Info (12023): Found entity 1: Reg_GP_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_GP_Param.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/hazard_detection_unit.sv
    Info (12023): Found entity 1: Hazard_Detection_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Hazard_Detection_Unit.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler_mul.sv
    Info (12023): Found entity 1: Mem_Map_Controler_Mul File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler_Mul.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/adder.sv
    Info (12023): Found entity 1: Adder File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Adder.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_word_fsm.sv
    Info (12023): Found entity 1: UART_Word_FSM File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Word_FSM.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_tx.sv
    Info (12023): Found entity 1: UART_Tx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_rx.sv
    Info (12023): Found entity 1: UART_Rx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_pkg.sv
    Info (12022): Found design unit 1: UART_pkg (SystemVerilog) File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_pkg.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_full_duplex.sv
    Info (12023): Found entity 1: UART_Full_Duplex File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_neg_param.sv
    Info (12023): Found entity 1: Reg_Neg_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Neg_Param.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_register_r_param.sv
    Info (12023): Found entity 1: Shift_Register_R_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_R_Param.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_register_piso_param.sv
    Info (12023): Found entity 1: Shift_Register_PISO_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_PISO_Param.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_tx.sv
    Info (12023): Found entity 1: FSM_UART_Tx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Tx.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_rx.sv
    Info (12023): Found entity 1: FSM_UART_Rx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Rx.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/bit_rate_pulse.sv
    Info (12023): Found entity 1: Bit_Rate_Pulse File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Bit_Rate_Pulse.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/sign_ext_unit.sv
    Info (12023): Found entity 1: Sign_Ext_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/sign_ext.sv
    Info (12023): Found entity 1: Sign_Ext File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shifts.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_unit.sv
    Info (12023): Found entity 1: Shift_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/rom_single_port.sv
    Info (12023): Found entity 1: ROM_Single_Port File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/regs.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_pc.sv
    Info (12023): Found entity 1: Reg_PC File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_PC.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_param.sv
    Info (12023): Found entity 1: Reg_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Param.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_file_tb.sv
    Info (12023): Found entity 1: Reg_File_tb File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File_tb.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_file.sv
    Info (12023): Found entity 1: Reg_File File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/ram_single_port.sv
    Info (12023): Found entity 1: RAM_Single_Port File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/pc_enable.sv
    Info (12023): Found entity 1: PC_Enable File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Enable.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mux_4_1.sv
    Info (12023): Found entity 1: Mux_4_1 File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mux_2_1.sv
    Info (12023): Found entity 1: Mux_2_1 File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_2_1.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler.sv
    Info (12023): Found entity 1: Mem_Map_Controler File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/gpio.sv
    Info (12023): Found entity 1: GPIO File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/counter_param.sv
    Info (12023): Found entity 1: Counter_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Counter_Param.sv Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit_enum.sv
    Info (12022): Found design unit 1: Control_Unit_enum (SystemVerilog) File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_enum.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit_defs.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/clk_div.sv
    Info (12023): Found entity 1: Clk_Div File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Clk_Div.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu_tb.sv
    Info (12023): Found entity 1: ALU_tb File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU_tb.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu_sel.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu.sv
    Info (12023): Found entity 1: ALU File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU.sv Line: 9
Warning (10236): Verilog HDL Implicit Net warning at UART_Tx.sv(44): created implicit net for "bit_count_enable_w" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 44
Warning (10037): Verilog HDL or VHDL warning at GPIO.sv(24): conditional expression evaluates to a constant File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv Line: 24
Info (12127): Elaborating entity "RISC_V_Pipeline" for the top level hierarchy
Info (12128): Elaborating entity "RISC_V_Core" for hierarchy "RISC_V_Core:CORE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 61
Info (12128): Elaborating entity "Reg_PC" for hierarchy "RISC_V_Core:CORE|Reg_PC:PCREG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 132
Info (12128): Elaborating entity "PC_Enable" for hierarchy "RISC_V_Core:CORE|PC_Enable:PCEN" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 139
Info (12128): Elaborating entity "Adder" for hierarchy "RISC_V_Core:CORE|Adder:PCP4" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 146
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Mux_2_1:PCOUTMUX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 154
Info (12128): Elaborating entity "Reg_Neg_Param" for hierarchy "RISC_V_Core:CORE|Reg_Neg_Param:F_D_PC" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 167
Info (12128): Elaborating entity "Control_Unit" for hierarchy "RISC_V_Core:CORE|Control_Unit:CU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 203
Info (12128): Elaborating entity "Reg_File" for hierarchy "RISC_V_Core:CORE|Reg_File:REGFILE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 216
Info (12128): Elaborating entity "Reg_Param" for hierarchy "RISC_V_Core:CORE|Reg_File:REGFILE|Reg_Param:GENREGS[0].REG_i" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv Line: 54
Info (12128): Elaborating entity "Reg_SP_Param" for hierarchy "RISC_V_Core:CORE|Reg_File:REGFILE|Reg_SP_Param:GENREGS[2].REG_i" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv Line: 36
Info (12128): Elaborating entity "Reg_GP_Param" for hierarchy "RISC_V_Core:CORE|Reg_File:REGFILE|Reg_GP_Param:GENREGS[3].REG_i" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv Line: 45
Info (12128): Elaborating entity "Hazard_Detection_Unit" for hierarchy "RISC_V_Core:CORE|Hazard_Detection_Unit:HDU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 227
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Mux_2_1:STALL_ALUSRCA" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 235
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Mux_2_1:STALL_SIGNEXT" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 253
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Mux_2_1:STALL_MEMWRITE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 259
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Mux_2_1:STALL_ALUCONTROL" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 307
Info (12128): Elaborating entity "Reg_Neg_Param" for hierarchy "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUSRCA" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 356
Info (12128): Elaborating entity "Reg_Neg_Param" for hierarchy "RISC_V_Core:CORE|Reg_Neg_Param:D_E_SIGNEXT" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 377
Info (12128): Elaborating entity "Reg_Neg_Param" for hierarchy "RISC_V_Core:CORE|Reg_Neg_Param:D_E_MEMWRITE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 384
Info (12128): Elaborating entity "Reg_Neg_Param" for hierarchy "RISC_V_Core:CORE|Reg_Neg_Param:D_E_ALUCONTROL" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 440
Info (12128): Elaborating entity "Sign_Ext_Unit" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 455
Info (12128): Elaborating entity "Mux_4_1" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 31
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M0" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv Line: 27
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 38
Info (12128): Elaborating entity "Sign_Ext" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 48
Info (12128): Elaborating entity "Sign_Ext" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 53
Info (12128): Elaborating entity "Shift_Unit" for hierarchy "RISC_V_Core:CORE|Shift_Unit:SU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 462
Info (12128): Elaborating entity "Mux_4_1" for hierarchy "RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv Line: 36
Info (12128): Elaborating entity "Forwarding_Unit" for hierarchy "RISC_V_Core:CORE|Forwarding_Unit:FU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 474
Info (12128): Elaborating entity "ALU" for hierarchy "RISC_V_Core:CORE|ALU:ALURISCV" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 538
Info (12128): Elaborating entity "PC_Src" for hierarchy "RISC_V_Core:CORE|PC_Src:PCSRC" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 695
Info (12128): Elaborating entity "Mem_Map_Controler" for hierarchy "Mem_Map_Controler:MM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 87
Info (12128): Elaborating entity "ROM_Single_Port" for hierarchy "ROM_Single_Port:ROM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 93
Warning (10850): Verilog HDL warning at ROM_Single_Port.sv(20): number of words (86) in memory file does not match the number of elements in the address range [0:127] File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 20
Warning (10030): Net "rom.data_a" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0' File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Warning (10030): Net "rom.waddr_a" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0' File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Warning (10030): Net "rom.we_a" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0' File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Info (12128): Elaborating entity "RAM_Single_Port" for hierarchy "RAM_Single_Port:RAM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 102
Warning (10850): Verilog HDL warning at RAM_Single_Port.sv(22): number of words (36) in memory file does not match the number of elements in the address range [0:63] File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv Line: 22
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:IO" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 112
Info (12128): Elaborating entity "UART_Full_Duplex" for hierarchy "UART_Full_Duplex:UART" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv Line: 131
Info (12128): Elaborating entity "Reg_Param" for hierarchy "UART_Full_Duplex:UART|Reg_Param:RXREG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 43
Info (12128): Elaborating entity "Reg_Param" for hierarchy "UART_Full_Duplex:UART|Reg_Param:RXRREG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 61
Info (12128): Elaborating entity "UART_Rx" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 81
Info (12128): Elaborating entity "FSM_UART_Rx" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 51
Info (12128): Elaborating entity "Shift_Register_R_Param" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 60
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 88
Info (12128): Elaborating entity "Counter_Param" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 96
Info (12128): Elaborating entity "UART_Tx" for hierarchy "UART_Full_Duplex:UART|UART_Tx:TX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 92
Info (12128): Elaborating entity "FSM_UART_Tx" for hierarchy "UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 52
Info (12128): Elaborating entity "Shift_Register_PISO_Param" for hierarchy "UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 71
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[31]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[30]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[29]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[28]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[27]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[26]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[25]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[24]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[23]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[22]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[21]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[20]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[19]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[18]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[17]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[16]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[15]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[14]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[13]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[12]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[31]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[30]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[29]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[28]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[27]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[26]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[25]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[24]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[23]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[22]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[21]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[20]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "RAM_Single_Port:RAM|ram" is uninferred due to asynchronous read logic File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv Line: 18
    Info (276004): RAM logic "ROM_Single_Port:ROM|rom" is uninferred due to inappropriate RAM size File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_ROM_Single_Port_bfc4a98f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_RAM_Single_Port_65c896f2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[3]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[2]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[1]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[8]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[0]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[7]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[6]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[5]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[4]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
Info (144001): Generated suppressed messages file D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6127 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 6097 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Tue May  9 13:14:31 2023
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.map.smsg.


