.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000001100000
000000000000000001
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000000000000100
000100000000011000
000000000000000000
010000000000000000
100000000000000000
000000000000000000
101000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001100000000001100
000100000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000100000000000000000001011111110000010000000000000
000000000000000000000000001111011100000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000001100000000000000000000000
000000000000000101000000000000100000000001000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110111011100000010000000000000
000000000000000000000010101111101100000000000000000000

.logic_tile 2 1
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001110000000000000001000
001000000000001000000110000000001110001100111100000000
101000000000000101000000000000001100110011000000000000
000000000000000111100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000101000110000101101000001100111100000000
000000000000000000100000000000100000110011000000000000
010000000000000000000000000000001001001100111100000000
010000000000000000000000000000001001110011000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000001100000100000100000000
000000000000000000000011100000000000000000000000000000
111000000000000001100110000000000001000000100100000000
100000000000000000000000000000001101000000000000000000
010000000000000001100000010001111000000010000000000000
010000000000000000000010000011011010000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000001101100000010000000000000000100100000000
000000000000000001000010100000001101000000000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000001000000110000101101010000100000000000000
000000000000000101000000000000011111000100000000000000
000000000000001000000000010000000001000000100100000000
000000000000000101000010100000001110000000000000000000

.logic_tile 5 1
000000000000000001100000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000101000110010011000000000000000100000000
100000000000000000100010100000000000000001000000000000
000000000000000000000000010000011110000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000001100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000001010000000000000001000011001011000000000000000
000000000000000001000000001101011000100100000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000001000000000010000000000000000100100000000
010000000000000011000010000000001000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
001000000000000000
000000000000000000
001000000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010100011101101000000010000000000
000000000000000101000100000000101011000000010000000000
101000000000000000000000000000000000001111000100000000
001000000000000101000000000000001100001111000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000001100010110101100000100000010000000000
000000000000000000000010001001001011000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010101111011110100000000000000000
000000000000000000000000001111101111000000000000000000
000000000000000101100110100111011111000010000000000000
000000000000000101000010100111001111000000000000000000
010000000000001101100110111001001010100000000000000000
010000000000000101000010101101011010000000000000100100

.logic_tile 2 2
000000000000000000000000000000001000001100111100000000
000000000000000001000000000000001100110011000000010000
001000000000000001100000000101001000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000001100110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000001001000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000000000110010111101000001100111100000000
010000000000000000000010000000100000110011000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000010000000000001101111100000001010000000111
100000000000100000000000001111010000000000000011000001
110000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001010000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 6 2
000000000000000000000000010000000000000000001000000000
000000001000000000000010000000001111000000000000001000
111000000000000000000000000000000001000000001000000000
100000000000001111000000000000001011000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010111000000010110100100000000
000000000000001111000010000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111001001000000000010000000
000000000000000000000000000101111011100000000000100000
000000000000000000000110000101100000001100110100000000
000000000000000000000000001111100000110011000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000010
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101011101000000000000000000
000000000000000000000010010011101011000001000000000000
000000000000000000000011101011101110100000000000000000
000000000000000000000100001111001101000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000100000001101100000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000001001100110000111001000001100111110000000
101000000000001111000000000000000000110011000000000000
000000000000001111100000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000000010111001000001100111100000000
000000001100000000000010000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000000000001001001100111100000000
010000000000000000000000000000001001110011000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000001100000000000001000001100111100000000
001000000000000000000000000000001100110011000000010000
001000000000000000000000000000001000001100110100000000
101000000000000000000000000001000000110011000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000001110000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000100000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000010100001010000000000000000000000000000
001001000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001000100001000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000011010000100000101000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000100000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000101001010111101010100000000
000000000000001101000010001001100000010100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 7 6
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000

.logic_tile 2 7
000000000000000111000000000001011010111000100100000000
000000000000001111000011110000001001111000100000000000
111000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000101000000001101100000100000010100000000
000000000000001101100010111101101010111001110000000000
000000000000000000000011110001011010101001010100000000
000000000000001101000011100101010000010101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000101100010100000000
000000000000000000000000001101001000011100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
100000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000001000000
000000000000000000000110100111100000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000101000010100000000001000000100110000000
000000000000000101000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 7
000000000000000000000110000000011000000011110000000000
000000000000000000000010110000000000000011110000000000
101000000000000101000000001000000000010110100000000000
000000000000000000100000001111000000101001010000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000001000000000001100110100000000
000000000000000000000000001111001001110011000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 6 7
100000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000001111000000000000
100000000000000000000000000000001111001111000000000000
000000000000000000000111100000011100000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000010110000100000000001000000000000
000000000000000000000010101000000000010110100000000000
000000000000000000000100001111000000101001010000000000
000000000000000000000010100000001010000011110000000000
000000000000001101000100000000010000000011110000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001111001101100010100000000
000000000000000000000000000000011011101100010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000101001010100000000
000000000000000000000000000001101110100110010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
100001000000000000000110100000000000000000000100000000
000000000000001111000100000011000000000010000000000000
011000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000010100000000000000000000100000000
100000000000000101000010101011000000000010000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010001000000000011000000000000000000100000000
000000000000000011000011011101000000000010000000000000
000000000001010000000010000101101110111000000000000000
000000000000100000000000001001001010100000000000000000
000000000000000001000000000101001000001001000000000000
000000000000000000000000001101111110000101000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000110000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000001100000010101000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000010100111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000010100000001001110011000000000100
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000010000000
110000000000001000000000000000001001001100111100000000
100000000000000001000000000000001101110011000000000000

.logic_tile 6 8
000000000000000000000010100011000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000000000010100000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000001001100000000101100000000000001000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000010000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 7 8
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000000001100000000011011001110011001100000001
100000000000001101000000000000101101001100110100000100
000000000000000000000000000111101000110011001101000011
000000000000000000000000000000101101001100110100100101
000000000000000111100110000101101000110011001100000000
000000000000001101100000000000101111001100110101100001
000000000000000000000000010111001001001100111100000000
000000000000000000000010110000101100110011000100000100
000000000000001000000110101011001000001100110100000000
000000000000000001000000000001100000110011000100000100
000000000000000000000000010000000000001111000000000000
000000000000000000000010110000001001001111000000000000
010000000000000000000000010000000000001111000000000000
110000000000000000000010000000001001001111000000000000

.logic_tile 8 8
100000000000000101100000000000000000000000000100000000
000000000000000000000010000101000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111100010110101011010101110100000000000
000000000000000000000010101101111101101100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000010100000000000000000001001000000000010000000000001
000000000000000000000111000000000000010110100000000000
000000000000000000000000000001000000101001010000000000

.logic_tile 9 8
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011101111000000000010000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
001000000000000000
110000000000000000
010000000000000001
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000111110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000011100011101111100000000000000000
000000000000000000000100001101111011110000010000000000
111000000000000101000010101101101010011101010000000000
100000000000000000000000000011111001001001010010000000
110001000000001000000010010101011000111001000100000000
000000000000000111000010100000011110111001000000000000
000000000000100001000110101011011011000101010000000001
000000000001011111000110101101001000001001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100110001111011110111101010100000000
000000000000000000000000001111000000010100000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000001111000000100000010100000000
000000000000000000000010110101001011110110110000000000

.ramb_tile 3 9
000000000001000000000000000000000000000000
000000010000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
100000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000001000000
011000000000000000000111101101101010100110110000000000
000000000000000000000000001001101111010000110000000000
010000000000000011100000000000000001001111000000000000
000000000000000000000000000000001100001111000010000000
000000000000000000000010000000000000001111000000000000
000000000000000000000000000000001101001111000001000000
000000000000001000000110110011100000010110100000000000
000000000000000101000010100000100000010110100010000000
000000000000001000000110100000001100000011110000000000
000000000000000101000000000000010000000011110010000000
000000000000000000000000000011100000000000000110000000
000000000000000000000011110000100000000001000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110010000000

.logic_tile 5 9
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001100110011000000010100
101000000000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000010000100
000100000000000000000000000000001000001100111100000010
000100000000010000000000000000001001110011000000000000
000000000000001001100000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000001001100000000101101000001100111100000100
000000001000000001000000000000000000110011000000000000
000010100000000000000000000101101000001100111100000000
000001000000000000000000000000000000110011000000000100
000000000000000000000110000111101000001100111100000001
000000000001010000000000000000100000110011000010000000
110000000000000000000000010000001001001100111100000000
100000000000000000000010000000001001110011000000000000

.logic_tile 6 9
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000001000000000010111100000000000001000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001101000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000001111000010100000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000
111000000000001000000000000000000000000000000000000000
100000000000010111000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000000000001011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101100000010110100110100111
000000000000000000000011110000000000010110100110000010
000000000000001000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000010000000001101001111000000000000
010000000000100000000000000000011100000011110000000000
010000000000010000000000000000010000000011110000000000

.logic_tile 8 9
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
111000000000001000000000000001101111000101010000000000
100000000000001111000010111101001110000110100000000000
110000000000000101000000000011011010000001110010000000
000000000000000101100010101011001001000000010000000000
000000000000001000000011100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000001000000010101101000101001000000000000
000000000000000000000010010101011101100000000000000000
000010000000010000000000010101100000111001110100000000
000000000000001101000011000111101010100000010001000000
000000000000000001100000011101101111011101010000000000
000000000000000001100010011001011111001001010000000000
000010000000001000000110000011111100101100010100000000
000000000000000001000000000000101110101100010000000000

.logic_tile 9 9
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011010000100000110000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
000000000000000111000000000000001110000011110000000000
000000000000000000100000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100110000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000111100000000000000100100000
000000000000000000000000000000100000000001000001000000
001000000000000001100000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001001100110100000001
000000000000000000000000000111001000110011000000100000
000000000000001000000000000111000000010110100000000000
000000000000000001000000000000000000010110100000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011100000100000100100000
000000000000000000000000000000010000000000000000000000
010000000000000101000000000101101101100011010000000000
100000000000000000000000000101111011110111010010000000
000000000000000001100111110000000000000000000000000000
000000000000000000100111100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011010000011110010000000
000000000000100000000011010000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001100110011000010010000
101000000000000000000110000101001000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000001001100000000111001000001100111100000000
000000000000000001000000000000100000110011000010000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000010000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000010000000
110000000000000000000000010000001001001100111100000000
100000000000000000000010000000001001110011000010000000

.logic_tile 6 10
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000000101100110100000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001101100110110101000000000000001000000000
000010000000000101000010100000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 7 10
100000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000
011000000000000000000000000000000000001111000000000000
000000001010000000000000000000001110001111000000000000
010000000000000000000000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000011000000010110100000000000
000010000000000000000000000000000000010110100000000000
000001000000101000000000000000000001000000100100000000
000010100001010111000011110000001101000000000000000000
000000000000000000000000000011100000010110100000000000
000000000000001111000011110000000000010110100000000000
000000000000000000000000010000000000000000000100000000
000000000000001111000011101011000000000010000000000000
000000000000000000000000000000001100000011110000000000
000000000100000000000000000000010000000011110000000000

.logic_tile 8 10
000000000000000101000111101001101100001001000000000000
000000000000000000100100000001101011000100000000000000
111000000000000101000111010101101110110100010100000000
100000000000001111100110100000001010110100010000000000
110010001000000101000111101001000001101001010100000000
000001000000001101000100000111001010100110010000000000
000000000000000001000010100101111001110100010100000000
000000000000000000000100000000011000110100010000000000
000000000000000111100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001111101010001111010000000000
000000000000000000000000001001101001101111110000000000
000000000010000101000000001111100001101001010100000000
000000000000000000000000001101001010011001100000000000
000000000000000001000111000000000000000000000000000000
000000000000000101000100000000000000000000000000000000

.logic_tile 9 10
000000000001011000000000001111011000001000000100000000
000000000000100101000000001101001000011110100000000010
111000000000000101100000000000000000000000000000000000
100001000110000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000000010101000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000001100110000000000001000000001000000000
000000000000000000100100000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000000101000010100000001110000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000101100000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
100000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
011000000000000011100111001000000000010110100000000000
000000000000000000100100000001000000101001010000000000
010000000000000000000000000001100000010110100000000000
100000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000010000000000000010110100000000000
000000000000000000000100001111000000101001010000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000111010111100000010110100000000000
000000000000000000000111010000000000010110100000000000
000000000001010000000000001000000000000000000100000000
000000000000100001000010001111000000000010000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
100000000000000000000000000000000000000000100100000001
000000000000000000000000000000001011000000000000000000
011000000000000000000000000000000000000000000100000001
000000000000000000000010111101000000000010000000000000
010000000000000000000010000111000000000000000100000000
000000000000000000000010000000000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000001000000000000001001001111000001000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000010

.logic_tile 5 11
000000000100000000000000000111001000001100111100000001
000000000000000000010000000000000000110011000010010000
101000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000010000010
000000000001000000000000000000001000001100111110000000
000010000000110000000000000000001101110011000010000000
000000000000000001100000000000001000001100111100000001
000000000110000000000000000000001101110011000010000000
000000000000000001100110010111101000001100111100000001
000000000000000000000010000000000000110011000010000000
000000000000000000000110000101101000001100111100000001
000000000000000000000000000000000000110011000010000000
000000000000101000000000000111101000001100111100000000
000000000000000001000000000000100000110011000000000011
110000000000001000000000010000001001001100111100000000
100000000000000001000010000000001101110011000000000010

.logic_tile 6 11
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000010000000100000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001101100000000011000000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101100000010011100000000000001000000000
000000000000000000000010100000100000000000000000000000

.logic_tile 7 11
100000000000000000000000000000000000001111000000000000
000000000000000000000000000000001100001111000000000000
011000000000000000000000000000000000001111000000000000
000000000100000000000000000000001110001111000000000000
010000000000000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000111000111110000001100000100000100000000
000000000000001111100011100000010000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000001000000000000000011110000011110000000000
000000000000000111000011110000010000000011110000000000
000000000000000000000000000011000000010110100000000000
000000000000001111000011110000100000010110100000000000

.logic_tile 8 11
100000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000011110000100000100000000
000000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100000000000000000000011100000000000000100100000
000001000000000000000000000000100000000001000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111011000000000000000000100000000
000000000000000000000111101011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100111100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 9 11
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001100000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000110000111100000000000001000000000
001000000000000000000100000000100000000000000000000000
000000000000001000000000000101000000000000001000000000
001000000000001001000000000000100000000000000000000000
000000100000000000000110100011000000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000010111000000000000001000000000
001000000000000101000010100000000000000000000000000000
000000000000000101100000000000000001000000001000000000
001000000000000000000000000000001101000000000000000000
000000000000001000000000000000000001000000001000000000
001000000000000101000010100000001010000000000000000000

.logic_tile 2 12
010000000000000111100000010000011000111001000100000000
001001000000100000100011111001001011110110000000000000
111000000000000101000010100000000000010110100000000000
100000000000000000000100001101000000101001010000000000
110000000000000111000111100101111000111001000100000000
001000000000000111000111100000111011111001000000000000
000000000000000001000010110000000000010110100000000000
001000000000000000000011110101000000101001010000000000
000000000000000000000000000011100000010110100000000000
001000000000000000000000000000000000010110100000000000
000000000000000001000000000101111110101000010000000000
001000000000000000000000000111001111000000010010000000
000000000001001000000000010000000000001111000000000000
001000000000000001000010000000001010001111000000000000
000000000000000001000000000101011010101000000100000000
001000000000000000000000000001110000111110100000100000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000110010000000000000000001000000000
001000000000000000000010000000001100000000000000001000
001000000000001001100000000000000001000000001000000000
000000000000000001000000000000001011000000000000000000
000000000000000000000000000000001000001100111110000000
001000000000000000000000000000001001110011000001000000
000000000000000000000110010000001000001100111110000000
001000000000000000000011100000001001110011000000000000
000000000000001000000000000000001001001100111110000000
001000000000001011000000000000001000110011000000000000
000000000000000000000000000000001001001100111110000000
001000000000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
001000000000000000000000000000100000110011000000000010
110000000000000000000000010101101000001100111110000000
101000000000000000000010000000100000110011000000100000

.logic_tile 5 12
010000000000001000000000000000001000001100111100000001
001000000000000001000000000000001000110011000010010000
101000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000000001
000000000000000000000000000111001000001100111100000000
001000000000000000000000000000100000110011000000000001
000000000100001001100000000000001000001100111100000000
001000000000000001000000000000001101110011000000000001
000000000000000000000110000101101000001100111100000001
001000000000000000000000000000000000110011000000000000
000000000010000000000000000101101000001100111100000001
001010000000000000000000000000000000110011000010000000
000000000000000001100000010111101000001100111100000001
001000000000000000000010000000100000110011000000000000
110000000000000000000110010111101000001100110100000001
101000000000010000000010000000100000110011000000000000

.logic_tile 6 12
010000000000000000000010100011100000000000001000000000
001000000000000000000110110000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000001110000101000000000000000000000000001000000000
001000000000000000100000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000001101000000000000001100000000000000000000
000001000000100101100000000000000000000000001000000000
001010100001010000000000000000001001000000000000000000
000000000000000101000110100000000000000000001000000000
001000000000000000100000000000001100000000000000000000
000000001110100000000000000111100000000000001000000000
001000000001000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
001000001000000000000011000000001010000000000000000000

.logic_tile 7 12
010000000000000000000000001000011010111000100100000000
001000000000000000000010111001001001110100010000000000
111000000000000000000000010000001100000011110000000000
100000000000000000000011110000010000000011110000000000
110000000000000000000111100000000000001111000000000000
001000000000000000000110100000001011001111000000000000
000000000000100111100000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
000000000000000000000000011011111110111101010100000000
001000000000000000000011101001010000101000000000000000
000000000001000101000000000111011000101001010100000000
001000000000100000100000001101010000010101010000000000
000000000000000101100000001000000000010110100000000000
001000000000001111000000000101000000101001010000000000
000000000000000000000000010000000000010110100000000000
001000000000000000000010100111000000101001010000000000

.logic_tile 8 12
110000000000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000000000000
011000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
001000000000000111000011100000000000000000000000000000
000000000000000000000000000011100000000000000100000000
001000000000001111000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001100000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000011000000000000001101000000000000000000
000000000000010000000000000000000001000000001000000000
001000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001110000000000000000000
000000000000000000000010110000000000000000001000000000
001000000000000101000010100000001111000000000000000000
000000000000000000000000000001100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000001000000000
001000000000000000000000000000001110000000000000000000
000000000000000101000000000011000000000000001000000000
001000000000000101000000000000100000000000000000000000

.logic_tile 2 13
110000000000000000000011100000000000000000100110000000
001000000000001111000000000000001000000000000000000000
011000000000001000000000001000000000010110100000000000
000000000000000111000000000101000000101001010000000000
010000000001001000000000000001000000010110100000000000
101000001000000111000011110000100000010110100000000000
000000000000000011100000000000011010000011110000000000
001000001100000111100000000000000000000011110000000000
000000000000000000000000000101000000010110100000000000
001000000010000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000101000000
001000000000000000000000000101000000000010000000000000
000000000001000000000000001000000000010110100000000000
001000001000000000000000000001000000101001010000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001101000000000010000000000000

.ramb_tile 3 13
010000100000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000001100000000111001000001100111100000000
001000000000000000000000000000000000110011000001010000
001000000000000000000000010000001000001100111110000000
000000000000000000000010000000001000110011000001000000
000000000000000000000110000000001000001100111100000000
001000000000000000000000000000001101110011000011000000
000000000000000001100000000101001000001100111110000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111110000000
001000000000000000000010000000001100110011000000000000
000000000000001000000110000101101000001100111110000000
001000000000000001000000000000000000110011000000000000
000000000000001000000000000000001001001100111110000000
001000000000000001000000000000001001110011000000000000
110000000000000000000000000000001001001100111110000000
101000000000000000000000000000001101110011000000000000

.logic_tile 5 13
010000000000000001100111100001001001000110100000000001
001010000000001101000100001111011111001010100000000000
111000000000001011100010101001101110010100000000000000
100000000000000111100100001101001111100000010000000000
110000000000001011000010101111100000111001110100000000
001000000000000111000000000111101000100000010000000000
000000000000001000000110011101111001010000000000000000
001000000000000001000011001101101010100001010000000000
000000000000100000000000001000011000110100010100000000
001000000000010000000000000111011010111000100000000000
000000000000000101000000000101000000010110100000000000
001000000000000000100000000000100000010110100000000000
000000000000000011100110010000011100000011110000100000
001000000000000000100010000000000000000011110000000000
000000000000000101100010010111100001111001110100000000
001000000000000000100110100101001000010000100000000000

.logic_tile 6 13
110000001100000000000000000000001000000011110000000000
001000000000000000000000000000000000000011110000010001
011000000000000111100111000000001100000011110000000000
000000000000000000000100000000010000000011110000000000
010001000000000000000000001000000000010110100000000000
101000100000000000000000000011000000101001010000000000
000000000000000000000000000000000000010110100000000000
001000000000000000000000000011000000101001010000000000
000000000000000001100000011000000000010110100000000000
001000000000000000100010011111000000101001010000000000
000000000000001000000000001000000000000000000100000000
001000000000001001000000000001000000000010000000000000
000000001110000000000000000000011110000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000001000000100100000000
001000000000001111000100000000001001000000000010000000

.logic_tile 7 13
110000000000000000000000000000000001000000100100000000
001000000000000101000010000000001011000000000000000000
011000000000001011100110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000110000101100000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000001101000111111101111100001101000000000000
001000000000001011000111100001001110001000000000000000
000000000000000000000000000001111010010100000000000000
001000000000000000000000001101100000000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
001000000000001101000000001001000000000010000000000000
000000000000000000000111001001011110100000000000000000
001000000000000000000100000001011110110000010000000000

.logic_tile 8 13
010000000000001000000110010000000000000000000000000000
001000000000001011000010000000000000000000000000000000
111000000010001101000110011001101001010100100000100000
100000000000000101100010101111011011010110100000000000
110000000000000011100000000001011000000100000000000000
001000000000000101100000000101101000101000010000000000
000000000000000101000000011001111100101001010100000000
001000000000000000000011000011100000010101010000000000
000000000000000000000010101000001011110100010100000000
001000000000000000000000000011001101111000100000000010
000001000000000001000000010000000000000000000000000000
001000000000000001100011100000000000000000000000000000
000000000000000000000000000001111110101000010000000000
001000000000000000000000000101101000000100000000000000
000000000000001000000000010011111010110100010100000000
001000000000001001000010000000001101110100010000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101000000010000000000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000101000000010111000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100011100000000000001000000000
000000000000000000000010100000100000000000000000000000

.logic_tile 2 14
100000000000000000000000000000001010000011110000000000
000001000000000111000000000000000000000011110000000000
011000000000001000000000010000011010000011110000000000
000000000000000111000011100000010000000011110000000000
010000000000001000000000010000000000010110100000000000
000000000000000111000011100001000000101001010000000000
000000000000000000000111000000000000001111000000000000
000000000000000000000111100000001011001111000000000000
000000000000000000000000001000000000010110100000000000
000001000000000000000000001001000000101001010000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000100000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000001000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000001001100000010000001000001100111100000000
000000000000000001000010000000001000110011000001010000
001000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000011000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000011000000
000000000000000000000110000111001000001100111100000001
000000000000000000000000000000100000110011000001000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000010000000
000000000000000000000110000000001001001100111110000000
000000000000000000000000000000001101110011000000000010
110000000000000001100000000101101000001100111110000000
100000000000000000000000000000100000110011000000000010

.logic_tile 5 14
100000000000000111000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
011000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 6 14
100000000001010000000111000000000001000000100100000000
000000000000100000000100000000001010000000000000000000
011000000000000011100000000101000000000000000100000000
000000000000000000100000000000100000000001000000000000
010000000000000000000111000001000000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000000000011100111010101100000010110100000100000
000000000000000000000011010000000000010110100000000000
000000001110100000000000000000011000000100000100000001
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000011111101011010100110000000000
000000000000000000000011011011111011000000110000000010
000000000000000111100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000010110000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 8 14
000000000000010101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000001101100010110000000000000000000000000000
100000000000001011000111010000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000001110001101000000000000000000000000000000000000
000000000000000000000000001101000000111001110100000000
000000000000000000000000001001001000010000100000000000
000000000000011000000110000011101110101000000100000000
000000000000101001000000000101000000111101010000000000
000000000000000001100110000111001011101000110100000000
000000000000000000100000000000101000101000110000000000
000000000000000000000010101011101101000010000000000000
000000001110001101000100001001111000000111000000000000
000000000000000000000000000101001100110100010100000000
000000000000000000000000000000001010110100010000000000

.logic_tile 9 14
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000010011000000000000001000000000
000000000000000000000010110000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001101000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001110000000000000000000

.logic_tile 2 15
000000000000000000000011110000011010000011110000000000
000000000000101101000011100000000000000011110000000000
111000000000001000000111000001100000010110100000000000
100000000000000111000100000000000000010110100000000000
110000000001001000000000000101000001111001110110000000
000000000000000111000011010001101011010000100000000000
000000000000000000000010110000000001001111000000000000
000000000000001111000011100000001001001111000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000001010010
001000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000001000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000011000000
000000000000000001100110010101001000001100111100000000
000000000000000000000010000000100000110011000001000000
000000000000001000000000000000001001001100111110000000
000000000000000001000000000000001000110011000010000000
000000000000000000000000000101101000001100111110000000
000000000000000000000000000000000000110011000000000010
000000000000000000000000010101101000001100111110000000
000000000000000000000010000000100000110011000000000000
110000000000000000000000000101101000001100111100000001
100000000000000000000000000000100000110011000010000000

.logic_tile 5 15
100000000000000000000000000000000001001111000001000000
000000000000000000000000000000001100001111000000000000
011000000000000000000000000011100000010110100001000000
000000000000000000000000000000100000010110100000000000
010000000000000101100000001000000000000000000100000000
100000000000000000000000001011000000000010000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010100000011100000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000000101000000000000001010000100000100000000
000100000000001101100010110000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000101000001010000000000000000000000000000000000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000100001011000000000010000000000000

.logic_tile 6 15
000000000000000101000000010101011000101000000100000000
000000000000000101000010100111110000111110100000000000
111000000000001101100110100001100000111001110100000000
100000000000000101000010101101001000100000010000000000
110000001000000001000110110000001010101000110100000000
000000000000000000000010111001011000010100110000000000
000000000000001101000000000011100001100000010100000000
000000000000000001000000001101001100111001110000000000
000000000000000001100000000011101010101000110100000000
000000000000000001000000000000111100101000110000000000
000000000000000101000010100101011000101100010100000000
000000000000000001100100000000111011101100010000000000
000000000000000001100000000101101101000000100000000000
000000000000000000100000000101001110010000110000000000
000000000000000001000000001101100000101001010100000000
000000000000000000000000000001001011011001100000000010

.logic_tile 7 15
100000000000000111100000000000000001000000100100000000
000000000000000000100000000000001110000000000000000000
011000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110110000000000000000000000000000
100000000000000101000010100000000000000000000000000000
000000000001011101100000000000000000000000100100000000
000000000000000001000000000000001000000000000000000000
000000000000000000000000000101011001101100010000000000
000000000000000000000000001101001111101100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100110101111111010111001110000000000
000000000000000000100100000101101011010100000000000000

.logic_tile 8 15
100000000000000000000011100000001000000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000010
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000000000000011110000110000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
100000000000001000000000000000000000000000000100000000
000000000000100111000000000101000000000010000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000111000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000001000000000000001000000010110100000000000
000000000000000111000000000000000000010110100000000000
000000000000000000000000000101100000010110100000000000
000001000000000000000000000000000000010110100000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000011010000
001000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000001000000
000000000000001000000110010101001000001100111100000000
000000000000000001000010000000100000110011000001000000
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000100000110011000001000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000000000000000110000101101000001100111110000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000001000000000001000001000001100110110000000
100000000000000001000000001011000000110011000000000000

.logic_tile 5 16
100000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 0 clk_12MHz$SB_IO_IN
.sym 1 freq_not$SB_IO_IN_$glb_clk
.sym 2 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 3 freq_etalon$SB_IO_IN_$glb_clk
.sym 4 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 5 clk_1Hz_$glb_clk
.sym 6 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 7 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 8 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 37 clk_12MHz$SB_IO_IN
.sym 39 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 43 c1.d_clk_SB_DFFE_Q_E
.sym 46 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 47 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 48 c1.count[0]
.sym 50 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 52 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 53 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 54 c1.d_clk_SB_DFFE_Q_E
.sym 133 clk_12MHz$SB_IO_IN
.sym 139 clk_72MHz
.sym 179 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 180 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 214 clk_72MHz
.sym 487 clk_12MHz$SB_IO_IN
.sym 522 clk_1Hz
.sym 640 c1.d_clk_SB_DFFE_Q_D
.sym 646 clk_1Hz
.sym 830 c1.d_clk_SB_DFFE_Q_D
.sym 836 clk_12MHz$SB_IO_IN
.sym 851 c1.d_clk_SB_DFFE_Q_D
.sym 862 counter_not[15]
.sym 944 f1.counter_out_SB_DFFNE_Q_E
.sym 966 f1.counter_out_SB_DFFNE_Q_E
.sym 980 counter_not[2]
.sym 999 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 1028 f1.counter[15]
.sym 1041 f1.counter_out_SB_DFFNE_Q_E
.sym 1166 f1.counter[0]
.sym 1441 f1.counter_SB_DFFSR_Q_39_D[21]
.sym 1658 f1.counter_out_SB_DFFNE_Q_E
.sym 1667 f1.counter_SB_DFFSR_Q_39_D[38]
.sym 1672 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 1848 $PACKER_GND_NET
.sym 1871 $PACKER_GND_NET
.sym 1880 c1.count[1]
.sym 1881 c1.count[2]
.sym 1882 c1.count[3]
.sym 1883 c1.count[4]
.sym 1884 c1.count[5]
.sym 1885 c1.count[6]
.sym 1886 c1.count[7]
.sym 1914 $PACKER_VCC_NET
.sym 1915 $PACKER_GND_NET
.sym 1935 c1.d_clk_SB_DFFE_Q_E
.sym 1953 c1.d_clk_SB_DFFE_Q_E
.sym 1976 c1.d_clk_SB_DFFE_Q_E
.sym 1985 c1.count[8]
.sym 1986 c1.count[1]
.sym 1989 c1.count[4]
.sym 1990 c1.count[5]
.sym 1995 c1.count[2]
.sym 1996 c1.count[3]
.sym 1999 c1.count[6]
.sym 2000 c1.count[7]
.sym 2002 c1.count[7]
.sym 2003 c1.count[5]
.sym 2004 c1.count[8]
.sym 2005 c1.count[6]
.sym 2027 c1.d_clk_SB_DFFE_Q_E
.sym 2044 c1.count[2]
.sym 2045 c1.count[3]
.sym 2046 c1.count[1]
.sym 2047 c1.count[4]
.sym 2063 c1.count[8]
.sym 2064 c1.count[9]
.sym 2065 c1.count[10]
.sym 2066 c1.count[11]
.sym 2067 c1.count[12]
.sym 2068 c1.count[13]
.sym 2069 c1.count[14]
.sym 2070 c1.count[15]
.sym 2084 $PACKER_GND_NET
.sym 2152 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 2155 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 2156 c1.d_clk_SB_DFFE_Q_E
.sym 2160 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 2162 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 2163 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 2165 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 2166 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 2167 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 2168 clk_72MHz
.sym 2169 c1.count[0]
.sym 2175 c1.count[23]
.sym 2176 c1.count[16]
.sym 2177 c1.count[9]
.sym 2178 c1.count[18]
.sym 2179 c1.count[11]
.sym 2180 c1.count[12]
.sym 2181 c1.count[13]
.sym 2182 c1.count[14]
.sym 2183 c1.count[15]
.sym 2186 c1.count[23]
.sym 2187 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 2188 c1.count[0]
.sym 2193 c1.count[0]
.sym 2203 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 2204 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 2205 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 2215 c1.count[14]
.sym 2216 c1.count[11]
.sym 2217 c1.count[18]
.sym 2218 c1.count[13]
.sym 2221 c1.count[9]
.sym 2222 c1.count[16]
.sym 2223 c1.count[15]
.sym 2224 c1.count[12]
.sym 2227 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 2228 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 2229 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 2230 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 2232 clk_72MHz
.sym 2233 c1.d_clk_SB_DFFE_Q_E
.sym 2234 c1.count[16]
.sym 2235 c1.count[17]
.sym 2236 c1.count[18]
.sym 2237 c1.count[19]
.sym 2238 c1.count[20]
.sym 2239 c1.count[21]
.sym 2240 c1.count[22]
.sym 2241 c1.count[23]
.sym 2297 c1.count[10]
.sym 2302 c1.count[17]
.sym 2303 c1.count[24]
.sym 2306 c1.count[19]
.sym 2307 c1.count[20]
.sym 2308 c1.count[21]
.sym 2312 c1.count[25]
.sym 2317 c1.count[22]
.sym 2332 c1.count[24]
.sym 2333 c1.count[10]
.sym 2334 c1.count[17]
.sym 2335 c1.count[21]
.sym 2338 c1.count[22]
.sym 2339 c1.count[20]
.sym 2340 c1.count[19]
.sym 2341 c1.count[25]
.sym 2369 c1.count[24]
.sym 2370 c1.count[25]
.sym 2390 c1.count[17]
.sym 2392 c1.d_clk_SB_DFFE_Q_E
.sym 2412 c1.d_clk_SB_DFFE_Q_E
.sym 2516 c1.d_clk_SB_DFFE_Q_E
.sym 2533 clk_72MHz
.sym 2668 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 2674 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 2703 c1.d_clk_SB_DFFE_Q_E
.sym 2707 c1.d_clk_SB_DFFE_Q_D
.sym 2717 clk_72MHz
.sym 2746 c1.d_clk_SB_DFFE_Q_D
.sym 2771 c1.d_clk_SB_DFFE_Q_E
.sym 2772 clk_72MHz
.sym 2774 s1.tx_byte[5]
.sym 2776 s1.tx_byte[4]
.sym 2777 s1.tx_byte[0]
.sym 2779 s1.tx_byte[1]
.sym 2830 clk_1Hz
.sym 2904 clk_1Hz
.sym 2909 counter_not[0]
.sym 2910 counter_not[4]
.sym 2911 counter_not[1]
.sym 2913 counter_not[5]
.sym 2914 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 2915 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 2916 counter_not[11]
.sym 2922 counter_etalon[1]
.sym 2926 counter_etalon[4]
.sym 2934 f1.counter[0]
.sym 2944 f1.counter[1]
.sym 3044 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 3045 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 3046 s1.tx_byte[11]
.sym 3047 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 3049 s1.tx_byte[2]
.sym 3051 s1.tx_byte[15]
.sym 3052 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 3087 f1.counter[2]
.sym 3113 f1.counter[15]
.sym 3142 f1.counter[15]
.sym 3176 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 3177 clk_1Hz_$glb_clk
.sym 3179 f1.counter[0]
.sym 3180 f1.counter_SB_DFFSR_Q_39_D[7]
.sym 3182 f1.counter_SB_DFFSR_Q_39_D[1]
.sym 3184 f1.counter[1]
.sym 3185 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 3196 f2.counter_SB_DFFSR_Q_39_D[11]
.sym 3204 f1.counter[4]
.sym 3206 f1.counter[5]
.sym 3212 counter_etalon[2]
.sym 3213 f1.counter[7]
.sym 3219 f1.counter_out_SB_DFFNE_Q_E
.sym 3262 f1.counter[2]
.sym 3302 f1.counter[2]
.sym 3311 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 3312 clk_1Hz_$glb_clk
.sym 3314 f1.counter_SB_DFFSR_Q_39_D[3]
.sym 3315 f1.counter_SB_DFFSR_Q_39_D[4]
.sym 3316 f1.counter_SB_DFFSR_Q_39_D[5]
.sym 3317 f1.counter_SB_DFFSR_Q_39_D[11]
.sym 3318 f1.counter_SB_DFFSR_Q_39_D[15]
.sym 3319 counter_not[9]
.sym 3320 f1.counter_SB_DFFSR_Q_39_D[2]
.sym 3321 counter_not[3]
.sym 3340 s1.tx_byte[3]
.sym 3342 f1.counter[12]
.sym 3343 f1.counter[14]
.sym 3344 f1.counter[13]
.sym 3348 f1.counter[15]
.sym 3349 f1.counter[9]
.sym 3368 f1.counter_SB_DFFSR_Q_39_D[6]
.sym 3373 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 3376 f1.counter_SB_DFFSR_Q_39_D[7]
.sym 3378 f1.counter_SB_DFFSR_Q_39_D[1]
.sym 3383 f1.counter_SB_DFFSR_Q_39_D[3]
.sym 3385 f1.counter_SB_DFFSR_Q_39_D[5]
.sym 3389 f1.counter_SB_DFFSR_Q_39_D[2]
.sym 3392 f1.counter_SB_DFFSR_Q_39_D[4]
.sym 3399 $nextpnr_ICESTORM_LC_0$O
.sym 3402 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 3405 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 3407 f1.counter_SB_DFFSR_Q_39_D[1]
.sym 3411 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 3414 f1.counter_SB_DFFSR_Q_39_D[2]
.sym 3417 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 3419 f1.counter_SB_DFFSR_Q_39_D[3]
.sym 3423 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[4]
.sym 3426 f1.counter_SB_DFFSR_Q_39_D[4]
.sym 3429 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[5]
.sym 3431 f1.counter_SB_DFFSR_Q_39_D[5]
.sym 3435 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[6]
.sym 3437 f1.counter_SB_DFFSR_Q_39_D[6]
.sym 3441 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[7]
.sym 3443 f1.counter_SB_DFFSR_Q_39_D[7]
.sym 3449 s1.tx_byte[9]
.sym 3450 f1.counter_SB_DFFSR_Q_39_D[13]
.sym 3451 s1.tx_byte[13]
.sym 3452 f1.counter_SB_DFFSR_Q_39_D[12]
.sym 3453 f1.counter_SB_DFFSR_Q_39_D[9]
.sym 3454 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 3455 f1.counter_SB_DFFSR_Q_39_D[14]
.sym 3456 s1.tx_byte[3]
.sym 3472 f1.counter_SB_DFFSR_Q_39_D[6]
.sym 3474 f1.counter[20]
.sym 3480 f1.counter[23]
.sym 3481 f1.counter[22]
.sym 3497 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[7]
.sym 3513 f1.counter_SB_DFFSR_Q_39_D[11]
.sym 3514 f1.counter_SB_DFFSR_Q_39_D[15]
.sym 3521 f1.counter_SB_DFFSR_Q_39_D[12]
.sym 3522 f1.counter_SB_DFFSR_Q_39_D[8]
.sym 3524 f1.counter_SB_DFFSR_Q_39_D[14]
.sym 3527 f1.counter_SB_DFFSR_Q_39_D[13]
.sym 3530 f1.counter_SB_DFFSR_Q_39_D[9]
.sym 3532 f1.counter_SB_DFFSR_Q_39_D[10]
.sym 3534 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[8]
.sym 3537 f1.counter_SB_DFFSR_Q_39_D[8]
.sym 3540 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[9]
.sym 3543 f1.counter_SB_DFFSR_Q_39_D[9]
.sym 3546 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[10]
.sym 3548 f1.counter_SB_DFFSR_Q_39_D[10]
.sym 3552 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[11]
.sym 3554 f1.counter_SB_DFFSR_Q_39_D[11]
.sym 3558 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[12]
.sym 3560 f1.counter_SB_DFFSR_Q_39_D[12]
.sym 3564 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[13]
.sym 3566 f1.counter_SB_DFFSR_Q_39_D[13]
.sym 3570 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[14]
.sym 3573 f1.counter_SB_DFFSR_Q_39_D[14]
.sym 3576 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[15]
.sym 3579 f1.counter_SB_DFFSR_Q_39_D[15]
.sym 3584 counter_not[12]
.sym 3585 f1.counter_SB_DFFSR_Q_39_D[22]
.sym 3586 f1.counter_SB_DFFSR_Q_39_D[23]
.sym 3587 f1.counter_SB_DFFSR_Q_39_D[20]
.sym 3588 f1.counter_SB_DFFSR_Q_39_D[8]
.sym 3589 counter_not[8]
.sym 3590 f1.counter_SB_DFFSR_Q_39_D[10]
.sym 3591 counter_not[13]
.sym 3597 f1.counter[2]
.sym 3599 counter_etalon[13]
.sym 3602 counter_etalon[3]
.sym 3604 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 3605 counter_etalon[9]
.sym 3611 f1.counter[29]
.sym 3612 f1.counter[28]
.sym 3618 f2.counter[14]
.sym 3632 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[15]
.sym 3641 f1.counter_SB_DFFSR_Q_39_D[21]
.sym 3653 f1.counter_SB_DFFSR_Q_39_D[16]
.sym 3655 f1.counter_SB_DFFSR_Q_39_D[23]
.sym 3656 f1.counter_SB_DFFSR_Q_39_D[17]
.sym 3662 f1.counter_SB_DFFSR_Q_39_D[22]
.sym 3664 f1.counter_SB_DFFSR_Q_39_D[20]
.sym 3665 f1.counter_SB_DFFSR_Q_39_D[19]
.sym 3666 f1.counter_SB_DFFSR_Q_39_D[18]
.sym 3669 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[16]
.sym 3672 f1.counter_SB_DFFSR_Q_39_D[16]
.sym 3675 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[17]
.sym 3678 f1.counter_SB_DFFSR_Q_39_D[17]
.sym 3681 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[18]
.sym 3684 f1.counter_SB_DFFSR_Q_39_D[18]
.sym 3687 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[19]
.sym 3690 f1.counter_SB_DFFSR_Q_39_D[19]
.sym 3693 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[20]
.sym 3696 f1.counter_SB_DFFSR_Q_39_D[20]
.sym 3699 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[21]
.sym 3701 f1.counter_SB_DFFSR_Q_39_D[21]
.sym 3705 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[22]
.sym 3708 f1.counter_SB_DFFSR_Q_39_D[22]
.sym 3711 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[23]
.sym 3713 f1.counter_SB_DFFSR_Q_39_D[23]
.sym 3719 f1.counter_SB_DFFSR_Q_39_D[16]
.sym 3720 f1.counter_SB_DFFSR_Q_39_D[29]
.sym 3721 f1.counter_SB_DFFSR_Q_39_D[28]
.sym 3722 f1.counter_SB_DFFSR_Q_39_D[17]
.sym 3723 f1.counter_SB_DFFSR_Q_39_D[19]
.sym 3724 f1.counter_SB_DFFSR_Q_39_D[18]
.sym 3725 f1.counter_SB_DFFSR_Q_39_D[31]
.sym 3726 counter_etalon[14]
.sym 3728 counter_not[8]
.sym 3732 f1.counter[10]
.sym 3738 counter_not[12]
.sym 3746 f1.counter[37]
.sym 3750 f1.counter[39]
.sym 3759 f1.counter_out_SB_DFFNE_Q_E
.sym 3767 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[23]
.sym 3789 f1.counter_SB_DFFSR_Q_39_D[26]
.sym 3790 f1.counter_SB_DFFSR_Q_39_D[28]
.sym 3793 f1.counter_SB_DFFSR_Q_39_D[25]
.sym 3794 f1.counter_SB_DFFSR_Q_39_D[31]
.sym 3796 f1.counter_SB_DFFSR_Q_39_D[30]
.sym 3797 f1.counter_SB_DFFSR_Q_39_D[29]
.sym 3802 f1.counter_SB_DFFSR_Q_39_D[27]
.sym 3803 f1.counter_SB_DFFSR_Q_39_D[24]
.sym 3804 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[24]
.sym 3807 f1.counter_SB_DFFSR_Q_39_D[24]
.sym 3810 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[25]
.sym 3813 f1.counter_SB_DFFSR_Q_39_D[25]
.sym 3816 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[26]
.sym 3818 f1.counter_SB_DFFSR_Q_39_D[26]
.sym 3822 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[27]
.sym 3825 f1.counter_SB_DFFSR_Q_39_D[27]
.sym 3828 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[28]
.sym 3831 f1.counter_SB_DFFSR_Q_39_D[28]
.sym 3834 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[29]
.sym 3836 f1.counter_SB_DFFSR_Q_39_D[29]
.sym 3840 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[30]
.sym 3842 f1.counter_SB_DFFSR_Q_39_D[30]
.sym 3846 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[31]
.sym 3848 f1.counter_SB_DFFSR_Q_39_D[31]
.sym 3854 f1.counter_SB_DFFSR_Q_39_D[30]
.sym 3855 f1.counter_SB_DFFSR_Q_39_D[26]
.sym 3856 s1.tx_byte[14]
.sym 3857 f1.counter_SB_DFFSR_Q_39_D[37]
.sym 3858 f1.counter_SB_DFFSR_Q_39_D[39]
.sym 3859 f1.counter_SB_DFFSR_Q_39_D[25]
.sym 3860 f1.counter_SB_DFFSR_Q_39_D[27]
.sym 3861 f1.counter_SB_DFFSR_Q_39_D[24]
.sym 3867 f1.counter[18]
.sym 3871 f1.counter[19]
.sym 3883 f1.counter[14]
.sym 3902 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[31]
.sym 3909 f1.counter_SB_DFFSR_Q_39_D[38]
.sym 3915 f1.counter_SB_DFFSR_Q_39_D[36]
.sym 3926 f1.counter_SB_DFFSR_Q_39_D[32]
.sym 3927 f1.counter_SB_DFFSR_Q_39_D[34]
.sym 3928 f1.counter_SB_DFFSR_Q_39_D[33]
.sym 3929 f1.counter_SB_DFFSR_Q_39_D[35]
.sym 3934 f1.counter_SB_DFFSR_Q_39_D[37]
.sym 3935 f1.counter_SB_DFFSR_Q_39_D[39]
.sym 3939 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[32]
.sym 3941 f1.counter_SB_DFFSR_Q_39_D[32]
.sym 3945 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[33]
.sym 3948 f1.counter_SB_DFFSR_Q_39_D[33]
.sym 3951 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[34]
.sym 3954 f1.counter_SB_DFFSR_Q_39_D[34]
.sym 3957 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[35]
.sym 3959 f1.counter_SB_DFFSR_Q_39_D[35]
.sym 3963 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[36]
.sym 3965 f1.counter_SB_DFFSR_Q_39_D[36]
.sym 3969 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[37]
.sym 3971 f1.counter_SB_DFFSR_Q_39_D[37]
.sym 3975 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[38]
.sym 3978 f1.counter_SB_DFFSR_Q_39_D[38]
.sym 3981 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 3984 f1.counter_SB_DFFSR_Q_39_D[39]
.sym 3989 counter_not[14]
.sym 3992 f1.counter_SB_DFFSR_Q_39_D[32]
.sym 3993 f1.counter_SB_DFFSR_Q_39_D[34]
.sym 3994 f1.counter_SB_DFFSR_Q_39_D[33]
.sym 3995 f1.counter_SB_DFFSR_Q_39_D[35]
.sym 3997 f1.counter_SB_DFFSR_Q_39_D[36]
.sym 4002 f1.counter[26]
.sym 4006 f1.counter[27]
.sym 4012 s1.tx_byte[14]
.sym 4037 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 4078 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 4145 f1.counter[34]
.sym 4149 f1.counter[35]
.sym 4211 $PACKER_VCC_NET
.sym 4228 $PACKER_VCC_NET
.sym 4281 c1.count[2]
.sym 4283 c1.d_clk_SB_DFFE_Q_E
.sym 4286 c1.count[7]
.sym 4288 clk_72MHz
.sym 4293 c1.count[6]
.sym 4296 c1.count[1]
.sym 4299 c1.count[4]
.sym 4300 c1.count[5]
.sym 4304 c1.count[0]
.sym 4306 c1.count[3]
.sym 4311 $nextpnr_ICESTORM_LC_6$O
.sym 4314 c1.count[0]
.sym 4317 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4320 c1.count[1]
.sym 4321 c1.count[0]
.sym 4323 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 4326 c1.count[2]
.sym 4327 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4329 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 4331 c1.count[3]
.sym 4333 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 4335 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 4338 c1.count[4]
.sym 4339 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 4341 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 4344 c1.count[5]
.sym 4345 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 4347 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 4349 c1.count[6]
.sym 4351 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 4353 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 4356 c1.count[7]
.sym 4357 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 4359 clk_72MHz
.sym 4360 c1.d_clk_SB_DFFE_Q_E
.sym 4388 clk_72MHz
.sym 4420 clk_72MHz
.sym 4437 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 4442 clk_72MHz
.sym 4447 c1.count[13]
.sym 4451 c1.count[9]
.sym 4452 c1.count[10]
.sym 4453 c1.count[11]
.sym 4454 c1.count[12]
.sym 4458 c1.count[8]
.sym 4462 c1.d_clk_SB_DFFE_Q_E
.sym 4472 c1.count[14]
.sym 4473 c1.count[15]
.sym 4474 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 4477 c1.count[8]
.sym 4478 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 4480 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 4482 c1.count[9]
.sym 4484 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 4486 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 4488 c1.count[10]
.sym 4490 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 4492 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 4494 c1.count[11]
.sym 4496 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 4498 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 4500 c1.count[12]
.sym 4502 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 4504 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 4507 c1.count[13]
.sym 4508 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 4510 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 4512 c1.count[14]
.sym 4514 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 4516 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 4518 c1.count[15]
.sym 4520 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 4522 clk_72MHz
.sym 4523 c1.d_clk_SB_DFFE_Q_E
.sym 4560 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 4569 c1.d_clk_SB_DFFE_Q_E
.sym 4570 c1.count[21]
.sym 4572 c1.count[23]
.sym 4573 c1.count[16]
.sym 4574 clk_72MHz
.sym 4579 c1.count[22]
.sym 4583 c1.count[18]
.sym 4585 c1.count[20]
.sym 4590 c1.count[17]
.sym 4592 c1.count[19]
.sym 4597 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 4599 c1.count[16]
.sym 4601 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 4603 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 4605 c1.count[17]
.sym 4607 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 4609 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 4612 c1.count[18]
.sym 4613 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 4615 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 4617 c1.count[19]
.sym 4619 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 4621 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 4624 c1.count[20]
.sym 4625 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 4627 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 4630 c1.count[21]
.sym 4631 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 4633 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 4635 c1.count[22]
.sym 4637 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 4639 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 4642 c1.count[23]
.sym 4643 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 4645 clk_72MHz
.sym 4646 c1.d_clk_SB_DFFE_Q_E
.sym 4665 clk_72MHz
.sym 4670 clk_72MHz
.sym 4676 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 4683 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 4689 c1.count[25]
.sym 4697 clk_72MHz
.sym 4701 c1.d_clk_SB_DFFE_Q_E
.sym 4704 c1.count[24]
.sym 4720 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 4723 c1.count[24]
.sym 4724 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 4727 c1.count[25]
.sym 4730 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 4768 clk_72MHz
.sym 4769 c1.d_clk_SB_DFFE_Q_E
.sym 4788 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 4793 clk_72MHz
.sym 5042 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 5043 f1.counter[11]
.sym 5044 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5045 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 5057 counter_etalon[0]
.sym 5058 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5059 counter_etalon[5]
.sym 5061 counter_etalon[1]
.sym 5065 counter_not[0]
.sym 5066 counter_not[4]
.sym 5067 counter_not[1]
.sym 5069 counter_not[5]
.sym 5071 counter_etalon[4]
.sym 5072 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5091 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5092 counter_etalon[5]
.sym 5093 counter_not[5]
.sym 5102 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5103 counter_etalon[4]
.sym 5104 counter_not[4]
.sym 5108 counter_not[0]
.sym 5109 counter_etalon[0]
.sym 5111 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5120 counter_not[1]
.sym 5122 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5123 counter_etalon[1]
.sym 5136 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 5137 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 5151 counter_etalon[0]
.sym 5155 counter_etalon[5]
.sym 5168 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5174 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 5180 f1.counter[4]
.sym 5183 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 5188 s1.tx_byte[5]
.sym 5190 s1.tx_byte[4]
.sym 5191 s1.tx_byte[0]
.sym 5193 s1.tx_byte[1]
.sym 5195 f1.counter[5]
.sym 5196 f1.counter[0]
.sym 5198 f1.counter[1]
.sym 5203 f1.counter[11]
.sym 5205 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 5213 f1.counter[0]
.sym 5220 f1.counter[4]
.sym 5225 f1.counter[1]
.sym 5237 f1.counter[5]
.sym 5243 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 5244 s1.tx_byte[1]
.sym 5245 s1.tx_byte[5]
.sym 5246 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 5249 s1.tx_byte[0]
.sym 5250 s1.tx_byte[4]
.sym 5251 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 5252 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 5255 f1.counter[11]
.sym 5259 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 5260 clk_1Hz_$glb_clk
.sym 5274 f1.counter[4]
.sym 5278 counter_etalon[2]
.sym 5283 f1.counter[5]
.sym 5306 s1.tx_byte[3]
.sym 5308 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 5310 counter_not[11]
.sym 5311 counter_etalon[11]
.sym 5313 counter_not[15]
.sym 5314 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 5315 counter_etalon[15]
.sym 5316 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5317 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 5318 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 5319 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 5324 s1.tx_byte[2]
.sym 5326 s1.tx_byte[15]
.sym 5328 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5329 s1.tx_byte[11]
.sym 5332 counter_etalon[2]
.sym 5333 counter_not[2]
.sym 5336 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 5337 s1.tx_byte[15]
.sym 5338 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 5339 s1.tx_byte[11]
.sym 5342 s1.tx_byte[2]
.sym 5343 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 5344 s1.tx_byte[3]
.sym 5345 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 5349 counter_etalon[11]
.sym 5350 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5351 counter_not[11]
.sym 5354 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 5355 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 5356 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 5357 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5366 counter_not[2]
.sym 5367 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5369 counter_etalon[2]
.sym 5378 counter_etalon[15]
.sym 5379 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5380 counter_not[15]
.sym 5382 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 5383 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 5401 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 5402 s1.tx_byte[3]
.sym 5403 counter_etalon[15]
.sym 5407 counter_etalon[11]
.sym 5411 f1.counter[1]
.sym 5413 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 5417 f1.counter[2]
.sym 5419 f1.counter[3]
.sym 5431 f1.counter[1]
.sym 5445 f1.counter[7]
.sym 5450 f1.counter[0]
.sym 5456 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 5460 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 5465 f1.counter[7]
.sym 5477 f1.counter[1]
.sym 5489 f1.counter[0]
.sym 5491 f1.counter[1]
.sym 5496 f1.counter[0]
.sym 5506 freq_not$SB_IO_IN_$glb_clk
.sym 5507 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 5524 f2.counter_SB_DFFSR_Q_39_D[13]
.sym 5533 f1.counter[9]
.sym 5541 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 5542 f1.counter[11]
.sym 5554 f1.counter[4]
.sym 5556 f1.counter[5]
.sym 5568 f1.counter[11]
.sym 5575 f1.counter[9]
.sym 5576 f1.counter[15]
.sym 5577 f1.counter[2]
.sym 5579 f1.counter[3]
.sym 5585 f1.counter[3]
.sym 5588 f1.counter[4]
.sym 5595 f1.counter[5]
.sym 5600 f1.counter[11]
.sym 5606 f1.counter[15]
.sym 5614 f1.counter[9]
.sym 5619 f1.counter[2]
.sym 5624 f1.counter[3]
.sym 5628 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 5629 clk_1Hz_$glb_clk
.sym 5650 f2.counter[14]
.sym 5673 counter_etalon[3]
.sym 5674 counter_etalon[9]
.sym 5677 counter_not[9]
.sym 5679 counter_not[13]
.sym 5680 f1.counter[12]
.sym 5681 f1.counter[14]
.sym 5682 f1.counter[13]
.sym 5683 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5685 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 5686 counter_etalon[13]
.sym 5687 counter_not[3]
.sym 5693 f1.counter[9]
.sym 5696 s1.tx_byte[9]
.sym 5698 s1.tx_byte[13]
.sym 5701 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 5705 counter_etalon[9]
.sym 5707 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5708 counter_not[9]
.sym 5711 f1.counter[13]
.sym 5718 counter_etalon[13]
.sym 5719 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5720 counter_not[13]
.sym 5723 f1.counter[12]
.sym 5730 f1.counter[9]
.sym 5735 s1.tx_byte[9]
.sym 5736 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 5737 s1.tx_byte[13]
.sym 5738 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 5743 f1.counter[14]
.sym 5747 counter_etalon[3]
.sym 5748 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 5750 counter_not[3]
.sym 5751 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 5752 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 5766 f1.counter[4]
.sym 5768 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5770 f1.counter[5]
.sym 5774 f1.counter[7]
.sym 5787 f1.counter[31]
.sym 5795 f1.counter[12]
.sym 5798 f1.counter[23]
.sym 5799 f1.counter[10]
.sym 5803 f1.counter[8]
.sym 5805 f1.counter[13]
.sym 5807 f1.counter[22]
.sym 5808 f1.counter[20]
.sym 5830 f1.counter[12]
.sym 5834 f1.counter[22]
.sym 5841 f1.counter[23]
.sym 5849 f1.counter[20]
.sym 5853 f1.counter[8]
.sym 5858 f1.counter[8]
.sym 5864 f1.counter[10]
.sym 5870 f1.counter[13]
.sym 5874 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 5875 clk_1Hz_$glb_clk
.sym 5889 f1.counter[12]
.sym 5891 f1.counter[9]
.sym 5893 f1.counter[13]
.sym 5895 f1.counter[14]
.sym 5897 f1.counter[15]
.sym 5899 f1.counter[8]
.sym 5918 f1.counter[28]
.sym 5922 f1.counter[18]
.sym 5924 f1.counter[19]
.sym 5926 f1.counter[16]
.sym 5928 f1.counter[17]
.sym 5932 f2.counter[14]
.sym 5933 f1.counter[29]
.sym 5947 f1.counter[31]
.sym 5954 f1.counter[16]
.sym 5960 f1.counter[29]
.sym 5963 f1.counter[28]
.sym 5971 f1.counter[17]
.sym 5975 f1.counter[19]
.sym 5984 f1.counter[18]
.sym 5987 f1.counter[31]
.sym 5995 f2.counter[14]
.sym 5997 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 5998 clk_1Hz_$glb_clk
.sym 6012 f1.counter[20]
.sym 6014 f1.counter[17]
.sym 6018 f1.counter[22]
.sym 6020 f1.counter[23]
.sym 6022 f1.counter[16]
.sym 6041 counter_not[14]
.sym 6043 f1.counter[25]
.sym 6044 f1.counter[39]
.sym 6045 f1.counter[26]
.sym 6048 f1.counter[37]
.sym 6049 f1.counter[24]
.sym 6051 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 6053 f1.counter[30]
.sym 6055 f1.counter[27]
.sym 6056 counter_etalon[14]
.sym 6077 f1.counter[30]
.sym 6081 f1.counter[26]
.sym 6086 counter_not[14]
.sym 6087 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 6088 counter_etalon[14]
.sym 6094 f1.counter[37]
.sym 6099 f1.counter[39]
.sym 6107 f1.counter[25]
.sym 6113 f1.counter[27]
.sym 6118 f1.counter[24]
.sym 6120 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 6121 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 6135 f1.counter[28]
.sym 6137 f1.counter[25]
.sym 6139 f1.counter[29]
.sym 6141 f1.counter[30]
.sym 6145 f1.counter[24]
.sym 6164 f1.counter[32]
.sym 6170 f1.counter[35]
.sym 6173 f1.counter[14]
.sym 6174 f1.counter[33]
.sym 6176 f1.counter[34]
.sym 6197 f1.counter[14]
.sym 6216 f1.counter[32]
.sym 6222 f1.counter[34]
.sym 6229 f1.counter[33]
.sym 6235 f1.counter[35]
.sym 6243 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 6244 clk_1Hz_$glb_clk
.sym 6256 f1.counter[33]
.sym 6258 f1.counter[37]
.sym 6262 f1.counter[39]
.sym 6264 f1.counter[32]
.sym 6346 s1.rx_byte[5]
.sym 6347 s1.rx_byte[6]
.sym 6348 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 6349 s1.rx_byte[3]
.sym 6350 s1.rx_byte[2]
.sym 6351 s1.rx_byte[4]
.sym 6352 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 6353 s1.rx_byte[7]
.sym 6380 clk_72MHz
.sym 6486 s1.rx_byte_SB_DFFE_Q_E
.sym 6604 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 6868 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 6911 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6919 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 6968 counter_etalon[7]
.sym 6970 counter_etalon[1]
.sym 6971 counter_etalon[4]
.sym 6972 counter_etalon[0]
.sym 6973 counter_etalon[5]
.sym 7022 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 7075 counter_etalon[2]
.sym 7127 counter_not[7]
.sym 7172 counter_etalon[11]
.sym 7173 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7174 f2.counter_SB_DFFSR_Q_39_D[12]
.sym 7175 f2.counter_SB_DFFSR_Q_39_D[11]
.sym 7176 f2.counter_SB_DFFSR_Q_39_D[15]
.sym 7177 f2.counter_SB_DFFSR_Q_39_D[10]
.sym 7178 counter_etalon[15]
.sym 7179 f2.counter_SB_DFFSR_Q_39_D[8]
.sym 7275 counter_not[7]
.sym 7276 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7279 f2.counter_SB_DFFSR_Q_39_D[13]
.sym 7319 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 7320 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 7321 f2.counter_SB_DFFSR_Q_39_D[8]
.sym 7330 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7376 counter_etalon[3]
.sym 7377 counter_etalon[13]
.sym 7378 counter_etalon[12]
.sym 7382 f1.counter_SB_DFFSR_Q_39_D[6]
.sym 7383 counter_etalon[9]
.sym 7420 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 7423 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 7432 f1.counter[7]
.sym 7480 f1.counter[2]
.sym 7481 f1.counter[3]
.sym 7482 f1.counter[4]
.sym 7483 f1.counter[5]
.sym 7484 f1.counter[6]
.sym 7485 f1.counter[7]
.sym 7541 f1.counter[0]
.sym 7580 f1.counter[8]
.sym 7581 f1.counter[9]
.sym 7582 f1.counter[10]
.sym 7583 f1.counter[11]
.sym 7584 f1.counter[12]
.sym 7585 f1.counter[13]
.sym 7586 f1.counter[14]
.sym 7587 f1.counter[15]
.sym 7625 f1.counter[3]
.sym 7627 f1.counter[1]
.sym 7629 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 7633 f1.counter[2]
.sym 7682 f1.counter[16]
.sym 7683 f1.counter[17]
.sym 7684 f1.counter[18]
.sym 7685 f1.counter[19]
.sym 7686 f1.counter[20]
.sym 7687 f1.counter[21]
.sym 7688 f1.counter[22]
.sym 7689 f1.counter[23]
.sym 7727 f1.counter[11]
.sym 7733 f1.counter[9]
.sym 7784 f1.counter[24]
.sym 7785 f1.counter[25]
.sym 7786 f1.counter[26]
.sym 7787 f1.counter[27]
.sym 7788 f1.counter[28]
.sym 7789 f1.counter[29]
.sym 7790 f1.counter[30]
.sym 7791 f1.counter[31]
.sym 7886 f1.counter[32]
.sym 7887 f1.counter[33]
.sym 7888 f1.counter[34]
.sym 7889 f1.counter[35]
.sym 7890 f1.counter[36]
.sym 7891 f1.counter[37]
.sym 7892 f1.counter[38]
.sym 7893 f1.counter[39]
.sym 7933 f1.counter[31]
.sym 8118 s1.rx_byte_tp[3]
.sym 8119 s1.rx_byte_tp[4]
.sym 8120 s1.rx_byte_tp[1]
.sym 8122 s1.rx_byte_tp[6]
.sym 8123 s1.rx_byte_SB_LUT4_I1_2_O
.sym 8124 s1.rx_byte_tp[2]
.sym 8125 s1.rx_byte_tp[5]
.sym 8162 s1.rx_byte_SB_DFFE_Q_E
.sym 8165 s1.rx_byte[4]
.sym 8167 s1.rx_byte[7]
.sym 8169 s1.rx_byte[6]
.sym 8170 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 8172 s1.rx_byte[2]
.sym 8176 s1.rx_byte[5]
.sym 8177 s1.rx_byte_tp[4]
.sym 8178 s1.rx_byte_tp[1]
.sym 8183 s1.rx_byte_tp[5]
.sym 8184 s1.rx_byte_tp[3]
.sym 8187 s1.rx_byte[3]
.sym 8188 s1.rx_byte_tp[6]
.sym 8190 s1.rx_byte_tp[2]
.sym 8196 s1.rx_byte_tp[4]
.sym 8201 s1.rx_byte_tp[5]
.sym 8205 s1.rx_byte[5]
.sym 8206 s1.rx_byte[4]
.sym 8207 s1.rx_byte[6]
.sym 8208 s1.rx_byte[7]
.sym 8211 s1.rx_byte_tp[2]
.sym 8219 s1.rx_byte_tp[1]
.sym 8225 s1.rx_byte_tp[3]
.sym 8230 s1.rx_byte[2]
.sym 8231 s1.rx_byte[3]
.sym 8232 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 8237 s1.rx_byte_tp[6]
.sym 8239 s1.rx_byte_SB_DFFE_Q_E
.sym 8240 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 8242 freq_etalon$SB_IO_IN
.sym 8244 freq_not$SB_IO_IN
.sym 8247 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 8251 s1.rx_byte[0]
.sym 8252 s1.rx_byte[1]
.sym 8281 $PACKER_VCC_NET
.sym 8291 s1.rx_byte_tp[0]
.sym 8407 s1.rx_byte_tp[0]
.sym 8421 s1.rx_byte_SB_DFFE_Q_E
.sym 8555 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 8817 counter_not[7]
.sym 8823 counter_etalon[7]
.sym 8825 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 8860 counter_not[7]
.sym 8861 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 8863 counter_etalon[7]
.sym 8894 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 8895 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 8897 f2.counter_SB_DFFSR_Q_39_D[5]
.sym 8898 f2.counter_SB_DFFSR_Q_39_D[0]
.sym 8899 f2.counter_SB_DFFSR_Q_39_D[2]
.sym 8900 f2.counter[1]
.sym 8903 f2.counter[0]
.sym 8913 counter_not[7]
.sym 8927 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8957 f2.counter[1]
.sym 8958 f2.counter[4]
.sym 8959 f2.counter[5]
.sym 8961 f2.counter[7]
.sym 8968 f2.counter[0]
.sym 8974 f2.counter[7]
.sym 8984 f2.counter[1]
.sym 8992 f2.counter[4]
.sym 8996 f2.counter[0]
.sym 9003 f2.counter[5]
.sym 9017 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 9018 clk_1Hz_$glb_clk
.sym 9022 f2.counter[2]
.sym 9023 f2.counter[3]
.sym 9024 f2.counter[4]
.sym 9025 f2.counter[5]
.sym 9026 f2.counter[6]
.sym 9027 f2.counter[7]
.sym 9087 f2.counter[2]
.sym 9124 f2.counter[2]
.sym 9140 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 9141 clk_1Hz_$glb_clk
.sym 9143 f2.counter[8]
.sym 9144 f2.counter[9]
.sym 9145 f2.counter[10]
.sym 9146 f2.counter[11]
.sym 9147 f2.counter[12]
.sym 9148 f2.counter[13]
.sym 9149 f2.counter[14]
.sym 9150 f2.counter[15]
.sym 9156 f2.counter[6]
.sym 9160 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9169 f2.counter[3]
.sym 9170 f2.counter[13]
.sym 9171 f1.counter[23]
.sym 9176 f2.counter[8]
.sym 9178 f2.counter[9]
.sym 9191 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9193 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9199 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 9200 f2.counter[8]
.sym 9202 f2.counter[10]
.sym 9203 f2.counter[11]
.sym 9204 f2.counter[12]
.sym 9207 f2.counter[15]
.sym 9210 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 9218 f2.counter[11]
.sym 9223 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9224 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 9225 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 9226 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9231 f2.counter[12]
.sym 9237 f2.counter[11]
.sym 9242 f2.counter[15]
.sym 9250 f2.counter[10]
.sym 9254 f2.counter[15]
.sym 9262 f2.counter[8]
.sym 9263 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 9264 clk_1Hz_$glb_clk
.sym 9266 f2.counter[16]
.sym 9267 f2.counter[17]
.sym 9268 f2.counter[18]
.sym 9269 f2.counter[19]
.sym 9270 f2.counter[20]
.sym 9271 f2.counter[21]
.sym 9272 f2.counter[22]
.sym 9273 f2.counter[23]
.sym 9279 f2.counter[14]
.sym 9280 f2.counter_SB_DFFSR_Q_39_D[10]
.sym 9284 f2.counter_SB_DFFSR_Q_39_D[12]
.sym 9288 f2.counter_SB_DFFSR_Q_39_D[15]
.sym 9290 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 9293 counter_etalon[9]
.sym 9294 f2.counter[12]
.sym 9295 counter_etalon[3]
.sym 9297 counter_etalon[13]
.sym 9316 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 9320 f2.counter[13]
.sym 9321 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9322 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 9326 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9329 f1.counter[7]
.sym 9349 f1.counter[7]
.sym 9352 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 9353 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9354 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 9355 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9373 f2.counter[13]
.sym 9386 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 9387 clk_1Hz_$glb_clk
.sym 9389 f2.counter[24]
.sym 9390 f2.counter[25]
.sym 9391 f2.counter[26]
.sym 9392 f2.counter[27]
.sym 9393 f2.counter[28]
.sym 9394 f2.counter[29]
.sym 9395 f2.counter[30]
.sym 9396 f2.counter[31]
.sym 9402 f2.counter[22]
.sym 9406 f2.counter[23]
.sym 9407 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9414 f1.counter[6]
.sym 9420 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9436 f1.counter[6]
.sym 9440 f2.counter[13]
.sym 9441 f2.counter[3]
.sym 9448 f2.counter[9]
.sym 9454 f2.counter[12]
.sym 9465 f2.counter[3]
.sym 9469 f2.counter[13]
.sym 9476 f2.counter[12]
.sym 9501 f1.counter[6]
.sym 9508 f2.counter[9]
.sym 9509 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 9510 clk_1Hz_$glb_clk
.sym 9512 f2.counter[32]
.sym 9513 f2.counter[33]
.sym 9514 f2.counter[34]
.sym 9515 f2.counter[35]
.sym 9516 f2.counter[36]
.sym 9517 f2.counter[37]
.sym 9518 f2.counter[38]
.sym 9519 f2.counter[39]
.sym 9535 f2.counter[26]
.sym 9537 counter_etalon[12]
.sym 9555 f1.counter[2]
.sym 9556 f1.counter[3]
.sym 9557 f1.counter[4]
.sym 9558 f1.counter[5]
.sym 9567 f1.counter[1]
.sym 9568 f1.counter[7]
.sym 9569 f1.counter[0]
.sym 9583 f1.counter[6]
.sym 9585 $nextpnr_ICESTORM_LC_2$O
.sym 9588 f1.counter[0]
.sym 9591 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9594 f1.counter[1]
.sym 9597 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9600 f1.counter[2]
.sym 9601 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9603 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 9606 f1.counter[3]
.sym 9607 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9609 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 9612 f1.counter[4]
.sym 9613 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 9615 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 9618 f1.counter[5]
.sym 9619 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 9621 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 9623 f1.counter[6]
.sym 9625 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 9627 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 9629 f1.counter[7]
.sym 9631 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 9633 freq_not$SB_IO_IN_$glb_clk
.sym 9634 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 9635 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9636 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9637 s1.tx_byte[10]
.sym 9638 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9639 s1.tx_byte[8]
.sym 9640 f2.counter_SB_DFFSR_Q_39_D[35]
.sym 9641 f1.counter_SB_DFFSR_Q_39_D[21]
.sym 9642 s1.tx_byte[12]
.sym 9659 f1.counter[24]
.sym 9660 f1.counter[22]
.sym 9662 f1.counter[23]
.sym 9664 f2.counter[8]
.sym 9667 s1.tx_byte[14]
.sym 9669 f1.counter[29]
.sym 9670 f1.counter[19]
.sym 9671 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 9677 f1.counter[9]
.sym 9682 f1.counter[14]
.sym 9687 f1.counter[11]
.sym 9689 f1.counter[13]
.sym 9694 f1.counter[10]
.sym 9696 f1.counter[12]
.sym 9699 f1.counter[15]
.sym 9700 f1.counter[8]
.sym 9708 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 9710 f1.counter[8]
.sym 9712 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 9714 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 9717 f1.counter[9]
.sym 9718 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 9720 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 9723 f1.counter[10]
.sym 9724 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 9726 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 9728 f1.counter[11]
.sym 9730 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 9732 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 9735 f1.counter[12]
.sym 9736 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 9738 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 9740 f1.counter[13]
.sym 9742 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 9744 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 9747 f1.counter[14]
.sym 9748 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 9750 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 9753 f1.counter[15]
.sym 9754 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 9756 freq_not$SB_IO_IN_$glb_clk
.sym 9757 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 9758 counter_etalon[10]
.sym 9759 counter_etalon[35]
.sym 9765 counter_etalon[8]
.sym 9771 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9776 f1.counter[10]
.sym 9778 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9794 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 9799 f1.counter[16]
.sym 9800 f1.counter[17]
.sym 9801 f1.counter[18]
.sym 9803 f1.counter[20]
.sym 9814 f1.counter[23]
.sym 9821 f1.counter[22]
.sym 9826 f1.counter[19]
.sym 9828 f1.counter[21]
.sym 9831 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 9834 f1.counter[16]
.sym 9835 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 9837 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 9840 f1.counter[17]
.sym 9841 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 9843 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 9846 f1.counter[18]
.sym 9847 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 9849 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 9851 f1.counter[19]
.sym 9853 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 9855 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 9858 f1.counter[20]
.sym 9859 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 9861 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 9863 f1.counter[21]
.sym 9865 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 9867 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 9870 f1.counter[22]
.sym 9871 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 9873 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 9875 f1.counter[23]
.sym 9877 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 9879 freq_not$SB_IO_IN_$glb_clk
.sym 9880 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 9881 f1.counter_SB_DFFSR_Q_39_D[36]
.sym 9882 f1.counter_SB_DFFSR_Q_39_D[38]
.sym 9883 counter_not[38]
.sym 9884 counter_not[39]
.sym 9885 counter_not[37]
.sym 9886 counter_not[25]
.sym 9888 counter_not[35]
.sym 9895 f1.counter[21]
.sym 9897 f1.counter[17]
.sym 9899 f1.counter[18]
.sym 9903 f1.counter[20]
.sym 9911 f1.counter[31]
.sym 9917 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 9923 f1.counter[25]
.sym 9926 f1.counter[28]
.sym 9933 f1.counter[27]
.sym 9935 f1.counter[29]
.sym 9936 f1.counter[30]
.sym 9937 f1.counter[31]
.sym 9938 f1.counter[24]
.sym 9948 f1.counter[26]
.sym 9954 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 9957 f1.counter[24]
.sym 9958 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 9960 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 9963 f1.counter[25]
.sym 9964 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 9966 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 9968 f1.counter[26]
.sym 9970 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 9972 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 9974 f1.counter[27]
.sym 9976 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 9978 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 9981 f1.counter[28]
.sym 9982 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 9984 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 9986 f1.counter[29]
.sym 9988 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 9990 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 9992 f1.counter[30]
.sym 9994 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 9996 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 9998 f1.counter[31]
.sym 10000 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 10002 freq_not$SB_IO_IN_$glb_clk
.sym 10003 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 10009 counter_not[34]
.sym 10011 counter_not[33]
.sym 10022 f1.counter[26]
.sym 10026 f1.counter[28]
.sym 10040 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 10051 f1.counter[38]
.sym 10053 f1.counter[32]
.sym 10055 f1.counter[34]
.sym 10056 f1.counter[35]
.sym 10058 f1.counter[37]
.sym 10068 f1.counter[39]
.sym 10070 f1.counter[33]
.sym 10073 f1.counter[36]
.sym 10077 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 10079 f1.counter[32]
.sym 10081 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 10083 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 10085 f1.counter[33]
.sym 10087 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 10089 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 10091 f1.counter[34]
.sym 10093 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 10095 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 10097 f1.counter[35]
.sym 10099 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 10101 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 10103 f1.counter[36]
.sym 10105 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 10107 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 10109 f1.counter[37]
.sym 10111 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 10113 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 10116 f1.counter[38]
.sym 10117 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 10120 f1.counter[39]
.sym 10123 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 10125 freq_not$SB_IO_IN_$glb_clk
.sym 10126 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 10135 f1.counter[32]
.sym 10145 f1.counter[36]
.sym 10229 $PACKER_GND_NET
.sym 10242 freq_etalon$SB_IO_IN
.sym 10248 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 10253 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 10260 freq_not$SB_IO_IN
.sym 10269 s1.rx_byte_tp[4]
.sym 10273 s1.rx_byte[0]
.sym 10274 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 10275 s1.rx_byte_tp[5]
.sym 10278 s1.rx_byte_tp[1]
.sym 10282 s1.rx_byte[1]
.sym 10284 s1.rx_byte_tp[3]
.sym 10288 i_SPI_CS$SB_IO_IN
.sym 10296 s1.rx_byte_tp[0]
.sym 10298 s1.rx_byte_tp[2]
.sym 10302 s1.rx_byte_tp[2]
.sym 10308 s1.rx_byte_tp[3]
.sym 10316 s1.rx_byte_tp[0]
.sym 10326 s1.rx_byte_tp[5]
.sym 10331 s1.rx_byte[1]
.sym 10333 s1.rx_byte[0]
.sym 10334 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 10340 s1.rx_byte_tp[1]
.sym 10345 s1.rx_byte_tp[4]
.sym 10348 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 10349 i_SPI_CS$SB_IO_IN
.sym 10352 clk_72MHz
.sym 10356 s1.rx_counter[2]
.sym 10357 s1.rx_counter[0]
.sym 10359 s1.rx_byte_SB_DFFE_Q_E
.sym 10360 s1.rx_counter[1]
.sym 10369 $PACKER_GND_NET
.sym 10382 i_SPI_CS$SB_IO_IN
.sym 10383 i_SPI_MOSI$SB_IO_IN
.sym 10394 s1.rx_byte_SB_DFFE_Q_E
.sym 10399 clk_72MHz
.sym 10402 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 10408 i_SPI_CS$SB_IO_IN
.sym 10412 clk_72MHz
.sym 10417 clk_72MHz
.sym 10419 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 10433 s1.rx_byte_tp[0]
.sym 10439 i_SPI_MOSI$SB_IO_IN
.sym 10444 s1.rx_byte[0]
.sym 10449 s1.rx_byte_SB_DFFE_Q_E
.sym 10453 s1.rx_byte[1]
.sym 10461 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 10470 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 10471 s1.rx_byte[0]
.sym 10473 s1.rx_byte[1]
.sym 10496 i_SPI_MOSI$SB_IO_IN
.sym 10500 s1.rx_byte_tp[0]
.sym 10510 s1.rx_byte_SB_DFFE_Q_E
.sym 10511 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 10529 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 10533 $PACKER_VCC_NET
.sym 10554 i_SPI_MOSI$SB_IO_IN
.sym 10574 i_SPI_CS$SB_IO_IN
.sym 10601 i_SPI_MOSI$SB_IO_IN
.sym 10634 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 10635 i_SPI_CS$SB_IO_IN
.sym 10646 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 10658 i_SPI_MOSI$SB_IO_IN
.sym 10786 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 10916 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11007 f2.counter_SB_DFFSR_Q_39_D[3]
.sym 11008 f2.counter_SB_DFFSR_Q_39_D[6]
.sym 11009 f2.counter_SB_DFFSR_Q_39_D[4]
.sym 11010 counter_not[23]
.sym 11011 f2.counter_SB_DFFSR_Q_39_D[7]
.sym 11012 f2.counter_SB_DFFSR_Q_39_D[1]
.sym 11048 f2.counter[2]
.sym 11049 f2.counter[1]
.sym 11051 f2.counter[5]
.sym 11063 f2.counter_SB_DFFSR_Q_39_D[0]
.sym 11076 f2.counter[0]
.sym 11082 f2.counter[5]
.sym 11085 f2.counter[0]
.sym 11093 f2.counter[2]
.sym 11097 f2.counter[0]
.sym 11099 f2.counter[1]
.sym 11116 f2.counter_SB_DFFSR_Q_39_D[0]
.sym 11126 freq_etalon$SB_IO_IN_$glb_clk
.sym 11127 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 11139 f2.counter[10]
.sym 11142 f1.counter[23]
.sym 11161 f2.counter_SB_DFFSR_Q_39_D[13]
.sym 11172 f2.counter[3]
.sym 11174 f2.counter[5]
.sym 11175 f2.counter[6]
.sym 11180 f2.counter[1]
.sym 11183 f2.counter[0]
.sym 11192 f2.counter[7]
.sym 11195 f2.counter[2]
.sym 11197 f2.counter[4]
.sym 11201 $nextpnr_ICESTORM_LC_4$O
.sym 11203 f2.counter[0]
.sym 11207 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 11209 f2.counter[1]
.sym 11213 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11215 f2.counter[2]
.sym 11217 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 11219 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 11222 f2.counter[3]
.sym 11223 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11225 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 11227 f2.counter[4]
.sym 11229 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 11231 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 11234 f2.counter[5]
.sym 11235 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 11237 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 11240 f2.counter[6]
.sym 11241 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 11243 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11246 f2.counter[7]
.sym 11247 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 11249 freq_etalon$SB_IO_IN_$glb_clk
.sym 11250 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 11277 f2.counter[25]
.sym 11279 f2.counter[14]
.sym 11287 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11294 f2.counter[10]
.sym 11299 f2.counter[15]
.sym 11304 f2.counter[12]
.sym 11305 f2.counter[13]
.sym 11308 f2.counter[8]
.sym 11309 f2.counter[9]
.sym 11319 f2.counter[11]
.sym 11322 f2.counter[14]
.sym 11324 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 11327 f2.counter[8]
.sym 11328 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11330 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 11333 f2.counter[9]
.sym 11334 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 11336 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 11339 f2.counter[10]
.sym 11340 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 11342 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 11344 f2.counter[11]
.sym 11346 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 11348 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 11350 f2.counter[12]
.sym 11352 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 11354 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 11356 f2.counter[13]
.sym 11358 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 11360 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 11362 f2.counter[14]
.sym 11364 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 11366 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11369 f2.counter[15]
.sym 11370 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 11372 freq_etalon$SB_IO_IN_$glb_clk
.sym 11373 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 11382 freq_etalon$SB_IO_IN
.sym 11386 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11389 f2.counter_SB_DFFSR_Q_39_D[11]
.sym 11390 f2.counter[9]
.sym 11393 f1.counter[6]
.sym 11395 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 11399 f2.counter[30]
.sym 11401 f2.counter[31]
.sym 11403 f2.counter[24]
.sym 11408 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11409 f2.counter[27]
.sym 11410 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11417 f2.counter[18]
.sym 11422 f2.counter[23]
.sym 11424 f2.counter[17]
.sym 11427 f2.counter[20]
.sym 11428 f2.counter[21]
.sym 11431 f2.counter[16]
.sym 11442 f2.counter[19]
.sym 11445 f2.counter[22]
.sym 11447 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11450 f2.counter[16]
.sym 11451 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11453 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11455 f2.counter[17]
.sym 11457 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11459 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11462 f2.counter[18]
.sym 11463 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11465 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11467 f2.counter[19]
.sym 11469 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11471 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11473 f2.counter[20]
.sym 11475 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11477 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11479 f2.counter[21]
.sym 11481 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11483 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11485 f2.counter[22]
.sym 11487 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11489 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 11492 f2.counter[23]
.sym 11493 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11495 freq_etalon$SB_IO_IN_$glb_clk
.sym 11496 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 11509 f2.counter[16]
.sym 11511 f2.counter[21]
.sym 11513 f2.counter[17]
.sym 11515 f2.counter[18]
.sym 11517 f2.counter[19]
.sym 11519 f2.counter[20]
.sym 11521 f2.counter[28]
.sym 11523 f2.counter[29]
.sym 11526 f2.counter[32]
.sym 11533 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 11551 f2.counter[29]
.sym 11555 f2.counter[25]
.sym 11556 f2.counter[26]
.sym 11557 f2.counter[27]
.sym 11561 f2.counter[31]
.sym 11562 f2.counter[24]
.sym 11566 f2.counter[28]
.sym 11568 f2.counter[30]
.sym 11570 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 11572 f2.counter[24]
.sym 11574 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 11576 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 11579 f2.counter[25]
.sym 11580 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 11582 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 11585 f2.counter[26]
.sym 11586 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 11588 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 11591 f2.counter[27]
.sym 11592 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 11594 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 11596 f2.counter[28]
.sym 11598 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 11600 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 11602 f2.counter[29]
.sym 11604 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 11606 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 11608 f2.counter[30]
.sym 11610 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 11612 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 11615 f2.counter[31]
.sym 11616 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 11618 freq_etalon$SB_IO_IN_$glb_clk
.sym 11619 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 11632 f2.counter[24]
.sym 11633 f1.counter[24]
.sym 11634 f2.counter[29]
.sym 11635 f1.counter[29]
.sym 11636 f2.counter[25]
.sym 11637 f1.counter[19]
.sym 11638 f2.counter[26]
.sym 11639 f1.counter[22]
.sym 11640 f2.counter[27]
.sym 11642 f2.counter[28]
.sym 11644 f2.counter[36]
.sym 11646 f2.counter[37]
.sym 11647 f1.counter[16]
.sym 11648 f2.counter[38]
.sym 11649 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11650 f2.counter[39]
.sym 11651 f2.counter_SB_DFFSR_Q_39_D[38]
.sym 11653 f2.counter[30]
.sym 11654 f2.counter[33]
.sym 11656 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 11661 f2.counter[32]
.sym 11673 f2.counter[36]
.sym 11674 f2.counter[37]
.sym 11680 f2.counter[35]
.sym 11686 f2.counter[33]
.sym 11687 f2.counter[34]
.sym 11691 f2.counter[38]
.sym 11692 f2.counter[39]
.sym 11693 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 11696 f2.counter[32]
.sym 11697 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 11699 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 11701 f2.counter[33]
.sym 11703 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 11705 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 11707 f2.counter[34]
.sym 11709 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 11711 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 11714 f2.counter[35]
.sym 11715 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 11717 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 11719 f2.counter[36]
.sym 11721 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 11723 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 11725 f2.counter[37]
.sym 11727 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 11729 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 11731 f2.counter[38]
.sym 11733 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 11737 f2.counter[39]
.sym 11739 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 11741 freq_etalon$SB_IO_IN_$glb_clk
.sym 11742 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 11743 f2.counter_out_SB_DFFNE_Q_E
.sym 11744 f2.counter_SB_DFFSR_Q_39_D[34]
.sym 11745 f2.counter_SB_DFFSR_Q_39_D[36]
.sym 11746 f2.counter_SB_DFFSR_Q_39_D[33]
.sym 11747 f2.counter_SB_DFFSR_Q_39_D[39]
.sym 11748 counter_not[31]
.sym 11749 counter_not[10]
.sym 11750 counter_not[16]
.sym 11755 f2.counter[32]
.sym 11757 f2.counter[37]
.sym 11768 f2.counter[34]
.sym 11769 f2.counter[25]
.sym 11770 f2.counter[35]
.sym 11784 counter_etalon[10]
.sym 11785 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11787 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11788 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11789 counter_etalon[12]
.sym 11791 counter_etalon[8]
.sym 11792 counter_not[12]
.sym 11793 counter_not[8]
.sym 11795 f2.counter[35]
.sym 11796 s1.tx_byte[8]
.sym 11798 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11799 s1.tx_byte[12]
.sym 11805 f1.counter[21]
.sym 11809 s1.tx_byte[14]
.sym 11810 s1.tx_byte[10]
.sym 11811 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11813 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11814 counter_not[10]
.sym 11815 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11817 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11818 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11819 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11820 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11823 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11824 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11825 s1.tx_byte[10]
.sym 11826 s1.tx_byte[14]
.sym 11829 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11830 counter_not[10]
.sym 11831 counter_etalon[10]
.sym 11835 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11836 s1.tx_byte[12]
.sym 11837 s1.tx_byte[8]
.sym 11838 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11841 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11843 counter_not[8]
.sym 11844 counter_etalon[8]
.sym 11848 f2.counter[35]
.sym 11856 f1.counter[21]
.sym 11859 counter_not[12]
.sym 11860 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 11861 counter_etalon[12]
.sym 11863 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 11864 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 11866 counter_etalon[38]
.sym 11867 counter_etalon[37]
.sym 11868 counter_etalon[33]
.sym 11869 f2.counter_SB_DFFSR_Q_39_D[38]
.sym 11870 counter_etalon[34]
.sym 11871 counter_etalon[25]
.sym 11872 counter_etalon[39]
.sym 11878 f1.counter[31]
.sym 11883 counter_not[16]
.sym 11888 counter_not[12]
.sym 11901 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11908 f2.counter[8]
.sym 11930 f2.counter[35]
.sym 11934 f2.counter[10]
.sym 11942 f2.counter[10]
.sym 11946 f2.counter[35]
.sym 11982 f2.counter[8]
.sym 11986 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 11987 clk_1Hz_$glb_clk
.sym 11989 s1.tx_byte[35]
.sym 11990 s1.tx_byte[37]
.sym 11991 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 11992 s1.tx_byte[34]
.sym 11993 s1.tx_byte[33]
.sym 11994 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 11995 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 11996 s1.tx_byte[25]
.sym 12039 f1.counter[25]
.sym 12049 f1.counter[35]
.sym 12050 f1.counter[36]
.sym 12051 f1.counter[37]
.sym 12052 f1.counter[38]
.sym 12061 f1.counter[39]
.sym 12065 f1.counter[36]
.sym 12070 f1.counter[38]
.sym 12075 f1.counter[38]
.sym 12082 f1.counter[39]
.sym 12090 f1.counter[37]
.sym 12096 f1.counter[25]
.sym 12105 f1.counter[35]
.sym 12109 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 12110 clk_1Hz_$glb_clk
.sym 12121 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 12127 f1.counter[27]
.sym 12155 f1.counter[34]
.sym 12162 f1.counter[33]
.sym 12217 f1.counter[34]
.sym 12229 f1.counter[33]
.sym 12232 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 12233 clk_1Hz_$glb_clk
.sym 12309 s1.rx_byte_SB_LUT4_I1_2_O
.sym 12324 s1.rx_byte_SB_LUT4_I1_2_O
.sym 12369 i_SPI_MOSI$SB_IO_IN
.sym 12470 $PACKER_VCC_NET
.sym 12542 s1.rx_counter[2]
.sym 12544 i_SPI_CS$SB_IO_IN
.sym 12552 i_SPI_CS$SB_IO_IN
.sym 12554 s1.rx_counter[1]
.sym 12567 s1.rx_counter[0]
.sym 12572 $nextpnr_ICESTORM_LC_3$O
.sym 12575 s1.rx_counter[0]
.sym 12578 s1.rx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 12581 s1.rx_counter[1]
.sym 12587 s1.rx_counter[2]
.sym 12588 s1.rx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 12592 s1.rx_counter[0]
.sym 12603 i_SPI_CS$SB_IO_IN
.sym 12604 s1.rx_counter[0]
.sym 12605 s1.rx_counter[1]
.sym 12606 s1.rx_counter[2]
.sym 12609 s1.rx_counter[0]
.sym 12610 s1.rx_counter[1]
.sym 12620 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 12621 i_SPI_CS$SB_IO_IN
.sym 12635 i_SPI_CS$SB_IO_IN
.sym 12640 i_SPI_CS$SB_IO_IN
.sym 12881 i_SPI_CS$SB_IO_IN
.sym 12998 counter_etalon[23]
.sym 13116 s1.tx_byte[23]
.sym 13124 clk_1Hz
.sym 13146 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 13148 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13166 f2.counter[1]
.sym 13170 f1.counter[23]
.sym 13177 f2.counter[6]
.sym 13182 f2.counter[3]
.sym 13183 f2.counter[4]
.sym 13186 f2.counter[7]
.sym 13202 f2.counter[3]
.sym 13209 f2.counter[6]
.sym 13215 f2.counter[4]
.sym 13219 f1.counter[23]
.sym 13224 f2.counter[7]
.sym 13233 f2.counter[1]
.sym 13234 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 13235 clk_1Hz_$glb_clk
.sym 13238 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13239 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 13240 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13241 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13242 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 13243 s1.tx_count[2]
.sym 13244 s1.tx_count[3]
.sym 13253 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 13262 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13264 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 13272 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13280 f2.counter_SB_DFFSR_Q_39_D[3]
.sym 13281 f2.counter_SB_DFFSR_Q_39_D[6]
.sym 13284 f2.counter_SB_DFFSR_Q_39_D[7]
.sym 13285 f2.counter_SB_DFFSR_Q_39_D[1]
.sym 13290 f2.counter_SB_DFFSR_Q_39_D[4]
.sym 13294 f2.counter_SB_DFFSR_Q_39_D[5]
.sym 13295 f2.counter_SB_DFFSR_Q_39_D[0]
.sym 13304 f2.counter_SB_DFFSR_Q_39_D[2]
.sym 13310 $nextpnr_ICESTORM_LC_1$O
.sym 13312 f2.counter_SB_DFFSR_Q_39_D[0]
.sym 13316 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 13319 f2.counter_SB_DFFSR_Q_39_D[1]
.sym 13322 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 13324 f2.counter_SB_DFFSR_Q_39_D[2]
.sym 13328 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 13330 f2.counter_SB_DFFSR_Q_39_D[3]
.sym 13334 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[4]
.sym 13336 f2.counter_SB_DFFSR_Q_39_D[4]
.sym 13340 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[5]
.sym 13342 f2.counter_SB_DFFSR_Q_39_D[5]
.sym 13346 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[6]
.sym 13348 f2.counter_SB_DFFSR_Q_39_D[6]
.sym 13352 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[7]
.sym 13354 f2.counter_SB_DFFSR_Q_39_D[7]
.sym 13360 f2.counter_SB_DFFSR_Q_39_D[22]
.sym 13362 f2.counter_SB_DFFSR_Q_39_D[14]
.sym 13364 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 13366 f2.counter_SB_DFFSR_Q_39_D[9]
.sym 13367 f2.counter_SB_DFFSR_Q_39_D[23]
.sym 13382 i_SPI_CS$SB_IO_IN
.sym 13384 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 13396 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[7]
.sym 13406 f2.counter_SB_DFFSR_Q_39_D[13]
.sym 13415 f2.counter_SB_DFFSR_Q_39_D[11]
.sym 13417 f2.counter_SB_DFFSR_Q_39_D[15]
.sym 13419 f2.counter_SB_DFFSR_Q_39_D[14]
.sym 13423 f2.counter_SB_DFFSR_Q_39_D[8]
.sym 13427 f2.counter_SB_DFFSR_Q_39_D[10]
.sym 13429 f2.counter_SB_DFFSR_Q_39_D[12]
.sym 13431 f2.counter_SB_DFFSR_Q_39_D[9]
.sym 13433 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[8]
.sym 13436 f2.counter_SB_DFFSR_Q_39_D[8]
.sym 13439 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[9]
.sym 13442 f2.counter_SB_DFFSR_Q_39_D[9]
.sym 13445 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[10]
.sym 13447 f2.counter_SB_DFFSR_Q_39_D[10]
.sym 13451 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[11]
.sym 13454 f2.counter_SB_DFFSR_Q_39_D[11]
.sym 13457 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[12]
.sym 13459 f2.counter_SB_DFFSR_Q_39_D[12]
.sym 13463 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[13]
.sym 13466 f2.counter_SB_DFFSR_Q_39_D[13]
.sym 13469 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[14]
.sym 13472 f2.counter_SB_DFFSR_Q_39_D[14]
.sym 13475 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[15]
.sym 13477 f2.counter_SB_DFFSR_Q_39_D[15]
.sym 13483 f2.counter_SB_DFFSR_Q_39_D[21]
.sym 13484 f2.counter_SB_DFFSR_Q_39_D[16]
.sym 13485 f2.counter_SB_DFFSR_Q_39_D[19]
.sym 13486 f2.counter_SB_DFFSR_Q_39_D[20]
.sym 13487 counter_etalon[19]
.sym 13488 f2.counter_SB_DFFSR_Q_39_D[18]
.sym 13489 counter_etalon[17]
.sym 13490 f2.counter_SB_DFFSR_Q_39_D[17]
.sym 13496 i_SPI_CS$SB_IO_IN
.sym 13511 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 13519 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[15]
.sym 13532 f2.counter_SB_DFFSR_Q_39_D[22]
.sym 13539 f2.counter_SB_DFFSR_Q_39_D[23]
.sym 13545 f2.counter_SB_DFFSR_Q_39_D[18]
.sym 13547 f2.counter_SB_DFFSR_Q_39_D[17]
.sym 13548 f2.counter_SB_DFFSR_Q_39_D[21]
.sym 13549 f2.counter_SB_DFFSR_Q_39_D[16]
.sym 13550 f2.counter_SB_DFFSR_Q_39_D[19]
.sym 13551 f2.counter_SB_DFFSR_Q_39_D[20]
.sym 13556 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[16]
.sym 13559 f2.counter_SB_DFFSR_Q_39_D[16]
.sym 13562 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[17]
.sym 13565 f2.counter_SB_DFFSR_Q_39_D[17]
.sym 13568 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[18]
.sym 13570 f2.counter_SB_DFFSR_Q_39_D[18]
.sym 13574 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[19]
.sym 13577 f2.counter_SB_DFFSR_Q_39_D[19]
.sym 13580 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[20]
.sym 13583 f2.counter_SB_DFFSR_Q_39_D[20]
.sym 13586 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[21]
.sym 13589 f2.counter_SB_DFFSR_Q_39_D[21]
.sym 13592 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[22]
.sym 13594 f2.counter_SB_DFFSR_Q_39_D[22]
.sym 13598 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[23]
.sym 13600 f2.counter_SB_DFFSR_Q_39_D[23]
.sym 13606 f2.counter_SB_DFFSR_Q_39_D[24]
.sym 13607 f2.counter_SB_DFFSR_Q_39_D[28]
.sym 13608 counter_not[24]
.sym 13609 f2.counter_SB_DFFSR_Q_39_D[25]
.sym 13610 counter_not[29]
.sym 13611 f2.counter_SB_DFFSR_Q_39_D[26]
.sym 13612 f2.counter_SB_DFFSR_Q_39_D[27]
.sym 13613 f2.counter_SB_DFFSR_Q_39_D[29]
.sym 13629 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13634 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 13642 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[23]
.sym 13663 f2.counter_SB_DFFSR_Q_39_D[24]
.sym 13664 f2.counter_SB_DFFSR_Q_39_D[28]
.sym 13665 f2.counter_SB_DFFSR_Q_39_D[30]
.sym 13669 f2.counter_SB_DFFSR_Q_39_D[31]
.sym 13670 f2.counter_SB_DFFSR_Q_39_D[29]
.sym 13674 f2.counter_SB_DFFSR_Q_39_D[25]
.sym 13676 f2.counter_SB_DFFSR_Q_39_D[26]
.sym 13677 f2.counter_SB_DFFSR_Q_39_D[27]
.sym 13679 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[24]
.sym 13682 f2.counter_SB_DFFSR_Q_39_D[24]
.sym 13685 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[25]
.sym 13687 f2.counter_SB_DFFSR_Q_39_D[25]
.sym 13691 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[26]
.sym 13694 f2.counter_SB_DFFSR_Q_39_D[26]
.sym 13697 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[27]
.sym 13700 f2.counter_SB_DFFSR_Q_39_D[27]
.sym 13703 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[28]
.sym 13705 f2.counter_SB_DFFSR_Q_39_D[28]
.sym 13709 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[29]
.sym 13712 f2.counter_SB_DFFSR_Q_39_D[29]
.sym 13715 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[30]
.sym 13718 f2.counter_SB_DFFSR_Q_39_D[30]
.sym 13721 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[31]
.sym 13723 f2.counter_SB_DFFSR_Q_39_D[31]
.sym 13729 s1.tx_byte[29]
.sym 13730 f2.counter_SB_DFFSR_Q_39_D[37]
.sym 13731 f2.counter_SB_DFFSR_Q_39_D[30]
.sym 13733 s1.tx_byte[31]
.sym 13734 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 13735 f2.counter_SB_DFFSR_Q_39_D[31]
.sym 13736 f2.counter_SB_DFFSR_Q_39_D[32]
.sym 13753 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13764 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13765 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[31]
.sym 13772 f2.counter_SB_DFFSR_Q_39_D[36]
.sym 13773 f2.counter_SB_DFFSR_Q_39_D[33]
.sym 13779 f2.counter_SB_DFFSR_Q_39_D[34]
.sym 13782 f2.counter_SB_DFFSR_Q_39_D[39]
.sym 13787 f2.counter_SB_DFFSR_Q_39_D[37]
.sym 13791 f2.counter_SB_DFFSR_Q_39_D[35]
.sym 13793 f2.counter_SB_DFFSR_Q_39_D[32]
.sym 13800 f2.counter_SB_DFFSR_Q_39_D[38]
.sym 13802 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[32]
.sym 13804 f2.counter_SB_DFFSR_Q_39_D[32]
.sym 13808 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[33]
.sym 13811 f2.counter_SB_DFFSR_Q_39_D[33]
.sym 13814 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[34]
.sym 13817 f2.counter_SB_DFFSR_Q_39_D[34]
.sym 13820 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[35]
.sym 13823 f2.counter_SB_DFFSR_Q_39_D[35]
.sym 13826 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[36]
.sym 13829 f2.counter_SB_DFFSR_Q_39_D[36]
.sym 13832 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[37]
.sym 13835 f2.counter_SB_DFFSR_Q_39_D[37]
.sym 13838 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[38]
.sym 13840 f2.counter_SB_DFFSR_Q_39_D[38]
.sym 13844 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 13847 f2.counter_SB_DFFSR_Q_39_D[39]
.sym 13852 counter_etalon[32]
.sym 13854 counter_etalon[29]
.sym 13855 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 13856 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 13857 counter_etalon[28]
.sym 13858 counter_etalon[26]
.sym 13859 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 13866 f2.counter[24]
.sym 13867 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 13870 f2.counter[27]
.sym 13872 f2.counter[30]
.sym 13874 f2.counter[31]
.sym 13876 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 13884 f2.counter_out_SB_DFFNE_Q_E
.sym 13885 counter_etalon[33]
.sym 13888 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 13898 f1.counter[31]
.sym 13900 f1.counter[16]
.sym 13910 f2.counter[33]
.sym 13911 f2.counter[34]
.sym 13913 f2.counter[36]
.sym 13921 f1.counter[10]
.sym 13924 f2.counter[39]
.sym 13929 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 13935 f2.counter[34]
.sym 13938 f2.counter[36]
.sym 13944 f2.counter[33]
.sym 13950 f2.counter[39]
.sym 13956 f1.counter[31]
.sym 13965 f1.counter[10]
.sym 13970 f1.counter[16]
.sym 13972 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 13973 clk_1Hz_$glb_clk
.sym 13976 counter_etalon[36]
.sym 13977 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 13980 counter_etalon[30]
.sym 13988 f2.counter[28]
.sym 13989 f2.counter[32]
.sym 13992 f2.counter[29]
.sym 13999 counter_etalon[34]
.sym 14002 s1.tx_byte[25]
.sym 14008 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 14019 f2.counter[33]
.sym 14021 f2.counter[34]
.sym 14027 f2.counter[37]
.sym 14029 f2.counter[38]
.sym 14030 f2.counter[25]
.sym 14031 f2.counter[39]
.sym 14051 f2.counter[38]
.sym 14056 f2.counter[37]
.sym 14062 f2.counter[33]
.sym 14068 f2.counter[38]
.sym 14076 f2.counter[34]
.sym 14081 f2.counter[25]
.sym 14085 f2.counter[39]
.sym 14095 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 14096 clk_1Hz_$glb_clk
.sym 14098 counter_not[28]
.sym 14101 counter_not[30]
.sym 14102 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 14105 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14119 f2.counter[36]
.sym 14120 f2.counter[30]
.sym 14139 counter_etalon[38]
.sym 14140 counter_etalon[37]
.sym 14141 counter_not[38]
.sym 14143 counter_not[37]
.sym 14144 counter_not[25]
.sym 14145 counter_etalon[39]
.sym 14146 counter_not[35]
.sym 14148 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 14149 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 14150 counter_not[39]
.sym 14151 s1.tx_byte[33]
.sym 14152 counter_etalon[25]
.sym 14155 counter_etalon[33]
.sym 14156 s1.tx_byte[37]
.sym 14159 counter_etalon[34]
.sym 14160 counter_not[34]
.sym 14162 counter_not[33]
.sym 14164 counter_etalon[35]
.sym 14168 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 14172 counter_etalon[35]
.sym 14173 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 14175 counter_not[35]
.sym 14178 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 14179 counter_not[37]
.sym 14180 counter_etalon[37]
.sym 14184 counter_not[38]
.sym 14186 counter_etalon[38]
.sym 14187 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 14190 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 14191 counter_etalon[34]
.sym 14192 counter_not[34]
.sym 14197 counter_not[33]
.sym 14198 counter_etalon[33]
.sym 14199 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 14203 counter_not[39]
.sym 14204 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 14205 counter_etalon[39]
.sym 14208 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 14209 s1.tx_byte[33]
.sym 14210 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 14211 s1.tx_byte[37]
.sym 14214 counter_not[25]
.sym 14215 counter_etalon[25]
.sym 14216 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 14218 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 14219 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 14239 f1.counter[30]
.sym 14368 f2.counter_out_SB_DFFNE_Q_E
.sym 14388 clk_1Hz
.sym 14408 clk_1Hz
.sym 14418 freq_not$SB_IO_IN
.sym 14438 freq_not$SB_IO_IN
.sym 14461 $PACKER_VCC_NET
.sym 14583 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 14885 f2.counter[23]
.sym 15155 f2.counter[23]
.sym 15216 f2.counter[23]
.sym 15220 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 15221 clk_1Hz_$glb_clk
.sym 15226 s1.tx_byte[22]
.sym 15234 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15254 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15255 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15256 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15269 counter_not[23]
.sym 15271 counter_etalon[23]
.sym 15279 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 15310 counter_not[23]
.sym 15311 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 15312 counter_etalon[23]
.sym 15343 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 15344 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 15346 counter_etalon[6]
.sym 15348 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 15351 counter_etalon[22]
.sym 15352 counter_etalon[20]
.sym 15353 s1.tx_count[1]
.sym 15372 f2.counter[23]
.sym 15376 f2.counter[22]
.sym 15389 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15390 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15391 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15392 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15399 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15400 i_SPI_CS$SB_IO_IN
.sym 15402 s1.tx_count[3]
.sym 15405 $PACKER_VCC_NET
.sym 15407 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15410 s1.tx_count[1]
.sym 15413 $PACKER_VCC_NET
.sym 15417 s1.tx_count[2]
.sym 15419 $nextpnr_ICESTORM_LC_5$O
.sym 15421 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15425 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 15427 $PACKER_VCC_NET
.sym 15428 s1.tx_count[1]
.sym 15429 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15431 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 15433 s1.tx_count[2]
.sym 15434 $PACKER_VCC_NET
.sym 15435 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 15437 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 15439 s1.tx_count[3]
.sym 15440 $PACKER_VCC_NET
.sym 15441 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 15443 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 15445 $PACKER_VCC_NET
.sym 15446 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15447 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 15450 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15451 $PACKER_VCC_NET
.sym 15453 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 15458 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15464 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15467 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 15468 i_SPI_CS$SB_IO_IN
.sym 15470 s1.tx_count_SB_LUT4_O_I3[0]
.sym 15471 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 15473 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 15474 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 15475 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 15476 s1.tx_byte[19]
.sym 15493 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15494 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15496 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15500 counter_not[19]
.sym 15514 i_SPI_CS$SB_IO_IN
.sym 15522 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15528 f2.counter[9]
.sym 15530 f2.counter[14]
.sym 15532 f2.counter[23]
.sym 15536 f2.counter[22]
.sym 15544 f2.counter[22]
.sym 15557 f2.counter[14]
.sym 15568 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15581 f2.counter[9]
.sym 15588 f2.counter[23]
.sym 15590 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 15591 i_SPI_CS$SB_IO_IN
.sym 15592 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15593 s1.tx_byte[21]
.sym 15594 s1.tx_byte[20]
.sym 15595 s1.tx_byte[17]
.sym 15597 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15598 s1.tx_byte[18]
.sym 15614 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15615 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 15649 f2.counter[20]
.sym 15651 f2.counter[17]
.sym 15653 f2.counter[18]
.sym 15655 f2.counter[19]
.sym 15657 f2.counter[16]
.sym 15659 f2.counter[21]
.sym 15667 f2.counter[21]
.sym 15674 f2.counter[16]
.sym 15678 f2.counter[19]
.sym 15685 f2.counter[20]
.sym 15692 f2.counter[19]
.sym 15697 f2.counter[18]
.sym 15702 f2.counter[17]
.sym 15711 f2.counter[17]
.sym 15712 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 15713 clk_1Hz_$glb_clk
.sym 15715 counter_not[21]
.sym 15716 counter_not[20]
.sym 15718 counter_not[19]
.sym 15720 counter_not[17]
.sym 15722 counter_not[18]
.sym 15735 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15737 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15742 s1.tx_count_SB_LUT4_O_I3[1]
.sym 15746 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15747 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15748 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15772 f2.counter[24]
.sym 15773 f1.counter[24]
.sym 15774 f2.counter[29]
.sym 15775 f1.counter[29]
.sym 15780 f2.counter[28]
.sym 15782 f2.counter[25]
.sym 15784 f2.counter[26]
.sym 15786 f2.counter[27]
.sym 15791 f2.counter[24]
.sym 15797 f2.counter[28]
.sym 15802 f1.counter[24]
.sym 15809 f2.counter[25]
.sym 15816 f1.counter[29]
.sym 15819 f2.counter[26]
.sym 15828 f2.counter[27]
.sym 15832 f2.counter[29]
.sym 15835 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 15836 clk_1Hz_$glb_clk
.sym 15838 counter_etalon[16]
.sym 15839 counter_etalon[24]
.sym 15843 counter_etalon[27]
.sym 15844 counter_etalon[31]
.sym 15865 f1.counter[17]
.sym 15866 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 15867 f1.counter[21]
.sym 15871 f1.counter[20]
.sym 15873 f1.counter[18]
.sym 15881 counter_etalon[29]
.sym 15885 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 15889 counter_not[24]
.sym 15890 f2.counter[30]
.sym 15891 counter_not[29]
.sym 15892 f2.counter[31]
.sym 15897 f2.counter[37]
.sym 15900 counter_not[31]
.sym 15903 f2.counter[32]
.sym 15904 counter_etalon[24]
.sym 15909 counter_etalon[31]
.sym 15912 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 15914 counter_etalon[29]
.sym 15915 counter_not[29]
.sym 15921 f2.counter[37]
.sym 15926 f2.counter[30]
.sym 15936 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 15937 counter_not[31]
.sym 15939 counter_etalon[31]
.sym 15942 counter_not[24]
.sym 15943 counter_etalon[24]
.sym 15945 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 15948 f2.counter[31]
.sym 15954 f2.counter[32]
.sym 15958 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 15959 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 15962 s1.tx_count_SB_LUT4_O_I3[1]
.sym 15963 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 15964 s1.tx_byte[26]
.sym 15965 s1.tx_byte[16]
.sym 15967 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 15968 s1.tx_byte[27]
.sym 15985 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15987 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15988 f2.counter[26]
.sym 16002 s1.tx_byte[29]
.sym 16004 f2.counter[26]
.sym 16006 f2.counter[28]
.sym 16007 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 16009 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 16013 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 16014 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16015 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 16016 f2.counter[29]
.sym 16017 f2.counter[32]
.sym 16022 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 16026 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 16033 s1.tx_byte[25]
.sym 16037 f2.counter[32]
.sym 16048 f2.counter[29]
.sym 16053 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 16054 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 16055 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 16056 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 16059 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 16060 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 16062 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16068 f2.counter[28]
.sym 16071 f2.counter[26]
.sym 16077 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 16078 s1.tx_byte[29]
.sym 16079 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 16080 s1.tx_byte[25]
.sym 16081 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 16082 clk_1Hz_$glb_clk
.sym 16087 s1.tx_byte[36]
.sym 16088 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 16089 s1.tx_byte[30]
.sym 16090 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 16091 s1.tx_byte[32]
.sym 16111 f1.counter[36]
.sym 16115 f1.counter[32]
.sym 16127 f2.counter[36]
.sym 16135 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16138 f2.counter[30]
.sym 16140 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 16147 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 16155 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 16167 f2.counter[36]
.sym 16170 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 16171 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 16172 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 16173 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16189 f2.counter[30]
.sym 16204 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 16205 clk_1Hz_$glb_clk
.sym 16207 counter_not[32]
.sym 16213 counter_not[26]
.sym 16214 counter_not[36]
.sym 16249 f1.counter[30]
.sym 16253 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 16256 s1.tx_byte[35]
.sym 16258 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 16259 s1.tx_byte[34]
.sym 16260 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 16261 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 16277 f1.counter[28]
.sym 16279 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 16283 f1.counter[28]
.sym 16301 f1.counter[30]
.sym 16305 s1.tx_byte[34]
.sym 16306 s1.tx_byte[35]
.sym 16307 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 16308 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 16323 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 16324 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 16325 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 16326 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 16327 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 16328 clk_1Hz_$glb_clk
.sym 16497 f2.counter_out_SB_DFFNE_Q_E
.sym 16512 f2.counter_out_SB_DFFNE_Q_E
.sym 16990 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17364 s1.tx_byte[16]
.sym 17378 counter_etalon[22]
.sym 17397 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17404 counter_not[22]
.sym 17424 counter_etalon[22]
.sym 17425 counter_not[22]
.sym 17426 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17452 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 17453 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17462 counter_not[22]
.sym 17482 f2.counter[20]
.sym 17483 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17497 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17498 f2.counter[20]
.sym 17505 f2.counter[6]
.sym 17506 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17507 s1.tx_byte[22]
.sym 17510 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 17514 s1.tx_byte[23]
.sym 17527 f2.counter[22]
.sym 17529 f2.counter[6]
.sym 17541 s1.tx_byte[22]
.sym 17542 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17543 s1.tx_byte[23]
.sym 17544 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 17560 f2.counter[22]
.sym 17565 f2.counter[20]
.sym 17571 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17575 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 17576 clk_1Hz_$glb_clk
.sym 17579 counter_not[6]
.sym 17581 s1.o_SPI_MISO_SB_DFFE_Q_E
.sym 17601 f2.counter[6]
.sym 17611 counter_etalon[20]
.sym 17612 f1.counter[22]
.sym 17621 s1.tx_byte[20]
.sym 17622 s1.tx_byte[17]
.sym 17623 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 17625 s1.tx_byte[18]
.sym 17627 counter_etalon[6]
.sym 17628 s1.tx_byte[21]
.sym 17629 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 17631 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17634 counter_not[6]
.sym 17636 s1.tx_byte[16]
.sym 17637 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17639 counter_etalon[19]
.sym 17641 counter_not[19]
.sym 17643 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17644 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17645 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17647 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 17650 s1.tx_byte[19]
.sym 17658 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 17659 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 17660 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 17661 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17664 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17665 s1.tx_byte[16]
.sym 17666 s1.tx_byte[20]
.sym 17667 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17676 s1.tx_byte[21]
.sym 17677 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17678 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17679 s1.tx_byte[17]
.sym 17682 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17683 counter_not[6]
.sym 17684 counter_etalon[6]
.sym 17688 s1.tx_byte[18]
.sym 17689 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17690 s1.tx_byte[19]
.sym 17691 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17695 counter_not[19]
.sym 17696 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17697 counter_etalon[19]
.sym 17698 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 17699 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17701 o_SPI_MISO$SB_IO_OUT
.sym 17722 counter_not[6]
.sym 17743 counter_not[20]
.sym 17745 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17746 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17747 counter_not[17]
.sym 17748 counter_etalon[17]
.sym 17749 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17750 counter_not[21]
.sym 17751 s1.tx_count_SB_LUT4_O_I3[0]
.sym 17753 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17755 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17757 counter_not[18]
.sym 17759 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17767 counter_etalon[21]
.sym 17770 counter_etalon[18]
.sym 17771 counter_etalon[20]
.sym 17773 s1.tx_count_SB_LUT4_O_I3[1]
.sym 17775 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17776 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17777 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17778 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17782 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17783 counter_not[21]
.sym 17784 counter_etalon[21]
.sym 17787 counter_etalon[20]
.sym 17788 counter_not[20]
.sym 17789 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17794 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17795 counter_not[17]
.sym 17796 counter_etalon[17]
.sym 17805 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17806 s1.tx_count_SB_LUT4_O_I3[1]
.sym 17807 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17808 s1.tx_count_SB_LUT4_O_I3[0]
.sym 17811 counter_not[18]
.sym 17812 counter_etalon[18]
.sym 17813 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17821 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 17822 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17825 counter_etalon[21]
.sym 17828 counter_etalon[18]
.sym 17838 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 17842 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17856 s1.tx_byte[16]
.sym 17882 f1.counter[21]
.sym 17887 f1.counter[19]
.sym 17888 f1.counter[17]
.sym 17894 f1.counter[20]
.sym 17896 f1.counter[18]
.sym 17901 f1.counter[21]
.sym 17907 f1.counter[20]
.sym 17917 f1.counter[19]
.sym 17928 f1.counter[17]
.sym 17941 f1.counter[18]
.sym 17944 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 17945 clk_1Hz_$glb_clk
.sym 17971 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 17972 f2.counter[16]
.sym 17976 f2.counter[18]
.sym 17982 f2.counter[21]
.sym 17996 f2.counter[16]
.sym 18004 f2.counter[31]
.sym 18006 f2.counter[24]
.sym 18008 f2.counter[27]
.sym 18022 f2.counter[16]
.sym 18030 f2.counter[24]
.sym 18052 f2.counter[27]
.sym 18057 f2.counter[31]
.sym 18067 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 18068 clk_1Hz_$glb_clk
.sym 18098 f1.counter[27]
.sym 18111 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18113 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18114 s1.tx_byte[26]
.sym 18115 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 18116 s1.tx_byte[30]
.sym 18117 counter_etalon[26]
.sym 18118 s1.tx_byte[27]
.sym 18119 counter_etalon[16]
.sym 18120 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18124 counter_etalon[27]
.sym 18125 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 18130 counter_not[27]
.sym 18131 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18132 counter_not[26]
.sym 18133 counter_not[16]
.sym 18139 s1.tx_byte[31]
.sym 18141 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 18150 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 18151 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 18152 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 18153 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18156 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18157 s1.tx_byte[26]
.sym 18158 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18159 s1.tx_byte[30]
.sym 18162 counter_not[26]
.sym 18163 counter_etalon[26]
.sym 18165 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18168 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18170 counter_not[16]
.sym 18171 counter_etalon[16]
.sym 18180 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18181 s1.tx_byte[27]
.sym 18182 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18183 s1.tx_byte[31]
.sym 18187 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18188 counter_not[27]
.sym 18189 counter_etalon[27]
.sym 18190 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 18191 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 18196 counter_not[27]
.sym 18218 counter_not[26]
.sym 18235 counter_etalon[36]
.sym 18238 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18239 counter_etalon[30]
.sym 18240 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18241 counter_not[36]
.sym 18242 counter_not[32]
.sym 18243 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18250 counter_etalon[32]
.sym 18253 s1.tx_byte[36]
.sym 18255 counter_etalon[28]
.sym 18257 s1.tx_byte[32]
.sym 18258 counter_not[28]
.sym 18261 counter_not[30]
.sym 18285 counter_not[36]
.sym 18286 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18287 counter_etalon[36]
.sym 18291 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18292 counter_etalon[28]
.sym 18294 counter_not[28]
.sym 18298 counter_not[30]
.sym 18299 counter_etalon[30]
.sym 18300 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18303 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 18304 s1.tx_byte[32]
.sym 18305 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 18306 s1.tx_byte[36]
.sym 18310 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 18311 counter_not[32]
.sym 18312 counter_etalon[32]
.sym 18313 s1.rx_byte_SB_LUT4_I1_2_O_$glb_ce
.sym 18314 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 18360 f1.counter[32]
.sym 18364 f1.counter[26]
.sym 18372 f1.counter[36]
.sym 18393 f1.counter[32]
.sym 18429 f1.counter[26]
.sym 18435 f1.counter[36]
.sym 18436 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 18437 clk_1Hz_$glb_clk
.sym 18460 f1.counter[26]
.sym 19083 i_SPI_MOSI$SB_IO_IN
.sym 19587 o_SPI_MISO$SB_IO_OUT
.sym 19594 i_SPI_CS$SB_IO_IN
.sym 19634 f1.counter[22]
.sym 19679 f1.counter[22]
.sym 19683 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 19684 clk_1Hz_$glb_clk
.sym 19740 f1.counter[6]
.sym 19754 i_SPI_CS$SB_IO_IN
.sym 19769 f1.counter[6]
.sym 19781 i_SPI_CS$SB_IO_IN
.sym 19806 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 19807 clk_1Hz_$glb_clk
.sym 19828 f1.counter[6]
.sym 19850 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19855 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 19861 s1.o_SPI_MISO_SB_DFFE_Q_E
.sym 19865 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 19874 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 19883 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 19884 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 19885 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19886 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 19929 s1.o_SPI_MISO_SB_DFFE_Q_E
.sym 19930 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 19990 f2.counter[18]
.sym 20004 f2.counter[21]
.sym 20015 f2.counter[21]
.sym 20031 f2.counter[18]
.sym 20052 f2.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 20053 clk_1Hz_$glb_clk
.sym 20350 f1.counter[27]
.sym 20395 f1.counter[27]
.sym 20421 f1.counter_out_SB_DFFNE_Q_E_$glb_ce
.sym 20422 clk_1Hz_$glb_clk
.sym 20804 i_SPI_MOSI$SB_IO_IN
.sym 21027 i_SPI_CS$SB_IO_IN
.sym 21231 i_SPI_CS$SB_IO_IN
.sym 21442 o_SPI_MISO$SB_IO_OUT
.sym 21648 i_SPI_CS$SB_IO_IN
.sym 21741 i_SPI_CS$SB_IO_IN
.sym 21843 i_SPI_CS$SB_IO_IN
.sym 25091 i_SPI_CLK$SB_IO_IN
.sym 25556 i_SPI_MOSI$SB_IO_IN
.sym 25709 i_SPI_CS$SB_IO_IN
.sym 27247 i_SPI_CLK$SB_IO_IN
.sym 27275 i_SPI_CS$SB_IO_IN
.sym 27307 i_SPI_MOSI$SB_IO_IN
.sym 27335 i_SPI_CS$SB_IO_IN
.sym 27365 i_SPI_CS$SB_IO_IN
.sym 27367 i_SPI_CLK$SB_IO_IN
.sym 27370 o_SPI_MISO$SB_IO_OUT
.sym 27385 o_SPI_MISO$SB_IO_OUT
.sym 27395 i_SPI_CS$SB_IO_IN
.sym 27429 i_SPI_CLK$SB_IO_IN
.sym 27453 i_SPI_CLK$SB_IO_IN
.sym 27459 freq_etalon$SB_IO_IN
.sym 27476 freq_etalon$SB_IO_IN
.sym 27682 c1.count[5]
.sym 27683 c1.count[6]
.sym 27684 c1.count[7]
.sym 27685 c1.count[8]
.sym 27701 c1.d_clk_SB_DFFE_Q_E
.sym 27710 c1.count[1]
.sym 27711 c1.count[2]
.sym 27712 c1.count[3]
.sym 27713 c1.count[4]
.sym 27715 c1.count[0]
.sym 27716 c1.count[23]
.sym 27717 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 27721 c1.count[0]
.sym 27727 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 27728 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 27729 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 27734 c1.count[11]
.sym 27735 c1.count[13]
.sym 27736 c1.count[14]
.sym 27737 c1.count[18]
.sym 27738 c1.count[9]
.sym 27739 c1.count[12]
.sym 27740 c1.count[15]
.sym 27741 c1.count[16]
.sym 27742 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 27743 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 27744 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 27745 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 27754 c1.count[17]
.sym 27755 c1.count[21]
.sym 27756 c1.count[24]
.sym 27757 c1.count[10]
.sym 27758 c1.count[19]
.sym 27759 c1.count[20]
.sym 27760 c1.count[22]
.sym 27761 c1.count[25]
.sym 27854 c1.d_clk_SB_DFFE_Q_D
.sym 27905 clk_1Hz
.sym 27946 f1.counter[15]
.sym 27994 f1.counter[2]
.sym 28003 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 28008 f1.counter_SB_DFFSR_Q_39_D[1]
.sym 28012 f1.counter_SB_DFFSR_Q_39_D[2]
.sym 28016 f1.counter_SB_DFFSR_Q_39_D[3]
.sym 28020 f1.counter_SB_DFFSR_Q_39_D[4]
.sym 28024 f1.counter_SB_DFFSR_Q_39_D[5]
.sym 28028 f1.counter_SB_DFFSR_Q_39_D[6]
.sym 28032 f1.counter_SB_DFFSR_Q_39_D[7]
.sym 28036 f1.counter_SB_DFFSR_Q_39_D[8]
.sym 28040 f1.counter_SB_DFFSR_Q_39_D[9]
.sym 28044 f1.counter_SB_DFFSR_Q_39_D[10]
.sym 28048 f1.counter_SB_DFFSR_Q_39_D[11]
.sym 28052 f1.counter_SB_DFFSR_Q_39_D[12]
.sym 28056 f1.counter_SB_DFFSR_Q_39_D[13]
.sym 28060 f1.counter_SB_DFFSR_Q_39_D[14]
.sym 28064 f1.counter_SB_DFFSR_Q_39_D[15]
.sym 28068 f1.counter_SB_DFFSR_Q_39_D[16]
.sym 28072 f1.counter_SB_DFFSR_Q_39_D[17]
.sym 28076 f1.counter_SB_DFFSR_Q_39_D[18]
.sym 28080 f1.counter_SB_DFFSR_Q_39_D[19]
.sym 28084 f1.counter_SB_DFFSR_Q_39_D[20]
.sym 28088 f1.counter_SB_DFFSR_Q_39_D[21]
.sym 28092 f1.counter_SB_DFFSR_Q_39_D[22]
.sym 28096 f1.counter_SB_DFFSR_Q_39_D[23]
.sym 28100 f1.counter_SB_DFFSR_Q_39_D[24]
.sym 28104 f1.counter_SB_DFFSR_Q_39_D[25]
.sym 28108 f1.counter_SB_DFFSR_Q_39_D[26]
.sym 28112 f1.counter_SB_DFFSR_Q_39_D[27]
.sym 28116 f1.counter_SB_DFFSR_Q_39_D[28]
.sym 28120 f1.counter_SB_DFFSR_Q_39_D[29]
.sym 28124 f1.counter_SB_DFFSR_Q_39_D[30]
.sym 28128 f1.counter_SB_DFFSR_Q_39_D[31]
.sym 28132 f1.counter_SB_DFFSR_Q_39_D[32]
.sym 28136 f1.counter_SB_DFFSR_Q_39_D[33]
.sym 28140 f1.counter_SB_DFFSR_Q_39_D[34]
.sym 28144 f1.counter_SB_DFFSR_Q_39_D[35]
.sym 28148 f1.counter_SB_DFFSR_Q_39_D[36]
.sym 28152 f1.counter_SB_DFFSR_Q_39_D[37]
.sym 28156 f1.counter_SB_DFFSR_Q_39_D[38]
.sym 28160 f1.counter_SB_DFFSR_Q_39_D[39]
.sym 28165 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 28195 c1.count[0]
.sym 28200 c1.count[1]
.sym 28201 c1.count[0]
.sym 28204 c1.count[2]
.sym 28205 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28208 c1.count[3]
.sym 28209 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 28212 c1.count[4]
.sym 28213 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 28216 c1.count[5]
.sym 28217 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 28220 c1.count[6]
.sym 28221 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 28224 c1.count[7]
.sym 28225 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 28228 c1.count[8]
.sym 28229 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 28232 c1.count[9]
.sym 28233 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 28236 c1.count[10]
.sym 28237 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 28240 c1.count[11]
.sym 28241 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 28244 c1.count[12]
.sym 28245 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 28248 c1.count[13]
.sym 28249 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 28252 c1.count[14]
.sym 28253 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 28256 c1.count[15]
.sym 28257 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 28260 c1.count[16]
.sym 28261 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 28264 c1.count[17]
.sym 28265 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 28268 c1.count[18]
.sym 28269 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 28272 c1.count[19]
.sym 28273 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 28276 c1.count[20]
.sym 28277 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 28280 c1.count[21]
.sym 28281 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 28284 c1.count[22]
.sym 28285 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 28288 c1.count[23]
.sym 28289 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 28292 c1.count[24]
.sym 28293 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 28296 c1.count[25]
.sym 28297 c1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 28387 counter_etalon[5]
.sym 28388 counter_not[5]
.sym 28389 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28395 counter_etalon[4]
.sym 28396 counter_not[4]
.sym 28397 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28399 counter_etalon[0]
.sym 28400 counter_not[0]
.sym 28401 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28407 counter_etalon[1]
.sym 28408 counter_not[1]
.sym 28409 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28418 f1.counter[0]
.sym 28422 f1.counter[4]
.sym 28426 f1.counter[1]
.sym 28434 f1.counter[5]
.sym 28438 s1.tx_byte[5]
.sym 28439 s1.tx_byte[1]
.sym 28440 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 28441 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 28442 s1.tx_byte[4]
.sym 28443 s1.tx_byte[0]
.sym 28444 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 28445 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 28446 f1.counter[11]
.sym 28450 s1.tx_byte[15]
.sym 28451 s1.tx_byte[11]
.sym 28452 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 28453 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 28454 s1.tx_byte[2]
.sym 28455 s1.tx_byte[3]
.sym 28456 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 28457 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 28459 counter_etalon[11]
.sym 28460 counter_not[11]
.sym 28461 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28462 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 28463 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 28464 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 28465 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28471 counter_etalon[2]
.sym 28472 counter_not[2]
.sym 28473 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28479 counter_etalon[15]
.sym 28480 counter_not[15]
.sym 28481 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28482 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 28489 f1.counter[7]
.sym 28497 f1.counter[1]
.sym 28504 f1.counter[1]
.sym 28505 f1.counter[0]
.sym 28509 f1.counter[0]
.sym 28517 f1.counter[3]
.sym 28521 f1.counter[4]
.sym 28525 f1.counter[5]
.sym 28529 f1.counter[11]
.sym 28533 f1.counter[15]
.sym 28534 f1.counter[9]
.sym 28541 f1.counter[2]
.sym 28542 f1.counter[3]
.sym 28547 counter_etalon[9]
.sym 28548 counter_not[9]
.sym 28549 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28553 f1.counter[13]
.sym 28555 counter_etalon[13]
.sym 28556 counter_not[13]
.sym 28557 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28561 f1.counter[12]
.sym 28565 f1.counter[9]
.sym 28566 s1.tx_byte[13]
.sym 28567 s1.tx_byte[9]
.sym 28568 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 28569 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 28573 f1.counter[14]
.sym 28575 counter_etalon[3]
.sym 28576 counter_not[3]
.sym 28577 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28578 f1.counter[12]
.sym 28585 f1.counter[22]
.sym 28589 f1.counter[23]
.sym 28593 f1.counter[20]
.sym 28597 f1.counter[8]
.sym 28598 f1.counter[8]
.sym 28605 f1.counter[10]
.sym 28606 f1.counter[13]
.sym 28613 f1.counter[16]
.sym 28617 f1.counter[29]
.sym 28621 f1.counter[28]
.sym 28625 f1.counter[17]
.sym 28629 f1.counter[19]
.sym 28633 f1.counter[18]
.sym 28637 f1.counter[31]
.sym 28638 f2.counter[14]
.sym 28645 f1.counter[30]
.sym 28649 f1.counter[26]
.sym 28651 counter_etalon[14]
.sym 28652 counter_not[14]
.sym 28653 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28657 f1.counter[37]
.sym 28661 f1.counter[39]
.sym 28665 f1.counter[25]
.sym 28669 f1.counter[27]
.sym 28673 f1.counter[24]
.sym 28674 f1.counter[14]
.sym 28689 f1.counter[32]
.sym 28693 f1.counter[34]
.sym 28697 f1.counter[33]
.sym 28701 f1.counter[35]
.sym 28706 s1.rx_byte_tp[4]
.sym 28710 s1.rx_byte_tp[5]
.sym 28714 s1.rx_byte[4]
.sym 28715 s1.rx_byte[5]
.sym 28716 s1.rx_byte[6]
.sym 28717 s1.rx_byte[7]
.sym 28718 s1.rx_byte_tp[2]
.sym 28722 s1.rx_byte_tp[1]
.sym 28726 s1.rx_byte_tp[3]
.sym 28731 s1.rx_byte[2]
.sym 28732 s1.rx_byte[3]
.sym 28733 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 28734 s1.rx_byte_tp[6]
.sym 28875 counter_etalon[7]
.sym 28876 counter_not[7]
.sym 28877 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 28898 f2.counter[7]
.sym 28906 f2.counter[1]
.sym 28910 f2.counter[4]
.sym 28914 f2.counter[0]
.sym 28918 f2.counter[5]
.sym 28950 f2.counter[2]
.sym 28962 f2.counter[11]
.sym 28966 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 28967 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 28968 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 28969 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 28973 f2.counter[12]
.sym 28977 f2.counter[11]
.sym 28981 f2.counter[15]
.sym 28985 f2.counter[10]
.sym 28986 f2.counter[15]
.sym 28993 f2.counter[8]
.sym 28998 f1.counter[7]
.sym 29002 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29003 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29004 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29005 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29017 f2.counter[13]
.sym 29026 f2.counter[3]
.sym 29030 f2.counter[13]
.sym 29034 f2.counter[12]
.sym 29053 f1.counter[6]
.sym 29054 f2.counter[9]
.sym 29059 f1.counter[0]
.sym 29064 f1.counter[1]
.sym 29068 f1.counter[2]
.sym 29069 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29072 f1.counter[3]
.sym 29073 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29076 f1.counter[4]
.sym 29077 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 29080 f1.counter[5]
.sym 29081 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 29084 f1.counter[6]
.sym 29085 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 29088 f1.counter[7]
.sym 29089 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 29092 f1.counter[8]
.sym 29093 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 29096 f1.counter[9]
.sym 29097 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 29100 f1.counter[10]
.sym 29101 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 29104 f1.counter[11]
.sym 29105 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 29108 f1.counter[12]
.sym 29109 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 29112 f1.counter[13]
.sym 29113 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 29116 f1.counter[14]
.sym 29117 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 29120 f1.counter[15]
.sym 29121 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 29124 f1.counter[16]
.sym 29125 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 29128 f1.counter[17]
.sym 29129 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 29132 f1.counter[18]
.sym 29133 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 29136 f1.counter[19]
.sym 29137 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 29140 f1.counter[20]
.sym 29141 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 29144 f1.counter[21]
.sym 29145 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 29148 f1.counter[22]
.sym 29149 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 29152 f1.counter[23]
.sym 29153 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 29156 f1.counter[24]
.sym 29157 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 29160 f1.counter[25]
.sym 29161 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 29164 f1.counter[26]
.sym 29165 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 29168 f1.counter[27]
.sym 29169 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 29172 f1.counter[28]
.sym 29173 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 29176 f1.counter[29]
.sym 29177 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 29180 f1.counter[30]
.sym 29181 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 29184 f1.counter[31]
.sym 29185 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 29188 f1.counter[32]
.sym 29189 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 29192 f1.counter[33]
.sym 29193 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 29196 f1.counter[34]
.sym 29197 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 29200 f1.counter[35]
.sym 29201 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 29204 f1.counter[36]
.sym 29205 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 29208 f1.counter[37]
.sym 29209 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 29212 f1.counter[38]
.sym 29213 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 29216 f1.counter[39]
.sym 29217 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 29218 s1.rx_byte_tp[2]
.sym 29222 s1.rx_byte_tp[3]
.sym 29226 s1.rx_byte_tp[0]
.sym 29234 s1.rx_byte_tp[5]
.sym 29239 s1.rx_byte[0]
.sym 29240 s1.rx_byte[1]
.sym 29241 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 29242 s1.rx_byte_tp[1]
.sym 29246 s1.rx_byte_tp[4]
.sym 29255 s1.rx_byte[1]
.sym 29256 s1.rx_byte[0]
.sym 29257 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 29270 i_SPI_MOSI$SB_IO_IN
.sym 29274 s1.rx_byte_tp[0]
.sym 29290 i_SPI_MOSI$SB_IO_IN
.sym 29413 f2.counter[5]
.sym 29417 f2.counter[0]
.sym 29421 f2.counter[2]
.sym 29424 f2.counter[1]
.sym 29425 f2.counter[0]
.sym 29434 f2.counter_SB_DFFSR_Q_39_D[0]
.sym 29443 f2.counter[0]
.sym 29448 f2.counter[1]
.sym 29452 f2.counter[2]
.sym 29453 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29456 f2.counter[3]
.sym 29457 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29460 f2.counter[4]
.sym 29461 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 29464 f2.counter[5]
.sym 29465 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 29468 f2.counter[6]
.sym 29469 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 29472 f2.counter[7]
.sym 29473 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 29476 f2.counter[8]
.sym 29477 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 29480 f2.counter[9]
.sym 29481 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 29484 f2.counter[10]
.sym 29485 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 29488 f2.counter[11]
.sym 29489 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 29492 f2.counter[12]
.sym 29493 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 29496 f2.counter[13]
.sym 29497 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 29500 f2.counter[14]
.sym 29501 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 29504 f2.counter[15]
.sym 29505 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 29508 f2.counter[16]
.sym 29509 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 29512 f2.counter[17]
.sym 29513 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 29516 f2.counter[18]
.sym 29517 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 29520 f2.counter[19]
.sym 29521 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 29524 f2.counter[20]
.sym 29525 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 29528 f2.counter[21]
.sym 29529 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 29532 f2.counter[22]
.sym 29533 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 29536 f2.counter[23]
.sym 29537 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 29540 f2.counter[24]
.sym 29541 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 29544 f2.counter[25]
.sym 29545 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 29548 f2.counter[26]
.sym 29549 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 29552 f2.counter[27]
.sym 29553 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 29556 f2.counter[28]
.sym 29557 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 29560 f2.counter[29]
.sym 29561 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 29564 f2.counter[30]
.sym 29565 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 29568 f2.counter[31]
.sym 29569 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 29572 f2.counter[32]
.sym 29573 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 29576 f2.counter[33]
.sym 29577 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 29580 f2.counter[34]
.sym 29581 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 29584 f2.counter[35]
.sym 29585 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 29588 f2.counter[36]
.sym 29589 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 29592 f2.counter[37]
.sym 29593 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 29596 f2.counter[38]
.sym 29597 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 29600 f2.counter[39]
.sym 29601 f2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 29602 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29603 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29604 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29605 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29606 s1.tx_byte[14]
.sym 29607 s1.tx_byte[10]
.sym 29608 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29609 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29611 counter_etalon[10]
.sym 29612 counter_not[10]
.sym 29613 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29614 s1.tx_byte[12]
.sym 29615 s1.tx_byte[8]
.sym 29616 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29617 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29619 counter_etalon[8]
.sym 29620 counter_not[8]
.sym 29621 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29625 f2.counter[35]
.sym 29629 f1.counter[21]
.sym 29631 counter_etalon[12]
.sym 29632 counter_not[12]
.sym 29633 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 29634 f2.counter[10]
.sym 29638 f2.counter[35]
.sym 29662 f2.counter[8]
.sym 29669 f1.counter[36]
.sym 29673 f1.counter[38]
.sym 29674 f1.counter[38]
.sym 29678 f1.counter[39]
.sym 29682 f1.counter[37]
.sym 29686 f1.counter[25]
.sym 29694 f1.counter[35]
.sym 29718 f1.counter[34]
.sym 29726 f1.counter[33]
.sym 29763 s1.rx_counter[0]
.sym 29768 s1.rx_counter[1]
.sym 29772 s1.rx_counter[2]
.sym 29773 s1.rx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29777 s1.rx_counter[0]
.sym 29782 i_SPI_CS$SB_IO_IN
.sym 29783 s1.rx_counter[2]
.sym 29784 s1.rx_counter[1]
.sym 29785 s1.rx_counter[0]
.sym 29788 s1.rx_counter[1]
.sym 29789 s1.rx_counter[0]
.sym 29933 f2.counter[3]
.sym 29937 f2.counter[6]
.sym 29941 f2.counter[4]
.sym 29942 f1.counter[23]
.sym 29949 f2.counter[7]
.sym 29953 f2.counter[1]
.sym 29955 f2.counter_SB_DFFSR_Q_39_D[0]
.sym 29960 f2.counter_SB_DFFSR_Q_39_D[1]
.sym 29964 f2.counter_SB_DFFSR_Q_39_D[2]
.sym 29968 f2.counter_SB_DFFSR_Q_39_D[3]
.sym 29972 f2.counter_SB_DFFSR_Q_39_D[4]
.sym 29976 f2.counter_SB_DFFSR_Q_39_D[5]
.sym 29980 f2.counter_SB_DFFSR_Q_39_D[6]
.sym 29984 f2.counter_SB_DFFSR_Q_39_D[7]
.sym 29988 f2.counter_SB_DFFSR_Q_39_D[8]
.sym 29992 f2.counter_SB_DFFSR_Q_39_D[9]
.sym 29996 f2.counter_SB_DFFSR_Q_39_D[10]
.sym 30000 f2.counter_SB_DFFSR_Q_39_D[11]
.sym 30004 f2.counter_SB_DFFSR_Q_39_D[12]
.sym 30008 f2.counter_SB_DFFSR_Q_39_D[13]
.sym 30012 f2.counter_SB_DFFSR_Q_39_D[14]
.sym 30016 f2.counter_SB_DFFSR_Q_39_D[15]
.sym 30020 f2.counter_SB_DFFSR_Q_39_D[16]
.sym 30024 f2.counter_SB_DFFSR_Q_39_D[17]
.sym 30028 f2.counter_SB_DFFSR_Q_39_D[18]
.sym 30032 f2.counter_SB_DFFSR_Q_39_D[19]
.sym 30036 f2.counter_SB_DFFSR_Q_39_D[20]
.sym 30040 f2.counter_SB_DFFSR_Q_39_D[21]
.sym 30044 f2.counter_SB_DFFSR_Q_39_D[22]
.sym 30048 f2.counter_SB_DFFSR_Q_39_D[23]
.sym 30052 f2.counter_SB_DFFSR_Q_39_D[24]
.sym 30056 f2.counter_SB_DFFSR_Q_39_D[25]
.sym 30060 f2.counter_SB_DFFSR_Q_39_D[26]
.sym 30064 f2.counter_SB_DFFSR_Q_39_D[27]
.sym 30068 f2.counter_SB_DFFSR_Q_39_D[28]
.sym 30072 f2.counter_SB_DFFSR_Q_39_D[29]
.sym 30076 f2.counter_SB_DFFSR_Q_39_D[30]
.sym 30080 f2.counter_SB_DFFSR_Q_39_D[31]
.sym 30084 f2.counter_SB_DFFSR_Q_39_D[32]
.sym 30088 f2.counter_SB_DFFSR_Q_39_D[33]
.sym 30092 f2.counter_SB_DFFSR_Q_39_D[34]
.sym 30096 f2.counter_SB_DFFSR_Q_39_D[35]
.sym 30100 f2.counter_SB_DFFSR_Q_39_D[36]
.sym 30104 f2.counter_SB_DFFSR_Q_39_D[37]
.sym 30108 f2.counter_SB_DFFSR_Q_39_D[38]
.sym 30112 f2.counter_SB_DFFSR_Q_39_D[39]
.sym 30117 f2.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 30121 f2.counter[34]
.sym 30125 f2.counter[36]
.sym 30129 f2.counter[33]
.sym 30133 f2.counter[39]
.sym 30134 f1.counter[31]
.sym 30138 f1.counter[10]
.sym 30142 f1.counter[16]
.sym 30146 f2.counter[38]
.sym 30150 f2.counter[37]
.sym 30154 f2.counter[33]
.sym 30161 f2.counter[38]
.sym 30162 f2.counter[34]
.sym 30166 f2.counter[25]
.sym 30170 f2.counter[39]
.sym 30179 counter_etalon[35]
.sym 30180 counter_not[35]
.sym 30181 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30183 counter_etalon[37]
.sym 30184 counter_not[37]
.sym 30185 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30187 counter_etalon[38]
.sym 30188 counter_not[38]
.sym 30189 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30191 counter_etalon[34]
.sym 30192 counter_not[34]
.sym 30193 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30195 counter_etalon[33]
.sym 30196 counter_not[33]
.sym 30197 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30199 counter_etalon[39]
.sym 30200 counter_not[39]
.sym 30201 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30202 s1.tx_byte[37]
.sym 30203 s1.tx_byte[33]
.sym 30204 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30205 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30207 counter_etalon[25]
.sym 30208 counter_not[25]
.sym 30209 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30430 f2.counter[23]
.sym 30443 counter_etalon[23]
.sym 30444 counter_not[23]
.sym 30445 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30467 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30471 s1.tx_count[1]
.sym 30472 $PACKER_VCC_NET
.sym 30473 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30475 s1.tx_count[2]
.sym 30476 $PACKER_VCC_NET
.sym 30477 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 30479 s1.tx_count[3]
.sym 30480 $PACKER_VCC_NET
.sym 30481 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 30483 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30484 $PACKER_VCC_NET
.sym 30485 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 30486 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 30488 $PACKER_VCC_NET
.sym 30489 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 30493 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30497 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30501 f2.counter[22]
.sym 30509 f2.counter[14]
.sym 30517 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30525 f2.counter[9]
.sym 30529 f2.counter[23]
.sym 30533 f2.counter[21]
.sym 30537 f2.counter[16]
.sym 30541 f2.counter[19]
.sym 30545 f2.counter[20]
.sym 30546 f2.counter[19]
.sym 30553 f2.counter[18]
.sym 30554 f2.counter[17]
.sym 30561 f2.counter[17]
.sym 30565 f2.counter[24]
.sym 30569 f2.counter[28]
.sym 30570 f1.counter[24]
.sym 30577 f2.counter[25]
.sym 30578 f1.counter[29]
.sym 30585 f2.counter[26]
.sym 30589 f2.counter[27]
.sym 30593 f2.counter[29]
.sym 30595 counter_etalon[29]
.sym 30596 counter_not[29]
.sym 30597 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30601 f2.counter[37]
.sym 30605 f2.counter[30]
.sym 30611 counter_etalon[31]
.sym 30612 counter_not[31]
.sym 30613 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30615 counter_etalon[24]
.sym 30616 counter_not[24]
.sym 30617 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30621 f2.counter[31]
.sym 30625 f2.counter[32]
.sym 30626 f2.counter[32]
.sym 30634 f2.counter[29]
.sym 30638 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 30639 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 30640 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30641 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30643 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 30644 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 30645 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30646 f2.counter[28]
.sym 30650 f2.counter[26]
.sym 30654 s1.tx_byte[29]
.sym 30655 s1.tx_byte[25]
.sym 30656 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30657 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30662 f2.counter[36]
.sym 30666 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30667 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30668 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30669 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30678 f2.counter[30]
.sym 30690 f1.counter[28]
.sym 30702 f1.counter[30]
.sym 30706 s1.tx_byte[34]
.sym 30707 s1.tx_byte[35]
.sym 30708 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30709 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30718 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 30719 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 30720 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30721 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 30959 counter_etalon[22]
.sym 30960 counter_not[22]
.sym 30961 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 30978 f2.counter[6]
.sym 30986 s1.tx_byte[22]
.sym 30987 s1.tx_byte[23]
.sym 30988 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30989 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 30998 f2.counter[22]
.sym 31002 f2.counter[20]
.sym 31009 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31014 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.sym 31015 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.sym 31016 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.sym 31017 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31018 s1.tx_byte[20]
.sym 31019 s1.tx_byte[16]
.sym 31020 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31021 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31026 s1.tx_byte[21]
.sym 31027 s1.tx_byte[17]
.sym 31028 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31029 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31031 counter_etalon[6]
.sym 31032 counter_not[6]
.sym 31033 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31034 s1.tx_byte[18]
.sym 31035 s1.tx_byte[19]
.sym 31036 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31037 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31039 counter_etalon[19]
.sym 31040 counter_not[19]
.sym 31041 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31042 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31043 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31044 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 31045 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 31047 counter_etalon[21]
.sym 31048 counter_not[21]
.sym 31049 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31051 counter_etalon[20]
.sym 31052 counter_not[20]
.sym 31053 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31055 counter_etalon[17]
.sym 31056 counter_not[17]
.sym 31057 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31062 s1.tx_count_SB_LUT4_O_I3[0]
.sym 31063 s1.tx_count_SB_LUT4_O_I3[1]
.sym 31064 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31065 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 31067 counter_etalon[18]
.sym 31068 counter_not[18]
.sym 31069 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31074 f1.counter[21]
.sym 31078 f1.counter[20]
.sym 31086 f1.counter[19]
.sym 31094 f1.counter[17]
.sym 31102 f1.counter[18]
.sym 31106 f2.counter[16]
.sym 31110 f2.counter[24]
.sym 31126 f2.counter[27]
.sym 31130 f2.counter[31]
.sym 31142 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31143 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 31144 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 31145 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 31146 s1.tx_byte[30]
.sym 31147 s1.tx_byte[26]
.sym 31148 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31149 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31151 counter_etalon[26]
.sym 31152 counter_not[26]
.sym 31153 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31155 counter_etalon[16]
.sym 31156 counter_not[16]
.sym 31157 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31162 s1.tx_byte[31]
.sym 31163 s1.tx_byte[27]
.sym 31164 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31165 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31167 counter_etalon[27]
.sym 31168 counter_not[27]
.sym 31169 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31183 counter_etalon[36]
.sym 31184 counter_not[36]
.sym 31185 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31187 counter_etalon[28]
.sym 31188 counter_not[28]
.sym 31189 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31191 counter_etalon[30]
.sym 31192 counter_not[30]
.sym 31193 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31194 s1.tx_byte[36]
.sym 31195 s1.tx_byte[32]
.sym 31196 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31197 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31199 counter_etalon[32]
.sym 31200 counter_not[32]
.sym 31201 s1.rx_byte_SB_LUT4_I1_O[2]
.sym 31202 f1.counter[32]
.sym 31226 f1.counter[26]
.sym 31230 f1.counter[36]
.sym 31518 f1.counter[22]
.sym 31526 f1.counter[6]
.sym 31537 i_SPI_CS$SB_IO_IN
.sym 31554 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31555 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 31556 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 31557 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 31590 f2.counter[21]
.sym 31602 f2.counter[18]
.sym 31694 f1.counter[27]
