/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* top =  1  *)
(* src = "rtl/alu_16.v:1" *)
module ALU(X, Y, Z, Sign, Carry, Zero, Parity, Overflow);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  (* src = "rtl/alu_16.v:4" *)
  output Carry;
  (* src = "rtl/alu_16.v:8" *)
  wire Carry_reg;
  (* src = "rtl/alu_16.v:4" *)
  output Overflow;
  (* src = "rtl/alu_16.v:8" *)
  wire Overflow_reg;
  (* src = "rtl/alu_16.v:4" *)
  output Parity;
  (* src = "rtl/alu_16.v:8" *)
  wire Parity_reg;
  (* src = "rtl/alu_16.v:4" *)
  output Sign;
  (* src = "rtl/alu_16.v:8" *)
  wire Sign_reg;
  (* src = "rtl/alu_16.v:2" *)
  input [15:0] X;
  (* src = "rtl/alu_16.v:2" *)
  input [15:0] Y;
  (* src = "rtl/alu_16.v:3" *)
  output [15:0] Z;
  (* src = "rtl/alu_16.v:7" *)
  wire [15:0] Z_reg;
  (* src = "rtl/alu_16.v:4" *)
  output Zero;
  (* src = "rtl/alu_16.v:8" *)
  wire Zero_reg;
  (* src = "rtl/alu_16.v:6" *)
  wire [16:0] temp_sum;
  assign _073_ = ~(X[0] ^ Y[0]);
  assign Z[0] = ~_073_;
  assign _074_ = ~(X[1] ^ Y[1]);
  assign _075_ = ~(X[0] & Y[0]);
  assign _076_ = ~(_075_ ^ _074_);
  assign Z[1] = ~_076_;
  assign _077_ = X[2] ^ Y[2];
  assign _078_ = ~(X[1] & Y[1]);
  assign _079_ = ~((_075_ | _074_) & _078_);
  assign Z[2] = _079_ ^ _077_;
  assign _080_ = ~(X[3] ^ Y[3]);
  assign _081_ = ~(X[2] & Y[2]);
  assign _082_ = ~_081_;
  assign _083_ = ~((_079_ & _077_) | _082_);
  assign Z[3] = _083_ ^ _080_;
  assign _084_ = ~(X[4] ^ Y[4]);
  assign _085_ = ~(X[3] & Y[3]);
  assign _086_ = ~((_081_ | _080_) & _085_);
  assign _087_ = _077_ & ~(_080_);
  assign _088_ = ~((_087_ & _079_) | _086_);
  assign Z[4] = _088_ ^ _084_;
  assign _089_ = ~(X[5] ^ Y[5]);
  assign _090_ = ~_089_;
  assign _091_ = ~(X[4] & Y[4]);
  assign _092_ = ~((_088_ | _084_) & _091_);
  assign Z[5] = _092_ ^ _090_;
  assign _093_ = X[6] ^ Y[6];
  assign _094_ = ~(X[5] & Y[5]);
  assign _095_ = ~((_091_ | _089_) & _094_);
  assign _096_ = ~_095_;
  assign _097_ = _089_ | _084_;
  assign _098_ = ~((_097_ | _088_) & _096_);
  assign Z[6] = _098_ ^ _093_;
  assign _099_ = ~(X[7] ^ Y[7]);
  assign _100_ = ~(X[6] & Y[6]);
  assign _101_ = ~_100_;
  assign _102_ = ~((_098_ & _093_) | _101_);
  assign Z[7] = _102_ ^ _099_;
  assign _103_ = X[8] ^ Y[8];
  assign _104_ = ~(X[7] & Y[7]);
  assign _105_ = ~((_100_ | _099_) & _104_);
  assign _106_ = _093_ & ~(_099_);
  assign _107_ = ~((_106_ & _095_) | _105_);
  assign _108_ = _097_ | ~(_106_);
  assign _109_ = ~((_108_ | _088_) & _107_);
  assign Z[8] = _109_ ^ _103_;
  assign _110_ = X[9] ^ Y[9];
  assign _000_ = ~(X[8] & Y[8]);
  assign _001_ = ~_000_;
  assign _002_ = ~((_109_ & _103_) | _001_);
  assign Z[9] = ~(_002_ ^ _110_);
  assign _003_ = X[10] ^ Y[10];
  assign _004_ = _108_ | _088_;
  assign _005_ = _004_ & _107_;
  assign _006_ = X[9] & Y[9];
  assign _007_ = ~((_001_ & _110_) | _006_);
  assign _008_ = ~(_110_ & _103_);
  assign _009_ = ~((_008_ | _005_) & _007_);
  assign Z[10] = _009_ ^ _003_;
  assign _010_ = X[11] ^ Y[11];
  assign _011_ = ~(X[10] & Y[10]);
  assign _012_ = ~_011_;
  assign _013_ = ~((_009_ & _003_) | _012_);
  assign Z[11] = ~(_013_ ^ _010_);
  assign _014_ = ~(X[12] ^ Y[12]);
  assign _015_ = X[11] & Y[11];
  assign _016_ = ~((_012_ & _010_) | _015_);
  assign _017_ = ~(_010_ & _003_);
  assign _018_ = ~((_017_ | _007_) & _016_);
  assign _019_ = ~(_017_ | _008_);
  assign _020_ = ~((_019_ & _109_) | _018_);
  assign Z[12] = _020_ ^ _014_;
  assign _021_ = ~(X[13] ^ Y[13]);
  assign _022_ = ~_021_;
  assign _023_ = X[12] & Y[12];
  assign _024_ = ~_023_;
  assign _025_ = ~((_020_ | _014_) & _024_);
  assign Z[13] = _025_ ^ _022_;
  assign _026_ = ~(X[14] ^ Y[14]);
  assign _027_ = ~_026_;
  assign _028_ = X[13] & Y[13];
  assign _029_ = ~((_023_ & _022_) | _028_);
  assign _030_ = _021_ | _014_;
  assign _031_ = ~((_030_ | _020_) & _029_);
  assign Z[14] = _031_ ^ _027_;
  assign _032_ = ~(Y[15] ^ X[15]);
  assign _033_ = X[14] & Y[14];
  assign _034_ = ~((_031_ & _027_) | _033_);
  assign Sign = _034_ ^ _032_;
  assign _035_ = _076_ ^ Z[0];
  assign _036_ = ~(Z[3] ^ Z[2]);
  assign _037_ = _036_ ^ _035_;
  assign _038_ = Z[5] ^ Z[4];
  assign _039_ = ~(Z[7] ^ Z[6]);
  assign _040_ = _039_ ^ _038_;
  assign _041_ = _040_ ^ _037_;
  assign _042_ = ~(Z[9] ^ Z[8]);
  assign _043_ = ~(Z[11] ^ Z[10]);
  assign _044_ = _043_ ^ _042_;
  assign _045_ = Z[13] ^ Z[12];
  assign _046_ = ~_032_;
  assign _047_ = _034_ ^ _046_;
  assign _048_ = _047_ ^ Z[14];
  assign _049_ = _048_ ^ _045_;
  assign _050_ = _049_ ^ _044_;
  assign Parity = _050_ ^ _041_;
  assign _051_ = _076_ & ~(Z[0]);
  assign _052_ = Z[3] | Z[2];
  assign _053_ = _051_ & ~(_052_);
  assign _054_ = Z[5] | Z[4];
  assign _055_ = Z[7] | Z[6];
  assign _056_ = _055_ | _054_;
  assign _057_ = _053_ & ~(_056_);
  assign _058_ = Z[9] | Z[8];
  assign _059_ = Z[11] | Z[10];
  assign _060_ = _059_ | _058_;
  assign _061_ = Z[13] | Z[12];
  assign _062_ = Sign | Z[14];
  assign _063_ = _062_ | _061_;
  assign _064_ = _063_ | _060_;
  assign Zero = _057_ & ~(_064_);
  assign _065_ = _047_ ^ X[15];
  assign Overflow = _032_ & ~(_065_);
  assign _066_ = Y[15] & X[15];
  assign _067_ = ~((_033_ & _046_) | _066_);
  assign _068_ = _032_ | _026_;
  assign _069_ = ~((_068_ | _029_) & _067_);
  assign _070_ = ~(_068_ | _030_);
  assign _071_ = ~((_070_ & _018_) | _069_);
  assign _072_ = ~(_070_ & _019_);
  assign Carry = ~((_072_ | _005_) & _071_);
  assign Carry_reg = Carry;
  assign Overflow_reg = Overflow;
  assign Parity_reg = Parity;
  assign Sign_reg = Sign;
  assign Z[15] = Sign;
  assign Z_reg = { Sign, Z[14:0] };
  assign Zero_reg = Zero;
  assign temp_sum = { Carry, Sign, Z[14:0] };
endmodule
