Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 18 02:15:59 2024
| Host         : DESKTOP-A4HIRKD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file aes_enc_timing_summary_routed.rpt -pb aes_enc_timing_summary_routed.pb -rpx aes_enc_timing_summary_routed.rpx -warn_on_violation
| Design       : aes_enc
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  268         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (268)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (411)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (268)
--------------------------
 There are 268 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (411)
--------------------------------------------------
 There are 411 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  427          inf        0.000                      0                  427           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           427 Endpoints
Min Delay           427 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[125]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ciphertext[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 3.965ns (53.787%)  route 3.407ns (46.213%))
  Logic Levels:           3  (FDSE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[125]/C
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.379     0.379 r  key_schedule_inst/reg_inst/current_stata_reg[125]/Q
                         net (fo=3, routed)           0.823     1.202    key_schedule_inst/reg_inst/round_key[125]
    SLICE_X3Y77          LUT2 (Prop_lut2_I0_O)        0.119     1.321 r  key_schedule_inst/reg_inst/ciphertext_OBUF[13]_inst_i_1/O
                         net (fo=33, routed)          2.584     3.905    ciphertext_OBUF[13]
    J13                  OBUF (Prop_obuf_I_O)         3.467     7.372 r  ciphertext_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.372    ciphertext[13]
    J13                                                               r  ciphertext[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg_rep_bsel/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 1.513ns (20.779%)  route 5.767ns (79.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  rst_IBUF_inst/O
                         net (fo=165, routed)         5.003     6.411    key_schedule_inst/reg_inst/rst_IBUF
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.105     6.516 r  key_schedule_inst/reg_inst/current_stata[114]_i_1__0/O
                         net (fo=2, routed)           0.764     7.279    key_schedule_inst/reg_inst/current_stata[114]_i_1__0_n_0
    RAMB18_X0Y28         RAMB18E1                                     r  key_schedule_inst/reg_inst/current_stata_reg_rep_bsel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[120]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.020ns  (logic 3.839ns (54.685%)  route 3.181ns (45.315%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[120]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  key_schedule_inst/reg_inst/current_stata_reg[120]/Q
                         net (fo=2, routed)           1.071     1.504    key_schedule_inst/reg_inst/round_key[120]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.105     1.609 r  key_schedule_inst/reg_inst/ciphertext_OBUF[8]_inst_i_1/O
                         net (fo=33, routed)          2.110     3.719    ciphertext_OBUF[8]
    U16                  OBUF (Prop_obuf_I_O)         3.301     7.020 r  ciphertext_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.020    ciphertext[8]
    U16                                                               r  ciphertext[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.983ns  (logic 1.513ns (21.662%)  route 5.470ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  rst_IBUF_inst/O
                         net (fo=165, routed)         2.947     4.355    controller_inst/reg_inst/rst_IBUF
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.105     4.460 r  controller_inst/reg_inst/current_stata[7]_i_1/O
                         net (fo=115, routed)         2.523     6.983    key_schedule_inst/reg_inst/current_stata_reg[2]_0
    SLICE_X10Y68         FDRE                                         r  key_schedule_inst/reg_inst/current_stata_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[55]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.983ns  (logic 1.513ns (21.662%)  route 5.470ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  rst_IBUF_inst/O
                         net (fo=165, routed)         2.947     4.355    controller_inst/reg_inst/rst_IBUF
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.105     4.460 r  controller_inst/reg_inst/current_stata[7]_i_1/O
                         net (fo=115, routed)         2.523     6.983    key_schedule_inst/reg_inst/current_stata_reg[2]_0
    SLICE_X10Y68         FDRE                                         r  key_schedule_inst/reg_inst/current_stata_reg[55]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[87]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.983ns  (logic 1.513ns (21.662%)  route 5.470ns (78.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  rst_IBUF_inst/O
                         net (fo=165, routed)         2.947     4.355    controller_inst/reg_inst/rst_IBUF
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.105     4.460 r  controller_inst/reg_inst/current_stata[7]_i_1/O
                         net (fo=115, routed)         2.523     6.983    key_schedule_inst/reg_inst/current_stata_reg[2]_0
    SLICE_X10Y68         FDRE                                         r  key_schedule_inst/reg_inst/current_stata_reg[87]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[127]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 3.896ns (56.143%)  route 3.043ns (43.857%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[127]/C
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  key_schedule_inst/reg_inst/current_stata_reg[127]/Q
                         net (fo=2, routed)           0.612     1.010    key_schedule_inst/reg_inst/round_key[127]
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.232     1.242 r  key_schedule_inst/reg_inst/ciphertext_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           2.431     3.673    ciphertext_OBUF[15]
    H17                  OBUF (Prop_obuf_I_O)         3.266     6.939 r  ciphertext_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.939    ciphertext[15]
    H17                                                               r  ciphertext[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[122]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 3.781ns (54.704%)  route 3.131ns (45.296%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[122]/C
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  key_schedule_inst/reg_inst/current_stata_reg[122]/Q
                         net (fo=2, routed)           0.894     1.273    key_schedule_inst/reg_inst/round_key[122]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.105     1.378 r  key_schedule_inst/reg_inst/ciphertext_OBUF[10]_inst_i_1/O
                         net (fo=33, routed)          2.237     3.615    ciphertext_OBUF[10]
    V17                  OBUF (Prop_obuf_I_O)         3.297     6.912 r  ciphertext_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.912    ciphertext[10]
    V17                                                               r  ciphertext[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[21]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 1.513ns (22.106%)  route 5.330ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  rst_IBUF_inst/O
                         net (fo=165, routed)         2.947     4.355    controller_inst/reg_inst/rst_IBUF
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.105     4.460 r  controller_inst/reg_inst/current_stata[7]_i_1/O
                         net (fo=115, routed)         2.382     6.842    key_schedule_inst/reg_inst/current_stata_reg[2]_0
    SLICE_X8Y65          FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[21]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[53]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 1.513ns (22.106%)  route 5.330ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  rst_IBUF_inst/O
                         net (fo=165, routed)         2.947     4.355    controller_inst/reg_inst/rst_IBUF
    SLICE_X8Y83          LUT1 (Prop_lut1_I0_O)        0.105     4.460 r  controller_inst/reg_inst/current_stata[7]_i_1/O
                         net (fo=115, routed)         2.382     6.842    key_schedule_inst/reg_inst/current_stata_reg[2]_0
    SLICE_X8Y65          FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[53]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_inst/reg_inst/current_stata_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[101]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.380%)  route 0.086ns (31.620%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE                         0.000     0.000 r  controller_inst/reg_inst/current_stata_reg[5]/C
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controller_inst/reg_inst/current_stata_reg[5]/Q
                         net (fo=7, routed)           0.086     0.227    key_schedule_inst/reg_inst/round_const[5]
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.045     0.272 r  key_schedule_inst/reg_inst/current_stata[101]_i_1__0/O
                         net (fo=1, routed)           0.000     0.272    key_schedule_inst/reg_inst/current_stata[101]_i_1__0_n_0
    SLICE_X8Y81          FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[101]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/reg_inst/current_stata_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller_inst/reg_inst/current_stata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.083%)  route 0.141ns (49.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE                         0.000     0.000 r  controller_inst/reg_inst/current_stata_reg[6]/C
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controller_inst/reg_inst/current_stata_reg[6]/Q
                         net (fo=6, routed)           0.141     0.282    controller_inst/reg_inst/round_const[6]
    SLICE_X10Y82         FDRE                                         r  controller_inst/reg_inst/current_stata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[61]/C
                            (rising edge-triggered cell FDSE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[93]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.323%)  route 0.091ns (28.677%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[61]/C
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.128     0.128 r  key_schedule_inst/reg_inst/current_stata_reg[61]/Q
                         net (fo=5, routed)           0.091     0.219    key_schedule_inst/reg_inst/round_key[61]
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.099     0.318 r  key_schedule_inst/reg_inst/current_stata[93]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    key_schedule_inst/reg_inst/current_stata[93]_i_1__0_n_0
    SLICE_X7Y76          FDRE                                         r  key_schedule_inst/reg_inst/current_stata_reg[93]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[103]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.054%)  route 0.092ns (28.946%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[7]/C
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  key_schedule_inst/reg_inst/current_stata_reg[7]/Q
                         net (fo=6, routed)           0.092     0.220    key_schedule_inst/reg_inst/round_key[7]
    SLICE_X9Y82          LUT6 (Prop_lut6_I2_O)        0.099     0.319 r  key_schedule_inst/reg_inst/current_stata[103]_i_1__0/O
                         net (fo=1, routed)           0.000     0.319    key_schedule_inst/reg_inst/current_stata[103]_i_1__0_n_0
    SLICE_X9Y82          FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[103]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[53]/C
                            (rising edge-triggered cell FDSE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[85]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.246ns (72.661%)  route 0.093ns (27.339%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDSE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[53]/C
    SLICE_X8Y65          FDSE (Prop_fdse_C_Q)         0.148     0.148 r  key_schedule_inst/reg_inst/current_stata_reg[53]/Q
                         net (fo=4, routed)           0.093     0.241    key_schedule_inst/reg_inst/round_key[53]
    SLICE_X8Y65          LUT4 (Prop_lut4_I0_O)        0.098     0.339 r  key_schedule_inst/reg_inst/current_stata[85]_i_1__0/O
                         net (fo=1, routed)           0.000     0.339    key_schedule_inst/reg_inst/current_stata[85]_i_1__0_n_0
    SLICE_X8Y65          FDRE                                         r  key_schedule_inst/reg_inst/current_stata_reg[85]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[44]/C
                            (rising edge-triggered cell FDSE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.547%)  route 0.161ns (46.453%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDSE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[44]/C
    SLICE_X9Y70          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[44]/Q
                         net (fo=5, routed)           0.161     0.302    key_schedule_inst/reg_inst/round_key[44]
    SLICE_X9Y70          LUT3 (Prop_lut3_I2_O)        0.045     0.347 r  key_schedule_inst/reg_inst/current_stata[44]_i_1__0/O
                         net (fo=1, routed)           0.000     0.347    key_schedule_inst/reg_inst/current_stata[44]_i_1__0_n_0
    SLICE_X9Y70          FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[105]/C
                            (rising edge-triggered cell FDSE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[105]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.883%)  route 0.166ns (47.117%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDSE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[105]/C
    SLICE_X3Y70          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[105]/Q
                         net (fo=3, routed)           0.166     0.307    key_schedule_inst/reg_inst/round_key[105]
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.045     0.352 r  key_schedule_inst/reg_inst/current_stata[105]_i_1__0/O
                         net (fo=1, routed)           0.000     0.352    key_schedule_inst/reg_inst/current_stata[105]_i_1__0_n_0
    SLICE_X3Y70          FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[105]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[29]/C
                            (rising edge-triggered cell FDSE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDSE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[29]/C
    SLICE_X7Y77          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[29]/Q
                         net (fo=6, routed)           0.167     0.308    key_schedule_inst/reg_inst/round_key[29]
    SLICE_X7Y77          LUT2 (Prop_lut2_I1_O)        0.045     0.353 r  key_schedule_inst/reg_inst/current_stata[29]_i_1__0/O
                         net (fo=1, routed)           0.000     0.353    key_schedule_inst/reg_inst/current_stata[29]_i_1__0_n_0
    SLICE_X7Y77          FDSE                                         r  key_schedule_inst/reg_inst/current_stata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_schedule_inst/reg_inst/current_stata_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_schedule_inst/reg_inst/current_stata_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE                         0.000     0.000 r  key_schedule_inst/reg_inst/current_stata_reg[25]/C
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_schedule_inst/reg_inst/current_stata_reg[25]/Q
                         net (fo=6, routed)           0.167     0.308    key_schedule_inst/reg_inst/round_key[25]
    SLICE_X9Y80          LUT2 (Prop_lut2_I1_O)        0.045     0.353 r  key_schedule_inst/reg_inst/current_stata[25]_i_1__0/O
                         net (fo=1, routed)           0.000     0.353    key_schedule_inst/reg_inst/current_stata[25]_i_1__0_n_0
    SLICE_X9Y80          FDRE                                         r  key_schedule_inst/reg_inst/current_stata_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/reg_inst/current_stata_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller_inst/reg_inst/current_stata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.831%)  route 0.213ns (60.169%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE                         0.000     0.000 r  controller_inst/reg_inst/current_stata_reg[5]/C
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controller_inst/reg_inst/current_stata_reg[5]/Q
                         net (fo=7, routed)           0.213     0.354    controller_inst/reg_inst/round_const[5]
    SLICE_X11Y82         FDRE                                         r  controller_inst/reg_inst/current_stata_reg[6]/D
  -------------------------------------------------------------------    -------------------





