<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ad9280_sample</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_RESET">adc_rst_n</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_BUSIF">adc_data</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_data</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad9280_sample_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>23d08cd5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad9280_sample_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>95e95e16</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>adc_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ad.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad9280_sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9280_sample_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9280_sample_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_acb14539</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ad9280_sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9280_sample_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9280_sample_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ad9280_sample_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ad9280_sample_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ad9280_sample_v1.0</xilinx:displayName>
      <xilinx:coreRevision>26</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-06-12T07:42:39Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:ad9280_sample:1.0_ARCHIVE_LOCATION">f:/xilinx_project/AX7Z035/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a2ac3e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb24db9_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23632f86_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530534ca_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1310df70_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bb858a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a47e770_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c49d390_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ece12a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3eb9a0_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ceded91_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb99161_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc7d752_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312916f2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625f868d_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3d4835_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc3377f_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f203576_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f24a5b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4b0614_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a68af23_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af58a8b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49605c19_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f7de2f_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62fb9522_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d02ece_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60484f6e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38413d91_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ddac6d_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd536d6_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aba3087_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdb233f_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21519d47_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5153a18b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6314a8dd_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715a7cbb_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d23fb4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3016ae98_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f323c68_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2fbfe2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5317b7_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efedc12_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5852c776_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d598e99_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ccaeff_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d43a7_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d569b7c_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108e5517_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a92a0c4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52bb55f7_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8aea81_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2c9c1b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7109f7d0_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128aceeb_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236c0ff5_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3821b9b4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca1d800_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297ba2b3_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486cca71_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2632abf7_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794f0dd4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c2b1ed_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12db9bbc_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6cf4b2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0073a0_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbd5c51_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604f1987_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b1979d_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aecb075_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438b2249_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672e1841_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7754c0f3_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9e7e9e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390d757e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7632764e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfef8d0_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296569d9_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e8774f_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ac5368_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6812bbef_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211d8911_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd0d225_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fd8257_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743f3985_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/11_ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d13116_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/11_ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e47de4a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/11_ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1c9fd_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/11_ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f8bb55_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/11_ad9280_dma_dp/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686e9edd_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1d5779_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16409c16_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493e40d4_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59195550_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b0f2ff_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4164e6d6_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6787b930_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6602c5f1_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de86383_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7be1ab_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51864581_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2baaff32_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f3f54e2_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d21a74d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6911f5cf_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/11_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f3a860_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c52b2c1_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3393a29a_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c377946_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b628c2_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b84427_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e188e8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24665f6f_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@707e13ed_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb573ca_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc8b978_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3177153a_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f50ff2_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742f5b26_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a837426_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19369cdc_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e3c582_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad48986_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c72b0f_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/09_ad9280_dma_hdmi/repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764dd237_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/23_ad9280_dma_dp/vivado/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721aa3b1_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/23_ad9280_dma_dp/vivado/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32061723_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/23_ad9280_dma_dp/vivado/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b2e115_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/23_ad9280_dma_dp/vivado/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5f3926_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/23_ad9280_dma_dp/vivado/ip_repo/ad9280_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f6125c_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/23_ad9280_dma_dp/vivado/ip_repo/ad9280_sample</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="11cd9884"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="42c20858"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b1a7ffba"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4f5f0863"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
