
testnuc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f60  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013860  08009130  08009130  0000a130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c990  0801c990  0001e1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0801c990  0801c990  0001d990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c998  0801c998  0001e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c998  0801c998  0001d998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801c99c  0801c99c  0001d99c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0801c9a0  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fc0  200001d4  0801cb74  0001e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002194  0801cb74  0001f194  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012711  00000000  00000000  0001e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c2f  00000000  00000000  00030915  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  00033548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c16  00000000  00000000  000345d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000248a5  00000000  00000000  000351ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014290  00000000  00000000  00059a93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e25a3  00000000  00000000  0006dd23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  001502c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054e4  00000000  00000000  0015037c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  00155860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003463  00000000  00000000  001558ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000140  00000000  00000000  00158d11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009118 	.word	0x08009118

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08009118 	.word	0x08009118

08000210 <arm_bitreversal_32>:
 8000210:	1c4b      	adds	r3, r1, #1
 8000212:	2b01      	cmp	r3, #1
 8000214:	bf98      	it	ls
 8000216:	4770      	bxls	lr
 8000218:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800021c:	1c91      	adds	r1, r2, #2
 800021e:	089b      	lsrs	r3, r3, #2

08000220 <arm_bitreversal_32_0>:
 8000220:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000224:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000228:	880a      	ldrh	r2, [r1, #0]
 800022a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800022e:	4480      	add	r8, r0
 8000230:	4481      	add	r9, r0
 8000232:	4402      	add	r2, r0
 8000234:	4484      	add	ip, r0
 8000236:	f8d9 7000 	ldr.w	r7, [r9]
 800023a:	f8d8 6000 	ldr.w	r6, [r8]
 800023e:	6815      	ldr	r5, [r2, #0]
 8000240:	f8dc 4000 	ldr.w	r4, [ip]
 8000244:	f8c9 6000 	str.w	r6, [r9]
 8000248:	f8c8 7000 	str.w	r7, [r8]
 800024c:	f8cc 5000 	str.w	r5, [ip]
 8000250:	6014      	str	r4, [r2, #0]
 8000252:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000256:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800025a:	6855      	ldr	r5, [r2, #4]
 800025c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000260:	f8c9 6004 	str.w	r6, [r9, #4]
 8000264:	f8c8 7004 	str.w	r7, [r8, #4]
 8000268:	f8cc 5004 	str.w	r5, [ip, #4]
 800026c:	6054      	str	r4, [r2, #4]
 800026e:	3108      	adds	r1, #8
 8000270:	3b01      	subs	r3, #1
 8000272:	d1d5      	bne.n	8000220 <arm_bitreversal_32_0>
 8000274:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000278:	4770      	bx	lr

0800027a <arm_bitreversal_16>:
 800027a:	1c4b      	adds	r3, r1, #1
 800027c:	2b01      	cmp	r3, #1
 800027e:	bf98      	it	ls
 8000280:	4770      	bxls	lr
 8000282:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000286:	1c91      	adds	r1, r2, #2
 8000288:	089b      	lsrs	r3, r3, #2

0800028a <arm_bitreversal_16_0>:
 800028a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800028e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000292:	880a      	ldrh	r2, [r1, #0]
 8000294:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000298:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800029c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80002a0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80002a4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80002a8:	f8d9 7000 	ldr.w	r7, [r9]
 80002ac:	f8d8 6000 	ldr.w	r6, [r8]
 80002b0:	6815      	ldr	r5, [r2, #0]
 80002b2:	f8dc 4000 	ldr.w	r4, [ip]
 80002b6:	f8c9 6000 	str.w	r6, [r9]
 80002ba:	f8c8 7000 	str.w	r7, [r8]
 80002be:	f8cc 5000 	str.w	r5, [ip]
 80002c2:	6014      	str	r4, [r2, #0]
 80002c4:	3108      	adds	r1, #8
 80002c6:	3b01      	subs	r3, #1
 80002c8:	d1df      	bne.n	800028a <arm_bitreversal_16_0>
 80002ca:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ce:	4770      	bx	lr

080002d0 <memchr>:
 80002d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002d4:	2a10      	cmp	r2, #16
 80002d6:	db2b      	blt.n	8000330 <memchr+0x60>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	d008      	beq.n	80002f0 <memchr+0x20>
 80002de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e2:	3a01      	subs	r2, #1
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d02d      	beq.n	8000344 <memchr+0x74>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	b342      	cbz	r2, 8000340 <memchr+0x70>
 80002ee:	d1f6      	bne.n	80002de <memchr+0xe>
 80002f0:	b4f0      	push	{r4, r5, r6, r7}
 80002f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002fa:	f022 0407 	bic.w	r4, r2, #7
 80002fe:	f07f 0700 	mvns.w	r7, #0
 8000302:	2300      	movs	r3, #0
 8000304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000308:	3c08      	subs	r4, #8
 800030a:	ea85 0501 	eor.w	r5, r5, r1
 800030e:	ea86 0601 	eor.w	r6, r6, r1
 8000312:	fa85 f547 	uadd8	r5, r5, r7
 8000316:	faa3 f587 	sel	r5, r3, r7
 800031a:	fa86 f647 	uadd8	r6, r6, r7
 800031e:	faa5 f687 	sel	r6, r5, r7
 8000322:	b98e      	cbnz	r6, 8000348 <memchr+0x78>
 8000324:	d1ee      	bne.n	8000304 <memchr+0x34>
 8000326:	bcf0      	pop	{r4, r5, r6, r7}
 8000328:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800032c:	f002 0207 	and.w	r2, r2, #7
 8000330:	b132      	cbz	r2, 8000340 <memchr+0x70>
 8000332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000336:	3a01      	subs	r2, #1
 8000338:	ea83 0301 	eor.w	r3, r3, r1
 800033c:	b113      	cbz	r3, 8000344 <memchr+0x74>
 800033e:	d1f8      	bne.n	8000332 <memchr+0x62>
 8000340:	2000      	movs	r0, #0
 8000342:	4770      	bx	lr
 8000344:	3801      	subs	r0, #1
 8000346:	4770      	bx	lr
 8000348:	2d00      	cmp	r5, #0
 800034a:	bf06      	itte	eq
 800034c:	4635      	moveq	r5, r6
 800034e:	3803      	subeq	r0, #3
 8000350:	3807      	subne	r0, #7
 8000352:	f015 0f01 	tst.w	r5, #1
 8000356:	d107      	bne.n	8000368 <memchr+0x98>
 8000358:	3001      	adds	r0, #1
 800035a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800035e:	bf02      	ittt	eq
 8000360:	3001      	addeq	r0, #1
 8000362:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000366:	3001      	addeq	r0, #1
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	3801      	subs	r0, #1
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <strlen>:
 8000370:	4603      	mov	r3, r0
 8000372:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000376:	2a00      	cmp	r2, #0
 8000378:	d1fb      	bne.n	8000372 <strlen+0x2>
 800037a:	1a18      	subs	r0, r3, r0
 800037c:	3801      	subs	r0, #1
 800037e:	4770      	bx	lr

08000380 <__aeabi_drsub>:
 8000380:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	e002      	b.n	800038c <__adddf3>
 8000386:	bf00      	nop

08000388 <__aeabi_dsub>:
 8000388:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800038c <__adddf3>:
 800038c:	b530      	push	{r4, r5, lr}
 800038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	bf1f      	itttt	ne
 80003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b2:	f000 80e2 	beq.w	800057a <__adddf3+0x1ee>
 80003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003be:	bfb8      	it	lt
 80003c0:	426d      	neglt	r5, r5
 80003c2:	dd0c      	ble.n	80003de <__adddf3+0x52>
 80003c4:	442c      	add	r4, r5
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	ea82 0000 	eor.w	r0, r2, r0
 80003d2:	ea83 0101 	eor.w	r1, r3, r1
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	2d36      	cmp	r5, #54	@ 0x36
 80003e0:	bf88      	it	hi
 80003e2:	bd30      	pophi	{r4, r5, pc}
 80003e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003f4:	d002      	beq.n	80003fc <__adddf3+0x70>
 80003f6:	4240      	negs	r0, r0
 80003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000408:	d002      	beq.n	8000410 <__adddf3+0x84>
 800040a:	4252      	negs	r2, r2
 800040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000410:	ea94 0f05 	teq	r4, r5
 8000414:	f000 80a7 	beq.w	8000566 <__adddf3+0x1da>
 8000418:	f1a4 0401 	sub.w	r4, r4, #1
 800041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000420:	db0d      	blt.n	800043e <__adddf3+0xb2>
 8000422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000426:	fa22 f205 	lsr.w	r2, r2, r5
 800042a:	1880      	adds	r0, r0, r2
 800042c:	f141 0100 	adc.w	r1, r1, #0
 8000430:	fa03 f20e 	lsl.w	r2, r3, lr
 8000434:	1880      	adds	r0, r0, r2
 8000436:	fa43 f305 	asr.w	r3, r3, r5
 800043a:	4159      	adcs	r1, r3
 800043c:	e00e      	b.n	800045c <__adddf3+0xd0>
 800043e:	f1a5 0520 	sub.w	r5, r5, #32
 8000442:	f10e 0e20 	add.w	lr, lr, #32
 8000446:	2a01      	cmp	r2, #1
 8000448:	fa03 fc0e 	lsl.w	ip, r3, lr
 800044c:	bf28      	it	cs
 800044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000452:	fa43 f305 	asr.w	r3, r3, r5
 8000456:	18c0      	adds	r0, r0, r3
 8000458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	d507      	bpl.n	8000472 <__adddf3+0xe6>
 8000462:	f04f 0e00 	mov.w	lr, #0
 8000466:	f1dc 0c00 	rsbs	ip, ip, #0
 800046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000472:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000476:	d31b      	bcc.n	80004b0 <__adddf3+0x124>
 8000478:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800047c:	d30c      	bcc.n	8000498 <__adddf3+0x10c>
 800047e:	0849      	lsrs	r1, r1, #1
 8000480:	ea5f 0030 	movs.w	r0, r0, rrx
 8000484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000488:	f104 0401 	add.w	r4, r4, #1
 800048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000490:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000494:	f080 809a 	bcs.w	80005cc <__adddf3+0x240>
 8000498:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800049c:	bf08      	it	eq
 800049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004a2:	f150 0000 	adcs.w	r0, r0, #0
 80004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004aa:	ea41 0105 	orr.w	r1, r1, r5
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004b4:	4140      	adcs	r0, r0
 80004b6:	eb41 0101 	adc.w	r1, r1, r1
 80004ba:	3c01      	subs	r4, #1
 80004bc:	bf28      	it	cs
 80004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004c2:	d2e9      	bcs.n	8000498 <__adddf3+0x10c>
 80004c4:	f091 0f00 	teq	r1, #0
 80004c8:	bf04      	itt	eq
 80004ca:	4601      	moveq	r1, r0
 80004cc:	2000      	moveq	r0, #0
 80004ce:	fab1 f381 	clz	r3, r1
 80004d2:	bf08      	it	eq
 80004d4:	3320      	addeq	r3, #32
 80004d6:	f1a3 030b 	sub.w	r3, r3, #11
 80004da:	f1b3 0220 	subs.w	r2, r3, #32
 80004de:	da0c      	bge.n	80004fa <__adddf3+0x16e>
 80004e0:	320c      	adds	r2, #12
 80004e2:	dd08      	ble.n	80004f6 <__adddf3+0x16a>
 80004e4:	f102 0c14 	add.w	ip, r2, #20
 80004e8:	f1c2 020c 	rsb	r2, r2, #12
 80004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80004f0:	fa21 f102 	lsr.w	r1, r1, r2
 80004f4:	e00c      	b.n	8000510 <__adddf3+0x184>
 80004f6:	f102 0214 	add.w	r2, r2, #20
 80004fa:	bfd8      	it	le
 80004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000500:	fa01 f102 	lsl.w	r1, r1, r2
 8000504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000508:	bfdc      	itt	le
 800050a:	ea41 010c 	orrle.w	r1, r1, ip
 800050e:	4090      	lslle	r0, r2
 8000510:	1ae4      	subs	r4, r4, r3
 8000512:	bfa2      	ittt	ge
 8000514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000518:	4329      	orrge	r1, r5
 800051a:	bd30      	popge	{r4, r5, pc}
 800051c:	ea6f 0404 	mvn.w	r4, r4
 8000520:	3c1f      	subs	r4, #31
 8000522:	da1c      	bge.n	800055e <__adddf3+0x1d2>
 8000524:	340c      	adds	r4, #12
 8000526:	dc0e      	bgt.n	8000546 <__adddf3+0x1ba>
 8000528:	f104 0414 	add.w	r4, r4, #20
 800052c:	f1c4 0220 	rsb	r2, r4, #32
 8000530:	fa20 f004 	lsr.w	r0, r0, r4
 8000534:	fa01 f302 	lsl.w	r3, r1, r2
 8000538:	ea40 0003 	orr.w	r0, r0, r3
 800053c:	fa21 f304 	lsr.w	r3, r1, r4
 8000540:	ea45 0103 	orr.w	r1, r5, r3
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f1c4 040c 	rsb	r4, r4, #12
 800054a:	f1c4 0220 	rsb	r2, r4, #32
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 f304 	lsl.w	r3, r1, r4
 8000556:	ea40 0003 	orr.w	r0, r0, r3
 800055a:	4629      	mov	r1, r5
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	fa21 f004 	lsr.w	r0, r1, r4
 8000562:	4629      	mov	r1, r5
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f094 0f00 	teq	r4, #0
 800056a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800056e:	bf06      	itte	eq
 8000570:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000574:	3401      	addeq	r4, #1
 8000576:	3d01      	subne	r5, #1
 8000578:	e74e      	b.n	8000418 <__adddf3+0x8c>
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf18      	it	ne
 8000580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000584:	d029      	beq.n	80005da <__adddf3+0x24e>
 8000586:	ea94 0f05 	teq	r4, r5
 800058a:	bf08      	it	eq
 800058c:	ea90 0f02 	teqeq	r0, r2
 8000590:	d005      	beq.n	800059e <__adddf3+0x212>
 8000592:	ea54 0c00 	orrs.w	ip, r4, r0
 8000596:	bf04      	itt	eq
 8000598:	4619      	moveq	r1, r3
 800059a:	4610      	moveq	r0, r2
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	ea91 0f03 	teq	r1, r3
 80005a2:	bf1e      	ittt	ne
 80005a4:	2100      	movne	r1, #0
 80005a6:	2000      	movne	r0, #0
 80005a8:	bd30      	popne	{r4, r5, pc}
 80005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ae:	d105      	bne.n	80005bc <__adddf3+0x230>
 80005b0:	0040      	lsls	r0, r0, #1
 80005b2:	4149      	adcs	r1, r1
 80005b4:	bf28      	it	cs
 80005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ba:	bd30      	pop	{r4, r5, pc}
 80005bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005c0:	bf3c      	itt	cc
 80005c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005c6:	bd30      	popcc	{r4, r5, pc}
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005d4:	f04f 0000 	mov.w	r0, #0
 80005d8:	bd30      	pop	{r4, r5, pc}
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf1a      	itte	ne
 80005e0:	4619      	movne	r1, r3
 80005e2:	4610      	movne	r0, r2
 80005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005e8:	bf1c      	itt	ne
 80005ea:	460b      	movne	r3, r1
 80005ec:	4602      	movne	r2, r0
 80005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005f2:	bf06      	itte	eq
 80005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005f8:	ea91 0f03 	teqeq	r1, r3
 80005fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	bf00      	nop

08000604 <__aeabi_ui2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f04f 0500 	mov.w	r5, #0
 800061c:	f04f 0100 	mov.w	r1, #0
 8000620:	e750      	b.n	80004c4 <__adddf3+0x138>
 8000622:	bf00      	nop

08000624 <__aeabi_i2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800063c:	bf48      	it	mi
 800063e:	4240      	negmi	r0, r0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e73e      	b.n	80004c4 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_f2d>:
 8000648:	0042      	lsls	r2, r0, #1
 800064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000656:	bf1f      	itttt	ne
 8000658:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800065c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000660:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000664:	4770      	bxne	lr
 8000666:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800066a:	bf08      	it	eq
 800066c:	4770      	bxeq	lr
 800066e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000672:	bf04      	itt	eq
 8000674:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000678:	4770      	bxeq	lr
 800067a:	b530      	push	{r4, r5, lr}
 800067c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000688:	e71c      	b.n	80004c4 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_ul2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	e00a      	b.n	80006b2 <__aeabi_l2d+0x16>

0800069c <__aeabi_l2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006aa:	d502      	bpl.n	80006b2 <__aeabi_l2d+0x16>
 80006ac:	4240      	negs	r0, r0
 80006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006be:	f43f aed8 	beq.w	8000472 <__adddf3+0xe6>
 80006c2:	f04f 0203 	mov.w	r2, #3
 80006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ca:	bf18      	it	ne
 80006cc:	3203      	addne	r2, #3
 80006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006d2:	bf18      	it	ne
 80006d4:	3203      	addne	r2, #3
 80006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006da:	f1c2 0320 	rsb	r3, r2, #32
 80006de:	fa00 fc03 	lsl.w	ip, r0, r3
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ea:	ea40 000e 	orr.w	r0, r0, lr
 80006ee:	fa21 f102 	lsr.w	r1, r1, r2
 80006f2:	4414      	add	r4, r2
 80006f4:	e6bd      	b.n	8000472 <__adddf3+0xe6>
 80006f6:	bf00      	nop

080006f8 <__aeabi_dmul>:
 80006f8:	b570      	push	{r4, r5, r6, lr}
 80006fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000702:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000706:	bf1d      	ittte	ne
 8000708:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800070c:	ea94 0f0c 	teqne	r4, ip
 8000710:	ea95 0f0c 	teqne	r5, ip
 8000714:	f000 f8de 	bleq	80008d4 <__aeabi_dmul+0x1dc>
 8000718:	442c      	add	r4, r5
 800071a:	ea81 0603 	eor.w	r6, r1, r3
 800071e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000722:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000726:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800072a:	bf18      	it	ne
 800072c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000730:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000734:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000738:	d038      	beq.n	80007ac <__aeabi_dmul+0xb4>
 800073a:	fba0 ce02 	umull	ip, lr, r0, r2
 800073e:	f04f 0500 	mov.w	r5, #0
 8000742:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000746:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800074a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800074e:	f04f 0600 	mov.w	r6, #0
 8000752:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000756:	f09c 0f00 	teq	ip, #0
 800075a:	bf18      	it	ne
 800075c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000760:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000764:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000768:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800076c:	d204      	bcs.n	8000778 <__aeabi_dmul+0x80>
 800076e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000772:	416d      	adcs	r5, r5
 8000774:	eb46 0606 	adc.w	r6, r6, r6
 8000778:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800077c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000780:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000784:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000788:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800078c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000790:	bf88      	it	hi
 8000792:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000796:	d81e      	bhi.n	80007d6 <__aeabi_dmul+0xde>
 8000798:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800079c:	bf08      	it	eq
 800079e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007a2:	f150 0000 	adcs.w	r0, r0, #0
 80007a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007b0:	ea46 0101 	orr.w	r1, r6, r1
 80007b4:	ea40 0002 	orr.w	r0, r0, r2
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007c0:	bfc2      	ittt	gt
 80007c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	popgt	{r4, r5, r6, pc}
 80007cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007d0:	f04f 0e00 	mov.w	lr, #0
 80007d4:	3c01      	subs	r4, #1
 80007d6:	f300 80ab 	bgt.w	8000930 <__aeabi_dmul+0x238>
 80007da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007de:	bfde      	ittt	le
 80007e0:	2000      	movle	r0, #0
 80007e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007e6:	bd70      	pople	{r4, r5, r6, pc}
 80007e8:	f1c4 0400 	rsb	r4, r4, #0
 80007ec:	3c20      	subs	r4, #32
 80007ee:	da35      	bge.n	800085c <__aeabi_dmul+0x164>
 80007f0:	340c      	adds	r4, #12
 80007f2:	dc1b      	bgt.n	800082c <__aeabi_dmul+0x134>
 80007f4:	f104 0414 	add.w	r4, r4, #20
 80007f8:	f1c4 0520 	rsb	r5, r4, #32
 80007fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000800:	fa20 f004 	lsr.w	r0, r0, r4
 8000804:	fa01 f205 	lsl.w	r2, r1, r5
 8000808:	ea40 0002 	orr.w	r0, r0, r2
 800080c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000810:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000814:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000818:	fa21 f604 	lsr.w	r6, r1, r4
 800081c:	eb42 0106 	adc.w	r1, r2, r6
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 040c 	rsb	r4, r4, #12
 8000830:	f1c4 0520 	rsb	r5, r4, #32
 8000834:	fa00 f304 	lsl.w	r3, r0, r4
 8000838:	fa20 f005 	lsr.w	r0, r0, r5
 800083c:	fa01 f204 	lsl.w	r2, r1, r4
 8000840:	ea40 0002 	orr.w	r0, r0, r2
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800084c:	f141 0100 	adc.w	r1, r1, #0
 8000850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000854:	bf08      	it	eq
 8000856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f1c4 0520 	rsb	r5, r4, #32
 8000860:	fa00 f205 	lsl.w	r2, r0, r5
 8000864:	ea4e 0e02 	orr.w	lr, lr, r2
 8000868:	fa20 f304 	lsr.w	r3, r0, r4
 800086c:	fa01 f205 	lsl.w	r2, r1, r5
 8000870:	ea43 0302 	orr.w	r3, r3, r2
 8000874:	fa21 f004 	lsr.w	r0, r1, r4
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	fa21 f204 	lsr.w	r2, r1, r4
 8000880:	ea20 0002 	bic.w	r0, r0, r2
 8000884:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000888:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800088c:	bf08      	it	eq
 800088e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000892:	bd70      	pop	{r4, r5, r6, pc}
 8000894:	f094 0f00 	teq	r4, #0
 8000898:	d10f      	bne.n	80008ba <__aeabi_dmul+0x1c2>
 800089a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800089e:	0040      	lsls	r0, r0, #1
 80008a0:	eb41 0101 	adc.w	r1, r1, r1
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3c01      	subeq	r4, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1a6>
 80008ae:	ea41 0106 	orr.w	r1, r1, r6
 80008b2:	f095 0f00 	teq	r5, #0
 80008b6:	bf18      	it	ne
 80008b8:	4770      	bxne	lr
 80008ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008be:	0052      	lsls	r2, r2, #1
 80008c0:	eb43 0303 	adc.w	r3, r3, r3
 80008c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3d01      	subeq	r5, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1c6>
 80008ce:	ea43 0306 	orr.w	r3, r3, r6
 80008d2:	4770      	bx	lr
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008dc:	bf18      	it	ne
 80008de:	ea95 0f0c 	teqne	r5, ip
 80008e2:	d00c      	beq.n	80008fe <__aeabi_dmul+0x206>
 80008e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e8:	bf18      	it	ne
 80008ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ee:	d1d1      	bne.n	8000894 <__aeabi_dmul+0x19c>
 80008f0:	ea81 0103 	eor.w	r1, r1, r3
 80008f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008f8:	f04f 0000 	mov.w	r0, #0
 80008fc:	bd70      	pop	{r4, r5, r6, pc}
 80008fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000902:	bf06      	itte	eq
 8000904:	4610      	moveq	r0, r2
 8000906:	4619      	moveq	r1, r3
 8000908:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090c:	d019      	beq.n	8000942 <__aeabi_dmul+0x24a>
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	d102      	bne.n	800091a <__aeabi_dmul+0x222>
 8000914:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000918:	d113      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	d105      	bne.n	800092c <__aeabi_dmul+0x234>
 8000920:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000924:	bf1c      	itt	ne
 8000926:	4610      	movne	r0, r2
 8000928:	4619      	movne	r1, r3
 800092a:	d10a      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800092c:	ea81 0103 	eor.w	r1, r1, r3
 8000930:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000934:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000938:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	bd70      	pop	{r4, r5, r6, pc}
 8000942:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000946:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800094a:	bd70      	pop	{r4, r5, r6, pc}

0800094c <__aeabi_ddiv>:
 800094c:	b570      	push	{r4, r5, r6, lr}
 800094e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000952:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000956:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800095a:	bf1d      	ittte	ne
 800095c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000960:	ea94 0f0c 	teqne	r4, ip
 8000964:	ea95 0f0c 	teqne	r5, ip
 8000968:	f000 f8a7 	bleq	8000aba <__aeabi_ddiv+0x16e>
 800096c:	eba4 0405 	sub.w	r4, r4, r5
 8000970:	ea81 0e03 	eor.w	lr, r1, r3
 8000974:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000978:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800097c:	f000 8088 	beq.w	8000a90 <__aeabi_ddiv+0x144>
 8000980:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000984:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000988:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800098c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000990:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000994:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000998:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800099c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009a4:	429d      	cmp	r5, r3
 80009a6:	bf08      	it	eq
 80009a8:	4296      	cmpeq	r6, r2
 80009aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009b2:	d202      	bcs.n	80009ba <__aeabi_ddiv+0x6e>
 80009b4:	085b      	lsrs	r3, r3, #1
 80009b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ba:	1ab6      	subs	r6, r6, r2
 80009bc:	eb65 0503 	sbc.w	r5, r5, r3
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009f8:	085b      	lsrs	r3, r3, #1
 80009fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a06:	bf22      	ittt	cs
 8000a08:	1ab6      	subcs	r6, r6, r2
 8000a0a:	4675      	movcs	r5, lr
 8000a0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a10:	085b      	lsrs	r3, r3, #1
 8000a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a1e:	bf22      	ittt	cs
 8000a20:	1ab6      	subcs	r6, r6, r2
 8000a22:	4675      	movcs	r5, lr
 8000a24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a28:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a2c:	d018      	beq.n	8000a60 <__aeabi_ddiv+0x114>
 8000a2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a36:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a4a:	d1c0      	bne.n	80009ce <__aeabi_ddiv+0x82>
 8000a4c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a50:	d10b      	bne.n	8000a6a <__aeabi_ddiv+0x11e>
 8000a52:	ea41 0100 	orr.w	r1, r1, r0
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a5e:	e7b6      	b.n	80009ce <__aeabi_ddiv+0x82>
 8000a60:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a64:	bf04      	itt	eq
 8000a66:	4301      	orreq	r1, r0
 8000a68:	2000      	moveq	r0, #0
 8000a6a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a6e:	bf88      	it	hi
 8000a70:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a74:	f63f aeaf 	bhi.w	80007d6 <__aeabi_dmul+0xde>
 8000a78:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a7c:	bf04      	itt	eq
 8000a7e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a86:	f150 0000 	adcs.w	r0, r0, #0
 8000a8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}
 8000a90:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a9c:	bfc2      	ittt	gt
 8000a9e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000aa2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000aa6:	bd70      	popgt	{r4, r5, r6, pc}
 8000aa8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aac:	f04f 0e00 	mov.w	lr, #0
 8000ab0:	3c01      	subs	r4, #1
 8000ab2:	e690      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000ab4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ab8:	e68d      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000aba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000abe:	ea94 0f0c 	teq	r4, ip
 8000ac2:	bf08      	it	eq
 8000ac4:	ea95 0f0c 	teqeq	r5, ip
 8000ac8:	f43f af3b 	beq.w	8000942 <__aeabi_dmul+0x24a>
 8000acc:	ea94 0f0c 	teq	r4, ip
 8000ad0:	d10a      	bne.n	8000ae8 <__aeabi_ddiv+0x19c>
 8000ad2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ad6:	f47f af34 	bne.w	8000942 <__aeabi_dmul+0x24a>
 8000ada:	ea95 0f0c 	teq	r5, ip
 8000ade:	f47f af25 	bne.w	800092c <__aeabi_dmul+0x234>
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	e72c      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000ae8:	ea95 0f0c 	teq	r5, ip
 8000aec:	d106      	bne.n	8000afc <__aeabi_ddiv+0x1b0>
 8000aee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000af2:	f43f aefd 	beq.w	80008f0 <__aeabi_dmul+0x1f8>
 8000af6:	4610      	mov	r0, r2
 8000af8:	4619      	mov	r1, r3
 8000afa:	e722      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000afc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b06:	f47f aec5 	bne.w	8000894 <__aeabi_dmul+0x19c>
 8000b0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b0e:	f47f af0d 	bne.w	800092c <__aeabi_dmul+0x234>
 8000b12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b16:	f47f aeeb 	bne.w	80008f0 <__aeabi_dmul+0x1f8>
 8000b1a:	e712      	b.n	8000942 <__aeabi_dmul+0x24a>

08000b1c <__gedf2>:
 8000b1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b20:	e006      	b.n	8000b30 <__cmpdf2+0x4>
 8000b22:	bf00      	nop

08000b24 <__ledf2>:
 8000b24:	f04f 0c01 	mov.w	ip, #1
 8000b28:	e002      	b.n	8000b30 <__cmpdf2+0x4>
 8000b2a:	bf00      	nop

08000b2c <__cmpdf2>:
 8000b2c:	f04f 0c01 	mov.w	ip, #1
 8000b30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	bf18      	it	ne
 8000b42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b46:	d01b      	beq.n	8000b80 <__cmpdf2+0x54>
 8000b48:	b001      	add	sp, #4
 8000b4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b4e:	bf0c      	ite	eq
 8000b50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b54:	ea91 0f03 	teqne	r1, r3
 8000b58:	bf02      	ittt	eq
 8000b5a:	ea90 0f02 	teqeq	r0, r2
 8000b5e:	2000      	moveq	r0, #0
 8000b60:	4770      	bxeq	lr
 8000b62:	f110 0f00 	cmn.w	r0, #0
 8000b66:	ea91 0f03 	teq	r1, r3
 8000b6a:	bf58      	it	pl
 8000b6c:	4299      	cmppl	r1, r3
 8000b6e:	bf08      	it	eq
 8000b70:	4290      	cmpeq	r0, r2
 8000b72:	bf2c      	ite	cs
 8000b74:	17d8      	asrcs	r0, r3, #31
 8000b76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b7a:	f040 0001 	orr.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b88:	d102      	bne.n	8000b90 <__cmpdf2+0x64>
 8000b8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8e:	d107      	bne.n	8000ba0 <__cmpdf2+0x74>
 8000b90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b98:	d1d6      	bne.n	8000b48 <__cmpdf2+0x1c>
 8000b9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9e:	d0d3      	beq.n	8000b48 <__cmpdf2+0x1c>
 8000ba0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_cdrcmple>:
 8000ba8:	4684      	mov	ip, r0
 8000baa:	4610      	mov	r0, r2
 8000bac:	4662      	mov	r2, ip
 8000bae:	468c      	mov	ip, r1
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4663      	mov	r3, ip
 8000bb4:	e000      	b.n	8000bb8 <__aeabi_cdcmpeq>
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_cdcmpeq>:
 8000bb8:	b501      	push	{r0, lr}
 8000bba:	f7ff ffb7 	bl	8000b2c <__cmpdf2>
 8000bbe:	2800      	cmp	r0, #0
 8000bc0:	bf48      	it	mi
 8000bc2:	f110 0f00 	cmnmi.w	r0, #0
 8000bc6:	bd01      	pop	{r0, pc}

08000bc8 <__aeabi_dcmpeq>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff fff4 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bd0:	bf0c      	ite	eq
 8000bd2:	2001      	moveq	r0, #1
 8000bd4:	2000      	movne	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_dcmplt>:
 8000bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be0:	f7ff ffea 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000be4:	bf34      	ite	cc
 8000be6:	2001      	movcc	r0, #1
 8000be8:	2000      	movcs	r0, #0
 8000bea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bee:	bf00      	nop

08000bf0 <__aeabi_dcmple>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff ffe0 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bf8:	bf94      	ite	ls
 8000bfa:	2001      	movls	r0, #1
 8000bfc:	2000      	movhi	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_dcmpge>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffce 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c0c:	bf94      	ite	ls
 8000c0e:	2001      	movls	r0, #1
 8000c10:	2000      	movhi	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_dcmpgt>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffc4 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c20:	bf34      	ite	cc
 8000c22:	2001      	movcc	r0, #1
 8000c24:	2000      	movcs	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_dcmpun>:
 8000c2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c34:	d102      	bne.n	8000c3c <__aeabi_dcmpun+0x10>
 8000c36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c3a:	d10a      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c44:	d102      	bne.n	8000c4c <__aeabi_dcmpun+0x20>
 8000c46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c4c:	f04f 0000 	mov.w	r0, #0
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0001 	mov.w	r0, #1
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2iz>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c60:	d215      	bcs.n	8000c8e <__aeabi_d2iz+0x36>
 8000c62:	d511      	bpl.n	8000c88 <__aeabi_d2iz+0x30>
 8000c64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c6c:	d912      	bls.n	8000c94 <__aeabi_d2iz+0x3c>
 8000c6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	4770      	bx	lr
 8000c88:	f04f 0000 	mov.w	r0, #0
 8000c8c:	4770      	bx	lr
 8000c8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c92:	d105      	bne.n	8000ca0 <__aeabi_d2iz+0x48>
 8000c94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	bf08      	it	eq
 8000c9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c9e:	4770      	bx	lr
 8000ca0:	f04f 0000 	mov.w	r0, #0
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_ldivmod>:
 8000ca8:	b97b      	cbnz	r3, 8000cca <__aeabi_ldivmod+0x22>
 8000caa:	b972      	cbnz	r2, 8000cca <__aeabi_ldivmod+0x22>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bfbe      	ittt	lt
 8000cb0:	2000      	movlt	r0, #0
 8000cb2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cb6:	e006      	blt.n	8000cc6 <__aeabi_ldivmod+0x1e>
 8000cb8:	bf08      	it	eq
 8000cba:	2800      	cmpeq	r0, #0
 8000cbc:	bf1c      	itt	ne
 8000cbe:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cc6:	f000 b9b5 	b.w	8001034 <__aeabi_idiv0>
 8000cca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	db09      	blt.n	8000cea <__aeabi_ldivmod+0x42>
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	db1a      	blt.n	8000d10 <__aeabi_ldivmod+0x68>
 8000cda:	f000 f84d 	bl	8000d78 <__udivmoddi4>
 8000cde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce6:	b004      	add	sp, #16
 8000ce8:	4770      	bx	lr
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	db1b      	blt.n	8000d2c <__aeabi_ldivmod+0x84>
 8000cf4:	f000 f840 	bl	8000d78 <__udivmoddi4>
 8000cf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d00:	b004      	add	sp, #16
 8000d02:	4240      	negs	r0, r0
 8000d04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d08:	4252      	negs	r2, r2
 8000d0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0e:	4770      	bx	lr
 8000d10:	4252      	negs	r2, r2
 8000d12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d16:	f000 f82f 	bl	8000d78 <__udivmoddi4>
 8000d1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d22:	b004      	add	sp, #16
 8000d24:	4240      	negs	r0, r0
 8000d26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d2a:	4770      	bx	lr
 8000d2c:	4252      	negs	r2, r2
 8000d2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d32:	f000 f821 	bl	8000d78 <__udivmoddi4>
 8000d36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d3e:	b004      	add	sp, #16
 8000d40:	4252      	negs	r2, r2
 8000d42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d46:	4770      	bx	lr

08000d48 <__aeabi_uldivmod>:
 8000d48:	b953      	cbnz	r3, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4a:	b94a      	cbnz	r2, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bf08      	it	eq
 8000d50:	2800      	cmpeq	r0, #0
 8000d52:	bf1c      	itt	ne
 8000d54:	f04f 31ff 	movne.w	r1, #4294967295
 8000d58:	f04f 30ff 	movne.w	r0, #4294967295
 8000d5c:	f000 b96a 	b.w	8001034 <__aeabi_idiv0>
 8000d60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d68:	f000 f806 	bl	8000d78 <__udivmoddi4>
 8000d6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d74:	b004      	add	sp, #16
 8000d76:	4770      	bx	lr

08000d78 <__udivmoddi4>:
 8000d78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d7c:	9d08      	ldr	r5, [sp, #32]
 8000d7e:	460c      	mov	r4, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14e      	bne.n	8000e22 <__udivmoddi4+0xaa>
 8000d84:	4694      	mov	ip, r2
 8000d86:	458c      	cmp	ip, r1
 8000d88:	4686      	mov	lr, r0
 8000d8a:	fab2 f282 	clz	r2, r2
 8000d8e:	d962      	bls.n	8000e56 <__udivmoddi4+0xde>
 8000d90:	b14a      	cbz	r2, 8000da6 <__udivmoddi4+0x2e>
 8000d92:	f1c2 0320 	rsb	r3, r2, #32
 8000d96:	4091      	lsls	r1, r2
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000da0:	4319      	orrs	r1, r3
 8000da2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000daa:	fa1f f68c 	uxth.w	r6, ip
 8000dae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000db2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db6:	fb07 1114 	mls	r1, r7, r4, r1
 8000dba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dbe:	fb04 f106 	mul.w	r1, r4, r6
 8000dc2:	4299      	cmp	r1, r3
 8000dc4:	d90a      	bls.n	8000ddc <__udivmoddi4+0x64>
 8000dc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dce:	f080 8112 	bcs.w	8000ff6 <__udivmoddi4+0x27e>
 8000dd2:	4299      	cmp	r1, r3
 8000dd4:	f240 810f 	bls.w	8000ff6 <__udivmoddi4+0x27e>
 8000dd8:	3c02      	subs	r4, #2
 8000dda:	4463      	add	r3, ip
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	fa1f f38e 	uxth.w	r3, lr
 8000de2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de6:	fb07 1110 	mls	r1, r7, r0, r1
 8000dea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dee:	fb00 f606 	mul.w	r6, r0, r6
 8000df2:	429e      	cmp	r6, r3
 8000df4:	d90a      	bls.n	8000e0c <__udivmoddi4+0x94>
 8000df6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfe:	f080 80fc 	bcs.w	8000ffa <__udivmoddi4+0x282>
 8000e02:	429e      	cmp	r6, r3
 8000e04:	f240 80f9 	bls.w	8000ffa <__udivmoddi4+0x282>
 8000e08:	4463      	add	r3, ip
 8000e0a:	3802      	subs	r0, #2
 8000e0c:	1b9b      	subs	r3, r3, r6
 8000e0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e12:	2100      	movs	r1, #0
 8000e14:	b11d      	cbz	r5, 8000e1e <__udivmoddi4+0xa6>
 8000e16:	40d3      	lsrs	r3, r2
 8000e18:	2200      	movs	r2, #0
 8000e1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	428b      	cmp	r3, r1
 8000e24:	d905      	bls.n	8000e32 <__udivmoddi4+0xba>
 8000e26:	b10d      	cbz	r5, 8000e2c <__udivmoddi4+0xb4>
 8000e28:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	4608      	mov	r0, r1
 8000e30:	e7f5      	b.n	8000e1e <__udivmoddi4+0xa6>
 8000e32:	fab3 f183 	clz	r1, r3
 8000e36:	2900      	cmp	r1, #0
 8000e38:	d146      	bne.n	8000ec8 <__udivmoddi4+0x150>
 8000e3a:	42a3      	cmp	r3, r4
 8000e3c:	d302      	bcc.n	8000e44 <__udivmoddi4+0xcc>
 8000e3e:	4290      	cmp	r0, r2
 8000e40:	f0c0 80f0 	bcc.w	8001024 <__udivmoddi4+0x2ac>
 8000e44:	1a86      	subs	r6, r0, r2
 8000e46:	eb64 0303 	sbc.w	r3, r4, r3
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	2d00      	cmp	r5, #0
 8000e4e:	d0e6      	beq.n	8000e1e <__udivmoddi4+0xa6>
 8000e50:	e9c5 6300 	strd	r6, r3, [r5]
 8000e54:	e7e3      	b.n	8000e1e <__udivmoddi4+0xa6>
 8000e56:	2a00      	cmp	r2, #0
 8000e58:	f040 8090 	bne.w	8000f7c <__udivmoddi4+0x204>
 8000e5c:	eba1 040c 	sub.w	r4, r1, ip
 8000e60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e64:	fa1f f78c 	uxth.w	r7, ip
 8000e68:	2101      	movs	r1, #1
 8000e6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e72:	fb08 4416 	mls	r4, r8, r6, r4
 8000e76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e7a:	fb07 f006 	mul.w	r0, r7, r6
 8000e7e:	4298      	cmp	r0, r3
 8000e80:	d908      	bls.n	8000e94 <__udivmoddi4+0x11c>
 8000e82:	eb1c 0303 	adds.w	r3, ip, r3
 8000e86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e8a:	d202      	bcs.n	8000e92 <__udivmoddi4+0x11a>
 8000e8c:	4298      	cmp	r0, r3
 8000e8e:	f200 80cd 	bhi.w	800102c <__udivmoddi4+0x2b4>
 8000e92:	4626      	mov	r6, r4
 8000e94:	1a1c      	subs	r4, r3, r0
 8000e96:	fa1f f38e 	uxth.w	r3, lr
 8000e9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000ea2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea6:	fb00 f707 	mul.w	r7, r0, r7
 8000eaa:	429f      	cmp	r7, r3
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0x148>
 8000eae:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0x146>
 8000eb8:	429f      	cmp	r7, r3
 8000eba:	f200 80b0 	bhi.w	800101e <__udivmoddi4+0x2a6>
 8000ebe:	4620      	mov	r0, r4
 8000ec0:	1bdb      	subs	r3, r3, r7
 8000ec2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec6:	e7a5      	b.n	8000e14 <__udivmoddi4+0x9c>
 8000ec8:	f1c1 0620 	rsb	r6, r1, #32
 8000ecc:	408b      	lsls	r3, r1
 8000ece:	fa22 f706 	lsr.w	r7, r2, r6
 8000ed2:	431f      	orrs	r7, r3
 8000ed4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed8:	fa04 f301 	lsl.w	r3, r4, r1
 8000edc:	ea43 030c 	orr.w	r3, r3, ip
 8000ee0:	40f4      	lsrs	r4, r6
 8000ee2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee6:	0c38      	lsrs	r0, r7, #16
 8000ee8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000eec:	fbb4 fef0 	udiv	lr, r4, r0
 8000ef0:	fa1f fc87 	uxth.w	ip, r7
 8000ef4:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000efc:	fb0e f90c 	mul.w	r9, lr, ip
 8000f00:	45a1      	cmp	r9, r4
 8000f02:	fa02 f201 	lsl.w	r2, r2, r1
 8000f06:	d90a      	bls.n	8000f1e <__udivmoddi4+0x1a6>
 8000f08:	193c      	adds	r4, r7, r4
 8000f0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0e:	f080 8084 	bcs.w	800101a <__udivmoddi4+0x2a2>
 8000f12:	45a1      	cmp	r9, r4
 8000f14:	f240 8081 	bls.w	800101a <__udivmoddi4+0x2a2>
 8000f18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f1c:	443c      	add	r4, r7
 8000f1e:	eba4 0409 	sub.w	r4, r4, r9
 8000f22:	fa1f f983 	uxth.w	r9, r3
 8000f26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f36:	45a4      	cmp	ip, r4
 8000f38:	d907      	bls.n	8000f4a <__udivmoddi4+0x1d2>
 8000f3a:	193c      	adds	r4, r7, r4
 8000f3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f40:	d267      	bcs.n	8001012 <__udivmoddi4+0x29a>
 8000f42:	45a4      	cmp	ip, r4
 8000f44:	d965      	bls.n	8001012 <__udivmoddi4+0x29a>
 8000f46:	3b02      	subs	r3, #2
 8000f48:	443c      	add	r4, r7
 8000f4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000f52:	eba4 040c 	sub.w	r4, r4, ip
 8000f56:	429c      	cmp	r4, r3
 8000f58:	46ce      	mov	lr, r9
 8000f5a:	469c      	mov	ip, r3
 8000f5c:	d351      	bcc.n	8001002 <__udivmoddi4+0x28a>
 8000f5e:	d04e      	beq.n	8000ffe <__udivmoddi4+0x286>
 8000f60:	b155      	cbz	r5, 8000f78 <__udivmoddi4+0x200>
 8000f62:	ebb8 030e 	subs.w	r3, r8, lr
 8000f66:	eb64 040c 	sbc.w	r4, r4, ip
 8000f6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6e:	40cb      	lsrs	r3, r1
 8000f70:	431e      	orrs	r6, r3
 8000f72:	40cc      	lsrs	r4, r1
 8000f74:	e9c5 6400 	strd	r6, r4, [r5]
 8000f78:	2100      	movs	r1, #0
 8000f7a:	e750      	b.n	8000e1e <__udivmoddi4+0xa6>
 8000f7c:	f1c2 0320 	rsb	r3, r2, #32
 8000f80:	fa20 f103 	lsr.w	r1, r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa24 f303 	lsr.w	r3, r4, r3
 8000f8c:	4094      	lsls	r4, r2
 8000f8e:	430c      	orrs	r4, r1
 8000f90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f98:	fa1f f78c 	uxth.w	r7, ip
 8000f9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fa0:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa4:	0c23      	lsrs	r3, r4, #16
 8000fa6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000faa:	fb00 f107 	mul.w	r1, r0, r7
 8000fae:	4299      	cmp	r1, r3
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x24c>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fba:	d22c      	bcs.n	8001016 <__udivmoddi4+0x29e>
 8000fbc:	4299      	cmp	r1, r3
 8000fbe:	d92a      	bls.n	8001016 <__udivmoddi4+0x29e>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1a5b      	subs	r3, r3, r1
 8000fc6:	b2a4      	uxth	r4, r4
 8000fc8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fcc:	fb08 3311 	mls	r3, r8, r1, r3
 8000fd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd4:	fb01 f307 	mul.w	r3, r1, r7
 8000fd8:	42a3      	cmp	r3, r4
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x276>
 8000fdc:	eb1c 0404 	adds.w	r4, ip, r4
 8000fe0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe4:	d213      	bcs.n	800100e <__udivmoddi4+0x296>
 8000fe6:	42a3      	cmp	r3, r4
 8000fe8:	d911      	bls.n	800100e <__udivmoddi4+0x296>
 8000fea:	3902      	subs	r1, #2
 8000fec:	4464      	add	r4, ip
 8000fee:	1ae4      	subs	r4, r4, r3
 8000ff0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff4:	e739      	b.n	8000e6a <__udivmoddi4+0xf2>
 8000ff6:	4604      	mov	r4, r0
 8000ff8:	e6f0      	b.n	8000ddc <__udivmoddi4+0x64>
 8000ffa:	4608      	mov	r0, r1
 8000ffc:	e706      	b.n	8000e0c <__udivmoddi4+0x94>
 8000ffe:	45c8      	cmp	r8, r9
 8001000:	d2ae      	bcs.n	8000f60 <__udivmoddi4+0x1e8>
 8001002:	ebb9 0e02 	subs.w	lr, r9, r2
 8001006:	eb63 0c07 	sbc.w	ip, r3, r7
 800100a:	3801      	subs	r0, #1
 800100c:	e7a8      	b.n	8000f60 <__udivmoddi4+0x1e8>
 800100e:	4631      	mov	r1, r6
 8001010:	e7ed      	b.n	8000fee <__udivmoddi4+0x276>
 8001012:	4603      	mov	r3, r0
 8001014:	e799      	b.n	8000f4a <__udivmoddi4+0x1d2>
 8001016:	4630      	mov	r0, r6
 8001018:	e7d4      	b.n	8000fc4 <__udivmoddi4+0x24c>
 800101a:	46d6      	mov	lr, sl
 800101c:	e77f      	b.n	8000f1e <__udivmoddi4+0x1a6>
 800101e:	4463      	add	r3, ip
 8001020:	3802      	subs	r0, #2
 8001022:	e74d      	b.n	8000ec0 <__udivmoddi4+0x148>
 8001024:	4606      	mov	r6, r0
 8001026:	4623      	mov	r3, r4
 8001028:	4608      	mov	r0, r1
 800102a:	e70f      	b.n	8000e4c <__udivmoddi4+0xd4>
 800102c:	3e02      	subs	r6, #2
 800102e:	4463      	add	r3, ip
 8001030:	e730      	b.n	8000e94 <__udivmoddi4+0x11c>
 8001032:	bf00      	nop

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <toggle_pins>:

#ifndef INC_TOGGLE_PINS_H_
#define INC_TOGGLE_PINS_H_

//przełączanie pomiędzy pinami
void toggle_pins(void) {
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
    static uint8_t state = 0;

    switch (state) {
 800103c:	4b3d      	ldr	r3, [pc, #244]	@ (8001134 <toggle_pins+0xfc>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b03      	cmp	r3, #3
 8001042:	d863      	bhi.n	800110c <toggle_pins+0xd4>
 8001044:	a201      	add	r2, pc, #4	@ (adr r2, 800104c <toggle_pins+0x14>)
 8001046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800104a:	bf00      	nop
 800104c:	0800105d 	.word	0x0800105d
 8001050:	08001089 	.word	0x08001089
 8001054:	080010b5 	.word	0x080010b5
 8001058:	080010e1 	.word	0x080010e1
        case 0:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  // PB0 HIGH
 800105c:	2201      	movs	r2, #1
 800105e:	2101      	movs	r1, #1
 8001060:	4835      	ldr	r0, [pc, #212]	@ (8001138 <toggle_pins+0x100>)
 8001062:	f002 fcb1 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);  // PB1 HIGH
 8001066:	2201      	movs	r2, #1
 8001068:	2102      	movs	r1, #2
 800106a:	4833      	ldr	r0, [pc, #204]	@ (8001138 <toggle_pins+0x100>)
 800106c:	f002 fcac 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);  // PB2 LOW
 8001070:	2200      	movs	r2, #0
 8001072:	2104      	movs	r1, #4
 8001074:	4830      	ldr	r0, [pc, #192]	@ (8001138 <toggle_pins+0x100>)
 8001076:	f002 fca7 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // PB10 LOW
 800107a:	2200      	movs	r2, #0
 800107c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001080:	482d      	ldr	r0, [pc, #180]	@ (8001138 <toggle_pins+0x100>)
 8001082:	f002 fca1 	bl	80039c8 <HAL_GPIO_WritePin>

            break;
 8001086:	e041      	b.n	800110c <toggle_pins+0xd4>
        case 1:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);  // PB0 LOW
 8001088:	2200      	movs	r2, #0
 800108a:	2101      	movs	r1, #1
 800108c:	482a      	ldr	r0, [pc, #168]	@ (8001138 <toggle_pins+0x100>)
 800108e:	f002 fc9b 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);    // PB1 HIGH
 8001092:	2201      	movs	r2, #1
 8001094:	2102      	movs	r1, #2
 8001096:	4828      	ldr	r0, [pc, #160]	@ (8001138 <toggle_pins+0x100>)
 8001098:	f002 fc96 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);  // PB2 HIGH
 800109c:	2201      	movs	r2, #1
 800109e:	2104      	movs	r1, #4
 80010a0:	4825      	ldr	r0, [pc, #148]	@ (8001138 <toggle_pins+0x100>)
 80010a2:	f002 fc91 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // PB10 LOW
 80010a6:	2200      	movs	r2, #0
 80010a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010ac:	4822      	ldr	r0, [pc, #136]	@ (8001138 <toggle_pins+0x100>)
 80010ae:	f002 fc8b 	bl	80039c8 <HAL_GPIO_WritePin>
            break;
 80010b2:	e02b      	b.n	800110c <toggle_pins+0xd4>
        case 2:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);  // PB0 LOW
 80010b4:	2200      	movs	r2, #0
 80010b6:	2101      	movs	r1, #1
 80010b8:	481f      	ldr	r0, [pc, #124]	@ (8001138 <toggle_pins+0x100>)
 80010ba:	f002 fc85 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);  // PB1 LOW
 80010be:	2200      	movs	r2, #0
 80010c0:	2102      	movs	r1, #2
 80010c2:	481d      	ldr	r0, [pc, #116]	@ (8001138 <toggle_pins+0x100>)
 80010c4:	f002 fc80 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);    // PB2 HIGH
 80010c8:	2201      	movs	r2, #1
 80010ca:	2104      	movs	r1, #4
 80010cc:	481a      	ldr	r0, [pc, #104]	@ (8001138 <toggle_pins+0x100>)
 80010ce:	f002 fc7b 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET); // PB10 HIGH
 80010d2:	2201      	movs	r2, #1
 80010d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010d8:	4817      	ldr	r0, [pc, #92]	@ (8001138 <toggle_pins+0x100>)
 80010da:	f002 fc75 	bl	80039c8 <HAL_GPIO_WritePin>
            break;
 80010de:	e015      	b.n	800110c <toggle_pins+0xd4>
        case 3:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  // PB0 HIGH
 80010e0:	2201      	movs	r2, #1
 80010e2:	2101      	movs	r1, #1
 80010e4:	4814      	ldr	r0, [pc, #80]	@ (8001138 <toggle_pins+0x100>)
 80010e6:	f002 fc6f 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);  // PB1 LOW
 80010ea:	2200      	movs	r2, #0
 80010ec:	2102      	movs	r1, #2
 80010ee:	4812      	ldr	r0, [pc, #72]	@ (8001138 <toggle_pins+0x100>)
 80010f0:	f002 fc6a 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);  // PB2 LOW
 80010f4:	2200      	movs	r2, #0
 80010f6:	2104      	movs	r1, #4
 80010f8:	480f      	ldr	r0, [pc, #60]	@ (8001138 <toggle_pins+0x100>)
 80010fa:	f002 fc65 	bl	80039c8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   // PB10 HIGH
 80010fe:	2201      	movs	r2, #1
 8001100:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001104:	480c      	ldr	r0, [pc, #48]	@ (8001138 <toggle_pins+0x100>)
 8001106:	f002 fc5f 	bl	80039c8 <HAL_GPIO_WritePin>
            break;
 800110a:	bf00      	nop
    }

    state = (state + 1) % 4;
 800110c:	4b09      	ldr	r3, [pc, #36]	@ (8001134 <toggle_pins+0xfc>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	3301      	adds	r3, #1
 8001112:	425a      	negs	r2, r3
 8001114:	f003 0303 	and.w	r3, r3, #3
 8001118:	f002 0203 	and.w	r2, r2, #3
 800111c:	bf58      	it	pl
 800111e:	4253      	negpl	r3, r2
 8001120:	b2da      	uxtb	r2, r3
 8001122:	4b04      	ldr	r3, [pc, #16]	@ (8001134 <toggle_pins+0xfc>)
 8001124:	701a      	strb	r2, [r3, #0]

    HAL_Delay(1000);
 8001126:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800112a:	f001 f823 	bl	8002174 <HAL_Delay>
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	2000203c 	.word	0x2000203c
 8001138:	40020400 	.word	0x40020400

0800113c <_write>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
int _write(int file, char *ptr, int len)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
    if (HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY) != HAL_OK)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	b29a      	uxth	r2, r3
 800114c:	f04f 33ff 	mov.w	r3, #4294967295
 8001150:	68b9      	ldr	r1, [r7, #8]
 8001152:	4807      	ldr	r0, [pc, #28]	@ (8001170 <_write+0x34>)
 8001154:	f003 fe74 	bl	8004e40 <HAL_UART_Transmit>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d002      	beq.n	8001164 <_write+0x28>
    {
        // Optionally handle error, but do *not* call printf here!
        return -1;  // Indicate error
 800115e:	f04f 33ff 	mov.w	r3, #4294967295
 8001162:	e000      	b.n	8001166 <_write+0x2a>
    }
    return len;
 8001164:	687b      	ldr	r3, [r7, #4]
}
 8001166:	4618      	mov	r0, r3
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20001ff4 	.word	0x20001ff4

08001174 <perform_fft>:
    HAL_ADC_Stop(hadc);

    return results;
}

void perform_fft(void) {
 8001174:	b5b0      	push	{r4, r5, r7, lr}
 8001176:	b08e      	sub	sp, #56	@ 0x38
 8001178:	af02      	add	r7, sp, #8
    // Initialize RFFT instance
    arm_rfft_fast_instance_f32 S;
    if (arm_rfft_fast_init_f32(&S, FFT_SIZE) != ARM_MATH_SUCCESS) {
 800117a:	1d3b      	adds	r3, r7, #4
 800117c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001180:	4618      	mov	r0, r3
 8001182:	f004 fa57 	bl	8005634 <arm_rfft_fast_init_f32>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d003      	beq.n	8001194 <perform_fft+0x20>
        printf("FFT Initialization Error!\n\r");
 800118c:	4849      	ldr	r0, [pc, #292]	@ (80012b4 <perform_fft+0x140>)
 800118e:	f006 f827 	bl	80071e0 <iprintf>
 8001192:	e08c      	b.n	80012ae <perform_fft+0x13a>
        return;
    }

    for (int i = 3;i<FFT_SIZE -3;i++){
 8001194:	2303      	movs	r3, #3
 8001196:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001198:	e036      	b.n	8001208 <perform_fft+0x94>
    	tab_ADC[i]=(tab_ADC[i-2]+tab_ADC[i-1]+tab_ADC[i]+tab_ADC[i+1]+tab_ADC[i+2])/5;
 800119a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800119c:	3b02      	subs	r3, #2
 800119e:	4a46      	ldr	r2, [pc, #280]	@ (80012b8 <perform_fft+0x144>)
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	ed93 7a00 	vldr	s14, [r3]
 80011a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011aa:	3b01      	subs	r3, #1
 80011ac:	4a42      	ldr	r2, [pc, #264]	@ (80012b8 <perform_fft+0x144>)
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	4413      	add	r3, r2
 80011b2:	edd3 7a00 	vldr	s15, [r3]
 80011b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011ba:	4a3f      	ldr	r2, [pc, #252]	@ (80012b8 <perform_fft+0x144>)
 80011bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	4413      	add	r3, r2
 80011c2:	edd3 7a00 	vldr	s15, [r3]
 80011c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011cc:	3301      	adds	r3, #1
 80011ce:	4a3a      	ldr	r2, [pc, #232]	@ (80012b8 <perform_fft+0x144>)
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	4413      	add	r3, r2
 80011d4:	edd3 7a00 	vldr	s15, [r3]
 80011d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011de:	3302      	adds	r3, #2
 80011e0:	4a35      	ldr	r2, [pc, #212]	@ (80012b8 <perform_fft+0x144>)
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	4413      	add	r3, r2
 80011e6:	edd3 7a00 	vldr	s15, [r3]
 80011ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011ee:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80011f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011f6:	4a30      	ldr	r2, [pc, #192]	@ (80012b8 <perform_fft+0x144>)
 80011f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	4413      	add	r3, r2
 80011fe:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 3;i<FFT_SIZE -3;i++){
 8001202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001204:	3301      	adds	r3, #1
 8001206:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800120a:	f5b3 7ffe 	cmp.w	r3, #508	@ 0x1fc
 800120e:	ddc4      	ble.n	800119a <perform_fft+0x26>
    }

    arm_rfft_fast_f32(&S, tab_ADC, fft_output, 0);
 8001210:	1d38      	adds	r0, r7, #4
 8001212:	2300      	movs	r3, #0
 8001214:	4a29      	ldr	r2, [pc, #164]	@ (80012bc <perform_fft+0x148>)
 8001216:	4928      	ldr	r1, [pc, #160]	@ (80012b8 <perform_fft+0x144>)
 8001218:	f004 fa90 	bl	800573c <arm_rfft_fast_f32>


    arm_cmplx_mag_f32(fft_output, fft_amplitude, FFT_SIZE / 2);
 800121c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001220:	4927      	ldr	r1, [pc, #156]	@ (80012c0 <perform_fft+0x14c>)
 8001222:	4826      	ldr	r0, [pc, #152]	@ (80012bc <perform_fft+0x148>)
 8001224:	f004 fef8 	bl	8006018 <arm_cmplx_mag_f32>

    // Find the dominant frequency
    float max_amplitude = 0.0f;
 8001228:	f04f 0300 	mov.w	r3, #0
 800122c:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t max_index = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 2; i < FFT_SIZE / 2; i++) {
 8001232:	2302      	movs	r3, #2
 8001234:	623b      	str	r3, [r7, #32]
 8001236:	e017      	b.n	8001268 <perform_fft+0xf4>
        if (fft_amplitude[i] > max_amplitude) {
 8001238:	4a21      	ldr	r2, [pc, #132]	@ (80012c0 <perform_fft+0x14c>)
 800123a:	6a3b      	ldr	r3, [r7, #32]
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	4413      	add	r3, r2
 8001240:	edd3 7a00 	vldr	s15, [r3]
 8001244:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001248:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800124c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001250:	d507      	bpl.n	8001262 <perform_fft+0xee>
            max_amplitude = fft_amplitude[i];
 8001252:	4a1b      	ldr	r2, [pc, #108]	@ (80012c0 <perform_fft+0x14c>)
 8001254:	6a3b      	ldr	r3, [r7, #32]
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	4413      	add	r3, r2
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	62bb      	str	r3, [r7, #40]	@ 0x28
            max_index = i;
 800125e:	6a3b      	ldr	r3, [r7, #32]
 8001260:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 2; i < FFT_SIZE / 2; i++) {
 8001262:	6a3b      	ldr	r3, [r7, #32]
 8001264:	3301      	adds	r3, #1
 8001266:	623b      	str	r3, [r7, #32]
 8001268:	6a3b      	ldr	r3, [r7, #32]
 800126a:	2bff      	cmp	r3, #255	@ 0xff
 800126c:	dde4      	ble.n	8001238 <perform_fft+0xc4>
        }
    }

    // Compute the dominant frequency
    float dominant_frequency = (float)max_index * SAMPLE_RATE / FFT_SIZE;
 800126e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001270:	ee07 3a90 	vmov	s15, r3
 8001274:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001278:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80012c4 <perform_fft+0x150>
 800127c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001280:	eddf 6a11 	vldr	s13, [pc, #68]	@ 80012c8 <perform_fft+0x154>
 8001284:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001288:	edc7 7a07 	vstr	s15, [r7, #28]

    // Print results
    printf("Dominant Frequency: %.2f Hz, Amplitude: %.3f\n\r", dominant_frequency, max_amplitude);
 800128c:	69f8      	ldr	r0, [r7, #28]
 800128e:	f7ff f9db 	bl	8000648 <__aeabi_f2d>
 8001292:	4604      	mov	r4, r0
 8001294:	460d      	mov	r5, r1
 8001296:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001298:	f7ff f9d6 	bl	8000648 <__aeabi_f2d>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	e9cd 2300 	strd	r2, r3, [sp]
 80012a4:	4622      	mov	r2, r4
 80012a6:	462b      	mov	r3, r5
 80012a8:	4808      	ldr	r0, [pc, #32]	@ (80012cc <perform_fft+0x158>)
 80012aa:	f005 ff99 	bl	80071e0 <iprintf>
}
 80012ae:	3730      	adds	r7, #48	@ 0x30
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bdb0      	pop	{r4, r5, r7, pc}
 80012b4:	08009130 	.word	0x08009130
 80012b8:	20000a00 	.word	0x20000a00
 80012bc:	20001200 	.word	0x20001200
 80012c0:	20001a00 	.word	0x20001a00
 80012c4:	47fa0000 	.word	0x47fa0000
 80012c8:	44000000 	.word	0x44000000
 80012cc:	0800914c 	.word	0x0800914c

080012d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d0:	b5b0      	push	{r4, r5, r7, lr}
 80012d2:	b08e      	sub	sp, #56	@ 0x38
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80012d6:	f000 fedb 	bl	8002090 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012da:	f000 f883 	bl	80013e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012de:	f000 fafd 	bl	80018dc <MX_GPIO_Init>
  MX_DMA_Init();
 80012e2:	f000 fad3 	bl	800188c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80012e6:	f000 faa7 	bl	8001838 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80012ea:	f000 f8e9 	bl	80014c0 <MX_ADC1_Init>
  MX_DAC_Init();
 80012ee:	f000 fa0b 	bl	8001708 <MX_DAC_Init>
  MX_TIM2_Init();
 80012f2:	f000 fa33 	bl	800175c <MX_TIM2_Init>
  MX_ADC2_Init();
 80012f6:	f000 f963 	bl	80015c0 <MX_ADC2_Init>
  MX_ADC3_Init();
 80012fa:	f000 f9b3 	bl	8001664 <MX_ADC3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int32_t test_array[10] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
 80012fe:	4b30      	ldr	r3, [pc, #192]	@ (80013c0 <main+0xf0>)
 8001300:	f107 0408 	add.w	r4, r7, #8
 8001304:	461d      	mov	r5, r3
 8001306:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001308:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800130a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800130c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800130e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001312:	e884 0003 	stmia.w	r4, {r0, r1}
  int32_t result = 0.0;
 8001316:	2300      	movs	r3, #0
 8001318:	607b      	str	r3, [r7, #4]
  arm_mean_q31(test_array, 10, &result);
 800131a:	1d3a      	adds	r2, r7, #4
 800131c:	f107 0308 	add.w	r3, r7, #8
 8001320:	210a      	movs	r1, #10
 8001322:	4618      	mov	r0, r3
 8001324:	f004 f948 	bl	80055b8 <arm_mean_q31>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
*/

  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);  // Włączenie DAC
 8001328:	2100      	movs	r1, #0
 800132a:	4826      	ldr	r0, [pc, #152]	@ (80013c4 <main+0xf4>)
 800132c:	f001 fd6d 	bl	8002e0a <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1241);  // Ustawienie 1V
 8001330:	f240 43d9 	movw	r3, #1241	@ 0x4d9
 8001334:	2200      	movs	r2, #0
 8001336:	2100      	movs	r1, #0
 8001338:	4822      	ldr	r0, [pc, #136]	@ (80013c4 <main+0xf4>)
 800133a:	f001 fdbd 	bl	8002eb8 <HAL_DAC_SetValue>
  HAL_ADC_Start(&hadc1);
 800133e:	4822      	ldr	r0, [pc, #136]	@ (80013c8 <main+0xf8>)
 8001340:	f000 ff80 	bl	8002244 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc2, tab, 512);
 8001344:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001348:	4920      	ldr	r1, [pc, #128]	@ (80013cc <main+0xfc>)
 800134a:	4821      	ldr	r0, [pc, #132]	@ (80013d0 <main+0x100>)
 800134c:	f001 f84c 	bl	80023e8 <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  toggle_pins();
 8001350:	f7ff fe72 	bl	8001038 <toggle_pins>
	  HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 4);
 8001354:	2204      	movs	r2, #4
 8001356:	491f      	ldr	r1, [pc, #124]	@ (80013d4 <main+0x104>)
 8001358:	481b      	ldr	r0, [pc, #108]	@ (80013c8 <main+0xf8>)
 800135a:	f001 f845 	bl	80023e8 <HAL_ADC_Start_DMA>
	  	  	                           (AD_RES_BUFFER[1] * 3.3f) / 4095.0f,
	  	  	                           (AD_RES_BUFFER[2] * 3.3f) / 4095.0f,
	  	  	                           (AD_RES_BUFFER[3] * 3.3f) / 4095.0f);
	  	  	       printf("A");*/

	  	for (int i = 0;i<512;i++){
 800135e:	2300      	movs	r3, #0
 8001360:	637b      	str	r3, [r7, #52]	@ 0x34
 8001362:	e018      	b.n	8001396 <main+0xc6>
	  		tab_ADC[i]=((tab[i] * 3.3f) / 4095.0f);
 8001364:	4a19      	ldr	r2, [pc, #100]	@ (80013cc <main+0xfc>)
 8001366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136c:	ee07 3a90 	vmov	s15, r3
 8001370:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001374:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80013d8 <main+0x108>
 8001378:	ee27 7a87 	vmul.f32	s14, s15, s14
 800137c:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80013dc <main+0x10c>
 8001380:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001384:	4a16      	ldr	r2, [pc, #88]	@ (80013e0 <main+0x110>)
 8001386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	4413      	add	r3, r2
 800138c:	edc3 7a00 	vstr	s15, [r3]
	  	for (int i = 0;i<512;i++){
 8001390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001392:	3301      	adds	r3, #1
 8001394:	637b      	str	r3, [r7, #52]	@ 0x34
 8001396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001398:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800139c:	dbe2      	blt.n	8001364 <main+0x94>
	  		//printf("%.2f  %.2f\n\r",tab_ADC[i], (tab[1] * 3.3f) / 4095.0f);
	  	}
	  	for (int i = 0;i<512	;i++){
 800139e:	2300      	movs	r3, #0
 80013a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80013a2:	e002      	b.n	80013aa <main+0xda>
 80013a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013a6:	3301      	adds	r3, #1
 80013a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80013aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80013b0:	dbf8      	blt.n	80013a4 <main+0xd4>
	  		//tab_ADC[i]=((tab[1] * 3.3f) / 4095.0f);
	  		//printf("%.2f  \n\r",tab_ADC[i]);
	  	}
	  	//printf("\n\n\n\n\n");
	  	perform_fft();
 80013b2:	f7ff fedf 	bl	8001174 <perform_fft>

	  	  	   HAL_Delay(1000);
 80013b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013ba:	f000 fedb 	bl	8002174 <HAL_Delay>
	  toggle_pins();
 80013be:	e7c7      	b.n	8001350 <main+0x80>
 80013c0:	0800917c 	.word	0x0800917c
 80013c4:	20001f98 	.word	0x20001f98
 80013c8:	20001e00 	.word	0x20001e00
 80013cc:	20000200 	.word	0x20000200
 80013d0:	20001e48 	.word	0x20001e48
 80013d4:	200001f0 	.word	0x200001f0
 80013d8:	40533333 	.word	0x40533333
 80013dc:	457ff000 	.word	0x457ff000
 80013e0:	20000a00 	.word	0x20000a00

080013e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b094      	sub	sp, #80	@ 0x50
 80013e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ea:	f107 031c 	add.w	r3, r7, #28
 80013ee:	2234      	movs	r2, #52	@ 0x34
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f005 ff49 	bl	800728a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f8:	f107 0308 	add.w	r3, r7, #8
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001408:	2300      	movs	r3, #0
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	4b2a      	ldr	r3, [pc, #168]	@ (80014b8 <SystemClock_Config+0xd4>)
 800140e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001410:	4a29      	ldr	r2, [pc, #164]	@ (80014b8 <SystemClock_Config+0xd4>)
 8001412:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001416:	6413      	str	r3, [r2, #64]	@ 0x40
 8001418:	4b27      	ldr	r3, [pc, #156]	@ (80014b8 <SystemClock_Config+0xd4>)
 800141a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001424:	2300      	movs	r3, #0
 8001426:	603b      	str	r3, [r7, #0]
 8001428:	4b24      	ldr	r3, [pc, #144]	@ (80014bc <SystemClock_Config+0xd8>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001430:	4a22      	ldr	r2, [pc, #136]	@ (80014bc <SystemClock_Config+0xd8>)
 8001432:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001436:	6013      	str	r3, [r2, #0]
 8001438:	4b20      	ldr	r3, [pc, #128]	@ (80014bc <SystemClock_Config+0xd8>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001440:	603b      	str	r3, [r7, #0]
 8001442:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001444:	2302      	movs	r3, #2
 8001446:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001448:	2301      	movs	r3, #1
 800144a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800144c:	2310      	movs	r3, #16
 800144e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001450:	2302      	movs	r3, #2
 8001452:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001454:	2300      	movs	r3, #0
 8001456:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001458:	2310      	movs	r3, #16
 800145a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800145c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001460:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001462:	2304      	movs	r3, #4
 8001464:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001466:	2302      	movs	r3, #2
 8001468:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800146a:	2302      	movs	r3, #2
 800146c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800146e:	f107 031c 	add.w	r3, r7, #28
 8001472:	4618      	mov	r0, r3
 8001474:	f002 fe0c 	bl	8004090 <HAL_RCC_OscConfig>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800147e:	f000 fa9b 	bl	80019b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001482:	230f      	movs	r3, #15
 8001484:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001486:	2302      	movs	r3, #2
 8001488:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800148a:	2300      	movs	r3, #0
 800148c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800148e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001492:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001494:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001498:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800149a:	f107 0308 	add.w	r3, r7, #8
 800149e:	2102      	movs	r1, #2
 80014a0:	4618      	mov	r0, r3
 80014a2:	f002 faab 	bl	80039fc <HAL_RCC_ClockConfig>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80014ac:	f000 fa84 	bl	80019b8 <Error_Handler>
  }
}
 80014b0:	bf00      	nop
 80014b2:	3750      	adds	r7, #80	@ 0x50
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40023800 	.word	0x40023800
 80014bc:	40007000 	.word	0x40007000

080014c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014c6:	463b      	mov	r3, r7
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014d2:	4b38      	ldr	r3, [pc, #224]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 80014d4:	4a38      	ldr	r2, [pc, #224]	@ (80015b8 <MX_ADC1_Init+0xf8>)
 80014d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80014d8:	4b36      	ldr	r3, [pc, #216]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 80014da:	2200      	movs	r2, #0
 80014dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014de:	4b35      	ldr	r3, [pc, #212]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80014e4:	4b33      	ldr	r3, [pc, #204]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014ea:	4b32      	ldr	r3, [pc, #200]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80014f0:	4b30      	ldr	r3, [pc, #192]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 80014f8:	4b2e      	ldr	r3, [pc, #184]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014fe:	4b2d      	ldr	r3, [pc, #180]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 8001500:	2200      	movs	r2, #0
 8001502:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001504:	4b2b      	ldr	r3, [pc, #172]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 8001506:	4a2d      	ldr	r2, [pc, #180]	@ (80015bc <MX_ADC1_Init+0xfc>)
 8001508:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800150a:	4b2a      	ldr	r3, [pc, #168]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 800150c:	2200      	movs	r2, #0
 800150e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001510:	4b28      	ldr	r3, [pc, #160]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 8001512:	2204      	movs	r2, #4
 8001514:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001516:	4b27      	ldr	r3, [pc, #156]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 8001518:	2200      	movs	r2, #0
 800151a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800151e:	4b25      	ldr	r3, [pc, #148]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 8001520:	2201      	movs	r2, #1
 8001522:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001524:	4823      	ldr	r0, [pc, #140]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 8001526:	f000 fe49 	bl	80021bc <HAL_ADC_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001530:	f000 fa42 	bl	80019b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001534:	230a      	movs	r3, #10
 8001536:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001538:	2301      	movs	r3, #1
 800153a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800153c:	2306      	movs	r3, #6
 800153e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001540:	463b      	mov	r3, r7
 8001542:	4619      	mov	r1, r3
 8001544:	481b      	ldr	r0, [pc, #108]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 8001546:	f001 f87d 	bl	8002644 <HAL_ADC_ConfigChannel>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001550:	f000 fa32 	bl	80019b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001554:	230b      	movs	r3, #11
 8001556:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001558:	2302      	movs	r3, #2
 800155a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800155c:	463b      	mov	r3, r7
 800155e:	4619      	mov	r1, r3
 8001560:	4814      	ldr	r0, [pc, #80]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 8001562:	f001 f86f 	bl	8002644 <HAL_ADC_ConfigChannel>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 800156c:	f000 fa24 	bl	80019b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001570:	230c      	movs	r3, #12
 8001572:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001574:	2303      	movs	r3, #3
 8001576:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001578:	2300      	movs	r3, #0
 800157a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800157c:	463b      	mov	r3, r7
 800157e:	4619      	mov	r1, r3
 8001580:	480c      	ldr	r0, [pc, #48]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 8001582:	f001 f85f 	bl	8002644 <HAL_ADC_ConfigChannel>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 800158c:	f000 fa14 	bl	80019b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001590:	230d      	movs	r3, #13
 8001592:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001594:	2304      	movs	r3, #4
 8001596:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001598:	463b      	mov	r3, r7
 800159a:	4619      	mov	r1, r3
 800159c:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <MX_ADC1_Init+0xf4>)
 800159e:	f001 f851 	bl	8002644 <HAL_ADC_ConfigChannel>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 80015a8:	f000 fa06 	bl	80019b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20001e00 	.word	0x20001e00
 80015b8:	40012000 	.word	0x40012000
 80015bc:	0f000001 	.word	0x0f000001

080015c0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015c6:	463b      	mov	r3, r7
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80015d2:	4b21      	ldr	r3, [pc, #132]	@ (8001658 <MX_ADC2_Init+0x98>)
 80015d4:	4a21      	ldr	r2, [pc, #132]	@ (800165c <MX_ADC2_Init+0x9c>)
 80015d6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80015d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001658 <MX_ADC2_Init+0x98>)
 80015da:	2200      	movs	r2, #0
 80015dc:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80015de:	4b1e      	ldr	r3, [pc, #120]	@ (8001658 <MX_ADC2_Init+0x98>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80015e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001658 <MX_ADC2_Init+0x98>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80015ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001658 <MX_ADC2_Init+0x98>)
 80015ec:	2201      	movs	r2, #1
 80015ee:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80015f0:	4b19      	ldr	r3, [pc, #100]	@ (8001658 <MX_ADC2_Init+0x98>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015f8:	4b17      	ldr	r3, [pc, #92]	@ (8001658 <MX_ADC2_Init+0x98>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015fe:	4b16      	ldr	r3, [pc, #88]	@ (8001658 <MX_ADC2_Init+0x98>)
 8001600:	4a17      	ldr	r2, [pc, #92]	@ (8001660 <MX_ADC2_Init+0xa0>)
 8001602:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001604:	4b14      	ldr	r3, [pc, #80]	@ (8001658 <MX_ADC2_Init+0x98>)
 8001606:	2200      	movs	r2, #0
 8001608:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800160a:	4b13      	ldr	r3, [pc, #76]	@ (8001658 <MX_ADC2_Init+0x98>)
 800160c:	2201      	movs	r2, #1
 800160e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001610:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <MX_ADC2_Init+0x98>)
 8001612:	2201      	movs	r2, #1
 8001614:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001618:	4b0f      	ldr	r3, [pc, #60]	@ (8001658 <MX_ADC2_Init+0x98>)
 800161a:	2201      	movs	r2, #1
 800161c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800161e:	480e      	ldr	r0, [pc, #56]	@ (8001658 <MX_ADC2_Init+0x98>)
 8001620:	f000 fdcc 	bl	80021bc <HAL_ADC_Init>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800162a:	f000 f9c5 	bl	80019b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800162e:	2300      	movs	r3, #0
 8001630:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001632:	2301      	movs	r3, #1
 8001634:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001636:	2302      	movs	r3, #2
 8001638:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800163a:	463b      	mov	r3, r7
 800163c:	4619      	mov	r1, r3
 800163e:	4806      	ldr	r0, [pc, #24]	@ (8001658 <MX_ADC2_Init+0x98>)
 8001640:	f001 f800 	bl	8002644 <HAL_ADC_ConfigChannel>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800164a:	f000 f9b5 	bl	80019b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20001e48 	.word	0x20001e48
 800165c:	40012100 	.word	0x40012100
 8001660:	0f000001 	.word	0x0f000001

08001664 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800166a:	463b      	mov	r3, r7
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001676:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <MX_ADC3_Init+0x98>)
 8001678:	4a21      	ldr	r2, [pc, #132]	@ (8001700 <MX_ADC3_Init+0x9c>)
 800167a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800167c:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <MX_ADC3_Init+0x98>)
 800167e:	2200      	movs	r2, #0
 8001680:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001682:	4b1e      	ldr	r3, [pc, #120]	@ (80016fc <MX_ADC3_Init+0x98>)
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8001688:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <MX_ADC3_Init+0x98>)
 800168a:	2200      	movs	r2, #0
 800168c:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800168e:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <MX_ADC3_Init+0x98>)
 8001690:	2200      	movs	r2, #0
 8001692:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001694:	4b19      	ldr	r3, [pc, #100]	@ (80016fc <MX_ADC3_Init+0x98>)
 8001696:	2200      	movs	r2, #0
 8001698:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800169c:	4b17      	ldr	r3, [pc, #92]	@ (80016fc <MX_ADC3_Init+0x98>)
 800169e:	2200      	movs	r2, #0
 80016a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016a2:	4b16      	ldr	r3, [pc, #88]	@ (80016fc <MX_ADC3_Init+0x98>)
 80016a4:	4a17      	ldr	r2, [pc, #92]	@ (8001704 <MX_ADC3_Init+0xa0>)
 80016a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016a8:	4b14      	ldr	r3, [pc, #80]	@ (80016fc <MX_ADC3_Init+0x98>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80016ae:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <MX_ADC3_Init+0x98>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80016b4:	4b11      	ldr	r3, [pc, #68]	@ (80016fc <MX_ADC3_Init+0x98>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016bc:	4b0f      	ldr	r3, [pc, #60]	@ (80016fc <MX_ADC3_Init+0x98>)
 80016be:	2201      	movs	r2, #1
 80016c0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80016c2:	480e      	ldr	r0, [pc, #56]	@ (80016fc <MX_ADC3_Init+0x98>)
 80016c4:	f000 fd7a 	bl	80021bc <HAL_ADC_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 80016ce:	f000 f973 	bl	80019b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80016d2:	2301      	movs	r3, #1
 80016d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016d6:	2301      	movs	r3, #1
 80016d8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016da:	2300      	movs	r3, #0
 80016dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80016de:	463b      	mov	r3, r7
 80016e0:	4619      	mov	r1, r3
 80016e2:	4806      	ldr	r0, [pc, #24]	@ (80016fc <MX_ADC3_Init+0x98>)
 80016e4:	f000 ffae 	bl	8002644 <HAL_ADC_ConfigChannel>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 80016ee:	f000 f963 	bl	80019b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80016f2:	bf00      	nop
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20001e90 	.word	0x20001e90
 8001700:	40012200 	.word	0x40012200
 8001704:	0f000001 	.word	0x0f000001

08001708 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800170e:	463b      	mov	r3, r7
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001716:	4b0f      	ldr	r3, [pc, #60]	@ (8001754 <MX_DAC_Init+0x4c>)
 8001718:	4a0f      	ldr	r2, [pc, #60]	@ (8001758 <MX_DAC_Init+0x50>)
 800171a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800171c:	480d      	ldr	r0, [pc, #52]	@ (8001754 <MX_DAC_Init+0x4c>)
 800171e:	f001 fb52 	bl	8002dc6 <HAL_DAC_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001728:	f000 f946 	bl	80019b8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800172c:	2300      	movs	r3, #0
 800172e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001730:	2300      	movs	r3, #0
 8001732:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001734:	463b      	mov	r3, r7
 8001736:	2200      	movs	r2, #0
 8001738:	4619      	mov	r1, r3
 800173a:	4806      	ldr	r0, [pc, #24]	@ (8001754 <MX_DAC_Init+0x4c>)
 800173c:	f001 fbe6 	bl	8002f0c <HAL_DAC_ConfigChannel>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001746:	f000 f937 	bl	80019b8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	20001f98 	.word	0x20001f98
 8001758:	40007400 	.word	0x40007400

0800175c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b08a      	sub	sp, #40	@ 0x28
 8001760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001762:	f107 0320 	add.w	r3, r7, #32
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
 8001778:	611a      	str	r2, [r3, #16]
 800177a:	615a      	str	r2, [r3, #20]
 800177c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800177e:	4b2d      	ldr	r3, [pc, #180]	@ (8001834 <MX_TIM2_Init+0xd8>)
 8001780:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001784:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001786:	4b2b      	ldr	r3, [pc, #172]	@ (8001834 <MX_TIM2_Init+0xd8>)
 8001788:	2200      	movs	r2, #0
 800178a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178c:	4b29      	ldr	r3, [pc, #164]	@ (8001834 <MX_TIM2_Init+0xd8>)
 800178e:	2200      	movs	r2, #0
 8001790:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001792:	4b28      	ldr	r3, [pc, #160]	@ (8001834 <MX_TIM2_Init+0xd8>)
 8001794:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001798:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179a:	4b26      	ldr	r3, [pc, #152]	@ (8001834 <MX_TIM2_Init+0xd8>)
 800179c:	2200      	movs	r2, #0
 800179e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017a0:	4b24      	ldr	r3, [pc, #144]	@ (8001834 <MX_TIM2_Init+0xd8>)
 80017a2:	2280      	movs	r2, #128	@ 0x80
 80017a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017a6:	4823      	ldr	r0, [pc, #140]	@ (8001834 <MX_TIM2_Init+0xd8>)
 80017a8:	f002 ff10 	bl	80045cc <HAL_TIM_PWM_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80017b2:	f000 f901 	bl	80019b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017b6:	2300      	movs	r3, #0
 80017b8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ba:	2300      	movs	r3, #0
 80017bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017be:	f107 0320 	add.w	r3, r7, #32
 80017c2:	4619      	mov	r1, r3
 80017c4:	481b      	ldr	r0, [pc, #108]	@ (8001834 <MX_TIM2_Init+0xd8>)
 80017c6:	f003 fa6f 	bl	8004ca8 <HAL_TIMEx_MasterConfigSynchronization>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80017d0:	f000 f8f2 	bl	80019b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017d4:	2360      	movs	r3, #96	@ 0x60
 80017d6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017d8:	2300      	movs	r3, #0
 80017da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017dc:	2300      	movs	r3, #0
 80017de:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017e4:	1d3b      	adds	r3, r7, #4
 80017e6:	2200      	movs	r2, #0
 80017e8:	4619      	mov	r1, r3
 80017ea:	4812      	ldr	r0, [pc, #72]	@ (8001834 <MX_TIM2_Init+0xd8>)
 80017ec:	f002 ff3e 	bl	800466c <HAL_TIM_PWM_ConfigChannel>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80017f6:	f000 f8df 	bl	80019b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017fa:	1d3b      	adds	r3, r7, #4
 80017fc:	2208      	movs	r2, #8
 80017fe:	4619      	mov	r1, r3
 8001800:	480c      	ldr	r0, [pc, #48]	@ (8001834 <MX_TIM2_Init+0xd8>)
 8001802:	f002 ff33 	bl	800466c <HAL_TIM_PWM_ConfigChannel>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800180c:	f000 f8d4 	bl	80019b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	220c      	movs	r2, #12
 8001814:	4619      	mov	r1, r3
 8001816:	4807      	ldr	r0, [pc, #28]	@ (8001834 <MX_TIM2_Init+0xd8>)
 8001818:	f002 ff28 	bl	800466c <HAL_TIM_PWM_ConfigChannel>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8001822:	f000 f8c9 	bl	80019b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001826:	4803      	ldr	r0, [pc, #12]	@ (8001834 <MX_TIM2_Init+0xd8>)
 8001828:	f000 fa66 	bl	8001cf8 <HAL_TIM_MspPostInit>

}
 800182c:	bf00      	nop
 800182e:	3728      	adds	r7, #40	@ 0x28
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20001fac 	.word	0x20001fac

08001838 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800183c:	4b11      	ldr	r3, [pc, #68]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 800183e:	4a12      	ldr	r2, [pc, #72]	@ (8001888 <MX_USART2_UART_Init+0x50>)
 8001840:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001842:	4b10      	ldr	r3, [pc, #64]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 8001844:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001848:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800184a:	4b0e      	ldr	r3, [pc, #56]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001850:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 8001852:	2200      	movs	r2, #0
 8001854:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001856:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 8001858:	2200      	movs	r2, #0
 800185a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800185c:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 800185e:	220c      	movs	r2, #12
 8001860:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001862:	4b08      	ldr	r3, [pc, #32]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001868:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 800186a:	2200      	movs	r2, #0
 800186c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800186e:	4805      	ldr	r0, [pc, #20]	@ (8001884 <MX_USART2_UART_Init+0x4c>)
 8001870:	f003 fa96 	bl	8004da0 <HAL_UART_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800187a:	f000 f89d 	bl	80019b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20001ff4 	.word	0x20001ff4
 8001888:	40004400 	.word	0x40004400

0800188c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	607b      	str	r3, [r7, #4]
 8001896:	4b10      	ldr	r3, [pc, #64]	@ (80018d8 <MX_DMA_Init+0x4c>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a0f      	ldr	r2, [pc, #60]	@ (80018d8 <MX_DMA_Init+0x4c>)
 800189c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b0d      	ldr	r3, [pc, #52]	@ (80018d8 <MX_DMA_Init+0x4c>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2100      	movs	r1, #0
 80018b2:	2038      	movs	r0, #56	@ 0x38
 80018b4:	f001 fa51 	bl	8002d5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018b8:	2038      	movs	r0, #56	@ 0x38
 80018ba:	f001 fa6a 	bl	8002d92 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2100      	movs	r1, #0
 80018c2:	203a      	movs	r0, #58	@ 0x3a
 80018c4:	f001 fa49 	bl	8002d5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80018c8:	203a      	movs	r0, #58	@ 0x3a
 80018ca:	f001 fa62 	bl	8002d92 <HAL_NVIC_EnableIRQ>

}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40023800 	.word	0x40023800

080018dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	@ 0x28
 80018e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	f107 0314 	add.w	r3, r7, #20
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
 80018f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	613b      	str	r3, [r7, #16]
 80018f6:	4b2d      	ldr	r3, [pc, #180]	@ (80019ac <MX_GPIO_Init+0xd0>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	4a2c      	ldr	r2, [pc, #176]	@ (80019ac <MX_GPIO_Init+0xd0>)
 80018fc:	f043 0304 	orr.w	r3, r3, #4
 8001900:	6313      	str	r3, [r2, #48]	@ 0x30
 8001902:	4b2a      	ldr	r3, [pc, #168]	@ (80019ac <MX_GPIO_Init+0xd0>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	f003 0304 	and.w	r3, r3, #4
 800190a:	613b      	str	r3, [r7, #16]
 800190c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
 8001912:	4b26      	ldr	r3, [pc, #152]	@ (80019ac <MX_GPIO_Init+0xd0>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	4a25      	ldr	r2, [pc, #148]	@ (80019ac <MX_GPIO_Init+0xd0>)
 8001918:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800191c:	6313      	str	r3, [r2, #48]	@ 0x30
 800191e:	4b23      	ldr	r3, [pc, #140]	@ (80019ac <MX_GPIO_Init+0xd0>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	60bb      	str	r3, [r7, #8]
 800192e:	4b1f      	ldr	r3, [pc, #124]	@ (80019ac <MX_GPIO_Init+0xd0>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	4a1e      	ldr	r2, [pc, #120]	@ (80019ac <MX_GPIO_Init+0xd0>)
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6313      	str	r3, [r2, #48]	@ 0x30
 800193a:	4b1c      	ldr	r3, [pc, #112]	@ (80019ac <MX_GPIO_Init+0xd0>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	4b18      	ldr	r3, [pc, #96]	@ (80019ac <MX_GPIO_Init+0xd0>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	4a17      	ldr	r2, [pc, #92]	@ (80019ac <MX_GPIO_Init+0xd0>)
 8001950:	f043 0302 	orr.w	r3, r3, #2
 8001954:	6313      	str	r3, [r2, #48]	@ 0x30
 8001956:	4b15      	ldr	r3, [pc, #84]	@ (80019ac <MX_GPIO_Init+0xd0>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001962:	2200      	movs	r2, #0
 8001964:	2120      	movs	r1, #32
 8001966:	4812      	ldr	r0, [pc, #72]	@ (80019b0 <MX_GPIO_Init+0xd4>)
 8001968:	f002 f82e 	bl	80039c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800196c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001972:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	2300      	movs	r3, #0
 800197a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	4619      	mov	r1, r3
 8001982:	480c      	ldr	r0, [pc, #48]	@ (80019b4 <MX_GPIO_Init+0xd8>)
 8001984:	f001 fe8c 	bl	80036a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001988:	2320      	movs	r3, #32
 800198a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800198c:	2301      	movs	r3, #1
 800198e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001994:	2300      	movs	r3, #0
 8001996:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	4619      	mov	r1, r3
 800199e:	4804      	ldr	r0, [pc, #16]	@ (80019b0 <MX_GPIO_Init+0xd4>)
 80019a0:	f001 fe7e 	bl	80036a0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019a4:	bf00      	nop
 80019a6:	3728      	adds	r7, #40	@ 0x28
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40023800 	.word	0x40023800
 80019b0:	40020000 	.word	0x40020000
 80019b4:	40020800 	.word	0x40020800

080019b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019bc:	b672      	cpsid	i
}
 80019be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <Error_Handler+0x8>

080019c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ca:	2300      	movs	r3, #0
 80019cc:	607b      	str	r3, [r7, #4]
 80019ce:	4b10      	ldr	r3, [pc, #64]	@ (8001a10 <HAL_MspInit+0x4c>)
 80019d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001a10 <HAL_MspInit+0x4c>)
 80019d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019da:	4b0d      	ldr	r3, [pc, #52]	@ (8001a10 <HAL_MspInit+0x4c>)
 80019dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019e2:	607b      	str	r3, [r7, #4]
 80019e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	603b      	str	r3, [r7, #0]
 80019ea:	4b09      	ldr	r3, [pc, #36]	@ (8001a10 <HAL_MspInit+0x4c>)
 80019ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ee:	4a08      	ldr	r2, [pc, #32]	@ (8001a10 <HAL_MspInit+0x4c>)
 80019f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019f6:	4b06      	ldr	r3, [pc, #24]	@ (8001a10 <HAL_MspInit+0x4c>)
 80019f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fe:	603b      	str	r3, [r7, #0]
 8001a00:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a02:	2007      	movs	r0, #7
 8001a04:	f001 f99e 	bl	8002d44 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a08:	bf00      	nop
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40023800 	.word	0x40023800

08001a14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08e      	sub	sp, #56	@ 0x38
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a75      	ldr	r2, [pc, #468]	@ (8001c08 <HAL_ADC_MspInit+0x1f4>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d158      	bne.n	8001ae8 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	623b      	str	r3, [r7, #32]
 8001a3a:	4b74      	ldr	r3, [pc, #464]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3e:	4a73      	ldr	r2, [pc, #460]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a44:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a46:	4b71      	ldr	r3, [pc, #452]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a4e:	623b      	str	r3, [r7, #32]
 8001a50:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	61fb      	str	r3, [r7, #28]
 8001a56:	4b6d      	ldr	r3, [pc, #436]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	4a6c      	ldr	r2, [pc, #432]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001a5c:	f043 0304 	orr.w	r3, r3, #4
 8001a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a62:	4b6a      	ldr	r3, [pc, #424]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	61fb      	str	r3, [r7, #28]
 8001a6c:	69fb      	ldr	r3, [r7, #28]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001a6e:	230f      	movs	r3, #15
 8001a70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a72:	2303      	movs	r3, #3
 8001a74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4863      	ldr	r0, [pc, #396]	@ (8001c10 <HAL_ADC_MspInit+0x1fc>)
 8001a82:	f001 fe0d 	bl	80036a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001a86:	4b63      	ldr	r3, [pc, #396]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001a88:	4a63      	ldr	r2, [pc, #396]	@ (8001c18 <HAL_ADC_MspInit+0x204>)
 8001a8a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a8c:	4b61      	ldr	r3, [pc, #388]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a92:	4b60      	ldr	r3, [pc, #384]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a98:	4b5e      	ldr	r3, [pc, #376]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a9e:	4b5d      	ldr	r3, [pc, #372]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001aa0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001aa4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001aa6:	4b5b      	ldr	r3, [pc, #364]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001aa8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001aac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001aae:	4b59      	ldr	r3, [pc, #356]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001ab0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ab4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001ab6:	4b57      	ldr	r3, [pc, #348]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001ab8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001abc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001abe:	4b55      	ldr	r3, [pc, #340]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ac4:	4b53      	ldr	r3, [pc, #332]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001aca:	4852      	ldr	r0, [pc, #328]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001acc:	f001 fa78 	bl	8002fc0 <HAL_DMA_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001ad6:	f7ff ff6f 	bl	80019b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4a4d      	ldr	r2, [pc, #308]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001ade:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ae0:	4a4c      	ldr	r2, [pc, #304]	@ (8001c14 <HAL_ADC_MspInit+0x200>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001ae6:	e08b      	b.n	8001c00 <HAL_ADC_MspInit+0x1ec>
  else if(hadc->Instance==ADC2)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a4b      	ldr	r2, [pc, #300]	@ (8001c1c <HAL_ADC_MspInit+0x208>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d159      	bne.n	8001ba6 <HAL_ADC_MspInit+0x192>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	61bb      	str	r3, [r7, #24]
 8001af6:	4b45      	ldr	r3, [pc, #276]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afa:	4a44      	ldr	r2, [pc, #272]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001afc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b02:	4b42      	ldr	r3, [pc, #264]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b0a:	61bb      	str	r3, [r7, #24]
 8001b0c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	4b3e      	ldr	r3, [pc, #248]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	4a3d      	ldr	r2, [pc, #244]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001b18:	f043 0301 	orr.w	r3, r3, #1
 8001b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b1e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	617b      	str	r3, [r7, #20]
 8001b28:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4838      	ldr	r0, [pc, #224]	@ (8001c20 <HAL_ADC_MspInit+0x20c>)
 8001b3e:	f001 fdaf 	bl	80036a0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8001b42:	4b38      	ldr	r3, [pc, #224]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b44:	4a38      	ldr	r2, [pc, #224]	@ (8001c28 <HAL_ADC_MspInit+0x214>)
 8001b46:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8001b48:	4b36      	ldr	r3, [pc, #216]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b4a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b4e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b50:	4b34      	ldr	r3, [pc, #208]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b56:	4b33      	ldr	r3, [pc, #204]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001b5c:	4b31      	ldr	r3, [pc, #196]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b62:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b64:	4b2f      	ldr	r3, [pc, #188]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b66:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b6a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b6c:	4b2d      	ldr	r3, [pc, #180]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b72:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001b74:	4b2b      	ldr	r3, [pc, #172]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b7a:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001b7c:	4b29      	ldr	r3, [pc, #164]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b82:	4b28      	ldr	r3, [pc, #160]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001b88:	4826      	ldr	r0, [pc, #152]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b8a:	f001 fa19 	bl	8002fc0 <HAL_DMA_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <HAL_ADC_MspInit+0x184>
      Error_Handler();
 8001b94:	f7ff ff10 	bl	80019b8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a22      	ldr	r2, [pc, #136]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001b9c:	639a      	str	r2, [r3, #56]	@ 0x38
 8001b9e:	4a21      	ldr	r2, [pc, #132]	@ (8001c24 <HAL_ADC_MspInit+0x210>)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001ba4:	e02c      	b.n	8001c00 <HAL_ADC_MspInit+0x1ec>
  else if(hadc->Instance==ADC3)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a20      	ldr	r2, [pc, #128]	@ (8001c2c <HAL_ADC_MspInit+0x218>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d127      	bne.n	8001c00 <HAL_ADC_MspInit+0x1ec>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	613b      	str	r3, [r7, #16]
 8001bb4:	4b15      	ldr	r3, [pc, #84]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001bb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb8:	4a14      	ldr	r2, [pc, #80]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001bba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bbe:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bc0:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001bd6:	f043 0301 	orr.w	r3, r3, #1
 8001bda:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8001c0c <HAL_ADC_MspInit+0x1f8>)
 8001bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001be8:	2302      	movs	r3, #2
 8001bea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bec:	2303      	movs	r3, #3
 8001bee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4809      	ldr	r0, [pc, #36]	@ (8001c20 <HAL_ADC_MspInit+0x20c>)
 8001bfc:	f001 fd50 	bl	80036a0 <HAL_GPIO_Init>
}
 8001c00:	bf00      	nop
 8001c02:	3738      	adds	r7, #56	@ 0x38
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40012000 	.word	0x40012000
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	40020800 	.word	0x40020800
 8001c14:	20001ed8 	.word	0x20001ed8
 8001c18:	40026410 	.word	0x40026410
 8001c1c:	40012100 	.word	0x40012100
 8001c20:	40020000 	.word	0x40020000
 8001c24:	20001f38 	.word	0x20001f38
 8001c28:	40026440 	.word	0x40026440
 8001c2c:	40012200 	.word	0x40012200

08001c30 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08a      	sub	sp, #40	@ 0x28
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a17      	ldr	r2, [pc, #92]	@ (8001cac <HAL_DAC_MspInit+0x7c>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d127      	bne.n	8001ca2 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	613b      	str	r3, [r7, #16]
 8001c56:	4b16      	ldr	r3, [pc, #88]	@ (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	4a15      	ldr	r2, [pc, #84]	@ (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c5c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001c60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c62:	4b13      	ldr	r3, [pc, #76]	@ (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c6a:	613b      	str	r3, [r7, #16]
 8001c6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c76:	4a0e      	ldr	r2, [pc, #56]	@ (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c78:	f043 0301 	orr.w	r3, r3, #1
 8001c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c8a:	2310      	movs	r3, #16
 8001c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c96:	f107 0314 	add.w	r3, r7, #20
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4805      	ldr	r0, [pc, #20]	@ (8001cb4 <HAL_DAC_MspInit+0x84>)
 8001c9e:	f001 fcff 	bl	80036a0 <HAL_GPIO_Init>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 8001ca2:	bf00      	nop
 8001ca4:	3728      	adds	r7, #40	@ 0x28
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40007400 	.word	0x40007400
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40020000 	.word	0x40020000

08001cb8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cc8:	d10d      	bne.n	8001ce6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	4b09      	ldr	r3, [pc, #36]	@ (8001cf4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd2:	4a08      	ldr	r2, [pc, #32]	@ (8001cf4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cda:	4b06      	ldr	r3, [pc, #24]	@ (8001cf4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001ce6:	bf00      	nop
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	40023800 	.word	0x40023800

08001cf8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	@ 0x28
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	60da      	str	r2, [r3, #12]
 8001d0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d18:	d13d      	bne.n	8001d96 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	4b20      	ldr	r3, [pc, #128]	@ (8001da0 <HAL_TIM_MspPostInit+0xa8>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d22:	4a1f      	ldr	r2, [pc, #124]	@ (8001da0 <HAL_TIM_MspPostInit+0xa8>)
 8001d24:	f043 0302 	orr.w	r3, r3, #2
 8001d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001da0 <HAL_TIM_MspPostInit+0xa8>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	4b19      	ldr	r3, [pc, #100]	@ (8001da0 <HAL_TIM_MspPostInit+0xa8>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	4a18      	ldr	r2, [pc, #96]	@ (8001da0 <HAL_TIM_MspPostInit+0xa8>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d46:	4b16      	ldr	r3, [pc, #88]	@ (8001da0 <HAL_TIM_MspPostInit+0xa8>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB2     ------> TIM2_CH4
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 8001d52:	f240 4304 	movw	r3, #1028	@ 0x404
 8001d56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d58:	2302      	movs	r3, #2
 8001d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d60:	2300      	movs	r3, #0
 8001d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d64:	2301      	movs	r3, #1
 8001d66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d68:	f107 0314 	add.w	r3, r7, #20
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	480d      	ldr	r0, [pc, #52]	@ (8001da4 <HAL_TIM_MspPostInit+0xac>)
 8001d70:	f001 fc96 	bl	80036a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d82:	2300      	movs	r3, #0
 8001d84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d86:	2301      	movs	r3, #1
 8001d88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8a:	f107 0314 	add.w	r3, r7, #20
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4805      	ldr	r0, [pc, #20]	@ (8001da8 <HAL_TIM_MspPostInit+0xb0>)
 8001d92:	f001 fc85 	bl	80036a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001d96:	bf00      	nop
 8001d98:	3728      	adds	r7, #40	@ 0x28
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40023800 	.word	0x40023800
 8001da4:	40020400 	.word	0x40020400
 8001da8:	40020000 	.word	0x40020000

08001dac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08a      	sub	sp, #40	@ 0x28
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db4:	f107 0314 	add.w	r3, r7, #20
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	605a      	str	r2, [r3, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
 8001dc0:	60da      	str	r2, [r3, #12]
 8001dc2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a19      	ldr	r2, [pc, #100]	@ (8001e30 <HAL_UART_MspInit+0x84>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d12b      	bne.n	8001e26 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	4b18      	ldr	r3, [pc, #96]	@ (8001e34 <HAL_UART_MspInit+0x88>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd6:	4a17      	ldr	r2, [pc, #92]	@ (8001e34 <HAL_UART_MspInit+0x88>)
 8001dd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ddc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dde:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <HAL_UART_MspInit+0x88>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de6:	613b      	str	r3, [r7, #16]
 8001de8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	60fb      	str	r3, [r7, #12]
 8001dee:	4b11      	ldr	r3, [pc, #68]	@ (8001e34 <HAL_UART_MspInit+0x88>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df2:	4a10      	ldr	r2, [pc, #64]	@ (8001e34 <HAL_UART_MspInit+0x88>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001e34 <HAL_UART_MspInit+0x88>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e06:	230c      	movs	r3, #12
 8001e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e12:	2303      	movs	r3, #3
 8001e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e16:	2307      	movs	r3, #7
 8001e18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1a:	f107 0314 	add.w	r3, r7, #20
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4805      	ldr	r0, [pc, #20]	@ (8001e38 <HAL_UART_MspInit+0x8c>)
 8001e22:	f001 fc3d 	bl	80036a0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001e26:	bf00      	nop
 8001e28:	3728      	adds	r7, #40	@ 0x28
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40004400 	.word	0x40004400
 8001e34:	40023800 	.word	0x40023800
 8001e38:	40020000 	.word	0x40020000

08001e3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e40:	bf00      	nop
 8001e42:	e7fd      	b.n	8001e40 <NMI_Handler+0x4>

08001e44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e48:	bf00      	nop
 8001e4a:	e7fd      	b.n	8001e48 <HardFault_Handler+0x4>

08001e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e50:	bf00      	nop
 8001e52:	e7fd      	b.n	8001e50 <MemManage_Handler+0x4>

08001e54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <BusFault_Handler+0x4>

08001e5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e60:	bf00      	nop
 8001e62:	e7fd      	b.n	8001e60 <UsageFault_Handler+0x4>

08001e64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e72:	b480      	push	{r7}
 8001e74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e84:	bf00      	nop
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr

08001e8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e92:	f000 f94f 	bl	8002134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
	...

08001e9c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ea0:	4802      	ldr	r0, [pc, #8]	@ (8001eac <DMA2_Stream0_IRQHandler+0x10>)
 8001ea2:	f001 f993 	bl	80031cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20001ed8 	.word	0x20001ed8

08001eb0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001eb4:	4802      	ldr	r0, [pc, #8]	@ (8001ec0 <DMA2_Stream2_IRQHandler+0x10>)
 8001eb6:	f001 f989 	bl	80031cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20001f38 	.word	0x20001f38

08001ec4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return 1;
 8001ec8:	2301      	movs	r3, #1
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <_kill>:

int _kill(int pid, int sig)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ede:	f005 fa27 	bl	8007330 <__errno>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2216      	movs	r2, #22
 8001ee6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ee8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <_exit>:

void _exit (int status)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001efc:	f04f 31ff 	mov.w	r1, #4294967295
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff ffe7 	bl	8001ed4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f06:	bf00      	nop
 8001f08:	e7fd      	b.n	8001f06 <_exit+0x12>

08001f0a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b086      	sub	sp, #24
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	60f8      	str	r0, [r7, #12]
 8001f12:	60b9      	str	r1, [r7, #8]
 8001f14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
 8001f1a:	e00a      	b.n	8001f32 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f1c:	f3af 8000 	nop.w
 8001f20:	4601      	mov	r1, r0
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	1c5a      	adds	r2, r3, #1
 8001f26:	60ba      	str	r2, [r7, #8]
 8001f28:	b2ca      	uxtb	r2, r1
 8001f2a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	dbf0      	blt.n	8001f1c <_read+0x12>
  }

  return len;
 8001f3a:	687b      	ldr	r3, [r7, #4]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f6c:	605a      	str	r2, [r3, #4]
  return 0;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <_isatty>:

int _isatty(int file)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f84:	2301      	movs	r3, #1
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b085      	sub	sp, #20
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	60f8      	str	r0, [r7, #12]
 8001f9a:	60b9      	str	r1, [r7, #8]
 8001f9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3714      	adds	r7, #20
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fb4:	4a14      	ldr	r2, [pc, #80]	@ (8002008 <_sbrk+0x5c>)
 8001fb6:	4b15      	ldr	r3, [pc, #84]	@ (800200c <_sbrk+0x60>)
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fc0:	4b13      	ldr	r3, [pc, #76]	@ (8002010 <_sbrk+0x64>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d102      	bne.n	8001fce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fc8:	4b11      	ldr	r3, [pc, #68]	@ (8002010 <_sbrk+0x64>)
 8001fca:	4a12      	ldr	r2, [pc, #72]	@ (8002014 <_sbrk+0x68>)
 8001fcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fce:	4b10      	ldr	r3, [pc, #64]	@ (8002010 <_sbrk+0x64>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d207      	bcs.n	8001fec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fdc:	f005 f9a8 	bl	8007330 <__errno>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	220c      	movs	r2, #12
 8001fe4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8001fea:	e009      	b.n	8002000 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fec:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <_sbrk+0x64>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ff2:	4b07      	ldr	r3, [pc, #28]	@ (8002010 <_sbrk+0x64>)
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	4a05      	ldr	r2, [pc, #20]	@ (8002010 <_sbrk+0x64>)
 8001ffc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
}
 8002000:	4618      	mov	r0, r3
 8002002:	3718      	adds	r7, #24
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	20020000 	.word	0x20020000
 800200c:	00000400 	.word	0x00000400
 8002010:	20002040 	.word	0x20002040
 8002014:	20002198 	.word	0x20002198

08002018 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800201c:	4b06      	ldr	r3, [pc, #24]	@ (8002038 <SystemInit+0x20>)
 800201e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002022:	4a05      	ldr	r2, [pc, #20]	@ (8002038 <SystemInit+0x20>)
 8002024:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002028:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	e000ed00 	.word	0xe000ed00

0800203c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800203c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002074 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002040:	f7ff ffea 	bl	8002018 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002044:	480c      	ldr	r0, [pc, #48]	@ (8002078 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002046:	490d      	ldr	r1, [pc, #52]	@ (800207c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002048:	4a0d      	ldr	r2, [pc, #52]	@ (8002080 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800204a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800204c:	e002      	b.n	8002054 <LoopCopyDataInit>

0800204e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800204e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002050:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002052:	3304      	adds	r3, #4

08002054 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002054:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002056:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002058:	d3f9      	bcc.n	800204e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800205a:	4a0a      	ldr	r2, [pc, #40]	@ (8002084 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800205c:	4c0a      	ldr	r4, [pc, #40]	@ (8002088 <LoopFillZerobss+0x22>)
  movs r3, #0
 800205e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002060:	e001      	b.n	8002066 <LoopFillZerobss>

08002062 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002062:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002064:	3204      	adds	r2, #4

08002066 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002066:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002068:	d3fb      	bcc.n	8002062 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800206a:	f005 f967 	bl	800733c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800206e:	f7ff f92f 	bl	80012d0 <main>
  bx  lr    
 8002072:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002074:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002078:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800207c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002080:	0801c9a0 	.word	0x0801c9a0
  ldr r2, =_sbss
 8002084:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002088:	20002194 	.word	0x20002194

0800208c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800208c:	e7fe      	b.n	800208c <ADC_IRQHandler>
	...

08002090 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002094:	4b0e      	ldr	r3, [pc, #56]	@ (80020d0 <HAL_Init+0x40>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a0d      	ldr	r2, [pc, #52]	@ (80020d0 <HAL_Init+0x40>)
 800209a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800209e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020a0:	4b0b      	ldr	r3, [pc, #44]	@ (80020d0 <HAL_Init+0x40>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a0a      	ldr	r2, [pc, #40]	@ (80020d0 <HAL_Init+0x40>)
 80020a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020ac:	4b08      	ldr	r3, [pc, #32]	@ (80020d0 <HAL_Init+0x40>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a07      	ldr	r2, [pc, #28]	@ (80020d0 <HAL_Init+0x40>)
 80020b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020b8:	2003      	movs	r0, #3
 80020ba:	f000 fe43 	bl	8002d44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020be:	2000      	movs	r0, #0
 80020c0:	f000 f808 	bl	80020d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020c4:	f7ff fc7e 	bl	80019c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40023c00 	.word	0x40023c00

080020d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020dc:	4b12      	ldr	r3, [pc, #72]	@ (8002128 <HAL_InitTick+0x54>)
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	4b12      	ldr	r3, [pc, #72]	@ (800212c <HAL_InitTick+0x58>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	4619      	mov	r1, r3
 80020e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 fe5b 	bl	8002dae <HAL_SYSTICK_Config>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e00e      	b.n	8002120 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b0f      	cmp	r3, #15
 8002106:	d80a      	bhi.n	800211e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002108:	2200      	movs	r2, #0
 800210a:	6879      	ldr	r1, [r7, #4]
 800210c:	f04f 30ff 	mov.w	r0, #4294967295
 8002110:	f000 fe23 	bl	8002d5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002114:	4a06      	ldr	r2, [pc, #24]	@ (8002130 <HAL_InitTick+0x5c>)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800211a:	2300      	movs	r3, #0
 800211c:	e000      	b.n	8002120 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
}
 8002120:	4618      	mov	r0, r3
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	20000000 	.word	0x20000000
 800212c:	20000008 	.word	0x20000008
 8002130:	20000004 	.word	0x20000004

08002134 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002138:	4b06      	ldr	r3, [pc, #24]	@ (8002154 <HAL_IncTick+0x20>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	461a      	mov	r2, r3
 800213e:	4b06      	ldr	r3, [pc, #24]	@ (8002158 <HAL_IncTick+0x24>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4413      	add	r3, r2
 8002144:	4a04      	ldr	r2, [pc, #16]	@ (8002158 <HAL_IncTick+0x24>)
 8002146:	6013      	str	r3, [r2, #0]
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	20000008 	.word	0x20000008
 8002158:	20002044 	.word	0x20002044

0800215c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  return uwTick;
 8002160:	4b03      	ldr	r3, [pc, #12]	@ (8002170 <HAL_GetTick+0x14>)
 8002162:	681b      	ldr	r3, [r3, #0]
}
 8002164:	4618      	mov	r0, r3
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	20002044 	.word	0x20002044

08002174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800217c:	f7ff ffee 	bl	800215c <HAL_GetTick>
 8002180:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800218c:	d005      	beq.n	800219a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800218e:	4b0a      	ldr	r3, [pc, #40]	@ (80021b8 <HAL_Delay+0x44>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	461a      	mov	r2, r3
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	4413      	add	r3, r2
 8002198:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800219a:	bf00      	nop
 800219c:	f7ff ffde 	bl	800215c <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d8f7      	bhi.n	800219c <HAL_Delay+0x28>
  {
  }
}
 80021ac:	bf00      	nop
 80021ae:	bf00      	nop
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000008 	.word	0x20000008

080021bc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021c4:	2300      	movs	r3, #0
 80021c6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d101      	bne.n	80021d2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e033      	b.n	800223a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d109      	bne.n	80021ee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7ff fc1a 	bl	8001a14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f2:	f003 0310 	and.w	r3, r3, #16
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d118      	bne.n	800222c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002202:	f023 0302 	bic.w	r3, r3, #2
 8002206:	f043 0202 	orr.w	r2, r3, #2
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f000 fb4a 	bl	80028a8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	f023 0303 	bic.w	r3, r3, #3
 8002222:	f043 0201 	orr.w	r2, r3, #1
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	641a      	str	r2, [r3, #64]	@ 0x40
 800222a:	e001      	b.n	8002230 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002238:	7bfb      	ldrb	r3, [r7, #15]
}
 800223a:	4618      	mov	r0, r3
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800224c:	2300      	movs	r3, #0
 800224e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002256:	2b01      	cmp	r3, #1
 8002258:	d101      	bne.n	800225e <HAL_ADC_Start+0x1a>
 800225a:	2302      	movs	r3, #2
 800225c:	e0b2      	b.n	80023c4 <HAL_ADC_Start+0x180>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2201      	movs	r2, #1
 8002262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	2b01      	cmp	r3, #1
 8002272:	d018      	beq.n	80022a6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f042 0201 	orr.w	r2, r2, #1
 8002282:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002284:	4b52      	ldr	r3, [pc, #328]	@ (80023d0 <HAL_ADC_Start+0x18c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a52      	ldr	r2, [pc, #328]	@ (80023d4 <HAL_ADC_Start+0x190>)
 800228a:	fba2 2303 	umull	r2, r3, r2, r3
 800228e:	0c9a      	lsrs	r2, r3, #18
 8002290:	4613      	mov	r3, r2
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	4413      	add	r3, r2
 8002296:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002298:	e002      	b.n	80022a0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	3b01      	subs	r3, #1
 800229e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1f9      	bne.n	800229a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f003 0301 	and.w	r3, r3, #1
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d17a      	bne.n	80023aa <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80022bc:	f023 0301 	bic.w	r3, r3, #1
 80022c0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d007      	beq.n	80022e6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022de:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022f2:	d106      	bne.n	8002302 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f8:	f023 0206 	bic.w	r2, r3, #6
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	645a      	str	r2, [r3, #68]	@ 0x44
 8002300:	e002      	b.n	8002308 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002310:	4b31      	ldr	r3, [pc, #196]	@ (80023d8 <HAL_ADC_Start+0x194>)
 8002312:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800231c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f003 031f 	and.w	r3, r3, #31
 8002326:	2b00      	cmp	r3, #0
 8002328:	d12a      	bne.n	8002380 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a2b      	ldr	r2, [pc, #172]	@ (80023dc <HAL_ADC_Start+0x198>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d015      	beq.n	8002360 <HAL_ADC_Start+0x11c>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a29      	ldr	r2, [pc, #164]	@ (80023e0 <HAL_ADC_Start+0x19c>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d105      	bne.n	800234a <HAL_ADC_Start+0x106>
 800233e:	4b26      	ldr	r3, [pc, #152]	@ (80023d8 <HAL_ADC_Start+0x194>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f003 031f 	and.w	r3, r3, #31
 8002346:	2b00      	cmp	r3, #0
 8002348:	d00a      	beq.n	8002360 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a25      	ldr	r2, [pc, #148]	@ (80023e4 <HAL_ADC_Start+0x1a0>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d136      	bne.n	80023c2 <HAL_ADC_Start+0x17e>
 8002354:	4b20      	ldr	r3, [pc, #128]	@ (80023d8 <HAL_ADC_Start+0x194>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f003 0310 	and.w	r3, r3, #16
 800235c:	2b00      	cmp	r3, #0
 800235e:	d130      	bne.n	80023c2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d129      	bne.n	80023c2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800237c:	609a      	str	r2, [r3, #8]
 800237e:	e020      	b.n	80023c2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a15      	ldr	r2, [pc, #84]	@ (80023dc <HAL_ADC_Start+0x198>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d11b      	bne.n	80023c2 <HAL_ADC_Start+0x17e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d114      	bne.n	80023c2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	689a      	ldr	r2, [r3, #8]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80023a6:	609a      	str	r2, [r3, #8]
 80023a8:	e00b      	b.n	80023c2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ae:	f043 0210 	orr.w	r2, r3, #16
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ba:	f043 0201 	orr.w	r2, r3, #1
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3714      	adds	r7, #20
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	20000000 	.word	0x20000000
 80023d4:	431bde83 	.word	0x431bde83
 80023d8:	40012300 	.word	0x40012300
 80023dc:	40012000 	.word	0x40012000
 80023e0:	40012100 	.word	0x40012100
 80023e4:	40012200 	.word	0x40012200

080023e8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80023f4:	2300      	movs	r3, #0
 80023f6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d101      	bne.n	8002406 <HAL_ADC_Start_DMA+0x1e>
 8002402:	2302      	movs	r3, #2
 8002404:	e0e9      	b.n	80025da <HAL_ADC_Start_DMA+0x1f2>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2201      	movs	r2, #1
 800240a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 0301 	and.w	r3, r3, #1
 8002418:	2b01      	cmp	r3, #1
 800241a:	d018      	beq.n	800244e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f042 0201 	orr.w	r2, r2, #1
 800242a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800242c:	4b6d      	ldr	r3, [pc, #436]	@ (80025e4 <HAL_ADC_Start_DMA+0x1fc>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a6d      	ldr	r2, [pc, #436]	@ (80025e8 <HAL_ADC_Start_DMA+0x200>)
 8002432:	fba2 2303 	umull	r2, r3, r2, r3
 8002436:	0c9a      	lsrs	r2, r3, #18
 8002438:	4613      	mov	r3, r2
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	4413      	add	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002440:	e002      	b.n	8002448 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	3b01      	subs	r3, #1
 8002446:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f9      	bne.n	8002442 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002458:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800245c:	d107      	bne.n	800246e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800246c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b01      	cmp	r3, #1
 800247a:	f040 80a1 	bne.w	80025c0 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002482:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002486:	f023 0301 	bic.w	r3, r3, #1
 800248a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800249c:	2b00      	cmp	r3, #0
 800249e:	d007      	beq.n	80024b0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024a8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024bc:	d106      	bne.n	80024cc <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c2:	f023 0206 	bic.w	r2, r3, #6
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	645a      	str	r2, [r3, #68]	@ 0x44
 80024ca:	e002      	b.n	80024d2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2200      	movs	r2, #0
 80024d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024da:	4b44      	ldr	r3, [pc, #272]	@ (80025ec <HAL_ADC_Start_DMA+0x204>)
 80024dc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024e2:	4a43      	ldr	r2, [pc, #268]	@ (80025f0 <HAL_ADC_Start_DMA+0x208>)
 80024e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024ea:	4a42      	ldr	r2, [pc, #264]	@ (80025f4 <HAL_ADC_Start_DMA+0x20c>)
 80024ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024f2:	4a41      	ldr	r2, [pc, #260]	@ (80025f8 <HAL_ADC_Start_DMA+0x210>)
 80024f4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80024fe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800250e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689a      	ldr	r2, [r3, #8]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800251e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	334c      	adds	r3, #76	@ 0x4c
 800252a:	4619      	mov	r1, r3
 800252c:	68ba      	ldr	r2, [r7, #8]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f000 fdf4 	bl	800311c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f003 031f 	and.w	r3, r3, #31
 800253c:	2b00      	cmp	r3, #0
 800253e:	d12a      	bne.n	8002596 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a2d      	ldr	r2, [pc, #180]	@ (80025fc <HAL_ADC_Start_DMA+0x214>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d015      	beq.n	8002576 <HAL_ADC_Start_DMA+0x18e>
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a2c      	ldr	r2, [pc, #176]	@ (8002600 <HAL_ADC_Start_DMA+0x218>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d105      	bne.n	8002560 <HAL_ADC_Start_DMA+0x178>
 8002554:	4b25      	ldr	r3, [pc, #148]	@ (80025ec <HAL_ADC_Start_DMA+0x204>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f003 031f 	and.w	r3, r3, #31
 800255c:	2b00      	cmp	r3, #0
 800255e:	d00a      	beq.n	8002576 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a27      	ldr	r2, [pc, #156]	@ (8002604 <HAL_ADC_Start_DMA+0x21c>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d136      	bne.n	80025d8 <HAL_ADC_Start_DMA+0x1f0>
 800256a:	4b20      	ldr	r3, [pc, #128]	@ (80025ec <HAL_ADC_Start_DMA+0x204>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f003 0310 	and.w	r3, r3, #16
 8002572:	2b00      	cmp	r3, #0
 8002574:	d130      	bne.n	80025d8 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d129      	bne.n	80025d8 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	689a      	ldr	r2, [r3, #8]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002592:	609a      	str	r2, [r3, #8]
 8002594:	e020      	b.n	80025d8 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a18      	ldr	r2, [pc, #96]	@ (80025fc <HAL_ADC_Start_DMA+0x214>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d11b      	bne.n	80025d8 <HAL_ADC_Start_DMA+0x1f0>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d114      	bne.n	80025d8 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	689a      	ldr	r2, [r3, #8]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80025bc:	609a      	str	r2, [r3, #8]
 80025be:	e00b      	b.n	80025d8 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c4:	f043 0210 	orr.w	r2, r3, #16
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d0:	f043 0201 	orr.w	r2, r3, #1
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3718      	adds	r7, #24
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	20000000 	.word	0x20000000
 80025e8:	431bde83 	.word	0x431bde83
 80025ec:	40012300 	.word	0x40012300
 80025f0:	08002aa1 	.word	0x08002aa1
 80025f4:	08002b5b 	.word	0x08002b5b
 80025f8:	08002b77 	.word	0x08002b77
 80025fc:	40012000 	.word	0x40012000
 8002600:	40012100 	.word	0x40012100
 8002604:	40012200 	.word	0x40012200

08002608 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800264e:	2300      	movs	r3, #0
 8002650:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002658:	2b01      	cmp	r3, #1
 800265a:	d101      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x1c>
 800265c:	2302      	movs	r3, #2
 800265e:	e113      	b.n	8002888 <HAL_ADC_ConfigChannel+0x244>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2b09      	cmp	r3, #9
 800266e:	d925      	bls.n	80026bc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	68d9      	ldr	r1, [r3, #12]
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	b29b      	uxth	r3, r3
 800267c:	461a      	mov	r2, r3
 800267e:	4613      	mov	r3, r2
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	4413      	add	r3, r2
 8002684:	3b1e      	subs	r3, #30
 8002686:	2207      	movs	r2, #7
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	43da      	mvns	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	400a      	ands	r2, r1
 8002694:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	68d9      	ldr	r1, [r3, #12]
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	4618      	mov	r0, r3
 80026a8:	4603      	mov	r3, r0
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	4403      	add	r3, r0
 80026ae:	3b1e      	subs	r3, #30
 80026b0:	409a      	lsls	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	430a      	orrs	r2, r1
 80026b8:	60da      	str	r2, [r3, #12]
 80026ba:	e022      	b.n	8002702 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	6919      	ldr	r1, [r3, #16]
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	461a      	mov	r2, r3
 80026ca:	4613      	mov	r3, r2
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	4413      	add	r3, r2
 80026d0:	2207      	movs	r2, #7
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	43da      	mvns	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	400a      	ands	r2, r1
 80026de:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	6919      	ldr	r1, [r3, #16]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	689a      	ldr	r2, [r3, #8]
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	4618      	mov	r0, r3
 80026f2:	4603      	mov	r3, r0
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	4403      	add	r3, r0
 80026f8:	409a      	lsls	r2, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	430a      	orrs	r2, r1
 8002700:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	2b06      	cmp	r3, #6
 8002708:	d824      	bhi.n	8002754 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	4613      	mov	r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	4413      	add	r3, r2
 800271a:	3b05      	subs	r3, #5
 800271c:	221f      	movs	r2, #31
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	43da      	mvns	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	400a      	ands	r2, r1
 800272a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	b29b      	uxth	r3, r3
 8002738:	4618      	mov	r0, r3
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	4613      	mov	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4413      	add	r3, r2
 8002744:	3b05      	subs	r3, #5
 8002746:	fa00 f203 	lsl.w	r2, r0, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	430a      	orrs	r2, r1
 8002750:	635a      	str	r2, [r3, #52]	@ 0x34
 8002752:	e04c      	b.n	80027ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	2b0c      	cmp	r3, #12
 800275a:	d824      	bhi.n	80027a6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685a      	ldr	r2, [r3, #4]
 8002766:	4613      	mov	r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	4413      	add	r3, r2
 800276c:	3b23      	subs	r3, #35	@ 0x23
 800276e:	221f      	movs	r2, #31
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	43da      	mvns	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	400a      	ands	r2, r1
 800277c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	b29b      	uxth	r3, r3
 800278a:	4618      	mov	r0, r3
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685a      	ldr	r2, [r3, #4]
 8002790:	4613      	mov	r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	4413      	add	r3, r2
 8002796:	3b23      	subs	r3, #35	@ 0x23
 8002798:	fa00 f203 	lsl.w	r2, r0, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	430a      	orrs	r2, r1
 80027a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80027a4:	e023      	b.n	80027ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	4613      	mov	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4413      	add	r3, r2
 80027b6:	3b41      	subs	r3, #65	@ 0x41
 80027b8:	221f      	movs	r2, #31
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43da      	mvns	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	400a      	ands	r2, r1
 80027c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	4618      	mov	r0, r3
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685a      	ldr	r2, [r3, #4]
 80027da:	4613      	mov	r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	4413      	add	r3, r2
 80027e0:	3b41      	subs	r3, #65	@ 0x41
 80027e2:	fa00 f203 	lsl.w	r2, r0, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027ee:	4b29      	ldr	r3, [pc, #164]	@ (8002894 <HAL_ADC_ConfigChannel+0x250>)
 80027f0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a28      	ldr	r2, [pc, #160]	@ (8002898 <HAL_ADC_ConfigChannel+0x254>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d10f      	bne.n	800281c <HAL_ADC_ConfigChannel+0x1d8>
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b12      	cmp	r3, #18
 8002802:	d10b      	bne.n	800281c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a1d      	ldr	r2, [pc, #116]	@ (8002898 <HAL_ADC_ConfigChannel+0x254>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d12b      	bne.n	800287e <HAL_ADC_ConfigChannel+0x23a>
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a1c      	ldr	r2, [pc, #112]	@ (800289c <HAL_ADC_ConfigChannel+0x258>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d003      	beq.n	8002838 <HAL_ADC_ConfigChannel+0x1f4>
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2b11      	cmp	r3, #17
 8002836:	d122      	bne.n	800287e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a11      	ldr	r2, [pc, #68]	@ (800289c <HAL_ADC_ConfigChannel+0x258>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d111      	bne.n	800287e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800285a:	4b11      	ldr	r3, [pc, #68]	@ (80028a0 <HAL_ADC_ConfigChannel+0x25c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a11      	ldr	r2, [pc, #68]	@ (80028a4 <HAL_ADC_ConfigChannel+0x260>)
 8002860:	fba2 2303 	umull	r2, r3, r2, r3
 8002864:	0c9a      	lsrs	r2, r3, #18
 8002866:	4613      	mov	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	005b      	lsls	r3, r3, #1
 800286e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002870:	e002      	b.n	8002878 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	3b01      	subs	r3, #1
 8002876:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1f9      	bne.n	8002872 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	40012300 	.word	0x40012300
 8002898:	40012000 	.word	0x40012000
 800289c:	10000012 	.word	0x10000012
 80028a0:	20000000 	.word	0x20000000
 80028a4:	431bde83 	.word	0x431bde83

080028a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028b0:	4b79      	ldr	r3, [pc, #484]	@ (8002a98 <ADC_Init+0x1f0>)
 80028b2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	431a      	orrs	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	6859      	ldr	r1, [r3, #4]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	021a      	lsls	r2, r3, #8
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002900:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	6859      	ldr	r1, [r3, #4]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689a      	ldr	r2, [r3, #8]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002922:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6899      	ldr	r1, [r3, #8]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68da      	ldr	r2, [r3, #12]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	430a      	orrs	r2, r1
 8002934:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293a:	4a58      	ldr	r2, [pc, #352]	@ (8002a9c <ADC_Init+0x1f4>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d022      	beq.n	8002986 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689a      	ldr	r2, [r3, #8]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800294e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	6899      	ldr	r1, [r3, #8]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	430a      	orrs	r2, r1
 8002960:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002970:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6899      	ldr	r1, [r3, #8]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	430a      	orrs	r2, r1
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	e00f      	b.n	80029a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002994:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80029a4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689a      	ldr	r2, [r3, #8]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 0202 	bic.w	r2, r2, #2
 80029b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	6899      	ldr	r1, [r3, #8]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	7e1b      	ldrb	r3, [r3, #24]
 80029c0:	005a      	lsls	r2, r3, #1
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d01b      	beq.n	8002a0c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029e2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80029f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6859      	ldr	r1, [r3, #4]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fe:	3b01      	subs	r3, #1
 8002a00:	035a      	lsls	r2, r3, #13
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	e007      	b.n	8002a1c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a1a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002a2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	3b01      	subs	r3, #1
 8002a38:	051a      	lsls	r2, r3, #20
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002a50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	6899      	ldr	r1, [r3, #8]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a5e:	025a      	lsls	r2, r3, #9
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	430a      	orrs	r2, r1
 8002a66:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	689a      	ldr	r2, [r3, #8]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	6899      	ldr	r1, [r3, #8]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	029a      	lsls	r2, r3, #10
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	609a      	str	r2, [r3, #8]
}
 8002a8c:	bf00      	nop
 8002a8e:	3714      	adds	r7, #20
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	40012300 	.word	0x40012300
 8002a9c:	0f000001 	.word	0x0f000001

08002aa0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aac:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d13c      	bne.n	8002b34 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d12b      	bne.n	8002b2c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d127      	bne.n	8002b2c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d006      	beq.n	8002af8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d119      	bne.n	8002b2c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	685a      	ldr	r2, [r3, #4]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f022 0220 	bic.w	r2, r2, #32
 8002b06:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d105      	bne.n	8002b2c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b24:	f043 0201 	orr.w	r2, r3, #1
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f7ff fd6b 	bl	8002608 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b32:	e00e      	b.n	8002b52 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b38:	f003 0310 	and.w	r3, r3, #16
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002b40:	68f8      	ldr	r0, [r7, #12]
 8002b42:	f7ff fd75 	bl	8002630 <HAL_ADC_ErrorCallback>
}
 8002b46:	e004      	b.n	8002b52 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	4798      	blx	r3
}
 8002b52:	bf00      	nop
 8002b54:	3710      	adds	r7, #16
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b084      	sub	sp, #16
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b66:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f7ff fd57 	bl	800261c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b6e:	bf00      	nop
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b084      	sub	sp, #16
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b82:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2240      	movs	r2, #64	@ 0x40
 8002b88:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b8e:	f043 0204 	orr.w	r2, r3, #4
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f7ff fd4a 	bl	8002630 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b9c:	bf00      	nop
 8002b9e:	3710      	adds	r7, #16
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f003 0307 	and.w	r3, r3, #7
 8002bb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002be8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002bd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bd6:	4a04      	ldr	r2, [pc, #16]	@ (8002be8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	60d3      	str	r3, [r2, #12]
}
 8002bdc:	bf00      	nop
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	e000ed00 	.word	0xe000ed00

08002bec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bf0:	4b04      	ldr	r3, [pc, #16]	@ (8002c04 <__NVIC_GetPriorityGrouping+0x18>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	0a1b      	lsrs	r3, r3, #8
 8002bf6:	f003 0307 	and.w	r3, r3, #7
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	db0b      	blt.n	8002c32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c1a:	79fb      	ldrb	r3, [r7, #7]
 8002c1c:	f003 021f 	and.w	r2, r3, #31
 8002c20:	4907      	ldr	r1, [pc, #28]	@ (8002c40 <__NVIC_EnableIRQ+0x38>)
 8002c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c26:	095b      	lsrs	r3, r3, #5
 8002c28:	2001      	movs	r0, #1
 8002c2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c32:	bf00      	nop
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	e000e100 	.word	0xe000e100

08002c44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	6039      	str	r1, [r7, #0]
 8002c4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	db0a      	blt.n	8002c6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	b2da      	uxtb	r2, r3
 8002c5c:	490c      	ldr	r1, [pc, #48]	@ (8002c90 <__NVIC_SetPriority+0x4c>)
 8002c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c62:	0112      	lsls	r2, r2, #4
 8002c64:	b2d2      	uxtb	r2, r2
 8002c66:	440b      	add	r3, r1
 8002c68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c6c:	e00a      	b.n	8002c84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	b2da      	uxtb	r2, r3
 8002c72:	4908      	ldr	r1, [pc, #32]	@ (8002c94 <__NVIC_SetPriority+0x50>)
 8002c74:	79fb      	ldrb	r3, [r7, #7]
 8002c76:	f003 030f 	and.w	r3, r3, #15
 8002c7a:	3b04      	subs	r3, #4
 8002c7c:	0112      	lsls	r2, r2, #4
 8002c7e:	b2d2      	uxtb	r2, r2
 8002c80:	440b      	add	r3, r1
 8002c82:	761a      	strb	r2, [r3, #24]
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr
 8002c90:	e000e100 	.word	0xe000e100
 8002c94:	e000ed00 	.word	0xe000ed00

08002c98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b089      	sub	sp, #36	@ 0x24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f003 0307 	and.w	r3, r3, #7
 8002caa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	f1c3 0307 	rsb	r3, r3, #7
 8002cb2:	2b04      	cmp	r3, #4
 8002cb4:	bf28      	it	cs
 8002cb6:	2304      	movcs	r3, #4
 8002cb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	3304      	adds	r3, #4
 8002cbe:	2b06      	cmp	r3, #6
 8002cc0:	d902      	bls.n	8002cc8 <NVIC_EncodePriority+0x30>
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	3b03      	subs	r3, #3
 8002cc6:	e000      	b.n	8002cca <NVIC_EncodePriority+0x32>
 8002cc8:	2300      	movs	r3, #0
 8002cca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	43da      	mvns	r2, r3
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	401a      	ands	r2, r3
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cea:	43d9      	mvns	r1, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cf0:	4313      	orrs	r3, r2
         );
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3724      	adds	r7, #36	@ 0x24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
	...

08002d00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d10:	d301      	bcc.n	8002d16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d12:	2301      	movs	r3, #1
 8002d14:	e00f      	b.n	8002d36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d16:	4a0a      	ldr	r2, [pc, #40]	@ (8002d40 <SysTick_Config+0x40>)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d1e:	210f      	movs	r1, #15
 8002d20:	f04f 30ff 	mov.w	r0, #4294967295
 8002d24:	f7ff ff8e 	bl	8002c44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d28:	4b05      	ldr	r3, [pc, #20]	@ (8002d40 <SysTick_Config+0x40>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d2e:	4b04      	ldr	r3, [pc, #16]	@ (8002d40 <SysTick_Config+0x40>)
 8002d30:	2207      	movs	r2, #7
 8002d32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	e000e010 	.word	0xe000e010

08002d44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f7ff ff29 	bl	8002ba4 <__NVIC_SetPriorityGrouping>
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b086      	sub	sp, #24
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	4603      	mov	r3, r0
 8002d62:	60b9      	str	r1, [r7, #8]
 8002d64:	607a      	str	r2, [r7, #4]
 8002d66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d6c:	f7ff ff3e 	bl	8002bec <__NVIC_GetPriorityGrouping>
 8002d70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	68b9      	ldr	r1, [r7, #8]
 8002d76:	6978      	ldr	r0, [r7, #20]
 8002d78:	f7ff ff8e 	bl	8002c98 <NVIC_EncodePriority>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d82:	4611      	mov	r1, r2
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7ff ff5d 	bl	8002c44 <__NVIC_SetPriority>
}
 8002d8a:	bf00      	nop
 8002d8c:	3718      	adds	r7, #24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b082      	sub	sp, #8
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	4603      	mov	r3, r0
 8002d9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff ff31 	bl	8002c08 <__NVIC_EnableIRQ>
}
 8002da6:	bf00      	nop
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b082      	sub	sp, #8
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f7ff ffa2 	bl	8002d00 <SysTick_Config>
 8002dbc:	4603      	mov	r3, r0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3708      	adds	r7, #8
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}

08002dc6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b082      	sub	sp, #8
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d101      	bne.n	8002dd8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e014      	b.n	8002e02 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	791b      	ldrb	r3, [r3, #4]
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d105      	bne.n	8002dee <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f7fe ff21 	bl	8001c30 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2202      	movs	r2, #2
 8002df2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
 8002e12:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e046      	b.n	8002eac <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	795b      	ldrb	r3, [r3, #5]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d101      	bne.n	8002e2a <HAL_DAC_Start+0x20>
 8002e26:	2302      	movs	r3, #2
 8002e28:	e040      	b.n	8002eac <HAL_DAC_Start+0xa2>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2202      	movs	r2, #2
 8002e34:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	6819      	ldr	r1, [r3, #0]
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	f003 0310 	and.w	r3, r3, #16
 8002e42:	2201      	movs	r2, #1
 8002e44:	409a      	lsls	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d10f      	bne.n	8002e74 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002e5e:	2b3c      	cmp	r3, #60	@ 0x3c
 8002e60:	d11d      	bne.n	8002e9e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	685a      	ldr	r2, [r3, #4]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f042 0201 	orr.w	r2, r2, #1
 8002e70:	605a      	str	r2, [r3, #4]
 8002e72:	e014      	b.n	8002e9e <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	f003 0310 	and.w	r3, r3, #16
 8002e84:	213c      	movs	r1, #60	@ 0x3c
 8002e86:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d107      	bne.n	8002e9e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f042 0202 	orr.w	r2, r2, #2
 8002e9c:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b087      	sub	sp, #28
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
 8002ec4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d101      	bne.n	8002ed4 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e015      	b.n	8002f00 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d105      	bne.n	8002eec <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002ee0:	697a      	ldr	r2, [r7, #20]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	3308      	adds	r3, #8
 8002ee8:	617b      	str	r3, [r7, #20]
 8002eea:	e004      	b.n	8002ef6 <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002eec:	697a      	ldr	r2, [r7, #20]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	3314      	adds	r3, #20
 8002ef4:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	461a      	mov	r2, r3
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	371c      	adds	r7, #28
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b089      	sub	sp, #36	@ 0x24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d002      	beq.n	8002f28 <HAL_DAC_ConfigChannel+0x1c>
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d101      	bne.n	8002f2c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e042      	b.n	8002fb2 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	795b      	ldrb	r3, [r3, #5]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d101      	bne.n	8002f38 <HAL_DAC_ConfigChannel+0x2c>
 8002f34:	2302      	movs	r3, #2
 8002f36:	e03c      	b.n	8002fb2 <HAL_DAC_ConfigChannel+0xa6>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2202      	movs	r2, #2
 8002f42:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f003 0310 	and.w	r3, r3, #16
 8002f52:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002f5a:	43db      	mvns	r3, r3
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f003 0310 	and.w	r3, r3, #16
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	69ba      	ldr	r2, [r7, #24]
 8002f86:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6819      	ldr	r1, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f003 0310 	and.w	r3, r3, #16
 8002f94:	22c0      	movs	r2, #192	@ 0xc0
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	43da      	mvns	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	400a      	ands	r2, r1
 8002fa2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2200      	movs	r2, #0
 8002fae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002fb0:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3724      	adds	r7, #36	@ 0x24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
	...

08002fc0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fcc:	f7ff f8c6 	bl	800215c <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d101      	bne.n	8002fdc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e099      	b.n	8003110 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f022 0201 	bic.w	r2, r2, #1
 8002ffa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ffc:	e00f      	b.n	800301e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ffe:	f7ff f8ad 	bl	800215c <HAL_GetTick>
 8003002:	4602      	mov	r2, r0
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	2b05      	cmp	r3, #5
 800300a:	d908      	bls.n	800301e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2220      	movs	r2, #32
 8003010:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2203      	movs	r2, #3
 8003016:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e078      	b.n	8003110 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	2b00      	cmp	r3, #0
 800302a:	d1e8      	bne.n	8002ffe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003034:	697a      	ldr	r2, [r7, #20]
 8003036:	4b38      	ldr	r3, [pc, #224]	@ (8003118 <HAL_DMA_Init+0x158>)
 8003038:	4013      	ands	r3, r2
 800303a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685a      	ldr	r2, [r3, #4]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800304a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003056:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003062:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a1b      	ldr	r3, [r3, #32]
 8003068:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	4313      	orrs	r3, r2
 800306e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003074:	2b04      	cmp	r3, #4
 8003076:	d107      	bne.n	8003088 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003080:	4313      	orrs	r3, r2
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	4313      	orrs	r3, r2
 8003086:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	697a      	ldr	r2, [r7, #20]
 800308e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	f023 0307 	bic.w	r3, r3, #7
 800309e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ae:	2b04      	cmp	r3, #4
 80030b0:	d117      	bne.n	80030e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b6:	697a      	ldr	r2, [r7, #20]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00e      	beq.n	80030e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f000 fa6f 	bl	80035a8 <DMA_CheckFifoParam>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d008      	beq.n	80030e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2240      	movs	r2, #64	@ 0x40
 80030d4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80030de:	2301      	movs	r3, #1
 80030e0:	e016      	b.n	8003110 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 fa26 	bl	800353c <DMA_CalcBaseAndBitshift>
 80030f0:	4603      	mov	r3, r0
 80030f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f8:	223f      	movs	r2, #63	@ 0x3f
 80030fa:	409a      	lsls	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3718      	adds	r7, #24
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	f010803f 	.word	0xf010803f

0800311c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
 8003128:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800312a:	2300      	movs	r3, #0
 800312c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003132:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800313a:	2b01      	cmp	r3, #1
 800313c:	d101      	bne.n	8003142 <HAL_DMA_Start_IT+0x26>
 800313e:	2302      	movs	r3, #2
 8003140:	e040      	b.n	80031c4 <HAL_DMA_Start_IT+0xa8>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b01      	cmp	r3, #1
 8003154:	d12f      	bne.n	80031b6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2202      	movs	r2, #2
 800315a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	68b9      	ldr	r1, [r7, #8]
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f000 f9b8 	bl	80034e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003174:	223f      	movs	r2, #63	@ 0x3f
 8003176:	409a      	lsls	r2, r3
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0216 	orr.w	r2, r2, #22
 800318a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003190:	2b00      	cmp	r3, #0
 8003192:	d007      	beq.n	80031a4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f042 0208 	orr.w	r2, r2, #8
 80031a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0201 	orr.w	r2, r2, #1
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	e005      	b.n	80031c2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80031be:	2302      	movs	r3, #2
 80031c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80031c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3718      	adds	r7, #24
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b086      	sub	sp, #24
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80031d4:	2300      	movs	r3, #0
 80031d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80031d8:	4b8e      	ldr	r3, [pc, #568]	@ (8003414 <HAL_DMA_IRQHandler+0x248>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a8e      	ldr	r2, [pc, #568]	@ (8003418 <HAL_DMA_IRQHandler+0x24c>)
 80031de:	fba2 2303 	umull	r2, r3, r2, r3
 80031e2:	0a9b      	lsrs	r3, r3, #10
 80031e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f6:	2208      	movs	r2, #8
 80031f8:	409a      	lsls	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	4013      	ands	r3, r2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d01a      	beq.n	8003238 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0304 	and.w	r3, r3, #4
 800320c:	2b00      	cmp	r3, #0
 800320e:	d013      	beq.n	8003238 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 0204 	bic.w	r2, r2, #4
 800321e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003224:	2208      	movs	r2, #8
 8003226:	409a      	lsls	r2, r3
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003230:	f043 0201 	orr.w	r2, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800323c:	2201      	movs	r2, #1
 800323e:	409a      	lsls	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4013      	ands	r3, r2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d012      	beq.n	800326e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00b      	beq.n	800326e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800325a:	2201      	movs	r2, #1
 800325c:	409a      	lsls	r2, r3
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003266:	f043 0202 	orr.w	r2, r3, #2
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003272:	2204      	movs	r2, #4
 8003274:	409a      	lsls	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	4013      	ands	r3, r2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d012      	beq.n	80032a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00b      	beq.n	80032a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003290:	2204      	movs	r2, #4
 8003292:	409a      	lsls	r2, r3
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800329c:	f043 0204 	orr.w	r2, r3, #4
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a8:	2210      	movs	r2, #16
 80032aa:	409a      	lsls	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	4013      	ands	r3, r2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d043      	beq.n	800333c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0308 	and.w	r3, r3, #8
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d03c      	beq.n	800333c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c6:	2210      	movs	r2, #16
 80032c8:	409a      	lsls	r2, r3
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d018      	beq.n	800330e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d108      	bne.n	80032fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d024      	beq.n	800333c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	4798      	blx	r3
 80032fa:	e01f      	b.n	800333c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003300:	2b00      	cmp	r3, #0
 8003302:	d01b      	beq.n	800333c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	4798      	blx	r3
 800330c:	e016      	b.n	800333c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003318:	2b00      	cmp	r3, #0
 800331a:	d107      	bne.n	800332c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f022 0208 	bic.w	r2, r2, #8
 800332a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003330:	2b00      	cmp	r3, #0
 8003332:	d003      	beq.n	800333c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003340:	2220      	movs	r2, #32
 8003342:	409a      	lsls	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4013      	ands	r3, r2
 8003348:	2b00      	cmp	r3, #0
 800334a:	f000 808f 	beq.w	800346c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0310 	and.w	r3, r3, #16
 8003358:	2b00      	cmp	r3, #0
 800335a:	f000 8087 	beq.w	800346c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003362:	2220      	movs	r2, #32
 8003364:	409a      	lsls	r2, r3
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b05      	cmp	r3, #5
 8003374:	d136      	bne.n	80033e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f022 0216 	bic.w	r2, r2, #22
 8003384:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	695a      	ldr	r2, [r3, #20]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003394:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339a:	2b00      	cmp	r3, #0
 800339c:	d103      	bne.n	80033a6 <HAL_DMA_IRQHandler+0x1da>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d007      	beq.n	80033b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 0208 	bic.w	r2, r2, #8
 80033b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ba:	223f      	movs	r2, #63	@ 0x3f
 80033bc:	409a      	lsls	r2, r3
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d07e      	beq.n	80034d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	4798      	blx	r3
        }
        return;
 80033e2:	e079      	b.n	80034d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d01d      	beq.n	800342e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10d      	bne.n	800341c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003404:	2b00      	cmp	r3, #0
 8003406:	d031      	beq.n	800346c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	4798      	blx	r3
 8003410:	e02c      	b.n	800346c <HAL_DMA_IRQHandler+0x2a0>
 8003412:	bf00      	nop
 8003414:	20000000 	.word	0x20000000
 8003418:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003420:	2b00      	cmp	r3, #0
 8003422:	d023      	beq.n	800346c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	4798      	blx	r3
 800342c:	e01e      	b.n	800346c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003438:	2b00      	cmp	r3, #0
 800343a:	d10f      	bne.n	800345c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f022 0210 	bic.w	r2, r2, #16
 800344a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003460:	2b00      	cmp	r3, #0
 8003462:	d003      	beq.n	800346c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003470:	2b00      	cmp	r3, #0
 8003472:	d032      	beq.n	80034da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003478:	f003 0301 	and.w	r3, r3, #1
 800347c:	2b00      	cmp	r3, #0
 800347e:	d022      	beq.n	80034c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2205      	movs	r2, #5
 8003484:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f022 0201 	bic.w	r2, r2, #1
 8003496:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	3301      	adds	r3, #1
 800349c:	60bb      	str	r3, [r7, #8]
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d307      	bcc.n	80034b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0301 	and.w	r3, r3, #1
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1f2      	bne.n	8003498 <HAL_DMA_IRQHandler+0x2cc>
 80034b2:	e000      	b.n	80034b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80034b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d005      	beq.n	80034da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	4798      	blx	r3
 80034d6:	e000      	b.n	80034da <HAL_DMA_IRQHandler+0x30e>
        return;
 80034d8:	bf00      	nop
    }
  }
}
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	607a      	str	r2, [r7, #4]
 80034ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80034fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	683a      	ldr	r2, [r7, #0]
 8003504:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	2b40      	cmp	r3, #64	@ 0x40
 800350c:	d108      	bne.n	8003520 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800351e:	e007      	b.n	8003530 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68ba      	ldr	r2, [r7, #8]
 8003526:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	60da      	str	r2, [r3, #12]
}
 8003530:	bf00      	nop
 8003532:	3714      	adds	r7, #20
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	b2db      	uxtb	r3, r3
 800354a:	3b10      	subs	r3, #16
 800354c:	4a14      	ldr	r2, [pc, #80]	@ (80035a0 <DMA_CalcBaseAndBitshift+0x64>)
 800354e:	fba2 2303 	umull	r2, r3, r2, r3
 8003552:	091b      	lsrs	r3, r3, #4
 8003554:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003556:	4a13      	ldr	r2, [pc, #76]	@ (80035a4 <DMA_CalcBaseAndBitshift+0x68>)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	4413      	add	r3, r2
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	461a      	mov	r2, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2b03      	cmp	r3, #3
 8003568:	d909      	bls.n	800357e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003572:	f023 0303 	bic.w	r3, r3, #3
 8003576:	1d1a      	adds	r2, r3, #4
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	659a      	str	r2, [r3, #88]	@ 0x58
 800357c:	e007      	b.n	800358e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003586:	f023 0303 	bic.w	r3, r3, #3
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003592:	4618      	mov	r0, r3
 8003594:	3714      	adds	r7, #20
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	aaaaaaab 	.word	0xaaaaaaab
 80035a4:	080091bc 	.word	0x080091bc

080035a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035b0:	2300      	movs	r3, #0
 80035b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d11f      	bne.n	8003602 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	2b03      	cmp	r3, #3
 80035c6:	d856      	bhi.n	8003676 <DMA_CheckFifoParam+0xce>
 80035c8:	a201      	add	r2, pc, #4	@ (adr r2, 80035d0 <DMA_CheckFifoParam+0x28>)
 80035ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ce:	bf00      	nop
 80035d0:	080035e1 	.word	0x080035e1
 80035d4:	080035f3 	.word	0x080035f3
 80035d8:	080035e1 	.word	0x080035e1
 80035dc:	08003677 	.word	0x08003677
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d046      	beq.n	800367a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035f0:	e043      	b.n	800367a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80035fa:	d140      	bne.n	800367e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003600:	e03d      	b.n	800367e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800360a:	d121      	bne.n	8003650 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	2b03      	cmp	r3, #3
 8003610:	d837      	bhi.n	8003682 <DMA_CheckFifoParam+0xda>
 8003612:	a201      	add	r2, pc, #4	@ (adr r2, 8003618 <DMA_CheckFifoParam+0x70>)
 8003614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003618:	08003629 	.word	0x08003629
 800361c:	0800362f 	.word	0x0800362f
 8003620:	08003629 	.word	0x08003629
 8003624:	08003641 	.word	0x08003641
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	73fb      	strb	r3, [r7, #15]
      break;
 800362c:	e030      	b.n	8003690 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003632:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d025      	beq.n	8003686 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800363e:	e022      	b.n	8003686 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003644:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003648:	d11f      	bne.n	800368a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800364e:	e01c      	b.n	800368a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	2b02      	cmp	r3, #2
 8003654:	d903      	bls.n	800365e <DMA_CheckFifoParam+0xb6>
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	2b03      	cmp	r3, #3
 800365a:	d003      	beq.n	8003664 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800365c:	e018      	b.n	8003690 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	73fb      	strb	r3, [r7, #15]
      break;
 8003662:	e015      	b.n	8003690 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003668:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00e      	beq.n	800368e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	73fb      	strb	r3, [r7, #15]
      break;
 8003674:	e00b      	b.n	800368e <DMA_CheckFifoParam+0xe6>
      break;
 8003676:	bf00      	nop
 8003678:	e00a      	b.n	8003690 <DMA_CheckFifoParam+0xe8>
      break;
 800367a:	bf00      	nop
 800367c:	e008      	b.n	8003690 <DMA_CheckFifoParam+0xe8>
      break;
 800367e:	bf00      	nop
 8003680:	e006      	b.n	8003690 <DMA_CheckFifoParam+0xe8>
      break;
 8003682:	bf00      	nop
 8003684:	e004      	b.n	8003690 <DMA_CheckFifoParam+0xe8>
      break;
 8003686:	bf00      	nop
 8003688:	e002      	b.n	8003690 <DMA_CheckFifoParam+0xe8>
      break;   
 800368a:	bf00      	nop
 800368c:	e000      	b.n	8003690 <DMA_CheckFifoParam+0xe8>
      break;
 800368e:	bf00      	nop
    }
  } 
  
  return status; 
 8003690:	7bfb      	ldrb	r3, [r7, #15]
}
 8003692:	4618      	mov	r0, r3
 8003694:	3714      	adds	r7, #20
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop

080036a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b089      	sub	sp, #36	@ 0x24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036aa:	2300      	movs	r3, #0
 80036ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036ae:	2300      	movs	r3, #0
 80036b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036b2:	2300      	movs	r3, #0
 80036b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036b6:	2300      	movs	r3, #0
 80036b8:	61fb      	str	r3, [r7, #28]
 80036ba:	e165      	b.n	8003988 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036bc:	2201      	movs	r2, #1
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	4013      	ands	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	f040 8154 	bne.w	8003982 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f003 0303 	and.w	r3, r3, #3
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d005      	beq.n	80036f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d130      	bne.n	8003754 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	2203      	movs	r2, #3
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	43db      	mvns	r3, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4013      	ands	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	68da      	ldr	r2, [r3, #12]
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	005b      	lsls	r3, r3, #1
 8003712:	fa02 f303 	lsl.w	r3, r2, r3
 8003716:	69ba      	ldr	r2, [r7, #24]
 8003718:	4313      	orrs	r3, r2
 800371a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003728:	2201      	movs	r2, #1
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	43db      	mvns	r3, r3
 8003732:	69ba      	ldr	r2, [r7, #24]
 8003734:	4013      	ands	r3, r2
 8003736:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	091b      	lsrs	r3, r3, #4
 800373e:	f003 0201 	and.w	r2, r3, #1
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	4313      	orrs	r3, r2
 800374c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f003 0303 	and.w	r3, r3, #3
 800375c:	2b03      	cmp	r3, #3
 800375e:	d017      	beq.n	8003790 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	2203      	movs	r2, #3
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	43db      	mvns	r3, r3
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4013      	ands	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	689a      	ldr	r2, [r3, #8]
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	fa02 f303 	lsl.w	r3, r2, r3
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	4313      	orrs	r3, r2
 8003788:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f003 0303 	and.w	r3, r3, #3
 8003798:	2b02      	cmp	r3, #2
 800379a:	d123      	bne.n	80037e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	08da      	lsrs	r2, r3, #3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	3208      	adds	r2, #8
 80037a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	f003 0307 	and.w	r3, r3, #7
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	220f      	movs	r2, #15
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	43db      	mvns	r3, r3
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	4013      	ands	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	691a      	ldr	r2, [r3, #16]
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f003 0307 	and.w	r3, r3, #7
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	08da      	lsrs	r2, r3, #3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	3208      	adds	r2, #8
 80037de:	69b9      	ldr	r1, [r7, #24]
 80037e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	005b      	lsls	r3, r3, #1
 80037ee:	2203      	movs	r2, #3
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	43db      	mvns	r3, r3
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	4013      	ands	r3, r2
 80037fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f003 0203 	and.w	r2, r3, #3
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	005b      	lsls	r3, r3, #1
 8003808:	fa02 f303 	lsl.w	r3, r2, r3
 800380c:	69ba      	ldr	r2, [r7, #24]
 800380e:	4313      	orrs	r3, r2
 8003810:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003820:	2b00      	cmp	r3, #0
 8003822:	f000 80ae 	beq.w	8003982 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003826:	2300      	movs	r3, #0
 8003828:	60fb      	str	r3, [r7, #12]
 800382a:	4b5d      	ldr	r3, [pc, #372]	@ (80039a0 <HAL_GPIO_Init+0x300>)
 800382c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382e:	4a5c      	ldr	r2, [pc, #368]	@ (80039a0 <HAL_GPIO_Init+0x300>)
 8003830:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003834:	6453      	str	r3, [r2, #68]	@ 0x44
 8003836:	4b5a      	ldr	r3, [pc, #360]	@ (80039a0 <HAL_GPIO_Init+0x300>)
 8003838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800383a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800383e:	60fb      	str	r3, [r7, #12]
 8003840:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003842:	4a58      	ldr	r2, [pc, #352]	@ (80039a4 <HAL_GPIO_Init+0x304>)
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	089b      	lsrs	r3, r3, #2
 8003848:	3302      	adds	r3, #2
 800384a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800384e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	f003 0303 	and.w	r3, r3, #3
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	220f      	movs	r2, #15
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	43db      	mvns	r3, r3
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	4013      	ands	r3, r2
 8003864:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a4f      	ldr	r2, [pc, #316]	@ (80039a8 <HAL_GPIO_Init+0x308>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d025      	beq.n	80038ba <HAL_GPIO_Init+0x21a>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a4e      	ldr	r2, [pc, #312]	@ (80039ac <HAL_GPIO_Init+0x30c>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d01f      	beq.n	80038b6 <HAL_GPIO_Init+0x216>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a4d      	ldr	r2, [pc, #308]	@ (80039b0 <HAL_GPIO_Init+0x310>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d019      	beq.n	80038b2 <HAL_GPIO_Init+0x212>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a4c      	ldr	r2, [pc, #304]	@ (80039b4 <HAL_GPIO_Init+0x314>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d013      	beq.n	80038ae <HAL_GPIO_Init+0x20e>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	4a4b      	ldr	r2, [pc, #300]	@ (80039b8 <HAL_GPIO_Init+0x318>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d00d      	beq.n	80038aa <HAL_GPIO_Init+0x20a>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a4a      	ldr	r2, [pc, #296]	@ (80039bc <HAL_GPIO_Init+0x31c>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d007      	beq.n	80038a6 <HAL_GPIO_Init+0x206>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a49      	ldr	r2, [pc, #292]	@ (80039c0 <HAL_GPIO_Init+0x320>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d101      	bne.n	80038a2 <HAL_GPIO_Init+0x202>
 800389e:	2306      	movs	r3, #6
 80038a0:	e00c      	b.n	80038bc <HAL_GPIO_Init+0x21c>
 80038a2:	2307      	movs	r3, #7
 80038a4:	e00a      	b.n	80038bc <HAL_GPIO_Init+0x21c>
 80038a6:	2305      	movs	r3, #5
 80038a8:	e008      	b.n	80038bc <HAL_GPIO_Init+0x21c>
 80038aa:	2304      	movs	r3, #4
 80038ac:	e006      	b.n	80038bc <HAL_GPIO_Init+0x21c>
 80038ae:	2303      	movs	r3, #3
 80038b0:	e004      	b.n	80038bc <HAL_GPIO_Init+0x21c>
 80038b2:	2302      	movs	r3, #2
 80038b4:	e002      	b.n	80038bc <HAL_GPIO_Init+0x21c>
 80038b6:	2301      	movs	r3, #1
 80038b8:	e000      	b.n	80038bc <HAL_GPIO_Init+0x21c>
 80038ba:	2300      	movs	r3, #0
 80038bc:	69fa      	ldr	r2, [r7, #28]
 80038be:	f002 0203 	and.w	r2, r2, #3
 80038c2:	0092      	lsls	r2, r2, #2
 80038c4:	4093      	lsls	r3, r2
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038cc:	4935      	ldr	r1, [pc, #212]	@ (80039a4 <HAL_GPIO_Init+0x304>)
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	089b      	lsrs	r3, r3, #2
 80038d2:	3302      	adds	r3, #2
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038da:	4b3a      	ldr	r3, [pc, #232]	@ (80039c4 <HAL_GPIO_Init+0x324>)
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	43db      	mvns	r3, r3
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	4013      	ands	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d003      	beq.n	80038fe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038fe:	4a31      	ldr	r2, [pc, #196]	@ (80039c4 <HAL_GPIO_Init+0x324>)
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003904:	4b2f      	ldr	r3, [pc, #188]	@ (80039c4 <HAL_GPIO_Init+0x324>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	43db      	mvns	r3, r3
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	4013      	ands	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	4313      	orrs	r3, r2
 8003926:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003928:	4a26      	ldr	r2, [pc, #152]	@ (80039c4 <HAL_GPIO_Init+0x324>)
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800392e:	4b25      	ldr	r3, [pc, #148]	@ (80039c4 <HAL_GPIO_Init+0x324>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	43db      	mvns	r3, r3
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	4013      	ands	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	4313      	orrs	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003952:	4a1c      	ldr	r2, [pc, #112]	@ (80039c4 <HAL_GPIO_Init+0x324>)
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003958:	4b1a      	ldr	r3, [pc, #104]	@ (80039c4 <HAL_GPIO_Init+0x324>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	43db      	mvns	r3, r3
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	4013      	ands	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	4313      	orrs	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800397c:	4a11      	ldr	r2, [pc, #68]	@ (80039c4 <HAL_GPIO_Init+0x324>)
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	3301      	adds	r3, #1
 8003986:	61fb      	str	r3, [r7, #28]
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	2b0f      	cmp	r3, #15
 800398c:	f67f ae96 	bls.w	80036bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003990:	bf00      	nop
 8003992:	bf00      	nop
 8003994:	3724      	adds	r7, #36	@ 0x24
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	40023800 	.word	0x40023800
 80039a4:	40013800 	.word	0x40013800
 80039a8:	40020000 	.word	0x40020000
 80039ac:	40020400 	.word	0x40020400
 80039b0:	40020800 	.word	0x40020800
 80039b4:	40020c00 	.word	0x40020c00
 80039b8:	40021000 	.word	0x40021000
 80039bc:	40021400 	.word	0x40021400
 80039c0:	40021800 	.word	0x40021800
 80039c4:	40013c00 	.word	0x40013c00

080039c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	460b      	mov	r3, r1
 80039d2:	807b      	strh	r3, [r7, #2]
 80039d4:	4613      	mov	r3, r2
 80039d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039d8:	787b      	ldrb	r3, [r7, #1]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039de:	887a      	ldrh	r2, [r7, #2]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039e4:	e003      	b.n	80039ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039e6:	887b      	ldrh	r3, [r7, #2]
 80039e8:	041a      	lsls	r2, r3, #16
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	619a      	str	r2, [r3, #24]
}
 80039ee:	bf00      	nop
 80039f0:	370c      	adds	r7, #12
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
	...

080039fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d101      	bne.n	8003a10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e0cc      	b.n	8003baa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a10:	4b68      	ldr	r3, [pc, #416]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 030f 	and.w	r3, r3, #15
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d90c      	bls.n	8003a38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a1e:	4b65      	ldr	r3, [pc, #404]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a20:	683a      	ldr	r2, [r7, #0]
 8003a22:	b2d2      	uxtb	r2, r2
 8003a24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a26:	4b63      	ldr	r3, [pc, #396]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 030f 	and.w	r3, r3, #15
 8003a2e:	683a      	ldr	r2, [r7, #0]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d001      	beq.n	8003a38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e0b8      	b.n	8003baa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d020      	beq.n	8003a86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0304 	and.w	r3, r3, #4
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d005      	beq.n	8003a5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a50:	4b59      	ldr	r3, [pc, #356]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	4a58      	ldr	r2, [pc, #352]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0308 	and.w	r3, r3, #8
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d005      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a68:	4b53      	ldr	r3, [pc, #332]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	4a52      	ldr	r2, [pc, #328]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a74:	4b50      	ldr	r3, [pc, #320]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	494d      	ldr	r1, [pc, #308]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d044      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d107      	bne.n	8003aaa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a9a:	4b47      	ldr	r3, [pc, #284]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d119      	bne.n	8003ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e07f      	b.n	8003baa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d003      	beq.n	8003aba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ab6:	2b03      	cmp	r3, #3
 8003ab8:	d107      	bne.n	8003aca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aba:	4b3f      	ldr	r3, [pc, #252]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d109      	bne.n	8003ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e06f      	b.n	8003baa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aca:	4b3b      	ldr	r3, [pc, #236]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d101      	bne.n	8003ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e067      	b.n	8003baa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ada:	4b37      	ldr	r3, [pc, #220]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f023 0203 	bic.w	r2, r3, #3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	4934      	ldr	r1, [pc, #208]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003aec:	f7fe fb36 	bl	800215c <HAL_GetTick>
 8003af0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003af2:	e00a      	b.n	8003b0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003af4:	f7fe fb32 	bl	800215c <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e04f      	b.n	8003baa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0a:	4b2b      	ldr	r3, [pc, #172]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f003 020c 	and.w	r2, r3, #12
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d1eb      	bne.n	8003af4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b1c:	4b25      	ldr	r3, [pc, #148]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 030f 	and.w	r3, r3, #15
 8003b24:	683a      	ldr	r2, [r7, #0]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d20c      	bcs.n	8003b44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b2a:	4b22      	ldr	r3, [pc, #136]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	b2d2      	uxtb	r2, r2
 8003b30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b32:	4b20      	ldr	r3, [pc, #128]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 030f 	and.w	r3, r3, #15
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d001      	beq.n	8003b44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e032      	b.n	8003baa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0304 	and.w	r3, r3, #4
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d008      	beq.n	8003b62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b50:	4b19      	ldr	r3, [pc, #100]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	4916      	ldr	r1, [pc, #88]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0308 	and.w	r3, r3, #8
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d009      	beq.n	8003b82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b6e:	4b12      	ldr	r3, [pc, #72]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	00db      	lsls	r3, r3, #3
 8003b7c:	490e      	ldr	r1, [pc, #56]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b82:	f000 f855 	bl	8003c30 <HAL_RCC_GetSysClockFreq>
 8003b86:	4602      	mov	r2, r0
 8003b88:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	091b      	lsrs	r3, r3, #4
 8003b8e:	f003 030f 	and.w	r3, r3, #15
 8003b92:	490a      	ldr	r1, [pc, #40]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c0>)
 8003b94:	5ccb      	ldrb	r3, [r1, r3]
 8003b96:	fa22 f303 	lsr.w	r3, r2, r3
 8003b9a:	4a09      	ldr	r2, [pc, #36]	@ (8003bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8003b9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b9e:	4b09      	ldr	r3, [pc, #36]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7fe fa96 	bl	80020d4 <HAL_InitTick>

  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3710      	adds	r7, #16
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40023c00 	.word	0x40023c00
 8003bb8:	40023800 	.word	0x40023800
 8003bbc:	080091a4 	.word	0x080091a4
 8003bc0:	20000000 	.word	0x20000000
 8003bc4:	20000004 	.word	0x20000004

08003bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bcc:	4b03      	ldr	r3, [pc, #12]	@ (8003bdc <HAL_RCC_GetHCLKFreq+0x14>)
 8003bce:	681b      	ldr	r3, [r3, #0]
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	20000000 	.word	0x20000000

08003be0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003be4:	f7ff fff0 	bl	8003bc8 <HAL_RCC_GetHCLKFreq>
 8003be8:	4602      	mov	r2, r0
 8003bea:	4b05      	ldr	r3, [pc, #20]	@ (8003c00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	0a9b      	lsrs	r3, r3, #10
 8003bf0:	f003 0307 	and.w	r3, r3, #7
 8003bf4:	4903      	ldr	r1, [pc, #12]	@ (8003c04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bf6:	5ccb      	ldrb	r3, [r1, r3]
 8003bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	40023800 	.word	0x40023800
 8003c04:	080091b4 	.word	0x080091b4

08003c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c0c:	f7ff ffdc 	bl	8003bc8 <HAL_RCC_GetHCLKFreq>
 8003c10:	4602      	mov	r2, r0
 8003c12:	4b05      	ldr	r3, [pc, #20]	@ (8003c28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	0b5b      	lsrs	r3, r3, #13
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	4903      	ldr	r1, [pc, #12]	@ (8003c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c1e:	5ccb      	ldrb	r3, [r1, r3]
 8003c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	40023800 	.word	0x40023800
 8003c2c:	080091b4 	.word	0x080091b4

08003c30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c34:	b0ae      	sub	sp, #184	@ 0xb8
 8003c36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003c44:	2300      	movs	r3, #0
 8003c46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003c50:	2300      	movs	r3, #0
 8003c52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c56:	4bcb      	ldr	r3, [pc, #812]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	f003 030c 	and.w	r3, r3, #12
 8003c5e:	2b0c      	cmp	r3, #12
 8003c60:	f200 8206 	bhi.w	8004070 <HAL_RCC_GetSysClockFreq+0x440>
 8003c64:	a201      	add	r2, pc, #4	@ (adr r2, 8003c6c <HAL_RCC_GetSysClockFreq+0x3c>)
 8003c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6a:	bf00      	nop
 8003c6c:	08003ca1 	.word	0x08003ca1
 8003c70:	08004071 	.word	0x08004071
 8003c74:	08004071 	.word	0x08004071
 8003c78:	08004071 	.word	0x08004071
 8003c7c:	08003ca9 	.word	0x08003ca9
 8003c80:	08004071 	.word	0x08004071
 8003c84:	08004071 	.word	0x08004071
 8003c88:	08004071 	.word	0x08004071
 8003c8c:	08003cb1 	.word	0x08003cb1
 8003c90:	08004071 	.word	0x08004071
 8003c94:	08004071 	.word	0x08004071
 8003c98:	08004071 	.word	0x08004071
 8003c9c:	08003ea1 	.word	0x08003ea1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ca0:	4bb9      	ldr	r3, [pc, #740]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x358>)
 8003ca2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ca6:	e1e7      	b.n	8004078 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ca8:	4bb8      	ldr	r3, [pc, #736]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003caa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003cae:	e1e3      	b.n	8004078 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cb0:	4bb4      	ldr	r3, [pc, #720]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cb8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cbc:	4bb1      	ldr	r3, [pc, #708]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d071      	beq.n	8003dac <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cc8:	4bae      	ldr	r3, [pc, #696]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	099b      	lsrs	r3, r3, #6
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003cd4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003cd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003cdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ce0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003cea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003cee:	4622      	mov	r2, r4
 8003cf0:	462b      	mov	r3, r5
 8003cf2:	f04f 0000 	mov.w	r0, #0
 8003cf6:	f04f 0100 	mov.w	r1, #0
 8003cfa:	0159      	lsls	r1, r3, #5
 8003cfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d00:	0150      	lsls	r0, r2, #5
 8003d02:	4602      	mov	r2, r0
 8003d04:	460b      	mov	r3, r1
 8003d06:	4621      	mov	r1, r4
 8003d08:	1a51      	subs	r1, r2, r1
 8003d0a:	6439      	str	r1, [r7, #64]	@ 0x40
 8003d0c:	4629      	mov	r1, r5
 8003d0e:	eb63 0301 	sbc.w	r3, r3, r1
 8003d12:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d14:	f04f 0200 	mov.w	r2, #0
 8003d18:	f04f 0300 	mov.w	r3, #0
 8003d1c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003d20:	4649      	mov	r1, r9
 8003d22:	018b      	lsls	r3, r1, #6
 8003d24:	4641      	mov	r1, r8
 8003d26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d2a:	4641      	mov	r1, r8
 8003d2c:	018a      	lsls	r2, r1, #6
 8003d2e:	4641      	mov	r1, r8
 8003d30:	1a51      	subs	r1, r2, r1
 8003d32:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003d34:	4649      	mov	r1, r9
 8003d36:	eb63 0301 	sbc.w	r3, r3, r1
 8003d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d3c:	f04f 0200 	mov.w	r2, #0
 8003d40:	f04f 0300 	mov.w	r3, #0
 8003d44:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003d48:	4649      	mov	r1, r9
 8003d4a:	00cb      	lsls	r3, r1, #3
 8003d4c:	4641      	mov	r1, r8
 8003d4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d52:	4641      	mov	r1, r8
 8003d54:	00ca      	lsls	r2, r1, #3
 8003d56:	4610      	mov	r0, r2
 8003d58:	4619      	mov	r1, r3
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	4622      	mov	r2, r4
 8003d5e:	189b      	adds	r3, r3, r2
 8003d60:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d62:	462b      	mov	r3, r5
 8003d64:	460a      	mov	r2, r1
 8003d66:	eb42 0303 	adc.w	r3, r2, r3
 8003d6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d6c:	f04f 0200 	mov.w	r2, #0
 8003d70:	f04f 0300 	mov.w	r3, #0
 8003d74:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d78:	4629      	mov	r1, r5
 8003d7a:	024b      	lsls	r3, r1, #9
 8003d7c:	4621      	mov	r1, r4
 8003d7e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d82:	4621      	mov	r1, r4
 8003d84:	024a      	lsls	r2, r1, #9
 8003d86:	4610      	mov	r0, r2
 8003d88:	4619      	mov	r1, r3
 8003d8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d94:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003d98:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003d9c:	f7fc ffd4 	bl	8000d48 <__aeabi_uldivmod>
 8003da0:	4602      	mov	r2, r0
 8003da2:	460b      	mov	r3, r1
 8003da4:	4613      	mov	r3, r2
 8003da6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003daa:	e067      	b.n	8003e7c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dac:	4b75      	ldr	r3, [pc, #468]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	099b      	lsrs	r3, r3, #6
 8003db2:	2200      	movs	r2, #0
 8003db4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003db8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003dbc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003dc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dc4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003dca:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003dce:	4622      	mov	r2, r4
 8003dd0:	462b      	mov	r3, r5
 8003dd2:	f04f 0000 	mov.w	r0, #0
 8003dd6:	f04f 0100 	mov.w	r1, #0
 8003dda:	0159      	lsls	r1, r3, #5
 8003ddc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003de0:	0150      	lsls	r0, r2, #5
 8003de2:	4602      	mov	r2, r0
 8003de4:	460b      	mov	r3, r1
 8003de6:	4621      	mov	r1, r4
 8003de8:	1a51      	subs	r1, r2, r1
 8003dea:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003dec:	4629      	mov	r1, r5
 8003dee:	eb63 0301 	sbc.w	r3, r3, r1
 8003df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003df4:	f04f 0200 	mov.w	r2, #0
 8003df8:	f04f 0300 	mov.w	r3, #0
 8003dfc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003e00:	4649      	mov	r1, r9
 8003e02:	018b      	lsls	r3, r1, #6
 8003e04:	4641      	mov	r1, r8
 8003e06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e0a:	4641      	mov	r1, r8
 8003e0c:	018a      	lsls	r2, r1, #6
 8003e0e:	4641      	mov	r1, r8
 8003e10:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e14:	4649      	mov	r1, r9
 8003e16:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e1a:	f04f 0200 	mov.w	r2, #0
 8003e1e:	f04f 0300 	mov.w	r3, #0
 8003e22:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e26:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e2a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e2e:	4692      	mov	sl, r2
 8003e30:	469b      	mov	fp, r3
 8003e32:	4623      	mov	r3, r4
 8003e34:	eb1a 0303 	adds.w	r3, sl, r3
 8003e38:	623b      	str	r3, [r7, #32]
 8003e3a:	462b      	mov	r3, r5
 8003e3c:	eb4b 0303 	adc.w	r3, fp, r3
 8003e40:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e42:	f04f 0200 	mov.w	r2, #0
 8003e46:	f04f 0300 	mov.w	r3, #0
 8003e4a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003e4e:	4629      	mov	r1, r5
 8003e50:	028b      	lsls	r3, r1, #10
 8003e52:	4621      	mov	r1, r4
 8003e54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e58:	4621      	mov	r1, r4
 8003e5a:	028a      	lsls	r2, r1, #10
 8003e5c:	4610      	mov	r0, r2
 8003e5e:	4619      	mov	r1, r3
 8003e60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e64:	2200      	movs	r2, #0
 8003e66:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e68:	677a      	str	r2, [r7, #116]	@ 0x74
 8003e6a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003e6e:	f7fc ff6b 	bl	8000d48 <__aeabi_uldivmod>
 8003e72:	4602      	mov	r2, r0
 8003e74:	460b      	mov	r3, r1
 8003e76:	4613      	mov	r3, r2
 8003e78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e7c:	4b41      	ldr	r3, [pc, #260]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	0c1b      	lsrs	r3, r3, #16
 8003e82:	f003 0303 	and.w	r3, r3, #3
 8003e86:	3301      	adds	r3, #1
 8003e88:	005b      	lsls	r3, r3, #1
 8003e8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003e8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e9e:	e0eb      	b.n	8004078 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ea0:	4b38      	ldr	r3, [pc, #224]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ea8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003eac:	4b35      	ldr	r3, [pc, #212]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d06b      	beq.n	8003f90 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eb8:	4b32      	ldr	r3, [pc, #200]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	099b      	lsrs	r3, r3, #6
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ec2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003ec4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eca:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ecc:	2300      	movs	r3, #0
 8003ece:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ed0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003ed4:	4622      	mov	r2, r4
 8003ed6:	462b      	mov	r3, r5
 8003ed8:	f04f 0000 	mov.w	r0, #0
 8003edc:	f04f 0100 	mov.w	r1, #0
 8003ee0:	0159      	lsls	r1, r3, #5
 8003ee2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ee6:	0150      	lsls	r0, r2, #5
 8003ee8:	4602      	mov	r2, r0
 8003eea:	460b      	mov	r3, r1
 8003eec:	4621      	mov	r1, r4
 8003eee:	1a51      	subs	r1, r2, r1
 8003ef0:	61b9      	str	r1, [r7, #24]
 8003ef2:	4629      	mov	r1, r5
 8003ef4:	eb63 0301 	sbc.w	r3, r3, r1
 8003ef8:	61fb      	str	r3, [r7, #28]
 8003efa:	f04f 0200 	mov.w	r2, #0
 8003efe:	f04f 0300 	mov.w	r3, #0
 8003f02:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003f06:	4659      	mov	r1, fp
 8003f08:	018b      	lsls	r3, r1, #6
 8003f0a:	4651      	mov	r1, sl
 8003f0c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f10:	4651      	mov	r1, sl
 8003f12:	018a      	lsls	r2, r1, #6
 8003f14:	4651      	mov	r1, sl
 8003f16:	ebb2 0801 	subs.w	r8, r2, r1
 8003f1a:	4659      	mov	r1, fp
 8003f1c:	eb63 0901 	sbc.w	r9, r3, r1
 8003f20:	f04f 0200 	mov.w	r2, #0
 8003f24:	f04f 0300 	mov.w	r3, #0
 8003f28:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f2c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f30:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f34:	4690      	mov	r8, r2
 8003f36:	4699      	mov	r9, r3
 8003f38:	4623      	mov	r3, r4
 8003f3a:	eb18 0303 	adds.w	r3, r8, r3
 8003f3e:	613b      	str	r3, [r7, #16]
 8003f40:	462b      	mov	r3, r5
 8003f42:	eb49 0303 	adc.w	r3, r9, r3
 8003f46:	617b      	str	r3, [r7, #20]
 8003f48:	f04f 0200 	mov.w	r2, #0
 8003f4c:	f04f 0300 	mov.w	r3, #0
 8003f50:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003f54:	4629      	mov	r1, r5
 8003f56:	024b      	lsls	r3, r1, #9
 8003f58:	4621      	mov	r1, r4
 8003f5a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f5e:	4621      	mov	r1, r4
 8003f60:	024a      	lsls	r2, r1, #9
 8003f62:	4610      	mov	r0, r2
 8003f64:	4619      	mov	r1, r3
 8003f66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f6e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003f70:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f74:	f7fc fee8 	bl	8000d48 <__aeabi_uldivmod>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f82:	e065      	b.n	8004050 <HAL_RCC_GetSysClockFreq+0x420>
 8003f84:	40023800 	.word	0x40023800
 8003f88:	00f42400 	.word	0x00f42400
 8003f8c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f90:	4b3d      	ldr	r3, [pc, #244]	@ (8004088 <HAL_RCC_GetSysClockFreq+0x458>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	099b      	lsrs	r3, r3, #6
 8003f96:	2200      	movs	r2, #0
 8003f98:	4618      	mov	r0, r3
 8003f9a:	4611      	mov	r1, r2
 8003f9c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003fa0:	653b      	str	r3, [r7, #80]	@ 0x50
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	657b      	str	r3, [r7, #84]	@ 0x54
 8003fa6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003faa:	4642      	mov	r2, r8
 8003fac:	464b      	mov	r3, r9
 8003fae:	f04f 0000 	mov.w	r0, #0
 8003fb2:	f04f 0100 	mov.w	r1, #0
 8003fb6:	0159      	lsls	r1, r3, #5
 8003fb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fbc:	0150      	lsls	r0, r2, #5
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	4641      	mov	r1, r8
 8003fc4:	1a51      	subs	r1, r2, r1
 8003fc6:	60b9      	str	r1, [r7, #8]
 8003fc8:	4649      	mov	r1, r9
 8003fca:	eb63 0301 	sbc.w	r3, r3, r1
 8003fce:	60fb      	str	r3, [r7, #12]
 8003fd0:	f04f 0200 	mov.w	r2, #0
 8003fd4:	f04f 0300 	mov.w	r3, #0
 8003fd8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003fdc:	4659      	mov	r1, fp
 8003fde:	018b      	lsls	r3, r1, #6
 8003fe0:	4651      	mov	r1, sl
 8003fe2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fe6:	4651      	mov	r1, sl
 8003fe8:	018a      	lsls	r2, r1, #6
 8003fea:	4651      	mov	r1, sl
 8003fec:	1a54      	subs	r4, r2, r1
 8003fee:	4659      	mov	r1, fp
 8003ff0:	eb63 0501 	sbc.w	r5, r3, r1
 8003ff4:	f04f 0200 	mov.w	r2, #0
 8003ff8:	f04f 0300 	mov.w	r3, #0
 8003ffc:	00eb      	lsls	r3, r5, #3
 8003ffe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004002:	00e2      	lsls	r2, r4, #3
 8004004:	4614      	mov	r4, r2
 8004006:	461d      	mov	r5, r3
 8004008:	4643      	mov	r3, r8
 800400a:	18e3      	adds	r3, r4, r3
 800400c:	603b      	str	r3, [r7, #0]
 800400e:	464b      	mov	r3, r9
 8004010:	eb45 0303 	adc.w	r3, r5, r3
 8004014:	607b      	str	r3, [r7, #4]
 8004016:	f04f 0200 	mov.w	r2, #0
 800401a:	f04f 0300 	mov.w	r3, #0
 800401e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004022:	4629      	mov	r1, r5
 8004024:	028b      	lsls	r3, r1, #10
 8004026:	4621      	mov	r1, r4
 8004028:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800402c:	4621      	mov	r1, r4
 800402e:	028a      	lsls	r2, r1, #10
 8004030:	4610      	mov	r0, r2
 8004032:	4619      	mov	r1, r3
 8004034:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004038:	2200      	movs	r2, #0
 800403a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800403c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800403e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004042:	f7fc fe81 	bl	8000d48 <__aeabi_uldivmod>
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	4613      	mov	r3, r2
 800404c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004050:	4b0d      	ldr	r3, [pc, #52]	@ (8004088 <HAL_RCC_GetSysClockFreq+0x458>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	0f1b      	lsrs	r3, r3, #28
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800405e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004062:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004066:	fbb2 f3f3 	udiv	r3, r2, r3
 800406a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800406e:	e003      	b.n	8004078 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004070:	4b06      	ldr	r3, [pc, #24]	@ (800408c <HAL_RCC_GetSysClockFreq+0x45c>)
 8004072:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004076:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004078:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800407c:	4618      	mov	r0, r3
 800407e:	37b8      	adds	r7, #184	@ 0xb8
 8004080:	46bd      	mov	sp, r7
 8004082:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004086:	bf00      	nop
 8004088:	40023800 	.word	0x40023800
 800408c:	00f42400 	.word	0x00f42400

08004090 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e28d      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	f000 8083 	beq.w	80041b6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80040b0:	4b94      	ldr	r3, [pc, #592]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	f003 030c 	and.w	r3, r3, #12
 80040b8:	2b04      	cmp	r3, #4
 80040ba:	d019      	beq.n	80040f0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80040bc:	4b91      	ldr	r3, [pc, #580]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f003 030c 	and.w	r3, r3, #12
        || \
 80040c4:	2b08      	cmp	r3, #8
 80040c6:	d106      	bne.n	80040d6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80040c8:	4b8e      	ldr	r3, [pc, #568]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040d4:	d00c      	beq.n	80040f0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040d6:	4b8b      	ldr	r3, [pc, #556]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80040de:	2b0c      	cmp	r3, #12
 80040e0:	d112      	bne.n	8004108 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040e2:	4b88      	ldr	r3, [pc, #544]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040ee:	d10b      	bne.n	8004108 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040f0:	4b84      	ldr	r3, [pc, #528]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d05b      	beq.n	80041b4 <HAL_RCC_OscConfig+0x124>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d157      	bne.n	80041b4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e25a      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004110:	d106      	bne.n	8004120 <HAL_RCC_OscConfig+0x90>
 8004112:	4b7c      	ldr	r3, [pc, #496]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a7b      	ldr	r2, [pc, #492]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004118:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800411c:	6013      	str	r3, [r2, #0]
 800411e:	e01d      	b.n	800415c <HAL_RCC_OscConfig+0xcc>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004128:	d10c      	bne.n	8004144 <HAL_RCC_OscConfig+0xb4>
 800412a:	4b76      	ldr	r3, [pc, #472]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a75      	ldr	r2, [pc, #468]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004130:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004134:	6013      	str	r3, [r2, #0]
 8004136:	4b73      	ldr	r3, [pc, #460]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a72      	ldr	r2, [pc, #456]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 800413c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004140:	6013      	str	r3, [r2, #0]
 8004142:	e00b      	b.n	800415c <HAL_RCC_OscConfig+0xcc>
 8004144:	4b6f      	ldr	r3, [pc, #444]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a6e      	ldr	r2, [pc, #440]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 800414a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800414e:	6013      	str	r3, [r2, #0]
 8004150:	4b6c      	ldr	r3, [pc, #432]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a6b      	ldr	r2, [pc, #428]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004156:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800415a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d013      	beq.n	800418c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004164:	f7fd fffa 	bl	800215c <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800416c:	f7fd fff6 	bl	800215c <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b64      	cmp	r3, #100	@ 0x64
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e21f      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800417e:	4b61      	ldr	r3, [pc, #388]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0f0      	beq.n	800416c <HAL_RCC_OscConfig+0xdc>
 800418a:	e014      	b.n	80041b6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800418c:	f7fd ffe6 	bl	800215c <HAL_GetTick>
 8004190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004192:	e008      	b.n	80041a6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004194:	f7fd ffe2 	bl	800215c <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b64      	cmp	r3, #100	@ 0x64
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e20b      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041a6:	4b57      	ldr	r3, [pc, #348]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1f0      	bne.n	8004194 <HAL_RCC_OscConfig+0x104>
 80041b2:	e000      	b.n	80041b6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d06f      	beq.n	80042a2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80041c2:	4b50      	ldr	r3, [pc, #320]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f003 030c 	and.w	r3, r3, #12
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d017      	beq.n	80041fe <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80041ce:	4b4d      	ldr	r3, [pc, #308]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	f003 030c 	and.w	r3, r3, #12
        || \
 80041d6:	2b08      	cmp	r3, #8
 80041d8:	d105      	bne.n	80041e6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80041da:	4b4a      	ldr	r3, [pc, #296]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00b      	beq.n	80041fe <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041e6:	4b47      	ldr	r3, [pc, #284]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80041ee:	2b0c      	cmp	r3, #12
 80041f0:	d11c      	bne.n	800422c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041f2:	4b44      	ldr	r3, [pc, #272]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d116      	bne.n	800422c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041fe:	4b41      	ldr	r3, [pc, #260]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d005      	beq.n	8004216 <HAL_RCC_OscConfig+0x186>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	2b01      	cmp	r3, #1
 8004210:	d001      	beq.n	8004216 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e1d3      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004216:	4b3b      	ldr	r3, [pc, #236]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	4937      	ldr	r1, [pc, #220]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004226:	4313      	orrs	r3, r2
 8004228:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800422a:	e03a      	b.n	80042a2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d020      	beq.n	8004276 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004234:	4b34      	ldr	r3, [pc, #208]	@ (8004308 <HAL_RCC_OscConfig+0x278>)
 8004236:	2201      	movs	r2, #1
 8004238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423a:	f7fd ff8f 	bl	800215c <HAL_GetTick>
 800423e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004240:	e008      	b.n	8004254 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004242:	f7fd ff8b 	bl	800215c <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d901      	bls.n	8004254 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e1b4      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004254:	4b2b      	ldr	r3, [pc, #172]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b00      	cmp	r3, #0
 800425e:	d0f0      	beq.n	8004242 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004260:	4b28      	ldr	r3, [pc, #160]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	691b      	ldr	r3, [r3, #16]
 800426c:	00db      	lsls	r3, r3, #3
 800426e:	4925      	ldr	r1, [pc, #148]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004270:	4313      	orrs	r3, r2
 8004272:	600b      	str	r3, [r1, #0]
 8004274:	e015      	b.n	80042a2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004276:	4b24      	ldr	r3, [pc, #144]	@ (8004308 <HAL_RCC_OscConfig+0x278>)
 8004278:	2200      	movs	r2, #0
 800427a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800427c:	f7fd ff6e 	bl	800215c <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004282:	e008      	b.n	8004296 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004284:	f7fd ff6a 	bl	800215c <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b02      	cmp	r3, #2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e193      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004296:	4b1b      	ldr	r3, [pc, #108]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1f0      	bne.n	8004284 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0308 	and.w	r3, r3, #8
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d036      	beq.n	800431c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d016      	beq.n	80042e4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042b6:	4b15      	ldr	r3, [pc, #84]	@ (800430c <HAL_RCC_OscConfig+0x27c>)
 80042b8:	2201      	movs	r2, #1
 80042ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042bc:	f7fd ff4e 	bl	800215c <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042c4:	f7fd ff4a 	bl	800215c <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e173      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004304 <HAL_RCC_OscConfig+0x274>)
 80042d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d0f0      	beq.n	80042c4 <HAL_RCC_OscConfig+0x234>
 80042e2:	e01b      	b.n	800431c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042e4:	4b09      	ldr	r3, [pc, #36]	@ (800430c <HAL_RCC_OscConfig+0x27c>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ea:	f7fd ff37 	bl	800215c <HAL_GetTick>
 80042ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042f0:	e00e      	b.n	8004310 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042f2:	f7fd ff33 	bl	800215c <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d907      	bls.n	8004310 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e15c      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
 8004304:	40023800 	.word	0x40023800
 8004308:	42470000 	.word	0x42470000
 800430c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004310:	4b8a      	ldr	r3, [pc, #552]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 8004312:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004314:	f003 0302 	and.w	r3, r3, #2
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1ea      	bne.n	80042f2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0304 	and.w	r3, r3, #4
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 8097 	beq.w	8004458 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800432a:	2300      	movs	r3, #0
 800432c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800432e:	4b83      	ldr	r3, [pc, #524]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 8004330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d10f      	bne.n	800435a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800433a:	2300      	movs	r3, #0
 800433c:	60bb      	str	r3, [r7, #8]
 800433e:	4b7f      	ldr	r3, [pc, #508]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 8004340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004342:	4a7e      	ldr	r2, [pc, #504]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 8004344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004348:	6413      	str	r3, [r2, #64]	@ 0x40
 800434a:	4b7c      	ldr	r3, [pc, #496]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 800434c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004352:	60bb      	str	r3, [r7, #8]
 8004354:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004356:	2301      	movs	r3, #1
 8004358:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800435a:	4b79      	ldr	r3, [pc, #484]	@ (8004540 <HAL_RCC_OscConfig+0x4b0>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004362:	2b00      	cmp	r3, #0
 8004364:	d118      	bne.n	8004398 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004366:	4b76      	ldr	r3, [pc, #472]	@ (8004540 <HAL_RCC_OscConfig+0x4b0>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a75      	ldr	r2, [pc, #468]	@ (8004540 <HAL_RCC_OscConfig+0x4b0>)
 800436c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004370:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004372:	f7fd fef3 	bl	800215c <HAL_GetTick>
 8004376:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004378:	e008      	b.n	800438c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800437a:	f7fd feef 	bl	800215c <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b02      	cmp	r3, #2
 8004386:	d901      	bls.n	800438c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e118      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800438c:	4b6c      	ldr	r3, [pc, #432]	@ (8004540 <HAL_RCC_OscConfig+0x4b0>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004394:	2b00      	cmp	r3, #0
 8004396:	d0f0      	beq.n	800437a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d106      	bne.n	80043ae <HAL_RCC_OscConfig+0x31e>
 80043a0:	4b66      	ldr	r3, [pc, #408]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80043a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043a4:	4a65      	ldr	r2, [pc, #404]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80043a6:	f043 0301 	orr.w	r3, r3, #1
 80043aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80043ac:	e01c      	b.n	80043e8 <HAL_RCC_OscConfig+0x358>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	2b05      	cmp	r3, #5
 80043b4:	d10c      	bne.n	80043d0 <HAL_RCC_OscConfig+0x340>
 80043b6:	4b61      	ldr	r3, [pc, #388]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80043b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ba:	4a60      	ldr	r2, [pc, #384]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80043bc:	f043 0304 	orr.w	r3, r3, #4
 80043c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80043c2:	4b5e      	ldr	r3, [pc, #376]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80043c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c6:	4a5d      	ldr	r2, [pc, #372]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80043c8:	f043 0301 	orr.w	r3, r3, #1
 80043cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80043ce:	e00b      	b.n	80043e8 <HAL_RCC_OscConfig+0x358>
 80043d0:	4b5a      	ldr	r3, [pc, #360]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80043d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043d4:	4a59      	ldr	r2, [pc, #356]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80043d6:	f023 0301 	bic.w	r3, r3, #1
 80043da:	6713      	str	r3, [r2, #112]	@ 0x70
 80043dc:	4b57      	ldr	r3, [pc, #348]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80043de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e0:	4a56      	ldr	r2, [pc, #344]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80043e2:	f023 0304 	bic.w	r3, r3, #4
 80043e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d015      	beq.n	800441c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f0:	f7fd feb4 	bl	800215c <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043f6:	e00a      	b.n	800440e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043f8:	f7fd feb0 	bl	800215c <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004406:	4293      	cmp	r3, r2
 8004408:	d901      	bls.n	800440e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e0d7      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800440e:	4b4b      	ldr	r3, [pc, #300]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 8004410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004412:	f003 0302 	and.w	r3, r3, #2
 8004416:	2b00      	cmp	r3, #0
 8004418:	d0ee      	beq.n	80043f8 <HAL_RCC_OscConfig+0x368>
 800441a:	e014      	b.n	8004446 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800441c:	f7fd fe9e 	bl	800215c <HAL_GetTick>
 8004420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004422:	e00a      	b.n	800443a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004424:	f7fd fe9a 	bl	800215c <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004432:	4293      	cmp	r3, r2
 8004434:	d901      	bls.n	800443a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e0c1      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800443a:	4b40      	ldr	r3, [pc, #256]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 800443c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d1ee      	bne.n	8004424 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004446:	7dfb      	ldrb	r3, [r7, #23]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d105      	bne.n	8004458 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800444c:	4b3b      	ldr	r3, [pc, #236]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 800444e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004450:	4a3a      	ldr	r2, [pc, #232]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 8004452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004456:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	2b00      	cmp	r3, #0
 800445e:	f000 80ad 	beq.w	80045bc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004462:	4b36      	ldr	r3, [pc, #216]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 030c 	and.w	r3, r3, #12
 800446a:	2b08      	cmp	r3, #8
 800446c:	d060      	beq.n	8004530 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	2b02      	cmp	r3, #2
 8004474:	d145      	bne.n	8004502 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004476:	4b33      	ldr	r3, [pc, #204]	@ (8004544 <HAL_RCC_OscConfig+0x4b4>)
 8004478:	2200      	movs	r2, #0
 800447a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800447c:	f7fd fe6e 	bl	800215c <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004484:	f7fd fe6a 	bl	800215c <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b02      	cmp	r3, #2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e093      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004496:	4b29      	ldr	r3, [pc, #164]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1f0      	bne.n	8004484 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	69da      	ldr	r2, [r3, #28]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b0:	019b      	lsls	r3, r3, #6
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b8:	085b      	lsrs	r3, r3, #1
 80044ba:	3b01      	subs	r3, #1
 80044bc:	041b      	lsls	r3, r3, #16
 80044be:	431a      	orrs	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c4:	061b      	lsls	r3, r3, #24
 80044c6:	431a      	orrs	r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044cc:	071b      	lsls	r3, r3, #28
 80044ce:	491b      	ldr	r1, [pc, #108]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004544 <HAL_RCC_OscConfig+0x4b4>)
 80044d6:	2201      	movs	r2, #1
 80044d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044da:	f7fd fe3f 	bl	800215c <HAL_GetTick>
 80044de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044e0:	e008      	b.n	80044f4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044e2:	f7fd fe3b 	bl	800215c <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d901      	bls.n	80044f4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e064      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044f4:	4b11      	ldr	r3, [pc, #68]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d0f0      	beq.n	80044e2 <HAL_RCC_OscConfig+0x452>
 8004500:	e05c      	b.n	80045bc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004502:	4b10      	ldr	r3, [pc, #64]	@ (8004544 <HAL_RCC_OscConfig+0x4b4>)
 8004504:	2200      	movs	r2, #0
 8004506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004508:	f7fd fe28 	bl	800215c <HAL_GetTick>
 800450c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004510:	f7fd fe24 	bl	800215c <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b02      	cmp	r3, #2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e04d      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004522:	4b06      	ldr	r3, [pc, #24]	@ (800453c <HAL_RCC_OscConfig+0x4ac>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d1f0      	bne.n	8004510 <HAL_RCC_OscConfig+0x480>
 800452e:	e045      	b.n	80045bc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	2b01      	cmp	r3, #1
 8004536:	d107      	bne.n	8004548 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e040      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
 800453c:	40023800 	.word	0x40023800
 8004540:	40007000 	.word	0x40007000
 8004544:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004548:	4b1f      	ldr	r3, [pc, #124]	@ (80045c8 <HAL_RCC_OscConfig+0x538>)
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d030      	beq.n	80045b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004560:	429a      	cmp	r2, r3
 8004562:	d129      	bne.n	80045b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800456e:	429a      	cmp	r2, r3
 8004570:	d122      	bne.n	80045b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004578:	4013      	ands	r3, r2
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800457e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004580:	4293      	cmp	r3, r2
 8004582:	d119      	bne.n	80045b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800458e:	085b      	lsrs	r3, r3, #1
 8004590:	3b01      	subs	r3, #1
 8004592:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004594:	429a      	cmp	r2, r3
 8004596:	d10f      	bne.n	80045b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d107      	bne.n	80045b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d001      	beq.n	80045bc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e000      	b.n	80045be <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3718      	adds	r7, #24
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	40023800 	.word	0x40023800

080045cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b082      	sub	sp, #8
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e041      	b.n	8004662 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d106      	bne.n	80045f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7fd fb60 	bl	8001cb8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2202      	movs	r2, #2
 80045fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	3304      	adds	r3, #4
 8004608:	4619      	mov	r1, r3
 800460a:	4610      	mov	r0, r2
 800460c:	f000 f8f0 	bl	80047f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3708      	adds	r7, #8
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
	...

0800466c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004678:	2300      	movs	r3, #0
 800467a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004682:	2b01      	cmp	r3, #1
 8004684:	d101      	bne.n	800468a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004686:	2302      	movs	r3, #2
 8004688:	e0ae      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2201      	movs	r2, #1
 800468e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b0c      	cmp	r3, #12
 8004696:	f200 809f 	bhi.w	80047d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800469a:	a201      	add	r2, pc, #4	@ (adr r2, 80046a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800469c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a0:	080046d5 	.word	0x080046d5
 80046a4:	080047d9 	.word	0x080047d9
 80046a8:	080047d9 	.word	0x080047d9
 80046ac:	080047d9 	.word	0x080047d9
 80046b0:	08004715 	.word	0x08004715
 80046b4:	080047d9 	.word	0x080047d9
 80046b8:	080047d9 	.word	0x080047d9
 80046bc:	080047d9 	.word	0x080047d9
 80046c0:	08004757 	.word	0x08004757
 80046c4:	080047d9 	.word	0x080047d9
 80046c8:	080047d9 	.word	0x080047d9
 80046cc:	080047d9 	.word	0x080047d9
 80046d0:	08004797 	.word	0x08004797
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68b9      	ldr	r1, [r7, #8]
 80046da:	4618      	mov	r0, r3
 80046dc:	f000 f934 	bl	8004948 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	699a      	ldr	r2, [r3, #24]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f042 0208 	orr.w	r2, r2, #8
 80046ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	699a      	ldr	r2, [r3, #24]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f022 0204 	bic.w	r2, r2, #4
 80046fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6999      	ldr	r1, [r3, #24]
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	691a      	ldr	r2, [r3, #16]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	619a      	str	r2, [r3, #24]
      break;
 8004712:	e064      	b.n	80047de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68b9      	ldr	r1, [r7, #8]
 800471a:	4618      	mov	r0, r3
 800471c:	f000 f984 	bl	8004a28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	699a      	ldr	r2, [r3, #24]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800472e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	699a      	ldr	r2, [r3, #24]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800473e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6999      	ldr	r1, [r3, #24]
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	021a      	lsls	r2, r3, #8
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	430a      	orrs	r2, r1
 8004752:	619a      	str	r2, [r3, #24]
      break;
 8004754:	e043      	b.n	80047de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68b9      	ldr	r1, [r7, #8]
 800475c:	4618      	mov	r0, r3
 800475e:	f000 f9d9 	bl	8004b14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	69da      	ldr	r2, [r3, #28]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f042 0208 	orr.w	r2, r2, #8
 8004770:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	69da      	ldr	r2, [r3, #28]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f022 0204 	bic.w	r2, r2, #4
 8004780:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	69d9      	ldr	r1, [r3, #28]
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	691a      	ldr	r2, [r3, #16]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	430a      	orrs	r2, r1
 8004792:	61da      	str	r2, [r3, #28]
      break;
 8004794:	e023      	b.n	80047de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68b9      	ldr	r1, [r7, #8]
 800479c:	4618      	mov	r0, r3
 800479e:	f000 fa2d 	bl	8004bfc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	69da      	ldr	r2, [r3, #28]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	69da      	ldr	r2, [r3, #28]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	69d9      	ldr	r1, [r3, #28]
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	021a      	lsls	r2, r3, #8
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	430a      	orrs	r2, r1
 80047d4:	61da      	str	r2, [r3, #28]
      break;
 80047d6:	e002      	b.n	80047de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	75fb      	strb	r3, [r7, #23]
      break;
 80047dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a46      	ldr	r2, [pc, #280]	@ (800491c <TIM_Base_SetConfig+0x12c>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d013      	beq.n	8004830 <TIM_Base_SetConfig+0x40>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800480e:	d00f      	beq.n	8004830 <TIM_Base_SetConfig+0x40>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a43      	ldr	r2, [pc, #268]	@ (8004920 <TIM_Base_SetConfig+0x130>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d00b      	beq.n	8004830 <TIM_Base_SetConfig+0x40>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a42      	ldr	r2, [pc, #264]	@ (8004924 <TIM_Base_SetConfig+0x134>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d007      	beq.n	8004830 <TIM_Base_SetConfig+0x40>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a41      	ldr	r2, [pc, #260]	@ (8004928 <TIM_Base_SetConfig+0x138>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d003      	beq.n	8004830 <TIM_Base_SetConfig+0x40>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a40      	ldr	r2, [pc, #256]	@ (800492c <TIM_Base_SetConfig+0x13c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d108      	bne.n	8004842 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004836:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	4313      	orrs	r3, r2
 8004840:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a35      	ldr	r2, [pc, #212]	@ (800491c <TIM_Base_SetConfig+0x12c>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d02b      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004850:	d027      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a32      	ldr	r2, [pc, #200]	@ (8004920 <TIM_Base_SetConfig+0x130>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d023      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a31      	ldr	r2, [pc, #196]	@ (8004924 <TIM_Base_SetConfig+0x134>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d01f      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a30      	ldr	r2, [pc, #192]	@ (8004928 <TIM_Base_SetConfig+0x138>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d01b      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a2f      	ldr	r2, [pc, #188]	@ (800492c <TIM_Base_SetConfig+0x13c>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d017      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a2e      	ldr	r2, [pc, #184]	@ (8004930 <TIM_Base_SetConfig+0x140>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d013      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a2d      	ldr	r2, [pc, #180]	@ (8004934 <TIM_Base_SetConfig+0x144>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d00f      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a2c      	ldr	r2, [pc, #176]	@ (8004938 <TIM_Base_SetConfig+0x148>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d00b      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a2b      	ldr	r2, [pc, #172]	@ (800493c <TIM_Base_SetConfig+0x14c>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d007      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a2a      	ldr	r2, [pc, #168]	@ (8004940 <TIM_Base_SetConfig+0x150>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d003      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a29      	ldr	r2, [pc, #164]	@ (8004944 <TIM_Base_SetConfig+0x154>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d108      	bne.n	80048b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	4313      	orrs	r3, r2
 80048c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	68fa      	ldr	r2, [r7, #12]
 80048c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	689a      	ldr	r2, [r3, #8]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a10      	ldr	r2, [pc, #64]	@ (800491c <TIM_Base_SetConfig+0x12c>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d003      	beq.n	80048e8 <TIM_Base_SetConfig+0xf8>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a12      	ldr	r2, [pc, #72]	@ (800492c <TIM_Base_SetConfig+0x13c>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d103      	bne.n	80048f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	691a      	ldr	r2, [r3, #16]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d105      	bne.n	800490e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	f023 0201 	bic.w	r2, r3, #1
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	611a      	str	r2, [r3, #16]
  }
}
 800490e:	bf00      	nop
 8004910:	3714      	adds	r7, #20
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	40010000 	.word	0x40010000
 8004920:	40000400 	.word	0x40000400
 8004924:	40000800 	.word	0x40000800
 8004928:	40000c00 	.word	0x40000c00
 800492c:	40010400 	.word	0x40010400
 8004930:	40014000 	.word	0x40014000
 8004934:	40014400 	.word	0x40014400
 8004938:	40014800 	.word	0x40014800
 800493c:	40001800 	.word	0x40001800
 8004940:	40001c00 	.word	0x40001c00
 8004944:	40002000 	.word	0x40002000

08004948 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004948:	b480      	push	{r7}
 800494a:	b087      	sub	sp, #28
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a1b      	ldr	r3, [r3, #32]
 8004956:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a1b      	ldr	r3, [r3, #32]
 800495c:	f023 0201 	bic.w	r2, r3, #1
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004976:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f023 0303 	bic.w	r3, r3, #3
 800497e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	68fa      	ldr	r2, [r7, #12]
 8004986:	4313      	orrs	r3, r2
 8004988:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	f023 0302 	bic.w	r3, r3, #2
 8004990:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	4313      	orrs	r3, r2
 800499a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a20      	ldr	r2, [pc, #128]	@ (8004a20 <TIM_OC1_SetConfig+0xd8>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d003      	beq.n	80049ac <TIM_OC1_SetConfig+0x64>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a1f      	ldr	r2, [pc, #124]	@ (8004a24 <TIM_OC1_SetConfig+0xdc>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d10c      	bne.n	80049c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	f023 0308 	bic.w	r3, r3, #8
 80049b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	697a      	ldr	r2, [r7, #20]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	f023 0304 	bic.w	r3, r3, #4
 80049c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a15      	ldr	r2, [pc, #84]	@ (8004a20 <TIM_OC1_SetConfig+0xd8>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d003      	beq.n	80049d6 <TIM_OC1_SetConfig+0x8e>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a14      	ldr	r2, [pc, #80]	@ (8004a24 <TIM_OC1_SetConfig+0xdc>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d111      	bne.n	80049fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	621a      	str	r2, [r3, #32]
}
 8004a14:	bf00      	nop
 8004a16:	371c      	adds	r7, #28
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr
 8004a20:	40010000 	.word	0x40010000
 8004a24:	40010400 	.word	0x40010400

08004a28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	f023 0210 	bic.w	r2, r3, #16
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	021b      	lsls	r3, r3, #8
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f023 0320 	bic.w	r3, r3, #32
 8004a72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a22      	ldr	r2, [pc, #136]	@ (8004b0c <TIM_OC2_SetConfig+0xe4>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d003      	beq.n	8004a90 <TIM_OC2_SetConfig+0x68>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a21      	ldr	r2, [pc, #132]	@ (8004b10 <TIM_OC2_SetConfig+0xe8>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d10d      	bne.n	8004aac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	011b      	lsls	r3, r3, #4
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004aaa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a17      	ldr	r2, [pc, #92]	@ (8004b0c <TIM_OC2_SetConfig+0xe4>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d003      	beq.n	8004abc <TIM_OC2_SetConfig+0x94>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a16      	ldr	r2, [pc, #88]	@ (8004b10 <TIM_OC2_SetConfig+0xe8>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d113      	bne.n	8004ae4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ac2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004aca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	685a      	ldr	r2, [r3, #4]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	621a      	str	r2, [r3, #32]
}
 8004afe:	bf00      	nop
 8004b00:	371c      	adds	r7, #28
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	40010000 	.word	0x40010000
 8004b10:	40010400 	.word	0x40010400

08004b14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b087      	sub	sp, #28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a1b      	ldr	r3, [r3, #32]
 8004b28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	69db      	ldr	r3, [r3, #28]
 8004b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f023 0303 	bic.w	r3, r3, #3
 8004b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	021b      	lsls	r3, r3, #8
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a21      	ldr	r2, [pc, #132]	@ (8004bf4 <TIM_OC3_SetConfig+0xe0>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d003      	beq.n	8004b7a <TIM_OC3_SetConfig+0x66>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a20      	ldr	r2, [pc, #128]	@ (8004bf8 <TIM_OC3_SetConfig+0xe4>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d10d      	bne.n	8004b96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	021b      	lsls	r3, r3, #8
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a16      	ldr	r2, [pc, #88]	@ (8004bf4 <TIM_OC3_SetConfig+0xe0>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d003      	beq.n	8004ba6 <TIM_OC3_SetConfig+0x92>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a15      	ldr	r2, [pc, #84]	@ (8004bf8 <TIM_OC3_SetConfig+0xe4>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d113      	bne.n	8004bce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	011b      	lsls	r3, r3, #4
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	011b      	lsls	r3, r3, #4
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	693a      	ldr	r2, [r7, #16]
 8004bd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	685a      	ldr	r2, [r3, #4]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	621a      	str	r2, [r3, #32]
}
 8004be8:	bf00      	nop
 8004bea:	371c      	adds	r7, #28
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr
 8004bf4:	40010000 	.word	0x40010000
 8004bf8:	40010400 	.word	0x40010400

08004bfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b087      	sub	sp, #28
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a1b      	ldr	r3, [r3, #32]
 8004c10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	69db      	ldr	r3, [r3, #28]
 8004c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	021b      	lsls	r3, r3, #8
 8004c3a:	68fa      	ldr	r2, [r7, #12]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	031b      	lsls	r3, r3, #12
 8004c4e:	693a      	ldr	r2, [r7, #16]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a12      	ldr	r2, [pc, #72]	@ (8004ca0 <TIM_OC4_SetConfig+0xa4>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d003      	beq.n	8004c64 <TIM_OC4_SetConfig+0x68>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a11      	ldr	r2, [pc, #68]	@ (8004ca4 <TIM_OC4_SetConfig+0xa8>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d109      	bne.n	8004c78 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	695b      	ldr	r3, [r3, #20]
 8004c70:	019b      	lsls	r3, r3, #6
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	685a      	ldr	r2, [r3, #4]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	621a      	str	r2, [r3, #32]
}
 8004c92:	bf00      	nop
 8004c94:	371c      	adds	r7, #28
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	40010000 	.word	0x40010000
 8004ca4:	40010400 	.word	0x40010400

08004ca8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d101      	bne.n	8004cc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cbc:	2302      	movs	r3, #2
 8004cbe:	e05a      	b.n	8004d76 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ce6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68fa      	ldr	r2, [r7, #12]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68fa      	ldr	r2, [r7, #12]
 8004cf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a21      	ldr	r2, [pc, #132]	@ (8004d84 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d022      	beq.n	8004d4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d0c:	d01d      	beq.n	8004d4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a1d      	ldr	r2, [pc, #116]	@ (8004d88 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d018      	beq.n	8004d4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a1b      	ldr	r2, [pc, #108]	@ (8004d8c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d013      	beq.n	8004d4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a1a      	ldr	r2, [pc, #104]	@ (8004d90 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d00e      	beq.n	8004d4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a18      	ldr	r2, [pc, #96]	@ (8004d94 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d009      	beq.n	8004d4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a17      	ldr	r2, [pc, #92]	@ (8004d98 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d004      	beq.n	8004d4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a15      	ldr	r2, [pc, #84]	@ (8004d9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d10c      	bne.n	8004d64 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	68ba      	ldr	r2, [r7, #8]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68ba      	ldr	r2, [r7, #8]
 8004d62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3714      	adds	r7, #20
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	40010000 	.word	0x40010000
 8004d88:	40000400 	.word	0x40000400
 8004d8c:	40000800 	.word	0x40000800
 8004d90:	40000c00 	.word	0x40000c00
 8004d94:	40010400 	.word	0x40010400
 8004d98:	40014000 	.word	0x40014000
 8004d9c:	40001800 	.word	0x40001800

08004da0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d101      	bne.n	8004db2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e042      	b.n	8004e38 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d106      	bne.n	8004dcc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f7fc fff0 	bl	8001dac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2224      	movs	r2, #36	@ 0x24
 8004dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68da      	ldr	r2, [r3, #12]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004de2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f000 f973 	bl	80050d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	691a      	ldr	r2, [r3, #16]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004df8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	695a      	ldr	r2, [r3, #20]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68da      	ldr	r2, [r3, #12]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2220      	movs	r2, #32
 8004e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2220      	movs	r2, #32
 8004e2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3708      	adds	r7, #8
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b08a      	sub	sp, #40	@ 0x28
 8004e44:	af02      	add	r7, sp, #8
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	603b      	str	r3, [r7, #0]
 8004e4c:	4613      	mov	r3, r2
 8004e4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e50:	2300      	movs	r3, #0
 8004e52:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	2b20      	cmp	r3, #32
 8004e5e:	d175      	bne.n	8004f4c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d002      	beq.n	8004e6c <HAL_UART_Transmit+0x2c>
 8004e66:	88fb      	ldrh	r3, [r7, #6]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d101      	bne.n	8004e70 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e06e      	b.n	8004f4e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2221      	movs	r2, #33	@ 0x21
 8004e7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e7e:	f7fd f96d 	bl	800215c <HAL_GetTick>
 8004e82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	88fa      	ldrh	r2, [r7, #6]
 8004e88:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	88fa      	ldrh	r2, [r7, #6]
 8004e8e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e98:	d108      	bne.n	8004eac <HAL_UART_Transmit+0x6c>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d104      	bne.n	8004eac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	61bb      	str	r3, [r7, #24]
 8004eaa:	e003      	b.n	8004eb4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004eb4:	e02e      	b.n	8004f14 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	9300      	str	r3, [sp, #0]
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	2180      	movs	r1, #128	@ 0x80
 8004ec0:	68f8      	ldr	r0, [r7, #12]
 8004ec2:	f000 f848 	bl	8004f56 <UART_WaitOnFlagUntilTimeout>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d005      	beq.n	8004ed8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2220      	movs	r2, #32
 8004ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e03a      	b.n	8004f4e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10b      	bne.n	8004ef6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	881b      	ldrh	r3, [r3, #0]
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004eec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	3302      	adds	r3, #2
 8004ef2:	61bb      	str	r3, [r7, #24]
 8004ef4:	e007      	b.n	8004f06 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	781a      	ldrb	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	3301      	adds	r3, #1
 8004f04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	b29a      	uxth	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1cb      	bne.n	8004eb6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	9300      	str	r3, [sp, #0]
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	2200      	movs	r2, #0
 8004f26:	2140      	movs	r1, #64	@ 0x40
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 f814 	bl	8004f56 <UART_WaitOnFlagUntilTimeout>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d005      	beq.n	8004f40 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2220      	movs	r2, #32
 8004f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e006      	b.n	8004f4e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2220      	movs	r2, #32
 8004f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	e000      	b.n	8004f4e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004f4c:	2302      	movs	r3, #2
  }
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3720      	adds	r7, #32
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b086      	sub	sp, #24
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	60f8      	str	r0, [r7, #12]
 8004f5e:	60b9      	str	r1, [r7, #8]
 8004f60:	603b      	str	r3, [r7, #0]
 8004f62:	4613      	mov	r3, r2
 8004f64:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f66:	e03b      	b.n	8004fe0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f68:	6a3b      	ldr	r3, [r7, #32]
 8004f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f6e:	d037      	beq.n	8004fe0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f70:	f7fd f8f4 	bl	800215c <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	6a3a      	ldr	r2, [r7, #32]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d302      	bcc.n	8004f86 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f80:	6a3b      	ldr	r3, [r7, #32]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e03a      	b.n	8005000 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	f003 0304 	and.w	r3, r3, #4
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d023      	beq.n	8004fe0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	2b80      	cmp	r3, #128	@ 0x80
 8004f9c:	d020      	beq.n	8004fe0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	2b40      	cmp	r3, #64	@ 0x40
 8004fa2:	d01d      	beq.n	8004fe0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0308 	and.w	r3, r3, #8
 8004fae:	2b08      	cmp	r3, #8
 8004fb0:	d116      	bne.n	8004fe0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	617b      	str	r3, [r7, #20]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	617b      	str	r3, [r7, #20]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	617b      	str	r3, [r7, #20]
 8004fc6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fc8:	68f8      	ldr	r0, [r7, #12]
 8004fca:	f000 f81d 	bl	8005008 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2208      	movs	r2, #8
 8004fd2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e00f      	b.n	8005000 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	68ba      	ldr	r2, [r7, #8]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	bf0c      	ite	eq
 8004ff0:	2301      	moveq	r3, #1
 8004ff2:	2300      	movne	r3, #0
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	79fb      	ldrb	r3, [r7, #7]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d0b4      	beq.n	8004f68 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3718      	adds	r7, #24
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005008:	b480      	push	{r7}
 800500a:	b095      	sub	sp, #84	@ 0x54
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	330c      	adds	r3, #12
 8005016:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800501a:	e853 3f00 	ldrex	r3, [r3]
 800501e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005022:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005026:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	330c      	adds	r3, #12
 800502e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005030:	643a      	str	r2, [r7, #64]	@ 0x40
 8005032:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005034:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005036:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005038:	e841 2300 	strex	r3, r2, [r1]
 800503c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800503e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005040:	2b00      	cmp	r3, #0
 8005042:	d1e5      	bne.n	8005010 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	3314      	adds	r3, #20
 800504a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800504c:	6a3b      	ldr	r3, [r7, #32]
 800504e:	e853 3f00 	ldrex	r3, [r3]
 8005052:	61fb      	str	r3, [r7, #28]
   return(result);
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	f023 0301 	bic.w	r3, r3, #1
 800505a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	3314      	adds	r3, #20
 8005062:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005064:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005066:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005068:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800506a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800506c:	e841 2300 	strex	r3, r2, [r1]
 8005070:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1e5      	bne.n	8005044 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507c:	2b01      	cmp	r3, #1
 800507e:	d119      	bne.n	80050b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	330c      	adds	r3, #12
 8005086:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	e853 3f00 	ldrex	r3, [r3]
 800508e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f023 0310 	bic.w	r3, r3, #16
 8005096:	647b      	str	r3, [r7, #68]	@ 0x44
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	330c      	adds	r3, #12
 800509e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050a0:	61ba      	str	r2, [r7, #24]
 80050a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a4:	6979      	ldr	r1, [r7, #20]
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	e841 2300 	strex	r3, r2, [r1]
 80050ac:	613b      	str	r3, [r7, #16]
   return(result);
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1e5      	bne.n	8005080 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2220      	movs	r2, #32
 80050b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80050c2:	bf00      	nop
 80050c4:	3754      	adds	r7, #84	@ 0x54
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
	...

080050d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050d4:	b0c0      	sub	sp, #256	@ 0x100
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80050e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ec:	68d9      	ldr	r1, [r3, #12]
 80050ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	ea40 0301 	orr.w	r3, r0, r1
 80050f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80050fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050fe:	689a      	ldr	r2, [r3, #8]
 8005100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	431a      	orrs	r2, r3
 8005108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	431a      	orrs	r2, r3
 8005110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	4313      	orrs	r3, r2
 8005118:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800511c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005128:	f021 010c 	bic.w	r1, r1, #12
 800512c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005136:	430b      	orrs	r3, r1
 8005138:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800513a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800514a:	6999      	ldr	r1, [r3, #24]
 800514c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	ea40 0301 	orr.w	r3, r0, r1
 8005156:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	4b8f      	ldr	r3, [pc, #572]	@ (800539c <UART_SetConfig+0x2cc>)
 8005160:	429a      	cmp	r2, r3
 8005162:	d005      	beq.n	8005170 <UART_SetConfig+0xa0>
 8005164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	4b8d      	ldr	r3, [pc, #564]	@ (80053a0 <UART_SetConfig+0x2d0>)
 800516c:	429a      	cmp	r2, r3
 800516e:	d104      	bne.n	800517a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005170:	f7fe fd4a 	bl	8003c08 <HAL_RCC_GetPCLK2Freq>
 8005174:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005178:	e003      	b.n	8005182 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800517a:	f7fe fd31 	bl	8003be0 <HAL_RCC_GetPCLK1Freq>
 800517e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005186:	69db      	ldr	r3, [r3, #28]
 8005188:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800518c:	f040 810c 	bne.w	80053a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005190:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005194:	2200      	movs	r2, #0
 8005196:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800519a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800519e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80051a2:	4622      	mov	r2, r4
 80051a4:	462b      	mov	r3, r5
 80051a6:	1891      	adds	r1, r2, r2
 80051a8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80051aa:	415b      	adcs	r3, r3
 80051ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80051ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80051b2:	4621      	mov	r1, r4
 80051b4:	eb12 0801 	adds.w	r8, r2, r1
 80051b8:	4629      	mov	r1, r5
 80051ba:	eb43 0901 	adc.w	r9, r3, r1
 80051be:	f04f 0200 	mov.w	r2, #0
 80051c2:	f04f 0300 	mov.w	r3, #0
 80051c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051d2:	4690      	mov	r8, r2
 80051d4:	4699      	mov	r9, r3
 80051d6:	4623      	mov	r3, r4
 80051d8:	eb18 0303 	adds.w	r3, r8, r3
 80051dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80051e0:	462b      	mov	r3, r5
 80051e2:	eb49 0303 	adc.w	r3, r9, r3
 80051e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80051ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80051f6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80051fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80051fe:	460b      	mov	r3, r1
 8005200:	18db      	adds	r3, r3, r3
 8005202:	653b      	str	r3, [r7, #80]	@ 0x50
 8005204:	4613      	mov	r3, r2
 8005206:	eb42 0303 	adc.w	r3, r2, r3
 800520a:	657b      	str	r3, [r7, #84]	@ 0x54
 800520c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005210:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005214:	f7fb fd98 	bl	8000d48 <__aeabi_uldivmod>
 8005218:	4602      	mov	r2, r0
 800521a:	460b      	mov	r3, r1
 800521c:	4b61      	ldr	r3, [pc, #388]	@ (80053a4 <UART_SetConfig+0x2d4>)
 800521e:	fba3 2302 	umull	r2, r3, r3, r2
 8005222:	095b      	lsrs	r3, r3, #5
 8005224:	011c      	lsls	r4, r3, #4
 8005226:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800522a:	2200      	movs	r2, #0
 800522c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005230:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005234:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005238:	4642      	mov	r2, r8
 800523a:	464b      	mov	r3, r9
 800523c:	1891      	adds	r1, r2, r2
 800523e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005240:	415b      	adcs	r3, r3
 8005242:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005244:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005248:	4641      	mov	r1, r8
 800524a:	eb12 0a01 	adds.w	sl, r2, r1
 800524e:	4649      	mov	r1, r9
 8005250:	eb43 0b01 	adc.w	fp, r3, r1
 8005254:	f04f 0200 	mov.w	r2, #0
 8005258:	f04f 0300 	mov.w	r3, #0
 800525c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005260:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005264:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005268:	4692      	mov	sl, r2
 800526a:	469b      	mov	fp, r3
 800526c:	4643      	mov	r3, r8
 800526e:	eb1a 0303 	adds.w	r3, sl, r3
 8005272:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005276:	464b      	mov	r3, r9
 8005278:	eb4b 0303 	adc.w	r3, fp, r3
 800527c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800528c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005290:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005294:	460b      	mov	r3, r1
 8005296:	18db      	adds	r3, r3, r3
 8005298:	643b      	str	r3, [r7, #64]	@ 0x40
 800529a:	4613      	mov	r3, r2
 800529c:	eb42 0303 	adc.w	r3, r2, r3
 80052a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80052a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80052a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80052aa:	f7fb fd4d 	bl	8000d48 <__aeabi_uldivmod>
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	4611      	mov	r1, r2
 80052b4:	4b3b      	ldr	r3, [pc, #236]	@ (80053a4 <UART_SetConfig+0x2d4>)
 80052b6:	fba3 2301 	umull	r2, r3, r3, r1
 80052ba:	095b      	lsrs	r3, r3, #5
 80052bc:	2264      	movs	r2, #100	@ 0x64
 80052be:	fb02 f303 	mul.w	r3, r2, r3
 80052c2:	1acb      	subs	r3, r1, r3
 80052c4:	00db      	lsls	r3, r3, #3
 80052c6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80052ca:	4b36      	ldr	r3, [pc, #216]	@ (80053a4 <UART_SetConfig+0x2d4>)
 80052cc:	fba3 2302 	umull	r2, r3, r3, r2
 80052d0:	095b      	lsrs	r3, r3, #5
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80052d8:	441c      	add	r4, r3
 80052da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052de:	2200      	movs	r2, #0
 80052e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80052e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80052e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80052ec:	4642      	mov	r2, r8
 80052ee:	464b      	mov	r3, r9
 80052f0:	1891      	adds	r1, r2, r2
 80052f2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80052f4:	415b      	adcs	r3, r3
 80052f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80052fc:	4641      	mov	r1, r8
 80052fe:	1851      	adds	r1, r2, r1
 8005300:	6339      	str	r1, [r7, #48]	@ 0x30
 8005302:	4649      	mov	r1, r9
 8005304:	414b      	adcs	r3, r1
 8005306:	637b      	str	r3, [r7, #52]	@ 0x34
 8005308:	f04f 0200 	mov.w	r2, #0
 800530c:	f04f 0300 	mov.w	r3, #0
 8005310:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005314:	4659      	mov	r1, fp
 8005316:	00cb      	lsls	r3, r1, #3
 8005318:	4651      	mov	r1, sl
 800531a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800531e:	4651      	mov	r1, sl
 8005320:	00ca      	lsls	r2, r1, #3
 8005322:	4610      	mov	r0, r2
 8005324:	4619      	mov	r1, r3
 8005326:	4603      	mov	r3, r0
 8005328:	4642      	mov	r2, r8
 800532a:	189b      	adds	r3, r3, r2
 800532c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005330:	464b      	mov	r3, r9
 8005332:	460a      	mov	r2, r1
 8005334:	eb42 0303 	adc.w	r3, r2, r3
 8005338:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800533c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005348:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800534c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005350:	460b      	mov	r3, r1
 8005352:	18db      	adds	r3, r3, r3
 8005354:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005356:	4613      	mov	r3, r2
 8005358:	eb42 0303 	adc.w	r3, r2, r3
 800535c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800535e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005362:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005366:	f7fb fcef 	bl	8000d48 <__aeabi_uldivmod>
 800536a:	4602      	mov	r2, r0
 800536c:	460b      	mov	r3, r1
 800536e:	4b0d      	ldr	r3, [pc, #52]	@ (80053a4 <UART_SetConfig+0x2d4>)
 8005370:	fba3 1302 	umull	r1, r3, r3, r2
 8005374:	095b      	lsrs	r3, r3, #5
 8005376:	2164      	movs	r1, #100	@ 0x64
 8005378:	fb01 f303 	mul.w	r3, r1, r3
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	00db      	lsls	r3, r3, #3
 8005380:	3332      	adds	r3, #50	@ 0x32
 8005382:	4a08      	ldr	r2, [pc, #32]	@ (80053a4 <UART_SetConfig+0x2d4>)
 8005384:	fba2 2303 	umull	r2, r3, r2, r3
 8005388:	095b      	lsrs	r3, r3, #5
 800538a:	f003 0207 	and.w	r2, r3, #7
 800538e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4422      	add	r2, r4
 8005396:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005398:	e106      	b.n	80055a8 <UART_SetConfig+0x4d8>
 800539a:	bf00      	nop
 800539c:	40011000 	.word	0x40011000
 80053a0:	40011400 	.word	0x40011400
 80053a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053ac:	2200      	movs	r2, #0
 80053ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80053b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80053b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80053ba:	4642      	mov	r2, r8
 80053bc:	464b      	mov	r3, r9
 80053be:	1891      	adds	r1, r2, r2
 80053c0:	6239      	str	r1, [r7, #32]
 80053c2:	415b      	adcs	r3, r3
 80053c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80053c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053ca:	4641      	mov	r1, r8
 80053cc:	1854      	adds	r4, r2, r1
 80053ce:	4649      	mov	r1, r9
 80053d0:	eb43 0501 	adc.w	r5, r3, r1
 80053d4:	f04f 0200 	mov.w	r2, #0
 80053d8:	f04f 0300 	mov.w	r3, #0
 80053dc:	00eb      	lsls	r3, r5, #3
 80053de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053e2:	00e2      	lsls	r2, r4, #3
 80053e4:	4614      	mov	r4, r2
 80053e6:	461d      	mov	r5, r3
 80053e8:	4643      	mov	r3, r8
 80053ea:	18e3      	adds	r3, r4, r3
 80053ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053f0:	464b      	mov	r3, r9
 80053f2:	eb45 0303 	adc.w	r3, r5, r3
 80053f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80053fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005406:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800540a:	f04f 0200 	mov.w	r2, #0
 800540e:	f04f 0300 	mov.w	r3, #0
 8005412:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005416:	4629      	mov	r1, r5
 8005418:	008b      	lsls	r3, r1, #2
 800541a:	4621      	mov	r1, r4
 800541c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005420:	4621      	mov	r1, r4
 8005422:	008a      	lsls	r2, r1, #2
 8005424:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005428:	f7fb fc8e 	bl	8000d48 <__aeabi_uldivmod>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	4b60      	ldr	r3, [pc, #384]	@ (80055b4 <UART_SetConfig+0x4e4>)
 8005432:	fba3 2302 	umull	r2, r3, r3, r2
 8005436:	095b      	lsrs	r3, r3, #5
 8005438:	011c      	lsls	r4, r3, #4
 800543a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800543e:	2200      	movs	r2, #0
 8005440:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005444:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005448:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800544c:	4642      	mov	r2, r8
 800544e:	464b      	mov	r3, r9
 8005450:	1891      	adds	r1, r2, r2
 8005452:	61b9      	str	r1, [r7, #24]
 8005454:	415b      	adcs	r3, r3
 8005456:	61fb      	str	r3, [r7, #28]
 8005458:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800545c:	4641      	mov	r1, r8
 800545e:	1851      	adds	r1, r2, r1
 8005460:	6139      	str	r1, [r7, #16]
 8005462:	4649      	mov	r1, r9
 8005464:	414b      	adcs	r3, r1
 8005466:	617b      	str	r3, [r7, #20]
 8005468:	f04f 0200 	mov.w	r2, #0
 800546c:	f04f 0300 	mov.w	r3, #0
 8005470:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005474:	4659      	mov	r1, fp
 8005476:	00cb      	lsls	r3, r1, #3
 8005478:	4651      	mov	r1, sl
 800547a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800547e:	4651      	mov	r1, sl
 8005480:	00ca      	lsls	r2, r1, #3
 8005482:	4610      	mov	r0, r2
 8005484:	4619      	mov	r1, r3
 8005486:	4603      	mov	r3, r0
 8005488:	4642      	mov	r2, r8
 800548a:	189b      	adds	r3, r3, r2
 800548c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005490:	464b      	mov	r3, r9
 8005492:	460a      	mov	r2, r1
 8005494:	eb42 0303 	adc.w	r3, r2, r3
 8005498:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800549c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80054a8:	f04f 0200 	mov.w	r2, #0
 80054ac:	f04f 0300 	mov.w	r3, #0
 80054b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80054b4:	4649      	mov	r1, r9
 80054b6:	008b      	lsls	r3, r1, #2
 80054b8:	4641      	mov	r1, r8
 80054ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054be:	4641      	mov	r1, r8
 80054c0:	008a      	lsls	r2, r1, #2
 80054c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80054c6:	f7fb fc3f 	bl	8000d48 <__aeabi_uldivmod>
 80054ca:	4602      	mov	r2, r0
 80054cc:	460b      	mov	r3, r1
 80054ce:	4611      	mov	r1, r2
 80054d0:	4b38      	ldr	r3, [pc, #224]	@ (80055b4 <UART_SetConfig+0x4e4>)
 80054d2:	fba3 2301 	umull	r2, r3, r3, r1
 80054d6:	095b      	lsrs	r3, r3, #5
 80054d8:	2264      	movs	r2, #100	@ 0x64
 80054da:	fb02 f303 	mul.w	r3, r2, r3
 80054de:	1acb      	subs	r3, r1, r3
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	3332      	adds	r3, #50	@ 0x32
 80054e4:	4a33      	ldr	r2, [pc, #204]	@ (80055b4 <UART_SetConfig+0x4e4>)
 80054e6:	fba2 2303 	umull	r2, r3, r2, r3
 80054ea:	095b      	lsrs	r3, r3, #5
 80054ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054f0:	441c      	add	r4, r3
 80054f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054f6:	2200      	movs	r2, #0
 80054f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80054fa:	677a      	str	r2, [r7, #116]	@ 0x74
 80054fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005500:	4642      	mov	r2, r8
 8005502:	464b      	mov	r3, r9
 8005504:	1891      	adds	r1, r2, r2
 8005506:	60b9      	str	r1, [r7, #8]
 8005508:	415b      	adcs	r3, r3
 800550a:	60fb      	str	r3, [r7, #12]
 800550c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005510:	4641      	mov	r1, r8
 8005512:	1851      	adds	r1, r2, r1
 8005514:	6039      	str	r1, [r7, #0]
 8005516:	4649      	mov	r1, r9
 8005518:	414b      	adcs	r3, r1
 800551a:	607b      	str	r3, [r7, #4]
 800551c:	f04f 0200 	mov.w	r2, #0
 8005520:	f04f 0300 	mov.w	r3, #0
 8005524:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005528:	4659      	mov	r1, fp
 800552a:	00cb      	lsls	r3, r1, #3
 800552c:	4651      	mov	r1, sl
 800552e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005532:	4651      	mov	r1, sl
 8005534:	00ca      	lsls	r2, r1, #3
 8005536:	4610      	mov	r0, r2
 8005538:	4619      	mov	r1, r3
 800553a:	4603      	mov	r3, r0
 800553c:	4642      	mov	r2, r8
 800553e:	189b      	adds	r3, r3, r2
 8005540:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005542:	464b      	mov	r3, r9
 8005544:	460a      	mov	r2, r1
 8005546:	eb42 0303 	adc.w	r3, r2, r3
 800554a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800554c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	663b      	str	r3, [r7, #96]	@ 0x60
 8005556:	667a      	str	r2, [r7, #100]	@ 0x64
 8005558:	f04f 0200 	mov.w	r2, #0
 800555c:	f04f 0300 	mov.w	r3, #0
 8005560:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005564:	4649      	mov	r1, r9
 8005566:	008b      	lsls	r3, r1, #2
 8005568:	4641      	mov	r1, r8
 800556a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800556e:	4641      	mov	r1, r8
 8005570:	008a      	lsls	r2, r1, #2
 8005572:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005576:	f7fb fbe7 	bl	8000d48 <__aeabi_uldivmod>
 800557a:	4602      	mov	r2, r0
 800557c:	460b      	mov	r3, r1
 800557e:	4b0d      	ldr	r3, [pc, #52]	@ (80055b4 <UART_SetConfig+0x4e4>)
 8005580:	fba3 1302 	umull	r1, r3, r3, r2
 8005584:	095b      	lsrs	r3, r3, #5
 8005586:	2164      	movs	r1, #100	@ 0x64
 8005588:	fb01 f303 	mul.w	r3, r1, r3
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	011b      	lsls	r3, r3, #4
 8005590:	3332      	adds	r3, #50	@ 0x32
 8005592:	4a08      	ldr	r2, [pc, #32]	@ (80055b4 <UART_SetConfig+0x4e4>)
 8005594:	fba2 2303 	umull	r2, r3, r2, r3
 8005598:	095b      	lsrs	r3, r3, #5
 800559a:	f003 020f 	and.w	r2, r3, #15
 800559e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4422      	add	r2, r4
 80055a6:	609a      	str	r2, [r3, #8]
}
 80055a8:	bf00      	nop
 80055aa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80055ae:	46bd      	mov	sp, r7
 80055b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055b4:	51eb851f 	.word	0x51eb851f

080055b8 <arm_mean_q31>:
 80055b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055bc:	ea5f 0891 	movs.w	r8, r1, lsr #2
 80055c0:	468e      	mov	lr, r1
 80055c2:	4691      	mov	r9, r2
 80055c4:	d033      	beq.n	800562e <arm_mean_q31+0x76>
 80055c6:	f100 0110 	add.w	r1, r0, #16
 80055ca:	46c4      	mov	ip, r8
 80055cc:	2200      	movs	r2, #0
 80055ce:	2300      	movs	r3, #0
 80055d0:	f851 7c10 	ldr.w	r7, [r1, #-16]
 80055d4:	f851 6c0c 	ldr.w	r6, [r1, #-12]
 80055d8:	f851 5c08 	ldr.w	r5, [r1, #-8]
 80055dc:	f851 4c04 	ldr.w	r4, [r1, #-4]
 80055e0:	19d2      	adds	r2, r2, r7
 80055e2:	eb43 73e7 	adc.w	r3, r3, r7, asr #31
 80055e6:	1992      	adds	r2, r2, r6
 80055e8:	eb43 73e6 	adc.w	r3, r3, r6, asr #31
 80055ec:	1952      	adds	r2, r2, r5
 80055ee:	eb43 73e5 	adc.w	r3, r3, r5, asr #31
 80055f2:	1912      	adds	r2, r2, r4
 80055f4:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
 80055f8:	f1bc 0c01 	subs.w	ip, ip, #1
 80055fc:	f101 0110 	add.w	r1, r1, #16
 8005600:	d1e6      	bne.n	80055d0 <arm_mean_q31+0x18>
 8005602:	eb00 1008 	add.w	r0, r0, r8, lsl #4
 8005606:	f01e 0103 	ands.w	r1, lr, #3
 800560a:	d006      	beq.n	800561a <arm_mean_q31+0x62>
 800560c:	f850 4b04 	ldr.w	r4, [r0], #4
 8005610:	1912      	adds	r2, r2, r4
 8005612:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
 8005616:	3901      	subs	r1, #1
 8005618:	d1f8      	bne.n	800560c <arm_mean_q31+0x54>
 800561a:	4610      	mov	r0, r2
 800561c:	4672      	mov	r2, lr
 800561e:	4619      	mov	r1, r3
 8005620:	17d3      	asrs	r3, r2, #31
 8005622:	f7fb fb41 	bl	8000ca8 <__aeabi_ldivmod>
 8005626:	f8c9 0000 	str.w	r0, [r9]
 800562a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800562e:	2200      	movs	r2, #0
 8005630:	2300      	movs	r3, #0
 8005632:	e7e8      	b.n	8005606 <arm_mean_q31+0x4e>

08005634 <arm_rfft_fast_init_f32>:
 8005634:	084b      	lsrs	r3, r1, #1
 8005636:	2b80      	cmp	r3, #128	@ 0x80
 8005638:	b410      	push	{r4}
 800563a:	8201      	strh	r1, [r0, #16]
 800563c:	8003      	strh	r3, [r0, #0]
 800563e:	d047      	beq.n	80056d0 <arm_rfft_fast_init_f32+0x9c>
 8005640:	d917      	bls.n	8005672 <arm_rfft_fast_init_f32+0x3e>
 8005642:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005646:	d03d      	beq.n	80056c4 <arm_rfft_fast_init_f32+0x90>
 8005648:	d929      	bls.n	800569e <arm_rfft_fast_init_f32+0x6a>
 800564a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800564e:	d020      	beq.n	8005692 <arm_rfft_fast_init_f32+0x5e>
 8005650:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005654:	d113      	bne.n	800567e <arm_rfft_fast_init_f32+0x4a>
 8005656:	4921      	ldr	r1, [pc, #132]	@ (80056dc <arm_rfft_fast_init_f32+0xa8>)
 8005658:	4a21      	ldr	r2, [pc, #132]	@ (80056e0 <arm_rfft_fast_init_f32+0xac>)
 800565a:	4b22      	ldr	r3, [pc, #136]	@ (80056e4 <arm_rfft_fast_init_f32+0xb0>)
 800565c:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 8005660:	8184      	strh	r4, [r0, #12]
 8005662:	6081      	str	r1, [r0, #8]
 8005664:	6042      	str	r2, [r0, #4]
 8005666:	6143      	str	r3, [r0, #20]
 8005668:	2000      	movs	r0, #0
 800566a:	b240      	sxtb	r0, r0
 800566c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	2b20      	cmp	r3, #32
 8005674:	d01c      	beq.n	80056b0 <arm_rfft_fast_init_f32+0x7c>
 8005676:	2b40      	cmp	r3, #64	@ 0x40
 8005678:	d006      	beq.n	8005688 <arm_rfft_fast_init_f32+0x54>
 800567a:	2b10      	cmp	r3, #16
 800567c:	d01d      	beq.n	80056ba <arm_rfft_fast_init_f32+0x86>
 800567e:	20ff      	movs	r0, #255	@ 0xff
 8005680:	b240      	sxtb	r0, r0
 8005682:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005686:	4770      	bx	lr
 8005688:	2438      	movs	r4, #56	@ 0x38
 800568a:	4917      	ldr	r1, [pc, #92]	@ (80056e8 <arm_rfft_fast_init_f32+0xb4>)
 800568c:	4a17      	ldr	r2, [pc, #92]	@ (80056ec <arm_rfft_fast_init_f32+0xb8>)
 800568e:	4b18      	ldr	r3, [pc, #96]	@ (80056f0 <arm_rfft_fast_init_f32+0xbc>)
 8005690:	e7e6      	b.n	8005660 <arm_rfft_fast_init_f32+0x2c>
 8005692:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8005696:	4917      	ldr	r1, [pc, #92]	@ (80056f4 <arm_rfft_fast_init_f32+0xc0>)
 8005698:	4a17      	ldr	r2, [pc, #92]	@ (80056f8 <arm_rfft_fast_init_f32+0xc4>)
 800569a:	4b18      	ldr	r3, [pc, #96]	@ (80056fc <arm_rfft_fast_init_f32+0xc8>)
 800569c:	e7e0      	b.n	8005660 <arm_rfft_fast_init_f32+0x2c>
 800569e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056a2:	d1ec      	bne.n	800567e <arm_rfft_fast_init_f32+0x4a>
 80056a4:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 80056a8:	4915      	ldr	r1, [pc, #84]	@ (8005700 <arm_rfft_fast_init_f32+0xcc>)
 80056aa:	4a16      	ldr	r2, [pc, #88]	@ (8005704 <arm_rfft_fast_init_f32+0xd0>)
 80056ac:	4b16      	ldr	r3, [pc, #88]	@ (8005708 <arm_rfft_fast_init_f32+0xd4>)
 80056ae:	e7d7      	b.n	8005660 <arm_rfft_fast_init_f32+0x2c>
 80056b0:	2430      	movs	r4, #48	@ 0x30
 80056b2:	4916      	ldr	r1, [pc, #88]	@ (800570c <arm_rfft_fast_init_f32+0xd8>)
 80056b4:	4a16      	ldr	r2, [pc, #88]	@ (8005710 <arm_rfft_fast_init_f32+0xdc>)
 80056b6:	4b17      	ldr	r3, [pc, #92]	@ (8005714 <arm_rfft_fast_init_f32+0xe0>)
 80056b8:	e7d2      	b.n	8005660 <arm_rfft_fast_init_f32+0x2c>
 80056ba:	2414      	movs	r4, #20
 80056bc:	4916      	ldr	r1, [pc, #88]	@ (8005718 <arm_rfft_fast_init_f32+0xe4>)
 80056be:	4a17      	ldr	r2, [pc, #92]	@ (800571c <arm_rfft_fast_init_f32+0xe8>)
 80056c0:	4b17      	ldr	r3, [pc, #92]	@ (8005720 <arm_rfft_fast_init_f32+0xec>)
 80056c2:	e7cd      	b.n	8005660 <arm_rfft_fast_init_f32+0x2c>
 80056c4:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 80056c8:	4916      	ldr	r1, [pc, #88]	@ (8005724 <arm_rfft_fast_init_f32+0xf0>)
 80056ca:	4a17      	ldr	r2, [pc, #92]	@ (8005728 <arm_rfft_fast_init_f32+0xf4>)
 80056cc:	4b17      	ldr	r3, [pc, #92]	@ (800572c <arm_rfft_fast_init_f32+0xf8>)
 80056ce:	e7c7      	b.n	8005660 <arm_rfft_fast_init_f32+0x2c>
 80056d0:	24d0      	movs	r4, #208	@ 0xd0
 80056d2:	4917      	ldr	r1, [pc, #92]	@ (8005730 <arm_rfft_fast_init_f32+0xfc>)
 80056d4:	4a17      	ldr	r2, [pc, #92]	@ (8005734 <arm_rfft_fast_init_f32+0x100>)
 80056d6:	4b18      	ldr	r3, [pc, #96]	@ (8005738 <arm_rfft_fast_init_f32+0x104>)
 80056d8:	e7c2      	b.n	8005660 <arm_rfft_fast_init_f32+0x2c>
 80056da:	bf00      	nop
 80056dc:	08017fcc 	.word	0x08017fcc
 80056e0:	080091c4 	.word	0x080091c4
 80056e4:	0800f334 	.word	0x0800f334
 80056e8:	0800d2c4 	.word	0x0800d2c4
 80056ec:	08019d8c 	.word	0x08019d8c
 80056f0:	0801c27c 	.word	0x0801c27c
 80056f4:	08015cb4 	.word	0x08015cb4
 80056f8:	08013bb4 	.word	0x08013bb4
 80056fc:	0800d334 	.word	0x0800d334
 8005700:	0801bf0c 	.word	0x0801bf0c
 8005704:	08013334 	.word	0x08013334
 8005708:	08019f8c 	.word	0x08019f8c
 800570c:	08016b6c 	.word	0x08016b6c
 8005710:	08015bb4 	.word	0x08015bb4
 8005714:	0800d1c4 	.word	0x0800d1c4
 8005718:	08016ac4 	.word	0x08016ac4
 800571c:	08013b34 	.word	0x08013b34
 8005720:	08016aec 	.word	0x08016aec
 8005724:	0801a78c 	.word	0x0801a78c
 8005728:	08016fcc 	.word	0x08016fcc
 800572c:	0801ab0c 	.word	0x0801ab0c
 8005730:	0801c47c 	.word	0x0801c47c
 8005734:	08016bcc 	.word	0x08016bcc
 8005738:	0801bb0c 	.word	0x0801bb0c

0800573c <arm_rfft_fast_f32>:
 800573c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005740:	8a06      	ldrh	r6, [r0, #16]
 8005742:	0876      	lsrs	r6, r6, #1
 8005744:	4607      	mov	r7, r0
 8005746:	4615      	mov	r5, r2
 8005748:	8006      	strh	r6, [r0, #0]
 800574a:	460c      	mov	r4, r1
 800574c:	2b00      	cmp	r3, #0
 800574e:	d15c      	bne.n	800580a <arm_rfft_fast_f32+0xce>
 8005750:	461a      	mov	r2, r3
 8005752:	2301      	movs	r3, #1
 8005754:	f000 fbe6 	bl	8005f24 <arm_cfft_f32>
 8005758:	edd4 7a00 	vldr	s15, [r4]
 800575c:	ed94 7a01 	vldr	s14, [r4, #4]
 8005760:	883e      	ldrh	r6, [r7, #0]
 8005762:	6978      	ldr	r0, [r7, #20]
 8005764:	ee37 7a07 	vadd.f32	s14, s14, s14
 8005768:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800576c:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8005770:	ee77 6a87 	vadd.f32	s13, s15, s14
 8005774:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005778:	3e01      	subs	r6, #1
 800577a:	ee26 7aa3 	vmul.f32	s14, s13, s7
 800577e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8005782:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8005786:	ed85 7a00 	vstr	s14, [r5]
 800578a:	edc5 7a01 	vstr	s15, [r5, #4]
 800578e:	3010      	adds	r0, #16
 8005790:	f105 0210 	add.w	r2, r5, #16
 8005794:	3b08      	subs	r3, #8
 8005796:	f104 0110 	add.w	r1, r4, #16
 800579a:	ed51 4a02 	vldr	s9, [r1, #-8]
 800579e:	ed93 5a02 	vldr	s10, [r3, #8]
 80057a2:	ed11 7a01 	vldr	s14, [r1, #-4]
 80057a6:	ed10 6a02 	vldr	s12, [r0, #-8]
 80057aa:	edd3 5a03 	vldr	s11, [r3, #12]
 80057ae:	ed50 6a01 	vldr	s13, [r0, #-4]
 80057b2:	ee75 7a64 	vsub.f32	s15, s10, s9
 80057b6:	ee35 4a87 	vadd.f32	s8, s11, s14
 80057ba:	ee35 5a24 	vadd.f32	s10, s10, s9
 80057be:	ee77 5a65 	vsub.f32	s11, s14, s11
 80057c2:	ee66 4a27 	vmul.f32	s9, s12, s15
 80057c6:	ee26 7aa7 	vmul.f32	s14, s13, s15
 80057ca:	ee34 5a85 	vadd.f32	s10, s9, s10
 80057ce:	ee26 6a04 	vmul.f32	s12, s12, s8
 80057d2:	ee66 6a84 	vmul.f32	s13, s13, s8
 80057d6:	ee77 7a25 	vadd.f32	s15, s14, s11
 80057da:	ee76 6a85 	vadd.f32	s13, s13, s10
 80057de:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80057e2:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80057e6:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80057ea:	3e01      	subs	r6, #1
 80057ec:	ed42 6a02 	vstr	s13, [r2, #-8]
 80057f0:	ed42 7a01 	vstr	s15, [r2, #-4]
 80057f4:	f1a3 0308 	sub.w	r3, r3, #8
 80057f8:	f101 0108 	add.w	r1, r1, #8
 80057fc:	f100 0008 	add.w	r0, r0, #8
 8005800:	f102 0208 	add.w	r2, r2, #8
 8005804:	d1c9      	bne.n	800579a <arm_rfft_fast_f32+0x5e>
 8005806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800580a:	edd1 7a00 	vldr	s15, [r1]
 800580e:	edd1 6a01 	vldr	s13, [r1, #4]
 8005812:	6941      	ldr	r1, [r0, #20]
 8005814:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005818:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800581c:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8005820:	ee27 7a23 	vmul.f32	s14, s14, s7
 8005824:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8005828:	3e01      	subs	r6, #1
 800582a:	ed82 7a00 	vstr	s14, [r2]
 800582e:	edc2 7a01 	vstr	s15, [r2, #4]
 8005832:	00f0      	lsls	r0, r6, #3
 8005834:	b3ee      	cbz	r6, 80058b2 <arm_rfft_fast_f32+0x176>
 8005836:	3808      	subs	r0, #8
 8005838:	f101 0e10 	add.w	lr, r1, #16
 800583c:	4420      	add	r0, r4
 800583e:	f104 0110 	add.w	r1, r4, #16
 8005842:	f102 0c10 	add.w	ip, r2, #16
 8005846:	ed90 7a02 	vldr	s14, [r0, #8]
 800584a:	ed51 6a02 	vldr	s13, [r1, #-8]
 800584e:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8005852:	ed90 4a03 	vldr	s8, [r0, #12]
 8005856:	ed11 5a01 	vldr	s10, [r1, #-4]
 800585a:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800585e:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8005862:	ee74 4a05 	vadd.f32	s9, s8, s10
 8005866:	ee26 3a27 	vmul.f32	s6, s12, s15
 800586a:	ee77 6a26 	vadd.f32	s13, s14, s13
 800586e:	ee35 5a44 	vsub.f32	s10, s10, s8
 8005872:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8005876:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800587a:	ee77 7a05 	vadd.f32	s15, s14, s10
 800587e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8005882:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8005886:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800588a:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800588e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8005892:	ee27 7a23 	vmul.f32	s14, s14, s7
 8005896:	3e01      	subs	r6, #1
 8005898:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800589c:	ed4c 7a01 	vstr	s15, [ip, #-4]
 80058a0:	f1a0 0008 	sub.w	r0, r0, #8
 80058a4:	f101 0108 	add.w	r1, r1, #8
 80058a8:	f10e 0e08 	add.w	lr, lr, #8
 80058ac:	f10c 0c08 	add.w	ip, ip, #8
 80058b0:	d1c9      	bne.n	8005846 <arm_rfft_fast_f32+0x10a>
 80058b2:	4638      	mov	r0, r7
 80058b4:	4629      	mov	r1, r5
 80058b6:	461a      	mov	r2, r3
 80058b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058bc:	2301      	movs	r3, #1
 80058be:	f000 bb31 	b.w	8005f24 <arm_cfft_f32>
 80058c2:	bf00      	nop

080058c4 <arm_cfft_radix8by2_f32>:
 80058c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058c8:	ed2d 8b08 	vpush	{d8-d11}
 80058cc:	f8b0 e000 	ldrh.w	lr, [r0]
 80058d0:	6842      	ldr	r2, [r0, #4]
 80058d2:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 80058d6:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 80058da:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 80058de:	4607      	mov	r7, r0
 80058e0:	ea4f 038c 	mov.w	r3, ip, lsl #2
 80058e4:	f000 80af 	beq.w	8005a46 <arm_cfft_radix8by2_f32+0x182>
 80058e8:	3310      	adds	r3, #16
 80058ea:	18ce      	adds	r6, r1, r3
 80058ec:	3210      	adds	r2, #16
 80058ee:	4443      	add	r3, r8
 80058f0:	f101 0510 	add.w	r5, r1, #16
 80058f4:	f108 0410 	add.w	r4, r8, #16
 80058f8:	ed54 1a04 	vldr	s3, [r4, #-16]
 80058fc:	ed13 4a04 	vldr	s8, [r3, #-16]
 8005900:	ed53 3a03 	vldr	s7, [r3, #-12]
 8005904:	ed53 5a02 	vldr	s11, [r3, #-8]
 8005908:	ed13 5a01 	vldr	s10, [r3, #-4]
 800590c:	ed54 6a03 	vldr	s13, [r4, #-12]
 8005910:	ed14 0a02 	vldr	s0, [r4, #-8]
 8005914:	ed16 2a04 	vldr	s4, [r6, #-16]
 8005918:	ed56 2a03 	vldr	s5, [r6, #-12]
 800591c:	ed15 6a03 	vldr	s12, [r5, #-12]
 8005920:	ed15 7a01 	vldr	s14, [r5, #-4]
 8005924:	ed15 3a04 	vldr	s6, [r5, #-16]
 8005928:	ed54 7a01 	vldr	s15, [r4, #-4]
 800592c:	ed56 0a02 	vldr	s1, [r6, #-8]
 8005930:	ed16 1a01 	vldr	s2, [r6, #-4]
 8005934:	ed55 4a02 	vldr	s9, [r5, #-8]
 8005938:	ee73 ba21 	vadd.f32	s23, s6, s3
 800593c:	ee36 ba26 	vadd.f32	s22, s12, s13
 8005940:	ee37 aa27 	vadd.f32	s20, s14, s15
 8005944:	ee72 9a04 	vadd.f32	s19, s4, s8
 8005948:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800594c:	ee31 8a05 	vadd.f32	s16, s2, s10
 8005950:	ee74 aa80 	vadd.f32	s21, s9, s0
 8005954:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8005958:	ed45 ba04 	vstr	s23, [r5, #-16]
 800595c:	ed05 ba03 	vstr	s22, [r5, #-12]
 8005960:	ed45 aa02 	vstr	s21, [r5, #-8]
 8005964:	ed05 aa01 	vstr	s20, [r5, #-4]
 8005968:	ed06 8a01 	vstr	s16, [r6, #-4]
 800596c:	ed46 9a04 	vstr	s19, [r6, #-16]
 8005970:	ed06 9a03 	vstr	s18, [r6, #-12]
 8005974:	ed46 8a02 	vstr	s17, [r6, #-8]
 8005978:	ee76 6a66 	vsub.f32	s13, s12, s13
 800597c:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8005980:	ed12 6a03 	vldr	s12, [r2, #-12]
 8005984:	ed52 2a04 	vldr	s5, [r2, #-16]
 8005988:	ee33 3a61 	vsub.f32	s6, s6, s3
 800598c:	ee34 4a42 	vsub.f32	s8, s8, s4
 8005990:	ee26 8a86 	vmul.f32	s16, s13, s12
 8005994:	ee24 2a06 	vmul.f32	s4, s8, s12
 8005998:	ee63 1a22 	vmul.f32	s3, s6, s5
 800599c:	ee24 4a22 	vmul.f32	s8, s8, s5
 80059a0:	ee23 3a06 	vmul.f32	s6, s6, s12
 80059a4:	ee66 6aa2 	vmul.f32	s13, s13, s5
 80059a8:	ee23 6a86 	vmul.f32	s12, s7, s12
 80059ac:	ee63 3aa2 	vmul.f32	s7, s7, s5
 80059b0:	ee36 6a04 	vadd.f32	s12, s12, s8
 80059b4:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80059b8:	ee72 3a63 	vsub.f32	s7, s4, s7
 80059bc:	ee71 2a88 	vadd.f32	s5, s3, s16
 80059c0:	ed44 6a03 	vstr	s13, [r4, #-12]
 80059c4:	ed44 2a04 	vstr	s5, [r4, #-16]
 80059c8:	ed43 3a04 	vstr	s7, [r3, #-16]
 80059cc:	ed03 6a03 	vstr	s12, [r3, #-12]
 80059d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059d4:	ee75 6ae0 	vsub.f32	s13, s11, s1
 80059d8:	ed12 7a01 	vldr	s14, [r2, #-4]
 80059dc:	ed52 5a02 	vldr	s11, [r2, #-8]
 80059e0:	ee35 6a41 	vsub.f32	s12, s10, s2
 80059e4:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80059e8:	ee67 3a87 	vmul.f32	s7, s15, s14
 80059ec:	ee26 5a87 	vmul.f32	s10, s13, s14
 80059f0:	ee24 4aa5 	vmul.f32	s8, s9, s11
 80059f4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80059f8:	ee64 4a87 	vmul.f32	s9, s9, s14
 80059fc:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8005a00:	ee26 7a07 	vmul.f32	s14, s12, s14
 8005a04:	ee26 6a25 	vmul.f32	s12, s12, s11
 8005a08:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8005a0c:	ee74 5a23 	vadd.f32	s11, s8, s7
 8005a10:	ee35 6a46 	vsub.f32	s12, s10, s12
 8005a14:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005a18:	f1be 0e01 	subs.w	lr, lr, #1
 8005a1c:	ed44 5a02 	vstr	s11, [r4, #-8]
 8005a20:	f105 0510 	add.w	r5, r5, #16
 8005a24:	ed44 7a01 	vstr	s15, [r4, #-4]
 8005a28:	f106 0610 	add.w	r6, r6, #16
 8005a2c:	ed03 6a02 	vstr	s12, [r3, #-8]
 8005a30:	ed03 7a01 	vstr	s14, [r3, #-4]
 8005a34:	f102 0210 	add.w	r2, r2, #16
 8005a38:	f104 0410 	add.w	r4, r4, #16
 8005a3c:	f103 0310 	add.w	r3, r3, #16
 8005a40:	f47f af5a 	bne.w	80058f8 <arm_cfft_radix8by2_f32+0x34>
 8005a44:	687a      	ldr	r2, [r7, #4]
 8005a46:	fa1f f48c 	uxth.w	r4, ip
 8005a4a:	4608      	mov	r0, r1
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	4621      	mov	r1, r4
 8005a50:	f000 fbca 	bl	80061e8 <arm_radix8_butterfly_f32>
 8005a54:	ecbd 8b08 	vpop	{d8-d11}
 8005a58:	4640      	mov	r0, r8
 8005a5a:	4621      	mov	r1, r4
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	2302      	movs	r3, #2
 8005a60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a64:	f000 bbc0 	b.w	80061e8 <arm_radix8_butterfly_f32>

08005a68 <arm_cfft_radix8by4_f32>:
 8005a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a6c:	ed2d 8b0a 	vpush	{d8-d12}
 8005a70:	8802      	ldrh	r2, [r0, #0]
 8005a72:	ed91 6a00 	vldr	s12, [r1]
 8005a76:	b08f      	sub	sp, #60	@ 0x3c
 8005a78:	460f      	mov	r7, r1
 8005a7a:	0852      	lsrs	r2, r2, #1
 8005a7c:	0093      	lsls	r3, r2, #2
 8005a7e:	900c      	str	r0, [sp, #48]	@ 0x30
 8005a80:	9103      	str	r1, [sp, #12]
 8005a82:	6841      	ldr	r1, [r0, #4]
 8005a84:	ed97 7a01 	vldr	s14, [r7, #4]
 8005a88:	4638      	mov	r0, r7
 8005a8a:	4418      	add	r0, r3
 8005a8c:	4606      	mov	r6, r0
 8005a8e:	9009      	str	r0, [sp, #36]	@ 0x24
 8005a90:	4418      	add	r0, r3
 8005a92:	edd0 6a00 	vldr	s13, [r0]
 8005a96:	edd6 3a00 	vldr	s7, [r6]
 8005a9a:	edd6 2a01 	vldr	s5, [r6, #4]
 8005a9e:	edd0 7a01 	vldr	s15, [r0, #4]
 8005aa2:	900a      	str	r0, [sp, #40]	@ 0x28
 8005aa4:	ee76 5a26 	vadd.f32	s11, s12, s13
 8005aa8:	4604      	mov	r4, r0
 8005aaa:	4625      	mov	r5, r4
 8005aac:	441c      	add	r4, r3
 8005aae:	ed94 4a00 	vldr	s8, [r4]
 8005ab2:	ed94 5a01 	vldr	s10, [r4, #4]
 8005ab6:	9401      	str	r4, [sp, #4]
 8005ab8:	ee75 4aa3 	vadd.f32	s9, s11, s7
 8005abc:	4630      	mov	r0, r6
 8005abe:	ee74 4a24 	vadd.f32	s9, s8, s9
 8005ac2:	463e      	mov	r6, r7
 8005ac4:	ee14 ea90 	vmov	lr, s9
 8005ac8:	ee76 6a66 	vsub.f32	s13, s12, s13
 8005acc:	f846 eb08 	str.w	lr, [r6], #8
 8005ad0:	ee37 6a27 	vadd.f32	s12, s14, s15
 8005ad4:	edd0 4a01 	vldr	s9, [r0, #4]
 8005ad8:	9604      	str	r6, [sp, #16]
 8005ada:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ade:	9e01      	ldr	r6, [sp, #4]
 8005ae0:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8005ae4:	ed96 2a01 	vldr	s4, [r6, #4]
 8005ae8:	ee36 7a24 	vadd.f32	s14, s12, s9
 8005aec:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8005af0:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8005af4:	ee36 6a62 	vsub.f32	s12, s12, s5
 8005af8:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8005afc:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8005b00:	ee73 3a45 	vsub.f32	s7, s6, s10
 8005b04:	4604      	mov	r4, r0
 8005b06:	ee36 6a45 	vsub.f32	s12, s12, s10
 8005b0a:	ee75 6a26 	vadd.f32	s13, s10, s13
 8005b0e:	46a3      	mov	fp, r4
 8005b10:	ee37 7a02 	vadd.f32	s14, s14, s4
 8005b14:	ee34 5a84 	vadd.f32	s10, s9, s8
 8005b18:	ee13 8a90 	vmov	r8, s7
 8005b1c:	46a4      	mov	ip, r4
 8005b1e:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8005b22:	ed87 7a01 	vstr	s14, [r7, #4]
 8005b26:	f84b 8b08 	str.w	r8, [fp], #8
 8005b2a:	f1ac 0704 	sub.w	r7, ip, #4
 8005b2e:	ed8c 5a01 	vstr	s10, [ip, #4]
 8005b32:	f101 0c08 	add.w	ip, r1, #8
 8005b36:	462c      	mov	r4, r5
 8005b38:	f8cd c014 	str.w	ip, [sp, #20]
 8005b3c:	ee15 ca90 	vmov	ip, s11
 8005b40:	f844 cb08 	str.w	ip, [r4], #8
 8005b44:	9407      	str	r4, [sp, #28]
 8005b46:	f101 0410 	add.w	r4, r1, #16
 8005b4a:	ed85 6a01 	vstr	s12, [r5, #4]
 8005b4e:	0852      	lsrs	r2, r2, #1
 8005b50:	9402      	str	r4, [sp, #8]
 8005b52:	462c      	mov	r4, r5
 8005b54:	f101 0518 	add.w	r5, r1, #24
 8005b58:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005b5a:	46b2      	mov	sl, r6
 8005b5c:	9506      	str	r5, [sp, #24]
 8005b5e:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8005b62:	3a02      	subs	r2, #2
 8005b64:	ee16 5a90 	vmov	r5, s13
 8005b68:	46b6      	mov	lr, r6
 8005b6a:	4630      	mov	r0, r6
 8005b6c:	0852      	lsrs	r2, r2, #1
 8005b6e:	f84a 5b08 	str.w	r5, [sl], #8
 8005b72:	f1a0 0604 	sub.w	r6, r0, #4
 8005b76:	edce 7a01 	vstr	s15, [lr, #4]
 8005b7a:	9208      	str	r2, [sp, #32]
 8005b7c:	f000 8130 	beq.w	8005de0 <arm_cfft_radix8by4_f32+0x378>
 8005b80:	4691      	mov	r9, r2
 8005b82:	9a03      	ldr	r2, [sp, #12]
 8005b84:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005b88:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8005b8c:	3b08      	subs	r3, #8
 8005b8e:	f102 0510 	add.w	r5, r2, #16
 8005b92:	f101 0c20 	add.w	ip, r1, #32
 8005b96:	f1a4 020c 	sub.w	r2, r4, #12
 8005b9a:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 8005b9e:	4433      	add	r3, r6
 8005ba0:	3410      	adds	r4, #16
 8005ba2:	4650      	mov	r0, sl
 8005ba4:	4659      	mov	r1, fp
 8005ba6:	ed55 3a02 	vldr	s7, [r5, #-8]
 8005baa:	ed14 5a02 	vldr	s10, [r4, #-8]
 8005bae:	ed91 7a00 	vldr	s14, [r1]
 8005bb2:	edd0 7a00 	vldr	s15, [r0]
 8005bb6:	ed15 4a01 	vldr	s8, [r5, #-4]
 8005bba:	ed54 5a01 	vldr	s11, [r4, #-4]
 8005bbe:	edd0 6a01 	vldr	s13, [r0, #4]
 8005bc2:	ed91 6a01 	vldr	s12, [r1, #4]
 8005bc6:	ee33 8a85 	vadd.f32	s16, s7, s10
 8005bca:	ee34 0a25 	vadd.f32	s0, s8, s11
 8005bce:	ee78 4a07 	vadd.f32	s9, s16, s14
 8005bd2:	ee74 5a65 	vsub.f32	s11, s8, s11
 8005bd6:	ee77 4aa4 	vadd.f32	s9, s15, s9
 8005bda:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8005bde:	ed45 4a02 	vstr	s9, [r5, #-8]
 8005be2:	edd1 4a01 	vldr	s9, [r1, #4]
 8005be6:	ed90 4a01 	vldr	s8, [r0, #4]
 8005bea:	ee70 4a24 	vadd.f32	s9, s0, s9
 8005bee:	ee76 aa05 	vadd.f32	s21, s12, s10
 8005bf2:	ee74 4a84 	vadd.f32	s9, s9, s8
 8005bf6:	ee35 aac7 	vsub.f32	s20, s11, s14
 8005bfa:	ed45 4a01 	vstr	s9, [r5, #-4]
 8005bfe:	edd6 1a00 	vldr	s3, [r6]
 8005c02:	edd7 0a00 	vldr	s1, [r7]
 8005c06:	ed92 4a02 	vldr	s8, [r2, #8]
 8005c0a:	edd3 3a02 	vldr	s7, [r3, #8]
 8005c0e:	ed93 2a01 	vldr	s4, [r3, #4]
 8005c12:	ed16 1a01 	vldr	s2, [r6, #-4]
 8005c16:	edd2 2a01 	vldr	s5, [r2, #4]
 8005c1a:	ed57 9a01 	vldr	s19, [r7, #-4]
 8005c1e:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8005c22:	ee39 3a81 	vadd.f32	s6, s19, s2
 8005c26:	ee74 8a84 	vadd.f32	s17, s9, s8
 8005c2a:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8005c2e:	ee73 8aa8 	vadd.f32	s17, s7, s17
 8005c32:	ee7a aae6 	vsub.f32	s21, s21, s13
 8005c36:	ee18 aa90 	vmov	sl, s17
 8005c3a:	f847 a908 	str.w	sl, [r7], #-8
 8005c3e:	edd2 8a01 	vldr	s17, [r2, #4]
 8005c42:	ed93 9a01 	vldr	s18, [r3, #4]
 8005c46:	ee73 8a28 	vadd.f32	s17, s6, s17
 8005c4a:	ee3a aa27 	vadd.f32	s20, s20, s15
 8005c4e:	ee78 8a89 	vadd.f32	s17, s17, s18
 8005c52:	ee74 0a63 	vsub.f32	s1, s8, s7
 8005c56:	edc7 8a01 	vstr	s17, [r7, #4]
 8005c5a:	ed18 ba02 	vldr	s22, [r8, #-8]
 8005c5e:	ed58 8a01 	vldr	s17, [r8, #-4]
 8005c62:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8005c66:	ee6a ba28 	vmul.f32	s23, s20, s17
 8005c6a:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8005c6e:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8005c72:	ee30 9a81 	vadd.f32	s18, s1, s2
 8005c76:	ee79 9a82 	vadd.f32	s19, s19, s4
 8005c7a:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8005c7e:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8005c82:	ee69 baa8 	vmul.f32	s23, s19, s17
 8005c86:	ee2a aa0b 	vmul.f32	s20, s20, s22
 8005c8a:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8005c8e:	ee69 8a28 	vmul.f32	s17, s18, s17
 8005c92:	ee29 ba0b 	vmul.f32	s22, s18, s22
 8005c96:	ee1c aa10 	vmov	sl, s24
 8005c9a:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8005c9e:	f841 ab08 	str.w	sl, [r1], #8
 8005ca2:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8005ca6:	ee3b bacb 	vsub.f32	s22, s23, s22
 8005caa:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8005cae:	ee33 3a62 	vsub.f32	s6, s6, s5
 8005cb2:	ed01 aa01 	vstr	s20, [r1, #-4]
 8005cb6:	edc2 8a01 	vstr	s17, [r2, #4]
 8005cba:	ed82 ba02 	vstr	s22, [r2, #8]
 8005cbe:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8005cc2:	ee74 3a63 	vsub.f32	s7, s8, s7
 8005cc6:	ee38 8a47 	vsub.f32	s16, s16, s14
 8005cca:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8005cce:	ee30 0a46 	vsub.f32	s0, s0, s12
 8005cd2:	ee33 3a42 	vsub.f32	s6, s6, s4
 8005cd6:	ee38 8a67 	vsub.f32	s16, s16, s15
 8005cda:	ee30 0a66 	vsub.f32	s0, s0, s13
 8005cde:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8005ce2:	ee63 8a04 	vmul.f32	s17, s6, s8
 8005ce6:	ee28 aa24 	vmul.f32	s20, s16, s9
 8005cea:	ee60 9a04 	vmul.f32	s19, s0, s8
 8005cee:	ee28 8a04 	vmul.f32	s16, s16, s8
 8005cf2:	ee20 0a24 	vmul.f32	s0, s0, s9
 8005cf6:	ee63 3a84 	vmul.f32	s7, s7, s8
 8005cfa:	ee39 4a68 	vsub.f32	s8, s18, s17
 8005cfe:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8005d02:	ee14 aa10 	vmov	sl, s8
 8005d06:	ee30 0a48 	vsub.f32	s0, s0, s16
 8005d0a:	ee63 4a24 	vmul.f32	s9, s6, s9
 8005d0e:	ed44 9a02 	vstr	s19, [r4, #-8]
 8005d12:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8005d16:	ed04 0a01 	vstr	s0, [r4, #-4]
 8005d1a:	f846 a908 	str.w	sl, [r6], #-8
 8005d1e:	ee35 6a46 	vsub.f32	s12, s10, s12
 8005d22:	ee35 7a87 	vadd.f32	s14, s11, s14
 8005d26:	edc6 3a01 	vstr	s7, [r6, #4]
 8005d2a:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005d2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d32:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 8005d36:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 8005d3a:	ee67 5a86 	vmul.f32	s11, s15, s12
 8005d3e:	ee26 5a87 	vmul.f32	s10, s13, s14
 8005d42:	ee72 2a62 	vsub.f32	s5, s4, s5
 8005d46:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8005d4a:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8005d4e:	ee75 5a25 	vadd.f32	s11, s10, s11
 8005d52:	ee62 0a86 	vmul.f32	s1, s5, s12
 8005d56:	ee66 6a86 	vmul.f32	s13, s13, s12
 8005d5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005d5e:	ee21 6a06 	vmul.f32	s12, s2, s12
 8005d62:	ee62 2a87 	vmul.f32	s5, s5, s14
 8005d66:	ee21 1a07 	vmul.f32	s2, s2, s14
 8005d6a:	ee15 aa90 	vmov	sl, s11
 8005d6e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005d72:	f840 ab08 	str.w	sl, [r0], #8
 8005d76:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8005d7a:	ee76 2a22 	vadd.f32	s5, s12, s5
 8005d7e:	f1b9 0901 	subs.w	r9, r9, #1
 8005d82:	ed40 7a01 	vstr	s15, [r0, #-4]
 8005d86:	f105 0508 	add.w	r5, r5, #8
 8005d8a:	ed83 1a02 	vstr	s2, [r3, #8]
 8005d8e:	edc3 2a01 	vstr	s5, [r3, #4]
 8005d92:	f108 0808 	add.w	r8, r8, #8
 8005d96:	f1a2 0208 	sub.w	r2, r2, #8
 8005d9a:	f10c 0c10 	add.w	ip, ip, #16
 8005d9e:	f104 0408 	add.w	r4, r4, #8
 8005da2:	f10e 0e18 	add.w	lr, lr, #24
 8005da6:	f1a3 0308 	sub.w	r3, r3, #8
 8005daa:	f47f aefc 	bne.w	8005ba6 <arm_cfft_radix8by4_f32+0x13e>
 8005dae:	9908      	ldr	r1, [sp, #32]
 8005db0:	9802      	ldr	r0, [sp, #8]
 8005db2:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 8005db6:	00cb      	lsls	r3, r1, #3
 8005db8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8005dbc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8005dc0:	9102      	str	r1, [sp, #8]
 8005dc2:	9904      	ldr	r1, [sp, #16]
 8005dc4:	4419      	add	r1, r3
 8005dc6:	9104      	str	r1, [sp, #16]
 8005dc8:	9905      	ldr	r1, [sp, #20]
 8005dca:	4419      	add	r1, r3
 8005dcc:	9105      	str	r1, [sp, #20]
 8005dce:	9907      	ldr	r1, [sp, #28]
 8005dd0:	449b      	add	fp, r3
 8005dd2:	4419      	add	r1, r3
 8005dd4:	449a      	add	sl, r3
 8005dd6:	9b06      	ldr	r3, [sp, #24]
 8005dd8:	9107      	str	r1, [sp, #28]
 8005dda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005dde:	9306      	str	r3, [sp, #24]
 8005de0:	9a04      	ldr	r2, [sp, #16]
 8005de2:	9807      	ldr	r0, [sp, #28]
 8005de4:	edd2 3a00 	vldr	s7, [r2]
 8005de8:	ed90 4a00 	vldr	s8, [r0]
 8005dec:	eddb 7a00 	vldr	s15, [fp]
 8005df0:	ed9a 3a00 	vldr	s6, [sl]
 8005df4:	edd2 4a01 	vldr	s9, [r2, #4]
 8005df8:	ed90 7a01 	vldr	s14, [r0, #4]
 8005dfc:	ed9b 2a01 	vldr	s4, [fp, #4]
 8005e00:	edda 5a01 	vldr	s11, [sl, #4]
 8005e04:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8005e08:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e0a:	ee73 6a84 	vadd.f32	s13, s7, s8
 8005e0e:	ee34 6a87 	vadd.f32	s12, s9, s14
 8005e12:	ee36 5aa7 	vadd.f32	s10, s13, s15
 8005e16:	ee34 7ac7 	vsub.f32	s14, s9, s14
 8005e1a:	ee33 5a05 	vadd.f32	s10, s6, s10
 8005e1e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8005e22:	ed82 5a00 	vstr	s10, [r2]
 8005e26:	ed9b 5a01 	vldr	s10, [fp, #4]
 8005e2a:	edda 4a01 	vldr	s9, [sl, #4]
 8005e2e:	ee36 5a05 	vadd.f32	s10, s12, s10
 8005e32:	ee72 3a04 	vadd.f32	s7, s4, s8
 8005e36:	ee35 5a24 	vadd.f32	s10, s10, s9
 8005e3a:	ee77 4a67 	vsub.f32	s9, s14, s15
 8005e3e:	ed82 5a01 	vstr	s10, [r2, #4]
 8005e42:	9a05      	ldr	r2, [sp, #20]
 8005e44:	ee34 5a83 	vadd.f32	s10, s9, s6
 8005e48:	edd2 1a00 	vldr	s3, [r2]
 8005e4c:	edd2 2a01 	vldr	s5, [r2, #4]
 8005e50:	9a02      	ldr	r2, [sp, #8]
 8005e52:	ee73 3ae5 	vsub.f32	s7, s7, s11
 8005e56:	ee36 6a42 	vsub.f32	s12, s12, s4
 8005e5a:	ee63 4aa1 	vmul.f32	s9, s7, s3
 8005e5e:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8005e62:	ee65 2a22 	vmul.f32	s5, s10, s5
 8005e66:	ee25 5a21 	vmul.f32	s10, s10, s3
 8005e6a:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8005e6e:	ee35 5a63 	vsub.f32	s10, s10, s7
 8005e72:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005e76:	edcb 2a00 	vstr	s5, [fp]
 8005e7a:	ed8b 5a01 	vstr	s10, [fp, #4]
 8005e7e:	edd2 3a01 	vldr	s7, [r2, #4]
 8005e82:	ed92 5a00 	vldr	s10, [r2]
 8005e86:	9a06      	ldr	r2, [sp, #24]
 8005e88:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005e8c:	ee36 6a65 	vsub.f32	s12, s12, s11
 8005e90:	ee66 4a85 	vmul.f32	s9, s13, s10
 8005e94:	ee26 5a05 	vmul.f32	s10, s12, s10
 8005e98:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8005e9c:	ee26 6a23 	vmul.f32	s12, s12, s7
 8005ea0:	ee75 6a66 	vsub.f32	s13, s10, s13
 8005ea4:	ee34 6a86 	vadd.f32	s12, s9, s12
 8005ea8:	ee34 4a42 	vsub.f32	s8, s8, s4
 8005eac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005eb0:	edc0 6a01 	vstr	s13, [r0, #4]
 8005eb4:	ed80 6a00 	vstr	s12, [r0]
 8005eb8:	ed92 6a01 	vldr	s12, [r2, #4]
 8005ebc:	9803      	ldr	r0, [sp, #12]
 8005ebe:	ee77 7a43 	vsub.f32	s15, s14, s6
 8005ec2:	ee75 5a84 	vadd.f32	s11, s11, s8
 8005ec6:	ed92 7a00 	vldr	s14, [r2]
 8005eca:	ee65 6a87 	vmul.f32	s13, s11, s14
 8005ece:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005ed2:	ee65 5a86 	vmul.f32	s11, s11, s12
 8005ed6:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005eda:	ee77 5a65 	vsub.f32	s11, s14, s11
 8005ede:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ee2:	edca 5a01 	vstr	s11, [sl, #4]
 8005ee6:	edca 7a00 	vstr	s15, [sl]
 8005eea:	6872      	ldr	r2, [r6, #4]
 8005eec:	4621      	mov	r1, r4
 8005eee:	2304      	movs	r3, #4
 8005ef0:	f000 f97a 	bl	80061e8 <arm_radix8_butterfly_f32>
 8005ef4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ef6:	6872      	ldr	r2, [r6, #4]
 8005ef8:	4621      	mov	r1, r4
 8005efa:	2304      	movs	r3, #4
 8005efc:	f000 f974 	bl	80061e8 <arm_radix8_butterfly_f32>
 8005f00:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005f02:	6872      	ldr	r2, [r6, #4]
 8005f04:	4621      	mov	r1, r4
 8005f06:	2304      	movs	r3, #4
 8005f08:	f000 f96e 	bl	80061e8 <arm_radix8_butterfly_f32>
 8005f0c:	9801      	ldr	r0, [sp, #4]
 8005f0e:	6872      	ldr	r2, [r6, #4]
 8005f10:	4621      	mov	r1, r4
 8005f12:	2304      	movs	r3, #4
 8005f14:	b00f      	add	sp, #60	@ 0x3c
 8005f16:	ecbd 8b0a 	vpop	{d8-d12}
 8005f1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f1e:	f000 b963 	b.w	80061e8 <arm_radix8_butterfly_f32>
 8005f22:	bf00      	nop

08005f24 <arm_cfft_f32>:
 8005f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f28:	2a01      	cmp	r2, #1
 8005f2a:	4606      	mov	r6, r0
 8005f2c:	4617      	mov	r7, r2
 8005f2e:	460c      	mov	r4, r1
 8005f30:	4698      	mov	r8, r3
 8005f32:	8805      	ldrh	r5, [r0, #0]
 8005f34:	d054      	beq.n	8005fe0 <arm_cfft_f32+0xbc>
 8005f36:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8005f3a:	d04c      	beq.n	8005fd6 <arm_cfft_f32+0xb2>
 8005f3c:	d916      	bls.n	8005f6c <arm_cfft_f32+0x48>
 8005f3e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8005f42:	d01a      	beq.n	8005f7a <arm_cfft_f32+0x56>
 8005f44:	d95c      	bls.n	8006000 <arm_cfft_f32+0xdc>
 8005f46:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8005f4a:	d044      	beq.n	8005fd6 <arm_cfft_f32+0xb2>
 8005f4c:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8005f50:	d105      	bne.n	8005f5e <arm_cfft_f32+0x3a>
 8005f52:	4620      	mov	r0, r4
 8005f54:	4629      	mov	r1, r5
 8005f56:	6872      	ldr	r2, [r6, #4]
 8005f58:	2301      	movs	r3, #1
 8005f5a:	f000 f945 	bl	80061e8 <arm_radix8_butterfly_f32>
 8005f5e:	f1b8 0f00 	cmp.w	r8, #0
 8005f62:	d111      	bne.n	8005f88 <arm_cfft_f32+0x64>
 8005f64:	2f01      	cmp	r7, #1
 8005f66:	d016      	beq.n	8005f96 <arm_cfft_f32+0x72>
 8005f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f6c:	2d20      	cmp	r5, #32
 8005f6e:	d032      	beq.n	8005fd6 <arm_cfft_f32+0xb2>
 8005f70:	d94a      	bls.n	8006008 <arm_cfft_f32+0xe4>
 8005f72:	2d40      	cmp	r5, #64	@ 0x40
 8005f74:	d0ed      	beq.n	8005f52 <arm_cfft_f32+0x2e>
 8005f76:	2d80      	cmp	r5, #128	@ 0x80
 8005f78:	d1f1      	bne.n	8005f5e <arm_cfft_f32+0x3a>
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	4621      	mov	r1, r4
 8005f7e:	f7ff fca1 	bl	80058c4 <arm_cfft_radix8by2_f32>
 8005f82:	f1b8 0f00 	cmp.w	r8, #0
 8005f86:	d0ed      	beq.n	8005f64 <arm_cfft_f32+0x40>
 8005f88:	4620      	mov	r0, r4
 8005f8a:	89b1      	ldrh	r1, [r6, #12]
 8005f8c:	68b2      	ldr	r2, [r6, #8]
 8005f8e:	f7fa f93f 	bl	8000210 <arm_bitreversal_32>
 8005f92:	2f01      	cmp	r7, #1
 8005f94:	d1e8      	bne.n	8005f68 <arm_cfft_f32+0x44>
 8005f96:	ee07 5a90 	vmov	s15, r5
 8005f9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f9e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005fa2:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 8005fa6:	2d00      	cmp	r5, #0
 8005fa8:	d0de      	beq.n	8005f68 <arm_cfft_f32+0x44>
 8005faa:	f104 0108 	add.w	r1, r4, #8
 8005fae:	2300      	movs	r3, #0
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	429d      	cmp	r5, r3
 8005fb4:	f101 0108 	add.w	r1, r1, #8
 8005fb8:	ed11 7a04 	vldr	s14, [r1, #-16]
 8005fbc:	ed51 7a03 	vldr	s15, [r1, #-12]
 8005fc0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005fc4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005fc8:	ed01 7a04 	vstr	s14, [r1, #-16]
 8005fcc:	ed41 7a03 	vstr	s15, [r1, #-12]
 8005fd0:	d1ee      	bne.n	8005fb0 <arm_cfft_f32+0x8c>
 8005fd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fd6:	4630      	mov	r0, r6
 8005fd8:	4621      	mov	r1, r4
 8005fda:	f7ff fd45 	bl	8005a68 <arm_cfft_radix8by4_f32>
 8005fde:	e7be      	b.n	8005f5e <arm_cfft_f32+0x3a>
 8005fe0:	b1ad      	cbz	r5, 800600e <arm_cfft_f32+0xea>
 8005fe2:	f101 030c 	add.w	r3, r1, #12
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	ed53 7a02 	vldr	s15, [r3, #-8]
 8005fec:	3201      	adds	r2, #1
 8005fee:	eef1 7a67 	vneg.f32	s15, s15
 8005ff2:	4295      	cmp	r5, r2
 8005ff4:	ed43 7a02 	vstr	s15, [r3, #-8]
 8005ff8:	f103 0308 	add.w	r3, r3, #8
 8005ffc:	d1f4      	bne.n	8005fe8 <arm_cfft_f32+0xc4>
 8005ffe:	e79a      	b.n	8005f36 <arm_cfft_f32+0x12>
 8006000:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8006004:	d0a5      	beq.n	8005f52 <arm_cfft_f32+0x2e>
 8006006:	e7aa      	b.n	8005f5e <arm_cfft_f32+0x3a>
 8006008:	2d10      	cmp	r5, #16
 800600a:	d0b6      	beq.n	8005f7a <arm_cfft_f32+0x56>
 800600c:	e7a7      	b.n	8005f5e <arm_cfft_f32+0x3a>
 800600e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8006012:	d894      	bhi.n	8005f3e <arm_cfft_f32+0x1a>
 8006014:	e7aa      	b.n	8005f6c <arm_cfft_f32+0x48>
 8006016:	bf00      	nop

08006018 <arm_cmplx_mag_f32>:
 8006018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800601c:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8006020:	b084      	sub	sp, #16
 8006022:	d07f      	beq.n	8006124 <arm_cmplx_mag_f32+0x10c>
 8006024:	2700      	movs	r7, #0
 8006026:	f100 0420 	add.w	r4, r0, #32
 800602a:	f101 0510 	add.w	r5, r1, #16
 800602e:	4646      	mov	r6, r8
 8006030:	e05a      	b.n	80060e8 <arm_cmplx_mag_f32+0xd0>
 8006032:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8006036:	eeb4 0a40 	vcmp.f32	s0, s0
 800603a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800603e:	f040 80a4 	bne.w	800618a <arm_cmplx_mag_f32+0x172>
 8006042:	ed05 0a04 	vstr	s0, [r5, #-16]
 8006046:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 800604a:	ed14 0a05 	vldr	s0, [r4, #-20]	@ 0xffffffec
 800604e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006052:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006056:	ee77 7a80 	vadd.f32	s15, s15, s0
 800605a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800605e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006062:	f2c0 808f 	blt.w	8006184 <arm_cmplx_mag_f32+0x16c>
 8006066:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800606a:	eeb4 0a40 	vcmp.f32	s0, s0
 800606e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006072:	f040 80af 	bne.w	80061d4 <arm_cmplx_mag_f32+0x1bc>
 8006076:	ed05 0a03 	vstr	s0, [r5, #-12]
 800607a:	ed54 7a04 	vldr	s15, [r4, #-16]
 800607e:	ed14 0a03 	vldr	s0, [r4, #-12]
 8006082:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006086:	ee20 0a00 	vmul.f32	s0, s0, s0
 800608a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800608e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006096:	db72      	blt.n	800617e <arm_cmplx_mag_f32+0x166>
 8006098:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800609c:	eeb4 0a40 	vcmp.f32	s0, s0
 80060a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060a4:	f040 808c 	bne.w	80061c0 <arm_cmplx_mag_f32+0x1a8>
 80060a8:	ed05 0a02 	vstr	s0, [r5, #-8]
 80060ac:	ed54 7a02 	vldr	s15, [r4, #-8]
 80060b0:	ed14 0a01 	vldr	s0, [r4, #-4]
 80060b4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80060b8:	ee20 0a00 	vmul.f32	s0, s0, s0
 80060bc:	ee77 7a80 	vadd.f32	s15, s15, s0
 80060c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80060c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060c8:	db20      	blt.n	800610c <arm_cmplx_mag_f32+0xf4>
 80060ca:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80060ce:	eeb4 0a40 	vcmp.f32	s0, s0
 80060d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060d6:	d169      	bne.n	80061ac <arm_cmplx_mag_f32+0x194>
 80060d8:	3e01      	subs	r6, #1
 80060da:	ed05 0a01 	vstr	s0, [r5, #-4]
 80060de:	f104 0420 	add.w	r4, r4, #32
 80060e2:	f105 0510 	add.w	r5, r5, #16
 80060e6:	d019      	beq.n	800611c <arm_cmplx_mag_f32+0x104>
 80060e8:	ed54 7a08 	vldr	s15, [r4, #-32]	@ 0xffffffe0
 80060ec:	ed14 0a07 	vldr	s0, [r4, #-28]	@ 0xffffffe4
 80060f0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80060f4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80060f8:	ee77 7a80 	vadd.f32	s15, s15, s0
 80060fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006104:	da95      	bge.n	8006032 <arm_cmplx_mag_f32+0x1a>
 8006106:	f845 7c10 	str.w	r7, [r5, #-16]
 800610a:	e79c      	b.n	8006046 <arm_cmplx_mag_f32+0x2e>
 800610c:	3e01      	subs	r6, #1
 800610e:	f845 7c04 	str.w	r7, [r5, #-4]
 8006112:	f104 0420 	add.w	r4, r4, #32
 8006116:	f105 0510 	add.w	r5, r5, #16
 800611a:	d1e5      	bne.n	80060e8 <arm_cmplx_mag_f32+0xd0>
 800611c:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8006120:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8006124:	f012 0503 	ands.w	r5, r2, #3
 8006128:	d026      	beq.n	8006178 <arm_cmplx_mag_f32+0x160>
 800612a:	2600      	movs	r6, #0
 800612c:	f100 0408 	add.w	r4, r0, #8
 8006130:	e00c      	b.n	800614c <arm_cmplx_mag_f32+0x134>
 8006132:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8006136:	eeb4 0a40 	vcmp.f32	s0, s0
 800613a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800613e:	d12e      	bne.n	800619e <arm_cmplx_mag_f32+0x186>
 8006140:	3d01      	subs	r5, #1
 8006142:	ed01 0a01 	vstr	s0, [r1, #-4]
 8006146:	f104 0408 	add.w	r4, r4, #8
 800614a:	d015      	beq.n	8006178 <arm_cmplx_mag_f32+0x160>
 800614c:	ed54 7a02 	vldr	s15, [r4, #-8]
 8006150:	ed14 0a01 	vldr	s0, [r4, #-4]
 8006154:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006158:	ee20 0a00 	vmul.f32	s0, s0, s0
 800615c:	3104      	adds	r1, #4
 800615e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006162:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800616a:	dae2      	bge.n	8006132 <arm_cmplx_mag_f32+0x11a>
 800616c:	3d01      	subs	r5, #1
 800616e:	f841 6c04 	str.w	r6, [r1, #-4]
 8006172:	f104 0408 	add.w	r4, r4, #8
 8006176:	d1e9      	bne.n	800614c <arm_cmplx_mag_f32+0x134>
 8006178:	b004      	add	sp, #16
 800617a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800617e:	f845 7c08 	str.w	r7, [r5, #-8]
 8006182:	e793      	b.n	80060ac <arm_cmplx_mag_f32+0x94>
 8006184:	f845 7c0c 	str.w	r7, [r5, #-12]
 8006188:	e777      	b.n	800607a <arm_cmplx_mag_f32+0x62>
 800618a:	eeb0 0a67 	vmov.f32	s0, s15
 800618e:	9203      	str	r2, [sp, #12]
 8006190:	9102      	str	r1, [sp, #8]
 8006192:	9001      	str	r0, [sp, #4]
 8006194:	f002 ff9e 	bl	80090d4 <sqrtf>
 8006198:	a801      	add	r0, sp, #4
 800619a:	c807      	ldmia	r0, {r0, r1, r2}
 800619c:	e751      	b.n	8006042 <arm_cmplx_mag_f32+0x2a>
 800619e:	eeb0 0a67 	vmov.f32	s0, s15
 80061a2:	9101      	str	r1, [sp, #4]
 80061a4:	f002 ff96 	bl	80090d4 <sqrtf>
 80061a8:	9901      	ldr	r1, [sp, #4]
 80061aa:	e7c9      	b.n	8006140 <arm_cmplx_mag_f32+0x128>
 80061ac:	eeb0 0a67 	vmov.f32	s0, s15
 80061b0:	9203      	str	r2, [sp, #12]
 80061b2:	9102      	str	r1, [sp, #8]
 80061b4:	9001      	str	r0, [sp, #4]
 80061b6:	f002 ff8d 	bl	80090d4 <sqrtf>
 80061ba:	a801      	add	r0, sp, #4
 80061bc:	c807      	ldmia	r0, {r0, r1, r2}
 80061be:	e78b      	b.n	80060d8 <arm_cmplx_mag_f32+0xc0>
 80061c0:	eeb0 0a67 	vmov.f32	s0, s15
 80061c4:	9203      	str	r2, [sp, #12]
 80061c6:	9102      	str	r1, [sp, #8]
 80061c8:	9001      	str	r0, [sp, #4]
 80061ca:	f002 ff83 	bl	80090d4 <sqrtf>
 80061ce:	a801      	add	r0, sp, #4
 80061d0:	c807      	ldmia	r0, {r0, r1, r2}
 80061d2:	e769      	b.n	80060a8 <arm_cmplx_mag_f32+0x90>
 80061d4:	eeb0 0a67 	vmov.f32	s0, s15
 80061d8:	9203      	str	r2, [sp, #12]
 80061da:	9102      	str	r1, [sp, #8]
 80061dc:	9001      	str	r0, [sp, #4]
 80061de:	f002 ff79 	bl	80090d4 <sqrtf>
 80061e2:	a801      	add	r0, sp, #4
 80061e4:	c807      	ldmia	r0, {r0, r1, r2}
 80061e6:	e746      	b.n	8006076 <arm_cmplx_mag_f32+0x5e>

080061e8 <arm_radix8_butterfly_f32>:
 80061e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ec:	ed2d 8b10 	vpush	{d8-d15}
 80061f0:	b09d      	sub	sp, #116	@ 0x74
 80061f2:	461c      	mov	r4, r3
 80061f4:	ed9f bac8 	vldr	s22, [pc, #800]	@ 8006518 <arm_radix8_butterfly_f32+0x330>
 80061f8:	921a      	str	r2, [sp, #104]	@ 0x68
 80061fa:	1d03      	adds	r3, r0, #4
 80061fc:	4682      	mov	sl, r0
 80061fe:	4689      	mov	r9, r1
 8006200:	468b      	mov	fp, r1
 8006202:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006204:	9400      	str	r4, [sp, #0]
 8006206:	469e      	mov	lr, r3
 8006208:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800620c:	005a      	lsls	r2, r3, #1
 800620e:	18d6      	adds	r6, r2, r3
 8006210:	18f5      	adds	r5, r6, r3
 8006212:	9203      	str	r2, [sp, #12]
 8006214:	195a      	adds	r2, r3, r5
 8006216:	18d0      	adds	r0, r2, r3
 8006218:	00df      	lsls	r7, r3, #3
 800621a:	1819      	adds	r1, r3, r0
 800621c:	463c      	mov	r4, r7
 800621e:	9701      	str	r7, [sp, #4]
 8006220:	4457      	add	r7, sl
 8006222:	930c      	str	r3, [sp, #48]	@ 0x30
 8006224:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 8006228:	011b      	lsls	r3, r3, #4
 800622a:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800622e:	eb07 0c04 	add.w	ip, r7, r4
 8006232:	9c00      	ldr	r4, [sp, #0]
 8006234:	9302      	str	r3, [sp, #8]
 8006236:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 800623a:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800623e:	3204      	adds	r2, #4
 8006240:	3104      	adds	r1, #4
 8006242:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 8006246:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800624a:	f04f 0800 	mov.w	r8, #0
 800624e:	eddc 7a00 	vldr	s15, [ip]
 8006252:	edd7 6a00 	vldr	s13, [r7]
 8006256:	edd6 3a00 	vldr	s7, [r6]
 800625a:	ed5e aa01 	vldr	s21, [lr, #-4]
 800625e:	edd5 4a00 	vldr	s9, [r5]
 8006262:	ed90 2a00 	vldr	s4, [r0]
 8006266:	ed12 7a01 	vldr	s14, [r2, #-4]
 800626a:	ed51 0a01 	vldr	s1, [r1, #-4]
 800626e:	ee77 8a82 	vadd.f32	s17, s15, s4
 8006272:	ee33 4aa0 	vadd.f32	s8, s7, s1
 8006276:	ee76 1a87 	vadd.f32	s3, s13, s14
 800627a:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800627e:	ee31 6a84 	vadd.f32	s12, s3, s8
 8006282:	ee33 5a28 	vadd.f32	s10, s6, s17
 8006286:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800628a:	ee75 6a06 	vadd.f32	s13, s10, s12
 800628e:	ee35 5a46 	vsub.f32	s10, s10, s12
 8006292:	ed4e 6a01 	vstr	s13, [lr, #-4]
 8006296:	ed85 5a00 	vstr	s10, [r5]
 800629a:	ed96 1a01 	vldr	s2, [r6, #4]
 800629e:	edd7 5a01 	vldr	s11, [r7, #4]
 80062a2:	ed92 aa00 	vldr	s20, [r2]
 80062a6:	ed91 6a00 	vldr	s12, [r1]
 80062aa:	ed9e 9a00 	vldr	s18, [lr]
 80062ae:	ed95 5a01 	vldr	s10, [r5, #4]
 80062b2:	eddc 6a01 	vldr	s13, [ip, #4]
 80062b6:	edd0 9a01 	vldr	s19, [r0, #4]
 80062ba:	ee73 0ae0 	vsub.f32	s1, s7, s1
 80062be:	ee71 2a46 	vsub.f32	s5, s2, s12
 80062c2:	ee75 3aca 	vsub.f32	s7, s11, s20
 80062c6:	ee37 0a60 	vsub.f32	s0, s14, s1
 80062ca:	ee33 8aa2 	vadd.f32	s16, s7, s5
 80062ce:	ee37 7a20 	vadd.f32	s14, s14, s1
 80062d2:	ee73 2ae2 	vsub.f32	s5, s7, s5
 80062d6:	ee37 2ac2 	vsub.f32	s4, s15, s4
 80062da:	ee79 3a05 	vadd.f32	s7, s18, s10
 80062de:	ee60 0a0b 	vmul.f32	s1, s0, s22
 80062e2:	ee39 5a45 	vsub.f32	s10, s18, s10
 80062e6:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 80062ea:	ee36 9aa9 	vadd.f32	s18, s13, s19
 80062ee:	ee75 5a8a 	vadd.f32	s11, s11, s20
 80062f2:	ee31 6a06 	vadd.f32	s12, s2, s12
 80062f6:	ee76 6ae9 	vsub.f32	s13, s13, s19
 80062fa:	ee28 8a0b 	vmul.f32	s16, s16, s22
 80062fe:	ee62 2a8b 	vmul.f32	s5, s5, s22
 8006302:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8006306:	ee33 3a68 	vsub.f32	s6, s6, s17
 800630a:	ee36 0a88 	vadd.f32	s0, s13, s16
 800630e:	ee75 8a86 	vadd.f32	s17, s11, s12
 8006312:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8006316:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800631a:	ee75 6a62 	vsub.f32	s13, s10, s5
 800631e:	ee33 4ac9 	vsub.f32	s8, s7, s18
 8006322:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8006326:	ee33 1a89 	vadd.f32	s2, s7, s18
 800632a:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800632e:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8006332:	ee75 4a22 	vadd.f32	s9, s10, s5
 8006336:	ee32 5a27 	vadd.f32	s10, s4, s15
 800633a:	ee72 7a67 	vsub.f32	s15, s4, s15
 800633e:	ee33 8a06 	vadd.f32	s16, s6, s12
 8006342:	ee75 2a87 	vadd.f32	s5, s11, s14
 8006346:	ee31 9a28 	vadd.f32	s18, s2, s17
 800634a:	ee33 6a46 	vsub.f32	s12, s6, s12
 800634e:	ee74 0a61 	vsub.f32	s1, s8, s3
 8006352:	ee33 2a80 	vadd.f32	s4, s7, s0
 8006356:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800635a:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800635e:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8006362:	ee31 1a68 	vsub.f32	s2, s2, s17
 8006366:	ee34 4a21 	vadd.f32	s8, s8, s3
 800636a:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800636e:	ee74 4a85 	vadd.f32	s9, s9, s10
 8006372:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006376:	44d8      	add	r8, fp
 8006378:	45c1      	cmp	r9, r8
 800637a:	ed8e 9a00 	vstr	s18, [lr]
 800637e:	ed85 1a01 	vstr	s2, [r5, #4]
 8006382:	449e      	add	lr, r3
 8006384:	ed8c 8a00 	vstr	s16, [ip]
 8006388:	441d      	add	r5, r3
 800638a:	ed80 6a00 	vstr	s12, [r0]
 800638e:	edcc 0a01 	vstr	s1, [ip, #4]
 8006392:	ed80 4a01 	vstr	s8, [r0, #4]
 8006396:	449c      	add	ip, r3
 8006398:	ed87 2a00 	vstr	s4, [r7]
 800639c:	4418      	add	r0, r3
 800639e:	ed41 3a01 	vstr	s7, [r1, #-4]
 80063a2:	ed42 2a01 	vstr	s5, [r2, #-4]
 80063a6:	ed86 7a00 	vstr	s14, [r6]
 80063aa:	ed87 3a01 	vstr	s6, [r7, #4]
 80063ae:	edc1 4a00 	vstr	s9, [r1]
 80063b2:	441f      	add	r7, r3
 80063b4:	edc2 5a00 	vstr	s11, [r2]
 80063b8:	4419      	add	r1, r3
 80063ba:	edc6 6a01 	vstr	s13, [r6, #4]
 80063be:	441a      	add	r2, r3
 80063c0:	441e      	add	r6, r3
 80063c2:	f63f af44 	bhi.w	800624e <arm_radix8_butterfly_f32+0x66>
 80063c6:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80063c8:	2907      	cmp	r1, #7
 80063ca:	4620      	mov	r0, r4
 80063cc:	f240 81e9 	bls.w	80067a2 <arm_radix8_butterfly_f32+0x5ba>
 80063d0:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 80063d4:	193e      	adds	r6, r7, r4
 80063d6:	1935      	adds	r5, r6, r4
 80063d8:	9c03      	ldr	r4, [sp, #12]
 80063da:	9000      	str	r0, [sp, #0]
 80063dc:	4622      	mov	r2, r4
 80063de:	3201      	adds	r2, #1
 80063e0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80063e4:	9900      	ldr	r1, [sp, #0]
 80063e6:	1828      	adds	r0, r5, r0
 80063e8:	eb00 0e01 	add.w	lr, r0, r1
 80063ec:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80063ee:	440a      	add	r2, r1
 80063f0:	eb04 0c01 	add.w	ip, r4, r1
 80063f4:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 80063f8:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 80063fc:	9a00      	ldr	r2, [sp, #0]
 80063fe:	940f      	str	r4, [sp, #60]	@ 0x3c
 8006400:	00ed      	lsls	r5, r5, #3
 8006402:	9511      	str	r5, [sp, #68]	@ 0x44
 8006404:	00d5      	lsls	r5, r2, #3
 8006406:	950d      	str	r5, [sp, #52]	@ 0x34
 8006408:	9d01      	ldr	r5, [sp, #4]
 800640a:	3508      	adds	r5, #8
 800640c:	9516      	str	r5, [sp, #88]	@ 0x58
 800640e:	9d02      	ldr	r5, [sp, #8]
 8006410:	3508      	adds	r5, #8
 8006412:	0114      	lsls	r4, r2, #4
 8006414:	9517      	str	r5, [sp, #92]	@ 0x5c
 8006416:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006418:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 800641a:	940e      	str	r4, [sp, #56]	@ 0x38
 800641c:	00c0      	lsls	r0, r0, #3
 800641e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006420:	18aa      	adds	r2, r5, r2
 8006422:	9207      	str	r2, [sp, #28]
 8006424:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006426:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006428:	18aa      	adds	r2, r5, r2
 800642a:	9208      	str	r2, [sp, #32]
 800642c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800642e:	18aa      	adds	r2, r5, r2
 8006430:	9209      	str	r2, [sp, #36]	@ 0x24
 8006432:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8006436:	f10e 0204 	add.w	r2, lr, #4
 800643a:	920a      	str	r2, [sp, #40]	@ 0x28
 800643c:	00c9      	lsls	r1, r1, #3
 800643e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006440:	310c      	adds	r1, #12
 8006442:	00f6      	lsls	r6, r6, #3
 8006444:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 8006448:	9114      	str	r1, [sp, #80]	@ 0x50
 800644a:	18a9      	adds	r1, r5, r2
 800644c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800644e:	9612      	str	r6, [sp, #72]	@ 0x48
 8006450:	00ff      	lsls	r7, r7, #3
 8006452:	19ae      	adds	r6, r5, r6
 8006454:	3008      	adds	r0, #8
 8006456:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800645a:	9606      	str	r6, [sp, #24]
 800645c:	9019      	str	r0, [sp, #100]	@ 0x64
 800645e:	18aa      	adds	r2, r5, r2
 8006460:	0164      	lsls	r4, r4, #5
 8006462:	19ee      	adds	r6, r5, r7
 8006464:	f10c 000c 	add.w	r0, ip, #12
 8006468:	9713      	str	r7, [sp, #76]	@ 0x4c
 800646a:	9604      	str	r6, [sp, #16]
 800646c:	9015      	str	r0, [sp, #84]	@ 0x54
 800646e:	9103      	str	r1, [sp, #12]
 8006470:	9205      	str	r2, [sp, #20]
 8006472:	f104 0208 	add.w	r2, r4, #8
 8006476:	9218      	str	r2, [sp, #96]	@ 0x60
 8006478:	f04f 0801 	mov.w	r8, #1
 800647c:	2200      	movs	r2, #0
 800647e:	f102 0108 	add.w	r1, r2, #8
 8006482:	460f      	mov	r7, r1
 8006484:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006486:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8006488:	188e      	adds	r6, r1, r2
 800648a:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800648c:	188d      	adds	r5, r1, r2
 800648e:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8006490:	188c      	adds	r4, r1, r2
 8006492:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8006494:	1888      	adds	r0, r1, r2
 8006496:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8006498:	eb01 0c02 	add.w	ip, r1, r2
 800649c:	9915      	ldr	r1, [sp, #84]	@ 0x54
 800649e:	440a      	add	r2, r1
 80064a0:	9903      	ldr	r1, [sp, #12]
 80064a2:	edd1 fa00 	vldr	s31, [r1]
 80064a6:	9905      	ldr	r1, [sp, #20]
 80064a8:	ed91 fa00 	vldr	s30, [r1]
 80064ac:	9904      	ldr	r1, [sp, #16]
 80064ae:	edd1 ea00 	vldr	s29, [r1]
 80064b2:	9906      	ldr	r1, [sp, #24]
 80064b4:	ed91 ea00 	vldr	s28, [r1]
 80064b8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80064ba:	edd1 da00 	vldr	s27, [r1]
 80064be:	9908      	ldr	r1, [sp, #32]
 80064c0:	ed91 da00 	vldr	s26, [r1]
 80064c4:	9907      	ldr	r1, [sp, #28]
 80064c6:	edd1 ca00 	vldr	s25, [r1]
 80064ca:	9903      	ldr	r1, [sp, #12]
 80064cc:	ed91 ca01 	vldr	s24, [r1, #4]
 80064d0:	9905      	ldr	r1, [sp, #20]
 80064d2:	edd1 ba01 	vldr	s23, [r1, #4]
 80064d6:	9904      	ldr	r1, [sp, #16]
 80064d8:	edd1 aa01 	vldr	s21, [r1, #4]
 80064dc:	9906      	ldr	r1, [sp, #24]
 80064de:	ed91 aa01 	vldr	s20, [r1, #4]
 80064e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80064e4:	edd1 7a01 	vldr	s15, [r1, #4]
 80064e8:	9908      	ldr	r1, [sp, #32]
 80064ea:	edcd 7a00 	vstr	s15, [sp]
 80064ee:	edd1 7a01 	vldr	s15, [r1, #4]
 80064f2:	9907      	ldr	r1, [sp, #28]
 80064f4:	edcd 7a01 	vstr	s15, [sp, #4]
 80064f8:	edd1 7a01 	vldr	s15, [r1, #4]
 80064fc:	eb0a 0e07 	add.w	lr, sl, r7
 8006500:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8006502:	edcd 7a02 	vstr	s15, [sp, #8]
 8006506:	eb0c 010a 	add.w	r1, ip, sl
 800650a:	4456      	add	r6, sl
 800650c:	4455      	add	r5, sl
 800650e:	4454      	add	r4, sl
 8006510:	4450      	add	r0, sl
 8006512:	4452      	add	r2, sl
 8006514:	46c4      	mov	ip, r8
 8006516:	e001      	b.n	800651c <arm_radix8_butterfly_f32+0x334>
 8006518:	3f3504f3 	.word	0x3f3504f3
 800651c:	ed96 5a00 	vldr	s10, [r6]
 8006520:	ed52 9a01 	vldr	s19, [r2, #-4]
 8006524:	ed11 6a01 	vldr	s12, [r1, #-4]
 8006528:	edd0 7a00 	vldr	s15, [r0]
 800652c:	ed17 7a01 	vldr	s14, [r7, #-4]
 8006530:	edde 3a00 	vldr	s7, [lr]
 8006534:	ed94 3a00 	vldr	s6, [r4]
 8006538:	ed95 2a00 	vldr	s4, [r5]
 800653c:	ed9e 0a01 	vldr	s0, [lr, #4]
 8006540:	ee33 8a85 	vadd.f32	s16, s7, s10
 8006544:	ee32 1a06 	vadd.f32	s2, s4, s12
 8006548:	ee33 4a29 	vadd.f32	s8, s6, s19
 800654c:	ee77 4a87 	vadd.f32	s9, s15, s14
 8006550:	ee78 1a04 	vadd.f32	s3, s16, s8
 8006554:	ee71 6a24 	vadd.f32	s13, s2, s9
 8006558:	ee32 2a46 	vsub.f32	s4, s4, s12
 800655c:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8006560:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006564:	ed8e 6a00 	vstr	s12, [lr]
 8006568:	edd0 8a01 	vldr	s17, [r0, #4]
 800656c:	ed95 9a01 	vldr	s18, [r5, #4]
 8006570:	edd1 2a00 	vldr	s5, [r1]
 8006574:	ed97 7a00 	vldr	s14, [r7]
 8006578:	edd4 0a01 	vldr	s1, [r4, #4]
 800657c:	ed96 6a01 	vldr	s12, [r6, #4]
 8006580:	edd2 5a00 	vldr	s11, [r2]
 8006584:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8006588:	ee33 3a69 	vsub.f32	s6, s6, s19
 800658c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8006590:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8006594:	ee38 4a44 	vsub.f32	s8, s16, s8
 8006598:	ee38 7a87 	vadd.f32	s14, s17, s14
 800659c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80065a0:	ee79 2a22 	vadd.f32	s5, s18, s5
 80065a4:	ee75 8a69 	vsub.f32	s17, s10, s19
 80065a8:	ee32 9a27 	vadd.f32	s18, s4, s15
 80065ac:	ee35 5a29 	vadd.f32	s10, s10, s19
 80065b0:	ee72 7a67 	vsub.f32	s15, s4, s15
 80065b4:	ee30 2a06 	vadd.f32	s4, s0, s12
 80065b8:	ee69 9a0b 	vmul.f32	s19, s18, s22
 80065bc:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80065c0:	ee32 9a08 	vadd.f32	s18, s4, s16
 80065c4:	ee68 8a8b 	vmul.f32	s17, s17, s22
 80065c8:	ee32 2a48 	vsub.f32	s4, s4, s16
 80065cc:	ee71 4a64 	vsub.f32	s9, s2, s9
 80065d0:	ee25 5a0b 	vmul.f32	s10, s10, s22
 80065d4:	ee32 1a87 	vadd.f32	s2, s5, s14
 80065d8:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80065dc:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80065e0:	ee30 6a46 	vsub.f32	s12, s0, s12
 80065e4:	ee73 0a29 	vadd.f32	s1, s6, s19
 80065e8:	ee36 0a28 	vadd.f32	s0, s12, s17
 80065ec:	ee33 3a69 	vsub.f32	s6, s6, s19
 80065f0:	ee32 7a64 	vsub.f32	s14, s4, s9
 80065f4:	ee73 9aa7 	vadd.f32	s19, s7, s15
 80065f8:	ee36 6a68 	vsub.f32	s12, s12, s17
 80065fc:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8006600:	ee75 8a85 	vadd.f32	s17, s11, s10
 8006604:	ee74 3a22 	vadd.f32	s7, s8, s5
 8006608:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800660c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8006610:	ee79 1a41 	vsub.f32	s3, s18, s2
 8006614:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8006618:	ee76 5a43 	vsub.f32	s11, s12, s6
 800661c:	ee74 2a62 	vsub.f32	s5, s8, s5
 8006620:	ee72 4a24 	vadd.f32	s9, s4, s9
 8006624:	ee30 4a60 	vsub.f32	s8, s0, s1
 8006628:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800662c:	ee30 0a20 	vadd.f32	s0, s0, s1
 8006630:	ee77 9a85 	vadd.f32	s19, s15, s10
 8006634:	ee36 6a03 	vadd.f32	s12, s12, s6
 8006638:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800663c:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8006640:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8006644:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8006648:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800664c:	ee39 1a01 	vadd.f32	s2, s18, s2
 8006650:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8006654:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8006658:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800665c:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8006660:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8006664:	ee35 3a03 	vadd.f32	s6, s10, s6
 8006668:	ee72 6a66 	vsub.f32	s13, s4, s13
 800666c:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8006670:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8006674:	ed9d 4a02 	vldr	s8, [sp, #8]
 8006678:	ed8e 1a01 	vstr	s2, [lr, #4]
 800667c:	ee77 3a63 	vsub.f32	s7, s14, s7
 8006680:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8006684:	ed9d 7a01 	vldr	s14, [sp, #4]
 8006688:	ed86 3a00 	vstr	s6, [r6]
 800668c:	ee30 9a89 	vadd.f32	s18, s1, s18
 8006690:	ee32 2a05 	vadd.f32	s4, s4, s10
 8006694:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8006698:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800669c:	ee67 2a22 	vmul.f32	s5, s14, s5
 80066a0:	ee64 1a00 	vmul.f32	s3, s8, s0
 80066a4:	ee27 7a24 	vmul.f32	s14, s14, s9
 80066a8:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 80066ac:	ee6d 4a24 	vmul.f32	s9, s26, s9
 80066b0:	ee64 8a28 	vmul.f32	s17, s8, s17
 80066b4:	ed9d 4a00 	vldr	s8, [sp]
 80066b8:	edc6 6a01 	vstr	s13, [r6, #4]
 80066bc:	ee74 2ae2 	vsub.f32	s5, s9, s5
 80066c0:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 80066c4:	ee64 9a29 	vmul.f32	s19, s8, s19
 80066c8:	ee24 4a25 	vmul.f32	s8, s8, s11
 80066cc:	ee30 7a87 	vadd.f32	s14, s1, s14
 80066d0:	ee74 4a84 	vadd.f32	s9, s9, s8
 80066d4:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 80066d8:	ee2a 4a86 	vmul.f32	s8, s21, s12
 80066dc:	ee2c 0a80 	vmul.f32	s0, s25, s0
 80066e0:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 80066e4:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 80066e8:	ee2e 6a86 	vmul.f32	s12, s29, s12
 80066ec:	ee75 1a21 	vadd.f32	s3, s10, s3
 80066f0:	ee30 0a68 	vsub.f32	s0, s0, s17
 80066f4:	ee75 9ae9 	vsub.f32	s19, s11, s19
 80066f8:	ee70 0a84 	vadd.f32	s1, s1, s8
 80066fc:	ee36 6a67 	vsub.f32	s12, s12, s15
 8006700:	44dc      	add	ip, fp
 8006702:	45e1      	cmp	r9, ip
 8006704:	ed84 9a00 	vstr	s18, [r4]
 8006708:	edc4 3a01 	vstr	s7, [r4, #4]
 800670c:	449e      	add	lr, r3
 800670e:	ed02 7a01 	vstr	s14, [r2, #-4]
 8006712:	edc2 2a00 	vstr	s5, [r2]
 8006716:	441e      	add	r6, r3
 8006718:	ed85 2a00 	vstr	s4, [r5]
 800671c:	ed85 8a01 	vstr	s16, [r5, #4]
 8006720:	441c      	add	r4, r3
 8006722:	ed47 1a01 	vstr	s3, [r7, #-4]
 8006726:	ed87 0a00 	vstr	s0, [r7]
 800672a:	441a      	add	r2, r3
 800672c:	ed41 4a01 	vstr	s9, [r1, #-4]
 8006730:	edc1 9a00 	vstr	s19, [r1]
 8006734:	441d      	add	r5, r3
 8006736:	edc0 0a00 	vstr	s1, [r0]
 800673a:	441f      	add	r7, r3
 800673c:	ed80 6a01 	vstr	s12, [r0, #4]
 8006740:	4419      	add	r1, r3
 8006742:	4418      	add	r0, r3
 8006744:	f63f aeea 	bhi.w	800651c <arm_radix8_butterfly_f32+0x334>
 8006748:	9a03      	ldr	r2, [sp, #12]
 800674a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800674c:	440a      	add	r2, r1
 800674e:	9203      	str	r2, [sp, #12]
 8006750:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006752:	9a05      	ldr	r2, [sp, #20]
 8006754:	440a      	add	r2, r1
 8006756:	9205      	str	r2, [sp, #20]
 8006758:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800675a:	9a04      	ldr	r2, [sp, #16]
 800675c:	440a      	add	r2, r1
 800675e:	9204      	str	r2, [sp, #16]
 8006760:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8006762:	9a06      	ldr	r2, [sp, #24]
 8006764:	440a      	add	r2, r1
 8006766:	9206      	str	r2, [sp, #24]
 8006768:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800676a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800676c:	440a      	add	r2, r1
 800676e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006770:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8006772:	9a08      	ldr	r2, [sp, #32]
 8006774:	440a      	add	r2, r1
 8006776:	9208      	str	r2, [sp, #32]
 8006778:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800677a:	9a07      	ldr	r2, [sp, #28]
 800677c:	440a      	add	r2, r1
 800677e:	9207      	str	r2, [sp, #28]
 8006780:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006782:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006784:	f108 0801 	add.w	r8, r8, #1
 8006788:	3208      	adds	r2, #8
 800678a:	4588      	cmp	r8, r1
 800678c:	920a      	str	r2, [sp, #40]	@ 0x28
 800678e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006790:	f47f ae75 	bne.w	800647e <arm_radix8_butterfly_f32+0x296>
 8006794:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
 8006798:	9300      	str	r3, [sp, #0]
 800679a:	46c3      	mov	fp, r8
 800679c:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 80067a0:	e532      	b.n	8006208 <arm_radix8_butterfly_f32+0x20>
 80067a2:	b01d      	add	sp, #116	@ 0x74
 80067a4:	ecbd 8b10 	vpop	{d8-d15}
 80067a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080067ac <__cvt>:
 80067ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067b0:	ec57 6b10 	vmov	r6, r7, d0
 80067b4:	2f00      	cmp	r7, #0
 80067b6:	460c      	mov	r4, r1
 80067b8:	4619      	mov	r1, r3
 80067ba:	463b      	mov	r3, r7
 80067bc:	bfbb      	ittet	lt
 80067be:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80067c2:	461f      	movlt	r7, r3
 80067c4:	2300      	movge	r3, #0
 80067c6:	232d      	movlt	r3, #45	@ 0x2d
 80067c8:	700b      	strb	r3, [r1, #0]
 80067ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067cc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80067d0:	4691      	mov	r9, r2
 80067d2:	f023 0820 	bic.w	r8, r3, #32
 80067d6:	bfbc      	itt	lt
 80067d8:	4632      	movlt	r2, r6
 80067da:	4616      	movlt	r6, r2
 80067dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80067e0:	d005      	beq.n	80067ee <__cvt+0x42>
 80067e2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80067e6:	d100      	bne.n	80067ea <__cvt+0x3e>
 80067e8:	3401      	adds	r4, #1
 80067ea:	2102      	movs	r1, #2
 80067ec:	e000      	b.n	80067f0 <__cvt+0x44>
 80067ee:	2103      	movs	r1, #3
 80067f0:	ab03      	add	r3, sp, #12
 80067f2:	9301      	str	r3, [sp, #4]
 80067f4:	ab02      	add	r3, sp, #8
 80067f6:	9300      	str	r3, [sp, #0]
 80067f8:	ec47 6b10 	vmov	d0, r6, r7
 80067fc:	4653      	mov	r3, sl
 80067fe:	4622      	mov	r2, r4
 8006800:	f000 fe4e 	bl	80074a0 <_dtoa_r>
 8006804:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006808:	4605      	mov	r5, r0
 800680a:	d119      	bne.n	8006840 <__cvt+0x94>
 800680c:	f019 0f01 	tst.w	r9, #1
 8006810:	d00e      	beq.n	8006830 <__cvt+0x84>
 8006812:	eb00 0904 	add.w	r9, r0, r4
 8006816:	2200      	movs	r2, #0
 8006818:	2300      	movs	r3, #0
 800681a:	4630      	mov	r0, r6
 800681c:	4639      	mov	r1, r7
 800681e:	f7fa f9d3 	bl	8000bc8 <__aeabi_dcmpeq>
 8006822:	b108      	cbz	r0, 8006828 <__cvt+0x7c>
 8006824:	f8cd 900c 	str.w	r9, [sp, #12]
 8006828:	2230      	movs	r2, #48	@ 0x30
 800682a:	9b03      	ldr	r3, [sp, #12]
 800682c:	454b      	cmp	r3, r9
 800682e:	d31e      	bcc.n	800686e <__cvt+0xc2>
 8006830:	9b03      	ldr	r3, [sp, #12]
 8006832:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006834:	1b5b      	subs	r3, r3, r5
 8006836:	4628      	mov	r0, r5
 8006838:	6013      	str	r3, [r2, #0]
 800683a:	b004      	add	sp, #16
 800683c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006840:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006844:	eb00 0904 	add.w	r9, r0, r4
 8006848:	d1e5      	bne.n	8006816 <__cvt+0x6a>
 800684a:	7803      	ldrb	r3, [r0, #0]
 800684c:	2b30      	cmp	r3, #48	@ 0x30
 800684e:	d10a      	bne.n	8006866 <__cvt+0xba>
 8006850:	2200      	movs	r2, #0
 8006852:	2300      	movs	r3, #0
 8006854:	4630      	mov	r0, r6
 8006856:	4639      	mov	r1, r7
 8006858:	f7fa f9b6 	bl	8000bc8 <__aeabi_dcmpeq>
 800685c:	b918      	cbnz	r0, 8006866 <__cvt+0xba>
 800685e:	f1c4 0401 	rsb	r4, r4, #1
 8006862:	f8ca 4000 	str.w	r4, [sl]
 8006866:	f8da 3000 	ldr.w	r3, [sl]
 800686a:	4499      	add	r9, r3
 800686c:	e7d3      	b.n	8006816 <__cvt+0x6a>
 800686e:	1c59      	adds	r1, r3, #1
 8006870:	9103      	str	r1, [sp, #12]
 8006872:	701a      	strb	r2, [r3, #0]
 8006874:	e7d9      	b.n	800682a <__cvt+0x7e>

08006876 <__exponent>:
 8006876:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006878:	2900      	cmp	r1, #0
 800687a:	bfba      	itte	lt
 800687c:	4249      	neglt	r1, r1
 800687e:	232d      	movlt	r3, #45	@ 0x2d
 8006880:	232b      	movge	r3, #43	@ 0x2b
 8006882:	2909      	cmp	r1, #9
 8006884:	7002      	strb	r2, [r0, #0]
 8006886:	7043      	strb	r3, [r0, #1]
 8006888:	dd29      	ble.n	80068de <__exponent+0x68>
 800688a:	f10d 0307 	add.w	r3, sp, #7
 800688e:	461d      	mov	r5, r3
 8006890:	270a      	movs	r7, #10
 8006892:	461a      	mov	r2, r3
 8006894:	fbb1 f6f7 	udiv	r6, r1, r7
 8006898:	fb07 1416 	mls	r4, r7, r6, r1
 800689c:	3430      	adds	r4, #48	@ 0x30
 800689e:	f802 4c01 	strb.w	r4, [r2, #-1]
 80068a2:	460c      	mov	r4, r1
 80068a4:	2c63      	cmp	r4, #99	@ 0x63
 80068a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80068aa:	4631      	mov	r1, r6
 80068ac:	dcf1      	bgt.n	8006892 <__exponent+0x1c>
 80068ae:	3130      	adds	r1, #48	@ 0x30
 80068b0:	1e94      	subs	r4, r2, #2
 80068b2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80068b6:	1c41      	adds	r1, r0, #1
 80068b8:	4623      	mov	r3, r4
 80068ba:	42ab      	cmp	r3, r5
 80068bc:	d30a      	bcc.n	80068d4 <__exponent+0x5e>
 80068be:	f10d 0309 	add.w	r3, sp, #9
 80068c2:	1a9b      	subs	r3, r3, r2
 80068c4:	42ac      	cmp	r4, r5
 80068c6:	bf88      	it	hi
 80068c8:	2300      	movhi	r3, #0
 80068ca:	3302      	adds	r3, #2
 80068cc:	4403      	add	r3, r0
 80068ce:	1a18      	subs	r0, r3, r0
 80068d0:	b003      	add	sp, #12
 80068d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068d4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80068d8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80068dc:	e7ed      	b.n	80068ba <__exponent+0x44>
 80068de:	2330      	movs	r3, #48	@ 0x30
 80068e0:	3130      	adds	r1, #48	@ 0x30
 80068e2:	7083      	strb	r3, [r0, #2]
 80068e4:	70c1      	strb	r1, [r0, #3]
 80068e6:	1d03      	adds	r3, r0, #4
 80068e8:	e7f1      	b.n	80068ce <__exponent+0x58>
	...

080068ec <_printf_float>:
 80068ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f0:	b08d      	sub	sp, #52	@ 0x34
 80068f2:	460c      	mov	r4, r1
 80068f4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80068f8:	4616      	mov	r6, r2
 80068fa:	461f      	mov	r7, r3
 80068fc:	4605      	mov	r5, r0
 80068fe:	f000 fccd 	bl	800729c <_localeconv_r>
 8006902:	6803      	ldr	r3, [r0, #0]
 8006904:	9304      	str	r3, [sp, #16]
 8006906:	4618      	mov	r0, r3
 8006908:	f7f9 fd32 	bl	8000370 <strlen>
 800690c:	2300      	movs	r3, #0
 800690e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006910:	f8d8 3000 	ldr.w	r3, [r8]
 8006914:	9005      	str	r0, [sp, #20]
 8006916:	3307      	adds	r3, #7
 8006918:	f023 0307 	bic.w	r3, r3, #7
 800691c:	f103 0208 	add.w	r2, r3, #8
 8006920:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006924:	f8d4 b000 	ldr.w	fp, [r4]
 8006928:	f8c8 2000 	str.w	r2, [r8]
 800692c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006930:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006934:	9307      	str	r3, [sp, #28]
 8006936:	f8cd 8018 	str.w	r8, [sp, #24]
 800693a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800693e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006942:	4b9c      	ldr	r3, [pc, #624]	@ (8006bb4 <_printf_float+0x2c8>)
 8006944:	f04f 32ff 	mov.w	r2, #4294967295
 8006948:	f7fa f970 	bl	8000c2c <__aeabi_dcmpun>
 800694c:	bb70      	cbnz	r0, 80069ac <_printf_float+0xc0>
 800694e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006952:	4b98      	ldr	r3, [pc, #608]	@ (8006bb4 <_printf_float+0x2c8>)
 8006954:	f04f 32ff 	mov.w	r2, #4294967295
 8006958:	f7fa f94a 	bl	8000bf0 <__aeabi_dcmple>
 800695c:	bb30      	cbnz	r0, 80069ac <_printf_float+0xc0>
 800695e:	2200      	movs	r2, #0
 8006960:	2300      	movs	r3, #0
 8006962:	4640      	mov	r0, r8
 8006964:	4649      	mov	r1, r9
 8006966:	f7fa f939 	bl	8000bdc <__aeabi_dcmplt>
 800696a:	b110      	cbz	r0, 8006972 <_printf_float+0x86>
 800696c:	232d      	movs	r3, #45	@ 0x2d
 800696e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006972:	4a91      	ldr	r2, [pc, #580]	@ (8006bb8 <_printf_float+0x2cc>)
 8006974:	4b91      	ldr	r3, [pc, #580]	@ (8006bbc <_printf_float+0x2d0>)
 8006976:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800697a:	bf94      	ite	ls
 800697c:	4690      	movls	r8, r2
 800697e:	4698      	movhi	r8, r3
 8006980:	2303      	movs	r3, #3
 8006982:	6123      	str	r3, [r4, #16]
 8006984:	f02b 0304 	bic.w	r3, fp, #4
 8006988:	6023      	str	r3, [r4, #0]
 800698a:	f04f 0900 	mov.w	r9, #0
 800698e:	9700      	str	r7, [sp, #0]
 8006990:	4633      	mov	r3, r6
 8006992:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006994:	4621      	mov	r1, r4
 8006996:	4628      	mov	r0, r5
 8006998:	f000 f9d2 	bl	8006d40 <_printf_common>
 800699c:	3001      	adds	r0, #1
 800699e:	f040 808d 	bne.w	8006abc <_printf_float+0x1d0>
 80069a2:	f04f 30ff 	mov.w	r0, #4294967295
 80069a6:	b00d      	add	sp, #52	@ 0x34
 80069a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ac:	4642      	mov	r2, r8
 80069ae:	464b      	mov	r3, r9
 80069b0:	4640      	mov	r0, r8
 80069b2:	4649      	mov	r1, r9
 80069b4:	f7fa f93a 	bl	8000c2c <__aeabi_dcmpun>
 80069b8:	b140      	cbz	r0, 80069cc <_printf_float+0xe0>
 80069ba:	464b      	mov	r3, r9
 80069bc:	2b00      	cmp	r3, #0
 80069be:	bfbc      	itt	lt
 80069c0:	232d      	movlt	r3, #45	@ 0x2d
 80069c2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80069c6:	4a7e      	ldr	r2, [pc, #504]	@ (8006bc0 <_printf_float+0x2d4>)
 80069c8:	4b7e      	ldr	r3, [pc, #504]	@ (8006bc4 <_printf_float+0x2d8>)
 80069ca:	e7d4      	b.n	8006976 <_printf_float+0x8a>
 80069cc:	6863      	ldr	r3, [r4, #4]
 80069ce:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80069d2:	9206      	str	r2, [sp, #24]
 80069d4:	1c5a      	adds	r2, r3, #1
 80069d6:	d13b      	bne.n	8006a50 <_printf_float+0x164>
 80069d8:	2306      	movs	r3, #6
 80069da:	6063      	str	r3, [r4, #4]
 80069dc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80069e0:	2300      	movs	r3, #0
 80069e2:	6022      	str	r2, [r4, #0]
 80069e4:	9303      	str	r3, [sp, #12]
 80069e6:	ab0a      	add	r3, sp, #40	@ 0x28
 80069e8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80069ec:	ab09      	add	r3, sp, #36	@ 0x24
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	6861      	ldr	r1, [r4, #4]
 80069f2:	ec49 8b10 	vmov	d0, r8, r9
 80069f6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80069fa:	4628      	mov	r0, r5
 80069fc:	f7ff fed6 	bl	80067ac <__cvt>
 8006a00:	9b06      	ldr	r3, [sp, #24]
 8006a02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a04:	2b47      	cmp	r3, #71	@ 0x47
 8006a06:	4680      	mov	r8, r0
 8006a08:	d129      	bne.n	8006a5e <_printf_float+0x172>
 8006a0a:	1cc8      	adds	r0, r1, #3
 8006a0c:	db02      	blt.n	8006a14 <_printf_float+0x128>
 8006a0e:	6863      	ldr	r3, [r4, #4]
 8006a10:	4299      	cmp	r1, r3
 8006a12:	dd41      	ble.n	8006a98 <_printf_float+0x1ac>
 8006a14:	f1aa 0a02 	sub.w	sl, sl, #2
 8006a18:	fa5f fa8a 	uxtb.w	sl, sl
 8006a1c:	3901      	subs	r1, #1
 8006a1e:	4652      	mov	r2, sl
 8006a20:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006a24:	9109      	str	r1, [sp, #36]	@ 0x24
 8006a26:	f7ff ff26 	bl	8006876 <__exponent>
 8006a2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a2c:	1813      	adds	r3, r2, r0
 8006a2e:	2a01      	cmp	r2, #1
 8006a30:	4681      	mov	r9, r0
 8006a32:	6123      	str	r3, [r4, #16]
 8006a34:	dc02      	bgt.n	8006a3c <_printf_float+0x150>
 8006a36:	6822      	ldr	r2, [r4, #0]
 8006a38:	07d2      	lsls	r2, r2, #31
 8006a3a:	d501      	bpl.n	8006a40 <_printf_float+0x154>
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	6123      	str	r3, [r4, #16]
 8006a40:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d0a2      	beq.n	800698e <_printf_float+0xa2>
 8006a48:	232d      	movs	r3, #45	@ 0x2d
 8006a4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a4e:	e79e      	b.n	800698e <_printf_float+0xa2>
 8006a50:	9a06      	ldr	r2, [sp, #24]
 8006a52:	2a47      	cmp	r2, #71	@ 0x47
 8006a54:	d1c2      	bne.n	80069dc <_printf_float+0xf0>
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d1c0      	bne.n	80069dc <_printf_float+0xf0>
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e7bd      	b.n	80069da <_printf_float+0xee>
 8006a5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a62:	d9db      	bls.n	8006a1c <_printf_float+0x130>
 8006a64:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006a68:	d118      	bne.n	8006a9c <_printf_float+0x1b0>
 8006a6a:	2900      	cmp	r1, #0
 8006a6c:	6863      	ldr	r3, [r4, #4]
 8006a6e:	dd0b      	ble.n	8006a88 <_printf_float+0x19c>
 8006a70:	6121      	str	r1, [r4, #16]
 8006a72:	b913      	cbnz	r3, 8006a7a <_printf_float+0x18e>
 8006a74:	6822      	ldr	r2, [r4, #0]
 8006a76:	07d0      	lsls	r0, r2, #31
 8006a78:	d502      	bpl.n	8006a80 <_printf_float+0x194>
 8006a7a:	3301      	adds	r3, #1
 8006a7c:	440b      	add	r3, r1
 8006a7e:	6123      	str	r3, [r4, #16]
 8006a80:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006a82:	f04f 0900 	mov.w	r9, #0
 8006a86:	e7db      	b.n	8006a40 <_printf_float+0x154>
 8006a88:	b913      	cbnz	r3, 8006a90 <_printf_float+0x1a4>
 8006a8a:	6822      	ldr	r2, [r4, #0]
 8006a8c:	07d2      	lsls	r2, r2, #31
 8006a8e:	d501      	bpl.n	8006a94 <_printf_float+0x1a8>
 8006a90:	3302      	adds	r3, #2
 8006a92:	e7f4      	b.n	8006a7e <_printf_float+0x192>
 8006a94:	2301      	movs	r3, #1
 8006a96:	e7f2      	b.n	8006a7e <_printf_float+0x192>
 8006a98:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006a9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a9e:	4299      	cmp	r1, r3
 8006aa0:	db05      	blt.n	8006aae <_printf_float+0x1c2>
 8006aa2:	6823      	ldr	r3, [r4, #0]
 8006aa4:	6121      	str	r1, [r4, #16]
 8006aa6:	07d8      	lsls	r0, r3, #31
 8006aa8:	d5ea      	bpl.n	8006a80 <_printf_float+0x194>
 8006aaa:	1c4b      	adds	r3, r1, #1
 8006aac:	e7e7      	b.n	8006a7e <_printf_float+0x192>
 8006aae:	2900      	cmp	r1, #0
 8006ab0:	bfd4      	ite	le
 8006ab2:	f1c1 0202 	rsble	r2, r1, #2
 8006ab6:	2201      	movgt	r2, #1
 8006ab8:	4413      	add	r3, r2
 8006aba:	e7e0      	b.n	8006a7e <_printf_float+0x192>
 8006abc:	6823      	ldr	r3, [r4, #0]
 8006abe:	055a      	lsls	r2, r3, #21
 8006ac0:	d407      	bmi.n	8006ad2 <_printf_float+0x1e6>
 8006ac2:	6923      	ldr	r3, [r4, #16]
 8006ac4:	4642      	mov	r2, r8
 8006ac6:	4631      	mov	r1, r6
 8006ac8:	4628      	mov	r0, r5
 8006aca:	47b8      	blx	r7
 8006acc:	3001      	adds	r0, #1
 8006ace:	d12b      	bne.n	8006b28 <_printf_float+0x23c>
 8006ad0:	e767      	b.n	80069a2 <_printf_float+0xb6>
 8006ad2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ad6:	f240 80dd 	bls.w	8006c94 <_printf_float+0x3a8>
 8006ada:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006ade:	2200      	movs	r2, #0
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	f7fa f871 	bl	8000bc8 <__aeabi_dcmpeq>
 8006ae6:	2800      	cmp	r0, #0
 8006ae8:	d033      	beq.n	8006b52 <_printf_float+0x266>
 8006aea:	4a37      	ldr	r2, [pc, #220]	@ (8006bc8 <_printf_float+0x2dc>)
 8006aec:	2301      	movs	r3, #1
 8006aee:	4631      	mov	r1, r6
 8006af0:	4628      	mov	r0, r5
 8006af2:	47b8      	blx	r7
 8006af4:	3001      	adds	r0, #1
 8006af6:	f43f af54 	beq.w	80069a2 <_printf_float+0xb6>
 8006afa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006afe:	4543      	cmp	r3, r8
 8006b00:	db02      	blt.n	8006b08 <_printf_float+0x21c>
 8006b02:	6823      	ldr	r3, [r4, #0]
 8006b04:	07d8      	lsls	r0, r3, #31
 8006b06:	d50f      	bpl.n	8006b28 <_printf_float+0x23c>
 8006b08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b0c:	4631      	mov	r1, r6
 8006b0e:	4628      	mov	r0, r5
 8006b10:	47b8      	blx	r7
 8006b12:	3001      	adds	r0, #1
 8006b14:	f43f af45 	beq.w	80069a2 <_printf_float+0xb6>
 8006b18:	f04f 0900 	mov.w	r9, #0
 8006b1c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006b20:	f104 0a1a 	add.w	sl, r4, #26
 8006b24:	45c8      	cmp	r8, r9
 8006b26:	dc09      	bgt.n	8006b3c <_printf_float+0x250>
 8006b28:	6823      	ldr	r3, [r4, #0]
 8006b2a:	079b      	lsls	r3, r3, #30
 8006b2c:	f100 8103 	bmi.w	8006d36 <_printf_float+0x44a>
 8006b30:	68e0      	ldr	r0, [r4, #12]
 8006b32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b34:	4298      	cmp	r0, r3
 8006b36:	bfb8      	it	lt
 8006b38:	4618      	movlt	r0, r3
 8006b3a:	e734      	b.n	80069a6 <_printf_float+0xba>
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	4652      	mov	r2, sl
 8006b40:	4631      	mov	r1, r6
 8006b42:	4628      	mov	r0, r5
 8006b44:	47b8      	blx	r7
 8006b46:	3001      	adds	r0, #1
 8006b48:	f43f af2b 	beq.w	80069a2 <_printf_float+0xb6>
 8006b4c:	f109 0901 	add.w	r9, r9, #1
 8006b50:	e7e8      	b.n	8006b24 <_printf_float+0x238>
 8006b52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	dc39      	bgt.n	8006bcc <_printf_float+0x2e0>
 8006b58:	4a1b      	ldr	r2, [pc, #108]	@ (8006bc8 <_printf_float+0x2dc>)
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	4631      	mov	r1, r6
 8006b5e:	4628      	mov	r0, r5
 8006b60:	47b8      	blx	r7
 8006b62:	3001      	adds	r0, #1
 8006b64:	f43f af1d 	beq.w	80069a2 <_printf_float+0xb6>
 8006b68:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006b6c:	ea59 0303 	orrs.w	r3, r9, r3
 8006b70:	d102      	bne.n	8006b78 <_printf_float+0x28c>
 8006b72:	6823      	ldr	r3, [r4, #0]
 8006b74:	07d9      	lsls	r1, r3, #31
 8006b76:	d5d7      	bpl.n	8006b28 <_printf_float+0x23c>
 8006b78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b7c:	4631      	mov	r1, r6
 8006b7e:	4628      	mov	r0, r5
 8006b80:	47b8      	blx	r7
 8006b82:	3001      	adds	r0, #1
 8006b84:	f43f af0d 	beq.w	80069a2 <_printf_float+0xb6>
 8006b88:	f04f 0a00 	mov.w	sl, #0
 8006b8c:	f104 0b1a 	add.w	fp, r4, #26
 8006b90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b92:	425b      	negs	r3, r3
 8006b94:	4553      	cmp	r3, sl
 8006b96:	dc01      	bgt.n	8006b9c <_printf_float+0x2b0>
 8006b98:	464b      	mov	r3, r9
 8006b9a:	e793      	b.n	8006ac4 <_printf_float+0x1d8>
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	465a      	mov	r2, fp
 8006ba0:	4631      	mov	r1, r6
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	47b8      	blx	r7
 8006ba6:	3001      	adds	r0, #1
 8006ba8:	f43f aefb 	beq.w	80069a2 <_printf_float+0xb6>
 8006bac:	f10a 0a01 	add.w	sl, sl, #1
 8006bb0:	e7ee      	b.n	8006b90 <_printf_float+0x2a4>
 8006bb2:	bf00      	nop
 8006bb4:	7fefffff 	.word	0x7fefffff
 8006bb8:	0801c61c 	.word	0x0801c61c
 8006bbc:	0801c620 	.word	0x0801c620
 8006bc0:	0801c624 	.word	0x0801c624
 8006bc4:	0801c628 	.word	0x0801c628
 8006bc8:	0801c62c 	.word	0x0801c62c
 8006bcc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006bce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006bd2:	4553      	cmp	r3, sl
 8006bd4:	bfa8      	it	ge
 8006bd6:	4653      	movge	r3, sl
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	4699      	mov	r9, r3
 8006bdc:	dc36      	bgt.n	8006c4c <_printf_float+0x360>
 8006bde:	f04f 0b00 	mov.w	fp, #0
 8006be2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006be6:	f104 021a 	add.w	r2, r4, #26
 8006bea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006bec:	9306      	str	r3, [sp, #24]
 8006bee:	eba3 0309 	sub.w	r3, r3, r9
 8006bf2:	455b      	cmp	r3, fp
 8006bf4:	dc31      	bgt.n	8006c5a <_printf_float+0x36e>
 8006bf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bf8:	459a      	cmp	sl, r3
 8006bfa:	dc3a      	bgt.n	8006c72 <_printf_float+0x386>
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	07da      	lsls	r2, r3, #31
 8006c00:	d437      	bmi.n	8006c72 <_printf_float+0x386>
 8006c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c04:	ebaa 0903 	sub.w	r9, sl, r3
 8006c08:	9b06      	ldr	r3, [sp, #24]
 8006c0a:	ebaa 0303 	sub.w	r3, sl, r3
 8006c0e:	4599      	cmp	r9, r3
 8006c10:	bfa8      	it	ge
 8006c12:	4699      	movge	r9, r3
 8006c14:	f1b9 0f00 	cmp.w	r9, #0
 8006c18:	dc33      	bgt.n	8006c82 <_printf_float+0x396>
 8006c1a:	f04f 0800 	mov.w	r8, #0
 8006c1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c22:	f104 0b1a 	add.w	fp, r4, #26
 8006c26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c28:	ebaa 0303 	sub.w	r3, sl, r3
 8006c2c:	eba3 0309 	sub.w	r3, r3, r9
 8006c30:	4543      	cmp	r3, r8
 8006c32:	f77f af79 	ble.w	8006b28 <_printf_float+0x23c>
 8006c36:	2301      	movs	r3, #1
 8006c38:	465a      	mov	r2, fp
 8006c3a:	4631      	mov	r1, r6
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	47b8      	blx	r7
 8006c40:	3001      	adds	r0, #1
 8006c42:	f43f aeae 	beq.w	80069a2 <_printf_float+0xb6>
 8006c46:	f108 0801 	add.w	r8, r8, #1
 8006c4a:	e7ec      	b.n	8006c26 <_printf_float+0x33a>
 8006c4c:	4642      	mov	r2, r8
 8006c4e:	4631      	mov	r1, r6
 8006c50:	4628      	mov	r0, r5
 8006c52:	47b8      	blx	r7
 8006c54:	3001      	adds	r0, #1
 8006c56:	d1c2      	bne.n	8006bde <_printf_float+0x2f2>
 8006c58:	e6a3      	b.n	80069a2 <_printf_float+0xb6>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	4631      	mov	r1, r6
 8006c5e:	4628      	mov	r0, r5
 8006c60:	9206      	str	r2, [sp, #24]
 8006c62:	47b8      	blx	r7
 8006c64:	3001      	adds	r0, #1
 8006c66:	f43f ae9c 	beq.w	80069a2 <_printf_float+0xb6>
 8006c6a:	9a06      	ldr	r2, [sp, #24]
 8006c6c:	f10b 0b01 	add.w	fp, fp, #1
 8006c70:	e7bb      	b.n	8006bea <_printf_float+0x2fe>
 8006c72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c76:	4631      	mov	r1, r6
 8006c78:	4628      	mov	r0, r5
 8006c7a:	47b8      	blx	r7
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	d1c0      	bne.n	8006c02 <_printf_float+0x316>
 8006c80:	e68f      	b.n	80069a2 <_printf_float+0xb6>
 8006c82:	9a06      	ldr	r2, [sp, #24]
 8006c84:	464b      	mov	r3, r9
 8006c86:	4442      	add	r2, r8
 8006c88:	4631      	mov	r1, r6
 8006c8a:	4628      	mov	r0, r5
 8006c8c:	47b8      	blx	r7
 8006c8e:	3001      	adds	r0, #1
 8006c90:	d1c3      	bne.n	8006c1a <_printf_float+0x32e>
 8006c92:	e686      	b.n	80069a2 <_printf_float+0xb6>
 8006c94:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c98:	f1ba 0f01 	cmp.w	sl, #1
 8006c9c:	dc01      	bgt.n	8006ca2 <_printf_float+0x3b6>
 8006c9e:	07db      	lsls	r3, r3, #31
 8006ca0:	d536      	bpl.n	8006d10 <_printf_float+0x424>
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	4642      	mov	r2, r8
 8006ca6:	4631      	mov	r1, r6
 8006ca8:	4628      	mov	r0, r5
 8006caa:	47b8      	blx	r7
 8006cac:	3001      	adds	r0, #1
 8006cae:	f43f ae78 	beq.w	80069a2 <_printf_float+0xb6>
 8006cb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cb6:	4631      	mov	r1, r6
 8006cb8:	4628      	mov	r0, r5
 8006cba:	47b8      	blx	r7
 8006cbc:	3001      	adds	r0, #1
 8006cbe:	f43f ae70 	beq.w	80069a2 <_printf_float+0xb6>
 8006cc2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	2300      	movs	r3, #0
 8006cca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006cce:	f7f9 ff7b 	bl	8000bc8 <__aeabi_dcmpeq>
 8006cd2:	b9c0      	cbnz	r0, 8006d06 <_printf_float+0x41a>
 8006cd4:	4653      	mov	r3, sl
 8006cd6:	f108 0201 	add.w	r2, r8, #1
 8006cda:	4631      	mov	r1, r6
 8006cdc:	4628      	mov	r0, r5
 8006cde:	47b8      	blx	r7
 8006ce0:	3001      	adds	r0, #1
 8006ce2:	d10c      	bne.n	8006cfe <_printf_float+0x412>
 8006ce4:	e65d      	b.n	80069a2 <_printf_float+0xb6>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	465a      	mov	r2, fp
 8006cea:	4631      	mov	r1, r6
 8006cec:	4628      	mov	r0, r5
 8006cee:	47b8      	blx	r7
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	f43f ae56 	beq.w	80069a2 <_printf_float+0xb6>
 8006cf6:	f108 0801 	add.w	r8, r8, #1
 8006cfa:	45d0      	cmp	r8, sl
 8006cfc:	dbf3      	blt.n	8006ce6 <_printf_float+0x3fa>
 8006cfe:	464b      	mov	r3, r9
 8006d00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006d04:	e6df      	b.n	8006ac6 <_printf_float+0x1da>
 8006d06:	f04f 0800 	mov.w	r8, #0
 8006d0a:	f104 0b1a 	add.w	fp, r4, #26
 8006d0e:	e7f4      	b.n	8006cfa <_printf_float+0x40e>
 8006d10:	2301      	movs	r3, #1
 8006d12:	4642      	mov	r2, r8
 8006d14:	e7e1      	b.n	8006cda <_printf_float+0x3ee>
 8006d16:	2301      	movs	r3, #1
 8006d18:	464a      	mov	r2, r9
 8006d1a:	4631      	mov	r1, r6
 8006d1c:	4628      	mov	r0, r5
 8006d1e:	47b8      	blx	r7
 8006d20:	3001      	adds	r0, #1
 8006d22:	f43f ae3e 	beq.w	80069a2 <_printf_float+0xb6>
 8006d26:	f108 0801 	add.w	r8, r8, #1
 8006d2a:	68e3      	ldr	r3, [r4, #12]
 8006d2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d2e:	1a5b      	subs	r3, r3, r1
 8006d30:	4543      	cmp	r3, r8
 8006d32:	dcf0      	bgt.n	8006d16 <_printf_float+0x42a>
 8006d34:	e6fc      	b.n	8006b30 <_printf_float+0x244>
 8006d36:	f04f 0800 	mov.w	r8, #0
 8006d3a:	f104 0919 	add.w	r9, r4, #25
 8006d3e:	e7f4      	b.n	8006d2a <_printf_float+0x43e>

08006d40 <_printf_common>:
 8006d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d44:	4616      	mov	r6, r2
 8006d46:	4698      	mov	r8, r3
 8006d48:	688a      	ldr	r2, [r1, #8]
 8006d4a:	690b      	ldr	r3, [r1, #16]
 8006d4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006d50:	4293      	cmp	r3, r2
 8006d52:	bfb8      	it	lt
 8006d54:	4613      	movlt	r3, r2
 8006d56:	6033      	str	r3, [r6, #0]
 8006d58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006d5c:	4607      	mov	r7, r0
 8006d5e:	460c      	mov	r4, r1
 8006d60:	b10a      	cbz	r2, 8006d66 <_printf_common+0x26>
 8006d62:	3301      	adds	r3, #1
 8006d64:	6033      	str	r3, [r6, #0]
 8006d66:	6823      	ldr	r3, [r4, #0]
 8006d68:	0699      	lsls	r1, r3, #26
 8006d6a:	bf42      	ittt	mi
 8006d6c:	6833      	ldrmi	r3, [r6, #0]
 8006d6e:	3302      	addmi	r3, #2
 8006d70:	6033      	strmi	r3, [r6, #0]
 8006d72:	6825      	ldr	r5, [r4, #0]
 8006d74:	f015 0506 	ands.w	r5, r5, #6
 8006d78:	d106      	bne.n	8006d88 <_printf_common+0x48>
 8006d7a:	f104 0a19 	add.w	sl, r4, #25
 8006d7e:	68e3      	ldr	r3, [r4, #12]
 8006d80:	6832      	ldr	r2, [r6, #0]
 8006d82:	1a9b      	subs	r3, r3, r2
 8006d84:	42ab      	cmp	r3, r5
 8006d86:	dc26      	bgt.n	8006dd6 <_printf_common+0x96>
 8006d88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d8c:	6822      	ldr	r2, [r4, #0]
 8006d8e:	3b00      	subs	r3, #0
 8006d90:	bf18      	it	ne
 8006d92:	2301      	movne	r3, #1
 8006d94:	0692      	lsls	r2, r2, #26
 8006d96:	d42b      	bmi.n	8006df0 <_printf_common+0xb0>
 8006d98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d9c:	4641      	mov	r1, r8
 8006d9e:	4638      	mov	r0, r7
 8006da0:	47c8      	blx	r9
 8006da2:	3001      	adds	r0, #1
 8006da4:	d01e      	beq.n	8006de4 <_printf_common+0xa4>
 8006da6:	6823      	ldr	r3, [r4, #0]
 8006da8:	6922      	ldr	r2, [r4, #16]
 8006daa:	f003 0306 	and.w	r3, r3, #6
 8006dae:	2b04      	cmp	r3, #4
 8006db0:	bf02      	ittt	eq
 8006db2:	68e5      	ldreq	r5, [r4, #12]
 8006db4:	6833      	ldreq	r3, [r6, #0]
 8006db6:	1aed      	subeq	r5, r5, r3
 8006db8:	68a3      	ldr	r3, [r4, #8]
 8006dba:	bf0c      	ite	eq
 8006dbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dc0:	2500      	movne	r5, #0
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	bfc4      	itt	gt
 8006dc6:	1a9b      	subgt	r3, r3, r2
 8006dc8:	18ed      	addgt	r5, r5, r3
 8006dca:	2600      	movs	r6, #0
 8006dcc:	341a      	adds	r4, #26
 8006dce:	42b5      	cmp	r5, r6
 8006dd0:	d11a      	bne.n	8006e08 <_printf_common+0xc8>
 8006dd2:	2000      	movs	r0, #0
 8006dd4:	e008      	b.n	8006de8 <_printf_common+0xa8>
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	4652      	mov	r2, sl
 8006dda:	4641      	mov	r1, r8
 8006ddc:	4638      	mov	r0, r7
 8006dde:	47c8      	blx	r9
 8006de0:	3001      	adds	r0, #1
 8006de2:	d103      	bne.n	8006dec <_printf_common+0xac>
 8006de4:	f04f 30ff 	mov.w	r0, #4294967295
 8006de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dec:	3501      	adds	r5, #1
 8006dee:	e7c6      	b.n	8006d7e <_printf_common+0x3e>
 8006df0:	18e1      	adds	r1, r4, r3
 8006df2:	1c5a      	adds	r2, r3, #1
 8006df4:	2030      	movs	r0, #48	@ 0x30
 8006df6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006dfa:	4422      	add	r2, r4
 8006dfc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e04:	3302      	adds	r3, #2
 8006e06:	e7c7      	b.n	8006d98 <_printf_common+0x58>
 8006e08:	2301      	movs	r3, #1
 8006e0a:	4622      	mov	r2, r4
 8006e0c:	4641      	mov	r1, r8
 8006e0e:	4638      	mov	r0, r7
 8006e10:	47c8      	blx	r9
 8006e12:	3001      	adds	r0, #1
 8006e14:	d0e6      	beq.n	8006de4 <_printf_common+0xa4>
 8006e16:	3601      	adds	r6, #1
 8006e18:	e7d9      	b.n	8006dce <_printf_common+0x8e>
	...

08006e1c <_printf_i>:
 8006e1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e20:	7e0f      	ldrb	r7, [r1, #24]
 8006e22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e24:	2f78      	cmp	r7, #120	@ 0x78
 8006e26:	4691      	mov	r9, r2
 8006e28:	4680      	mov	r8, r0
 8006e2a:	460c      	mov	r4, r1
 8006e2c:	469a      	mov	sl, r3
 8006e2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006e32:	d807      	bhi.n	8006e44 <_printf_i+0x28>
 8006e34:	2f62      	cmp	r7, #98	@ 0x62
 8006e36:	d80a      	bhi.n	8006e4e <_printf_i+0x32>
 8006e38:	2f00      	cmp	r7, #0
 8006e3a:	f000 80d2 	beq.w	8006fe2 <_printf_i+0x1c6>
 8006e3e:	2f58      	cmp	r7, #88	@ 0x58
 8006e40:	f000 80b9 	beq.w	8006fb6 <_printf_i+0x19a>
 8006e44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006e4c:	e03a      	b.n	8006ec4 <_printf_i+0xa8>
 8006e4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006e52:	2b15      	cmp	r3, #21
 8006e54:	d8f6      	bhi.n	8006e44 <_printf_i+0x28>
 8006e56:	a101      	add	r1, pc, #4	@ (adr r1, 8006e5c <_printf_i+0x40>)
 8006e58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e5c:	08006eb5 	.word	0x08006eb5
 8006e60:	08006ec9 	.word	0x08006ec9
 8006e64:	08006e45 	.word	0x08006e45
 8006e68:	08006e45 	.word	0x08006e45
 8006e6c:	08006e45 	.word	0x08006e45
 8006e70:	08006e45 	.word	0x08006e45
 8006e74:	08006ec9 	.word	0x08006ec9
 8006e78:	08006e45 	.word	0x08006e45
 8006e7c:	08006e45 	.word	0x08006e45
 8006e80:	08006e45 	.word	0x08006e45
 8006e84:	08006e45 	.word	0x08006e45
 8006e88:	08006fc9 	.word	0x08006fc9
 8006e8c:	08006ef3 	.word	0x08006ef3
 8006e90:	08006f83 	.word	0x08006f83
 8006e94:	08006e45 	.word	0x08006e45
 8006e98:	08006e45 	.word	0x08006e45
 8006e9c:	08006feb 	.word	0x08006feb
 8006ea0:	08006e45 	.word	0x08006e45
 8006ea4:	08006ef3 	.word	0x08006ef3
 8006ea8:	08006e45 	.word	0x08006e45
 8006eac:	08006e45 	.word	0x08006e45
 8006eb0:	08006f8b 	.word	0x08006f8b
 8006eb4:	6833      	ldr	r3, [r6, #0]
 8006eb6:	1d1a      	adds	r2, r3, #4
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	6032      	str	r2, [r6, #0]
 8006ebc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ec0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e09d      	b.n	8007004 <_printf_i+0x1e8>
 8006ec8:	6833      	ldr	r3, [r6, #0]
 8006eca:	6820      	ldr	r0, [r4, #0]
 8006ecc:	1d19      	adds	r1, r3, #4
 8006ece:	6031      	str	r1, [r6, #0]
 8006ed0:	0606      	lsls	r6, r0, #24
 8006ed2:	d501      	bpl.n	8006ed8 <_printf_i+0xbc>
 8006ed4:	681d      	ldr	r5, [r3, #0]
 8006ed6:	e003      	b.n	8006ee0 <_printf_i+0xc4>
 8006ed8:	0645      	lsls	r5, r0, #25
 8006eda:	d5fb      	bpl.n	8006ed4 <_printf_i+0xb8>
 8006edc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006ee0:	2d00      	cmp	r5, #0
 8006ee2:	da03      	bge.n	8006eec <_printf_i+0xd0>
 8006ee4:	232d      	movs	r3, #45	@ 0x2d
 8006ee6:	426d      	negs	r5, r5
 8006ee8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006eec:	4859      	ldr	r0, [pc, #356]	@ (8007054 <_printf_i+0x238>)
 8006eee:	230a      	movs	r3, #10
 8006ef0:	e011      	b.n	8006f16 <_printf_i+0xfa>
 8006ef2:	6821      	ldr	r1, [r4, #0]
 8006ef4:	6833      	ldr	r3, [r6, #0]
 8006ef6:	0608      	lsls	r0, r1, #24
 8006ef8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006efc:	d402      	bmi.n	8006f04 <_printf_i+0xe8>
 8006efe:	0649      	lsls	r1, r1, #25
 8006f00:	bf48      	it	mi
 8006f02:	b2ad      	uxthmi	r5, r5
 8006f04:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f06:	4853      	ldr	r0, [pc, #332]	@ (8007054 <_printf_i+0x238>)
 8006f08:	6033      	str	r3, [r6, #0]
 8006f0a:	bf14      	ite	ne
 8006f0c:	230a      	movne	r3, #10
 8006f0e:	2308      	moveq	r3, #8
 8006f10:	2100      	movs	r1, #0
 8006f12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f16:	6866      	ldr	r6, [r4, #4]
 8006f18:	60a6      	str	r6, [r4, #8]
 8006f1a:	2e00      	cmp	r6, #0
 8006f1c:	bfa2      	ittt	ge
 8006f1e:	6821      	ldrge	r1, [r4, #0]
 8006f20:	f021 0104 	bicge.w	r1, r1, #4
 8006f24:	6021      	strge	r1, [r4, #0]
 8006f26:	b90d      	cbnz	r5, 8006f2c <_printf_i+0x110>
 8006f28:	2e00      	cmp	r6, #0
 8006f2a:	d04b      	beq.n	8006fc4 <_printf_i+0x1a8>
 8006f2c:	4616      	mov	r6, r2
 8006f2e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f32:	fb03 5711 	mls	r7, r3, r1, r5
 8006f36:	5dc7      	ldrb	r7, [r0, r7]
 8006f38:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f3c:	462f      	mov	r7, r5
 8006f3e:	42bb      	cmp	r3, r7
 8006f40:	460d      	mov	r5, r1
 8006f42:	d9f4      	bls.n	8006f2e <_printf_i+0x112>
 8006f44:	2b08      	cmp	r3, #8
 8006f46:	d10b      	bne.n	8006f60 <_printf_i+0x144>
 8006f48:	6823      	ldr	r3, [r4, #0]
 8006f4a:	07df      	lsls	r7, r3, #31
 8006f4c:	d508      	bpl.n	8006f60 <_printf_i+0x144>
 8006f4e:	6923      	ldr	r3, [r4, #16]
 8006f50:	6861      	ldr	r1, [r4, #4]
 8006f52:	4299      	cmp	r1, r3
 8006f54:	bfde      	ittt	le
 8006f56:	2330      	movle	r3, #48	@ 0x30
 8006f58:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f5c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006f60:	1b92      	subs	r2, r2, r6
 8006f62:	6122      	str	r2, [r4, #16]
 8006f64:	f8cd a000 	str.w	sl, [sp]
 8006f68:	464b      	mov	r3, r9
 8006f6a:	aa03      	add	r2, sp, #12
 8006f6c:	4621      	mov	r1, r4
 8006f6e:	4640      	mov	r0, r8
 8006f70:	f7ff fee6 	bl	8006d40 <_printf_common>
 8006f74:	3001      	adds	r0, #1
 8006f76:	d14a      	bne.n	800700e <_printf_i+0x1f2>
 8006f78:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7c:	b004      	add	sp, #16
 8006f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f82:	6823      	ldr	r3, [r4, #0]
 8006f84:	f043 0320 	orr.w	r3, r3, #32
 8006f88:	6023      	str	r3, [r4, #0]
 8006f8a:	4833      	ldr	r0, [pc, #204]	@ (8007058 <_printf_i+0x23c>)
 8006f8c:	2778      	movs	r7, #120	@ 0x78
 8006f8e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f92:	6823      	ldr	r3, [r4, #0]
 8006f94:	6831      	ldr	r1, [r6, #0]
 8006f96:	061f      	lsls	r7, r3, #24
 8006f98:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f9c:	d402      	bmi.n	8006fa4 <_printf_i+0x188>
 8006f9e:	065f      	lsls	r7, r3, #25
 8006fa0:	bf48      	it	mi
 8006fa2:	b2ad      	uxthmi	r5, r5
 8006fa4:	6031      	str	r1, [r6, #0]
 8006fa6:	07d9      	lsls	r1, r3, #31
 8006fa8:	bf44      	itt	mi
 8006faa:	f043 0320 	orrmi.w	r3, r3, #32
 8006fae:	6023      	strmi	r3, [r4, #0]
 8006fb0:	b11d      	cbz	r5, 8006fba <_printf_i+0x19e>
 8006fb2:	2310      	movs	r3, #16
 8006fb4:	e7ac      	b.n	8006f10 <_printf_i+0xf4>
 8006fb6:	4827      	ldr	r0, [pc, #156]	@ (8007054 <_printf_i+0x238>)
 8006fb8:	e7e9      	b.n	8006f8e <_printf_i+0x172>
 8006fba:	6823      	ldr	r3, [r4, #0]
 8006fbc:	f023 0320 	bic.w	r3, r3, #32
 8006fc0:	6023      	str	r3, [r4, #0]
 8006fc2:	e7f6      	b.n	8006fb2 <_printf_i+0x196>
 8006fc4:	4616      	mov	r6, r2
 8006fc6:	e7bd      	b.n	8006f44 <_printf_i+0x128>
 8006fc8:	6833      	ldr	r3, [r6, #0]
 8006fca:	6825      	ldr	r5, [r4, #0]
 8006fcc:	6961      	ldr	r1, [r4, #20]
 8006fce:	1d18      	adds	r0, r3, #4
 8006fd0:	6030      	str	r0, [r6, #0]
 8006fd2:	062e      	lsls	r6, r5, #24
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	d501      	bpl.n	8006fdc <_printf_i+0x1c0>
 8006fd8:	6019      	str	r1, [r3, #0]
 8006fda:	e002      	b.n	8006fe2 <_printf_i+0x1c6>
 8006fdc:	0668      	lsls	r0, r5, #25
 8006fde:	d5fb      	bpl.n	8006fd8 <_printf_i+0x1bc>
 8006fe0:	8019      	strh	r1, [r3, #0]
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	6123      	str	r3, [r4, #16]
 8006fe6:	4616      	mov	r6, r2
 8006fe8:	e7bc      	b.n	8006f64 <_printf_i+0x148>
 8006fea:	6833      	ldr	r3, [r6, #0]
 8006fec:	1d1a      	adds	r2, r3, #4
 8006fee:	6032      	str	r2, [r6, #0]
 8006ff0:	681e      	ldr	r6, [r3, #0]
 8006ff2:	6862      	ldr	r2, [r4, #4]
 8006ff4:	2100      	movs	r1, #0
 8006ff6:	4630      	mov	r0, r6
 8006ff8:	f7f9 f96a 	bl	80002d0 <memchr>
 8006ffc:	b108      	cbz	r0, 8007002 <_printf_i+0x1e6>
 8006ffe:	1b80      	subs	r0, r0, r6
 8007000:	6060      	str	r0, [r4, #4]
 8007002:	6863      	ldr	r3, [r4, #4]
 8007004:	6123      	str	r3, [r4, #16]
 8007006:	2300      	movs	r3, #0
 8007008:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800700c:	e7aa      	b.n	8006f64 <_printf_i+0x148>
 800700e:	6923      	ldr	r3, [r4, #16]
 8007010:	4632      	mov	r2, r6
 8007012:	4649      	mov	r1, r9
 8007014:	4640      	mov	r0, r8
 8007016:	47d0      	blx	sl
 8007018:	3001      	adds	r0, #1
 800701a:	d0ad      	beq.n	8006f78 <_printf_i+0x15c>
 800701c:	6823      	ldr	r3, [r4, #0]
 800701e:	079b      	lsls	r3, r3, #30
 8007020:	d413      	bmi.n	800704a <_printf_i+0x22e>
 8007022:	68e0      	ldr	r0, [r4, #12]
 8007024:	9b03      	ldr	r3, [sp, #12]
 8007026:	4298      	cmp	r0, r3
 8007028:	bfb8      	it	lt
 800702a:	4618      	movlt	r0, r3
 800702c:	e7a6      	b.n	8006f7c <_printf_i+0x160>
 800702e:	2301      	movs	r3, #1
 8007030:	4632      	mov	r2, r6
 8007032:	4649      	mov	r1, r9
 8007034:	4640      	mov	r0, r8
 8007036:	47d0      	blx	sl
 8007038:	3001      	adds	r0, #1
 800703a:	d09d      	beq.n	8006f78 <_printf_i+0x15c>
 800703c:	3501      	adds	r5, #1
 800703e:	68e3      	ldr	r3, [r4, #12]
 8007040:	9903      	ldr	r1, [sp, #12]
 8007042:	1a5b      	subs	r3, r3, r1
 8007044:	42ab      	cmp	r3, r5
 8007046:	dcf2      	bgt.n	800702e <_printf_i+0x212>
 8007048:	e7eb      	b.n	8007022 <_printf_i+0x206>
 800704a:	2500      	movs	r5, #0
 800704c:	f104 0619 	add.w	r6, r4, #25
 8007050:	e7f5      	b.n	800703e <_printf_i+0x222>
 8007052:	bf00      	nop
 8007054:	0801c62e 	.word	0x0801c62e
 8007058:	0801c63f 	.word	0x0801c63f

0800705c <std>:
 800705c:	2300      	movs	r3, #0
 800705e:	b510      	push	{r4, lr}
 8007060:	4604      	mov	r4, r0
 8007062:	e9c0 3300 	strd	r3, r3, [r0]
 8007066:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800706a:	6083      	str	r3, [r0, #8]
 800706c:	8181      	strh	r1, [r0, #12]
 800706e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007070:	81c2      	strh	r2, [r0, #14]
 8007072:	6183      	str	r3, [r0, #24]
 8007074:	4619      	mov	r1, r3
 8007076:	2208      	movs	r2, #8
 8007078:	305c      	adds	r0, #92	@ 0x5c
 800707a:	f000 f906 	bl	800728a <memset>
 800707e:	4b0d      	ldr	r3, [pc, #52]	@ (80070b4 <std+0x58>)
 8007080:	6263      	str	r3, [r4, #36]	@ 0x24
 8007082:	4b0d      	ldr	r3, [pc, #52]	@ (80070b8 <std+0x5c>)
 8007084:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007086:	4b0d      	ldr	r3, [pc, #52]	@ (80070bc <std+0x60>)
 8007088:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800708a:	4b0d      	ldr	r3, [pc, #52]	@ (80070c0 <std+0x64>)
 800708c:	6323      	str	r3, [r4, #48]	@ 0x30
 800708e:	4b0d      	ldr	r3, [pc, #52]	@ (80070c4 <std+0x68>)
 8007090:	6224      	str	r4, [r4, #32]
 8007092:	429c      	cmp	r4, r3
 8007094:	d006      	beq.n	80070a4 <std+0x48>
 8007096:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800709a:	4294      	cmp	r4, r2
 800709c:	d002      	beq.n	80070a4 <std+0x48>
 800709e:	33d0      	adds	r3, #208	@ 0xd0
 80070a0:	429c      	cmp	r4, r3
 80070a2:	d105      	bne.n	80070b0 <std+0x54>
 80070a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80070a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070ac:	f000 b96a 	b.w	8007384 <__retarget_lock_init_recursive>
 80070b0:	bd10      	pop	{r4, pc}
 80070b2:	bf00      	nop
 80070b4:	08007205 	.word	0x08007205
 80070b8:	08007227 	.word	0x08007227
 80070bc:	0800725f 	.word	0x0800725f
 80070c0:	08007283 	.word	0x08007283
 80070c4:	20002048 	.word	0x20002048

080070c8 <stdio_exit_handler>:
 80070c8:	4a02      	ldr	r2, [pc, #8]	@ (80070d4 <stdio_exit_handler+0xc>)
 80070ca:	4903      	ldr	r1, [pc, #12]	@ (80070d8 <stdio_exit_handler+0x10>)
 80070cc:	4803      	ldr	r0, [pc, #12]	@ (80070dc <stdio_exit_handler+0x14>)
 80070ce:	f000 b869 	b.w	80071a4 <_fwalk_sglue>
 80070d2:	bf00      	nop
 80070d4:	2000000c 	.word	0x2000000c
 80070d8:	08008cb9 	.word	0x08008cb9
 80070dc:	2000001c 	.word	0x2000001c

080070e0 <cleanup_stdio>:
 80070e0:	6841      	ldr	r1, [r0, #4]
 80070e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007114 <cleanup_stdio+0x34>)
 80070e4:	4299      	cmp	r1, r3
 80070e6:	b510      	push	{r4, lr}
 80070e8:	4604      	mov	r4, r0
 80070ea:	d001      	beq.n	80070f0 <cleanup_stdio+0x10>
 80070ec:	f001 fde4 	bl	8008cb8 <_fflush_r>
 80070f0:	68a1      	ldr	r1, [r4, #8]
 80070f2:	4b09      	ldr	r3, [pc, #36]	@ (8007118 <cleanup_stdio+0x38>)
 80070f4:	4299      	cmp	r1, r3
 80070f6:	d002      	beq.n	80070fe <cleanup_stdio+0x1e>
 80070f8:	4620      	mov	r0, r4
 80070fa:	f001 fddd 	bl	8008cb8 <_fflush_r>
 80070fe:	68e1      	ldr	r1, [r4, #12]
 8007100:	4b06      	ldr	r3, [pc, #24]	@ (800711c <cleanup_stdio+0x3c>)
 8007102:	4299      	cmp	r1, r3
 8007104:	d004      	beq.n	8007110 <cleanup_stdio+0x30>
 8007106:	4620      	mov	r0, r4
 8007108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800710c:	f001 bdd4 	b.w	8008cb8 <_fflush_r>
 8007110:	bd10      	pop	{r4, pc}
 8007112:	bf00      	nop
 8007114:	20002048 	.word	0x20002048
 8007118:	200020b0 	.word	0x200020b0
 800711c:	20002118 	.word	0x20002118

08007120 <global_stdio_init.part.0>:
 8007120:	b510      	push	{r4, lr}
 8007122:	4b0b      	ldr	r3, [pc, #44]	@ (8007150 <global_stdio_init.part.0+0x30>)
 8007124:	4c0b      	ldr	r4, [pc, #44]	@ (8007154 <global_stdio_init.part.0+0x34>)
 8007126:	4a0c      	ldr	r2, [pc, #48]	@ (8007158 <global_stdio_init.part.0+0x38>)
 8007128:	601a      	str	r2, [r3, #0]
 800712a:	4620      	mov	r0, r4
 800712c:	2200      	movs	r2, #0
 800712e:	2104      	movs	r1, #4
 8007130:	f7ff ff94 	bl	800705c <std>
 8007134:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007138:	2201      	movs	r2, #1
 800713a:	2109      	movs	r1, #9
 800713c:	f7ff ff8e 	bl	800705c <std>
 8007140:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007144:	2202      	movs	r2, #2
 8007146:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800714a:	2112      	movs	r1, #18
 800714c:	f7ff bf86 	b.w	800705c <std>
 8007150:	20002180 	.word	0x20002180
 8007154:	20002048 	.word	0x20002048
 8007158:	080070c9 	.word	0x080070c9

0800715c <__sfp_lock_acquire>:
 800715c:	4801      	ldr	r0, [pc, #4]	@ (8007164 <__sfp_lock_acquire+0x8>)
 800715e:	f000 b912 	b.w	8007386 <__retarget_lock_acquire_recursive>
 8007162:	bf00      	nop
 8007164:	20002189 	.word	0x20002189

08007168 <__sfp_lock_release>:
 8007168:	4801      	ldr	r0, [pc, #4]	@ (8007170 <__sfp_lock_release+0x8>)
 800716a:	f000 b90d 	b.w	8007388 <__retarget_lock_release_recursive>
 800716e:	bf00      	nop
 8007170:	20002189 	.word	0x20002189

08007174 <__sinit>:
 8007174:	b510      	push	{r4, lr}
 8007176:	4604      	mov	r4, r0
 8007178:	f7ff fff0 	bl	800715c <__sfp_lock_acquire>
 800717c:	6a23      	ldr	r3, [r4, #32]
 800717e:	b11b      	cbz	r3, 8007188 <__sinit+0x14>
 8007180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007184:	f7ff bff0 	b.w	8007168 <__sfp_lock_release>
 8007188:	4b04      	ldr	r3, [pc, #16]	@ (800719c <__sinit+0x28>)
 800718a:	6223      	str	r3, [r4, #32]
 800718c:	4b04      	ldr	r3, [pc, #16]	@ (80071a0 <__sinit+0x2c>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1f5      	bne.n	8007180 <__sinit+0xc>
 8007194:	f7ff ffc4 	bl	8007120 <global_stdio_init.part.0>
 8007198:	e7f2      	b.n	8007180 <__sinit+0xc>
 800719a:	bf00      	nop
 800719c:	080070e1 	.word	0x080070e1
 80071a0:	20002180 	.word	0x20002180

080071a4 <_fwalk_sglue>:
 80071a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071a8:	4607      	mov	r7, r0
 80071aa:	4688      	mov	r8, r1
 80071ac:	4614      	mov	r4, r2
 80071ae:	2600      	movs	r6, #0
 80071b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071b4:	f1b9 0901 	subs.w	r9, r9, #1
 80071b8:	d505      	bpl.n	80071c6 <_fwalk_sglue+0x22>
 80071ba:	6824      	ldr	r4, [r4, #0]
 80071bc:	2c00      	cmp	r4, #0
 80071be:	d1f7      	bne.n	80071b0 <_fwalk_sglue+0xc>
 80071c0:	4630      	mov	r0, r6
 80071c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071c6:	89ab      	ldrh	r3, [r5, #12]
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d907      	bls.n	80071dc <_fwalk_sglue+0x38>
 80071cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071d0:	3301      	adds	r3, #1
 80071d2:	d003      	beq.n	80071dc <_fwalk_sglue+0x38>
 80071d4:	4629      	mov	r1, r5
 80071d6:	4638      	mov	r0, r7
 80071d8:	47c0      	blx	r8
 80071da:	4306      	orrs	r6, r0
 80071dc:	3568      	adds	r5, #104	@ 0x68
 80071de:	e7e9      	b.n	80071b4 <_fwalk_sglue+0x10>

080071e0 <iprintf>:
 80071e0:	b40f      	push	{r0, r1, r2, r3}
 80071e2:	b507      	push	{r0, r1, r2, lr}
 80071e4:	4906      	ldr	r1, [pc, #24]	@ (8007200 <iprintf+0x20>)
 80071e6:	ab04      	add	r3, sp, #16
 80071e8:	6808      	ldr	r0, [r1, #0]
 80071ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80071ee:	6881      	ldr	r1, [r0, #8]
 80071f0:	9301      	str	r3, [sp, #4]
 80071f2:	f001 fbc5 	bl	8008980 <_vfiprintf_r>
 80071f6:	b003      	add	sp, #12
 80071f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80071fc:	b004      	add	sp, #16
 80071fe:	4770      	bx	lr
 8007200:	20000018 	.word	0x20000018

08007204 <__sread>:
 8007204:	b510      	push	{r4, lr}
 8007206:	460c      	mov	r4, r1
 8007208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800720c:	f000 f86c 	bl	80072e8 <_read_r>
 8007210:	2800      	cmp	r0, #0
 8007212:	bfab      	itete	ge
 8007214:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007216:	89a3      	ldrhlt	r3, [r4, #12]
 8007218:	181b      	addge	r3, r3, r0
 800721a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800721e:	bfac      	ite	ge
 8007220:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007222:	81a3      	strhlt	r3, [r4, #12]
 8007224:	bd10      	pop	{r4, pc}

08007226 <__swrite>:
 8007226:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800722a:	461f      	mov	r7, r3
 800722c:	898b      	ldrh	r3, [r1, #12]
 800722e:	05db      	lsls	r3, r3, #23
 8007230:	4605      	mov	r5, r0
 8007232:	460c      	mov	r4, r1
 8007234:	4616      	mov	r6, r2
 8007236:	d505      	bpl.n	8007244 <__swrite+0x1e>
 8007238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800723c:	2302      	movs	r3, #2
 800723e:	2200      	movs	r2, #0
 8007240:	f000 f840 	bl	80072c4 <_lseek_r>
 8007244:	89a3      	ldrh	r3, [r4, #12]
 8007246:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800724a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800724e:	81a3      	strh	r3, [r4, #12]
 8007250:	4632      	mov	r2, r6
 8007252:	463b      	mov	r3, r7
 8007254:	4628      	mov	r0, r5
 8007256:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800725a:	f000 b857 	b.w	800730c <_write_r>

0800725e <__sseek>:
 800725e:	b510      	push	{r4, lr}
 8007260:	460c      	mov	r4, r1
 8007262:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007266:	f000 f82d 	bl	80072c4 <_lseek_r>
 800726a:	1c43      	adds	r3, r0, #1
 800726c:	89a3      	ldrh	r3, [r4, #12]
 800726e:	bf15      	itete	ne
 8007270:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007272:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007276:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800727a:	81a3      	strheq	r3, [r4, #12]
 800727c:	bf18      	it	ne
 800727e:	81a3      	strhne	r3, [r4, #12]
 8007280:	bd10      	pop	{r4, pc}

08007282 <__sclose>:
 8007282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007286:	f000 b80d 	b.w	80072a4 <_close_r>

0800728a <memset>:
 800728a:	4402      	add	r2, r0
 800728c:	4603      	mov	r3, r0
 800728e:	4293      	cmp	r3, r2
 8007290:	d100      	bne.n	8007294 <memset+0xa>
 8007292:	4770      	bx	lr
 8007294:	f803 1b01 	strb.w	r1, [r3], #1
 8007298:	e7f9      	b.n	800728e <memset+0x4>
	...

0800729c <_localeconv_r>:
 800729c:	4800      	ldr	r0, [pc, #0]	@ (80072a0 <_localeconv_r+0x4>)
 800729e:	4770      	bx	lr
 80072a0:	20000158 	.word	0x20000158

080072a4 <_close_r>:
 80072a4:	b538      	push	{r3, r4, r5, lr}
 80072a6:	4d06      	ldr	r5, [pc, #24]	@ (80072c0 <_close_r+0x1c>)
 80072a8:	2300      	movs	r3, #0
 80072aa:	4604      	mov	r4, r0
 80072ac:	4608      	mov	r0, r1
 80072ae:	602b      	str	r3, [r5, #0]
 80072b0:	f7fa fe48 	bl	8001f44 <_close>
 80072b4:	1c43      	adds	r3, r0, #1
 80072b6:	d102      	bne.n	80072be <_close_r+0x1a>
 80072b8:	682b      	ldr	r3, [r5, #0]
 80072ba:	b103      	cbz	r3, 80072be <_close_r+0x1a>
 80072bc:	6023      	str	r3, [r4, #0]
 80072be:	bd38      	pop	{r3, r4, r5, pc}
 80072c0:	20002184 	.word	0x20002184

080072c4 <_lseek_r>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	4d07      	ldr	r5, [pc, #28]	@ (80072e4 <_lseek_r+0x20>)
 80072c8:	4604      	mov	r4, r0
 80072ca:	4608      	mov	r0, r1
 80072cc:	4611      	mov	r1, r2
 80072ce:	2200      	movs	r2, #0
 80072d0:	602a      	str	r2, [r5, #0]
 80072d2:	461a      	mov	r2, r3
 80072d4:	f7fa fe5d 	bl	8001f92 <_lseek>
 80072d8:	1c43      	adds	r3, r0, #1
 80072da:	d102      	bne.n	80072e2 <_lseek_r+0x1e>
 80072dc:	682b      	ldr	r3, [r5, #0]
 80072de:	b103      	cbz	r3, 80072e2 <_lseek_r+0x1e>
 80072e0:	6023      	str	r3, [r4, #0]
 80072e2:	bd38      	pop	{r3, r4, r5, pc}
 80072e4:	20002184 	.word	0x20002184

080072e8 <_read_r>:
 80072e8:	b538      	push	{r3, r4, r5, lr}
 80072ea:	4d07      	ldr	r5, [pc, #28]	@ (8007308 <_read_r+0x20>)
 80072ec:	4604      	mov	r4, r0
 80072ee:	4608      	mov	r0, r1
 80072f0:	4611      	mov	r1, r2
 80072f2:	2200      	movs	r2, #0
 80072f4:	602a      	str	r2, [r5, #0]
 80072f6:	461a      	mov	r2, r3
 80072f8:	f7fa fe07 	bl	8001f0a <_read>
 80072fc:	1c43      	adds	r3, r0, #1
 80072fe:	d102      	bne.n	8007306 <_read_r+0x1e>
 8007300:	682b      	ldr	r3, [r5, #0]
 8007302:	b103      	cbz	r3, 8007306 <_read_r+0x1e>
 8007304:	6023      	str	r3, [r4, #0]
 8007306:	bd38      	pop	{r3, r4, r5, pc}
 8007308:	20002184 	.word	0x20002184

0800730c <_write_r>:
 800730c:	b538      	push	{r3, r4, r5, lr}
 800730e:	4d07      	ldr	r5, [pc, #28]	@ (800732c <_write_r+0x20>)
 8007310:	4604      	mov	r4, r0
 8007312:	4608      	mov	r0, r1
 8007314:	4611      	mov	r1, r2
 8007316:	2200      	movs	r2, #0
 8007318:	602a      	str	r2, [r5, #0]
 800731a:	461a      	mov	r2, r3
 800731c:	f7f9 ff0e 	bl	800113c <_write>
 8007320:	1c43      	adds	r3, r0, #1
 8007322:	d102      	bne.n	800732a <_write_r+0x1e>
 8007324:	682b      	ldr	r3, [r5, #0]
 8007326:	b103      	cbz	r3, 800732a <_write_r+0x1e>
 8007328:	6023      	str	r3, [r4, #0]
 800732a:	bd38      	pop	{r3, r4, r5, pc}
 800732c:	20002184 	.word	0x20002184

08007330 <__errno>:
 8007330:	4b01      	ldr	r3, [pc, #4]	@ (8007338 <__errno+0x8>)
 8007332:	6818      	ldr	r0, [r3, #0]
 8007334:	4770      	bx	lr
 8007336:	bf00      	nop
 8007338:	20000018 	.word	0x20000018

0800733c <__libc_init_array>:
 800733c:	b570      	push	{r4, r5, r6, lr}
 800733e:	4d0d      	ldr	r5, [pc, #52]	@ (8007374 <__libc_init_array+0x38>)
 8007340:	4c0d      	ldr	r4, [pc, #52]	@ (8007378 <__libc_init_array+0x3c>)
 8007342:	1b64      	subs	r4, r4, r5
 8007344:	10a4      	asrs	r4, r4, #2
 8007346:	2600      	movs	r6, #0
 8007348:	42a6      	cmp	r6, r4
 800734a:	d109      	bne.n	8007360 <__libc_init_array+0x24>
 800734c:	4d0b      	ldr	r5, [pc, #44]	@ (800737c <__libc_init_array+0x40>)
 800734e:	4c0c      	ldr	r4, [pc, #48]	@ (8007380 <__libc_init_array+0x44>)
 8007350:	f001 fee2 	bl	8009118 <_init>
 8007354:	1b64      	subs	r4, r4, r5
 8007356:	10a4      	asrs	r4, r4, #2
 8007358:	2600      	movs	r6, #0
 800735a:	42a6      	cmp	r6, r4
 800735c:	d105      	bne.n	800736a <__libc_init_array+0x2e>
 800735e:	bd70      	pop	{r4, r5, r6, pc}
 8007360:	f855 3b04 	ldr.w	r3, [r5], #4
 8007364:	4798      	blx	r3
 8007366:	3601      	adds	r6, #1
 8007368:	e7ee      	b.n	8007348 <__libc_init_array+0xc>
 800736a:	f855 3b04 	ldr.w	r3, [r5], #4
 800736e:	4798      	blx	r3
 8007370:	3601      	adds	r6, #1
 8007372:	e7f2      	b.n	800735a <__libc_init_array+0x1e>
 8007374:	0801c998 	.word	0x0801c998
 8007378:	0801c998 	.word	0x0801c998
 800737c:	0801c998 	.word	0x0801c998
 8007380:	0801c99c 	.word	0x0801c99c

08007384 <__retarget_lock_init_recursive>:
 8007384:	4770      	bx	lr

08007386 <__retarget_lock_acquire_recursive>:
 8007386:	4770      	bx	lr

08007388 <__retarget_lock_release_recursive>:
 8007388:	4770      	bx	lr

0800738a <quorem>:
 800738a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800738e:	6903      	ldr	r3, [r0, #16]
 8007390:	690c      	ldr	r4, [r1, #16]
 8007392:	42a3      	cmp	r3, r4
 8007394:	4607      	mov	r7, r0
 8007396:	db7e      	blt.n	8007496 <quorem+0x10c>
 8007398:	3c01      	subs	r4, #1
 800739a:	f101 0814 	add.w	r8, r1, #20
 800739e:	00a3      	lsls	r3, r4, #2
 80073a0:	f100 0514 	add.w	r5, r0, #20
 80073a4:	9300      	str	r3, [sp, #0]
 80073a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073aa:	9301      	str	r3, [sp, #4]
 80073ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073b4:	3301      	adds	r3, #1
 80073b6:	429a      	cmp	r2, r3
 80073b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80073c0:	d32e      	bcc.n	8007420 <quorem+0x96>
 80073c2:	f04f 0a00 	mov.w	sl, #0
 80073c6:	46c4      	mov	ip, r8
 80073c8:	46ae      	mov	lr, r5
 80073ca:	46d3      	mov	fp, sl
 80073cc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80073d0:	b298      	uxth	r0, r3
 80073d2:	fb06 a000 	mla	r0, r6, r0, sl
 80073d6:	0c02      	lsrs	r2, r0, #16
 80073d8:	0c1b      	lsrs	r3, r3, #16
 80073da:	fb06 2303 	mla	r3, r6, r3, r2
 80073de:	f8de 2000 	ldr.w	r2, [lr]
 80073e2:	b280      	uxth	r0, r0
 80073e4:	b292      	uxth	r2, r2
 80073e6:	1a12      	subs	r2, r2, r0
 80073e8:	445a      	add	r2, fp
 80073ea:	f8de 0000 	ldr.w	r0, [lr]
 80073ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80073f8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80073fc:	b292      	uxth	r2, r2
 80073fe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007402:	45e1      	cmp	r9, ip
 8007404:	f84e 2b04 	str.w	r2, [lr], #4
 8007408:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800740c:	d2de      	bcs.n	80073cc <quorem+0x42>
 800740e:	9b00      	ldr	r3, [sp, #0]
 8007410:	58eb      	ldr	r3, [r5, r3]
 8007412:	b92b      	cbnz	r3, 8007420 <quorem+0x96>
 8007414:	9b01      	ldr	r3, [sp, #4]
 8007416:	3b04      	subs	r3, #4
 8007418:	429d      	cmp	r5, r3
 800741a:	461a      	mov	r2, r3
 800741c:	d32f      	bcc.n	800747e <quorem+0xf4>
 800741e:	613c      	str	r4, [r7, #16]
 8007420:	4638      	mov	r0, r7
 8007422:	f001 f97b 	bl	800871c <__mcmp>
 8007426:	2800      	cmp	r0, #0
 8007428:	db25      	blt.n	8007476 <quorem+0xec>
 800742a:	4629      	mov	r1, r5
 800742c:	2000      	movs	r0, #0
 800742e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007432:	f8d1 c000 	ldr.w	ip, [r1]
 8007436:	fa1f fe82 	uxth.w	lr, r2
 800743a:	fa1f f38c 	uxth.w	r3, ip
 800743e:	eba3 030e 	sub.w	r3, r3, lr
 8007442:	4403      	add	r3, r0
 8007444:	0c12      	lsrs	r2, r2, #16
 8007446:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800744a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800744e:	b29b      	uxth	r3, r3
 8007450:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007454:	45c1      	cmp	r9, r8
 8007456:	f841 3b04 	str.w	r3, [r1], #4
 800745a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800745e:	d2e6      	bcs.n	800742e <quorem+0xa4>
 8007460:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007464:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007468:	b922      	cbnz	r2, 8007474 <quorem+0xea>
 800746a:	3b04      	subs	r3, #4
 800746c:	429d      	cmp	r5, r3
 800746e:	461a      	mov	r2, r3
 8007470:	d30b      	bcc.n	800748a <quorem+0x100>
 8007472:	613c      	str	r4, [r7, #16]
 8007474:	3601      	adds	r6, #1
 8007476:	4630      	mov	r0, r6
 8007478:	b003      	add	sp, #12
 800747a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800747e:	6812      	ldr	r2, [r2, #0]
 8007480:	3b04      	subs	r3, #4
 8007482:	2a00      	cmp	r2, #0
 8007484:	d1cb      	bne.n	800741e <quorem+0x94>
 8007486:	3c01      	subs	r4, #1
 8007488:	e7c6      	b.n	8007418 <quorem+0x8e>
 800748a:	6812      	ldr	r2, [r2, #0]
 800748c:	3b04      	subs	r3, #4
 800748e:	2a00      	cmp	r2, #0
 8007490:	d1ef      	bne.n	8007472 <quorem+0xe8>
 8007492:	3c01      	subs	r4, #1
 8007494:	e7ea      	b.n	800746c <quorem+0xe2>
 8007496:	2000      	movs	r0, #0
 8007498:	e7ee      	b.n	8007478 <quorem+0xee>
 800749a:	0000      	movs	r0, r0
 800749c:	0000      	movs	r0, r0
	...

080074a0 <_dtoa_r>:
 80074a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a4:	69c7      	ldr	r7, [r0, #28]
 80074a6:	b099      	sub	sp, #100	@ 0x64
 80074a8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80074ac:	ec55 4b10 	vmov	r4, r5, d0
 80074b0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80074b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80074b4:	4683      	mov	fp, r0
 80074b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80074b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80074ba:	b97f      	cbnz	r7, 80074dc <_dtoa_r+0x3c>
 80074bc:	2010      	movs	r0, #16
 80074be:	f000 fdfd 	bl	80080bc <malloc>
 80074c2:	4602      	mov	r2, r0
 80074c4:	f8cb 001c 	str.w	r0, [fp, #28]
 80074c8:	b920      	cbnz	r0, 80074d4 <_dtoa_r+0x34>
 80074ca:	4ba7      	ldr	r3, [pc, #668]	@ (8007768 <_dtoa_r+0x2c8>)
 80074cc:	21ef      	movs	r1, #239	@ 0xef
 80074ce:	48a7      	ldr	r0, [pc, #668]	@ (800776c <_dtoa_r+0x2cc>)
 80074d0:	f001 fccc 	bl	8008e6c <__assert_func>
 80074d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80074d8:	6007      	str	r7, [r0, #0]
 80074da:	60c7      	str	r7, [r0, #12]
 80074dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80074e0:	6819      	ldr	r1, [r3, #0]
 80074e2:	b159      	cbz	r1, 80074fc <_dtoa_r+0x5c>
 80074e4:	685a      	ldr	r2, [r3, #4]
 80074e6:	604a      	str	r2, [r1, #4]
 80074e8:	2301      	movs	r3, #1
 80074ea:	4093      	lsls	r3, r2
 80074ec:	608b      	str	r3, [r1, #8]
 80074ee:	4658      	mov	r0, fp
 80074f0:	f000 feda 	bl	80082a8 <_Bfree>
 80074f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80074f8:	2200      	movs	r2, #0
 80074fa:	601a      	str	r2, [r3, #0]
 80074fc:	1e2b      	subs	r3, r5, #0
 80074fe:	bfb9      	ittee	lt
 8007500:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007504:	9303      	strlt	r3, [sp, #12]
 8007506:	2300      	movge	r3, #0
 8007508:	6033      	strge	r3, [r6, #0]
 800750a:	9f03      	ldr	r7, [sp, #12]
 800750c:	4b98      	ldr	r3, [pc, #608]	@ (8007770 <_dtoa_r+0x2d0>)
 800750e:	bfbc      	itt	lt
 8007510:	2201      	movlt	r2, #1
 8007512:	6032      	strlt	r2, [r6, #0]
 8007514:	43bb      	bics	r3, r7
 8007516:	d112      	bne.n	800753e <_dtoa_r+0x9e>
 8007518:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800751a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800751e:	6013      	str	r3, [r2, #0]
 8007520:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007524:	4323      	orrs	r3, r4
 8007526:	f000 854d 	beq.w	8007fc4 <_dtoa_r+0xb24>
 800752a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800752c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007784 <_dtoa_r+0x2e4>
 8007530:	2b00      	cmp	r3, #0
 8007532:	f000 854f 	beq.w	8007fd4 <_dtoa_r+0xb34>
 8007536:	f10a 0303 	add.w	r3, sl, #3
 800753a:	f000 bd49 	b.w	8007fd0 <_dtoa_r+0xb30>
 800753e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007542:	2200      	movs	r2, #0
 8007544:	ec51 0b17 	vmov	r0, r1, d7
 8007548:	2300      	movs	r3, #0
 800754a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800754e:	f7f9 fb3b 	bl	8000bc8 <__aeabi_dcmpeq>
 8007552:	4680      	mov	r8, r0
 8007554:	b158      	cbz	r0, 800756e <_dtoa_r+0xce>
 8007556:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007558:	2301      	movs	r3, #1
 800755a:	6013      	str	r3, [r2, #0]
 800755c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800755e:	b113      	cbz	r3, 8007566 <_dtoa_r+0xc6>
 8007560:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007562:	4b84      	ldr	r3, [pc, #528]	@ (8007774 <_dtoa_r+0x2d4>)
 8007564:	6013      	str	r3, [r2, #0]
 8007566:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007788 <_dtoa_r+0x2e8>
 800756a:	f000 bd33 	b.w	8007fd4 <_dtoa_r+0xb34>
 800756e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007572:	aa16      	add	r2, sp, #88	@ 0x58
 8007574:	a917      	add	r1, sp, #92	@ 0x5c
 8007576:	4658      	mov	r0, fp
 8007578:	f001 f980 	bl	800887c <__d2b>
 800757c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007580:	4681      	mov	r9, r0
 8007582:	2e00      	cmp	r6, #0
 8007584:	d077      	beq.n	8007676 <_dtoa_r+0x1d6>
 8007586:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007588:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800758c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007590:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007594:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007598:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800759c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80075a0:	4619      	mov	r1, r3
 80075a2:	2200      	movs	r2, #0
 80075a4:	4b74      	ldr	r3, [pc, #464]	@ (8007778 <_dtoa_r+0x2d8>)
 80075a6:	f7f8 feef 	bl	8000388 <__aeabi_dsub>
 80075aa:	a369      	add	r3, pc, #420	@ (adr r3, 8007750 <_dtoa_r+0x2b0>)
 80075ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b0:	f7f9 f8a2 	bl	80006f8 <__aeabi_dmul>
 80075b4:	a368      	add	r3, pc, #416	@ (adr r3, 8007758 <_dtoa_r+0x2b8>)
 80075b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ba:	f7f8 fee7 	bl	800038c <__adddf3>
 80075be:	4604      	mov	r4, r0
 80075c0:	4630      	mov	r0, r6
 80075c2:	460d      	mov	r5, r1
 80075c4:	f7f9 f82e 	bl	8000624 <__aeabi_i2d>
 80075c8:	a365      	add	r3, pc, #404	@ (adr r3, 8007760 <_dtoa_r+0x2c0>)
 80075ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ce:	f7f9 f893 	bl	80006f8 <__aeabi_dmul>
 80075d2:	4602      	mov	r2, r0
 80075d4:	460b      	mov	r3, r1
 80075d6:	4620      	mov	r0, r4
 80075d8:	4629      	mov	r1, r5
 80075da:	f7f8 fed7 	bl	800038c <__adddf3>
 80075de:	4604      	mov	r4, r0
 80075e0:	460d      	mov	r5, r1
 80075e2:	f7f9 fb39 	bl	8000c58 <__aeabi_d2iz>
 80075e6:	2200      	movs	r2, #0
 80075e8:	4607      	mov	r7, r0
 80075ea:	2300      	movs	r3, #0
 80075ec:	4620      	mov	r0, r4
 80075ee:	4629      	mov	r1, r5
 80075f0:	f7f9 faf4 	bl	8000bdc <__aeabi_dcmplt>
 80075f4:	b140      	cbz	r0, 8007608 <_dtoa_r+0x168>
 80075f6:	4638      	mov	r0, r7
 80075f8:	f7f9 f814 	bl	8000624 <__aeabi_i2d>
 80075fc:	4622      	mov	r2, r4
 80075fe:	462b      	mov	r3, r5
 8007600:	f7f9 fae2 	bl	8000bc8 <__aeabi_dcmpeq>
 8007604:	b900      	cbnz	r0, 8007608 <_dtoa_r+0x168>
 8007606:	3f01      	subs	r7, #1
 8007608:	2f16      	cmp	r7, #22
 800760a:	d851      	bhi.n	80076b0 <_dtoa_r+0x210>
 800760c:	4b5b      	ldr	r3, [pc, #364]	@ (800777c <_dtoa_r+0x2dc>)
 800760e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007616:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800761a:	f7f9 fadf 	bl	8000bdc <__aeabi_dcmplt>
 800761e:	2800      	cmp	r0, #0
 8007620:	d048      	beq.n	80076b4 <_dtoa_r+0x214>
 8007622:	3f01      	subs	r7, #1
 8007624:	2300      	movs	r3, #0
 8007626:	9312      	str	r3, [sp, #72]	@ 0x48
 8007628:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800762a:	1b9b      	subs	r3, r3, r6
 800762c:	1e5a      	subs	r2, r3, #1
 800762e:	bf44      	itt	mi
 8007630:	f1c3 0801 	rsbmi	r8, r3, #1
 8007634:	2300      	movmi	r3, #0
 8007636:	9208      	str	r2, [sp, #32]
 8007638:	bf54      	ite	pl
 800763a:	f04f 0800 	movpl.w	r8, #0
 800763e:	9308      	strmi	r3, [sp, #32]
 8007640:	2f00      	cmp	r7, #0
 8007642:	db39      	blt.n	80076b8 <_dtoa_r+0x218>
 8007644:	9b08      	ldr	r3, [sp, #32]
 8007646:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007648:	443b      	add	r3, r7
 800764a:	9308      	str	r3, [sp, #32]
 800764c:	2300      	movs	r3, #0
 800764e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007652:	2b09      	cmp	r3, #9
 8007654:	d864      	bhi.n	8007720 <_dtoa_r+0x280>
 8007656:	2b05      	cmp	r3, #5
 8007658:	bfc4      	itt	gt
 800765a:	3b04      	subgt	r3, #4
 800765c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800765e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007660:	f1a3 0302 	sub.w	r3, r3, #2
 8007664:	bfcc      	ite	gt
 8007666:	2400      	movgt	r4, #0
 8007668:	2401      	movle	r4, #1
 800766a:	2b03      	cmp	r3, #3
 800766c:	d863      	bhi.n	8007736 <_dtoa_r+0x296>
 800766e:	e8df f003 	tbb	[pc, r3]
 8007672:	372a      	.short	0x372a
 8007674:	5535      	.short	0x5535
 8007676:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800767a:	441e      	add	r6, r3
 800767c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007680:	2b20      	cmp	r3, #32
 8007682:	bfc1      	itttt	gt
 8007684:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007688:	409f      	lslgt	r7, r3
 800768a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800768e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007692:	bfd6      	itet	le
 8007694:	f1c3 0320 	rsble	r3, r3, #32
 8007698:	ea47 0003 	orrgt.w	r0, r7, r3
 800769c:	fa04 f003 	lslle.w	r0, r4, r3
 80076a0:	f7f8 ffb0 	bl	8000604 <__aeabi_ui2d>
 80076a4:	2201      	movs	r2, #1
 80076a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80076aa:	3e01      	subs	r6, #1
 80076ac:	9214      	str	r2, [sp, #80]	@ 0x50
 80076ae:	e777      	b.n	80075a0 <_dtoa_r+0x100>
 80076b0:	2301      	movs	r3, #1
 80076b2:	e7b8      	b.n	8007626 <_dtoa_r+0x186>
 80076b4:	9012      	str	r0, [sp, #72]	@ 0x48
 80076b6:	e7b7      	b.n	8007628 <_dtoa_r+0x188>
 80076b8:	427b      	negs	r3, r7
 80076ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80076bc:	2300      	movs	r3, #0
 80076be:	eba8 0807 	sub.w	r8, r8, r7
 80076c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80076c4:	e7c4      	b.n	8007650 <_dtoa_r+0x1b0>
 80076c6:	2300      	movs	r3, #0
 80076c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	dc35      	bgt.n	800773c <_dtoa_r+0x29c>
 80076d0:	2301      	movs	r3, #1
 80076d2:	9300      	str	r3, [sp, #0]
 80076d4:	9307      	str	r3, [sp, #28]
 80076d6:	461a      	mov	r2, r3
 80076d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80076da:	e00b      	b.n	80076f4 <_dtoa_r+0x254>
 80076dc:	2301      	movs	r3, #1
 80076de:	e7f3      	b.n	80076c8 <_dtoa_r+0x228>
 80076e0:	2300      	movs	r3, #0
 80076e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076e6:	18fb      	adds	r3, r7, r3
 80076e8:	9300      	str	r3, [sp, #0]
 80076ea:	3301      	adds	r3, #1
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	9307      	str	r3, [sp, #28]
 80076f0:	bfb8      	it	lt
 80076f2:	2301      	movlt	r3, #1
 80076f4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80076f8:	2100      	movs	r1, #0
 80076fa:	2204      	movs	r2, #4
 80076fc:	f102 0514 	add.w	r5, r2, #20
 8007700:	429d      	cmp	r5, r3
 8007702:	d91f      	bls.n	8007744 <_dtoa_r+0x2a4>
 8007704:	6041      	str	r1, [r0, #4]
 8007706:	4658      	mov	r0, fp
 8007708:	f000 fd8e 	bl	8008228 <_Balloc>
 800770c:	4682      	mov	sl, r0
 800770e:	2800      	cmp	r0, #0
 8007710:	d13c      	bne.n	800778c <_dtoa_r+0x2ec>
 8007712:	4b1b      	ldr	r3, [pc, #108]	@ (8007780 <_dtoa_r+0x2e0>)
 8007714:	4602      	mov	r2, r0
 8007716:	f240 11af 	movw	r1, #431	@ 0x1af
 800771a:	e6d8      	b.n	80074ce <_dtoa_r+0x2e>
 800771c:	2301      	movs	r3, #1
 800771e:	e7e0      	b.n	80076e2 <_dtoa_r+0x242>
 8007720:	2401      	movs	r4, #1
 8007722:	2300      	movs	r3, #0
 8007724:	9309      	str	r3, [sp, #36]	@ 0x24
 8007726:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007728:	f04f 33ff 	mov.w	r3, #4294967295
 800772c:	9300      	str	r3, [sp, #0]
 800772e:	9307      	str	r3, [sp, #28]
 8007730:	2200      	movs	r2, #0
 8007732:	2312      	movs	r3, #18
 8007734:	e7d0      	b.n	80076d8 <_dtoa_r+0x238>
 8007736:	2301      	movs	r3, #1
 8007738:	930b      	str	r3, [sp, #44]	@ 0x2c
 800773a:	e7f5      	b.n	8007728 <_dtoa_r+0x288>
 800773c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800773e:	9300      	str	r3, [sp, #0]
 8007740:	9307      	str	r3, [sp, #28]
 8007742:	e7d7      	b.n	80076f4 <_dtoa_r+0x254>
 8007744:	3101      	adds	r1, #1
 8007746:	0052      	lsls	r2, r2, #1
 8007748:	e7d8      	b.n	80076fc <_dtoa_r+0x25c>
 800774a:	bf00      	nop
 800774c:	f3af 8000 	nop.w
 8007750:	636f4361 	.word	0x636f4361
 8007754:	3fd287a7 	.word	0x3fd287a7
 8007758:	8b60c8b3 	.word	0x8b60c8b3
 800775c:	3fc68a28 	.word	0x3fc68a28
 8007760:	509f79fb 	.word	0x509f79fb
 8007764:	3fd34413 	.word	0x3fd34413
 8007768:	0801c65d 	.word	0x0801c65d
 800776c:	0801c674 	.word	0x0801c674
 8007770:	7ff00000 	.word	0x7ff00000
 8007774:	0801c62d 	.word	0x0801c62d
 8007778:	3ff80000 	.word	0x3ff80000
 800777c:	0801c770 	.word	0x0801c770
 8007780:	0801c6cc 	.word	0x0801c6cc
 8007784:	0801c659 	.word	0x0801c659
 8007788:	0801c62c 	.word	0x0801c62c
 800778c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007790:	6018      	str	r0, [r3, #0]
 8007792:	9b07      	ldr	r3, [sp, #28]
 8007794:	2b0e      	cmp	r3, #14
 8007796:	f200 80a4 	bhi.w	80078e2 <_dtoa_r+0x442>
 800779a:	2c00      	cmp	r4, #0
 800779c:	f000 80a1 	beq.w	80078e2 <_dtoa_r+0x442>
 80077a0:	2f00      	cmp	r7, #0
 80077a2:	dd33      	ble.n	800780c <_dtoa_r+0x36c>
 80077a4:	4bad      	ldr	r3, [pc, #692]	@ (8007a5c <_dtoa_r+0x5bc>)
 80077a6:	f007 020f 	and.w	r2, r7, #15
 80077aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077ae:	ed93 7b00 	vldr	d7, [r3]
 80077b2:	05f8      	lsls	r0, r7, #23
 80077b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80077b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80077bc:	d516      	bpl.n	80077ec <_dtoa_r+0x34c>
 80077be:	4ba8      	ldr	r3, [pc, #672]	@ (8007a60 <_dtoa_r+0x5c0>)
 80077c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80077c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077c8:	f7f9 f8c0 	bl	800094c <__aeabi_ddiv>
 80077cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077d0:	f004 040f 	and.w	r4, r4, #15
 80077d4:	2603      	movs	r6, #3
 80077d6:	4da2      	ldr	r5, [pc, #648]	@ (8007a60 <_dtoa_r+0x5c0>)
 80077d8:	b954      	cbnz	r4, 80077f0 <_dtoa_r+0x350>
 80077da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077e2:	f7f9 f8b3 	bl	800094c <__aeabi_ddiv>
 80077e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077ea:	e028      	b.n	800783e <_dtoa_r+0x39e>
 80077ec:	2602      	movs	r6, #2
 80077ee:	e7f2      	b.n	80077d6 <_dtoa_r+0x336>
 80077f0:	07e1      	lsls	r1, r4, #31
 80077f2:	d508      	bpl.n	8007806 <_dtoa_r+0x366>
 80077f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80077fc:	f7f8 ff7c 	bl	80006f8 <__aeabi_dmul>
 8007800:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007804:	3601      	adds	r6, #1
 8007806:	1064      	asrs	r4, r4, #1
 8007808:	3508      	adds	r5, #8
 800780a:	e7e5      	b.n	80077d8 <_dtoa_r+0x338>
 800780c:	f000 80d2 	beq.w	80079b4 <_dtoa_r+0x514>
 8007810:	427c      	negs	r4, r7
 8007812:	4b92      	ldr	r3, [pc, #584]	@ (8007a5c <_dtoa_r+0x5bc>)
 8007814:	4d92      	ldr	r5, [pc, #584]	@ (8007a60 <_dtoa_r+0x5c0>)
 8007816:	f004 020f 	and.w	r2, r4, #15
 800781a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800781e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007822:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007826:	f7f8 ff67 	bl	80006f8 <__aeabi_dmul>
 800782a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800782e:	1124      	asrs	r4, r4, #4
 8007830:	2300      	movs	r3, #0
 8007832:	2602      	movs	r6, #2
 8007834:	2c00      	cmp	r4, #0
 8007836:	f040 80b2 	bne.w	800799e <_dtoa_r+0x4fe>
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1d3      	bne.n	80077e6 <_dtoa_r+0x346>
 800783e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007840:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007844:	2b00      	cmp	r3, #0
 8007846:	f000 80b7 	beq.w	80079b8 <_dtoa_r+0x518>
 800784a:	4b86      	ldr	r3, [pc, #536]	@ (8007a64 <_dtoa_r+0x5c4>)
 800784c:	2200      	movs	r2, #0
 800784e:	4620      	mov	r0, r4
 8007850:	4629      	mov	r1, r5
 8007852:	f7f9 f9c3 	bl	8000bdc <__aeabi_dcmplt>
 8007856:	2800      	cmp	r0, #0
 8007858:	f000 80ae 	beq.w	80079b8 <_dtoa_r+0x518>
 800785c:	9b07      	ldr	r3, [sp, #28]
 800785e:	2b00      	cmp	r3, #0
 8007860:	f000 80aa 	beq.w	80079b8 <_dtoa_r+0x518>
 8007864:	9b00      	ldr	r3, [sp, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	dd37      	ble.n	80078da <_dtoa_r+0x43a>
 800786a:	1e7b      	subs	r3, r7, #1
 800786c:	9304      	str	r3, [sp, #16]
 800786e:	4620      	mov	r0, r4
 8007870:	4b7d      	ldr	r3, [pc, #500]	@ (8007a68 <_dtoa_r+0x5c8>)
 8007872:	2200      	movs	r2, #0
 8007874:	4629      	mov	r1, r5
 8007876:	f7f8 ff3f 	bl	80006f8 <__aeabi_dmul>
 800787a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800787e:	9c00      	ldr	r4, [sp, #0]
 8007880:	3601      	adds	r6, #1
 8007882:	4630      	mov	r0, r6
 8007884:	f7f8 fece 	bl	8000624 <__aeabi_i2d>
 8007888:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800788c:	f7f8 ff34 	bl	80006f8 <__aeabi_dmul>
 8007890:	4b76      	ldr	r3, [pc, #472]	@ (8007a6c <_dtoa_r+0x5cc>)
 8007892:	2200      	movs	r2, #0
 8007894:	f7f8 fd7a 	bl	800038c <__adddf3>
 8007898:	4605      	mov	r5, r0
 800789a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800789e:	2c00      	cmp	r4, #0
 80078a0:	f040 808d 	bne.w	80079be <_dtoa_r+0x51e>
 80078a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078a8:	4b71      	ldr	r3, [pc, #452]	@ (8007a70 <_dtoa_r+0x5d0>)
 80078aa:	2200      	movs	r2, #0
 80078ac:	f7f8 fd6c 	bl	8000388 <__aeabi_dsub>
 80078b0:	4602      	mov	r2, r0
 80078b2:	460b      	mov	r3, r1
 80078b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80078b8:	462a      	mov	r2, r5
 80078ba:	4633      	mov	r3, r6
 80078bc:	f7f9 f9ac 	bl	8000c18 <__aeabi_dcmpgt>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	f040 828b 	bne.w	8007ddc <_dtoa_r+0x93c>
 80078c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078ca:	462a      	mov	r2, r5
 80078cc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80078d0:	f7f9 f984 	bl	8000bdc <__aeabi_dcmplt>
 80078d4:	2800      	cmp	r0, #0
 80078d6:	f040 8128 	bne.w	8007b2a <_dtoa_r+0x68a>
 80078da:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80078de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80078e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	f2c0 815a 	blt.w	8007b9e <_dtoa_r+0x6fe>
 80078ea:	2f0e      	cmp	r7, #14
 80078ec:	f300 8157 	bgt.w	8007b9e <_dtoa_r+0x6fe>
 80078f0:	4b5a      	ldr	r3, [pc, #360]	@ (8007a5c <_dtoa_r+0x5bc>)
 80078f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80078f6:	ed93 7b00 	vldr	d7, [r3]
 80078fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	ed8d 7b00 	vstr	d7, [sp]
 8007902:	da03      	bge.n	800790c <_dtoa_r+0x46c>
 8007904:	9b07      	ldr	r3, [sp, #28]
 8007906:	2b00      	cmp	r3, #0
 8007908:	f340 8101 	ble.w	8007b0e <_dtoa_r+0x66e>
 800790c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007910:	4656      	mov	r6, sl
 8007912:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007916:	4620      	mov	r0, r4
 8007918:	4629      	mov	r1, r5
 800791a:	f7f9 f817 	bl	800094c <__aeabi_ddiv>
 800791e:	f7f9 f99b 	bl	8000c58 <__aeabi_d2iz>
 8007922:	4680      	mov	r8, r0
 8007924:	f7f8 fe7e 	bl	8000624 <__aeabi_i2d>
 8007928:	e9dd 2300 	ldrd	r2, r3, [sp]
 800792c:	f7f8 fee4 	bl	80006f8 <__aeabi_dmul>
 8007930:	4602      	mov	r2, r0
 8007932:	460b      	mov	r3, r1
 8007934:	4620      	mov	r0, r4
 8007936:	4629      	mov	r1, r5
 8007938:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800793c:	f7f8 fd24 	bl	8000388 <__aeabi_dsub>
 8007940:	f806 4b01 	strb.w	r4, [r6], #1
 8007944:	9d07      	ldr	r5, [sp, #28]
 8007946:	eba6 040a 	sub.w	r4, r6, sl
 800794a:	42a5      	cmp	r5, r4
 800794c:	4602      	mov	r2, r0
 800794e:	460b      	mov	r3, r1
 8007950:	f040 8117 	bne.w	8007b82 <_dtoa_r+0x6e2>
 8007954:	f7f8 fd1a 	bl	800038c <__adddf3>
 8007958:	e9dd 2300 	ldrd	r2, r3, [sp]
 800795c:	4604      	mov	r4, r0
 800795e:	460d      	mov	r5, r1
 8007960:	f7f9 f95a 	bl	8000c18 <__aeabi_dcmpgt>
 8007964:	2800      	cmp	r0, #0
 8007966:	f040 80f9 	bne.w	8007b5c <_dtoa_r+0x6bc>
 800796a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800796e:	4620      	mov	r0, r4
 8007970:	4629      	mov	r1, r5
 8007972:	f7f9 f929 	bl	8000bc8 <__aeabi_dcmpeq>
 8007976:	b118      	cbz	r0, 8007980 <_dtoa_r+0x4e0>
 8007978:	f018 0f01 	tst.w	r8, #1
 800797c:	f040 80ee 	bne.w	8007b5c <_dtoa_r+0x6bc>
 8007980:	4649      	mov	r1, r9
 8007982:	4658      	mov	r0, fp
 8007984:	f000 fc90 	bl	80082a8 <_Bfree>
 8007988:	2300      	movs	r3, #0
 800798a:	7033      	strb	r3, [r6, #0]
 800798c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800798e:	3701      	adds	r7, #1
 8007990:	601f      	str	r7, [r3, #0]
 8007992:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007994:	2b00      	cmp	r3, #0
 8007996:	f000 831d 	beq.w	8007fd4 <_dtoa_r+0xb34>
 800799a:	601e      	str	r6, [r3, #0]
 800799c:	e31a      	b.n	8007fd4 <_dtoa_r+0xb34>
 800799e:	07e2      	lsls	r2, r4, #31
 80079a0:	d505      	bpl.n	80079ae <_dtoa_r+0x50e>
 80079a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80079a6:	f7f8 fea7 	bl	80006f8 <__aeabi_dmul>
 80079aa:	3601      	adds	r6, #1
 80079ac:	2301      	movs	r3, #1
 80079ae:	1064      	asrs	r4, r4, #1
 80079b0:	3508      	adds	r5, #8
 80079b2:	e73f      	b.n	8007834 <_dtoa_r+0x394>
 80079b4:	2602      	movs	r6, #2
 80079b6:	e742      	b.n	800783e <_dtoa_r+0x39e>
 80079b8:	9c07      	ldr	r4, [sp, #28]
 80079ba:	9704      	str	r7, [sp, #16]
 80079bc:	e761      	b.n	8007882 <_dtoa_r+0x3e2>
 80079be:	4b27      	ldr	r3, [pc, #156]	@ (8007a5c <_dtoa_r+0x5bc>)
 80079c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80079c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80079ca:	4454      	add	r4, sl
 80079cc:	2900      	cmp	r1, #0
 80079ce:	d053      	beq.n	8007a78 <_dtoa_r+0x5d8>
 80079d0:	4928      	ldr	r1, [pc, #160]	@ (8007a74 <_dtoa_r+0x5d4>)
 80079d2:	2000      	movs	r0, #0
 80079d4:	f7f8 ffba 	bl	800094c <__aeabi_ddiv>
 80079d8:	4633      	mov	r3, r6
 80079da:	462a      	mov	r2, r5
 80079dc:	f7f8 fcd4 	bl	8000388 <__aeabi_dsub>
 80079e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80079e4:	4656      	mov	r6, sl
 80079e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079ea:	f7f9 f935 	bl	8000c58 <__aeabi_d2iz>
 80079ee:	4605      	mov	r5, r0
 80079f0:	f7f8 fe18 	bl	8000624 <__aeabi_i2d>
 80079f4:	4602      	mov	r2, r0
 80079f6:	460b      	mov	r3, r1
 80079f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079fc:	f7f8 fcc4 	bl	8000388 <__aeabi_dsub>
 8007a00:	3530      	adds	r5, #48	@ 0x30
 8007a02:	4602      	mov	r2, r0
 8007a04:	460b      	mov	r3, r1
 8007a06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a0a:	f806 5b01 	strb.w	r5, [r6], #1
 8007a0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a12:	f7f9 f8e3 	bl	8000bdc <__aeabi_dcmplt>
 8007a16:	2800      	cmp	r0, #0
 8007a18:	d171      	bne.n	8007afe <_dtoa_r+0x65e>
 8007a1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a1e:	4911      	ldr	r1, [pc, #68]	@ (8007a64 <_dtoa_r+0x5c4>)
 8007a20:	2000      	movs	r0, #0
 8007a22:	f7f8 fcb1 	bl	8000388 <__aeabi_dsub>
 8007a26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a2a:	f7f9 f8d7 	bl	8000bdc <__aeabi_dcmplt>
 8007a2e:	2800      	cmp	r0, #0
 8007a30:	f040 8095 	bne.w	8007b5e <_dtoa_r+0x6be>
 8007a34:	42a6      	cmp	r6, r4
 8007a36:	f43f af50 	beq.w	80078da <_dtoa_r+0x43a>
 8007a3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8007a68 <_dtoa_r+0x5c8>)
 8007a40:	2200      	movs	r2, #0
 8007a42:	f7f8 fe59 	bl	80006f8 <__aeabi_dmul>
 8007a46:	4b08      	ldr	r3, [pc, #32]	@ (8007a68 <_dtoa_r+0x5c8>)
 8007a48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a52:	f7f8 fe51 	bl	80006f8 <__aeabi_dmul>
 8007a56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a5a:	e7c4      	b.n	80079e6 <_dtoa_r+0x546>
 8007a5c:	0801c770 	.word	0x0801c770
 8007a60:	0801c748 	.word	0x0801c748
 8007a64:	3ff00000 	.word	0x3ff00000
 8007a68:	40240000 	.word	0x40240000
 8007a6c:	401c0000 	.word	0x401c0000
 8007a70:	40140000 	.word	0x40140000
 8007a74:	3fe00000 	.word	0x3fe00000
 8007a78:	4631      	mov	r1, r6
 8007a7a:	4628      	mov	r0, r5
 8007a7c:	f7f8 fe3c 	bl	80006f8 <__aeabi_dmul>
 8007a80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a84:	9415      	str	r4, [sp, #84]	@ 0x54
 8007a86:	4656      	mov	r6, sl
 8007a88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a8c:	f7f9 f8e4 	bl	8000c58 <__aeabi_d2iz>
 8007a90:	4605      	mov	r5, r0
 8007a92:	f7f8 fdc7 	bl	8000624 <__aeabi_i2d>
 8007a96:	4602      	mov	r2, r0
 8007a98:	460b      	mov	r3, r1
 8007a9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a9e:	f7f8 fc73 	bl	8000388 <__aeabi_dsub>
 8007aa2:	3530      	adds	r5, #48	@ 0x30
 8007aa4:	f806 5b01 	strb.w	r5, [r6], #1
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	460b      	mov	r3, r1
 8007aac:	42a6      	cmp	r6, r4
 8007aae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ab2:	f04f 0200 	mov.w	r2, #0
 8007ab6:	d124      	bne.n	8007b02 <_dtoa_r+0x662>
 8007ab8:	4bac      	ldr	r3, [pc, #688]	@ (8007d6c <_dtoa_r+0x8cc>)
 8007aba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007abe:	f7f8 fc65 	bl	800038c <__adddf3>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	460b      	mov	r3, r1
 8007ac6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aca:	f7f9 f8a5 	bl	8000c18 <__aeabi_dcmpgt>
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	d145      	bne.n	8007b5e <_dtoa_r+0x6be>
 8007ad2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007ad6:	49a5      	ldr	r1, [pc, #660]	@ (8007d6c <_dtoa_r+0x8cc>)
 8007ad8:	2000      	movs	r0, #0
 8007ada:	f7f8 fc55 	bl	8000388 <__aeabi_dsub>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ae6:	f7f9 f879 	bl	8000bdc <__aeabi_dcmplt>
 8007aea:	2800      	cmp	r0, #0
 8007aec:	f43f aef5 	beq.w	80078da <_dtoa_r+0x43a>
 8007af0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007af2:	1e73      	subs	r3, r6, #1
 8007af4:	9315      	str	r3, [sp, #84]	@ 0x54
 8007af6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007afa:	2b30      	cmp	r3, #48	@ 0x30
 8007afc:	d0f8      	beq.n	8007af0 <_dtoa_r+0x650>
 8007afe:	9f04      	ldr	r7, [sp, #16]
 8007b00:	e73e      	b.n	8007980 <_dtoa_r+0x4e0>
 8007b02:	4b9b      	ldr	r3, [pc, #620]	@ (8007d70 <_dtoa_r+0x8d0>)
 8007b04:	f7f8 fdf8 	bl	80006f8 <__aeabi_dmul>
 8007b08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b0c:	e7bc      	b.n	8007a88 <_dtoa_r+0x5e8>
 8007b0e:	d10c      	bne.n	8007b2a <_dtoa_r+0x68a>
 8007b10:	4b98      	ldr	r3, [pc, #608]	@ (8007d74 <_dtoa_r+0x8d4>)
 8007b12:	2200      	movs	r2, #0
 8007b14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b18:	f7f8 fdee 	bl	80006f8 <__aeabi_dmul>
 8007b1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b20:	f7f9 f870 	bl	8000c04 <__aeabi_dcmpge>
 8007b24:	2800      	cmp	r0, #0
 8007b26:	f000 8157 	beq.w	8007dd8 <_dtoa_r+0x938>
 8007b2a:	2400      	movs	r4, #0
 8007b2c:	4625      	mov	r5, r4
 8007b2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b30:	43db      	mvns	r3, r3
 8007b32:	9304      	str	r3, [sp, #16]
 8007b34:	4656      	mov	r6, sl
 8007b36:	2700      	movs	r7, #0
 8007b38:	4621      	mov	r1, r4
 8007b3a:	4658      	mov	r0, fp
 8007b3c:	f000 fbb4 	bl	80082a8 <_Bfree>
 8007b40:	2d00      	cmp	r5, #0
 8007b42:	d0dc      	beq.n	8007afe <_dtoa_r+0x65e>
 8007b44:	b12f      	cbz	r7, 8007b52 <_dtoa_r+0x6b2>
 8007b46:	42af      	cmp	r7, r5
 8007b48:	d003      	beq.n	8007b52 <_dtoa_r+0x6b2>
 8007b4a:	4639      	mov	r1, r7
 8007b4c:	4658      	mov	r0, fp
 8007b4e:	f000 fbab 	bl	80082a8 <_Bfree>
 8007b52:	4629      	mov	r1, r5
 8007b54:	4658      	mov	r0, fp
 8007b56:	f000 fba7 	bl	80082a8 <_Bfree>
 8007b5a:	e7d0      	b.n	8007afe <_dtoa_r+0x65e>
 8007b5c:	9704      	str	r7, [sp, #16]
 8007b5e:	4633      	mov	r3, r6
 8007b60:	461e      	mov	r6, r3
 8007b62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b66:	2a39      	cmp	r2, #57	@ 0x39
 8007b68:	d107      	bne.n	8007b7a <_dtoa_r+0x6da>
 8007b6a:	459a      	cmp	sl, r3
 8007b6c:	d1f8      	bne.n	8007b60 <_dtoa_r+0x6c0>
 8007b6e:	9a04      	ldr	r2, [sp, #16]
 8007b70:	3201      	adds	r2, #1
 8007b72:	9204      	str	r2, [sp, #16]
 8007b74:	2230      	movs	r2, #48	@ 0x30
 8007b76:	f88a 2000 	strb.w	r2, [sl]
 8007b7a:	781a      	ldrb	r2, [r3, #0]
 8007b7c:	3201      	adds	r2, #1
 8007b7e:	701a      	strb	r2, [r3, #0]
 8007b80:	e7bd      	b.n	8007afe <_dtoa_r+0x65e>
 8007b82:	4b7b      	ldr	r3, [pc, #492]	@ (8007d70 <_dtoa_r+0x8d0>)
 8007b84:	2200      	movs	r2, #0
 8007b86:	f7f8 fdb7 	bl	80006f8 <__aeabi_dmul>
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	4604      	mov	r4, r0
 8007b90:	460d      	mov	r5, r1
 8007b92:	f7f9 f819 	bl	8000bc8 <__aeabi_dcmpeq>
 8007b96:	2800      	cmp	r0, #0
 8007b98:	f43f aebb 	beq.w	8007912 <_dtoa_r+0x472>
 8007b9c:	e6f0      	b.n	8007980 <_dtoa_r+0x4e0>
 8007b9e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ba0:	2a00      	cmp	r2, #0
 8007ba2:	f000 80db 	beq.w	8007d5c <_dtoa_r+0x8bc>
 8007ba6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ba8:	2a01      	cmp	r2, #1
 8007baa:	f300 80bf 	bgt.w	8007d2c <_dtoa_r+0x88c>
 8007bae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007bb0:	2a00      	cmp	r2, #0
 8007bb2:	f000 80b7 	beq.w	8007d24 <_dtoa_r+0x884>
 8007bb6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007bba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007bbc:	4646      	mov	r6, r8
 8007bbe:	9a08      	ldr	r2, [sp, #32]
 8007bc0:	2101      	movs	r1, #1
 8007bc2:	441a      	add	r2, r3
 8007bc4:	4658      	mov	r0, fp
 8007bc6:	4498      	add	r8, r3
 8007bc8:	9208      	str	r2, [sp, #32]
 8007bca:	f000 fc21 	bl	8008410 <__i2b>
 8007bce:	4605      	mov	r5, r0
 8007bd0:	b15e      	cbz	r6, 8007bea <_dtoa_r+0x74a>
 8007bd2:	9b08      	ldr	r3, [sp, #32]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	dd08      	ble.n	8007bea <_dtoa_r+0x74a>
 8007bd8:	42b3      	cmp	r3, r6
 8007bda:	9a08      	ldr	r2, [sp, #32]
 8007bdc:	bfa8      	it	ge
 8007bde:	4633      	movge	r3, r6
 8007be0:	eba8 0803 	sub.w	r8, r8, r3
 8007be4:	1af6      	subs	r6, r6, r3
 8007be6:	1ad3      	subs	r3, r2, r3
 8007be8:	9308      	str	r3, [sp, #32]
 8007bea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bec:	b1f3      	cbz	r3, 8007c2c <_dtoa_r+0x78c>
 8007bee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f000 80b7 	beq.w	8007d64 <_dtoa_r+0x8c4>
 8007bf6:	b18c      	cbz	r4, 8007c1c <_dtoa_r+0x77c>
 8007bf8:	4629      	mov	r1, r5
 8007bfa:	4622      	mov	r2, r4
 8007bfc:	4658      	mov	r0, fp
 8007bfe:	f000 fcc7 	bl	8008590 <__pow5mult>
 8007c02:	464a      	mov	r2, r9
 8007c04:	4601      	mov	r1, r0
 8007c06:	4605      	mov	r5, r0
 8007c08:	4658      	mov	r0, fp
 8007c0a:	f000 fc17 	bl	800843c <__multiply>
 8007c0e:	4649      	mov	r1, r9
 8007c10:	9004      	str	r0, [sp, #16]
 8007c12:	4658      	mov	r0, fp
 8007c14:	f000 fb48 	bl	80082a8 <_Bfree>
 8007c18:	9b04      	ldr	r3, [sp, #16]
 8007c1a:	4699      	mov	r9, r3
 8007c1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c1e:	1b1a      	subs	r2, r3, r4
 8007c20:	d004      	beq.n	8007c2c <_dtoa_r+0x78c>
 8007c22:	4649      	mov	r1, r9
 8007c24:	4658      	mov	r0, fp
 8007c26:	f000 fcb3 	bl	8008590 <__pow5mult>
 8007c2a:	4681      	mov	r9, r0
 8007c2c:	2101      	movs	r1, #1
 8007c2e:	4658      	mov	r0, fp
 8007c30:	f000 fbee 	bl	8008410 <__i2b>
 8007c34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c36:	4604      	mov	r4, r0
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	f000 81cf 	beq.w	8007fdc <_dtoa_r+0xb3c>
 8007c3e:	461a      	mov	r2, r3
 8007c40:	4601      	mov	r1, r0
 8007c42:	4658      	mov	r0, fp
 8007c44:	f000 fca4 	bl	8008590 <__pow5mult>
 8007c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	4604      	mov	r4, r0
 8007c4e:	f300 8095 	bgt.w	8007d7c <_dtoa_r+0x8dc>
 8007c52:	9b02      	ldr	r3, [sp, #8]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	f040 8087 	bne.w	8007d68 <_dtoa_r+0x8c8>
 8007c5a:	9b03      	ldr	r3, [sp, #12]
 8007c5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	f040 8089 	bne.w	8007d78 <_dtoa_r+0x8d8>
 8007c66:	9b03      	ldr	r3, [sp, #12]
 8007c68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c6c:	0d1b      	lsrs	r3, r3, #20
 8007c6e:	051b      	lsls	r3, r3, #20
 8007c70:	b12b      	cbz	r3, 8007c7e <_dtoa_r+0x7de>
 8007c72:	9b08      	ldr	r3, [sp, #32]
 8007c74:	3301      	adds	r3, #1
 8007c76:	9308      	str	r3, [sp, #32]
 8007c78:	f108 0801 	add.w	r8, r8, #1
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	f000 81b0 	beq.w	8007fe8 <_dtoa_r+0xb48>
 8007c88:	6923      	ldr	r3, [r4, #16]
 8007c8a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c8e:	6918      	ldr	r0, [r3, #16]
 8007c90:	f000 fb72 	bl	8008378 <__hi0bits>
 8007c94:	f1c0 0020 	rsb	r0, r0, #32
 8007c98:	9b08      	ldr	r3, [sp, #32]
 8007c9a:	4418      	add	r0, r3
 8007c9c:	f010 001f 	ands.w	r0, r0, #31
 8007ca0:	d077      	beq.n	8007d92 <_dtoa_r+0x8f2>
 8007ca2:	f1c0 0320 	rsb	r3, r0, #32
 8007ca6:	2b04      	cmp	r3, #4
 8007ca8:	dd6b      	ble.n	8007d82 <_dtoa_r+0x8e2>
 8007caa:	9b08      	ldr	r3, [sp, #32]
 8007cac:	f1c0 001c 	rsb	r0, r0, #28
 8007cb0:	4403      	add	r3, r0
 8007cb2:	4480      	add	r8, r0
 8007cb4:	4406      	add	r6, r0
 8007cb6:	9308      	str	r3, [sp, #32]
 8007cb8:	f1b8 0f00 	cmp.w	r8, #0
 8007cbc:	dd05      	ble.n	8007cca <_dtoa_r+0x82a>
 8007cbe:	4649      	mov	r1, r9
 8007cc0:	4642      	mov	r2, r8
 8007cc2:	4658      	mov	r0, fp
 8007cc4:	f000 fcbe 	bl	8008644 <__lshift>
 8007cc8:	4681      	mov	r9, r0
 8007cca:	9b08      	ldr	r3, [sp, #32]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	dd05      	ble.n	8007cdc <_dtoa_r+0x83c>
 8007cd0:	4621      	mov	r1, r4
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	4658      	mov	r0, fp
 8007cd6:	f000 fcb5 	bl	8008644 <__lshift>
 8007cda:	4604      	mov	r4, r0
 8007cdc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d059      	beq.n	8007d96 <_dtoa_r+0x8f6>
 8007ce2:	4621      	mov	r1, r4
 8007ce4:	4648      	mov	r0, r9
 8007ce6:	f000 fd19 	bl	800871c <__mcmp>
 8007cea:	2800      	cmp	r0, #0
 8007cec:	da53      	bge.n	8007d96 <_dtoa_r+0x8f6>
 8007cee:	1e7b      	subs	r3, r7, #1
 8007cf0:	9304      	str	r3, [sp, #16]
 8007cf2:	4649      	mov	r1, r9
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	220a      	movs	r2, #10
 8007cf8:	4658      	mov	r0, fp
 8007cfa:	f000 faf7 	bl	80082ec <__multadd>
 8007cfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d00:	4681      	mov	r9, r0
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	f000 8172 	beq.w	8007fec <_dtoa_r+0xb4c>
 8007d08:	2300      	movs	r3, #0
 8007d0a:	4629      	mov	r1, r5
 8007d0c:	220a      	movs	r2, #10
 8007d0e:	4658      	mov	r0, fp
 8007d10:	f000 faec 	bl	80082ec <__multadd>
 8007d14:	9b00      	ldr	r3, [sp, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	4605      	mov	r5, r0
 8007d1a:	dc67      	bgt.n	8007dec <_dtoa_r+0x94c>
 8007d1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d1e:	2b02      	cmp	r3, #2
 8007d20:	dc41      	bgt.n	8007da6 <_dtoa_r+0x906>
 8007d22:	e063      	b.n	8007dec <_dtoa_r+0x94c>
 8007d24:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007d26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007d2a:	e746      	b.n	8007bba <_dtoa_r+0x71a>
 8007d2c:	9b07      	ldr	r3, [sp, #28]
 8007d2e:	1e5c      	subs	r4, r3, #1
 8007d30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d32:	42a3      	cmp	r3, r4
 8007d34:	bfbf      	itttt	lt
 8007d36:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007d38:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007d3a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007d3c:	1ae3      	sublt	r3, r4, r3
 8007d3e:	bfb4      	ite	lt
 8007d40:	18d2      	addlt	r2, r2, r3
 8007d42:	1b1c      	subge	r4, r3, r4
 8007d44:	9b07      	ldr	r3, [sp, #28]
 8007d46:	bfbc      	itt	lt
 8007d48:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007d4a:	2400      	movlt	r4, #0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	bfb5      	itete	lt
 8007d50:	eba8 0603 	sublt.w	r6, r8, r3
 8007d54:	9b07      	ldrge	r3, [sp, #28]
 8007d56:	2300      	movlt	r3, #0
 8007d58:	4646      	movge	r6, r8
 8007d5a:	e730      	b.n	8007bbe <_dtoa_r+0x71e>
 8007d5c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007d5e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007d60:	4646      	mov	r6, r8
 8007d62:	e735      	b.n	8007bd0 <_dtoa_r+0x730>
 8007d64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d66:	e75c      	b.n	8007c22 <_dtoa_r+0x782>
 8007d68:	2300      	movs	r3, #0
 8007d6a:	e788      	b.n	8007c7e <_dtoa_r+0x7de>
 8007d6c:	3fe00000 	.word	0x3fe00000
 8007d70:	40240000 	.word	0x40240000
 8007d74:	40140000 	.word	0x40140000
 8007d78:	9b02      	ldr	r3, [sp, #8]
 8007d7a:	e780      	b.n	8007c7e <_dtoa_r+0x7de>
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d80:	e782      	b.n	8007c88 <_dtoa_r+0x7e8>
 8007d82:	d099      	beq.n	8007cb8 <_dtoa_r+0x818>
 8007d84:	9a08      	ldr	r2, [sp, #32]
 8007d86:	331c      	adds	r3, #28
 8007d88:	441a      	add	r2, r3
 8007d8a:	4498      	add	r8, r3
 8007d8c:	441e      	add	r6, r3
 8007d8e:	9208      	str	r2, [sp, #32]
 8007d90:	e792      	b.n	8007cb8 <_dtoa_r+0x818>
 8007d92:	4603      	mov	r3, r0
 8007d94:	e7f6      	b.n	8007d84 <_dtoa_r+0x8e4>
 8007d96:	9b07      	ldr	r3, [sp, #28]
 8007d98:	9704      	str	r7, [sp, #16]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	dc20      	bgt.n	8007de0 <_dtoa_r+0x940>
 8007d9e:	9300      	str	r3, [sp, #0]
 8007da0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007da2:	2b02      	cmp	r3, #2
 8007da4:	dd1e      	ble.n	8007de4 <_dtoa_r+0x944>
 8007da6:	9b00      	ldr	r3, [sp, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	f47f aec0 	bne.w	8007b2e <_dtoa_r+0x68e>
 8007dae:	4621      	mov	r1, r4
 8007db0:	2205      	movs	r2, #5
 8007db2:	4658      	mov	r0, fp
 8007db4:	f000 fa9a 	bl	80082ec <__multadd>
 8007db8:	4601      	mov	r1, r0
 8007dba:	4604      	mov	r4, r0
 8007dbc:	4648      	mov	r0, r9
 8007dbe:	f000 fcad 	bl	800871c <__mcmp>
 8007dc2:	2800      	cmp	r0, #0
 8007dc4:	f77f aeb3 	ble.w	8007b2e <_dtoa_r+0x68e>
 8007dc8:	4656      	mov	r6, sl
 8007dca:	2331      	movs	r3, #49	@ 0x31
 8007dcc:	f806 3b01 	strb.w	r3, [r6], #1
 8007dd0:	9b04      	ldr	r3, [sp, #16]
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	9304      	str	r3, [sp, #16]
 8007dd6:	e6ae      	b.n	8007b36 <_dtoa_r+0x696>
 8007dd8:	9c07      	ldr	r4, [sp, #28]
 8007dda:	9704      	str	r7, [sp, #16]
 8007ddc:	4625      	mov	r5, r4
 8007dde:	e7f3      	b.n	8007dc8 <_dtoa_r+0x928>
 8007de0:	9b07      	ldr	r3, [sp, #28]
 8007de2:	9300      	str	r3, [sp, #0]
 8007de4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	f000 8104 	beq.w	8007ff4 <_dtoa_r+0xb54>
 8007dec:	2e00      	cmp	r6, #0
 8007dee:	dd05      	ble.n	8007dfc <_dtoa_r+0x95c>
 8007df0:	4629      	mov	r1, r5
 8007df2:	4632      	mov	r2, r6
 8007df4:	4658      	mov	r0, fp
 8007df6:	f000 fc25 	bl	8008644 <__lshift>
 8007dfa:	4605      	mov	r5, r0
 8007dfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d05a      	beq.n	8007eb8 <_dtoa_r+0xa18>
 8007e02:	6869      	ldr	r1, [r5, #4]
 8007e04:	4658      	mov	r0, fp
 8007e06:	f000 fa0f 	bl	8008228 <_Balloc>
 8007e0a:	4606      	mov	r6, r0
 8007e0c:	b928      	cbnz	r0, 8007e1a <_dtoa_r+0x97a>
 8007e0e:	4b84      	ldr	r3, [pc, #528]	@ (8008020 <_dtoa_r+0xb80>)
 8007e10:	4602      	mov	r2, r0
 8007e12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007e16:	f7ff bb5a 	b.w	80074ce <_dtoa_r+0x2e>
 8007e1a:	692a      	ldr	r2, [r5, #16]
 8007e1c:	3202      	adds	r2, #2
 8007e1e:	0092      	lsls	r2, r2, #2
 8007e20:	f105 010c 	add.w	r1, r5, #12
 8007e24:	300c      	adds	r0, #12
 8007e26:	f001 f813 	bl	8008e50 <memcpy>
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	4631      	mov	r1, r6
 8007e2e:	4658      	mov	r0, fp
 8007e30:	f000 fc08 	bl	8008644 <__lshift>
 8007e34:	f10a 0301 	add.w	r3, sl, #1
 8007e38:	9307      	str	r3, [sp, #28]
 8007e3a:	9b00      	ldr	r3, [sp, #0]
 8007e3c:	4453      	add	r3, sl
 8007e3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e40:	9b02      	ldr	r3, [sp, #8]
 8007e42:	f003 0301 	and.w	r3, r3, #1
 8007e46:	462f      	mov	r7, r5
 8007e48:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e4a:	4605      	mov	r5, r0
 8007e4c:	9b07      	ldr	r3, [sp, #28]
 8007e4e:	4621      	mov	r1, r4
 8007e50:	3b01      	subs	r3, #1
 8007e52:	4648      	mov	r0, r9
 8007e54:	9300      	str	r3, [sp, #0]
 8007e56:	f7ff fa98 	bl	800738a <quorem>
 8007e5a:	4639      	mov	r1, r7
 8007e5c:	9002      	str	r0, [sp, #8]
 8007e5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007e62:	4648      	mov	r0, r9
 8007e64:	f000 fc5a 	bl	800871c <__mcmp>
 8007e68:	462a      	mov	r2, r5
 8007e6a:	9008      	str	r0, [sp, #32]
 8007e6c:	4621      	mov	r1, r4
 8007e6e:	4658      	mov	r0, fp
 8007e70:	f000 fc70 	bl	8008754 <__mdiff>
 8007e74:	68c2      	ldr	r2, [r0, #12]
 8007e76:	4606      	mov	r6, r0
 8007e78:	bb02      	cbnz	r2, 8007ebc <_dtoa_r+0xa1c>
 8007e7a:	4601      	mov	r1, r0
 8007e7c:	4648      	mov	r0, r9
 8007e7e:	f000 fc4d 	bl	800871c <__mcmp>
 8007e82:	4602      	mov	r2, r0
 8007e84:	4631      	mov	r1, r6
 8007e86:	4658      	mov	r0, fp
 8007e88:	920e      	str	r2, [sp, #56]	@ 0x38
 8007e8a:	f000 fa0d 	bl	80082a8 <_Bfree>
 8007e8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e92:	9e07      	ldr	r6, [sp, #28]
 8007e94:	ea43 0102 	orr.w	r1, r3, r2
 8007e98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e9a:	4319      	orrs	r1, r3
 8007e9c:	d110      	bne.n	8007ec0 <_dtoa_r+0xa20>
 8007e9e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007ea2:	d029      	beq.n	8007ef8 <_dtoa_r+0xa58>
 8007ea4:	9b08      	ldr	r3, [sp, #32]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	dd02      	ble.n	8007eb0 <_dtoa_r+0xa10>
 8007eaa:	9b02      	ldr	r3, [sp, #8]
 8007eac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007eb0:	9b00      	ldr	r3, [sp, #0]
 8007eb2:	f883 8000 	strb.w	r8, [r3]
 8007eb6:	e63f      	b.n	8007b38 <_dtoa_r+0x698>
 8007eb8:	4628      	mov	r0, r5
 8007eba:	e7bb      	b.n	8007e34 <_dtoa_r+0x994>
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	e7e1      	b.n	8007e84 <_dtoa_r+0x9e4>
 8007ec0:	9b08      	ldr	r3, [sp, #32]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	db04      	blt.n	8007ed0 <_dtoa_r+0xa30>
 8007ec6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ec8:	430b      	orrs	r3, r1
 8007eca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007ecc:	430b      	orrs	r3, r1
 8007ece:	d120      	bne.n	8007f12 <_dtoa_r+0xa72>
 8007ed0:	2a00      	cmp	r2, #0
 8007ed2:	dded      	ble.n	8007eb0 <_dtoa_r+0xa10>
 8007ed4:	4649      	mov	r1, r9
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	4658      	mov	r0, fp
 8007eda:	f000 fbb3 	bl	8008644 <__lshift>
 8007ede:	4621      	mov	r1, r4
 8007ee0:	4681      	mov	r9, r0
 8007ee2:	f000 fc1b 	bl	800871c <__mcmp>
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	dc03      	bgt.n	8007ef2 <_dtoa_r+0xa52>
 8007eea:	d1e1      	bne.n	8007eb0 <_dtoa_r+0xa10>
 8007eec:	f018 0f01 	tst.w	r8, #1
 8007ef0:	d0de      	beq.n	8007eb0 <_dtoa_r+0xa10>
 8007ef2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007ef6:	d1d8      	bne.n	8007eaa <_dtoa_r+0xa0a>
 8007ef8:	9a00      	ldr	r2, [sp, #0]
 8007efa:	2339      	movs	r3, #57	@ 0x39
 8007efc:	7013      	strb	r3, [r2, #0]
 8007efe:	4633      	mov	r3, r6
 8007f00:	461e      	mov	r6, r3
 8007f02:	3b01      	subs	r3, #1
 8007f04:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007f08:	2a39      	cmp	r2, #57	@ 0x39
 8007f0a:	d052      	beq.n	8007fb2 <_dtoa_r+0xb12>
 8007f0c:	3201      	adds	r2, #1
 8007f0e:	701a      	strb	r2, [r3, #0]
 8007f10:	e612      	b.n	8007b38 <_dtoa_r+0x698>
 8007f12:	2a00      	cmp	r2, #0
 8007f14:	dd07      	ble.n	8007f26 <_dtoa_r+0xa86>
 8007f16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f1a:	d0ed      	beq.n	8007ef8 <_dtoa_r+0xa58>
 8007f1c:	9a00      	ldr	r2, [sp, #0]
 8007f1e:	f108 0301 	add.w	r3, r8, #1
 8007f22:	7013      	strb	r3, [r2, #0]
 8007f24:	e608      	b.n	8007b38 <_dtoa_r+0x698>
 8007f26:	9b07      	ldr	r3, [sp, #28]
 8007f28:	9a07      	ldr	r2, [sp, #28]
 8007f2a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007f2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d028      	beq.n	8007f86 <_dtoa_r+0xae6>
 8007f34:	4649      	mov	r1, r9
 8007f36:	2300      	movs	r3, #0
 8007f38:	220a      	movs	r2, #10
 8007f3a:	4658      	mov	r0, fp
 8007f3c:	f000 f9d6 	bl	80082ec <__multadd>
 8007f40:	42af      	cmp	r7, r5
 8007f42:	4681      	mov	r9, r0
 8007f44:	f04f 0300 	mov.w	r3, #0
 8007f48:	f04f 020a 	mov.w	r2, #10
 8007f4c:	4639      	mov	r1, r7
 8007f4e:	4658      	mov	r0, fp
 8007f50:	d107      	bne.n	8007f62 <_dtoa_r+0xac2>
 8007f52:	f000 f9cb 	bl	80082ec <__multadd>
 8007f56:	4607      	mov	r7, r0
 8007f58:	4605      	mov	r5, r0
 8007f5a:	9b07      	ldr	r3, [sp, #28]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	9307      	str	r3, [sp, #28]
 8007f60:	e774      	b.n	8007e4c <_dtoa_r+0x9ac>
 8007f62:	f000 f9c3 	bl	80082ec <__multadd>
 8007f66:	4629      	mov	r1, r5
 8007f68:	4607      	mov	r7, r0
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	220a      	movs	r2, #10
 8007f6e:	4658      	mov	r0, fp
 8007f70:	f000 f9bc 	bl	80082ec <__multadd>
 8007f74:	4605      	mov	r5, r0
 8007f76:	e7f0      	b.n	8007f5a <_dtoa_r+0xaba>
 8007f78:	9b00      	ldr	r3, [sp, #0]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	bfcc      	ite	gt
 8007f7e:	461e      	movgt	r6, r3
 8007f80:	2601      	movle	r6, #1
 8007f82:	4456      	add	r6, sl
 8007f84:	2700      	movs	r7, #0
 8007f86:	4649      	mov	r1, r9
 8007f88:	2201      	movs	r2, #1
 8007f8a:	4658      	mov	r0, fp
 8007f8c:	f000 fb5a 	bl	8008644 <__lshift>
 8007f90:	4621      	mov	r1, r4
 8007f92:	4681      	mov	r9, r0
 8007f94:	f000 fbc2 	bl	800871c <__mcmp>
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	dcb0      	bgt.n	8007efe <_dtoa_r+0xa5e>
 8007f9c:	d102      	bne.n	8007fa4 <_dtoa_r+0xb04>
 8007f9e:	f018 0f01 	tst.w	r8, #1
 8007fa2:	d1ac      	bne.n	8007efe <_dtoa_r+0xa5e>
 8007fa4:	4633      	mov	r3, r6
 8007fa6:	461e      	mov	r6, r3
 8007fa8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fac:	2a30      	cmp	r2, #48	@ 0x30
 8007fae:	d0fa      	beq.n	8007fa6 <_dtoa_r+0xb06>
 8007fb0:	e5c2      	b.n	8007b38 <_dtoa_r+0x698>
 8007fb2:	459a      	cmp	sl, r3
 8007fb4:	d1a4      	bne.n	8007f00 <_dtoa_r+0xa60>
 8007fb6:	9b04      	ldr	r3, [sp, #16]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	9304      	str	r3, [sp, #16]
 8007fbc:	2331      	movs	r3, #49	@ 0x31
 8007fbe:	f88a 3000 	strb.w	r3, [sl]
 8007fc2:	e5b9      	b.n	8007b38 <_dtoa_r+0x698>
 8007fc4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007fc6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008024 <_dtoa_r+0xb84>
 8007fca:	b11b      	cbz	r3, 8007fd4 <_dtoa_r+0xb34>
 8007fcc:	f10a 0308 	add.w	r3, sl, #8
 8007fd0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007fd2:	6013      	str	r3, [r2, #0]
 8007fd4:	4650      	mov	r0, sl
 8007fd6:	b019      	add	sp, #100	@ 0x64
 8007fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fde:	2b01      	cmp	r3, #1
 8007fe0:	f77f ae37 	ble.w	8007c52 <_dtoa_r+0x7b2>
 8007fe4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fe6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fe8:	2001      	movs	r0, #1
 8007fea:	e655      	b.n	8007c98 <_dtoa_r+0x7f8>
 8007fec:	9b00      	ldr	r3, [sp, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	f77f aed6 	ble.w	8007da0 <_dtoa_r+0x900>
 8007ff4:	4656      	mov	r6, sl
 8007ff6:	4621      	mov	r1, r4
 8007ff8:	4648      	mov	r0, r9
 8007ffa:	f7ff f9c6 	bl	800738a <quorem>
 8007ffe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008002:	f806 8b01 	strb.w	r8, [r6], #1
 8008006:	9b00      	ldr	r3, [sp, #0]
 8008008:	eba6 020a 	sub.w	r2, r6, sl
 800800c:	4293      	cmp	r3, r2
 800800e:	ddb3      	ble.n	8007f78 <_dtoa_r+0xad8>
 8008010:	4649      	mov	r1, r9
 8008012:	2300      	movs	r3, #0
 8008014:	220a      	movs	r2, #10
 8008016:	4658      	mov	r0, fp
 8008018:	f000 f968 	bl	80082ec <__multadd>
 800801c:	4681      	mov	r9, r0
 800801e:	e7ea      	b.n	8007ff6 <_dtoa_r+0xb56>
 8008020:	0801c6cc 	.word	0x0801c6cc
 8008024:	0801c650 	.word	0x0801c650

08008028 <_free_r>:
 8008028:	b538      	push	{r3, r4, r5, lr}
 800802a:	4605      	mov	r5, r0
 800802c:	2900      	cmp	r1, #0
 800802e:	d041      	beq.n	80080b4 <_free_r+0x8c>
 8008030:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008034:	1f0c      	subs	r4, r1, #4
 8008036:	2b00      	cmp	r3, #0
 8008038:	bfb8      	it	lt
 800803a:	18e4      	addlt	r4, r4, r3
 800803c:	f000 f8e8 	bl	8008210 <__malloc_lock>
 8008040:	4a1d      	ldr	r2, [pc, #116]	@ (80080b8 <_free_r+0x90>)
 8008042:	6813      	ldr	r3, [r2, #0]
 8008044:	b933      	cbnz	r3, 8008054 <_free_r+0x2c>
 8008046:	6063      	str	r3, [r4, #4]
 8008048:	6014      	str	r4, [r2, #0]
 800804a:	4628      	mov	r0, r5
 800804c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008050:	f000 b8e4 	b.w	800821c <__malloc_unlock>
 8008054:	42a3      	cmp	r3, r4
 8008056:	d908      	bls.n	800806a <_free_r+0x42>
 8008058:	6820      	ldr	r0, [r4, #0]
 800805a:	1821      	adds	r1, r4, r0
 800805c:	428b      	cmp	r3, r1
 800805e:	bf01      	itttt	eq
 8008060:	6819      	ldreq	r1, [r3, #0]
 8008062:	685b      	ldreq	r3, [r3, #4]
 8008064:	1809      	addeq	r1, r1, r0
 8008066:	6021      	streq	r1, [r4, #0]
 8008068:	e7ed      	b.n	8008046 <_free_r+0x1e>
 800806a:	461a      	mov	r2, r3
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	b10b      	cbz	r3, 8008074 <_free_r+0x4c>
 8008070:	42a3      	cmp	r3, r4
 8008072:	d9fa      	bls.n	800806a <_free_r+0x42>
 8008074:	6811      	ldr	r1, [r2, #0]
 8008076:	1850      	adds	r0, r2, r1
 8008078:	42a0      	cmp	r0, r4
 800807a:	d10b      	bne.n	8008094 <_free_r+0x6c>
 800807c:	6820      	ldr	r0, [r4, #0]
 800807e:	4401      	add	r1, r0
 8008080:	1850      	adds	r0, r2, r1
 8008082:	4283      	cmp	r3, r0
 8008084:	6011      	str	r1, [r2, #0]
 8008086:	d1e0      	bne.n	800804a <_free_r+0x22>
 8008088:	6818      	ldr	r0, [r3, #0]
 800808a:	685b      	ldr	r3, [r3, #4]
 800808c:	6053      	str	r3, [r2, #4]
 800808e:	4408      	add	r0, r1
 8008090:	6010      	str	r0, [r2, #0]
 8008092:	e7da      	b.n	800804a <_free_r+0x22>
 8008094:	d902      	bls.n	800809c <_free_r+0x74>
 8008096:	230c      	movs	r3, #12
 8008098:	602b      	str	r3, [r5, #0]
 800809a:	e7d6      	b.n	800804a <_free_r+0x22>
 800809c:	6820      	ldr	r0, [r4, #0]
 800809e:	1821      	adds	r1, r4, r0
 80080a0:	428b      	cmp	r3, r1
 80080a2:	bf04      	itt	eq
 80080a4:	6819      	ldreq	r1, [r3, #0]
 80080a6:	685b      	ldreq	r3, [r3, #4]
 80080a8:	6063      	str	r3, [r4, #4]
 80080aa:	bf04      	itt	eq
 80080ac:	1809      	addeq	r1, r1, r0
 80080ae:	6021      	streq	r1, [r4, #0]
 80080b0:	6054      	str	r4, [r2, #4]
 80080b2:	e7ca      	b.n	800804a <_free_r+0x22>
 80080b4:	bd38      	pop	{r3, r4, r5, pc}
 80080b6:	bf00      	nop
 80080b8:	20002190 	.word	0x20002190

080080bc <malloc>:
 80080bc:	4b02      	ldr	r3, [pc, #8]	@ (80080c8 <malloc+0xc>)
 80080be:	4601      	mov	r1, r0
 80080c0:	6818      	ldr	r0, [r3, #0]
 80080c2:	f000 b825 	b.w	8008110 <_malloc_r>
 80080c6:	bf00      	nop
 80080c8:	20000018 	.word	0x20000018

080080cc <sbrk_aligned>:
 80080cc:	b570      	push	{r4, r5, r6, lr}
 80080ce:	4e0f      	ldr	r6, [pc, #60]	@ (800810c <sbrk_aligned+0x40>)
 80080d0:	460c      	mov	r4, r1
 80080d2:	6831      	ldr	r1, [r6, #0]
 80080d4:	4605      	mov	r5, r0
 80080d6:	b911      	cbnz	r1, 80080de <sbrk_aligned+0x12>
 80080d8:	f000 feaa 	bl	8008e30 <_sbrk_r>
 80080dc:	6030      	str	r0, [r6, #0]
 80080de:	4621      	mov	r1, r4
 80080e0:	4628      	mov	r0, r5
 80080e2:	f000 fea5 	bl	8008e30 <_sbrk_r>
 80080e6:	1c43      	adds	r3, r0, #1
 80080e8:	d103      	bne.n	80080f2 <sbrk_aligned+0x26>
 80080ea:	f04f 34ff 	mov.w	r4, #4294967295
 80080ee:	4620      	mov	r0, r4
 80080f0:	bd70      	pop	{r4, r5, r6, pc}
 80080f2:	1cc4      	adds	r4, r0, #3
 80080f4:	f024 0403 	bic.w	r4, r4, #3
 80080f8:	42a0      	cmp	r0, r4
 80080fa:	d0f8      	beq.n	80080ee <sbrk_aligned+0x22>
 80080fc:	1a21      	subs	r1, r4, r0
 80080fe:	4628      	mov	r0, r5
 8008100:	f000 fe96 	bl	8008e30 <_sbrk_r>
 8008104:	3001      	adds	r0, #1
 8008106:	d1f2      	bne.n	80080ee <sbrk_aligned+0x22>
 8008108:	e7ef      	b.n	80080ea <sbrk_aligned+0x1e>
 800810a:	bf00      	nop
 800810c:	2000218c 	.word	0x2000218c

08008110 <_malloc_r>:
 8008110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008114:	1ccd      	adds	r5, r1, #3
 8008116:	f025 0503 	bic.w	r5, r5, #3
 800811a:	3508      	adds	r5, #8
 800811c:	2d0c      	cmp	r5, #12
 800811e:	bf38      	it	cc
 8008120:	250c      	movcc	r5, #12
 8008122:	2d00      	cmp	r5, #0
 8008124:	4606      	mov	r6, r0
 8008126:	db01      	blt.n	800812c <_malloc_r+0x1c>
 8008128:	42a9      	cmp	r1, r5
 800812a:	d904      	bls.n	8008136 <_malloc_r+0x26>
 800812c:	230c      	movs	r3, #12
 800812e:	6033      	str	r3, [r6, #0]
 8008130:	2000      	movs	r0, #0
 8008132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008136:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800820c <_malloc_r+0xfc>
 800813a:	f000 f869 	bl	8008210 <__malloc_lock>
 800813e:	f8d8 3000 	ldr.w	r3, [r8]
 8008142:	461c      	mov	r4, r3
 8008144:	bb44      	cbnz	r4, 8008198 <_malloc_r+0x88>
 8008146:	4629      	mov	r1, r5
 8008148:	4630      	mov	r0, r6
 800814a:	f7ff ffbf 	bl	80080cc <sbrk_aligned>
 800814e:	1c43      	adds	r3, r0, #1
 8008150:	4604      	mov	r4, r0
 8008152:	d158      	bne.n	8008206 <_malloc_r+0xf6>
 8008154:	f8d8 4000 	ldr.w	r4, [r8]
 8008158:	4627      	mov	r7, r4
 800815a:	2f00      	cmp	r7, #0
 800815c:	d143      	bne.n	80081e6 <_malloc_r+0xd6>
 800815e:	2c00      	cmp	r4, #0
 8008160:	d04b      	beq.n	80081fa <_malloc_r+0xea>
 8008162:	6823      	ldr	r3, [r4, #0]
 8008164:	4639      	mov	r1, r7
 8008166:	4630      	mov	r0, r6
 8008168:	eb04 0903 	add.w	r9, r4, r3
 800816c:	f000 fe60 	bl	8008e30 <_sbrk_r>
 8008170:	4581      	cmp	r9, r0
 8008172:	d142      	bne.n	80081fa <_malloc_r+0xea>
 8008174:	6821      	ldr	r1, [r4, #0]
 8008176:	1a6d      	subs	r5, r5, r1
 8008178:	4629      	mov	r1, r5
 800817a:	4630      	mov	r0, r6
 800817c:	f7ff ffa6 	bl	80080cc <sbrk_aligned>
 8008180:	3001      	adds	r0, #1
 8008182:	d03a      	beq.n	80081fa <_malloc_r+0xea>
 8008184:	6823      	ldr	r3, [r4, #0]
 8008186:	442b      	add	r3, r5
 8008188:	6023      	str	r3, [r4, #0]
 800818a:	f8d8 3000 	ldr.w	r3, [r8]
 800818e:	685a      	ldr	r2, [r3, #4]
 8008190:	bb62      	cbnz	r2, 80081ec <_malloc_r+0xdc>
 8008192:	f8c8 7000 	str.w	r7, [r8]
 8008196:	e00f      	b.n	80081b8 <_malloc_r+0xa8>
 8008198:	6822      	ldr	r2, [r4, #0]
 800819a:	1b52      	subs	r2, r2, r5
 800819c:	d420      	bmi.n	80081e0 <_malloc_r+0xd0>
 800819e:	2a0b      	cmp	r2, #11
 80081a0:	d917      	bls.n	80081d2 <_malloc_r+0xc2>
 80081a2:	1961      	adds	r1, r4, r5
 80081a4:	42a3      	cmp	r3, r4
 80081a6:	6025      	str	r5, [r4, #0]
 80081a8:	bf18      	it	ne
 80081aa:	6059      	strne	r1, [r3, #4]
 80081ac:	6863      	ldr	r3, [r4, #4]
 80081ae:	bf08      	it	eq
 80081b0:	f8c8 1000 	streq.w	r1, [r8]
 80081b4:	5162      	str	r2, [r4, r5]
 80081b6:	604b      	str	r3, [r1, #4]
 80081b8:	4630      	mov	r0, r6
 80081ba:	f000 f82f 	bl	800821c <__malloc_unlock>
 80081be:	f104 000b 	add.w	r0, r4, #11
 80081c2:	1d23      	adds	r3, r4, #4
 80081c4:	f020 0007 	bic.w	r0, r0, #7
 80081c8:	1ac2      	subs	r2, r0, r3
 80081ca:	bf1c      	itt	ne
 80081cc:	1a1b      	subne	r3, r3, r0
 80081ce:	50a3      	strne	r3, [r4, r2]
 80081d0:	e7af      	b.n	8008132 <_malloc_r+0x22>
 80081d2:	6862      	ldr	r2, [r4, #4]
 80081d4:	42a3      	cmp	r3, r4
 80081d6:	bf0c      	ite	eq
 80081d8:	f8c8 2000 	streq.w	r2, [r8]
 80081dc:	605a      	strne	r2, [r3, #4]
 80081de:	e7eb      	b.n	80081b8 <_malloc_r+0xa8>
 80081e0:	4623      	mov	r3, r4
 80081e2:	6864      	ldr	r4, [r4, #4]
 80081e4:	e7ae      	b.n	8008144 <_malloc_r+0x34>
 80081e6:	463c      	mov	r4, r7
 80081e8:	687f      	ldr	r7, [r7, #4]
 80081ea:	e7b6      	b.n	800815a <_malloc_r+0x4a>
 80081ec:	461a      	mov	r2, r3
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	42a3      	cmp	r3, r4
 80081f2:	d1fb      	bne.n	80081ec <_malloc_r+0xdc>
 80081f4:	2300      	movs	r3, #0
 80081f6:	6053      	str	r3, [r2, #4]
 80081f8:	e7de      	b.n	80081b8 <_malloc_r+0xa8>
 80081fa:	230c      	movs	r3, #12
 80081fc:	6033      	str	r3, [r6, #0]
 80081fe:	4630      	mov	r0, r6
 8008200:	f000 f80c 	bl	800821c <__malloc_unlock>
 8008204:	e794      	b.n	8008130 <_malloc_r+0x20>
 8008206:	6005      	str	r5, [r0, #0]
 8008208:	e7d6      	b.n	80081b8 <_malloc_r+0xa8>
 800820a:	bf00      	nop
 800820c:	20002190 	.word	0x20002190

08008210 <__malloc_lock>:
 8008210:	4801      	ldr	r0, [pc, #4]	@ (8008218 <__malloc_lock+0x8>)
 8008212:	f7ff b8b8 	b.w	8007386 <__retarget_lock_acquire_recursive>
 8008216:	bf00      	nop
 8008218:	20002188 	.word	0x20002188

0800821c <__malloc_unlock>:
 800821c:	4801      	ldr	r0, [pc, #4]	@ (8008224 <__malloc_unlock+0x8>)
 800821e:	f7ff b8b3 	b.w	8007388 <__retarget_lock_release_recursive>
 8008222:	bf00      	nop
 8008224:	20002188 	.word	0x20002188

08008228 <_Balloc>:
 8008228:	b570      	push	{r4, r5, r6, lr}
 800822a:	69c6      	ldr	r6, [r0, #28]
 800822c:	4604      	mov	r4, r0
 800822e:	460d      	mov	r5, r1
 8008230:	b976      	cbnz	r6, 8008250 <_Balloc+0x28>
 8008232:	2010      	movs	r0, #16
 8008234:	f7ff ff42 	bl	80080bc <malloc>
 8008238:	4602      	mov	r2, r0
 800823a:	61e0      	str	r0, [r4, #28]
 800823c:	b920      	cbnz	r0, 8008248 <_Balloc+0x20>
 800823e:	4b18      	ldr	r3, [pc, #96]	@ (80082a0 <_Balloc+0x78>)
 8008240:	4818      	ldr	r0, [pc, #96]	@ (80082a4 <_Balloc+0x7c>)
 8008242:	216b      	movs	r1, #107	@ 0x6b
 8008244:	f000 fe12 	bl	8008e6c <__assert_func>
 8008248:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800824c:	6006      	str	r6, [r0, #0]
 800824e:	60c6      	str	r6, [r0, #12]
 8008250:	69e6      	ldr	r6, [r4, #28]
 8008252:	68f3      	ldr	r3, [r6, #12]
 8008254:	b183      	cbz	r3, 8008278 <_Balloc+0x50>
 8008256:	69e3      	ldr	r3, [r4, #28]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800825e:	b9b8      	cbnz	r0, 8008290 <_Balloc+0x68>
 8008260:	2101      	movs	r1, #1
 8008262:	fa01 f605 	lsl.w	r6, r1, r5
 8008266:	1d72      	adds	r2, r6, #5
 8008268:	0092      	lsls	r2, r2, #2
 800826a:	4620      	mov	r0, r4
 800826c:	f000 fe1c 	bl	8008ea8 <_calloc_r>
 8008270:	b160      	cbz	r0, 800828c <_Balloc+0x64>
 8008272:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008276:	e00e      	b.n	8008296 <_Balloc+0x6e>
 8008278:	2221      	movs	r2, #33	@ 0x21
 800827a:	2104      	movs	r1, #4
 800827c:	4620      	mov	r0, r4
 800827e:	f000 fe13 	bl	8008ea8 <_calloc_r>
 8008282:	69e3      	ldr	r3, [r4, #28]
 8008284:	60f0      	str	r0, [r6, #12]
 8008286:	68db      	ldr	r3, [r3, #12]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d1e4      	bne.n	8008256 <_Balloc+0x2e>
 800828c:	2000      	movs	r0, #0
 800828e:	bd70      	pop	{r4, r5, r6, pc}
 8008290:	6802      	ldr	r2, [r0, #0]
 8008292:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008296:	2300      	movs	r3, #0
 8008298:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800829c:	e7f7      	b.n	800828e <_Balloc+0x66>
 800829e:	bf00      	nop
 80082a0:	0801c65d 	.word	0x0801c65d
 80082a4:	0801c6dd 	.word	0x0801c6dd

080082a8 <_Bfree>:
 80082a8:	b570      	push	{r4, r5, r6, lr}
 80082aa:	69c6      	ldr	r6, [r0, #28]
 80082ac:	4605      	mov	r5, r0
 80082ae:	460c      	mov	r4, r1
 80082b0:	b976      	cbnz	r6, 80082d0 <_Bfree+0x28>
 80082b2:	2010      	movs	r0, #16
 80082b4:	f7ff ff02 	bl	80080bc <malloc>
 80082b8:	4602      	mov	r2, r0
 80082ba:	61e8      	str	r0, [r5, #28]
 80082bc:	b920      	cbnz	r0, 80082c8 <_Bfree+0x20>
 80082be:	4b09      	ldr	r3, [pc, #36]	@ (80082e4 <_Bfree+0x3c>)
 80082c0:	4809      	ldr	r0, [pc, #36]	@ (80082e8 <_Bfree+0x40>)
 80082c2:	218f      	movs	r1, #143	@ 0x8f
 80082c4:	f000 fdd2 	bl	8008e6c <__assert_func>
 80082c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082cc:	6006      	str	r6, [r0, #0]
 80082ce:	60c6      	str	r6, [r0, #12]
 80082d0:	b13c      	cbz	r4, 80082e2 <_Bfree+0x3a>
 80082d2:	69eb      	ldr	r3, [r5, #28]
 80082d4:	6862      	ldr	r2, [r4, #4]
 80082d6:	68db      	ldr	r3, [r3, #12]
 80082d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082dc:	6021      	str	r1, [r4, #0]
 80082de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80082e2:	bd70      	pop	{r4, r5, r6, pc}
 80082e4:	0801c65d 	.word	0x0801c65d
 80082e8:	0801c6dd 	.word	0x0801c6dd

080082ec <__multadd>:
 80082ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082f0:	690d      	ldr	r5, [r1, #16]
 80082f2:	4607      	mov	r7, r0
 80082f4:	460c      	mov	r4, r1
 80082f6:	461e      	mov	r6, r3
 80082f8:	f101 0c14 	add.w	ip, r1, #20
 80082fc:	2000      	movs	r0, #0
 80082fe:	f8dc 3000 	ldr.w	r3, [ip]
 8008302:	b299      	uxth	r1, r3
 8008304:	fb02 6101 	mla	r1, r2, r1, r6
 8008308:	0c1e      	lsrs	r6, r3, #16
 800830a:	0c0b      	lsrs	r3, r1, #16
 800830c:	fb02 3306 	mla	r3, r2, r6, r3
 8008310:	b289      	uxth	r1, r1
 8008312:	3001      	adds	r0, #1
 8008314:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008318:	4285      	cmp	r5, r0
 800831a:	f84c 1b04 	str.w	r1, [ip], #4
 800831e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008322:	dcec      	bgt.n	80082fe <__multadd+0x12>
 8008324:	b30e      	cbz	r6, 800836a <__multadd+0x7e>
 8008326:	68a3      	ldr	r3, [r4, #8]
 8008328:	42ab      	cmp	r3, r5
 800832a:	dc19      	bgt.n	8008360 <__multadd+0x74>
 800832c:	6861      	ldr	r1, [r4, #4]
 800832e:	4638      	mov	r0, r7
 8008330:	3101      	adds	r1, #1
 8008332:	f7ff ff79 	bl	8008228 <_Balloc>
 8008336:	4680      	mov	r8, r0
 8008338:	b928      	cbnz	r0, 8008346 <__multadd+0x5a>
 800833a:	4602      	mov	r2, r0
 800833c:	4b0c      	ldr	r3, [pc, #48]	@ (8008370 <__multadd+0x84>)
 800833e:	480d      	ldr	r0, [pc, #52]	@ (8008374 <__multadd+0x88>)
 8008340:	21ba      	movs	r1, #186	@ 0xba
 8008342:	f000 fd93 	bl	8008e6c <__assert_func>
 8008346:	6922      	ldr	r2, [r4, #16]
 8008348:	3202      	adds	r2, #2
 800834a:	f104 010c 	add.w	r1, r4, #12
 800834e:	0092      	lsls	r2, r2, #2
 8008350:	300c      	adds	r0, #12
 8008352:	f000 fd7d 	bl	8008e50 <memcpy>
 8008356:	4621      	mov	r1, r4
 8008358:	4638      	mov	r0, r7
 800835a:	f7ff ffa5 	bl	80082a8 <_Bfree>
 800835e:	4644      	mov	r4, r8
 8008360:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008364:	3501      	adds	r5, #1
 8008366:	615e      	str	r6, [r3, #20]
 8008368:	6125      	str	r5, [r4, #16]
 800836a:	4620      	mov	r0, r4
 800836c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008370:	0801c6cc 	.word	0x0801c6cc
 8008374:	0801c6dd 	.word	0x0801c6dd

08008378 <__hi0bits>:
 8008378:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800837c:	4603      	mov	r3, r0
 800837e:	bf36      	itet	cc
 8008380:	0403      	lslcc	r3, r0, #16
 8008382:	2000      	movcs	r0, #0
 8008384:	2010      	movcc	r0, #16
 8008386:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800838a:	bf3c      	itt	cc
 800838c:	021b      	lslcc	r3, r3, #8
 800838e:	3008      	addcc	r0, #8
 8008390:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008394:	bf3c      	itt	cc
 8008396:	011b      	lslcc	r3, r3, #4
 8008398:	3004      	addcc	r0, #4
 800839a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800839e:	bf3c      	itt	cc
 80083a0:	009b      	lslcc	r3, r3, #2
 80083a2:	3002      	addcc	r0, #2
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	db05      	blt.n	80083b4 <__hi0bits+0x3c>
 80083a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80083ac:	f100 0001 	add.w	r0, r0, #1
 80083b0:	bf08      	it	eq
 80083b2:	2020      	moveq	r0, #32
 80083b4:	4770      	bx	lr

080083b6 <__lo0bits>:
 80083b6:	6803      	ldr	r3, [r0, #0]
 80083b8:	4602      	mov	r2, r0
 80083ba:	f013 0007 	ands.w	r0, r3, #7
 80083be:	d00b      	beq.n	80083d8 <__lo0bits+0x22>
 80083c0:	07d9      	lsls	r1, r3, #31
 80083c2:	d421      	bmi.n	8008408 <__lo0bits+0x52>
 80083c4:	0798      	lsls	r0, r3, #30
 80083c6:	bf49      	itett	mi
 80083c8:	085b      	lsrmi	r3, r3, #1
 80083ca:	089b      	lsrpl	r3, r3, #2
 80083cc:	2001      	movmi	r0, #1
 80083ce:	6013      	strmi	r3, [r2, #0]
 80083d0:	bf5c      	itt	pl
 80083d2:	6013      	strpl	r3, [r2, #0]
 80083d4:	2002      	movpl	r0, #2
 80083d6:	4770      	bx	lr
 80083d8:	b299      	uxth	r1, r3
 80083da:	b909      	cbnz	r1, 80083e0 <__lo0bits+0x2a>
 80083dc:	0c1b      	lsrs	r3, r3, #16
 80083de:	2010      	movs	r0, #16
 80083e0:	b2d9      	uxtb	r1, r3
 80083e2:	b909      	cbnz	r1, 80083e8 <__lo0bits+0x32>
 80083e4:	3008      	adds	r0, #8
 80083e6:	0a1b      	lsrs	r3, r3, #8
 80083e8:	0719      	lsls	r1, r3, #28
 80083ea:	bf04      	itt	eq
 80083ec:	091b      	lsreq	r3, r3, #4
 80083ee:	3004      	addeq	r0, #4
 80083f0:	0799      	lsls	r1, r3, #30
 80083f2:	bf04      	itt	eq
 80083f4:	089b      	lsreq	r3, r3, #2
 80083f6:	3002      	addeq	r0, #2
 80083f8:	07d9      	lsls	r1, r3, #31
 80083fa:	d403      	bmi.n	8008404 <__lo0bits+0x4e>
 80083fc:	085b      	lsrs	r3, r3, #1
 80083fe:	f100 0001 	add.w	r0, r0, #1
 8008402:	d003      	beq.n	800840c <__lo0bits+0x56>
 8008404:	6013      	str	r3, [r2, #0]
 8008406:	4770      	bx	lr
 8008408:	2000      	movs	r0, #0
 800840a:	4770      	bx	lr
 800840c:	2020      	movs	r0, #32
 800840e:	4770      	bx	lr

08008410 <__i2b>:
 8008410:	b510      	push	{r4, lr}
 8008412:	460c      	mov	r4, r1
 8008414:	2101      	movs	r1, #1
 8008416:	f7ff ff07 	bl	8008228 <_Balloc>
 800841a:	4602      	mov	r2, r0
 800841c:	b928      	cbnz	r0, 800842a <__i2b+0x1a>
 800841e:	4b05      	ldr	r3, [pc, #20]	@ (8008434 <__i2b+0x24>)
 8008420:	4805      	ldr	r0, [pc, #20]	@ (8008438 <__i2b+0x28>)
 8008422:	f240 1145 	movw	r1, #325	@ 0x145
 8008426:	f000 fd21 	bl	8008e6c <__assert_func>
 800842a:	2301      	movs	r3, #1
 800842c:	6144      	str	r4, [r0, #20]
 800842e:	6103      	str	r3, [r0, #16]
 8008430:	bd10      	pop	{r4, pc}
 8008432:	bf00      	nop
 8008434:	0801c6cc 	.word	0x0801c6cc
 8008438:	0801c6dd 	.word	0x0801c6dd

0800843c <__multiply>:
 800843c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008440:	4614      	mov	r4, r2
 8008442:	690a      	ldr	r2, [r1, #16]
 8008444:	6923      	ldr	r3, [r4, #16]
 8008446:	429a      	cmp	r2, r3
 8008448:	bfa8      	it	ge
 800844a:	4623      	movge	r3, r4
 800844c:	460f      	mov	r7, r1
 800844e:	bfa4      	itt	ge
 8008450:	460c      	movge	r4, r1
 8008452:	461f      	movge	r7, r3
 8008454:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008458:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800845c:	68a3      	ldr	r3, [r4, #8]
 800845e:	6861      	ldr	r1, [r4, #4]
 8008460:	eb0a 0609 	add.w	r6, sl, r9
 8008464:	42b3      	cmp	r3, r6
 8008466:	b085      	sub	sp, #20
 8008468:	bfb8      	it	lt
 800846a:	3101      	addlt	r1, #1
 800846c:	f7ff fedc 	bl	8008228 <_Balloc>
 8008470:	b930      	cbnz	r0, 8008480 <__multiply+0x44>
 8008472:	4602      	mov	r2, r0
 8008474:	4b44      	ldr	r3, [pc, #272]	@ (8008588 <__multiply+0x14c>)
 8008476:	4845      	ldr	r0, [pc, #276]	@ (800858c <__multiply+0x150>)
 8008478:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800847c:	f000 fcf6 	bl	8008e6c <__assert_func>
 8008480:	f100 0514 	add.w	r5, r0, #20
 8008484:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008488:	462b      	mov	r3, r5
 800848a:	2200      	movs	r2, #0
 800848c:	4543      	cmp	r3, r8
 800848e:	d321      	bcc.n	80084d4 <__multiply+0x98>
 8008490:	f107 0114 	add.w	r1, r7, #20
 8008494:	f104 0214 	add.w	r2, r4, #20
 8008498:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800849c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80084a0:	9302      	str	r3, [sp, #8]
 80084a2:	1b13      	subs	r3, r2, r4
 80084a4:	3b15      	subs	r3, #21
 80084a6:	f023 0303 	bic.w	r3, r3, #3
 80084aa:	3304      	adds	r3, #4
 80084ac:	f104 0715 	add.w	r7, r4, #21
 80084b0:	42ba      	cmp	r2, r7
 80084b2:	bf38      	it	cc
 80084b4:	2304      	movcc	r3, #4
 80084b6:	9301      	str	r3, [sp, #4]
 80084b8:	9b02      	ldr	r3, [sp, #8]
 80084ba:	9103      	str	r1, [sp, #12]
 80084bc:	428b      	cmp	r3, r1
 80084be:	d80c      	bhi.n	80084da <__multiply+0x9e>
 80084c0:	2e00      	cmp	r6, #0
 80084c2:	dd03      	ble.n	80084cc <__multiply+0x90>
 80084c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d05b      	beq.n	8008584 <__multiply+0x148>
 80084cc:	6106      	str	r6, [r0, #16]
 80084ce:	b005      	add	sp, #20
 80084d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084d4:	f843 2b04 	str.w	r2, [r3], #4
 80084d8:	e7d8      	b.n	800848c <__multiply+0x50>
 80084da:	f8b1 a000 	ldrh.w	sl, [r1]
 80084de:	f1ba 0f00 	cmp.w	sl, #0
 80084e2:	d024      	beq.n	800852e <__multiply+0xf2>
 80084e4:	f104 0e14 	add.w	lr, r4, #20
 80084e8:	46a9      	mov	r9, r5
 80084ea:	f04f 0c00 	mov.w	ip, #0
 80084ee:	f85e 7b04 	ldr.w	r7, [lr], #4
 80084f2:	f8d9 3000 	ldr.w	r3, [r9]
 80084f6:	fa1f fb87 	uxth.w	fp, r7
 80084fa:	b29b      	uxth	r3, r3
 80084fc:	fb0a 330b 	mla	r3, sl, fp, r3
 8008500:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008504:	f8d9 7000 	ldr.w	r7, [r9]
 8008508:	4463      	add	r3, ip
 800850a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800850e:	fb0a c70b 	mla	r7, sl, fp, ip
 8008512:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008516:	b29b      	uxth	r3, r3
 8008518:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800851c:	4572      	cmp	r2, lr
 800851e:	f849 3b04 	str.w	r3, [r9], #4
 8008522:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008526:	d8e2      	bhi.n	80084ee <__multiply+0xb2>
 8008528:	9b01      	ldr	r3, [sp, #4]
 800852a:	f845 c003 	str.w	ip, [r5, r3]
 800852e:	9b03      	ldr	r3, [sp, #12]
 8008530:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008534:	3104      	adds	r1, #4
 8008536:	f1b9 0f00 	cmp.w	r9, #0
 800853a:	d021      	beq.n	8008580 <__multiply+0x144>
 800853c:	682b      	ldr	r3, [r5, #0]
 800853e:	f104 0c14 	add.w	ip, r4, #20
 8008542:	46ae      	mov	lr, r5
 8008544:	f04f 0a00 	mov.w	sl, #0
 8008548:	f8bc b000 	ldrh.w	fp, [ip]
 800854c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008550:	fb09 770b 	mla	r7, r9, fp, r7
 8008554:	4457      	add	r7, sl
 8008556:	b29b      	uxth	r3, r3
 8008558:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800855c:	f84e 3b04 	str.w	r3, [lr], #4
 8008560:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008564:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008568:	f8be 3000 	ldrh.w	r3, [lr]
 800856c:	fb09 330a 	mla	r3, r9, sl, r3
 8008570:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008574:	4562      	cmp	r2, ip
 8008576:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800857a:	d8e5      	bhi.n	8008548 <__multiply+0x10c>
 800857c:	9f01      	ldr	r7, [sp, #4]
 800857e:	51eb      	str	r3, [r5, r7]
 8008580:	3504      	adds	r5, #4
 8008582:	e799      	b.n	80084b8 <__multiply+0x7c>
 8008584:	3e01      	subs	r6, #1
 8008586:	e79b      	b.n	80084c0 <__multiply+0x84>
 8008588:	0801c6cc 	.word	0x0801c6cc
 800858c:	0801c6dd 	.word	0x0801c6dd

08008590 <__pow5mult>:
 8008590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008594:	4615      	mov	r5, r2
 8008596:	f012 0203 	ands.w	r2, r2, #3
 800859a:	4607      	mov	r7, r0
 800859c:	460e      	mov	r6, r1
 800859e:	d007      	beq.n	80085b0 <__pow5mult+0x20>
 80085a0:	4c25      	ldr	r4, [pc, #148]	@ (8008638 <__pow5mult+0xa8>)
 80085a2:	3a01      	subs	r2, #1
 80085a4:	2300      	movs	r3, #0
 80085a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085aa:	f7ff fe9f 	bl	80082ec <__multadd>
 80085ae:	4606      	mov	r6, r0
 80085b0:	10ad      	asrs	r5, r5, #2
 80085b2:	d03d      	beq.n	8008630 <__pow5mult+0xa0>
 80085b4:	69fc      	ldr	r4, [r7, #28]
 80085b6:	b97c      	cbnz	r4, 80085d8 <__pow5mult+0x48>
 80085b8:	2010      	movs	r0, #16
 80085ba:	f7ff fd7f 	bl	80080bc <malloc>
 80085be:	4602      	mov	r2, r0
 80085c0:	61f8      	str	r0, [r7, #28]
 80085c2:	b928      	cbnz	r0, 80085d0 <__pow5mult+0x40>
 80085c4:	4b1d      	ldr	r3, [pc, #116]	@ (800863c <__pow5mult+0xac>)
 80085c6:	481e      	ldr	r0, [pc, #120]	@ (8008640 <__pow5mult+0xb0>)
 80085c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80085cc:	f000 fc4e 	bl	8008e6c <__assert_func>
 80085d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085d4:	6004      	str	r4, [r0, #0]
 80085d6:	60c4      	str	r4, [r0, #12]
 80085d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80085dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085e0:	b94c      	cbnz	r4, 80085f6 <__pow5mult+0x66>
 80085e2:	f240 2171 	movw	r1, #625	@ 0x271
 80085e6:	4638      	mov	r0, r7
 80085e8:	f7ff ff12 	bl	8008410 <__i2b>
 80085ec:	2300      	movs	r3, #0
 80085ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80085f2:	4604      	mov	r4, r0
 80085f4:	6003      	str	r3, [r0, #0]
 80085f6:	f04f 0900 	mov.w	r9, #0
 80085fa:	07eb      	lsls	r3, r5, #31
 80085fc:	d50a      	bpl.n	8008614 <__pow5mult+0x84>
 80085fe:	4631      	mov	r1, r6
 8008600:	4622      	mov	r2, r4
 8008602:	4638      	mov	r0, r7
 8008604:	f7ff ff1a 	bl	800843c <__multiply>
 8008608:	4631      	mov	r1, r6
 800860a:	4680      	mov	r8, r0
 800860c:	4638      	mov	r0, r7
 800860e:	f7ff fe4b 	bl	80082a8 <_Bfree>
 8008612:	4646      	mov	r6, r8
 8008614:	106d      	asrs	r5, r5, #1
 8008616:	d00b      	beq.n	8008630 <__pow5mult+0xa0>
 8008618:	6820      	ldr	r0, [r4, #0]
 800861a:	b938      	cbnz	r0, 800862c <__pow5mult+0x9c>
 800861c:	4622      	mov	r2, r4
 800861e:	4621      	mov	r1, r4
 8008620:	4638      	mov	r0, r7
 8008622:	f7ff ff0b 	bl	800843c <__multiply>
 8008626:	6020      	str	r0, [r4, #0]
 8008628:	f8c0 9000 	str.w	r9, [r0]
 800862c:	4604      	mov	r4, r0
 800862e:	e7e4      	b.n	80085fa <__pow5mult+0x6a>
 8008630:	4630      	mov	r0, r6
 8008632:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008636:	bf00      	nop
 8008638:	0801c738 	.word	0x0801c738
 800863c:	0801c65d 	.word	0x0801c65d
 8008640:	0801c6dd 	.word	0x0801c6dd

08008644 <__lshift>:
 8008644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008648:	460c      	mov	r4, r1
 800864a:	6849      	ldr	r1, [r1, #4]
 800864c:	6923      	ldr	r3, [r4, #16]
 800864e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008652:	68a3      	ldr	r3, [r4, #8]
 8008654:	4607      	mov	r7, r0
 8008656:	4691      	mov	r9, r2
 8008658:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800865c:	f108 0601 	add.w	r6, r8, #1
 8008660:	42b3      	cmp	r3, r6
 8008662:	db0b      	blt.n	800867c <__lshift+0x38>
 8008664:	4638      	mov	r0, r7
 8008666:	f7ff fddf 	bl	8008228 <_Balloc>
 800866a:	4605      	mov	r5, r0
 800866c:	b948      	cbnz	r0, 8008682 <__lshift+0x3e>
 800866e:	4602      	mov	r2, r0
 8008670:	4b28      	ldr	r3, [pc, #160]	@ (8008714 <__lshift+0xd0>)
 8008672:	4829      	ldr	r0, [pc, #164]	@ (8008718 <__lshift+0xd4>)
 8008674:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008678:	f000 fbf8 	bl	8008e6c <__assert_func>
 800867c:	3101      	adds	r1, #1
 800867e:	005b      	lsls	r3, r3, #1
 8008680:	e7ee      	b.n	8008660 <__lshift+0x1c>
 8008682:	2300      	movs	r3, #0
 8008684:	f100 0114 	add.w	r1, r0, #20
 8008688:	f100 0210 	add.w	r2, r0, #16
 800868c:	4618      	mov	r0, r3
 800868e:	4553      	cmp	r3, sl
 8008690:	db33      	blt.n	80086fa <__lshift+0xb6>
 8008692:	6920      	ldr	r0, [r4, #16]
 8008694:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008698:	f104 0314 	add.w	r3, r4, #20
 800869c:	f019 091f 	ands.w	r9, r9, #31
 80086a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80086a8:	d02b      	beq.n	8008702 <__lshift+0xbe>
 80086aa:	f1c9 0e20 	rsb	lr, r9, #32
 80086ae:	468a      	mov	sl, r1
 80086b0:	2200      	movs	r2, #0
 80086b2:	6818      	ldr	r0, [r3, #0]
 80086b4:	fa00 f009 	lsl.w	r0, r0, r9
 80086b8:	4310      	orrs	r0, r2
 80086ba:	f84a 0b04 	str.w	r0, [sl], #4
 80086be:	f853 2b04 	ldr.w	r2, [r3], #4
 80086c2:	459c      	cmp	ip, r3
 80086c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80086c8:	d8f3      	bhi.n	80086b2 <__lshift+0x6e>
 80086ca:	ebac 0304 	sub.w	r3, ip, r4
 80086ce:	3b15      	subs	r3, #21
 80086d0:	f023 0303 	bic.w	r3, r3, #3
 80086d4:	3304      	adds	r3, #4
 80086d6:	f104 0015 	add.w	r0, r4, #21
 80086da:	4584      	cmp	ip, r0
 80086dc:	bf38      	it	cc
 80086de:	2304      	movcc	r3, #4
 80086e0:	50ca      	str	r2, [r1, r3]
 80086e2:	b10a      	cbz	r2, 80086e8 <__lshift+0xa4>
 80086e4:	f108 0602 	add.w	r6, r8, #2
 80086e8:	3e01      	subs	r6, #1
 80086ea:	4638      	mov	r0, r7
 80086ec:	612e      	str	r6, [r5, #16]
 80086ee:	4621      	mov	r1, r4
 80086f0:	f7ff fdda 	bl	80082a8 <_Bfree>
 80086f4:	4628      	mov	r0, r5
 80086f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80086fe:	3301      	adds	r3, #1
 8008700:	e7c5      	b.n	800868e <__lshift+0x4a>
 8008702:	3904      	subs	r1, #4
 8008704:	f853 2b04 	ldr.w	r2, [r3], #4
 8008708:	f841 2f04 	str.w	r2, [r1, #4]!
 800870c:	459c      	cmp	ip, r3
 800870e:	d8f9      	bhi.n	8008704 <__lshift+0xc0>
 8008710:	e7ea      	b.n	80086e8 <__lshift+0xa4>
 8008712:	bf00      	nop
 8008714:	0801c6cc 	.word	0x0801c6cc
 8008718:	0801c6dd 	.word	0x0801c6dd

0800871c <__mcmp>:
 800871c:	690a      	ldr	r2, [r1, #16]
 800871e:	4603      	mov	r3, r0
 8008720:	6900      	ldr	r0, [r0, #16]
 8008722:	1a80      	subs	r0, r0, r2
 8008724:	b530      	push	{r4, r5, lr}
 8008726:	d10e      	bne.n	8008746 <__mcmp+0x2a>
 8008728:	3314      	adds	r3, #20
 800872a:	3114      	adds	r1, #20
 800872c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008730:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008734:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008738:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800873c:	4295      	cmp	r5, r2
 800873e:	d003      	beq.n	8008748 <__mcmp+0x2c>
 8008740:	d205      	bcs.n	800874e <__mcmp+0x32>
 8008742:	f04f 30ff 	mov.w	r0, #4294967295
 8008746:	bd30      	pop	{r4, r5, pc}
 8008748:	42a3      	cmp	r3, r4
 800874a:	d3f3      	bcc.n	8008734 <__mcmp+0x18>
 800874c:	e7fb      	b.n	8008746 <__mcmp+0x2a>
 800874e:	2001      	movs	r0, #1
 8008750:	e7f9      	b.n	8008746 <__mcmp+0x2a>
	...

08008754 <__mdiff>:
 8008754:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008758:	4689      	mov	r9, r1
 800875a:	4606      	mov	r6, r0
 800875c:	4611      	mov	r1, r2
 800875e:	4648      	mov	r0, r9
 8008760:	4614      	mov	r4, r2
 8008762:	f7ff ffdb 	bl	800871c <__mcmp>
 8008766:	1e05      	subs	r5, r0, #0
 8008768:	d112      	bne.n	8008790 <__mdiff+0x3c>
 800876a:	4629      	mov	r1, r5
 800876c:	4630      	mov	r0, r6
 800876e:	f7ff fd5b 	bl	8008228 <_Balloc>
 8008772:	4602      	mov	r2, r0
 8008774:	b928      	cbnz	r0, 8008782 <__mdiff+0x2e>
 8008776:	4b3f      	ldr	r3, [pc, #252]	@ (8008874 <__mdiff+0x120>)
 8008778:	f240 2137 	movw	r1, #567	@ 0x237
 800877c:	483e      	ldr	r0, [pc, #248]	@ (8008878 <__mdiff+0x124>)
 800877e:	f000 fb75 	bl	8008e6c <__assert_func>
 8008782:	2301      	movs	r3, #1
 8008784:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008788:	4610      	mov	r0, r2
 800878a:	b003      	add	sp, #12
 800878c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008790:	bfbc      	itt	lt
 8008792:	464b      	movlt	r3, r9
 8008794:	46a1      	movlt	r9, r4
 8008796:	4630      	mov	r0, r6
 8008798:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800879c:	bfba      	itte	lt
 800879e:	461c      	movlt	r4, r3
 80087a0:	2501      	movlt	r5, #1
 80087a2:	2500      	movge	r5, #0
 80087a4:	f7ff fd40 	bl	8008228 <_Balloc>
 80087a8:	4602      	mov	r2, r0
 80087aa:	b918      	cbnz	r0, 80087b4 <__mdiff+0x60>
 80087ac:	4b31      	ldr	r3, [pc, #196]	@ (8008874 <__mdiff+0x120>)
 80087ae:	f240 2145 	movw	r1, #581	@ 0x245
 80087b2:	e7e3      	b.n	800877c <__mdiff+0x28>
 80087b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80087b8:	6926      	ldr	r6, [r4, #16]
 80087ba:	60c5      	str	r5, [r0, #12]
 80087bc:	f109 0310 	add.w	r3, r9, #16
 80087c0:	f109 0514 	add.w	r5, r9, #20
 80087c4:	f104 0e14 	add.w	lr, r4, #20
 80087c8:	f100 0b14 	add.w	fp, r0, #20
 80087cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80087d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80087d4:	9301      	str	r3, [sp, #4]
 80087d6:	46d9      	mov	r9, fp
 80087d8:	f04f 0c00 	mov.w	ip, #0
 80087dc:	9b01      	ldr	r3, [sp, #4]
 80087de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80087e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80087e6:	9301      	str	r3, [sp, #4]
 80087e8:	fa1f f38a 	uxth.w	r3, sl
 80087ec:	4619      	mov	r1, r3
 80087ee:	b283      	uxth	r3, r0
 80087f0:	1acb      	subs	r3, r1, r3
 80087f2:	0c00      	lsrs	r0, r0, #16
 80087f4:	4463      	add	r3, ip
 80087f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80087fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80087fe:	b29b      	uxth	r3, r3
 8008800:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008804:	4576      	cmp	r6, lr
 8008806:	f849 3b04 	str.w	r3, [r9], #4
 800880a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800880e:	d8e5      	bhi.n	80087dc <__mdiff+0x88>
 8008810:	1b33      	subs	r3, r6, r4
 8008812:	3b15      	subs	r3, #21
 8008814:	f023 0303 	bic.w	r3, r3, #3
 8008818:	3415      	adds	r4, #21
 800881a:	3304      	adds	r3, #4
 800881c:	42a6      	cmp	r6, r4
 800881e:	bf38      	it	cc
 8008820:	2304      	movcc	r3, #4
 8008822:	441d      	add	r5, r3
 8008824:	445b      	add	r3, fp
 8008826:	461e      	mov	r6, r3
 8008828:	462c      	mov	r4, r5
 800882a:	4544      	cmp	r4, r8
 800882c:	d30e      	bcc.n	800884c <__mdiff+0xf8>
 800882e:	f108 0103 	add.w	r1, r8, #3
 8008832:	1b49      	subs	r1, r1, r5
 8008834:	f021 0103 	bic.w	r1, r1, #3
 8008838:	3d03      	subs	r5, #3
 800883a:	45a8      	cmp	r8, r5
 800883c:	bf38      	it	cc
 800883e:	2100      	movcc	r1, #0
 8008840:	440b      	add	r3, r1
 8008842:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008846:	b191      	cbz	r1, 800886e <__mdiff+0x11a>
 8008848:	6117      	str	r7, [r2, #16]
 800884a:	e79d      	b.n	8008788 <__mdiff+0x34>
 800884c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008850:	46e6      	mov	lr, ip
 8008852:	0c08      	lsrs	r0, r1, #16
 8008854:	fa1c fc81 	uxtah	ip, ip, r1
 8008858:	4471      	add	r1, lr
 800885a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800885e:	b289      	uxth	r1, r1
 8008860:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008864:	f846 1b04 	str.w	r1, [r6], #4
 8008868:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800886c:	e7dd      	b.n	800882a <__mdiff+0xd6>
 800886e:	3f01      	subs	r7, #1
 8008870:	e7e7      	b.n	8008842 <__mdiff+0xee>
 8008872:	bf00      	nop
 8008874:	0801c6cc 	.word	0x0801c6cc
 8008878:	0801c6dd 	.word	0x0801c6dd

0800887c <__d2b>:
 800887c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008880:	460f      	mov	r7, r1
 8008882:	2101      	movs	r1, #1
 8008884:	ec59 8b10 	vmov	r8, r9, d0
 8008888:	4616      	mov	r6, r2
 800888a:	f7ff fccd 	bl	8008228 <_Balloc>
 800888e:	4604      	mov	r4, r0
 8008890:	b930      	cbnz	r0, 80088a0 <__d2b+0x24>
 8008892:	4602      	mov	r2, r0
 8008894:	4b23      	ldr	r3, [pc, #140]	@ (8008924 <__d2b+0xa8>)
 8008896:	4824      	ldr	r0, [pc, #144]	@ (8008928 <__d2b+0xac>)
 8008898:	f240 310f 	movw	r1, #783	@ 0x30f
 800889c:	f000 fae6 	bl	8008e6c <__assert_func>
 80088a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80088a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088a8:	b10d      	cbz	r5, 80088ae <__d2b+0x32>
 80088aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088ae:	9301      	str	r3, [sp, #4]
 80088b0:	f1b8 0300 	subs.w	r3, r8, #0
 80088b4:	d023      	beq.n	80088fe <__d2b+0x82>
 80088b6:	4668      	mov	r0, sp
 80088b8:	9300      	str	r3, [sp, #0]
 80088ba:	f7ff fd7c 	bl	80083b6 <__lo0bits>
 80088be:	e9dd 1200 	ldrd	r1, r2, [sp]
 80088c2:	b1d0      	cbz	r0, 80088fa <__d2b+0x7e>
 80088c4:	f1c0 0320 	rsb	r3, r0, #32
 80088c8:	fa02 f303 	lsl.w	r3, r2, r3
 80088cc:	430b      	orrs	r3, r1
 80088ce:	40c2      	lsrs	r2, r0
 80088d0:	6163      	str	r3, [r4, #20]
 80088d2:	9201      	str	r2, [sp, #4]
 80088d4:	9b01      	ldr	r3, [sp, #4]
 80088d6:	61a3      	str	r3, [r4, #24]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	bf0c      	ite	eq
 80088dc:	2201      	moveq	r2, #1
 80088de:	2202      	movne	r2, #2
 80088e0:	6122      	str	r2, [r4, #16]
 80088e2:	b1a5      	cbz	r5, 800890e <__d2b+0x92>
 80088e4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80088e8:	4405      	add	r5, r0
 80088ea:	603d      	str	r5, [r7, #0]
 80088ec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80088f0:	6030      	str	r0, [r6, #0]
 80088f2:	4620      	mov	r0, r4
 80088f4:	b003      	add	sp, #12
 80088f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088fa:	6161      	str	r1, [r4, #20]
 80088fc:	e7ea      	b.n	80088d4 <__d2b+0x58>
 80088fe:	a801      	add	r0, sp, #4
 8008900:	f7ff fd59 	bl	80083b6 <__lo0bits>
 8008904:	9b01      	ldr	r3, [sp, #4]
 8008906:	6163      	str	r3, [r4, #20]
 8008908:	3020      	adds	r0, #32
 800890a:	2201      	movs	r2, #1
 800890c:	e7e8      	b.n	80088e0 <__d2b+0x64>
 800890e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008912:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008916:	6038      	str	r0, [r7, #0]
 8008918:	6918      	ldr	r0, [r3, #16]
 800891a:	f7ff fd2d 	bl	8008378 <__hi0bits>
 800891e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008922:	e7e5      	b.n	80088f0 <__d2b+0x74>
 8008924:	0801c6cc 	.word	0x0801c6cc
 8008928:	0801c6dd 	.word	0x0801c6dd

0800892c <__sfputc_r>:
 800892c:	6893      	ldr	r3, [r2, #8]
 800892e:	3b01      	subs	r3, #1
 8008930:	2b00      	cmp	r3, #0
 8008932:	b410      	push	{r4}
 8008934:	6093      	str	r3, [r2, #8]
 8008936:	da08      	bge.n	800894a <__sfputc_r+0x1e>
 8008938:	6994      	ldr	r4, [r2, #24]
 800893a:	42a3      	cmp	r3, r4
 800893c:	db01      	blt.n	8008942 <__sfputc_r+0x16>
 800893e:	290a      	cmp	r1, #10
 8008940:	d103      	bne.n	800894a <__sfputc_r+0x1e>
 8008942:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008946:	f000 b9df 	b.w	8008d08 <__swbuf_r>
 800894a:	6813      	ldr	r3, [r2, #0]
 800894c:	1c58      	adds	r0, r3, #1
 800894e:	6010      	str	r0, [r2, #0]
 8008950:	7019      	strb	r1, [r3, #0]
 8008952:	4608      	mov	r0, r1
 8008954:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008958:	4770      	bx	lr

0800895a <__sfputs_r>:
 800895a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800895c:	4606      	mov	r6, r0
 800895e:	460f      	mov	r7, r1
 8008960:	4614      	mov	r4, r2
 8008962:	18d5      	adds	r5, r2, r3
 8008964:	42ac      	cmp	r4, r5
 8008966:	d101      	bne.n	800896c <__sfputs_r+0x12>
 8008968:	2000      	movs	r0, #0
 800896a:	e007      	b.n	800897c <__sfputs_r+0x22>
 800896c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008970:	463a      	mov	r2, r7
 8008972:	4630      	mov	r0, r6
 8008974:	f7ff ffda 	bl	800892c <__sfputc_r>
 8008978:	1c43      	adds	r3, r0, #1
 800897a:	d1f3      	bne.n	8008964 <__sfputs_r+0xa>
 800897c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008980 <_vfiprintf_r>:
 8008980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008984:	460d      	mov	r5, r1
 8008986:	b09d      	sub	sp, #116	@ 0x74
 8008988:	4614      	mov	r4, r2
 800898a:	4698      	mov	r8, r3
 800898c:	4606      	mov	r6, r0
 800898e:	b118      	cbz	r0, 8008998 <_vfiprintf_r+0x18>
 8008990:	6a03      	ldr	r3, [r0, #32]
 8008992:	b90b      	cbnz	r3, 8008998 <_vfiprintf_r+0x18>
 8008994:	f7fe fbee 	bl	8007174 <__sinit>
 8008998:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800899a:	07d9      	lsls	r1, r3, #31
 800899c:	d405      	bmi.n	80089aa <_vfiprintf_r+0x2a>
 800899e:	89ab      	ldrh	r3, [r5, #12]
 80089a0:	059a      	lsls	r2, r3, #22
 80089a2:	d402      	bmi.n	80089aa <_vfiprintf_r+0x2a>
 80089a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089a6:	f7fe fcee 	bl	8007386 <__retarget_lock_acquire_recursive>
 80089aa:	89ab      	ldrh	r3, [r5, #12]
 80089ac:	071b      	lsls	r3, r3, #28
 80089ae:	d501      	bpl.n	80089b4 <_vfiprintf_r+0x34>
 80089b0:	692b      	ldr	r3, [r5, #16]
 80089b2:	b99b      	cbnz	r3, 80089dc <_vfiprintf_r+0x5c>
 80089b4:	4629      	mov	r1, r5
 80089b6:	4630      	mov	r0, r6
 80089b8:	f000 f9e4 	bl	8008d84 <__swsetup_r>
 80089bc:	b170      	cbz	r0, 80089dc <_vfiprintf_r+0x5c>
 80089be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089c0:	07dc      	lsls	r4, r3, #31
 80089c2:	d504      	bpl.n	80089ce <_vfiprintf_r+0x4e>
 80089c4:	f04f 30ff 	mov.w	r0, #4294967295
 80089c8:	b01d      	add	sp, #116	@ 0x74
 80089ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ce:	89ab      	ldrh	r3, [r5, #12]
 80089d0:	0598      	lsls	r0, r3, #22
 80089d2:	d4f7      	bmi.n	80089c4 <_vfiprintf_r+0x44>
 80089d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089d6:	f7fe fcd7 	bl	8007388 <__retarget_lock_release_recursive>
 80089da:	e7f3      	b.n	80089c4 <_vfiprintf_r+0x44>
 80089dc:	2300      	movs	r3, #0
 80089de:	9309      	str	r3, [sp, #36]	@ 0x24
 80089e0:	2320      	movs	r3, #32
 80089e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80089ea:	2330      	movs	r3, #48	@ 0x30
 80089ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008b9c <_vfiprintf_r+0x21c>
 80089f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089f4:	f04f 0901 	mov.w	r9, #1
 80089f8:	4623      	mov	r3, r4
 80089fa:	469a      	mov	sl, r3
 80089fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a00:	b10a      	cbz	r2, 8008a06 <_vfiprintf_r+0x86>
 8008a02:	2a25      	cmp	r2, #37	@ 0x25
 8008a04:	d1f9      	bne.n	80089fa <_vfiprintf_r+0x7a>
 8008a06:	ebba 0b04 	subs.w	fp, sl, r4
 8008a0a:	d00b      	beq.n	8008a24 <_vfiprintf_r+0xa4>
 8008a0c:	465b      	mov	r3, fp
 8008a0e:	4622      	mov	r2, r4
 8008a10:	4629      	mov	r1, r5
 8008a12:	4630      	mov	r0, r6
 8008a14:	f7ff ffa1 	bl	800895a <__sfputs_r>
 8008a18:	3001      	adds	r0, #1
 8008a1a:	f000 80a7 	beq.w	8008b6c <_vfiprintf_r+0x1ec>
 8008a1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a20:	445a      	add	r2, fp
 8008a22:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a24:	f89a 3000 	ldrb.w	r3, [sl]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	f000 809f 	beq.w	8008b6c <_vfiprintf_r+0x1ec>
 8008a2e:	2300      	movs	r3, #0
 8008a30:	f04f 32ff 	mov.w	r2, #4294967295
 8008a34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a38:	f10a 0a01 	add.w	sl, sl, #1
 8008a3c:	9304      	str	r3, [sp, #16]
 8008a3e:	9307      	str	r3, [sp, #28]
 8008a40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a44:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a46:	4654      	mov	r4, sl
 8008a48:	2205      	movs	r2, #5
 8008a4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a4e:	4853      	ldr	r0, [pc, #332]	@ (8008b9c <_vfiprintf_r+0x21c>)
 8008a50:	f7f7 fc3e 	bl	80002d0 <memchr>
 8008a54:	9a04      	ldr	r2, [sp, #16]
 8008a56:	b9d8      	cbnz	r0, 8008a90 <_vfiprintf_r+0x110>
 8008a58:	06d1      	lsls	r1, r2, #27
 8008a5a:	bf44      	itt	mi
 8008a5c:	2320      	movmi	r3, #32
 8008a5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a62:	0713      	lsls	r3, r2, #28
 8008a64:	bf44      	itt	mi
 8008a66:	232b      	movmi	r3, #43	@ 0x2b
 8008a68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a6c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a70:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a72:	d015      	beq.n	8008aa0 <_vfiprintf_r+0x120>
 8008a74:	9a07      	ldr	r2, [sp, #28]
 8008a76:	4654      	mov	r4, sl
 8008a78:	2000      	movs	r0, #0
 8008a7a:	f04f 0c0a 	mov.w	ip, #10
 8008a7e:	4621      	mov	r1, r4
 8008a80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a84:	3b30      	subs	r3, #48	@ 0x30
 8008a86:	2b09      	cmp	r3, #9
 8008a88:	d94b      	bls.n	8008b22 <_vfiprintf_r+0x1a2>
 8008a8a:	b1b0      	cbz	r0, 8008aba <_vfiprintf_r+0x13a>
 8008a8c:	9207      	str	r2, [sp, #28]
 8008a8e:	e014      	b.n	8008aba <_vfiprintf_r+0x13a>
 8008a90:	eba0 0308 	sub.w	r3, r0, r8
 8008a94:	fa09 f303 	lsl.w	r3, r9, r3
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	9304      	str	r3, [sp, #16]
 8008a9c:	46a2      	mov	sl, r4
 8008a9e:	e7d2      	b.n	8008a46 <_vfiprintf_r+0xc6>
 8008aa0:	9b03      	ldr	r3, [sp, #12]
 8008aa2:	1d19      	adds	r1, r3, #4
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	9103      	str	r1, [sp, #12]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	bfbb      	ittet	lt
 8008aac:	425b      	neglt	r3, r3
 8008aae:	f042 0202 	orrlt.w	r2, r2, #2
 8008ab2:	9307      	strge	r3, [sp, #28]
 8008ab4:	9307      	strlt	r3, [sp, #28]
 8008ab6:	bfb8      	it	lt
 8008ab8:	9204      	strlt	r2, [sp, #16]
 8008aba:	7823      	ldrb	r3, [r4, #0]
 8008abc:	2b2e      	cmp	r3, #46	@ 0x2e
 8008abe:	d10a      	bne.n	8008ad6 <_vfiprintf_r+0x156>
 8008ac0:	7863      	ldrb	r3, [r4, #1]
 8008ac2:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ac4:	d132      	bne.n	8008b2c <_vfiprintf_r+0x1ac>
 8008ac6:	9b03      	ldr	r3, [sp, #12]
 8008ac8:	1d1a      	adds	r2, r3, #4
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	9203      	str	r2, [sp, #12]
 8008ace:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ad2:	3402      	adds	r4, #2
 8008ad4:	9305      	str	r3, [sp, #20]
 8008ad6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008bac <_vfiprintf_r+0x22c>
 8008ada:	7821      	ldrb	r1, [r4, #0]
 8008adc:	2203      	movs	r2, #3
 8008ade:	4650      	mov	r0, sl
 8008ae0:	f7f7 fbf6 	bl	80002d0 <memchr>
 8008ae4:	b138      	cbz	r0, 8008af6 <_vfiprintf_r+0x176>
 8008ae6:	9b04      	ldr	r3, [sp, #16]
 8008ae8:	eba0 000a 	sub.w	r0, r0, sl
 8008aec:	2240      	movs	r2, #64	@ 0x40
 8008aee:	4082      	lsls	r2, r0
 8008af0:	4313      	orrs	r3, r2
 8008af2:	3401      	adds	r4, #1
 8008af4:	9304      	str	r3, [sp, #16]
 8008af6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008afa:	4829      	ldr	r0, [pc, #164]	@ (8008ba0 <_vfiprintf_r+0x220>)
 8008afc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b00:	2206      	movs	r2, #6
 8008b02:	f7f7 fbe5 	bl	80002d0 <memchr>
 8008b06:	2800      	cmp	r0, #0
 8008b08:	d03f      	beq.n	8008b8a <_vfiprintf_r+0x20a>
 8008b0a:	4b26      	ldr	r3, [pc, #152]	@ (8008ba4 <_vfiprintf_r+0x224>)
 8008b0c:	bb1b      	cbnz	r3, 8008b56 <_vfiprintf_r+0x1d6>
 8008b0e:	9b03      	ldr	r3, [sp, #12]
 8008b10:	3307      	adds	r3, #7
 8008b12:	f023 0307 	bic.w	r3, r3, #7
 8008b16:	3308      	adds	r3, #8
 8008b18:	9303      	str	r3, [sp, #12]
 8008b1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b1c:	443b      	add	r3, r7
 8008b1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b20:	e76a      	b.n	80089f8 <_vfiprintf_r+0x78>
 8008b22:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b26:	460c      	mov	r4, r1
 8008b28:	2001      	movs	r0, #1
 8008b2a:	e7a8      	b.n	8008a7e <_vfiprintf_r+0xfe>
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	3401      	adds	r4, #1
 8008b30:	9305      	str	r3, [sp, #20]
 8008b32:	4619      	mov	r1, r3
 8008b34:	f04f 0c0a 	mov.w	ip, #10
 8008b38:	4620      	mov	r0, r4
 8008b3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b3e:	3a30      	subs	r2, #48	@ 0x30
 8008b40:	2a09      	cmp	r2, #9
 8008b42:	d903      	bls.n	8008b4c <_vfiprintf_r+0x1cc>
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d0c6      	beq.n	8008ad6 <_vfiprintf_r+0x156>
 8008b48:	9105      	str	r1, [sp, #20]
 8008b4a:	e7c4      	b.n	8008ad6 <_vfiprintf_r+0x156>
 8008b4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b50:	4604      	mov	r4, r0
 8008b52:	2301      	movs	r3, #1
 8008b54:	e7f0      	b.n	8008b38 <_vfiprintf_r+0x1b8>
 8008b56:	ab03      	add	r3, sp, #12
 8008b58:	9300      	str	r3, [sp, #0]
 8008b5a:	462a      	mov	r2, r5
 8008b5c:	4b12      	ldr	r3, [pc, #72]	@ (8008ba8 <_vfiprintf_r+0x228>)
 8008b5e:	a904      	add	r1, sp, #16
 8008b60:	4630      	mov	r0, r6
 8008b62:	f7fd fec3 	bl	80068ec <_printf_float>
 8008b66:	4607      	mov	r7, r0
 8008b68:	1c78      	adds	r0, r7, #1
 8008b6a:	d1d6      	bne.n	8008b1a <_vfiprintf_r+0x19a>
 8008b6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b6e:	07d9      	lsls	r1, r3, #31
 8008b70:	d405      	bmi.n	8008b7e <_vfiprintf_r+0x1fe>
 8008b72:	89ab      	ldrh	r3, [r5, #12]
 8008b74:	059a      	lsls	r2, r3, #22
 8008b76:	d402      	bmi.n	8008b7e <_vfiprintf_r+0x1fe>
 8008b78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b7a:	f7fe fc05 	bl	8007388 <__retarget_lock_release_recursive>
 8008b7e:	89ab      	ldrh	r3, [r5, #12]
 8008b80:	065b      	lsls	r3, r3, #25
 8008b82:	f53f af1f 	bmi.w	80089c4 <_vfiprintf_r+0x44>
 8008b86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b88:	e71e      	b.n	80089c8 <_vfiprintf_r+0x48>
 8008b8a:	ab03      	add	r3, sp, #12
 8008b8c:	9300      	str	r3, [sp, #0]
 8008b8e:	462a      	mov	r2, r5
 8008b90:	4b05      	ldr	r3, [pc, #20]	@ (8008ba8 <_vfiprintf_r+0x228>)
 8008b92:	a904      	add	r1, sp, #16
 8008b94:	4630      	mov	r0, r6
 8008b96:	f7fe f941 	bl	8006e1c <_printf_i>
 8008b9a:	e7e4      	b.n	8008b66 <_vfiprintf_r+0x1e6>
 8008b9c:	0801c838 	.word	0x0801c838
 8008ba0:	0801c842 	.word	0x0801c842
 8008ba4:	080068ed 	.word	0x080068ed
 8008ba8:	0800895b 	.word	0x0800895b
 8008bac:	0801c83e 	.word	0x0801c83e

08008bb0 <__sflush_r>:
 8008bb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb8:	0716      	lsls	r6, r2, #28
 8008bba:	4605      	mov	r5, r0
 8008bbc:	460c      	mov	r4, r1
 8008bbe:	d454      	bmi.n	8008c6a <__sflush_r+0xba>
 8008bc0:	684b      	ldr	r3, [r1, #4]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	dc02      	bgt.n	8008bcc <__sflush_r+0x1c>
 8008bc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	dd48      	ble.n	8008c5e <__sflush_r+0xae>
 8008bcc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bce:	2e00      	cmp	r6, #0
 8008bd0:	d045      	beq.n	8008c5e <__sflush_r+0xae>
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008bd8:	682f      	ldr	r7, [r5, #0]
 8008bda:	6a21      	ldr	r1, [r4, #32]
 8008bdc:	602b      	str	r3, [r5, #0]
 8008bde:	d030      	beq.n	8008c42 <__sflush_r+0x92>
 8008be0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008be2:	89a3      	ldrh	r3, [r4, #12]
 8008be4:	0759      	lsls	r1, r3, #29
 8008be6:	d505      	bpl.n	8008bf4 <__sflush_r+0x44>
 8008be8:	6863      	ldr	r3, [r4, #4]
 8008bea:	1ad2      	subs	r2, r2, r3
 8008bec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008bee:	b10b      	cbz	r3, 8008bf4 <__sflush_r+0x44>
 8008bf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008bf2:	1ad2      	subs	r2, r2, r3
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bf8:	6a21      	ldr	r1, [r4, #32]
 8008bfa:	4628      	mov	r0, r5
 8008bfc:	47b0      	blx	r6
 8008bfe:	1c43      	adds	r3, r0, #1
 8008c00:	89a3      	ldrh	r3, [r4, #12]
 8008c02:	d106      	bne.n	8008c12 <__sflush_r+0x62>
 8008c04:	6829      	ldr	r1, [r5, #0]
 8008c06:	291d      	cmp	r1, #29
 8008c08:	d82b      	bhi.n	8008c62 <__sflush_r+0xb2>
 8008c0a:	4a2a      	ldr	r2, [pc, #168]	@ (8008cb4 <__sflush_r+0x104>)
 8008c0c:	410a      	asrs	r2, r1
 8008c0e:	07d6      	lsls	r6, r2, #31
 8008c10:	d427      	bmi.n	8008c62 <__sflush_r+0xb2>
 8008c12:	2200      	movs	r2, #0
 8008c14:	6062      	str	r2, [r4, #4]
 8008c16:	04d9      	lsls	r1, r3, #19
 8008c18:	6922      	ldr	r2, [r4, #16]
 8008c1a:	6022      	str	r2, [r4, #0]
 8008c1c:	d504      	bpl.n	8008c28 <__sflush_r+0x78>
 8008c1e:	1c42      	adds	r2, r0, #1
 8008c20:	d101      	bne.n	8008c26 <__sflush_r+0x76>
 8008c22:	682b      	ldr	r3, [r5, #0]
 8008c24:	b903      	cbnz	r3, 8008c28 <__sflush_r+0x78>
 8008c26:	6560      	str	r0, [r4, #84]	@ 0x54
 8008c28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c2a:	602f      	str	r7, [r5, #0]
 8008c2c:	b1b9      	cbz	r1, 8008c5e <__sflush_r+0xae>
 8008c2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c32:	4299      	cmp	r1, r3
 8008c34:	d002      	beq.n	8008c3c <__sflush_r+0x8c>
 8008c36:	4628      	mov	r0, r5
 8008c38:	f7ff f9f6 	bl	8008028 <_free_r>
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c40:	e00d      	b.n	8008c5e <__sflush_r+0xae>
 8008c42:	2301      	movs	r3, #1
 8008c44:	4628      	mov	r0, r5
 8008c46:	47b0      	blx	r6
 8008c48:	4602      	mov	r2, r0
 8008c4a:	1c50      	adds	r0, r2, #1
 8008c4c:	d1c9      	bne.n	8008be2 <__sflush_r+0x32>
 8008c4e:	682b      	ldr	r3, [r5, #0]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d0c6      	beq.n	8008be2 <__sflush_r+0x32>
 8008c54:	2b1d      	cmp	r3, #29
 8008c56:	d001      	beq.n	8008c5c <__sflush_r+0xac>
 8008c58:	2b16      	cmp	r3, #22
 8008c5a:	d11e      	bne.n	8008c9a <__sflush_r+0xea>
 8008c5c:	602f      	str	r7, [r5, #0]
 8008c5e:	2000      	movs	r0, #0
 8008c60:	e022      	b.n	8008ca8 <__sflush_r+0xf8>
 8008c62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c66:	b21b      	sxth	r3, r3
 8008c68:	e01b      	b.n	8008ca2 <__sflush_r+0xf2>
 8008c6a:	690f      	ldr	r7, [r1, #16]
 8008c6c:	2f00      	cmp	r7, #0
 8008c6e:	d0f6      	beq.n	8008c5e <__sflush_r+0xae>
 8008c70:	0793      	lsls	r3, r2, #30
 8008c72:	680e      	ldr	r6, [r1, #0]
 8008c74:	bf08      	it	eq
 8008c76:	694b      	ldreq	r3, [r1, #20]
 8008c78:	600f      	str	r7, [r1, #0]
 8008c7a:	bf18      	it	ne
 8008c7c:	2300      	movne	r3, #0
 8008c7e:	eba6 0807 	sub.w	r8, r6, r7
 8008c82:	608b      	str	r3, [r1, #8]
 8008c84:	f1b8 0f00 	cmp.w	r8, #0
 8008c88:	dde9      	ble.n	8008c5e <__sflush_r+0xae>
 8008c8a:	6a21      	ldr	r1, [r4, #32]
 8008c8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c8e:	4643      	mov	r3, r8
 8008c90:	463a      	mov	r2, r7
 8008c92:	4628      	mov	r0, r5
 8008c94:	47b0      	blx	r6
 8008c96:	2800      	cmp	r0, #0
 8008c98:	dc08      	bgt.n	8008cac <__sflush_r+0xfc>
 8008c9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ca2:	81a3      	strh	r3, [r4, #12]
 8008ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cac:	4407      	add	r7, r0
 8008cae:	eba8 0800 	sub.w	r8, r8, r0
 8008cb2:	e7e7      	b.n	8008c84 <__sflush_r+0xd4>
 8008cb4:	dfbffffe 	.word	0xdfbffffe

08008cb8 <_fflush_r>:
 8008cb8:	b538      	push	{r3, r4, r5, lr}
 8008cba:	690b      	ldr	r3, [r1, #16]
 8008cbc:	4605      	mov	r5, r0
 8008cbe:	460c      	mov	r4, r1
 8008cc0:	b913      	cbnz	r3, 8008cc8 <_fflush_r+0x10>
 8008cc2:	2500      	movs	r5, #0
 8008cc4:	4628      	mov	r0, r5
 8008cc6:	bd38      	pop	{r3, r4, r5, pc}
 8008cc8:	b118      	cbz	r0, 8008cd2 <_fflush_r+0x1a>
 8008cca:	6a03      	ldr	r3, [r0, #32]
 8008ccc:	b90b      	cbnz	r3, 8008cd2 <_fflush_r+0x1a>
 8008cce:	f7fe fa51 	bl	8007174 <__sinit>
 8008cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d0f3      	beq.n	8008cc2 <_fflush_r+0xa>
 8008cda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008cdc:	07d0      	lsls	r0, r2, #31
 8008cde:	d404      	bmi.n	8008cea <_fflush_r+0x32>
 8008ce0:	0599      	lsls	r1, r3, #22
 8008ce2:	d402      	bmi.n	8008cea <_fflush_r+0x32>
 8008ce4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ce6:	f7fe fb4e 	bl	8007386 <__retarget_lock_acquire_recursive>
 8008cea:	4628      	mov	r0, r5
 8008cec:	4621      	mov	r1, r4
 8008cee:	f7ff ff5f 	bl	8008bb0 <__sflush_r>
 8008cf2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008cf4:	07da      	lsls	r2, r3, #31
 8008cf6:	4605      	mov	r5, r0
 8008cf8:	d4e4      	bmi.n	8008cc4 <_fflush_r+0xc>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	059b      	lsls	r3, r3, #22
 8008cfe:	d4e1      	bmi.n	8008cc4 <_fflush_r+0xc>
 8008d00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d02:	f7fe fb41 	bl	8007388 <__retarget_lock_release_recursive>
 8008d06:	e7dd      	b.n	8008cc4 <_fflush_r+0xc>

08008d08 <__swbuf_r>:
 8008d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d0a:	460e      	mov	r6, r1
 8008d0c:	4614      	mov	r4, r2
 8008d0e:	4605      	mov	r5, r0
 8008d10:	b118      	cbz	r0, 8008d1a <__swbuf_r+0x12>
 8008d12:	6a03      	ldr	r3, [r0, #32]
 8008d14:	b90b      	cbnz	r3, 8008d1a <__swbuf_r+0x12>
 8008d16:	f7fe fa2d 	bl	8007174 <__sinit>
 8008d1a:	69a3      	ldr	r3, [r4, #24]
 8008d1c:	60a3      	str	r3, [r4, #8]
 8008d1e:	89a3      	ldrh	r3, [r4, #12]
 8008d20:	071a      	lsls	r2, r3, #28
 8008d22:	d501      	bpl.n	8008d28 <__swbuf_r+0x20>
 8008d24:	6923      	ldr	r3, [r4, #16]
 8008d26:	b943      	cbnz	r3, 8008d3a <__swbuf_r+0x32>
 8008d28:	4621      	mov	r1, r4
 8008d2a:	4628      	mov	r0, r5
 8008d2c:	f000 f82a 	bl	8008d84 <__swsetup_r>
 8008d30:	b118      	cbz	r0, 8008d3a <__swbuf_r+0x32>
 8008d32:	f04f 37ff 	mov.w	r7, #4294967295
 8008d36:	4638      	mov	r0, r7
 8008d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d3a:	6823      	ldr	r3, [r4, #0]
 8008d3c:	6922      	ldr	r2, [r4, #16]
 8008d3e:	1a98      	subs	r0, r3, r2
 8008d40:	6963      	ldr	r3, [r4, #20]
 8008d42:	b2f6      	uxtb	r6, r6
 8008d44:	4283      	cmp	r3, r0
 8008d46:	4637      	mov	r7, r6
 8008d48:	dc05      	bgt.n	8008d56 <__swbuf_r+0x4e>
 8008d4a:	4621      	mov	r1, r4
 8008d4c:	4628      	mov	r0, r5
 8008d4e:	f7ff ffb3 	bl	8008cb8 <_fflush_r>
 8008d52:	2800      	cmp	r0, #0
 8008d54:	d1ed      	bne.n	8008d32 <__swbuf_r+0x2a>
 8008d56:	68a3      	ldr	r3, [r4, #8]
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	60a3      	str	r3, [r4, #8]
 8008d5c:	6823      	ldr	r3, [r4, #0]
 8008d5e:	1c5a      	adds	r2, r3, #1
 8008d60:	6022      	str	r2, [r4, #0]
 8008d62:	701e      	strb	r6, [r3, #0]
 8008d64:	6962      	ldr	r2, [r4, #20]
 8008d66:	1c43      	adds	r3, r0, #1
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d004      	beq.n	8008d76 <__swbuf_r+0x6e>
 8008d6c:	89a3      	ldrh	r3, [r4, #12]
 8008d6e:	07db      	lsls	r3, r3, #31
 8008d70:	d5e1      	bpl.n	8008d36 <__swbuf_r+0x2e>
 8008d72:	2e0a      	cmp	r6, #10
 8008d74:	d1df      	bne.n	8008d36 <__swbuf_r+0x2e>
 8008d76:	4621      	mov	r1, r4
 8008d78:	4628      	mov	r0, r5
 8008d7a:	f7ff ff9d 	bl	8008cb8 <_fflush_r>
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	d0d9      	beq.n	8008d36 <__swbuf_r+0x2e>
 8008d82:	e7d6      	b.n	8008d32 <__swbuf_r+0x2a>

08008d84 <__swsetup_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	4b29      	ldr	r3, [pc, #164]	@ (8008e2c <__swsetup_r+0xa8>)
 8008d88:	4605      	mov	r5, r0
 8008d8a:	6818      	ldr	r0, [r3, #0]
 8008d8c:	460c      	mov	r4, r1
 8008d8e:	b118      	cbz	r0, 8008d98 <__swsetup_r+0x14>
 8008d90:	6a03      	ldr	r3, [r0, #32]
 8008d92:	b90b      	cbnz	r3, 8008d98 <__swsetup_r+0x14>
 8008d94:	f7fe f9ee 	bl	8007174 <__sinit>
 8008d98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d9c:	0719      	lsls	r1, r3, #28
 8008d9e:	d422      	bmi.n	8008de6 <__swsetup_r+0x62>
 8008da0:	06da      	lsls	r2, r3, #27
 8008da2:	d407      	bmi.n	8008db4 <__swsetup_r+0x30>
 8008da4:	2209      	movs	r2, #9
 8008da6:	602a      	str	r2, [r5, #0]
 8008da8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dac:	81a3      	strh	r3, [r4, #12]
 8008dae:	f04f 30ff 	mov.w	r0, #4294967295
 8008db2:	e033      	b.n	8008e1c <__swsetup_r+0x98>
 8008db4:	0758      	lsls	r0, r3, #29
 8008db6:	d512      	bpl.n	8008dde <__swsetup_r+0x5a>
 8008db8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008dba:	b141      	cbz	r1, 8008dce <__swsetup_r+0x4a>
 8008dbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008dc0:	4299      	cmp	r1, r3
 8008dc2:	d002      	beq.n	8008dca <__swsetup_r+0x46>
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	f7ff f92f 	bl	8008028 <_free_r>
 8008dca:	2300      	movs	r3, #0
 8008dcc:	6363      	str	r3, [r4, #52]	@ 0x34
 8008dce:	89a3      	ldrh	r3, [r4, #12]
 8008dd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008dd4:	81a3      	strh	r3, [r4, #12]
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	6063      	str	r3, [r4, #4]
 8008dda:	6923      	ldr	r3, [r4, #16]
 8008ddc:	6023      	str	r3, [r4, #0]
 8008dde:	89a3      	ldrh	r3, [r4, #12]
 8008de0:	f043 0308 	orr.w	r3, r3, #8
 8008de4:	81a3      	strh	r3, [r4, #12]
 8008de6:	6923      	ldr	r3, [r4, #16]
 8008de8:	b94b      	cbnz	r3, 8008dfe <__swsetup_r+0x7a>
 8008dea:	89a3      	ldrh	r3, [r4, #12]
 8008dec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008df4:	d003      	beq.n	8008dfe <__swsetup_r+0x7a>
 8008df6:	4621      	mov	r1, r4
 8008df8:	4628      	mov	r0, r5
 8008dfa:	f000 f8c1 	bl	8008f80 <__smakebuf_r>
 8008dfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e02:	f013 0201 	ands.w	r2, r3, #1
 8008e06:	d00a      	beq.n	8008e1e <__swsetup_r+0x9a>
 8008e08:	2200      	movs	r2, #0
 8008e0a:	60a2      	str	r2, [r4, #8]
 8008e0c:	6962      	ldr	r2, [r4, #20]
 8008e0e:	4252      	negs	r2, r2
 8008e10:	61a2      	str	r2, [r4, #24]
 8008e12:	6922      	ldr	r2, [r4, #16]
 8008e14:	b942      	cbnz	r2, 8008e28 <__swsetup_r+0xa4>
 8008e16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008e1a:	d1c5      	bne.n	8008da8 <__swsetup_r+0x24>
 8008e1c:	bd38      	pop	{r3, r4, r5, pc}
 8008e1e:	0799      	lsls	r1, r3, #30
 8008e20:	bf58      	it	pl
 8008e22:	6962      	ldrpl	r2, [r4, #20]
 8008e24:	60a2      	str	r2, [r4, #8]
 8008e26:	e7f4      	b.n	8008e12 <__swsetup_r+0x8e>
 8008e28:	2000      	movs	r0, #0
 8008e2a:	e7f7      	b.n	8008e1c <__swsetup_r+0x98>
 8008e2c:	20000018 	.word	0x20000018

08008e30 <_sbrk_r>:
 8008e30:	b538      	push	{r3, r4, r5, lr}
 8008e32:	4d06      	ldr	r5, [pc, #24]	@ (8008e4c <_sbrk_r+0x1c>)
 8008e34:	2300      	movs	r3, #0
 8008e36:	4604      	mov	r4, r0
 8008e38:	4608      	mov	r0, r1
 8008e3a:	602b      	str	r3, [r5, #0]
 8008e3c:	f7f9 f8b6 	bl	8001fac <_sbrk>
 8008e40:	1c43      	adds	r3, r0, #1
 8008e42:	d102      	bne.n	8008e4a <_sbrk_r+0x1a>
 8008e44:	682b      	ldr	r3, [r5, #0]
 8008e46:	b103      	cbz	r3, 8008e4a <_sbrk_r+0x1a>
 8008e48:	6023      	str	r3, [r4, #0]
 8008e4a:	bd38      	pop	{r3, r4, r5, pc}
 8008e4c:	20002184 	.word	0x20002184

08008e50 <memcpy>:
 8008e50:	440a      	add	r2, r1
 8008e52:	4291      	cmp	r1, r2
 8008e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e58:	d100      	bne.n	8008e5c <memcpy+0xc>
 8008e5a:	4770      	bx	lr
 8008e5c:	b510      	push	{r4, lr}
 8008e5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e66:	4291      	cmp	r1, r2
 8008e68:	d1f9      	bne.n	8008e5e <memcpy+0xe>
 8008e6a:	bd10      	pop	{r4, pc}

08008e6c <__assert_func>:
 8008e6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e6e:	4614      	mov	r4, r2
 8008e70:	461a      	mov	r2, r3
 8008e72:	4b09      	ldr	r3, [pc, #36]	@ (8008e98 <__assert_func+0x2c>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4605      	mov	r5, r0
 8008e78:	68d8      	ldr	r0, [r3, #12]
 8008e7a:	b954      	cbnz	r4, 8008e92 <__assert_func+0x26>
 8008e7c:	4b07      	ldr	r3, [pc, #28]	@ (8008e9c <__assert_func+0x30>)
 8008e7e:	461c      	mov	r4, r3
 8008e80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e84:	9100      	str	r1, [sp, #0]
 8008e86:	462b      	mov	r3, r5
 8008e88:	4905      	ldr	r1, [pc, #20]	@ (8008ea0 <__assert_func+0x34>)
 8008e8a:	f000 f841 	bl	8008f10 <fiprintf>
 8008e8e:	f000 f8d5 	bl	800903c <abort>
 8008e92:	4b04      	ldr	r3, [pc, #16]	@ (8008ea4 <__assert_func+0x38>)
 8008e94:	e7f4      	b.n	8008e80 <__assert_func+0x14>
 8008e96:	bf00      	nop
 8008e98:	20000018 	.word	0x20000018
 8008e9c:	0801c88e 	.word	0x0801c88e
 8008ea0:	0801c860 	.word	0x0801c860
 8008ea4:	0801c853 	.word	0x0801c853

08008ea8 <_calloc_r>:
 8008ea8:	b570      	push	{r4, r5, r6, lr}
 8008eaa:	fba1 5402 	umull	r5, r4, r1, r2
 8008eae:	b93c      	cbnz	r4, 8008ec0 <_calloc_r+0x18>
 8008eb0:	4629      	mov	r1, r5
 8008eb2:	f7ff f92d 	bl	8008110 <_malloc_r>
 8008eb6:	4606      	mov	r6, r0
 8008eb8:	b928      	cbnz	r0, 8008ec6 <_calloc_r+0x1e>
 8008eba:	2600      	movs	r6, #0
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	bd70      	pop	{r4, r5, r6, pc}
 8008ec0:	220c      	movs	r2, #12
 8008ec2:	6002      	str	r2, [r0, #0]
 8008ec4:	e7f9      	b.n	8008eba <_calloc_r+0x12>
 8008ec6:	462a      	mov	r2, r5
 8008ec8:	4621      	mov	r1, r4
 8008eca:	f7fe f9de 	bl	800728a <memset>
 8008ece:	e7f5      	b.n	8008ebc <_calloc_r+0x14>

08008ed0 <__ascii_mbtowc>:
 8008ed0:	b082      	sub	sp, #8
 8008ed2:	b901      	cbnz	r1, 8008ed6 <__ascii_mbtowc+0x6>
 8008ed4:	a901      	add	r1, sp, #4
 8008ed6:	b142      	cbz	r2, 8008eea <__ascii_mbtowc+0x1a>
 8008ed8:	b14b      	cbz	r3, 8008eee <__ascii_mbtowc+0x1e>
 8008eda:	7813      	ldrb	r3, [r2, #0]
 8008edc:	600b      	str	r3, [r1, #0]
 8008ede:	7812      	ldrb	r2, [r2, #0]
 8008ee0:	1e10      	subs	r0, r2, #0
 8008ee2:	bf18      	it	ne
 8008ee4:	2001      	movne	r0, #1
 8008ee6:	b002      	add	sp, #8
 8008ee8:	4770      	bx	lr
 8008eea:	4610      	mov	r0, r2
 8008eec:	e7fb      	b.n	8008ee6 <__ascii_mbtowc+0x16>
 8008eee:	f06f 0001 	mvn.w	r0, #1
 8008ef2:	e7f8      	b.n	8008ee6 <__ascii_mbtowc+0x16>

08008ef4 <__ascii_wctomb>:
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	4608      	mov	r0, r1
 8008ef8:	b141      	cbz	r1, 8008f0c <__ascii_wctomb+0x18>
 8008efa:	2aff      	cmp	r2, #255	@ 0xff
 8008efc:	d904      	bls.n	8008f08 <__ascii_wctomb+0x14>
 8008efe:	228a      	movs	r2, #138	@ 0x8a
 8008f00:	601a      	str	r2, [r3, #0]
 8008f02:	f04f 30ff 	mov.w	r0, #4294967295
 8008f06:	4770      	bx	lr
 8008f08:	700a      	strb	r2, [r1, #0]
 8008f0a:	2001      	movs	r0, #1
 8008f0c:	4770      	bx	lr
	...

08008f10 <fiprintf>:
 8008f10:	b40e      	push	{r1, r2, r3}
 8008f12:	b503      	push	{r0, r1, lr}
 8008f14:	4601      	mov	r1, r0
 8008f16:	ab03      	add	r3, sp, #12
 8008f18:	4805      	ldr	r0, [pc, #20]	@ (8008f30 <fiprintf+0x20>)
 8008f1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f1e:	6800      	ldr	r0, [r0, #0]
 8008f20:	9301      	str	r3, [sp, #4]
 8008f22:	f7ff fd2d 	bl	8008980 <_vfiprintf_r>
 8008f26:	b002      	add	sp, #8
 8008f28:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f2c:	b003      	add	sp, #12
 8008f2e:	4770      	bx	lr
 8008f30:	20000018 	.word	0x20000018

08008f34 <__swhatbuf_r>:
 8008f34:	b570      	push	{r4, r5, r6, lr}
 8008f36:	460c      	mov	r4, r1
 8008f38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f3c:	2900      	cmp	r1, #0
 8008f3e:	b096      	sub	sp, #88	@ 0x58
 8008f40:	4615      	mov	r5, r2
 8008f42:	461e      	mov	r6, r3
 8008f44:	da0d      	bge.n	8008f62 <__swhatbuf_r+0x2e>
 8008f46:	89a3      	ldrh	r3, [r4, #12]
 8008f48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f4c:	f04f 0100 	mov.w	r1, #0
 8008f50:	bf14      	ite	ne
 8008f52:	2340      	movne	r3, #64	@ 0x40
 8008f54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008f58:	2000      	movs	r0, #0
 8008f5a:	6031      	str	r1, [r6, #0]
 8008f5c:	602b      	str	r3, [r5, #0]
 8008f5e:	b016      	add	sp, #88	@ 0x58
 8008f60:	bd70      	pop	{r4, r5, r6, pc}
 8008f62:	466a      	mov	r2, sp
 8008f64:	f000 f848 	bl	8008ff8 <_fstat_r>
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	dbec      	blt.n	8008f46 <__swhatbuf_r+0x12>
 8008f6c:	9901      	ldr	r1, [sp, #4]
 8008f6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f76:	4259      	negs	r1, r3
 8008f78:	4159      	adcs	r1, r3
 8008f7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f7e:	e7eb      	b.n	8008f58 <__swhatbuf_r+0x24>

08008f80 <__smakebuf_r>:
 8008f80:	898b      	ldrh	r3, [r1, #12]
 8008f82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f84:	079d      	lsls	r5, r3, #30
 8008f86:	4606      	mov	r6, r0
 8008f88:	460c      	mov	r4, r1
 8008f8a:	d507      	bpl.n	8008f9c <__smakebuf_r+0x1c>
 8008f8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008f90:	6023      	str	r3, [r4, #0]
 8008f92:	6123      	str	r3, [r4, #16]
 8008f94:	2301      	movs	r3, #1
 8008f96:	6163      	str	r3, [r4, #20]
 8008f98:	b003      	add	sp, #12
 8008f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f9c:	ab01      	add	r3, sp, #4
 8008f9e:	466a      	mov	r2, sp
 8008fa0:	f7ff ffc8 	bl	8008f34 <__swhatbuf_r>
 8008fa4:	9f00      	ldr	r7, [sp, #0]
 8008fa6:	4605      	mov	r5, r0
 8008fa8:	4639      	mov	r1, r7
 8008faa:	4630      	mov	r0, r6
 8008fac:	f7ff f8b0 	bl	8008110 <_malloc_r>
 8008fb0:	b948      	cbnz	r0, 8008fc6 <__smakebuf_r+0x46>
 8008fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fb6:	059a      	lsls	r2, r3, #22
 8008fb8:	d4ee      	bmi.n	8008f98 <__smakebuf_r+0x18>
 8008fba:	f023 0303 	bic.w	r3, r3, #3
 8008fbe:	f043 0302 	orr.w	r3, r3, #2
 8008fc2:	81a3      	strh	r3, [r4, #12]
 8008fc4:	e7e2      	b.n	8008f8c <__smakebuf_r+0xc>
 8008fc6:	89a3      	ldrh	r3, [r4, #12]
 8008fc8:	6020      	str	r0, [r4, #0]
 8008fca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fce:	81a3      	strh	r3, [r4, #12]
 8008fd0:	9b01      	ldr	r3, [sp, #4]
 8008fd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008fd6:	b15b      	cbz	r3, 8008ff0 <__smakebuf_r+0x70>
 8008fd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fdc:	4630      	mov	r0, r6
 8008fde:	f000 f81d 	bl	800901c <_isatty_r>
 8008fe2:	b128      	cbz	r0, 8008ff0 <__smakebuf_r+0x70>
 8008fe4:	89a3      	ldrh	r3, [r4, #12]
 8008fe6:	f023 0303 	bic.w	r3, r3, #3
 8008fea:	f043 0301 	orr.w	r3, r3, #1
 8008fee:	81a3      	strh	r3, [r4, #12]
 8008ff0:	89a3      	ldrh	r3, [r4, #12]
 8008ff2:	431d      	orrs	r5, r3
 8008ff4:	81a5      	strh	r5, [r4, #12]
 8008ff6:	e7cf      	b.n	8008f98 <__smakebuf_r+0x18>

08008ff8 <_fstat_r>:
 8008ff8:	b538      	push	{r3, r4, r5, lr}
 8008ffa:	4d07      	ldr	r5, [pc, #28]	@ (8009018 <_fstat_r+0x20>)
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	4604      	mov	r4, r0
 8009000:	4608      	mov	r0, r1
 8009002:	4611      	mov	r1, r2
 8009004:	602b      	str	r3, [r5, #0]
 8009006:	f7f8 ffa9 	bl	8001f5c <_fstat>
 800900a:	1c43      	adds	r3, r0, #1
 800900c:	d102      	bne.n	8009014 <_fstat_r+0x1c>
 800900e:	682b      	ldr	r3, [r5, #0]
 8009010:	b103      	cbz	r3, 8009014 <_fstat_r+0x1c>
 8009012:	6023      	str	r3, [r4, #0]
 8009014:	bd38      	pop	{r3, r4, r5, pc}
 8009016:	bf00      	nop
 8009018:	20002184 	.word	0x20002184

0800901c <_isatty_r>:
 800901c:	b538      	push	{r3, r4, r5, lr}
 800901e:	4d06      	ldr	r5, [pc, #24]	@ (8009038 <_isatty_r+0x1c>)
 8009020:	2300      	movs	r3, #0
 8009022:	4604      	mov	r4, r0
 8009024:	4608      	mov	r0, r1
 8009026:	602b      	str	r3, [r5, #0]
 8009028:	f7f8 ffa8 	bl	8001f7c <_isatty>
 800902c:	1c43      	adds	r3, r0, #1
 800902e:	d102      	bne.n	8009036 <_isatty_r+0x1a>
 8009030:	682b      	ldr	r3, [r5, #0]
 8009032:	b103      	cbz	r3, 8009036 <_isatty_r+0x1a>
 8009034:	6023      	str	r3, [r4, #0]
 8009036:	bd38      	pop	{r3, r4, r5, pc}
 8009038:	20002184 	.word	0x20002184

0800903c <abort>:
 800903c:	b508      	push	{r3, lr}
 800903e:	2006      	movs	r0, #6
 8009040:	f000 f82c 	bl	800909c <raise>
 8009044:	2001      	movs	r0, #1
 8009046:	f7f8 ff55 	bl	8001ef4 <_exit>

0800904a <_raise_r>:
 800904a:	291f      	cmp	r1, #31
 800904c:	b538      	push	{r3, r4, r5, lr}
 800904e:	4605      	mov	r5, r0
 8009050:	460c      	mov	r4, r1
 8009052:	d904      	bls.n	800905e <_raise_r+0x14>
 8009054:	2316      	movs	r3, #22
 8009056:	6003      	str	r3, [r0, #0]
 8009058:	f04f 30ff 	mov.w	r0, #4294967295
 800905c:	bd38      	pop	{r3, r4, r5, pc}
 800905e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009060:	b112      	cbz	r2, 8009068 <_raise_r+0x1e>
 8009062:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009066:	b94b      	cbnz	r3, 800907c <_raise_r+0x32>
 8009068:	4628      	mov	r0, r5
 800906a:	f000 f831 	bl	80090d0 <_getpid_r>
 800906e:	4622      	mov	r2, r4
 8009070:	4601      	mov	r1, r0
 8009072:	4628      	mov	r0, r5
 8009074:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009078:	f000 b818 	b.w	80090ac <_kill_r>
 800907c:	2b01      	cmp	r3, #1
 800907e:	d00a      	beq.n	8009096 <_raise_r+0x4c>
 8009080:	1c59      	adds	r1, r3, #1
 8009082:	d103      	bne.n	800908c <_raise_r+0x42>
 8009084:	2316      	movs	r3, #22
 8009086:	6003      	str	r3, [r0, #0]
 8009088:	2001      	movs	r0, #1
 800908a:	e7e7      	b.n	800905c <_raise_r+0x12>
 800908c:	2100      	movs	r1, #0
 800908e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009092:	4620      	mov	r0, r4
 8009094:	4798      	blx	r3
 8009096:	2000      	movs	r0, #0
 8009098:	e7e0      	b.n	800905c <_raise_r+0x12>
	...

0800909c <raise>:
 800909c:	4b02      	ldr	r3, [pc, #8]	@ (80090a8 <raise+0xc>)
 800909e:	4601      	mov	r1, r0
 80090a0:	6818      	ldr	r0, [r3, #0]
 80090a2:	f7ff bfd2 	b.w	800904a <_raise_r>
 80090a6:	bf00      	nop
 80090a8:	20000018 	.word	0x20000018

080090ac <_kill_r>:
 80090ac:	b538      	push	{r3, r4, r5, lr}
 80090ae:	4d07      	ldr	r5, [pc, #28]	@ (80090cc <_kill_r+0x20>)
 80090b0:	2300      	movs	r3, #0
 80090b2:	4604      	mov	r4, r0
 80090b4:	4608      	mov	r0, r1
 80090b6:	4611      	mov	r1, r2
 80090b8:	602b      	str	r3, [r5, #0]
 80090ba:	f7f8 ff0b 	bl	8001ed4 <_kill>
 80090be:	1c43      	adds	r3, r0, #1
 80090c0:	d102      	bne.n	80090c8 <_kill_r+0x1c>
 80090c2:	682b      	ldr	r3, [r5, #0]
 80090c4:	b103      	cbz	r3, 80090c8 <_kill_r+0x1c>
 80090c6:	6023      	str	r3, [r4, #0]
 80090c8:	bd38      	pop	{r3, r4, r5, pc}
 80090ca:	bf00      	nop
 80090cc:	20002184 	.word	0x20002184

080090d0 <_getpid_r>:
 80090d0:	f7f8 bef8 	b.w	8001ec4 <_getpid>

080090d4 <sqrtf>:
 80090d4:	b508      	push	{r3, lr}
 80090d6:	ed2d 8b02 	vpush	{d8}
 80090da:	eeb0 8a40 	vmov.f32	s16, s0
 80090de:	f000 f817 	bl	8009110 <__ieee754_sqrtf>
 80090e2:	eeb4 8a48 	vcmp.f32	s16, s16
 80090e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090ea:	d60c      	bvs.n	8009106 <sqrtf+0x32>
 80090ec:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800910c <sqrtf+0x38>
 80090f0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80090f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090f8:	d505      	bpl.n	8009106 <sqrtf+0x32>
 80090fa:	f7fe f919 	bl	8007330 <__errno>
 80090fe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009102:	2321      	movs	r3, #33	@ 0x21
 8009104:	6003      	str	r3, [r0, #0]
 8009106:	ecbd 8b02 	vpop	{d8}
 800910a:	bd08      	pop	{r3, pc}
 800910c:	00000000 	.word	0x00000000

08009110 <__ieee754_sqrtf>:
 8009110:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009114:	4770      	bx	lr
	...

08009118 <_init>:
 8009118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800911a:	bf00      	nop
 800911c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800911e:	bc08      	pop	{r3}
 8009120:	469e      	mov	lr, r3
 8009122:	4770      	bx	lr

08009124 <_fini>:
 8009124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009126:	bf00      	nop
 8009128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800912a:	bc08      	pop	{r3}
 800912c:	469e      	mov	lr, r3
 800912e:	4770      	bx	lr
