
build/STM32F769I_DISCOVERY.elf:     file format elf32-littlearm


Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000bb88 	.word	0x2000bb88
 800021c:	00000000 	.word	0x00000000
 8000220:	080140ec 	.word	0x080140ec

08000224 <frame_dummy>:
 8000224:	4b08      	ldr	r3, [pc, #32]	; (8000248 <frame_dummy+0x24>)
 8000226:	b510      	push	{r4, lr}
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4808      	ldr	r0, [pc, #32]	; (800024c <frame_dummy+0x28>)
 800022c:	4908      	ldr	r1, [pc, #32]	; (8000250 <frame_dummy+0x2c>)
 800022e:	f3af 8000 	nop.w
 8000232:	4808      	ldr	r0, [pc, #32]	; (8000254 <frame_dummy+0x30>)
 8000234:	6803      	ldr	r3, [r0, #0]
 8000236:	b903      	cbnz	r3, 800023a <frame_dummy+0x16>
 8000238:	bd10      	pop	{r4, pc}
 800023a:	4b07      	ldr	r3, [pc, #28]	; (8000258 <frame_dummy+0x34>)
 800023c:	2b00      	cmp	r3, #0
 800023e:	d0fb      	beq.n	8000238 <frame_dummy+0x14>
 8000240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000244:	4718      	bx	r3
 8000246:	bf00      	nop
 8000248:	00000000 	.word	0x00000000
 800024c:	080140ec 	.word	0x080140ec
 8000250:	2000bb8c 	.word	0x2000bb8c
 8000254:	2000bb84 	.word	0x2000bb84
 8000258:	00000000 	.word	0x00000000

0800025c <__aeabi_uldivmod>:
 800025c:	b953      	cbnz	r3, 8000274 <__aeabi_uldivmod+0x18>
 800025e:	b94a      	cbnz	r2, 8000274 <__aeabi_uldivmod+0x18>
 8000260:	2900      	cmp	r1, #0
 8000262:	bf08      	it	eq
 8000264:	2800      	cmpeq	r0, #0
 8000266:	bf1c      	itt	ne
 8000268:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800026c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000270:	f000 b83c 	b.w	80002ec <__aeabi_idiv0>
 8000274:	b082      	sub	sp, #8
 8000276:	46ec      	mov	ip, sp
 8000278:	e92d 5000 	stmdb	sp!, {ip, lr}
 800027c:	f000 f81e 	bl	80002bc <__gnu_uldivmod_helper>
 8000280:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000284:	b002      	add	sp, #8
 8000286:	bc0c      	pop	{r2, r3}
 8000288:	4770      	bx	lr
 800028a:	bf00      	nop

0800028c <__gnu_ldivmod_helper>:
 800028c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000290:	4690      	mov	r8, r2
 8000292:	4606      	mov	r6, r0
 8000294:	460f      	mov	r7, r1
 8000296:	461d      	mov	r5, r3
 8000298:	9c06      	ldr	r4, [sp, #24]
 800029a:	f000 f829 	bl	80002f0 <__divdi3>
 800029e:	fb08 fc01 	mul.w	ip, r8, r1
 80002a2:	4686      	mov	lr, r0
 80002a4:	fba8 2300 	umull	r2, r3, r8, r0
 80002a8:	fb00 c505 	mla	r5, r0, r5, ip
 80002ac:	1ab2      	subs	r2, r6, r2
 80002ae:	442b      	add	r3, r5
 80002b0:	eb67 0303 	sbc.w	r3, r7, r3
 80002b4:	e9c4 2300 	strd	r2, r3, [r4]
 80002b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080002bc <__gnu_uldivmod_helper>:
 80002bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80002c0:	461d      	mov	r5, r3
 80002c2:	4617      	mov	r7, r2
 80002c4:	4680      	mov	r8, r0
 80002c6:	4689      	mov	r9, r1
 80002c8:	9e08      	ldr	r6, [sp, #32]
 80002ca:	f000 f953 	bl	8000574 <__udivdi3>
 80002ce:	fb00 f305 	mul.w	r3, r0, r5
 80002d2:	fba0 4507 	umull	r4, r5, r0, r7
 80002d6:	fb07 3701 	mla	r7, r7, r1, r3
 80002da:	ebb8 0404 	subs.w	r4, r8, r4
 80002de:	443d      	add	r5, r7
 80002e0:	eb69 0505 	sbc.w	r5, r9, r5
 80002e4:	e9c6 4500 	strd	r4, r5, [r6]
 80002e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080002ec <__aeabi_idiv0>:
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__divdi3>:
 80002f0:	2900      	cmp	r1, #0
 80002f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f6:	f2c0 80a2 	blt.w	800043e <__divdi3+0x14e>
 80002fa:	2600      	movs	r6, #0
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	f2c0 8098 	blt.w	8000432 <__divdi3+0x142>
 8000302:	468c      	mov	ip, r1
 8000304:	4690      	mov	r8, r2
 8000306:	469e      	mov	lr, r3
 8000308:	4615      	mov	r5, r2
 800030a:	4604      	mov	r4, r0
 800030c:	460f      	mov	r7, r1
 800030e:	bbcb      	cbnz	r3, 8000384 <__divdi3+0x94>
 8000310:	428a      	cmp	r2, r1
 8000312:	d956      	bls.n	80003c2 <__divdi3+0xd2>
 8000314:	fab2 f382 	clz	r3, r2
 8000318:	b13b      	cbz	r3, 800032a <__divdi3+0x3a>
 800031a:	f1c3 0220 	rsb	r2, r3, #32
 800031e:	409f      	lsls	r7, r3
 8000320:	409d      	lsls	r5, r3
 8000322:	409c      	lsls	r4, r3
 8000324:	fa20 f202 	lsr.w	r2, r0, r2
 8000328:	4317      	orrs	r7, r2
 800032a:	0c28      	lsrs	r0, r5, #16
 800032c:	0c22      	lsrs	r2, r4, #16
 800032e:	fa1f fe85 	uxth.w	lr, r5
 8000332:	fbb7 f1f0 	udiv	r1, r7, r0
 8000336:	fb00 7711 	mls	r7, r0, r1, r7
 800033a:	fb0e f301 	mul.w	r3, lr, r1
 800033e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8000342:	42bb      	cmp	r3, r7
 8000344:	d907      	bls.n	8000356 <__divdi3+0x66>
 8000346:	197f      	adds	r7, r7, r5
 8000348:	f080 8101 	bcs.w	800054e <__divdi3+0x25e>
 800034c:	42bb      	cmp	r3, r7
 800034e:	f240 80fe 	bls.w	800054e <__divdi3+0x25e>
 8000352:	3902      	subs	r1, #2
 8000354:	442f      	add	r7, r5
 8000356:	1aff      	subs	r7, r7, r3
 8000358:	b2a4      	uxth	r4, r4
 800035a:	fbb7 f3f0 	udiv	r3, r7, r0
 800035e:	fb00 7713 	mls	r7, r0, r3, r7
 8000362:	fb0e fe03 	mul.w	lr, lr, r3
 8000366:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800036a:	45be      	cmp	lr, r7
 800036c:	d906      	bls.n	800037c <__divdi3+0x8c>
 800036e:	197f      	adds	r7, r7, r5
 8000370:	f080 80eb 	bcs.w	800054a <__divdi3+0x25a>
 8000374:	45be      	cmp	lr, r7
 8000376:	f240 80e8 	bls.w	800054a <__divdi3+0x25a>
 800037a:	3b02      	subs	r3, #2
 800037c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000380:	2200      	movs	r2, #0
 8000382:	e003      	b.n	800038c <__divdi3+0x9c>
 8000384:	428b      	cmp	r3, r1
 8000386:	d90f      	bls.n	80003a8 <__divdi3+0xb8>
 8000388:	2200      	movs	r2, #0
 800038a:	4613      	mov	r3, r2
 800038c:	1c34      	adds	r4, r6, #0
 800038e:	f04f 0500 	mov.w	r5, #0
 8000392:	bf18      	it	ne
 8000394:	2401      	movne	r4, #1
 8000396:	4260      	negs	r0, r4
 8000398:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 800039c:	4058      	eors	r0, r3
 800039e:	4051      	eors	r1, r2
 80003a0:	1900      	adds	r0, r0, r4
 80003a2:	4169      	adcs	r1, r5
 80003a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a8:	fab3 f283 	clz	r2, r3
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 8083 	bne.w	80004b8 <__divdi3+0x1c8>
 80003b2:	4580      	cmp	r8, r0
 80003b4:	f240 80cd 	bls.w	8000552 <__divdi3+0x262>
 80003b8:	428b      	cmp	r3, r1
 80003ba:	f0c0 80ca 	bcc.w	8000552 <__divdi3+0x262>
 80003be:	4613      	mov	r3, r2
 80003c0:	e7e4      	b.n	800038c <__divdi3+0x9c>
 80003c2:	b912      	cbnz	r2, 80003ca <__divdi3+0xda>
 80003c4:	2301      	movs	r3, #1
 80003c6:	fbb3 f5f2 	udiv	r5, r3, r2
 80003ca:	fab5 f285 	clz	r2, r5
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d13b      	bne.n	800044a <__divdi3+0x15a>
 80003d2:	1b78      	subs	r0, r7, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f fc85 	uxth.w	ip, r5
 80003dc:	2201      	movs	r2, #1
 80003de:	0c21      	lsrs	r1, r4, #16
 80003e0:	fbb0 f8fe 	udiv	r8, r0, lr
 80003e4:	fb0e 0018 	mls	r0, lr, r8, r0
 80003e8:	fb0c f308 	mul.w	r3, ip, r8
 80003ec:	ea41 4700 	orr.w	r7, r1, r0, lsl #16
 80003f0:	42bb      	cmp	r3, r7
 80003f2:	d908      	bls.n	8000406 <__divdi3+0x116>
 80003f4:	197f      	adds	r7, r7, r5
 80003f6:	f080 80b0 	bcs.w	800055a <__divdi3+0x26a>
 80003fa:	42bb      	cmp	r3, r7
 80003fc:	f240 80ad 	bls.w	800055a <__divdi3+0x26a>
 8000400:	f1a8 0802 	sub.w	r8, r8, #2
 8000404:	442f      	add	r7, r5
 8000406:	1aff      	subs	r7, r7, r3
 8000408:	b2a4      	uxth	r4, r4
 800040a:	fbb7 f3fe 	udiv	r3, r7, lr
 800040e:	fb0e 7713 	mls	r7, lr, r3, r7
 8000412:	fb0c fc03 	mul.w	ip, ip, r3
 8000416:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800041a:	45bc      	cmp	ip, r7
 800041c:	d906      	bls.n	800042c <__divdi3+0x13c>
 800041e:	197f      	adds	r7, r7, r5
 8000420:	f080 8099 	bcs.w	8000556 <__divdi3+0x266>
 8000424:	45bc      	cmp	ip, r7
 8000426:	f240 8096 	bls.w	8000556 <__divdi3+0x266>
 800042a:	3b02      	subs	r3, #2
 800042c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000430:	e7ac      	b.n	800038c <__divdi3+0x9c>
 8000432:	4252      	negs	r2, r2
 8000434:	ea6f 0606 	mvn.w	r6, r6
 8000438:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800043c:	e761      	b.n	8000302 <__divdi3+0x12>
 800043e:	4240      	negs	r0, r0
 8000440:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8000444:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000448:	e758      	b.n	80002fc <__divdi3+0xc>
 800044a:	4095      	lsls	r5, r2
 800044c:	f1c2 0120 	rsb	r1, r2, #32
 8000450:	fa07 f302 	lsl.w	r3, r7, r2
 8000454:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000458:	40cf      	lsrs	r7, r1
 800045a:	fa24 f101 	lsr.w	r1, r4, r1
 800045e:	4094      	lsls	r4, r2
 8000460:	fa1f fc85 	uxth.w	ip, r5
 8000464:	4319      	orrs	r1, r3
 8000466:	fbb7 f2fe 	udiv	r2, r7, lr
 800046a:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800046e:	fb0e 7712 	mls	r7, lr, r2, r7
 8000472:	fb0c f302 	mul.w	r3, ip, r2
 8000476:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 800047a:	42bb      	cmp	r3, r7
 800047c:	d905      	bls.n	800048a <__divdi3+0x19a>
 800047e:	197f      	adds	r7, r7, r5
 8000480:	d271      	bcs.n	8000566 <__divdi3+0x276>
 8000482:	42bb      	cmp	r3, r7
 8000484:	d96f      	bls.n	8000566 <__divdi3+0x276>
 8000486:	3a02      	subs	r2, #2
 8000488:	442f      	add	r7, r5
 800048a:	1aff      	subs	r7, r7, r3
 800048c:	b289      	uxth	r1, r1
 800048e:	fbb7 f8fe 	udiv	r8, r7, lr
 8000492:	fb0e 7718 	mls	r7, lr, r8, r7
 8000496:	fb0c f008 	mul.w	r0, ip, r8
 800049a:	ea41 4307 	orr.w	r3, r1, r7, lsl #16
 800049e:	4298      	cmp	r0, r3
 80004a0:	d906      	bls.n	80004b0 <__divdi3+0x1c0>
 80004a2:	195b      	adds	r3, r3, r5
 80004a4:	d261      	bcs.n	800056a <__divdi3+0x27a>
 80004a6:	4298      	cmp	r0, r3
 80004a8:	d95f      	bls.n	800056a <__divdi3+0x27a>
 80004aa:	f1a8 0802 	sub.w	r8, r8, #2
 80004ae:	442b      	add	r3, r5
 80004b0:	1a18      	subs	r0, r3, r0
 80004b2:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 80004b6:	e792      	b.n	80003de <__divdi3+0xee>
 80004b8:	f1c2 0720 	rsb	r7, r2, #32
 80004bc:	fa03 fe02 	lsl.w	lr, r3, r2
 80004c0:	fa08 f502 	lsl.w	r5, r8, r2
 80004c4:	4091      	lsls	r1, r2
 80004c6:	fa28 f307 	lsr.w	r3, r8, r7
 80004ca:	fa2c fc07 	lsr.w	ip, ip, r7
 80004ce:	40f8      	lsrs	r0, r7
 80004d0:	ea43 0e0e 	orr.w	lr, r3, lr
 80004d4:	4308      	orrs	r0, r1
 80004d6:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80004da:	0c07      	lsrs	r7, r0, #16
 80004dc:	fa1f fa8e 	uxth.w	sl, lr
 80004e0:	fbbc f9f8 	udiv	r9, ip, r8
 80004e4:	fb08 cc19 	mls	ip, r8, r9, ip
 80004e8:	fb0a f109 	mul.w	r1, sl, r9
 80004ec:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
 80004f0:	4561      	cmp	r1, ip
 80004f2:	d907      	bls.n	8000504 <__divdi3+0x214>
 80004f4:	eb1c 0c0e 	adds.w	ip, ip, lr
 80004f8:	d232      	bcs.n	8000560 <__divdi3+0x270>
 80004fa:	4561      	cmp	r1, ip
 80004fc:	d930      	bls.n	8000560 <__divdi3+0x270>
 80004fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000502:	44f4      	add	ip, lr
 8000504:	ebc1 0c0c 	rsb	ip, r1, ip
 8000508:	b280      	uxth	r0, r0
 800050a:	fbbc f3f8 	udiv	r3, ip, r8
 800050e:	fb08 cc13 	mls	ip, r8, r3, ip
 8000512:	fb0a fa03 	mul.w	sl, sl, r3
 8000516:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 800051a:	458a      	cmp	sl, r1
 800051c:	d906      	bls.n	800052c <__divdi3+0x23c>
 800051e:	eb11 010e 	adds.w	r1, r1, lr
 8000522:	d225      	bcs.n	8000570 <__divdi3+0x280>
 8000524:	458a      	cmp	sl, r1
 8000526:	d923      	bls.n	8000570 <__divdi3+0x280>
 8000528:	3b02      	subs	r3, #2
 800052a:	4471      	add	r1, lr
 800052c:	ea43 4309 	orr.w	r3, r3, r9, lsl #16
 8000530:	ebca 0101 	rsb	r1, sl, r1
 8000534:	fba3 8905 	umull	r8, r9, r3, r5
 8000538:	4549      	cmp	r1, r9
 800053a:	d303      	bcc.n	8000544 <__divdi3+0x254>
 800053c:	d103      	bne.n	8000546 <__divdi3+0x256>
 800053e:	4094      	lsls	r4, r2
 8000540:	4544      	cmp	r4, r8
 8000542:	d200      	bcs.n	8000546 <__divdi3+0x256>
 8000544:	3b01      	subs	r3, #1
 8000546:	2200      	movs	r2, #0
 8000548:	e720      	b.n	800038c <__divdi3+0x9c>
 800054a:	3b01      	subs	r3, #1
 800054c:	e716      	b.n	800037c <__divdi3+0x8c>
 800054e:	3901      	subs	r1, #1
 8000550:	e701      	b.n	8000356 <__divdi3+0x66>
 8000552:	2301      	movs	r3, #1
 8000554:	e71a      	b.n	800038c <__divdi3+0x9c>
 8000556:	3b01      	subs	r3, #1
 8000558:	e768      	b.n	800042c <__divdi3+0x13c>
 800055a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800055e:	e752      	b.n	8000406 <__divdi3+0x116>
 8000560:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8000564:	e7ce      	b.n	8000504 <__divdi3+0x214>
 8000566:	3a01      	subs	r2, #1
 8000568:	e78f      	b.n	800048a <__divdi3+0x19a>
 800056a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800056e:	e79f      	b.n	80004b0 <__divdi3+0x1c0>
 8000570:	3b01      	subs	r3, #1
 8000572:	e7db      	b.n	800052c <__divdi3+0x23c>

08000574 <__udivdi3>:
 8000574:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000578:	2b00      	cmp	r3, #0
 800057a:	d140      	bne.n	80005fe <__udivdi3+0x8a>
 800057c:	428a      	cmp	r2, r1
 800057e:	4604      	mov	r4, r0
 8000580:	4615      	mov	r5, r2
 8000582:	d94a      	bls.n	800061a <__udivdi3+0xa6>
 8000584:	fab2 f382 	clz	r3, r2
 8000588:	460f      	mov	r7, r1
 800058a:	b14b      	cbz	r3, 80005a0 <__udivdi3+0x2c>
 800058c:	f1c3 0620 	rsb	r6, r3, #32
 8000590:	4099      	lsls	r1, r3
 8000592:	fa00 f403 	lsl.w	r4, r0, r3
 8000596:	fa02 f503 	lsl.w	r5, r2, r3
 800059a:	40f0      	lsrs	r0, r6
 800059c:	ea40 0701 	orr.w	r7, r0, r1
 80005a0:	0c29      	lsrs	r1, r5, #16
 80005a2:	0c26      	lsrs	r6, r4, #16
 80005a4:	fa1f fe85 	uxth.w	lr, r5
 80005a8:	fbb7 f0f1 	udiv	r0, r7, r1
 80005ac:	fb01 7710 	mls	r7, r1, r0, r7
 80005b0:	fb0e f200 	mul.w	r2, lr, r0
 80005b4:	ea46 4307 	orr.w	r3, r6, r7, lsl #16
 80005b8:	429a      	cmp	r2, r3
 80005ba:	d907      	bls.n	80005cc <__udivdi3+0x58>
 80005bc:	195b      	adds	r3, r3, r5
 80005be:	f080 80ea 	bcs.w	8000796 <__udivdi3+0x222>
 80005c2:	429a      	cmp	r2, r3
 80005c4:	f240 80e7 	bls.w	8000796 <__udivdi3+0x222>
 80005c8:	3802      	subs	r0, #2
 80005ca:	442b      	add	r3, r5
 80005cc:	1a9a      	subs	r2, r3, r2
 80005ce:	b2a4      	uxth	r4, r4
 80005d0:	fbb2 f3f1 	udiv	r3, r2, r1
 80005d4:	fb01 2213 	mls	r2, r1, r3, r2
 80005d8:	fb0e fe03 	mul.w	lr, lr, r3
 80005dc:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 80005e0:	4596      	cmp	lr, r2
 80005e2:	d906      	bls.n	80005f2 <__udivdi3+0x7e>
 80005e4:	1952      	adds	r2, r2, r5
 80005e6:	f080 80da 	bcs.w	800079e <__udivdi3+0x22a>
 80005ea:	4596      	cmp	lr, r2
 80005ec:	f240 80d7 	bls.w	800079e <__udivdi3+0x22a>
 80005f0:	3b02      	subs	r3, #2
 80005f2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005f6:	2600      	movs	r6, #0
 80005f8:	4631      	mov	r1, r6
 80005fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80005fe:	428b      	cmp	r3, r1
 8000600:	d844      	bhi.n	800068c <__udivdi3+0x118>
 8000602:	fab3 f683 	clz	r6, r3
 8000606:	2e00      	cmp	r6, #0
 8000608:	d145      	bne.n	8000696 <__udivdi3+0x122>
 800060a:	4282      	cmp	r2, r0
 800060c:	f240 80bf 	bls.w	800078e <__udivdi3+0x21a>
 8000610:	428b      	cmp	r3, r1
 8000612:	f0c0 80bc 	bcc.w	800078e <__udivdi3+0x21a>
 8000616:	4630      	mov	r0, r6
 8000618:	e7ee      	b.n	80005f8 <__udivdi3+0x84>
 800061a:	b912      	cbnz	r2, 8000622 <__udivdi3+0xae>
 800061c:	2501      	movs	r5, #1
 800061e:	fbb5 f5f2 	udiv	r5, r5, r2
 8000622:	fab5 f285 	clz	r2, r5
 8000626:	2a00      	cmp	r2, #0
 8000628:	d17b      	bne.n	8000722 <__udivdi3+0x1ae>
 800062a:	1b4a      	subs	r2, r1, r5
 800062c:	0c2f      	lsrs	r7, r5, #16
 800062e:	fa1f fe85 	uxth.w	lr, r5
 8000632:	2601      	movs	r6, #1
 8000634:	0c23      	lsrs	r3, r4, #16
 8000636:	fbb2 f0f7 	udiv	r0, r2, r7
 800063a:	fb07 2210 	mls	r2, r7, r0, r2
 800063e:	fb0e fc00 	mul.w	ip, lr, r0
 8000642:	ea43 4102 	orr.w	r1, r3, r2, lsl #16
 8000646:	458c      	cmp	ip, r1
 8000648:	d907      	bls.n	800065a <__udivdi3+0xe6>
 800064a:	1949      	adds	r1, r1, r5
 800064c:	f080 80a1 	bcs.w	8000792 <__udivdi3+0x21e>
 8000650:	458c      	cmp	ip, r1
 8000652:	f240 809e 	bls.w	8000792 <__udivdi3+0x21e>
 8000656:	3802      	subs	r0, #2
 8000658:	4429      	add	r1, r5
 800065a:	ebcc 0101 	rsb	r1, ip, r1
 800065e:	b2a4      	uxth	r4, r4
 8000660:	fbb1 f3f7 	udiv	r3, r1, r7
 8000664:	fb07 1113 	mls	r1, r7, r3, r1
 8000668:	fb0e fe03 	mul.w	lr, lr, r3
 800066c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000670:	45a6      	cmp	lr, r4
 8000672:	d906      	bls.n	8000682 <__udivdi3+0x10e>
 8000674:	1964      	adds	r4, r4, r5
 8000676:	f080 8090 	bcs.w	800079a <__udivdi3+0x226>
 800067a:	45a6      	cmp	lr, r4
 800067c:	f240 808d 	bls.w	800079a <__udivdi3+0x226>
 8000680:	3b02      	subs	r3, #2
 8000682:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000686:	4631      	mov	r1, r6
 8000688:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800068c:	2600      	movs	r6, #0
 800068e:	4630      	mov	r0, r6
 8000690:	4631      	mov	r1, r6
 8000692:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000696:	f1c6 0520 	rsb	r5, r6, #32
 800069a:	40b3      	lsls	r3, r6
 800069c:	fa02 f706 	lsl.w	r7, r2, r6
 80006a0:	fa01 f406 	lsl.w	r4, r1, r6
 80006a4:	40ea      	lsrs	r2, r5
 80006a6:	40e9      	lsrs	r1, r5
 80006a8:	fa20 f505 	lsr.w	r5, r0, r5
 80006ac:	431a      	orrs	r2, r3
 80006ae:	4325      	orrs	r5, r4
 80006b0:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80006b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80006b8:	b293      	uxth	r3, r2
 80006ba:	fbb1 f8fc 	udiv	r8, r1, ip
 80006be:	fb0c 1118 	mls	r1, ip, r8, r1
 80006c2:	fb03 f408 	mul.w	r4, r3, r8
 80006c6:	ea4e 4101 	orr.w	r1, lr, r1, lsl #16
 80006ca:	428c      	cmp	r4, r1
 80006cc:	d906      	bls.n	80006dc <__udivdi3+0x168>
 80006ce:	1889      	adds	r1, r1, r2
 80006d0:	d269      	bcs.n	80007a6 <__udivdi3+0x232>
 80006d2:	428c      	cmp	r4, r1
 80006d4:	d967      	bls.n	80007a6 <__udivdi3+0x232>
 80006d6:	f1a8 0802 	sub.w	r8, r8, #2
 80006da:	4411      	add	r1, r2
 80006dc:	1b09      	subs	r1, r1, r4
 80006de:	b2ad      	uxth	r5, r5
 80006e0:	fbb1 f4fc 	udiv	r4, r1, ip
 80006e4:	fb0c 1114 	mls	r1, ip, r4, r1
 80006e8:	fb03 fe04 	mul.w	lr, r3, r4
 80006ec:	ea45 4301 	orr.w	r3, r5, r1, lsl #16
 80006f0:	459e      	cmp	lr, r3
 80006f2:	d905      	bls.n	8000700 <__udivdi3+0x18c>
 80006f4:	189b      	adds	r3, r3, r2
 80006f6:	d254      	bcs.n	80007a2 <__udivdi3+0x22e>
 80006f8:	459e      	cmp	lr, r3
 80006fa:	d952      	bls.n	80007a2 <__udivdi3+0x22e>
 80006fc:	3c02      	subs	r4, #2
 80006fe:	4413      	add	r3, r2
 8000700:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000704:	ebce 0303 	rsb	r3, lr, r3
 8000708:	fba4 8907 	umull	r8, r9, r4, r7
 800070c:	454b      	cmp	r3, r9
 800070e:	d303      	bcc.n	8000718 <__udivdi3+0x1a4>
 8000710:	d151      	bne.n	80007b6 <__udivdi3+0x242>
 8000712:	40b0      	lsls	r0, r6
 8000714:	4540      	cmp	r0, r8
 8000716:	d24e      	bcs.n	80007b6 <__udivdi3+0x242>
 8000718:	2600      	movs	r6, #0
 800071a:	1e60      	subs	r0, r4, #1
 800071c:	4631      	mov	r1, r6
 800071e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000722:	f1c2 0620 	rsb	r6, r2, #32
 8000726:	4095      	lsls	r5, r2
 8000728:	fa01 f302 	lsl.w	r3, r1, r2
 800072c:	fa00 f402 	lsl.w	r4, r0, r2
 8000730:	0c2f      	lsrs	r7, r5, #16
 8000732:	40f1      	lsrs	r1, r6
 8000734:	40f0      	lsrs	r0, r6
 8000736:	fa1f fe85 	uxth.w	lr, r5
 800073a:	fbb1 f6f7 	udiv	r6, r1, r7
 800073e:	4318      	orrs	r0, r3
 8000740:	fb07 1116 	mls	r1, r7, r6, r1
 8000744:	fb0e f206 	mul.w	r2, lr, r6
 8000748:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800074c:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000750:	429a      	cmp	r2, r3
 8000752:	d905      	bls.n	8000760 <__udivdi3+0x1ec>
 8000754:	195b      	adds	r3, r3, r5
 8000756:	d229      	bcs.n	80007ac <__udivdi3+0x238>
 8000758:	429a      	cmp	r2, r3
 800075a:	d927      	bls.n	80007ac <__udivdi3+0x238>
 800075c:	3e02      	subs	r6, #2
 800075e:	442b      	add	r3, r5
 8000760:	1a9b      	subs	r3, r3, r2
 8000762:	b280      	uxth	r0, r0
 8000764:	fbb3 fcf7 	udiv	ip, r3, r7
 8000768:	fb07 331c 	mls	r3, r7, ip, r3
 800076c:	fb0e f10c 	mul.w	r1, lr, ip
 8000770:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000774:	4299      	cmp	r1, r3
 8000776:	d906      	bls.n	8000786 <__udivdi3+0x212>
 8000778:	195b      	adds	r3, r3, r5
 800077a:	d219      	bcs.n	80007b0 <__udivdi3+0x23c>
 800077c:	4299      	cmp	r1, r3
 800077e:	d917      	bls.n	80007b0 <__udivdi3+0x23c>
 8000780:	f1ac 0c02 	sub.w	ip, ip, #2
 8000784:	442b      	add	r3, r5
 8000786:	1a5a      	subs	r2, r3, r1
 8000788:	ea4c 4606 	orr.w	r6, ip, r6, lsl #16
 800078c:	e752      	b.n	8000634 <__udivdi3+0xc0>
 800078e:	2001      	movs	r0, #1
 8000790:	e732      	b.n	80005f8 <__udivdi3+0x84>
 8000792:	3801      	subs	r0, #1
 8000794:	e761      	b.n	800065a <__udivdi3+0xe6>
 8000796:	3801      	subs	r0, #1
 8000798:	e718      	b.n	80005cc <__udivdi3+0x58>
 800079a:	3b01      	subs	r3, #1
 800079c:	e771      	b.n	8000682 <__udivdi3+0x10e>
 800079e:	3b01      	subs	r3, #1
 80007a0:	e727      	b.n	80005f2 <__udivdi3+0x7e>
 80007a2:	3c01      	subs	r4, #1
 80007a4:	e7ac      	b.n	8000700 <__udivdi3+0x18c>
 80007a6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80007aa:	e797      	b.n	80006dc <__udivdi3+0x168>
 80007ac:	3e01      	subs	r6, #1
 80007ae:	e7d7      	b.n	8000760 <__udivdi3+0x1ec>
 80007b0:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80007b4:	e7e7      	b.n	8000786 <__udivdi3+0x212>
 80007b6:	4620      	mov	r0, r4
 80007b8:	2600      	movs	r6, #0
 80007ba:	e71d      	b.n	80005f8 <__udivdi3+0x84>

080007bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch and Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 80007c0:	4a08      	ldr	r2, [pc, #32]	; (80007e4 <HAL_Init+0x28>)
 80007c2:	4b08      	ldr	r3, [pc, #32]	; (80007e4 <HAL_Init+0x28>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007ca:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCLERATOR_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007cc:	2003      	movs	r0, #3
 80007ce:	f000 f903 	bl	80009d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f010 ff5c 	bl	8011690 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80007d8:	f010 fee8 	bl	80115ac <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80007dc:	2300      	movs	r3, #0
}
 80007de:	4618      	mov	r0, r3
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40023c00 	.word	0x40023c00

080007e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  uwTick++;
 80007ec:	4b04      	ldr	r3, [pc, #16]	; (8000800 <HAL_IncTick+0x18>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	3301      	adds	r3, #1
 80007f2:	4a03      	ldr	r2, [pc, #12]	; (8000800 <HAL_IncTick+0x18>)
 80007f4:	6013      	str	r3, [r2, #0]
}
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	2000d088 	.word	0x2000d088

08000804 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  return uwTick;
 8000808:	4b03      	ldr	r3, [pc, #12]	; (8000818 <HAL_GetTick+0x14>)
 800080a:	681b      	ldr	r3, [r3, #0]
}
 800080c:	4618      	mov	r0, r3
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	2000d088 	.word	0x2000d088

0800081c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 8000828:	f7ff ffec 	bl	8000804 <HAL_GetTick>
 800082c:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 800082e:	bf00      	nop
 8000830:	f7ff ffe8 	bl	8000804 <HAL_GetTick>
 8000834:	4602      	mov	r2, r0
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	1ad2      	subs	r2, r2, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	429a      	cmp	r2, r3
 800083e:	d3f7      	bcc.n	8000830 <HAL_Delay+0x14>
  {
  }
}
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop

08000848 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f003 0307 	and.w	r3, r3, #7
 8000856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000858:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <NVIC_SetPriorityGrouping+0x40>)
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800085e:	68ba      	ldr	r2, [r7, #8]
 8000860:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000864:	4013      	ands	r3, r2
 8000866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	431a      	orrs	r2, r3
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000870:	4b06      	ldr	r3, [pc, #24]	; (800088c <NVIC_SetPriorityGrouping+0x44>)
 8000872:	4313      	orrs	r3, r2
 8000874:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000876:	4a04      	ldr	r2, [pc, #16]	; (8000888 <NVIC_SetPriorityGrouping+0x40>)
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	60d3      	str	r3, [r2, #12]
}
 800087c:	3714      	adds	r7, #20
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	e000ed00 	.word	0xe000ed00
 800088c:	05fa0000 	.word	0x05fa0000

08000890 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000894:	4b04      	ldr	r3, [pc, #16]	; (80008a8 <NVIC_GetPriorityGrouping+0x18>)
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800089c:	0a1b      	lsrs	r3, r3, #8
}
 800089e:	4618      	mov	r0, r3
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr
 80008a8:	e000ed00 	.word	0xe000ed00

080008ac <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80008b6:	4908      	ldr	r1, [pc, #32]	; (80008d8 <NVIC_EnableIRQ+0x2c>)
 80008b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008bc:	095b      	lsrs	r3, r3, #5
 80008be:	79fa      	ldrb	r2, [r7, #7]
 80008c0:	f002 021f 	and.w	r2, r2, #31
 80008c4:	2001      	movs	r0, #1
 80008c6:	fa00 f202 	lsl.w	r2, r0, r2
 80008ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr
 80008d8:	e000e100 	.word	0xe000e100

080008dc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	6039      	str	r1, [r7, #0]
 80008e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80008e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	da0b      	bge.n	8000908 <NVIC_SetPriority+0x2c>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f0:	490d      	ldr	r1, [pc, #52]	; (8000928 <NVIC_SetPriority+0x4c>)
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	f003 030f 	and.w	r3, r3, #15
 80008f8:	3b04      	subs	r3, #4
 80008fa:	683a      	ldr	r2, [r7, #0]
 80008fc:	b2d2      	uxtb	r2, r2
 80008fe:	0112      	lsls	r2, r2, #4
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	440b      	add	r3, r1
 8000904:	761a      	strb	r2, [r3, #24]
 8000906:	e009      	b.n	800091c <NVIC_SetPriority+0x40>
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000908:	4908      	ldr	r1, [pc, #32]	; (800092c <NVIC_SetPriority+0x50>)
 800090a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090e:	683a      	ldr	r2, [r7, #0]
 8000910:	b2d2      	uxtb	r2, r2
 8000912:	0112      	lsls	r2, r2, #4
 8000914:	b2d2      	uxtb	r2, r2
 8000916:	440b      	add	r3, r1
 8000918:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 800091c:	370c      	adds	r7, #12
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	e000ed00 	.word	0xe000ed00
 800092c:	e000e100 	.word	0xe000e100

08000930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000930:	b480      	push	{r7}
 8000932:	b089      	sub	sp, #36	; 0x24
 8000934:	af00      	add	r7, sp, #0
 8000936:	60f8      	str	r0, [r7, #12]
 8000938:	60b9      	str	r1, [r7, #8]
 800093a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	f003 0307 	and.w	r3, r3, #7
 8000942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000944:	69fb      	ldr	r3, [r7, #28]
 8000946:	f1c3 0307 	rsb	r3, r3, #7
 800094a:	2b04      	cmp	r3, #4
 800094c:	bf28      	it	cs
 800094e:	2304      	movcs	r3, #4
 8000950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000952:	69fb      	ldr	r3, [r7, #28]
 8000954:	3304      	adds	r3, #4
 8000956:	2b06      	cmp	r3, #6
 8000958:	d902      	bls.n	8000960 <NVIC_EncodePriority+0x30>
 800095a:	69fb      	ldr	r3, [r7, #28]
 800095c:	3b03      	subs	r3, #3
 800095e:	e000      	b.n	8000962 <NVIC_EncodePriority+0x32>
 8000960:	2300      	movs	r3, #0
 8000962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000964:	69bb      	ldr	r3, [r7, #24]
 8000966:	2201      	movs	r2, #1
 8000968:	fa02 f303 	lsl.w	r3, r2, r3
 800096c:	1e5a      	subs	r2, r3, #1
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	401a      	ands	r2, r3
 8000972:	697b      	ldr	r3, [r7, #20]
 8000974:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	2101      	movs	r1, #1
 800097a:	fa01 f303 	lsl.w	r3, r1, r3
 800097e:	1e59      	subs	r1, r3, #1
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8000984:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8000986:	4618      	mov	r0, r3
 8000988:	3724      	adds	r7, #36	; 0x24
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	3b01      	subs	r3, #1
 80009a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009a4:	d301      	bcc.n	80009aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009a6:	2301      	movs	r3, #1
 80009a8:	e00f      	b.n	80009ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009aa:	4a0a      	ldr	r2, [pc, #40]	; (80009d4 <SysTick_Config+0x40>)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	3b01      	subs	r3, #1
 80009b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009b6:	210f      	movs	r1, #15
 80009b8:	f7ff ff90 	bl	80008dc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009bc:	4b05      	ldr	r3, [pc, #20]	; (80009d4 <SysTick_Config+0x40>)
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009c2:	4b04      	ldr	r3, [pc, #16]	; (80009d4 <SysTick_Config+0x40>)
 80009c4:	2207      	movs	r2, #7
 80009c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009c8:	2300      	movs	r3, #0
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	e000e010 	.word	0xe000e010

080009d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009e0:	6878      	ldr	r0, [r7, #4]
 80009e2:	f7ff ff31 	bl	8000848 <NVIC_SetPriorityGrouping>
}
 80009e6:	3708      	adds	r7, #8
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
 80009f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80009fa:	2300      	movs	r3, #0
 80009fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009fe:	f7ff ff47 	bl	8000890 <NVIC_GetPriorityGrouping>
 8000a02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a04:	6978      	ldr	r0, [r7, #20]
 8000a06:	68b9      	ldr	r1, [r7, #8]
 8000a08:	687a      	ldr	r2, [r7, #4]
 8000a0a:	f7ff ff91 	bl	8000930 <NVIC_EncodePriority>
 8000a0e:	4602      	mov	r2, r0
 8000a10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a14:	4618      	mov	r0, r3
 8000a16:	4611      	mov	r1, r2
 8000a18:	f7ff ff60 	bl	80008dc <NVIC_SetPriority>
}
 8000a1c:	3718      	adds	r7, #24
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop

08000a24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a32:	4618      	mov	r0, r3
 8000a34:	f7ff ff3a 	bl	80008ac <NVIC_EnableIRQ>
}
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop

08000a40 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a48:	6878      	ldr	r0, [r7, #4]
 8000a4a:	f7ff ffa3 	bl	8000994 <SysTick_Config>
 8000a4e:	4603      	mov	r3, r0
}
 8000a50:	4618      	mov	r0, r3
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2b04      	cmp	r3, #4
 8000a64:	d106      	bne.n	8000a74 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000a66:	4a09      	ldr	r2, [pc, #36]	; (8000a8c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a68:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f043 0304 	orr.w	r3, r3, #4
 8000a70:	6013      	str	r3, [r2, #0]
 8000a72:	e005      	b.n	8000a80 <HAL_SYSTICK_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000a74:	4a05      	ldr	r2, [pc, #20]	; (8000a8c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a76:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f023 0304 	bic.w	r3, r3, #4
 8000a7e:	6013      	str	r3, [r2, #0]
  }
}
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	e000e010 	.word	0xe000e010

08000a90 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b086      	sub	sp, #24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000a9c:	f7ff feb2 	bl	8000804 <HAL_GetTick>
 8000aa0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d101      	bne.n	8000aac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	e097      	b.n	8000bdc <HAL_DMA_Init+0x14c>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2200      	movs	r2, #0
 8000ab0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2202      	movs	r2, #2
 8000ab8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	687a      	ldr	r2, [r7, #4]
 8000ac2:	6812      	ldr	r2, [r2, #0]
 8000ac4:	6812      	ldr	r2, [r2, #0]
 8000ac6:	f022 0201 	bic.w	r2, r2, #1
 8000aca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000acc:	e00f      	b.n	8000aee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ace:	f7ff fe99 	bl	8000804 <HAL_GetTick>
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	1ad3      	subs	r3, r2, r3
 8000ad8:	2b05      	cmp	r3, #5
 8000ada:	d908      	bls.n	8000aee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2220      	movs	r2, #32
 8000ae0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2203      	movs	r2, #3
 8000ae6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000aea:	2303      	movs	r3, #3
 8000aec:	e076      	b.n	8000bdc <HAL_DMA_Init+0x14c>
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f003 0301 	and.w	r3, r3, #1
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d1e8      	bne.n	8000ace <HAL_DMA_Init+0x3e>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000b04:	697a      	ldr	r2, [r7, #20]
 8000b06:	4b37      	ldr	r3, [pc, #220]	; (8000be4 <HAL_DMA_Init+0x154>)
 8000b08:	4013      	ands	r3, r2
 8000b0a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	689b      	ldr	r3, [r3, #8]
 8000b14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	68db      	ldr	r3, [r3, #12]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000b1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	691b      	ldr	r3, [r3, #16]
 8000b20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	695b      	ldr	r3, [r3, #20]
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	69db      	ldr	r3, [r3, #28]
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6a1b      	ldr	r3, [r3, #32]
 8000b38:	4313      	orrs	r3, r2
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000b3a:	697a      	ldr	r2, [r7, #20]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	617b      	str	r3, [r7, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b44:	2b04      	cmp	r3, #4
 8000b46:	d107      	bne.n	8000b58 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b50:	4313      	orrs	r3, r2
 8000b52:	697a      	ldr	r2, [r7, #20]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	697a      	ldr	r2, [r7, #20]
 8000b5e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	695b      	ldr	r3, [r3, #20]
 8000b66:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	f023 0307 	bic.w	r3, r3, #7
 8000b6e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b74:	697a      	ldr	r2, [r7, #20]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	617b      	str	r3, [r7, #20]

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b7e:	2b04      	cmp	r3, #4
 8000b80:	d113      	bne.n	8000baa <HAL_DMA_Init+0x11a>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b86:	697a      	ldr	r2, [r7, #20]
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	617b      	str	r3, [r7, #20]
    
    if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000b8c:	6878      	ldr	r0, [r7, #4]
 8000b8e:	f000 f8af 	bl	8000cf0 <DMA_CheckFifoParam>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d008      	beq.n	8000baa <HAL_DMA_Init+0x11a>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2240      	movs	r2, #64	; 0x40
 8000b9c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_ERROR; 
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e018      	b.n	8000bdc <HAL_DMA_Init+0x14c>
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	697a      	ldr	r2, [r7, #20]
 8000bb0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f000 f866 	bl	8000c84 <DMA_CalcBaseAndBitshift>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	233f      	movs	r3, #63	; 0x3f
 8000bc4:	fa03 f202 	lsl.w	r2, r3, r2
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2200      	movs	r2, #0
 8000bd0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000bda:	2300      	movs	r3, #0
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3718      	adds	r7, #24
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	e010803f 	.word	0xe010803f

08000be8 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d101      	bne.n	8000bfa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	e040      	b.n	8000c7c <HAL_DMA_DeInit+0x94>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d101      	bne.n	8000c0a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8000c06:	2302      	movs	r3, #2
 8000c08:	e038      	b.n	8000c7c <HAL_DMA_DeInit+0x94>
  
  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	6812      	ldr	r2, [r2, #0]
 8000c12:	6812      	ldr	r2, [r2, #0]
 8000c14:	f022 0201 	bic.w	r2, r2, #1
 8000c18:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2200      	movs	r2, #0
 8000c28:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2200      	movs	r2, #0
 8000c38:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	2221      	movs	r2, #33	; 0x21
 8000c48:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	f000 f81a 	bl	8000c84 <DMA_CalcBaseAndBitshift>
 8000c50:	4603      	mov	r3, r0
 8000c52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c58:	461a      	mov	r2, r3
 8000c5a:	233f      	movs	r3, #63	; 0x3f
 8000c5c:	fa03 f202 	lsl.w	r2, r3, r2
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2200      	movs	r2, #0
 8000c68:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2200      	movs	r2, #0
 8000c76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8000c7a:	2300      	movs	r3, #0
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3710      	adds	r7, #16
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b085      	sub	sp, #20
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	3b10      	subs	r3, #16
 8000c94:	4a13      	ldr	r2, [pc, #76]	; (8000ce4 <DMA_CalcBaseAndBitshift+0x60>)
 8000c96:	fba2 2303 	umull	r2, r3, r2, r3
 8000c9a:	091b      	lsrs	r3, r3, #4
 8000c9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000c9e:	4a12      	ldr	r2, [pc, #72]	; (8000ce8 <DMA_CalcBaseAndBitshift+0x64>)
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	2b03      	cmp	r3, #3
 8000cb0:	d908      	bls.n	8000cc4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <DMA_CalcBaseAndBitshift+0x68>)
 8000cba:	4013      	ands	r3, r2
 8000cbc:	1d1a      	adds	r2, r3, #4
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	659a      	str	r2, [r3, #88]	; 0x58
 8000cc2:	e006      	b.n	8000cd2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	461a      	mov	r2, r3
 8000cca:	4b08      	ldr	r3, [pc, #32]	; (8000cec <DMA_CalcBaseAndBitshift+0x68>)
 8000ccc:	4013      	ands	r3, r2
 8000cce:	687a      	ldr	r2, [r7, #4]
 8000cd0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3714      	adds	r7, #20
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	aaaaaaab 	.word	0xaaaaaaab
 8000ce8:	080146e4 	.word	0x080146e4
 8000cec:	fffffc00 	.word	0xfffffc00

08000cf0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	699b      	ldr	r3, [r3, #24]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d12d      	bne.n	8000d66 <DMA_CheckFifoParam+0x76>
  {
    switch (tmp)
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	2b03      	cmp	r3, #3
 8000d0e:	d828      	bhi.n	8000d62 <DMA_CheckFifoParam+0x72>
 8000d10:	a201      	add	r2, pc, #4	; (adr r2, 8000d18 <DMA_CheckFifoParam+0x28>)
 8000d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d16:	bf00      	nop
 8000d18:	08000d29 	.word	0x08000d29
 8000d1c:	08000d3d 	.word	0x08000d3d
 8000d20:	08000d4f 	.word	0x08000d4f
 8000d24:	08000d63 	.word	0x08000d63
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d002      	beq.n	8000d3a <DMA_CheckFifoParam+0x4a>
        {
          status = HAL_ERROR;
 8000d34:	2301      	movs	r3, #1
 8000d36:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8000d38:	e014      	b.n	8000d64 <DMA_CheckFifoParam+0x74>
 8000d3a:	e013      	b.n	8000d64 <DMA_CheckFifoParam+0x74>
      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d40:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000d44:	d102      	bne.n	8000d4c <DMA_CheckFifoParam+0x5c>
        {
          status = HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
 8000d48:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8000d4a:	e00b      	b.n	8000d64 <DMA_CheckFifoParam+0x74>
 8000d4c:	e00a      	b.n	8000d64 <DMA_CheckFifoParam+0x74>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d002      	beq.n	8000d60 <DMA_CheckFifoParam+0x70>
        {
          status = HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8000d5e:	e001      	b.n	8000d64 <DMA_CheckFifoParam+0x74>
 8000d60:	e000      	b.n	8000d64 <DMA_CheckFifoParam+0x74>
      case DMA_FIFO_THRESHOLD_FULL:
        break;
      default:
        break;
 8000d62:	bf00      	nop
 8000d64:	e040      	b.n	8000de8 <DMA_CheckFifoParam+0xf8>
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	699b      	ldr	r3, [r3, #24]
 8000d6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d6e:	d128      	bne.n	8000dc2 <DMA_CheckFifoParam+0xd2>
  {
    switch (tmp)
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	2b03      	cmp	r3, #3
 8000d74:	d823      	bhi.n	8000dbe <DMA_CheckFifoParam+0xce>
 8000d76:	a201      	add	r2, pc, #4	; (adr r2, 8000d7c <DMA_CheckFifoParam+0x8c>)
 8000d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d7c:	08000d8d 	.word	0x08000d8d
 8000d80:	08000d93 	.word	0x08000d93
 8000d84:	08000da7 	.word	0x08000da7
 8000d88:	08000dad 	.word	0x08000dad
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
        status = HAL_ERROR;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	73fb      	strb	r3, [r7, #15]
        break;
 8000d90:	e016      	b.n	8000dc0 <DMA_CheckFifoParam+0xd0>
      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d002      	beq.n	8000da4 <DMA_CheckFifoParam+0xb4>
        {
          status = HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8000da2:	e00d      	b.n	8000dc0 <DMA_CheckFifoParam+0xd0>
 8000da4:	e00c      	b.n	8000dc0 <DMA_CheckFifoParam+0xd0>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	73fb      	strb	r3, [r7, #15]
        break;
 8000daa:	e009      	b.n	8000dc0 <DMA_CheckFifoParam+0xd0>
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000db0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000db4:	d102      	bne.n	8000dbc <DMA_CheckFifoParam+0xcc>
        {
          status = HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	73fb      	strb	r3, [r7, #15]
        }
        break;   
 8000dba:	e001      	b.n	8000dc0 <DMA_CheckFifoParam+0xd0>
 8000dbc:	e000      	b.n	8000dc0 <DMA_CheckFifoParam+0xd0>
      default:
        break;
 8000dbe:	bf00      	nop
 8000dc0:	e012      	b.n	8000de8 <DMA_CheckFifoParam+0xf8>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000dc2:	68bb      	ldr	r3, [r7, #8]
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d902      	bls.n	8000dce <DMA_CheckFifoParam+0xde>
 8000dc8:	2b03      	cmp	r3, #3
 8000dca:	d003      	beq.n	8000dd4 <DMA_CheckFifoParam+0xe4>
        {
          status = HAL_ERROR;
        }
		break;
      default:
        break;
 8000dcc:	e00c      	b.n	8000de8 <DMA_CheckFifoParam+0xf8>
    switch (tmp)
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_HALFFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	73fb      	strb	r3, [r7, #15]
        break;
 8000dd2:	e009      	b.n	8000de8 <DMA_CheckFifoParam+0xf8>
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d002      	beq.n	8000de6 <DMA_CheckFifoParam+0xf6>
        {
          status = HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	73fb      	strb	r3, [r7, #15]
        }
		break;
 8000de4:	e7ff      	b.n	8000de6 <DMA_CheckFifoParam+0xf6>
 8000de6:	bf00      	nop
      default:
        break;
    }
  } 
  
  return status; 
 8000de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3714      	adds	r7, #20
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop

08000df8 <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	607a      	str	r2, [r7, #4]
 8000e04:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID<<6) | (Data0<<8) | (Data1<<16));
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	019a      	lsls	r2, r3, #6
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	431a      	orrs	r2, r3
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	021b      	lsls	r3, r3, #8
 8000e12:	431a      	orrs	r2, r3
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	041b      	lsls	r3, r3, #16
 8000e18:	431a      	orrs	r2, r3
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8000e1e:	3714      	adds	r7, #20
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <HAL_DSI_Init>:
  * @param  PLLInit: pointer to a DSI_PLLInitTypeDef structure that contains
  *               the PLL Clock structure definition for the DSI.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  uint32_t unitIntervalx4 = 0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
  uint32_t tempIDF = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DSI handle allocation */
  if(hdsi == NULL)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d101      	bne.n	8000e48 <HAL_DSI_Init+0x20>
  {
    return HAL_ERROR;
 8000e44:	2301      	movs	r3, #1
 8000e46:	e0f1      	b.n	800102c <HAL_DSI_Init+0x204>
  assert_param(IS_DSI_PLL_IDF(PLLInit->PLLIDF));
  assert_param(IS_DSI_PLL_ODF(PLLInit->PLLODF));
  assert_param(IS_DSI_AUTO_CLKLANE_CONTROL(hdsi->Init.AutomaticClockLaneControl));
  assert_param(IS_DSI_NUMBER_OF_LANES(hdsi->Init.NumberOfLanes));
  
  if(hdsi->State == HAL_DSI_STATE_RESET)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	7c5b      	ldrb	r3, [r3, #17]
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d102      	bne.n	8000e58 <HAL_DSI_Init+0x30>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f000 f940 	bl	80010d8 <HAL_DSI_MspInit>
  }
  
  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2203      	movs	r2, #3
 8000e5c:	745a      	strb	r2, [r3, #17]
  
  /**************** Turn on the regulator and enable the DSI PLL ****************/
  
    /* Enable the regulator */
    __HAL_DSI_REG_ENABLE(hdsi);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	687a      	ldr	r2, [r7, #4]
 8000e64:	6812      	ldr	r2, [r2, #0]
 8000e66:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 8000e6a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000e6e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 8000e72:	f7ff fcc7 	bl	8000804 <HAL_GetTick>
 8000e76:	6178      	str	r0, [r7, #20]
	
    /* Wait until the regulator is ready */
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 8000e78:	e009      	b.n	8000e8e <HAL_DSI_Init+0x66>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8000e7a:	f7ff fcc3 	bl	8000804 <HAL_GetTick>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e88:	d901      	bls.n	8000e8e <HAL_DSI_Init+0x66>
      {
        return HAL_TIMEOUT;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	e0ce      	b.n	800102c <HAL_DSI_Init+0x204>
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
	
    /* Wait until the regulator is ready */
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000e96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d0ed      	beq.n	8000e7a <HAL_DSI_Init+0x52>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the PLL division factors */
    hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8000eaa:	4b62      	ldr	r3, [pc, #392]	; (8001034 <HAL_DSI_Init+0x20c>)
 8000eac:	400b      	ands	r3, r1
 8000eae:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
    hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV)<<2) | ((PLLInit->PLLIDF)<<11) | ((PLLInit->PLLODF)<<16));
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	6812      	ldr	r2, [r2, #0]
 8000eba:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
 8000ebe:	683a      	ldr	r2, [r7, #0]
 8000ec0:	6812      	ldr	r2, [r2, #0]
 8000ec2:	0090      	lsls	r0, r2, #2
 8000ec4:	683a      	ldr	r2, [r7, #0]
 8000ec6:	6852      	ldr	r2, [r2, #4]
 8000ec8:	02d2      	lsls	r2, r2, #11
 8000eca:	4310      	orrs	r0, r2
 8000ecc:	683a      	ldr	r2, [r7, #0]
 8000ece:	6892      	ldr	r2, [r2, #8]
 8000ed0:	0412      	lsls	r2, r2, #16
 8000ed2:	4302      	orrs	r2, r0
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
    /* Enable the DSI PLL */
    __HAL_DSI_PLL_ENABLE(hdsi);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	6812      	ldr	r2, [r2, #0]
 8000ee2:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 8000ee6:	f042 0201 	orr.w	r2, r2, #1
 8000eea:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 8000eee:	f7ff fc89 	bl	8000804 <HAL_GetTick>
 8000ef2:	6178      	str	r0, [r7, #20]
	
    /* Wait for the lock of the PLL */
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8000ef4:	e009      	b.n	8000f0a <HAL_DSI_Init+0xe2>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8000ef6:	f7ff fc85 	bl	8000804 <HAL_GetTick>
 8000efa:	4602      	mov	r2, r0
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	1ad3      	subs	r3, r2, r3
 8000f00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f04:	d901      	bls.n	8000f0a <HAL_DSI_Init+0xe2>
      {
        return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	e090      	b.n	800102c <HAL_DSI_Init+0x204>
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
	
    /* Wait for the lock of the PLL */
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d0ed      	beq.n	8000ef6 <HAL_DSI_Init+0xce>
    }
  
  /*************************** Set the PHY parameters ***************************/
  
    /* D-PHY clock and digital enable*/
    hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	6812      	ldr	r2, [r2, #0]
 8000f22:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8000f26:	f042 0206 	orr.w	r2, r2, #6
 8000f2a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    
    /* Clock lane configuration */
    hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	6812      	ldr	r2, [r2, #0]
 8000f36:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8000f3a:	f022 0203 	bic.w	r2, r2, #3
 8000f3e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	6812      	ldr	r2, [r2, #0]
 8000f4a:	f8d2 1094 	ldr.w	r1, [r2, #148]	; 0x94
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	6852      	ldr	r2, [r2, #4]
 8000f52:	430a      	orrs	r2, r1
 8000f54:	f042 0201 	orr.w	r2, r2, #1
 8000f58:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    
    /* Configure the number of active data lanes */
    hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	6812      	ldr	r2, [r2, #0]
 8000f64:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8000f68:	f022 0203 	bic.w	r2, r2, #3
 8000f6c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	6812      	ldr	r2, [r2, #0]
 8000f78:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	68d2      	ldr	r2, [r2, #12]
 8000f80:	430a      	orrs	r2, r1
 8000f82:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  
  /************************ Set the DSI clock parameters ************************/
  
    /* Set the TX escape clock division factor */
    hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	6812      	ldr	r2, [r2, #0]
 8000f8e:	6892      	ldr	r2, [r2, #8]
 8000f90:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000f94:	609a      	str	r2, [r3, #8]
    hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	687a      	ldr	r2, [r7, #4]
 8000f9c:	6812      	ldr	r2, [r2, #0]
 8000f9e:	6891      	ldr	r1, [r2, #8]
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	6892      	ldr	r2, [r2, #8]
 8000fa4:	430a      	orrs	r2, r1
 8000fa6:	609a      	str	r2, [r3, #8]
    
    /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
    /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
    /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
    tempIDF = (PLLInit->PLLIDF > 0) ? PLLInit->PLLIDF : 1;
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d002      	beq.n	8000fb6 <HAL_DSI_Init+0x18e>
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	e000      	b.n	8000fb8 <HAL_DSI_Init+0x190>
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	60fb      	str	r3, [r7, #12]
    unitIntervalx4 = (4000000 * tempIDF * (1 << PLLInit->PLLODF)) / ((HSE_VALUE/1000) * PLLInit->PLLNDIV);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	4a1e      	ldr	r2, [pc, #120]	; (8001038 <HAL_DSI_Init+0x210>)
 8000fbe:	fb02 f303 	mul.w	r3, r2, r3
 8000fc2:	683a      	ldr	r2, [r7, #0]
 8000fc4:	6892      	ldr	r2, [r2, #8]
 8000fc6:	fa03 f202 	lsl.w	r2, r3, r2
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8000fd2:	fb01 f303 	mul.w	r3, r1, r3
 8000fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fda:	613b      	str	r3, [r7, #16]
	
    /* Set the bit period in high-speed mode */
    hdsi->Instance->WPCR[0] &= ~DSI_WPCR0_UIX4;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	6812      	ldr	r2, [r2, #0]
 8000fe4:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
 8000fe8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8000fec:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    hdsi->Instance->WPCR[0] |= unitIntervalx4;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	6812      	ldr	r2, [r2, #0]
 8000ff8:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	430a      	orrs	r2, r1
 8001000:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  
  /****************************** Error management *****************************/
  
    /* Disable all error interrupts and reset the Error Mask */
    hdsi->Instance->IER[0] = 0;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2200      	movs	r2, #0
 800100a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    hdsi->Instance->IER[1] = 0;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	2200      	movs	r2, #0
 8001014:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    hdsi->ErrorMsk = 0;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2200      	movs	r2, #0
 800101c:	619a      	str	r2, [r3, #24]
    
    /* Initialise the error code */
    hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2200      	movs	r2, #0
 8001022:	615a      	str	r2, [r3, #20]
  
  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2201      	movs	r2, #1
 8001028:	745a      	strb	r2, [r3, #17]
  
  return HAL_OK;
 800102a:	2300      	movs	r3, #0
}
 800102c:	4618      	mov	r0, r3
 800102e:	3718      	adds	r7, #24
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	fffc8603 	.word	0xfffc8603
 8001038:	003d0900 	.word	0x003d0900

0800103c <HAL_DSI_DeInit>:
  * @param  hdsi: pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if(hdsi == NULL)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d101      	bne.n	800104e <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e03f      	b.n	80010ce <HAL_DSI_DeInit+0x92>
  }
  
  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2203      	movs	r2, #3
 8001052:	745a      	strb	r2, [r3, #17]
  
  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	6812      	ldr	r2, [r2, #0]
 800105c:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 8001060:	f022 0208 	bic.w	r2, r2, #8
 8001064:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  
  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	6812      	ldr	r2, [r2, #0]
 8001070:	6852      	ldr	r2, [r2, #4]
 8001072:	f022 0201 	bic.w	r2, r2, #1
 8001076:	605a      	str	r2, [r3, #4]
  
  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	6812      	ldr	r2, [r2, #0]
 8001080:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8001084:	f022 0206 	bic.w	r2, r2, #6
 8001088:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  
  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	687a      	ldr	r2, [r7, #4]
 8001092:	6812      	ldr	r2, [r2, #0]
 8001094:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 8001098:	f022 0201 	bic.w	r2, r2, #1
 800109c:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
  
  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	687a      	ldr	r2, [r7, #4]
 80010a6:	6812      	ldr	r2, [r2, #0]
 80010a8:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 80010ac:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80010b0:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
  
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi); 
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f000 f819 	bl	80010ec <HAL_DSI_MspDeInit>
  
  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	615a      	str	r2, [r3, #20]
  
  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	745a      	strb	r2, [r3, #17]
  
  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2200      	movs	r2, #0
 80010ca:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 80010cc:	2300      	movs	r3, #0
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop

080010d8 <HAL_DSI_MspInit>:
  * @param  hdsi: pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  UNUSED(hdsi);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */ 
}
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop

080010ec <HAL_DSI_MspDeInit>:
  * @param  hdsi: pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspDeInit(DSI_HandleTypeDef* hdsi)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  UNUSED(hdsi);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspDeInit could be implemented in the user file
   */
}
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop

08001100 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg: pointer to a DSI_VidCfgTypeDef structure that contains
  *                 the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	7c1b      	ldrb	r3, [r3, #16]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d101      	bne.n	8001116 <HAL_DSI_ConfigVideoMode+0x16>
 8001112:	2302      	movs	r3, #2
 8001114:	e1ee      	b.n	80014f4 <HAL_DSI_ConfigVideoMode+0x3f4>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2201      	movs	r2, #1
 800111a:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }
  
  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	6812      	ldr	r2, [r2, #0]
 8001124:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001126:	f022 0201 	bic.w	r2, r2, #1
 800112a:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	6812      	ldr	r2, [r2, #0]
 8001134:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 8001138:	f022 0201 	bic.w	r2, r2, #1
 800113c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	687a      	ldr	r2, [r7, #4]
 8001146:	6812      	ldr	r2, [r2, #0]
 8001148:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800114a:	f022 0203 	bic.w	r2, r2, #3
 800114e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	6812      	ldr	r2, [r2, #0]
 8001158:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	68d2      	ldr	r2, [r2, #12]
 800115e:	430a      	orrs	r2, r1
 8001160:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800116c:	4b8b      	ldr	r3, [pc, #556]	; (800139c <HAL_DSI_ConfigVideoMode+0x29c>)
 800116e:	400b      	ands	r3, r1
 8001170:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	687a      	ldr	r2, [r7, #4]
 8001178:	6812      	ldr	r2, [r2, #0]
 800117a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800117c:	683a      	ldr	r2, [r7, #0]
 800117e:	6912      	ldr	r2, [r2, #16]
 8001180:	430a      	orrs	r2, r1
 8001182:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800118e:	4b84      	ldr	r3, [pc, #528]	; (80013a0 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8001190:	400b      	ands	r3, r1
 8001192:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	687a      	ldr	r2, [r7, #4]
 800119a:	6812      	ldr	r2, [r2, #0]
 800119c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	6952      	ldr	r2, [r2, #20]
 80011a2:	430a      	orrs	r2, r1
 80011a4:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80011b0:	4b7b      	ldr	r3, [pc, #492]	; (80013a0 <HAL_DSI_ConfigVideoMode+0x2a0>)
 80011b2:	400b      	ands	r3, r1
 80011b4:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	6812      	ldr	r2, [r2, #0]
 80011be:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80011c0:	683a      	ldr	r2, [r7, #0]
 80011c2:	6992      	ldr	r2, [r2, #24]
 80011c4:	430a      	orrs	r2, r1
 80011c6:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	6812      	ldr	r2, [r2, #0]
 80011d0:	68d2      	ldr	r2, [r2, #12]
 80011d2:	f022 0203 	bic.w	r2, r2, #3
 80011d6:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	6812      	ldr	r2, [r2, #0]
 80011e0:	68d1      	ldr	r1, [r2, #12]
 80011e2:	683a      	ldr	r2, [r7, #0]
 80011e4:	6812      	ldr	r2, [r2, #0]
 80011e6:	430a      	orrs	r2, r1
 80011e8:	60da      	str	r2, [r3, #12]
  
  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	6812      	ldr	r2, [r2, #0]
 80011f2:	6952      	ldr	r2, [r2, #20]
 80011f4:	f022 0207 	bic.w	r2, r2, #7
 80011f8:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	6812      	ldr	r2, [r2, #0]
 8001202:	6951      	ldr	r1, [r2, #20]
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8001208:	683a      	ldr	r2, [r7, #0]
 800120a:	6a12      	ldr	r2, [r2, #32]
 800120c:	4310      	orrs	r0, r2
 800120e:	683a      	ldr	r2, [r7, #0]
 8001210:	69d2      	ldr	r2, [r2, #28]
 8001212:	4302      	orrs	r2, r0
 8001214:	430a      	orrs	r2, r1
 8001216:	615a      	str	r2, [r3, #20]
  
  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	687a      	ldr	r2, [r7, #4]
 800121e:	6812      	ldr	r2, [r2, #0]
 8001220:	6912      	ldr	r2, [r2, #16]
 8001222:	f022 020f 	bic.w	r2, r2, #15
 8001226:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	687a      	ldr	r2, [r7, #4]
 800122e:	6812      	ldr	r2, [r2, #0]
 8001230:	6911      	ldr	r1, [r2, #16]
 8001232:	683a      	ldr	r2, [r7, #0]
 8001234:	6852      	ldr	r2, [r2, #4]
 8001236:	430a      	orrs	r2, r1
 8001238:	611a      	str	r2, [r3, #16]
    
  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	6812      	ldr	r2, [r2, #0]
 8001242:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 8001246:	f022 020e 	bic.w	r2, r2, #14
 800124a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding)<<1);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	6812      	ldr	r2, [r2, #0]
 8001256:	f8d2 1400 	ldr.w	r1, [r2, #1024]	; 0x400
 800125a:	683a      	ldr	r2, [r7, #0]
 800125c:	6852      	ldr	r2, [r2, #4]
 800125e:	0052      	lsls	r2, r2, #1
 8001260:	430a      	orrs	r2, r1
 8001262:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if(VidCfg->ColorCoding == DSI_RGB666)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	2b03      	cmp	r3, #3
 800126c:	d110      	bne.n	8001290 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	6812      	ldr	r2, [r2, #0]
 8001276:	6912      	ldr	r2, [r2, #16]
 8001278:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800127c:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	6812      	ldr	r2, [r2, #0]
 8001286:	6911      	ldr	r1, [r2, #16]
 8001288:	683a      	ldr	r2, [r7, #0]
 800128a:	6892      	ldr	r2, [r2, #8]
 800128c:	430a      	orrs	r2, r1
 800128e:	611a      	str	r2, [r3, #16]
  }
  
  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800129a:	4b42      	ldr	r3, [pc, #264]	; (80013a4 <HAL_DSI_ConfigVideoMode+0x2a4>)
 800129c:	400b      	ands	r3, r1
 800129e:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	6812      	ldr	r2, [r2, #0]
 80012a8:	6c91      	ldr	r1, [r2, #72]	; 0x48
 80012aa:	683a      	ldr	r2, [r7, #0]
 80012ac:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80012ae:	430a      	orrs	r2, r1
 80012b0:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80012bc:	4b39      	ldr	r3, [pc, #228]	; (80013a4 <HAL_DSI_ConfigVideoMode+0x2a4>)
 80012be:	400b      	ands	r3, r1
 80012c0:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	6812      	ldr	r2, [r2, #0]
 80012ca:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80012d0:	430a      	orrs	r2, r1
 80012d2:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80012de:	4b32      	ldr	r3, [pc, #200]	; (80013a8 <HAL_DSI_ConfigVideoMode+0x2a8>)
 80012e0:	400b      	ands	r3, r1
 80012e2:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	6812      	ldr	r2, [r2, #0]
 80012ec:	6d11      	ldr	r1, [r2, #80]	; 0x50
 80012ee:	683a      	ldr	r2, [r7, #0]
 80012f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80012f2:	430a      	orrs	r2, r1
 80012f4:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001300:	4b2a      	ldr	r3, [pc, #168]	; (80013ac <HAL_DSI_ConfigVideoMode+0x2ac>)
 8001302:	400b      	ands	r3, r1
 8001304:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	687a      	ldr	r2, [r7, #4]
 800130c:	6812      	ldr	r2, [r2, #0]
 800130e:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8001310:	683a      	ldr	r2, [r7, #0]
 8001312:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001314:	430a      	orrs	r2, r1
 8001316:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8001322:	4b22      	ldr	r3, [pc, #136]	; (80013ac <HAL_DSI_ConfigVideoMode+0x2ac>)
 8001324:	400b      	ands	r3, r1
 8001326:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	6812      	ldr	r2, [r2, #0]
 8001330:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8001332:	683a      	ldr	r2, [r7, #0]
 8001334:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001336:	430a      	orrs	r2, r1
 8001338:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8001344:	4b19      	ldr	r3, [pc, #100]	; (80013ac <HAL_DSI_ConfigVideoMode+0x2ac>)
 8001346:	400b      	ands	r3, r1
 8001348:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	6812      	ldr	r2, [r2, #0]
 8001352:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8001354:	683a      	ldr	r2, [r7, #0]
 8001356:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001358:	430a      	orrs	r2, r1
 800135a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8001366:	4b0d      	ldr	r3, [pc, #52]	; (800139c <HAL_DSI_ConfigVideoMode+0x29c>)
 8001368:	400b      	ands	r3, r1
 800136a:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	6812      	ldr	r2, [r2, #0]
 8001374:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800137a:	430a      	orrs	r2, r1
 800137c:	661a      	str	r2, [r3, #96]	; 0x60
  
  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	6812      	ldr	r2, [r2, #0]
 8001386:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001388:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800138c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	6812      	ldr	r2, [r2, #0]
 8001396:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001398:	e00a      	b.n	80013b0 <HAL_DSI_ConfigVideoMode+0x2b0>
 800139a:	bf00      	nop
 800139c:	ffffc000 	.word	0xffffc000
 80013a0:	ffffe000 	.word	0xffffe000
 80013a4:	fffff000 	.word	0xfffff000
 80013a8:	ffff8000 	.word	0xffff8000
 80013ac:	fffffc00 	.word	0xfffffc00
 80013b0:	683a      	ldr	r2, [r7, #0]
 80013b2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80013b4:	430a      	orrs	r2, r1
 80013b6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	6812      	ldr	r2, [r2, #0]
 80013c0:	6992      	ldr	r2, [r2, #24]
 80013c2:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 80013c6:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize)<<16);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	6812      	ldr	r2, [r2, #0]
 80013d0:	6991      	ldr	r1, [r2, #24]
 80013d2:	683a      	ldr	r2, [r7, #0]
 80013d4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80013d6:	0412      	lsls	r2, r2, #16
 80013d8:	430a      	orrs	r2, r1
 80013da:	619a      	str	r2, [r3, #24]
  
  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	6812      	ldr	r2, [r2, #0]
 80013e4:	6992      	ldr	r2, [r2, #24]
 80013e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80013ea:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	6812      	ldr	r2, [r2, #0]
 80013f4:	6991      	ldr	r1, [r2, #24]
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80013fa:	430a      	orrs	r2, r1
 80013fc:	619a      	str	r2, [r3, #24]
  
  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	6812      	ldr	r2, [r2, #0]
 8001406:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001408:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800140c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	6812      	ldr	r2, [r2, #0]
 8001416:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001418:	683a      	ldr	r2, [r7, #0]
 800141a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800141c:	430a      	orrs	r2, r1
 800141e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	6812      	ldr	r2, [r2, #0]
 8001428:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800142a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800142e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	6812      	ldr	r2, [r2, #0]
 8001438:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800143e:	430a      	orrs	r2, r1
 8001440:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	6812      	ldr	r2, [r2, #0]
 800144a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800144c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001450:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	6812      	ldr	r2, [r2, #0]
 800145a:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001460:	430a      	orrs	r2, r1
 8001462:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	6812      	ldr	r2, [r2, #0]
 800146c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800146e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001472:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	6812      	ldr	r2, [r2, #0]
 800147c:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800147e:	683a      	ldr	r2, [r7, #0]
 8001480:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001482:	430a      	orrs	r2, r1
 8001484:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	6812      	ldr	r2, [r2, #0]
 800148e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001490:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001494:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	6812      	ldr	r2, [r2, #0]
 800149e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	6e12      	ldr	r2, [r2, #96]	; 0x60
 80014a4:	430a      	orrs	r2, r1
 80014a6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	6812      	ldr	r2, [r2, #0]
 80014b0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80014b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014b6:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	6812      	ldr	r2, [r2, #0]
 80014c0:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80014c2:	683a      	ldr	r2, [r7, #0]
 80014c4:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80014c6:	430a      	orrs	r2, r1
 80014c8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	6812      	ldr	r2, [r2, #0]
 80014d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80014d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80014d8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80014e4:	683a      	ldr	r2, [r7, #0]
 80014e6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80014e8:	430a      	orrs	r2, r1
 80014ea:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 80014f2:	2300      	movs	r3, #0
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <HAL_DSI_Start>:
  * @param  hdsi: pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	7c1b      	ldrb	r3, [r3, #16]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d101      	bne.n	8001514 <HAL_DSI_Start+0x14>
 8001510:	2302      	movs	r3, #2
 8001512:	e018      	b.n	8001546 <HAL_DSI_Start+0x46>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2201      	movs	r2, #1
 8001518:	741a      	strb	r2, [r3, #16]
  
  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	6812      	ldr	r2, [r2, #0]
 8001522:	6852      	ldr	r2, [r2, #4]
 8001524:	f042 0201 	orr.w	r2, r2, #1
 8001528:	605a      	str	r2, [r3, #4]
  
  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	6812      	ldr	r2, [r2, #0]
 8001532:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 8001536:	f042 0208 	orr.w	r2, r2, #8
 800153a:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop

08001554 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b088      	sub	sp, #32
 8001558:	af02      	add	r7, sp, #8
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
 8001560:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	7c1b      	ldrb	r3, [r3, #16]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d101      	bne.n	8001572 <HAL_DSI_ShortWrite+0x1e>
 800156e:	2302      	movs	r3, #2
 8001570:	e028      	b.n	80015c4 <HAL_DSI_ShortWrite+0x70>
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	2201      	movs	r2, #1
 8001576:	741a      	strb	r2, [r3, #16]
  
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));
  
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001578:	f7ff f944 	bl	8000804 <HAL_GetTick>
 800157c:	6178      	str	r0, [r7, #20]
  
  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0)
 800157e:	e00c      	b.n	800159a <HAL_DSI_ShortWrite+0x46>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8001580:	f7ff f940 	bl	8000804 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800158e:	d904      	bls.n	800159a <HAL_DSI_ShortWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2200      	movs	r2, #0
 8001594:	741a      	strb	r2, [r3, #16]
      
      return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e014      	b.n	80015c4 <HAL_DSI_ShortWrite+0x70>
  
  /* Get tick */ 
  tickstart = HAL_GetTick();
  
  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d0eb      	beq.n	8001580 <HAL_DSI_ShortWrite+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  DSI_ConfigPacketHeader(hdsi->Instance,
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	6a3b      	ldr	r3, [r7, #32]
 80015ae:	9300      	str	r3, [sp, #0]
 80015b0:	4610      	mov	r0, r2
 80015b2:	68b9      	ldr	r1, [r7, #8]
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	f7ff fc1e 	bl	8000df8 <DSI_ConfigPacketHeader>
                         Mode,
                         Param1,
                         Param2);
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	2200      	movs	r2, #0
 80015c0:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3718      	adds	r7, #24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t* ParametersTable)
{
 80015cc:	b590      	push	{r4, r7, lr}
 80015ce:	b089      	sub	sp, #36	; 0x24
 80015d0:	af02      	add	r7, sp, #8
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
 80015d8:	603b      	str	r3, [r7, #0]
  uint32_t uicounter = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 80015de:	2300      	movs	r3, #0
 80015e0:	613b      	str	r3, [r7, #16]
  
  /* Process locked */
  __HAL_LOCK(hdsi);
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	7c1b      	ldrb	r3, [r3, #16]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d101      	bne.n	80015ee <HAL_DSI_LongWrite+0x22>
 80015ea:	2302      	movs	r3, #2
 80015ec:	e074      	b.n	80016d8 <HAL_DSI_LongWrite+0x10c>
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	2201      	movs	r2, #1
 80015f2:	741a      	strb	r2, [r3, #16]
  
  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));
  
  /* Get tick */ 
  tickstart = HAL_GetTick();
 80015f4:	f7ff f906 	bl	8000804 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]
  
  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == RESET)
 80015fa:	e00c      	b.n	8001616 <HAL_DSI_LongWrite+0x4a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 80015fc:	f7ff f902 	bl	8000804 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800160a:	d904      	bls.n	8001616 <HAL_DSI_LongWrite+0x4a>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	2200      	movs	r2, #0
 8001610:	741a      	strb	r2, [r3, #16]
      
      return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e060      	b.n	80016d8 <HAL_DSI_LongWrite+0x10c>
  
  /* Get tick */ 
  tickstart = HAL_GetTick();
  
  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == RESET)
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800161c:	f003 0301 	and.w	r3, r3, #1
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0eb      	beq.n	80015fc <HAL_DSI_LongWrite+0x30>
      return HAL_TIMEOUT;
    }
  }
  
  /* Set the DCS code hexadecimal on payload byte 1, and the other parameters on the write FIFO command*/
  while(uicounter < NbParams)
 8001624:	e03f      	b.n	80016a6 <HAL_DSI_LongWrite+0xda>
  {
    if(uicounter == 0x00)
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d11b      	bne.n	8001664 <HAL_DSI_LongWrite+0x98>
    {
      hdsi->Instance->GPDR=(Param1 | \
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
                            ((uint32_t)(*(ParametersTable + uicounter)) << 8) | \
 8001630:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001632:	697a      	ldr	r2, [r7, #20]
 8001634:	440a      	add	r2, r1
 8001636:	7812      	ldrb	r2, [r2, #0]
 8001638:	0211      	lsls	r1, r2, #8
  /* Set the DCS code hexadecimal on payload byte 1, and the other parameters on the write FIFO command*/
  while(uicounter < NbParams)
  {
    if(uicounter == 0x00)
    {
      hdsi->Instance->GPDR=(Param1 | \
 800163a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800163c:	4311      	orrs	r1, r2
                            ((uint32_t)(*(ParametersTable + uicounter)) << 8) | \
                            ((uint32_t)(*(ParametersTable + uicounter+1))<<16) | \
 800163e:	697a      	ldr	r2, [r7, #20]
 8001640:	3201      	adds	r2, #1
 8001642:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001644:	4402      	add	r2, r0
 8001646:	7812      	ldrb	r2, [r2, #0]
 8001648:	0412      	lsls	r2, r2, #16
  while(uicounter < NbParams)
  {
    if(uicounter == 0x00)
    {
      hdsi->Instance->GPDR=(Param1 | \
                            ((uint32_t)(*(ParametersTable + uicounter)) << 8) | \
 800164a:	4311      	orrs	r1, r2
                            ((uint32_t)(*(ParametersTable + uicounter+1))<<16) | \
                            ((uint32_t)(*(ParametersTable + uicounter+2))<<24));
 800164c:	697a      	ldr	r2, [r7, #20]
 800164e:	3202      	adds	r2, #2
 8001650:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001652:	4402      	add	r2, r0
 8001654:	7812      	ldrb	r2, [r2, #0]
 8001656:	0612      	lsls	r2, r2, #24
  {
    if(uicounter == 0x00)
    {
      hdsi->Instance->GPDR=(Param1 | \
                            ((uint32_t)(*(ParametersTable + uicounter)) << 8) | \
                            ((uint32_t)(*(ParametersTable + uicounter+1))<<16) | \
 8001658:	430a      	orrs	r2, r1
  /* Set the DCS code hexadecimal on payload byte 1, and the other parameters on the write FIFO command*/
  while(uicounter < NbParams)
  {
    if(uicounter == 0x00)
    {
      hdsi->Instance->GPDR=(Param1 | \
 800165a:	671a      	str	r2, [r3, #112]	; 0x70
                            ((uint32_t)(*(ParametersTable + uicounter)) << 8) | \
                            ((uint32_t)(*(ParametersTable + uicounter+1))<<16) | \
                            ((uint32_t)(*(ParametersTable + uicounter+2))<<24));
      uicounter += 3;
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	3303      	adds	r3, #3
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	e020      	b.n	80016a6 <HAL_DSI_LongWrite+0xda>
    }
    else
    {
      hdsi->Instance->GPDR=((uint32_t)(*(ParametersTable + uicounter)) | \
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800166a:	697a      	ldr	r2, [r7, #20]
 800166c:	440a      	add	r2, r1
 800166e:	7812      	ldrb	r2, [r2, #0]
 8001670:	4610      	mov	r0, r2
                            ((uint32_t)(*(ParametersTable + uicounter+1)) << 8) | \
 8001672:	697a      	ldr	r2, [r7, #20]
 8001674:	3201      	adds	r2, #1
 8001676:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001678:	440a      	add	r2, r1
 800167a:	7812      	ldrb	r2, [r2, #0]
 800167c:	0212      	lsls	r2, r2, #8
                            ((uint32_t)(*(ParametersTable + uicounter+2))<<24));
      uicounter += 3;
    }
    else
    {
      hdsi->Instance->GPDR=((uint32_t)(*(ParametersTable + uicounter)) | \
 800167e:	ea40 0102 	orr.w	r1, r0, r2
                            ((uint32_t)(*(ParametersTable + uicounter+1)) << 8) | \
                            ((uint32_t)(*(ParametersTable + uicounter+2)) << 16) | \
 8001682:	697a      	ldr	r2, [r7, #20]
 8001684:	3202      	adds	r2, #2
 8001686:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001688:	4402      	add	r2, r0
 800168a:	7812      	ldrb	r2, [r2, #0]
 800168c:	0412      	lsls	r2, r2, #16
      uicounter += 3;
    }
    else
    {
      hdsi->Instance->GPDR=((uint32_t)(*(ParametersTable + uicounter)) | \
                            ((uint32_t)(*(ParametersTable + uicounter+1)) << 8) | \
 800168e:	4311      	orrs	r1, r2
                            ((uint32_t)(*(ParametersTable + uicounter+2)) << 16) | \
                            ((uint32_t)(*(ParametersTable + uicounter+3)) << 24));
 8001690:	697a      	ldr	r2, [r7, #20]
 8001692:	3203      	adds	r2, #3
 8001694:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001696:	4402      	add	r2, r0
 8001698:	7812      	ldrb	r2, [r2, #0]
 800169a:	0612      	lsls	r2, r2, #24
    }
    else
    {
      hdsi->Instance->GPDR=((uint32_t)(*(ParametersTable + uicounter)) | \
                            ((uint32_t)(*(ParametersTable + uicounter+1)) << 8) | \
                            ((uint32_t)(*(ParametersTable + uicounter+2)) << 16) | \
 800169c:	430a      	orrs	r2, r1
                            ((uint32_t)(*(ParametersTable + uicounter+2))<<24));
      uicounter += 3;
    }
    else
    {
      hdsi->Instance->GPDR=((uint32_t)(*(ParametersTable + uicounter)) | \
 800169e:	671a      	str	r2, [r3, #112]	; 0x70
                            ((uint32_t)(*(ParametersTable + uicounter+1)) << 8) | \
                            ((uint32_t)(*(ParametersTable + uicounter+2)) << 16) | \
                            ((uint32_t)(*(ParametersTable + uicounter+3)) << 24));
      uicounter+=4;
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	3304      	adds	r3, #4
 80016a4:	617b      	str	r3, [r7, #20]
      return HAL_TIMEOUT;
    }
  }
  
  /* Set the DCS code hexadecimal on payload byte 1, and the other parameters on the write FIFO command*/
  while(uicounter < NbParams)
 80016a6:	697a      	ldr	r2, [r7, #20]
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d3bb      	bcc.n	8001626 <HAL_DSI_LongWrite+0x5a>
      uicounter+=4;
    }
  }
  
  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	681a      	ldr	r2, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams+1)&0x00FF),
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	3301      	adds	r3, #1
      uicounter+=4;
    }
  }
  
  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 80016b6:	b2dc      	uxtb	r4, r3
                         ChannelID,
                         Mode,
                         ((NbParams+1)&0x00FF),
                         (((NbParams+1)&0xFF00)>>8));
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	3301      	adds	r3, #1
 80016bc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
      uicounter+=4;
    }
  }
  
  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 80016c0:	0a1b      	lsrs	r3, r3, #8
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	4610      	mov	r0, r2
 80016c6:	68b9      	ldr	r1, [r7, #8]
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	4623      	mov	r3, r4
 80016cc:	f7ff fb94 	bl	8000df8 <DSI_ConfigPacketHeader>
                         Mode,
                         ((NbParams+1)&0x00FF),
                         (((NbParams+1)&0xFF00)>>8));
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2200      	movs	r2, #0
 80016d4:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 80016d6:	2300      	movs	r3, #0
}
 80016d8:	4618      	mov	r0, r3
 80016da:	371c      	adds	r7, #28
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd90      	pop	{r4, r7, pc}

080016e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b089      	sub	sp, #36	; 0x24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80016ee:	2300      	movs	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80016f2:	2300      	movs	r3, #0
 80016f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80016f6:	2300      	movs	r3, #0
 80016f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80016fa:	2300      	movs	r3, #0
 80016fc:	61fb      	str	r3, [r7, #28]
 80016fe:	e171      	b.n	80019e4 <HAL_GPIO_Init+0x304>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	2201      	movs	r2, #1
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	4013      	ands	r3, r2
 8001712:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	429a      	cmp	r2, r3
 800171a:	f040 8160 	bne.w	80019de <HAL_GPIO_Init+0x2fe>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2b02      	cmp	r3, #2
 8001724:	d003      	beq.n	800172e <HAL_GPIO_Init+0x4e>
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	2b12      	cmp	r3, #18
 800172c:	d122      	bne.n	8001774 <HAL_GPIO_Init+0x94>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	08da      	lsrs	r2, r3, #3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	3208      	adds	r2, #8
 8001736:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800173a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	461a      	mov	r2, r3
 8001746:	230f      	movs	r3, #15
 8001748:	4093      	lsls	r3, r2
 800174a:	43db      	mvns	r3, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4013      	ands	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	69fa      	ldr	r2, [r7, #28]
 8001758:	f002 0207 	and.w	r2, r2, #7
 800175c:	0092      	lsls	r2, r2, #2
 800175e:	4093      	lsls	r3, r2
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	08da      	lsrs	r2, r3, #3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	3208      	adds	r2, #8
 800176e:	69b9      	ldr	r1, [r7, #24]
 8001770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	461a      	mov	r2, r3
 8001780:	2303      	movs	r3, #3
 8001782:	4093      	lsls	r3, r2
 8001784:	43db      	mvns	r3, r3
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	4013      	ands	r3, r2
 800178a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 0303 	and.w	r3, r3, #3
 8001794:	69fa      	ldr	r2, [r7, #28]
 8001796:	0052      	lsls	r2, r2, #1
 8001798:	4093      	lsls	r3, r2
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4313      	orrs	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d00b      	beq.n	80017c6 <HAL_GPIO_Init+0xe6>
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d007      	beq.n	80017c6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017ba:	2b11      	cmp	r3, #17
 80017bc:	d003      	beq.n	80017c6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	2b12      	cmp	r3, #18
 80017c4:	d12f      	bne.n	8001826 <HAL_GPIO_Init+0x146>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	461a      	mov	r2, r3
 80017d2:	2303      	movs	r3, #3
 80017d4:	4093      	lsls	r3, r2
 80017d6:	43db      	mvns	r3, r3
 80017d8:	69ba      	ldr	r2, [r7, #24]
 80017da:	4013      	ands	r3, r2
 80017dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	68db      	ldr	r3, [r3, #12]
 80017e2:	69fa      	ldr	r2, [r7, #28]
 80017e4:	0052      	lsls	r2, r2, #1
 80017e6:	4093      	lsls	r3, r2
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	2201      	movs	r2, #1
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43db      	mvns	r3, r3
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4013      	ands	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f003 0310 	and.w	r3, r3, #16
 8001812:	091a      	lsrs	r2, r3, #4
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	4313      	orrs	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	461a      	mov	r2, r3
 8001832:	2303      	movs	r3, #3
 8001834:	4093      	lsls	r3, r2
 8001836:	43db      	mvns	r3, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4013      	ands	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	69fa      	ldr	r2, [r7, #28]
 8001844:	0052      	lsls	r2, r2, #1
 8001846:	4093      	lsls	r3, r2
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	4313      	orrs	r3, r2
 800184c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800185c:	2b00      	cmp	r3, #0
 800185e:	f000 80be 	beq.w	80019de <HAL_GPIO_Init+0x2fe>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001862:	4a65      	ldr	r2, [pc, #404]	; (80019f8 <HAL_GPIO_Init+0x318>)
 8001864:	4b64      	ldr	r3, [pc, #400]	; (80019f8 <HAL_GPIO_Init+0x318>)
 8001866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001868:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800186c:	6453      	str	r3, [r2, #68]	; 0x44
 800186e:	4b62      	ldr	r3, [pc, #392]	; (80019f8 <HAL_GPIO_Init+0x318>)
 8001870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001872:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800187a:	4a60      	ldr	r2, [pc, #384]	; (80019fc <HAL_GPIO_Init+0x31c>)
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	089b      	lsrs	r3, r3, #2
 8001880:	3302      	adds	r3, #2
 8001882:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001886:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	f003 0303 	and.w	r3, r3, #3
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	461a      	mov	r2, r3
 8001892:	230f      	movs	r3, #15
 8001894:	4093      	lsls	r3, r2
 8001896:	43db      	mvns	r3, r3
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	4013      	ands	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a57      	ldr	r2, [pc, #348]	; (8001a00 <HAL_GPIO_Init+0x320>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d037      	beq.n	8001916 <HAL_GPIO_Init+0x236>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a56      	ldr	r2, [pc, #344]	; (8001a04 <HAL_GPIO_Init+0x324>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d031      	beq.n	8001912 <HAL_GPIO_Init+0x232>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a55      	ldr	r2, [pc, #340]	; (8001a08 <HAL_GPIO_Init+0x328>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d02b      	beq.n	800190e <HAL_GPIO_Init+0x22e>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a54      	ldr	r2, [pc, #336]	; (8001a0c <HAL_GPIO_Init+0x32c>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d025      	beq.n	800190a <HAL_GPIO_Init+0x22a>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a53      	ldr	r2, [pc, #332]	; (8001a10 <HAL_GPIO_Init+0x330>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d01f      	beq.n	8001906 <HAL_GPIO_Init+0x226>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a52      	ldr	r2, [pc, #328]	; (8001a14 <HAL_GPIO_Init+0x334>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d019      	beq.n	8001902 <HAL_GPIO_Init+0x222>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a51      	ldr	r2, [pc, #324]	; (8001a18 <HAL_GPIO_Init+0x338>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d013      	beq.n	80018fe <HAL_GPIO_Init+0x21e>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a50      	ldr	r2, [pc, #320]	; (8001a1c <HAL_GPIO_Init+0x33c>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d00d      	beq.n	80018fa <HAL_GPIO_Init+0x21a>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a4f      	ldr	r2, [pc, #316]	; (8001a20 <HAL_GPIO_Init+0x340>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d007      	beq.n	80018f6 <HAL_GPIO_Init+0x216>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a4e      	ldr	r2, [pc, #312]	; (8001a24 <HAL_GPIO_Init+0x344>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d101      	bne.n	80018f2 <HAL_GPIO_Init+0x212>
 80018ee:	2309      	movs	r3, #9
 80018f0:	e012      	b.n	8001918 <HAL_GPIO_Init+0x238>
 80018f2:	230a      	movs	r3, #10
 80018f4:	e010      	b.n	8001918 <HAL_GPIO_Init+0x238>
 80018f6:	2308      	movs	r3, #8
 80018f8:	e00e      	b.n	8001918 <HAL_GPIO_Init+0x238>
 80018fa:	2307      	movs	r3, #7
 80018fc:	e00c      	b.n	8001918 <HAL_GPIO_Init+0x238>
 80018fe:	2306      	movs	r3, #6
 8001900:	e00a      	b.n	8001918 <HAL_GPIO_Init+0x238>
 8001902:	2305      	movs	r3, #5
 8001904:	e008      	b.n	8001918 <HAL_GPIO_Init+0x238>
 8001906:	2304      	movs	r3, #4
 8001908:	e006      	b.n	8001918 <HAL_GPIO_Init+0x238>
 800190a:	2303      	movs	r3, #3
 800190c:	e004      	b.n	8001918 <HAL_GPIO_Init+0x238>
 800190e:	2302      	movs	r3, #2
 8001910:	e002      	b.n	8001918 <HAL_GPIO_Init+0x238>
 8001912:	2301      	movs	r3, #1
 8001914:	e000      	b.n	8001918 <HAL_GPIO_Init+0x238>
 8001916:	2300      	movs	r3, #0
 8001918:	69fa      	ldr	r2, [r7, #28]
 800191a:	f002 0203 	and.w	r2, r2, #3
 800191e:	0092      	lsls	r2, r2, #2
 8001920:	4093      	lsls	r3, r2
 8001922:	69ba      	ldr	r2, [r7, #24]
 8001924:	4313      	orrs	r3, r2
 8001926:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001928:	4934      	ldr	r1, [pc, #208]	; (80019fc <HAL_GPIO_Init+0x31c>)
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	089b      	lsrs	r3, r3, #2
 800192e:	3302      	adds	r3, #2
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001936:	4b3c      	ldr	r3, [pc, #240]	; (8001a28 <HAL_GPIO_Init+0x348>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	43db      	mvns	r3, r3
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4013      	ands	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800194e:	2b00      	cmp	r3, #0
 8001950:	d003      	beq.n	800195a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001952:	69ba      	ldr	r2, [r7, #24]
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	4313      	orrs	r3, r2
 8001958:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800195a:	4a33      	ldr	r2, [pc, #204]	; (8001a28 <HAL_GPIO_Init+0x348>)
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001960:	4b31      	ldr	r3, [pc, #196]	; (8001a28 <HAL_GPIO_Init+0x348>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	43db      	mvns	r3, r3
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4013      	ands	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d003      	beq.n	8001984 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	4313      	orrs	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001984:	4a28      	ldr	r2, [pc, #160]	; (8001a28 <HAL_GPIO_Init+0x348>)
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800198a:	4b27      	ldr	r3, [pc, #156]	; (8001a28 <HAL_GPIO_Init+0x348>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	43db      	mvns	r3, r3
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	4013      	ands	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d003      	beq.n	80019ae <HAL_GPIO_Init+0x2ce>
        {
          temp |= iocurrent;
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019ae:	4a1e      	ldr	r2, [pc, #120]	; (8001a28 <HAL_GPIO_Init+0x348>)
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019b4:	4b1c      	ldr	r3, [pc, #112]	; (8001a28 <HAL_GPIO_Init+0x348>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	43db      	mvns	r3, r3
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	4013      	ands	r3, r2
 80019c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d003      	beq.n	80019d8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019d8:	4a13      	ldr	r2, [pc, #76]	; (8001a28 <HAL_GPIO_Init+0x348>)
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	60d3      	str	r3, [r2, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3301      	adds	r3, #1
 80019e2:	61fb      	str	r3, [r7, #28]
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	2b0f      	cmp	r3, #15
 80019e8:	f67f ae8a 	bls.w	8001700 <HAL_GPIO_Init+0x20>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 80019ec:	3724      	adds	r7, #36	; 0x24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40023800 	.word	0x40023800
 80019fc:	40013800 	.word	0x40013800
 8001a00:	40020000 	.word	0x40020000
 8001a04:	40020400 	.word	0x40020400
 8001a08:	40020800 	.word	0x40020800
 8001a0c:	40020c00 	.word	0x40020c00
 8001a10:	40021000 	.word	0x40021000
 8001a14:	40021400 	.word	0x40021400
 8001a18:	40021800 	.word	0x40021800
 8001a1c:	40021c00 	.word	0x40021c00
 8001a20:	40022000 	.word	0x40022000
 8001a24:	40022400 	.word	0x40022400
 8001a28:	40013c00 	.word	0x40013c00

08001a2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	460b      	mov	r3, r1
 8001a36:	807b      	strh	r3, [r7, #2]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a3c:	787b      	ldrb	r3, [r7, #1]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d003      	beq.n	8001a4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a42:	887a      	ldrh	r2, [r7, #2]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	619a      	str	r2, [r3, #24]
 8001a48:	e003      	b.n	8001a52 <HAL_GPIO_WritePin+0x26>
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001a4a:	887b      	ldrh	r3, [r7, #2]
 8001a4c:	041a      	lsls	r2, r3, #16
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	619a      	str	r2, [r3, #24]
  }
}
 8001a52:	370c      	adds	r7, #12
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	460b      	mov	r3, r1
 8001a66:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	695a      	ldr	r2, [r3, #20]
 8001a6c:	887b      	ldrh	r3, [r7, #2]
 8001a6e:	405a      	eors	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	615a      	str	r2, [r3, #20]
}
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop

08001a80 <HAL_LTDC_Init>:
  * @param  hltdc: pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, tmp1 = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60bb      	str	r3, [r7, #8]

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_LTDC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e0c7      	b.n	8001c2a <HAL_LTDC_Init+0x1aa>
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d106      	bne.n	8001ab4 <HAL_LTDC_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f000 f8c2 	bl	8001c38 <HAL_LTDC_MspInit>
  }
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	6812      	ldr	r2, [r2, #0]
 8001ac4:	6992      	ldr	r2, [r2, #24]
 8001ac6:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8001aca:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	6812      	ldr	r2, [r2, #0]
 8001ad4:	6991      	ldr	r1, [r2, #24]
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	6850      	ldr	r0, [r2, #4]
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	6892      	ldr	r2, [r2, #8]
 8001ade:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	68d2      	ldr	r2, [r2, #12]
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8001ae4:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	6912      	ldr	r2, [r2, #16]
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8001aea:	4302      	orrs	r2, r0
 8001aec:	430a      	orrs	r2, r1
 8001aee:	619a      	str	r2, [r3, #24]
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);

  /* Sets Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6899      	ldr	r1, [r3, #8]
 8001afa:	4b4e      	ldr	r3, [pc, #312]	; (8001c34 <HAL_LTDC_Init+0x1b4>)
 8001afc:	400b      	ands	r3, r1
 8001afe:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	695b      	ldr	r3, [r3, #20]
 8001b04:	041b      	lsls	r3, r3, #16
 8001b06:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	6812      	ldr	r2, [r2, #0]
 8001b10:	6891      	ldr	r1, [r2, #8]
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	6990      	ldr	r0, [r2, #24]
 8001b16:	68fa      	ldr	r2, [r7, #12]
 8001b18:	4302      	orrs	r2, r0
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	609a      	str	r2, [r3, #8]

  /* Sets Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	68d9      	ldr	r1, [r3, #12]
 8001b28:	4b42      	ldr	r3, [pc, #264]	; (8001c34 <HAL_LTDC_Init+0x1b4>)
 8001b2a:	400b      	ands	r3, r1
 8001b2c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	69db      	ldr	r3, [r3, #28]
 8001b32:	041b      	lsls	r3, r3, #16
 8001b34:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	6812      	ldr	r2, [r2, #0]
 8001b3e:	68d1      	ldr	r1, [r2, #12]
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	6a10      	ldr	r0, [r2, #32]
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	4302      	orrs	r2, r0
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	60da      	str	r2, [r3, #12]

  /* Sets Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6919      	ldr	r1, [r3, #16]
 8001b56:	4b37      	ldr	r3, [pc, #220]	; (8001c34 <HAL_LTDC_Init+0x1b4>)
 8001b58:	400b      	ands	r3, r1
 8001b5a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b60:	041b      	lsls	r3, r3, #16
 8001b62:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	6812      	ldr	r2, [r2, #0]
 8001b6c:	6911      	ldr	r1, [r2, #16]
 8001b6e:	687a      	ldr	r2, [r7, #4]
 8001b70:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	4302      	orrs	r2, r0
 8001b76:	430a      	orrs	r2, r1
 8001b78:	611a      	str	r2, [r3, #16]

  /* Sets Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6959      	ldr	r1, [r3, #20]
 8001b84:	4b2b      	ldr	r3, [pc, #172]	; (8001c34 <HAL_LTDC_Init+0x1b4>)
 8001b86:	400b      	ands	r3, r1
 8001b88:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8e:	041b      	lsls	r3, r3, #16
 8001b90:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	6812      	ldr	r2, [r2, #0]
 8001b9a:	6951      	ldr	r1, [r2, #20]
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	4302      	orrs	r2, r0
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	615a      	str	r2, [r3, #20]

  /* Sets the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bae:	021b      	lsls	r3, r3, #8
 8001bb0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001bb8:	041b      	lsls	r3, r3, #16
 8001bba:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	6812      	ldr	r2, [r2, #0]
 8001bc4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001bc6:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8001bca:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	6812      	ldr	r2, [r2, #0]
 8001bd4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001bd6:	68b8      	ldr	r0, [r7, #8]
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	4302      	orrs	r2, r0
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8001be2:	4302      	orrs	r2, r0
 8001be4:	430a      	orrs	r2, r1
 8001be6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the transfer Error interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	6812      	ldr	r2, [r2, #0]
 8001bf0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001bf2:	f042 0204 	orr.w	r2, r2, #4
 8001bf6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the FIFO underrun interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	6812      	ldr	r2, [r2, #0]
 8001c00:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c02:	f042 0202 	orr.w	r2, r2, #2
 8001c06:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	6812      	ldr	r2, [r2, #0]
 8001c10:	6992      	ldr	r2, [r2, #24]
 8001c12:	f042 0201 	orr.w	r2, r2, #1
 8001c16:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	f000f800 	.word	0xf000f800

08001c38 <HAL_LTDC_MspInit>:
  * @param  hltdc : pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */ 
}
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop

08001c4c <HAL_LTDC_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_StructInitFromVideoConfig(LTDC_HandleTypeDef* hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  
  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */
  
  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d101      	bne.n	8001c62 <HAL_LTDC_StructInitFromVideoConfig+0x16>
 8001c5e:	2200      	movs	r2, #0
 8001c60:	e001      	b.n	8001c66 <HAL_LTDC_StructInitFromVideoConfig+0x1a>
 8001c62:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	6a1b      	ldr	r3, [r3, #32]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d102      	bne.n	8001c78 <HAL_LTDC_StructInitFromVideoConfig+0x2c>
 8001c72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c76:	e000      	b.n	8001c7a <HAL_LTDC_StructInitFromVideoConfig+0x2e>
 8001c78:	2200      	movs	r2, #0
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d102      	bne.n	8001c8c <HAL_LTDC_StructInitFromVideoConfig+0x40>
 8001c86:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001c8a:	e000      	b.n	8001c8e <HAL_LTDC_StructInitFromVideoConfig+0x42>
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */
    
  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1;
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c96:	1e5a      	subs	r2, r3, #1
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ca4:	4413      	add	r3, r2
 8001ca6:	1e5a      	subs	r2, r3, #1
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1;
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cb4:	441a      	add	r2, r3
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cba:	4413      	add	r3, r2
 8001cbc:	1e5a      	subs	r2, r3, #1
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1;
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cca:	441a      	add	r2, r3
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd0:	441a      	add	r2, r3
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cd6:	4413      	add	r3, r2
 8001cd8:	1e5a      	subs	r2, r3, #1
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	631a      	str	r2, [r3, #48]	; 0x30
  
  return HAL_OK;
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001cf6:	4a22      	ldr	r2, [pc, #136]	; (8001d80 <HAL_PWREx_EnableOverDrive+0x94>)
 8001cf8:	4b21      	ldr	r3, [pc, #132]	; (8001d80 <HAL_PWREx_EnableOverDrive+0x94>)
 8001cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d00:	6413      	str	r3, [r2, #64]	; 0x40
 8001d02:	4b1f      	ldr	r3, [pc, #124]	; (8001d80 <HAL_PWREx_EnableOverDrive+0x94>)
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0a:	603b      	str	r3, [r7, #0]
 8001d0c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001d0e:	4a1d      	ldr	r2, [pc, #116]	; (8001d84 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d10:	4b1c      	ldr	r3, [pc, #112]	; (8001d84 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d18:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d1a:	f7fe fd73 	bl	8000804 <HAL_GetTick>
 8001d1e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001d20:	e009      	b.n	8001d36 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001d22:	f7fe fd6f 	bl	8000804 <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d30:	d901      	bls.n	8001d36 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e020      	b.n	8001d78 <HAL_PWREx_EnableOverDrive+0x8c>
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001d36:	4b13      	ldr	r3, [pc, #76]	; (8001d84 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0ef      	beq.n	8001d22 <HAL_PWREx_EnableOverDrive+0x36>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001d42:	4a10      	ldr	r2, [pc, #64]	; (8001d84 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d44:	4b0f      	ldr	r3, [pc, #60]	; (8001d84 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d4c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d4e:	f7fe fd59 	bl	8000804 <HAL_GetTick>
 8001d52:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001d54:	e009      	b.n	8001d6a <HAL_PWREx_EnableOverDrive+0x7e>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001d56:	f7fe fd55 	bl	8000804 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d64:	d901      	bls.n	8001d6a <HAL_PWREx_EnableOverDrive+0x7e>
    {
      return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e006      	b.n	8001d78 <HAL_PWREx_EnableOverDrive+0x8c>
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d0ef      	beq.n	8001d56 <HAL_PWREx_EnableOverDrive+0x6a>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40023800 	.word	0x40023800
 8001d84:	40007000 	.word	0x40007000

08001d88 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b090      	sub	sp, #64	; 0x40
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;  
 8001d90:	2300      	movs	r3, #0
 8001d92:	63fb      	str	r3, [r7, #60]	; 0x3c
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	f000 8085 	beq.w	8001eac <HAL_RCC_OscConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001da2:	4ba0      	ldr	r3, [pc, #640]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	f003 030c 	and.w	r3, r3, #12
 8001daa:	2b04      	cmp	r3, #4
 8001dac:	d00b      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x3e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dae:	4b9d      	ldr	r3, [pc, #628]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f003 030c 	and.w	r3, r3, #12
 8001db6:	2b08      	cmp	r3, #8
 8001db8:	d112      	bne.n	8001de0 <HAL_RCC_OscConfig+0x58>
 8001dba:	4b9a      	ldr	r3, [pc, #616]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d00c      	beq.n	8001de0 <HAL_RCC_OscConfig+0x58>
    {
	  if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dc6:	4b97      	ldr	r3, [pc, #604]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d005      	beq.n	8001dde <HAL_RCC_OscConfig+0x56>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e263      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
    {
	  if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dde:	e065      	b.n	8001eac <HAL_RCC_OscConfig+0x124>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001de8:	d106      	bne.n	8001df8 <HAL_RCC_OscConfig+0x70>
 8001dea:	4a8e      	ldr	r2, [pc, #568]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001dec:	4b8d      	ldr	r3, [pc, #564]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001df4:	6013      	str	r3, [r2, #0]
 8001df6:	e02e      	b.n	8001e56 <HAL_RCC_OscConfig+0xce>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d10c      	bne.n	8001e1a <HAL_RCC_OscConfig+0x92>
 8001e00:	4a88      	ldr	r2, [pc, #544]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e02:	4b88      	ldr	r3, [pc, #544]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e0a:	6013      	str	r3, [r2, #0]
 8001e0c:	4a85      	ldr	r2, [pc, #532]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e0e:	4b85      	ldr	r3, [pc, #532]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e16:	6013      	str	r3, [r2, #0]
 8001e18:	e01d      	b.n	8001e56 <HAL_RCC_OscConfig+0xce>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e22:	d10c      	bne.n	8001e3e <HAL_RCC_OscConfig+0xb6>
 8001e24:	4a7f      	ldr	r2, [pc, #508]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e26:	4b7f      	ldr	r3, [pc, #508]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e2e:	6013      	str	r3, [r2, #0]
 8001e30:	4a7c      	ldr	r2, [pc, #496]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e32:	4b7c      	ldr	r3, [pc, #496]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e3a:	6013      	str	r3, [r2, #0]
 8001e3c:	e00b      	b.n	8001e56 <HAL_RCC_OscConfig+0xce>
 8001e3e:	4a79      	ldr	r2, [pc, #484]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e40:	4b78      	ldr	r3, [pc, #480]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e48:	6013      	str	r3, [r2, #0]
 8001e4a:	4a76      	ldr	r2, [pc, #472]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e4c:	4b75      	ldr	r3, [pc, #468]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e54:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d013      	beq.n	8001e86 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e5e:	f7fe fcd1 	bl	8000804 <HAL_GetTick>
 8001e62:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e64:	e008      	b.n	8001e78 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e66:	f7fe fccd 	bl	8000804 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b64      	cmp	r3, #100	; 0x64
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e216      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e78:	4b6a      	ldr	r3, [pc, #424]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0f0      	beq.n	8001e66 <HAL_RCC_OscConfig+0xde>
 8001e84:	e012      	b.n	8001eac <HAL_RCC_OscConfig+0x124>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e86:	f7fe fcbd 	bl	8000804 <HAL_GetTick>
 8001e8a:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e8c:	e008      	b.n	8001ea0 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e8e:	f7fe fcb9 	bl	8000804 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b64      	cmp	r3, #100	; 0x64
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e202      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ea0:	4b60      	ldr	r3, [pc, #384]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d1f0      	bne.n	8001e8e <HAL_RCC_OscConfig+0x106>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d07d      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x22c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001eb8:	4b5a      	ldr	r3, [pc, #360]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 030c 	and.w	r3, r3, #12
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d00b      	beq.n	8001edc <HAL_RCC_OscConfig+0x154>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ec4:	4b57      	ldr	r3, [pc, #348]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f003 030c 	and.w	r3, r3, #12
 8001ecc:	2b08      	cmp	r3, #8
 8001ece:	d126      	bne.n	8001f1e <HAL_RCC_OscConfig+0x196>
 8001ed0:	4b54      	ldr	r3, [pc, #336]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d120      	bne.n	8001f1e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001edc:	4b51      	ldr	r3, [pc, #324]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d005      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x16c>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d001      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e1d8      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef4:	484b      	ldr	r0, [pc, #300]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001ef6:	4b4b      	ldr	r3, [pc, #300]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6919      	ldr	r1, [r3, #16]
 8001f02:	23f8      	movs	r3, #248	; 0xf8
 8001f04:	63bb      	str	r3, [r7, #56]	; 0x38
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f08:	fa93 f3a3 	rbit	r3, r3
 8001f0c:	637b      	str	r3, [r7, #52]	; 0x34
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f10:	fab3 f383 	clz	r3, r3
 8001f14:	fa01 f303 	lsl.w	r3, r1, r3
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	6003      	str	r3, [r0, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f1c:	e04a      	b.n	8001fb4 <HAL_RCC_OscConfig+0x22c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d02d      	beq.n	8001f82 <HAL_RCC_OscConfig+0x1fa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f26:	4a3f      	ldr	r2, [pc, #252]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001f28:	4b3e      	ldr	r3, [pc, #248]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f043 0301 	orr.w	r3, r3, #1
 8001f30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f32:	f7fe fc67 	bl	8000804 <HAL_GetTick>
 8001f36:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f38:	e008      	b.n	8001f4c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f3a:	f7fe fc63 	bl	8000804 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e1ac      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f4c:	4b35      	ldr	r3, [pc, #212]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d0f0      	beq.n	8001f3a <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f58:	4832      	ldr	r0, [pc, #200]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001f5a:	4b32      	ldr	r3, [pc, #200]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6919      	ldr	r1, [r3, #16]
 8001f66:	23f8      	movs	r3, #248	; 0xf8
 8001f68:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f6c:	fa93 f3a3 	rbit	r3, r3
 8001f70:	62fb      	str	r3, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f74:	fab3 f383 	clz	r3, r3
 8001f78:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	6003      	str	r3, [r0, #0]
 8001f80:	e018      	b.n	8001fb4 <HAL_RCC_OscConfig+0x22c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f82:	4a28      	ldr	r2, [pc, #160]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001f84:	4b27      	ldr	r3, [pc, #156]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f023 0301 	bic.w	r3, r3, #1
 8001f8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8e:	f7fe fc39 	bl	8000804 <HAL_GetTick>
 8001f92:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f94:	e008      	b.n	8001fa8 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f96:	f7fe fc35 	bl	8000804 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d901      	bls.n	8001fa8 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e17e      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fa8:	4b1e      	ldr	r3, [pc, #120]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1f0      	bne.n	8001f96 <HAL_RCC_OscConfig+0x20e>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0308 	and.w	r3, r3, #8
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d039      	beq.n	8002034 <HAL_RCC_OscConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	695b      	ldr	r3, [r3, #20]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d019      	beq.n	8001ffc <HAL_RCC_OscConfig+0x274>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fc8:	4a16      	ldr	r2, [pc, #88]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001fca:	4b16      	ldr	r3, [pc, #88]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001fcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fce:	f043 0301 	orr.w	r3, r3, #1
 8001fd2:	6753      	str	r3, [r2, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd4:	f7fe fc16 	bl	8000804 <HAL_GetTick>
 8001fd8:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x266>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fdc:	f7fe fc12 	bl	8000804 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x266>
        {
          return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e15b      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fee:	4b0d      	ldr	r3, [pc, #52]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001ff0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d0f0      	beq.n	8001fdc <HAL_RCC_OscConfig+0x254>
 8001ffa:	e01b      	b.n	8002034 <HAL_RCC_OscConfig+0x2ac>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ffc:	4a09      	ldr	r2, [pc, #36]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8001ffe:	4b09      	ldr	r3, [pc, #36]	; (8002024 <HAL_RCC_OscConfig+0x29c>)
 8002000:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002002:	f023 0301 	bic.w	r3, r3, #1
 8002006:	6753      	str	r3, [r2, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002008:	f7fe fbfc 	bl	8000804 <HAL_GetTick>
 800200c:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800200e:	e00b      	b.n	8002028 <HAL_RCC_OscConfig+0x2a0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002010:	f7fe fbf8 	bl	8000804 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b02      	cmp	r3, #2
 800201c:	d904      	bls.n	8002028 <HAL_RCC_OscConfig+0x2a0>
        {
          return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e141      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
 8002022:	bf00      	nop
 8002024:	40023800 	.word	0x40023800
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002028:	4ba1      	ldr	r3, [pc, #644]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 800202a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1ed      	bne.n	8002010 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	2b00      	cmp	r3, #0
 800203e:	f000 808d 	beq.w	800215c <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002042:	4a9b      	ldr	r2, [pc, #620]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002044:	4b9a      	ldr	r3, [pc, #616]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800204c:	6413      	str	r3, [r2, #64]	; 0x40
 800204e:	4b98      	ldr	r3, [pc, #608]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002056:	60bb      	str	r3, [r7, #8]
 8002058:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800205a:	4a96      	ldr	r2, [pc, #600]	; (80022b4 <HAL_RCC_OscConfig+0x52c>)
 800205c:	4b95      	ldr	r3, [pc, #596]	; (80022b4 <HAL_RCC_OscConfig+0x52c>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002064:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002066:	f7fe fbcd 	bl	8000804 <HAL_GetTick>
 800206a:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800206c:	e008      	b.n	8002080 <HAL_RCC_OscConfig+0x2f8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800206e:	f7fe fbc9 	bl	8000804 <HAL_GetTick>
 8002072:	4602      	mov	r2, r0
 8002074:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	2b64      	cmp	r3, #100	; 0x64
 800207a:	d901      	bls.n	8002080 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e112      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
    PWR->CR1 |= PWR_CR1_DBP;
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002080:	4b8c      	ldr	r3, [pc, #560]	; (80022b4 <HAL_RCC_OscConfig+0x52c>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002088:	2b00      	cmp	r3, #0
 800208a:	d0f0      	beq.n	800206e <HAL_RCC_OscConfig+0x2e6>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	2b01      	cmp	r3, #1
 8002092:	d106      	bne.n	80020a2 <HAL_RCC_OscConfig+0x31a>
 8002094:	4a86      	ldr	r2, [pc, #536]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002096:	4b86      	ldr	r3, [pc, #536]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	6713      	str	r3, [r2, #112]	; 0x70
 80020a0:	e02d      	b.n	80020fe <HAL_RCC_OscConfig+0x376>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d10c      	bne.n	80020c4 <HAL_RCC_OscConfig+0x33c>
 80020aa:	4a81      	ldr	r2, [pc, #516]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020ac:	4b80      	ldr	r3, [pc, #512]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020b0:	f023 0301 	bic.w	r3, r3, #1
 80020b4:	6713      	str	r3, [r2, #112]	; 0x70
 80020b6:	4a7e      	ldr	r2, [pc, #504]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020b8:	4b7d      	ldr	r3, [pc, #500]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020bc:	f023 0304 	bic.w	r3, r3, #4
 80020c0:	6713      	str	r3, [r2, #112]	; 0x70
 80020c2:	e01c      	b.n	80020fe <HAL_RCC_OscConfig+0x376>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2b05      	cmp	r3, #5
 80020ca:	d10c      	bne.n	80020e6 <HAL_RCC_OscConfig+0x35e>
 80020cc:	4a78      	ldr	r2, [pc, #480]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020ce:	4b78      	ldr	r3, [pc, #480]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d2:	f043 0304 	orr.w	r3, r3, #4
 80020d6:	6713      	str	r3, [r2, #112]	; 0x70
 80020d8:	4a75      	ldr	r2, [pc, #468]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020da:	4b75      	ldr	r3, [pc, #468]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020de:	f043 0301 	orr.w	r3, r3, #1
 80020e2:	6713      	str	r3, [r2, #112]	; 0x70
 80020e4:	e00b      	b.n	80020fe <HAL_RCC_OscConfig+0x376>
 80020e6:	4a72      	ldr	r2, [pc, #456]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020e8:	4b71      	ldr	r3, [pc, #452]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020ec:	f023 0301 	bic.w	r3, r3, #1
 80020f0:	6713      	str	r3, [r2, #112]	; 0x70
 80020f2:	4a6f      	ldr	r2, [pc, #444]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020f4:	4b6e      	ldr	r3, [pc, #440]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80020f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020f8:	f023 0304 	bic.w	r3, r3, #4
 80020fc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d015      	beq.n	8002132 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002106:	f7fe fb7d 	bl	8000804 <HAL_GetTick>
 800210a:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800210c:	e00a      	b.n	8002124 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800210e:	f7fe fb79 	bl	8000804 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	f241 3288 	movw	r2, #5000	; 0x1388
 800211c:	4293      	cmp	r3, r2
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e0c0      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002124:	4b62      	ldr	r3, [pc, #392]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0ee      	beq.n	800210e <HAL_RCC_OscConfig+0x386>
 8002130:	e014      	b.n	800215c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002132:	f7fe fb67 	bl	8000804 <HAL_GetTick>
 8002136:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002138:	e00a      	b.n	8002150 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800213a:	f7fe fb63 	bl	8000804 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	f241 3288 	movw	r2, #5000	; 0x1388
 8002148:	4293      	cmp	r3, r2
 800214a:	d901      	bls.n	8002150 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e0aa      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002150:	4b57      	ldr	r3, [pc, #348]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d1ee      	bne.n	800213a <HAL_RCC_OscConfig+0x3b2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	2b00      	cmp	r3, #0
 8002162:	f000 809f 	beq.w	80022a4 <HAL_RCC_OscConfig+0x51c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002166:	4b52      	ldr	r3, [pc, #328]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	2b08      	cmp	r3, #8
 8002170:	f000 8096 	beq.w	80022a0 <HAL_RCC_OscConfig+0x518>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	699b      	ldr	r3, [r3, #24]
 8002178:	2b02      	cmp	r3, #2
 800217a:	d177      	bne.n	800226c <HAL_RCC_OscConfig+0x4e4>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800217c:	4a4c      	ldr	r2, [pc, #304]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 800217e:	4b4c      	ldr	r3, [pc, #304]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002186:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002188:	f7fe fb3c 	bl	8000804 <HAL_GetTick>
 800218c:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800218e:	e008      	b.n	80021a2 <HAL_RCC_OscConfig+0x41a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002190:	f7fe fb38 	bl	8000804 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0x41a>
          {
            return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e081      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021a2:	4b43      	ldr	r3, [pc, #268]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1f0      	bne.n	8002190 <HAL_RCC_OscConfig+0x408>
          }
        }
        
        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021ae:	4840      	ldr	r0, [pc, #256]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	69da      	ldr	r2, [r3, #28]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	431a      	orrs	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80021be:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80021c2:	62bb      	str	r3, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021c6:	fa93 f3a3 	rbit	r3, r3
 80021ca:	627b      	str	r3, [r7, #36]	; 0x24
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80021cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ce:	fab3 f383 	clz	r3, r3
 80021d2:	fa01 f303 	lsl.w	r3, r1, r3
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021dc:	085b      	lsrs	r3, r3, #1
 80021de:	1e59      	subs	r1, r3, #1
 80021e0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80021e4:	623b      	str	r3, [r7, #32]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e6:	6a3b      	ldr	r3, [r7, #32]
 80021e8:	fa93 f3a3 	rbit	r3, r3
 80021ec:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	fab3 f383 	clz	r3, r3
 80021f4:	fa01 f303 	lsl.w	r3, r1, r3
 80021f8:	431a      	orrs	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021fe:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8002202:	61bb      	str	r3, [r7, #24]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	fa93 f3a3 	rbit	r3, r3
 800220a:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	fab3 f383 	clz	r3, r3
 8002212:	fa01 f303 	lsl.w	r3, r1, r3
 8002216:	431a      	orrs	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800221c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8002220:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	fa93 f3a3 	rbit	r3, r3
 8002228:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	fab3 f383 	clz	r3, r3
 8002230:	fa01 f303 	lsl.w	r3, r1, r3
 8002234:	4313      	orrs	r3, r2
 8002236:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002238:	4a1d      	ldr	r2, [pc, #116]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 800223a:	4b1d      	ldr	r3, [pc, #116]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002242:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002244:	f7fe fade 	bl	8000804 <HAL_GetTick>
 8002248:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0x4d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800224c:	f7fe fada 	bl	8000804 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b02      	cmp	r3, #2
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x4d6>
          {
            return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e023      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800225e:	4b14      	ldr	r3, [pc, #80]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d0f0      	beq.n	800224c <HAL_RCC_OscConfig+0x4c4>
 800226a:	e01b      	b.n	80022a4 <HAL_RCC_OscConfig+0x51c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800226c:	4a10      	ldr	r2, [pc, #64]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 800226e:	4b10      	ldr	r3, [pc, #64]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002276:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002278:	f7fe fac4 	bl	8000804 <HAL_GetTick>
 800227c:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x50a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002280:	f7fe fac0 	bl	8000804 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x50a>
          {
            return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e009      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002292:	4b07      	ldr	r3, [pc, #28]	; (80022b0 <HAL_RCC_OscConfig+0x528>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1f0      	bne.n	8002280 <HAL_RCC_OscConfig+0x4f8>
 800229e:	e001      	b.n	80022a4 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e000      	b.n	80022a6 <HAL_RCC_OscConfig+0x51e>
    }
  }
  return HAL_OK;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3740      	adds	r7, #64	; 0x40
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40007000 	.word	0x40007000

080022b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
  (HCLK) and the supply voltage of the device. */
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80022c6:	4b78      	ldr	r3, [pc, #480]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 020f 	and.w	r2, r3, #15
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d210      	bcs.n	80022f6 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d4:	4974      	ldr	r1, [pc, #464]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 80022d6:	4b74      	ldr	r3, [pc, #464]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f023 020f 	bic.w	r2, r3, #15
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80022e4:	4b70      	ldr	r3, [pc, #448]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 020f 	and.w	r2, r3, #15
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d001      	beq.n	80022f6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e0d3      	b.n	800249e <HAL_RCC_ClockConfig+0x1e6>
    }
  }
  
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d008      	beq.n	8002314 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002302:	496a      	ldr	r1, [pc, #424]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 8002304:	4b69      	ldr	r3, [pc, #420]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	4313      	orrs	r3, r2
 8002312:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	2b00      	cmp	r3, #0
 800231e:	d06b      	beq.n	80023f8 <HAL_RCC_ClockConfig+0x140>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d107      	bne.n	8002338 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002328:	4b60      	ldr	r3, [pc, #384]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d115      	bne.n	8002360 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e0b2      	b.n	800249e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2b02      	cmp	r3, #2
 800233e:	d107      	bne.n	8002350 <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002340:	4b5a      	ldr	r3, [pc, #360]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d109      	bne.n	8002360 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e0a6      	b.n	800249e <HAL_RCC_ClockConfig+0x1e6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002350:	4b56      	ldr	r3, [pc, #344]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d101      	bne.n	8002360 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e09e      	b.n	800249e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002360:	4952      	ldr	r1, [pc, #328]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 8002362:	4b52      	ldr	r3, [pc, #328]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f023 0203 	bic.w	r2, r3, #3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	4313      	orrs	r3, r2
 8002370:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002372:	f7fe fa47 	bl	8000804 <HAL_GetTick>
 8002376:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d112      	bne.n	80023a6 <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002380:	e00a      	b.n	8002398 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002382:	f7fe fa3f 	bl	8000804 <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002390:	4293      	cmp	r3, r2
 8002392:	d901      	bls.n	8002398 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e082      	b.n	800249e <HAL_RCC_ClockConfig+0x1e6>
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002398:	4b44      	ldr	r3, [pc, #272]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f003 030c 	and.w	r3, r3, #12
 80023a0:	2b04      	cmp	r3, #4
 80023a2:	d1ee      	bne.n	8002382 <HAL_RCC_ClockConfig+0xca>
 80023a4:	e028      	b.n	80023f8 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d112      	bne.n	80023d4 <HAL_RCC_ClockConfig+0x11c>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023ae:	e00a      	b.n	80023c6 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023b0:	f7fe fa28 	bl	8000804 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80023be:	4293      	cmp	r3, r2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e06b      	b.n	800249e <HAL_RCC_ClockConfig+0x1e6>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023c6:	4b39      	ldr	r3, [pc, #228]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 030c 	and.w	r3, r3, #12
 80023ce:	2b08      	cmp	r3, #8
 80023d0:	d1ee      	bne.n	80023b0 <HAL_RCC_ClockConfig+0xf8>
 80023d2:	e011      	b.n	80023f8 <HAL_RCC_ClockConfig+0x140>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80023d4:	e00a      	b.n	80023ec <HAL_RCC_ClockConfig+0x134>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023d6:	f7fe fa15 	bl	8000804 <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_ClockConfig+0x134>
        {
          return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e058      	b.n	800249e <HAL_RCC_ClockConfig+0x1e6>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80023ec:	4b2f      	ldr	r3, [pc, #188]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f003 030c 	and.w	r3, r3, #12
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d1ee      	bne.n	80023d6 <HAL_RCC_ClockConfig+0x11e>
      }
    }
  }
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80023f8:	4b2b      	ldr	r3, [pc, #172]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 020f 	and.w	r2, r3, #15
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	d910      	bls.n	8002428 <HAL_RCC_ClockConfig+0x170>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002406:	4928      	ldr	r1, [pc, #160]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002408:	4b27      	ldr	r3, [pc, #156]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f023 020f 	bic.w	r2, r3, #15
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	4313      	orrs	r3, r2
 8002414:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002416:	4b24      	ldr	r3, [pc, #144]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 020f 	and.w	r2, r3, #15
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d001      	beq.n	8002428 <HAL_RCC_ClockConfig+0x170>
    {
      return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e03a      	b.n	800249e <HAL_RCC_ClockConfig+0x1e6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0304 	and.w	r3, r3, #4
 8002430:	2b00      	cmp	r3, #0
 8002432:	d008      	beq.n	8002446 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002434:	491d      	ldr	r1, [pc, #116]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 8002436:	4b1d      	ldr	r3, [pc, #116]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	4313      	orrs	r3, r2
 8002444:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0308 	and.w	r3, r3, #8
 800244e:	2b00      	cmp	r3, #0
 8002450:	d009      	beq.n	8002466 <HAL_RCC_ClockConfig+0x1ae>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002452:	4916      	ldr	r1, [pc, #88]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 8002454:	4b15      	ldr	r3, [pc, #84]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	691b      	ldr	r3, [r3, #16]
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	4313      	orrs	r3, r2
 8002464:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002466:	f000 f827 	bl	80024b8 <HAL_RCC_GetSysClockFreq>
 800246a:	4601      	mov	r1, r0
 800246c:	4b0f      	ldr	r3, [pc, #60]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002474:	23f0      	movs	r3, #240	; 0xf0
 8002476:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	fa93 f3a3 	rbit	r3, r3
 800247e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	fab3 f383 	clz	r3, r3
 8002486:	fa22 f303 	lsr.w	r3, r2, r3
 800248a:	4a09      	ldr	r2, [pc, #36]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 800248c:	5cd3      	ldrb	r3, [r2, r3]
 800248e:	fa21 f303 	lsr.w	r3, r1, r3
 8002492:	4a08      	ldr	r2, [pc, #32]	; (80024b4 <HAL_RCC_ClockConfig+0x1fc>)
 8002494:	6013      	str	r3, [r2, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002496:	2000      	movs	r0, #0
 8002498:	f00f f8fa 	bl	8011690 <HAL_InitTick>
  
  return HAL_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3718      	adds	r7, #24
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40023c00 	.word	0x40023c00
 80024ac:	40023800 	.word	0x40023800
 80024b0:	08014750 	.word	0x08014750
 80024b4:	2000bb58 	.word	0x2000bb58

080024b8 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b08b      	sub	sp, #44	; 0x2c
 80024bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80024be:	2300      	movs	r3, #0
 80024c0:	61fb      	str	r3, [r7, #28]
 80024c2:	2300      	movs	r3, #0
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
 80024c6:	2300      	movs	r3, #0
 80024c8:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0;
 80024ca:	2300      	movs	r3, #0
 80024cc:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024ce:	4b36      	ldr	r3, [pc, #216]	; (80025a8 <HAL_RCC_GetSysClockFreq+0xf0>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f003 030c 	and.w	r3, r3, #12
 80024d6:	2b04      	cmp	r3, #4
 80024d8:	d006      	beq.n	80024e8 <HAL_RCC_GetSysClockFreq+0x30>
 80024da:	2b08      	cmp	r3, #8
 80024dc:	d007      	beq.n	80024ee <HAL_RCC_GetSysClockFreq+0x36>
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d158      	bne.n	8002594 <HAL_RCC_GetSysClockFreq+0xdc>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024e2:	4b32      	ldr	r3, [pc, #200]	; (80025ac <HAL_RCC_GetSysClockFreq+0xf4>)
 80024e4:	623b      	str	r3, [r7, #32]
       break;
 80024e6:	e058      	b.n	800259a <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024e8:	4b31      	ldr	r3, [pc, #196]	; (80025b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024ea:	623b      	str	r3, [r7, #32]
      break;
 80024ec:	e055      	b.n	800259a <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024ee:	4b2e      	ldr	r3, [pc, #184]	; (80025a8 <HAL_RCC_GetSysClockFreq+0xf0>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024f6:	61fb      	str	r3, [r7, #28]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80024f8:	4b2b      	ldr	r3, [pc, #172]	; (80025a8 <HAL_RCC_GetSysClockFreq+0xf0>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d017      	beq.n	8002534 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8002504:	4a2a      	ldr	r2, [pc, #168]	; (80025b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	fbb2 f2f3 	udiv	r2, r2, r3
 800250c:	4b26      	ldr	r3, [pc, #152]	; (80025a8 <HAL_RCC_GetSysClockFreq+0xf0>)
 800250e:	6859      	ldr	r1, [r3, #4]
 8002510:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002514:	400b      	ands	r3, r1
 8002516:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800251a:	6179      	str	r1, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251c:	6979      	ldr	r1, [r7, #20]
 800251e:	fa91 f1a1 	rbit	r1, r1
 8002522:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002524:	6939      	ldr	r1, [r7, #16]
 8002526:	fab1 f181 	clz	r1, r1
 800252a:	40cb      	lsrs	r3, r1
 800252c:	fb03 f302 	mul.w	r3, r3, r2
 8002530:	627b      	str	r3, [r7, #36]	; 0x24
 8002532:	e016      	b.n	8002562 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8002534:	4a1d      	ldr	r2, [pc, #116]	; (80025ac <HAL_RCC_GetSysClockFreq+0xf4>)
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	fbb2 f2f3 	udiv	r2, r2, r3
 800253c:	4b1a      	ldr	r3, [pc, #104]	; (80025a8 <HAL_RCC_GetSysClockFreq+0xf0>)
 800253e:	6859      	ldr	r1, [r3, #4]
 8002540:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002544:	400b      	ands	r3, r1
 8002546:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800254a:	60f9      	str	r1, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254c:	68f9      	ldr	r1, [r7, #12]
 800254e:	fa91 f1a1 	rbit	r1, r1
 8002552:	60b9      	str	r1, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002554:	68b9      	ldr	r1, [r7, #8]
 8002556:	fab1 f181 	clz	r1, r1
 800255a:	40cb      	lsrs	r3, r1
 800255c:	fb03 f302 	mul.w	r3, r3, r2
 8002560:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 8002562:	4b11      	ldr	r3, [pc, #68]	; (80025a8 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800256a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800256e:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	fa93 f3a3 	rbit	r3, r3
 8002576:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	fab3 f383 	clz	r3, r3
 800257e:	fa22 f303 	lsr.w	r3, r2, r3
 8002582:	3301      	adds	r3, #1
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 8002588:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002590:	623b      	str	r3, [r7, #32]
      break;
 8002592:	e002      	b.n	800259a <HAL_RCC_GetSysClockFreq+0xe2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002594:	4b05      	ldr	r3, [pc, #20]	; (80025ac <HAL_RCC_GetSysClockFreq+0xf4>)
 8002596:	623b      	str	r3, [r7, #32]
      break;
 8002598:	bf00      	nop
    }
  }
  return sysclockfreq;
 800259a:	6a3b      	ldr	r3, [r7, #32]
}
 800259c:	4618      	mov	r0, r3
 800259e:	372c      	adds	r7, #44	; 0x2c
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	40023800 	.word	0x40023800
 80025ac:	00f42400 	.word	0x00f42400
 80025b0:	017d7840 	.word	0x017d7840

080025b4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect. 
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025b8:	4b03      	ldr	r3, [pc, #12]	; (80025c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80025ba:	681b      	ldr	r3, [r3, #0]
}
 80025bc:	4618      	mov	r0, r3
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	2000bb58 	.word	0x2000bb58

080025cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 80025d2:	f7ff ffef 	bl	80025b4 <HAL_RCC_GetHCLKFreq>
 80025d6:	4601      	mov	r1, r0
 80025d8:	4b0b      	ldr	r3, [pc, #44]	; (8002608 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80025e0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80025e4:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	fa93 f3a3 	rbit	r3, r3
 80025ec:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	fab3 f383 	clz	r3, r3
 80025f4:	fa22 f303 	lsr.w	r3, r2, r3
 80025f8:	4a04      	ldr	r2, [pc, #16]	; (800260c <HAL_RCC_GetPCLK1Freq+0x40>)
 80025fa:	5cd3      	ldrb	r3, [r2, r3]
 80025fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002600:	4618      	mov	r0, r3
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40023800 	.word	0x40023800
 800260c:	08014760 	.word	0x08014760

08002610 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	220f      	movs	r2, #15
 800261e:	601a      	str	r2, [r3, #0]
   
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002620:	4b11      	ldr	r3, [pc, #68]	; (8002668 <HAL_RCC_GetClockConfig+0x58>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f003 0203 	and.w	r2, r3, #3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800262c:	4b0e      	ldr	r3, [pc, #56]	; (8002668 <HAL_RCC_GetClockConfig+0x58>)
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002638:	4b0b      	ldr	r3, [pc, #44]	; (8002668 <HAL_RCC_GetClockConfig+0x58>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002644:	4b08      	ldr	r3, [pc, #32]	; (8002668 <HAL_RCC_GetClockConfig+0x58>)
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800264c:	08da      	lsrs	r2, r3, #3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002652:	4b06      	ldr	r3, [pc, #24]	; (800266c <HAL_RCC_GetClockConfig+0x5c>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 020f 	and.w	r2, r3, #15
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	601a      	str	r2, [r3, #0]
}
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	40023800 	.word	0x40023800
 800266c:	40023c00 	.word	0x40023c00

08002670 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002670:	b590      	push	{r4, r7, lr}
 8002672:	b0d9      	sub	sp, #356	; 0x164
 8002674:	af00      	add	r7, sp, #0
 8002676:	1d3b      	adds	r3, r7, #4
 8002678:	6018      	str	r0, [r3, #0]
  uint32_t tickstart = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
  uint32_t tmpreg0 = 0;
 8002680:	2300      	movs	r3, #0
 8002682:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
  uint32_t tmpreg1 = 0;
 8002686:	2300      	movs	r3, #0
 8002688:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  uint32_t plli2sused = 0;
 800268c:	2300      	movs	r3, #0
 800268e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  uint32_t pllsaiused = 0;
 8002692:	2300      	movs	r3, #0
 8002694:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002698:	1d3b      	adds	r3, r7, #4
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0301 	and.w	r3, r3, #1
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d015      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80026a6:	4a7c      	ldr	r2, [pc, #496]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80026a8:	4b7b      	ldr	r3, [pc, #492]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80026b0:	6093      	str	r3, [r2, #8]
 80026b2:	4979      	ldr	r1, [pc, #484]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80026b4:	4b78      	ldr	r3, [pc, #480]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80026b6:	689a      	ldr	r2, [r3, #8]
 80026b8:	1d3b      	adds	r3, r7, #4
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026be:	4313      	orrs	r3, r2
 80026c0:	608b      	str	r3, [r1, #8]
    
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80026c2:	1d3b      	adds	r3, r7, #4
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d102      	bne.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      plli2sused = 1; 
 80026cc:	2301      	movs	r3, #1
 80026ce:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80026d2:	1d3b      	adds	r3, r7, #4
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d01c      	beq.n	800271a <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026e0:	496d      	ldr	r1, [pc, #436]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80026e2:	4b6d      	ldr	r3, [pc, #436]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80026e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80026ec:	1d3b      	adds	r3, r7, #4
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026f2:	4313      	orrs	r3, r2
 80026f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80026f8:	1d3b      	adds	r3, r7, #4
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002702:	d102      	bne.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      plli2sused = 1; 
 8002704:	2301      	movs	r3, #1
 8002706:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800270a:	1d3b      	adds	r3, r7, #4
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002710:	2b00      	cmp	r3, #0
 8002712:	d102      	bne.n	800271a <HAL_RCCEx_PeriphCLKConfig+0xaa>
    {
      pllsaiused = 1; 
 8002714:	2301      	movs	r3, #1
 8002716:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800271a:	1d3b      	adds	r3, r7, #4
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d01c      	beq.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002728:	495b      	ldr	r1, [pc, #364]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800272a:	4b5b      	ldr	r3, [pc, #364]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800272c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002730:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002734:	1d3b      	adds	r3, r7, #4
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	4313      	orrs	r3, r2
 800273c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002740:	1d3b      	adds	r3, r7, #4
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002746:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800274a:	d102      	bne.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      plli2sused = 1; 
 800274c:	2301      	movs	r3, #1
 800274e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002752:	1d3b      	adds	r3, r7, #4
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002758:	2b00      	cmp	r3, #0
 800275a:	d102      	bne.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    {
      pllsaiused = 1; 
 800275c:	2301      	movs	r3, #1
 800275e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
    }
  }
  
  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002762:	1d3b      	adds	r3, r7, #4
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d002      	beq.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x106>
  {    
      plli2sused = 1; 
 8002770:	2301      	movs	r3, #1
 8002772:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  }  
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002776:	1d3b      	adds	r3, r7, #4
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0320 	and.w	r3, r3, #32
 8002780:	2b00      	cmp	r3, #0
 8002782:	f000 809f 	beq.w	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002786:	4a44      	ldr	r2, [pc, #272]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002788:	4b43      	ldr	r3, [pc, #268]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800278a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002790:	6413      	str	r3, [r2, #64]	; 0x40
 8002792:	4b41      	ldr	r3, [pc, #260]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800279a:	f107 0308 	add.w	r3, r7, #8
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	f107 0308 	add.w	r3, r7, #8
 80027a4:	681b      	ldr	r3, [r3, #0]
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80027a6:	4a3d      	ldr	r2, [pc, #244]	; (800289c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80027a8:	4b3c      	ldr	r3, [pc, #240]	; (800289c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027b0:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027b2:	f7fe f827 	bl	8000804 <HAL_GetTick>
 80027b6:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154
    
    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80027ba:	e00a      	b.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x162>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027bc:	f7fe f822 	bl	8000804 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b64      	cmp	r3, #100	; 0x64
 80027ca:	d902      	bls.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x162>
      {
        return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	f000 be8a 	b.w	80034e6 <HAL_RCCEx_PeriphCLKConfig+0xe76>
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80027d2:	4b32      	ldr	r3, [pc, #200]	; (800289c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d0ee      	beq.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x14c>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80027de:	4b2e      	ldr	r3, [pc, #184]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80027e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027e6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80027ea:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d03c      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 80027f2:	1d3b      	adds	r3, r7, #4
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80027fc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002800:	429a      	cmp	r2, r3
 8002802:	d033      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002804:	4b24      	ldr	r3, [pc, #144]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002808:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800280c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002810:	4a21      	ldr	r2, [pc, #132]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002812:	4b21      	ldr	r3, [pc, #132]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002816:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800281a:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800281c:	4a1e      	ldr	r2, [pc, #120]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800281e:	4b1e      	ldr	r3, [pc, #120]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002822:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002826:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002828:	4a1b      	ldr	r2, [pc, #108]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800282a:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800282e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002830:	4b19      	ldr	r3, [pc, #100]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002834:	f003 0301 	and.w	r3, r3, #1
 8002838:	2b00      	cmp	r3, #0
 800283a:	d017      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800283c:	f7fd ffe2 	bl	8000804 <HAL_GetTick>
 8002840:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002844:	e00c      	b.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002846:	f7fd ffdd 	bl	8000804 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	f241 3288 	movw	r2, #5000	; 0x1388
 8002856:	4293      	cmp	r3, r2
 8002858:	d902      	bls.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	f000 be43 	b.w	80034e6 <HAL_RCCEx_PeriphCLKConfig+0xe76>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002860:	4b0d      	ldr	r3, [pc, #52]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b00      	cmp	r3, #0
 800286a:	d0ec      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800286c:	1d3b      	adds	r3, r7, #4
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002876:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800287a:	d113      	bne.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800287c:	4806      	ldr	r0, [pc, #24]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800287e:	4b06      	ldr	r3, [pc, #24]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002886:	1d3b      	adds	r3, r7, #4
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800288c:	4b04      	ldr	r3, [pc, #16]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800288e:	400b      	ands	r3, r1
 8002890:	4313      	orrs	r3, r2
 8002892:	6083      	str	r3, [r0, #8]
 8002894:	e00c      	b.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8002896:	bf00      	nop
 8002898:	40023800 	.word	0x40023800
 800289c:	40007000 	.word	0x40007000
 80028a0:	0ffffcff 	.word	0x0ffffcff
 80028a4:	4ab6      	ldr	r2, [pc, #728]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80028a6:	4bb6      	ldr	r3, [pc, #728]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80028ae:	6093      	str	r3, [r2, #8]
 80028b0:	49b3      	ldr	r1, [pc, #716]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80028b2:	4bb3      	ldr	r3, [pc, #716]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80028b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80028b6:	1d3b      	adds	r3, r7, #4
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c0:	4313      	orrs	r3, r2
 80028c2:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80028c4:	1d3b      	adds	r3, r7, #4
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0310 	and.w	r3, r3, #16
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d011      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80028d2:	4aab      	ldr	r2, [pc, #684]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80028d4:	4baa      	ldr	r3, [pc, #680]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80028d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028de:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80028e2:	49a7      	ldr	r1, [pc, #668]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80028e4:	4ba6      	ldr	r3, [pc, #664]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80028e6:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80028ea:	1d3b      	adds	r3, r7, #4
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028f0:	4313      	orrs	r3, r2
 80028f2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028f6:	1d3b      	adds	r3, r7, #4
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d00b      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002904:	499e      	ldr	r1, [pc, #632]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002906:	4b9e      	ldr	r3, [pc, #632]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002908:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800290c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002910:	1d3b      	adds	r3, r7, #4
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002916:	4313      	orrs	r3, r2
 8002918:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800291c:	1d3b      	adds	r3, r7, #4
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00b      	beq.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800292a:	4995      	ldr	r1, [pc, #596]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800292c:	4b94      	ldr	r3, [pc, #592]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800292e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002932:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002936:	1d3b      	adds	r3, r7, #4
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800293c:	4313      	orrs	r3, r2
 800293e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002942:	1d3b      	adds	r3, r7, #4
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00b      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002950:	498b      	ldr	r1, [pc, #556]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002952:	4b8b      	ldr	r3, [pc, #556]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002954:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002958:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800295c:	1d3b      	adds	r3, r7, #4
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002962:	4313      	orrs	r3, r2
 8002964:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
    
  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002968:	1d3b      	adds	r3, r7, #4
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00b      	beq.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
    
    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002976:	4982      	ldr	r1, [pc, #520]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002978:	4b81      	ldr	r3, [pc, #516]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800297a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800297e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002982:	1d3b      	adds	r3, r7, #4
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002988:	4313      	orrs	r3, r2
 800298a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800298e:	1d3b      	adds	r3, r7, #4
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002998:	2b00      	cmp	r3, #0
 800299a:	d00b      	beq.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x344>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800299c:	4978      	ldr	r1, [pc, #480]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800299e:	4b78      	ldr	r3, [pc, #480]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80029a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029a4:	f023 0203 	bic.w	r2, r3, #3
 80029a8:	1d3b      	adds	r3, r7, #4
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ae:	4313      	orrs	r3, r2
 80029b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029b4:	1d3b      	adds	r3, r7, #4
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00b      	beq.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029c2:	496f      	ldr	r1, [pc, #444]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80029c4:	4b6e      	ldr	r3, [pc, #440]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80029c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ca:	f023 020c 	bic.w	r2, r3, #12
 80029ce:	1d3b      	adds	r3, r7, #4
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029d4:	4313      	orrs	r3, r2
 80029d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80029da:	1d3b      	adds	r3, r7, #4
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d00b      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x390>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80029e8:	4965      	ldr	r1, [pc, #404]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80029ea:	4b65      	ldr	r3, [pc, #404]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80029ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029f0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80029f4:	1d3b      	adds	r3, r7, #4
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029fa:	4313      	orrs	r3, r2
 80029fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a00:	1d3b      	adds	r3, r7, #4
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00b      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002a0e:	495c      	ldr	r1, [pc, #368]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002a10:	4b5b      	ldr	r3, [pc, #364]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a16:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002a1a:	1d3b      	adds	r3, r7, #4
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002a26:	1d3b      	adds	r3, r7, #4
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d00b      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002a34:	4952      	ldr	r1, [pc, #328]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002a36:	4b52      	ldr	r3, [pc, #328]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a40:	1d3b      	adds	r3, r7, #4
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a46:	4313      	orrs	r3, r2
 8002a48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002a4c:	1d3b      	adds	r3, r7, #4
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d00b      	beq.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x402>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002a5a:	4949      	ldr	r1, [pc, #292]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002a5c:	4b48      	ldr	r3, [pc, #288]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a62:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002a66:	1d3b      	adds	r3, r7, #4
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002a72:	1d3b      	adds	r3, r7, #4
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00b      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002a80:	493f      	ldr	r1, [pc, #252]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002a82:	4b3f      	ldr	r3, [pc, #252]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a88:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002a8c:	1d3b      	adds	r3, r7, #4
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a92:	4313      	orrs	r3, r2
 8002a94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002a98:	1d3b      	adds	r3, r7, #4
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d00b      	beq.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002aa6:	4936      	ldr	r1, [pc, #216]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002aa8:	4b35      	ldr	r3, [pc, #212]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ab2:	1d3b      	adds	r3, r7, #4
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002abe:	1d3b      	adds	r3, r7, #4
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00b      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002acc:	492c      	ldr	r1, [pc, #176]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002ace:	4b2c      	ldr	r3, [pc, #176]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ad4:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002ad8:	1d3b      	adds	r3, r7, #4
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002ae4:	1d3b      	adds	r3, r7, #4
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d014      	beq.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002af2:	4923      	ldr	r1, [pc, #140]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002af4:	4b22      	ldr	r3, [pc, #136]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002afa:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002afe:	1d3b      	adds	r3, r7, #4
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b04:	4313      	orrs	r3, r2
 8002b06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002b0a:	1d3b      	adds	r3, r7, #4
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b10:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b14:	d102      	bne.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    {
      pllsaiused = 1; 
 8002b16:	2301      	movs	r3, #1
 8002b18:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002b1c:	1d3b      	adds	r3, r7, #4
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0308 	and.w	r3, r3, #8
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d002      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    pllsaiused = 1; 
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002b30:	1d3b      	adds	r3, r7, #4
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00b      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b3e:	4910      	ldr	r1, [pc, #64]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002b40:	4b0f      	ldr	r3, [pc, #60]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b46:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002b4a:	1d3b      	adds	r3, r7, #4
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b50:	4313      	orrs	r3, r2
 8002b52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002b56:	1d3b      	adds	r3, r7, #4
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00f      	beq.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002b64:	4906      	ldr	r1, [pc, #24]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002b66:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b6c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002b70:	1d3b      	adds	r3, r7, #4
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002b7e:	e001      	b.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002b80:	40023800 	.word	0x40023800
  }
  
#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)  
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002b84:	1d3b      	adds	r3, r7, #4
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00c      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x53c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
    
    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002b92:	492b      	ldr	r1, [pc, #172]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b94:	4b2a      	ldr	r3, [pc, #168]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b9a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002b9e:	1d3b      	adds	r3, r7, #4
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
	
  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002bac:	1d3b      	adds	r3, r7, #4
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00c      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x564>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002bba:	4921      	ldr	r1, [pc, #132]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bbc:	4b20      	ldr	r3, [pc, #128]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bc2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002bc6:	1d3b      	adds	r3, r7, #4
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  
  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002bd4:	1d3b      	adds	r3, r7, #4
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d00c      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x58c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002be2:	4917      	ldr	r1, [pc, #92]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002be4:	4b16      	ldr	r3, [pc, #88]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002be6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bea:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002bee:	1d3b      	adds	r3, r7, #4
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }  
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002bfc:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d006      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002c04:	1d3b      	adds	r3, r7, #4
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002c0e:	f040 8249 	bne.w	80030a4 <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();  
 8002c12:	4a0b      	ldr	r2, [pc, #44]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c14:	4b0a      	ldr	r3, [pc, #40]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002c1c:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c1e:	f7fd fdf1 	bl	8000804 <HAL_GetTick>
 8002c22:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154
    
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c26:	e00d      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002c28:	f7fd fdec 	bl	8000804 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	2b64      	cmp	r3, #100	; 0x64
 8002c36:	d905      	bls.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
      {
        /* return in case of Timeout detected */         
        return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	f000 bc54 	b.w	80034e6 <HAL_RCCEx_PeriphCLKConfig+0xe76>
 8002c3e:	bf00      	nop
 8002c40:	40023800 	.word	0x40023800
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c44:	4be3      	ldr	r3, [pc, #908]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d1eb      	bne.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
      
    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/ 
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002c50:	1d3b      	adds	r3, r7, #4
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8082 	beq.w	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 8002c60:	1d3b      	adds	r3, r7, #4
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d17c      	bne.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    
      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 8002c6a:	4bda      	ldr	r3, [pc, #872]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002c6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c70:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002c74:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002c78:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7c:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002c80:	fa93 f3a3 	rbit	r3, r3
 8002c84:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002c88:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002c8c:	fab3 f383 	clz	r3, r3
 8002c90:	fa22 f303 	lsr.w	r3, r2, r3
 8002c94:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 8002c98:	4bce      	ldr	r3, [pc, #824]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002c9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c9e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ca2:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8002ca6:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002caa:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002cae:	fa93 f3a3 	rbit	r3, r3
 8002cb2:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002cb6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002cba:	fab3 f383 	clz	r3, r3
 8002cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc2:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002cc6:	48c3      	ldr	r0, [pc, #780]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002cc8:	1d3b      	adds	r3, r7, #4
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002cd2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002cda:	fa93 f3a3 	rbit	r3, r3
 8002cde:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002ce2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002ce6:	fab3 f383 	clz	r3, r3
 8002cea:	409a      	lsls	r2, r3
 8002cec:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002cf0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002cf8:	fa93 f3a3 	rbit	r3, r3
 8002cfc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002d00:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002d04:	fab3 f383 	clz	r3, r3
 8002d08:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8002d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d10:	431a      	orrs	r2, r3
 8002d12:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8002d16:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002d1e:	fa93 f3a3 	rbit	r3, r3
 8002d22:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002d26:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002d2a:	fab3 f383 	clz	r3, r3
 8002d2e:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 8002d32:	fa01 f303 	lsl.w	r3, r1, r3
 8002d36:	431a      	orrs	r2, r3
 8002d38:	1d3b      	adds	r3, r7, #4
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6899      	ldr	r1, [r3, #8]
 8002d3e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8002d42:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d46:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002d4a:	fa93 f3a3 	rbit	r3, r3
 8002d4e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002d52:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8002d56:	fab3 f383 	clz	r3, r3
 8002d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    }
        
    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002d64:	1d3b      	adds	r3, r7, #4
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d005      	beq.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8002d72:	1d3b      	adds	r3, r7, #4
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d7c:	d00e      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x72c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8002d7e:	1d3b      	adds	r3, r7, #4
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
    }
        
    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	f000 8091 	beq.w	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x840>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8002d8e:	1d3b      	adds	r3, r7, #4
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d98:	f040 808a 	bne.w	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x840>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
            
      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 8002d9c:	4b8d      	ldr	r3, [pc, #564]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002d9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002da2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002da6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002daa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dae:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002db2:	fa93 f3a3 	rbit	r3, r3
 8002db6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002dbe:	fab3 f383 	clz	r3, r3
 8002dc2:	fa22 f303 	lsr.w	r3, r2, r3
 8002dc6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8002dca:	4b82      	ldr	r3, [pc, #520]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002dcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002dd0:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002dd4:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8002dd8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ddc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002de0:	fa93 f3a3 	rbit	r3, r3
 8002de4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002de8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002dec:	fab3 f383 	clz	r3, r3
 8002df0:	fa22 f303 	lsr.w	r3, r2, r3
 8002df4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002df8:	4876      	ldr	r0, [pc, #472]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002dfa:	1d3b      	adds	r3, r7, #4
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	685a      	ldr	r2, [r3, #4]
 8002e00:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e04:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e08:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002e0c:	fa93 f3a3 	rbit	r3, r3
 8002e10:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002e14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002e18:	fab3 f383 	clz	r3, r3
 8002e1c:	409a      	lsls	r2, r3
 8002e1e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002e22:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e26:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002e2a:	fa93 f3a3 	rbit	r3, r3
 8002e2e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002e32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e36:	fab3 f383 	clz	r3, r3
 8002e3a:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8002e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e42:	431a      	orrs	r2, r3
 8002e44:	1d3b      	adds	r3, r7, #4
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68d9      	ldr	r1, [r3, #12]
 8002e4a:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8002e4e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002e56:	fa93 f3a3 	rbit	r3, r3
 8002e5a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e62:	fab3 f383 	clz	r3, r3
 8002e66:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8002e70:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e74:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002e78:	fa93 f3a3 	rbit	r3, r3
 8002e7c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002e80:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002e84:	fab3 f383 	clz	r3, r3
 8002e88:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 8002e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e90:	4313      	orrs	r3, r2
 8002e92:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
   
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 8002e96:	494f      	ldr	r1, [pc, #316]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002e98:	4b4e      	ldr	r3, [pc, #312]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002e9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e9e:	f023 021f 	bic.w	r2, r3, #31
 8002ea2:	1d3b      	adds	r3, r7, #4
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }          

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/  
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002eb0:	1d3b      	adds	r3, r7, #4
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d07c      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
     
     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 8002ebe:	4b45      	ldr	r3, [pc, #276]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ec4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ec8:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8002ecc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002ed4:	fa93 f3a3 	rbit	r3, r3
 8002ed8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002edc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ee0:	fab3 f383 	clz	r3, r3
 8002ee4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ee8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8002eec:	4b39      	ldr	r3, [pc, #228]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002eee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ef2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002ef6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8002efa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f02:	fa93 f3a3 	rbit	r3, r3
 8002f06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002f0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f0e:	fab3 f383 	clz	r3, r3
 8002f12:	fa22 f303 	lsr.w	r3, r2, r3
 8002f16:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002f1a:	482e      	ldr	r0, [pc, #184]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002f1c:	1d3b      	adds	r3, r7, #4
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	685a      	ldr	r2, [r3, #4]
 8002f22:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002f2e:	fa93 f3a3 	rbit	r3, r3
 8002f32:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002f36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002f3a:	fab3 f383 	clz	r3, r3
 8002f3e:	409a      	lsls	r2, r3
 8002f40:	1d3b      	adds	r3, r7, #4
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6919      	ldr	r1, [r3, #16]
 8002f46:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002f4a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002f52:	fa93 f3a3 	rbit	r3, r3
 8002f56:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002f5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002f5e:	fab3 f383 	clz	r3, r3
 8002f62:	fa01 f303 	lsl.w	r3, r1, r3
 8002f66:	431a      	orrs	r2, r3
 8002f68:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8002f6c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f70:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002f74:	fa93 f3a3 	rbit	r3, r3
 8002f78:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002f7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f80:	fab3 f383 	clz	r3, r3
 8002f84:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8002f88:	fa01 f303 	lsl.w	r3, r1, r3
 8002f8c:	431a      	orrs	r2, r3
 8002f8e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8002f92:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f9a:	fa93 f3a3 	rbit	r3, r3
 8002f9e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002fa2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002fa6:	fab3 f383 	clz	r3, r3
 8002faa:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 8002fae:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    }  
         
    /*----------------- In Case of PLLI2S is just selected  -----------------*/  
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002fb8:	1d3b      	adds	r3, r7, #4
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d053      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x9fe>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002fc6:	4803      	ldr	r0, [pc, #12]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002fc8:	1d3b      	adds	r3, r7, #4
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	685a      	ldr	r2, [r3, #4]
 8002fce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002fd2:	e001      	b.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x968>
 8002fd4:	40023800 	.word	0x40023800
 8002fd8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fdc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002fe0:	fa93 f3a3 	rbit	r3, r3
 8002fe4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002fe8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002fec:	fab3 f383 	clz	r3, r3
 8002ff0:	409a      	lsls	r2, r3
 8002ff2:	1d3b      	adds	r3, r7, #4
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	6919      	ldr	r1, [r3, #16]
 8002ff8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002ffc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003000:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003004:	fa93 f3a3 	rbit	r3, r3
 8003008:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800300c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003010:	fab3 f383 	clz	r3, r3
 8003014:	fa01 f303 	lsl.w	r3, r1, r3
 8003018:	431a      	orrs	r2, r3
 800301a:	1d3b      	adds	r3, r7, #4
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68d9      	ldr	r1, [r3, #12]
 8003020:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8003024:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003028:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800302c:	fa93 f3a3 	rbit	r3, r3
 8003030:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003034:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003038:	fab3 f383 	clz	r3, r3
 800303c:	fa01 f303 	lsl.w	r3, r1, r3
 8003040:	431a      	orrs	r2, r3
 8003042:	1d3b      	adds	r3, r7, #4
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6899      	ldr	r1, [r3, #8]
 8003048:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800304c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003050:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003054:	fa93 f3a3 	rbit	r3, r3
 8003058:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800305c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003060:	fab3 f383 	clz	r3, r3
 8003064:	fa01 f303 	lsl.w	r3, r1, r3
 8003068:	4313      	orrs	r3, r2
 800306a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    } 
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800306e:	4a1a      	ldr	r2, [pc, #104]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0xa68>)
 8003070:	4b19      	ldr	r3, [pc, #100]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0xa68>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003078:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800307a:	f7fd fbc3 	bl	8000804 <HAL_GetTick>
 800307e:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003082:	e009      	b.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xa28>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003084:	f7fd fbbe 	bl	8000804 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b64      	cmp	r3, #100	; 0x64
 8003092:	d901      	bls.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xa28>
      {
        /* return in case of Timeout detected */                
        return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e226      	b.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0xe76>
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003098:	4b0f      	ldr	r3, [pc, #60]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0xa68>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0ef      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0xa14>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80030a4:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	f040 821b 	bne.w	80034e4 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 80030ae:	4a0a      	ldr	r2, [pc, #40]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0xa68>)
 80030b0:	4b09      	ldr	r3, [pc, #36]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0xa68>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030b8:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030ba:	f7fd fba3 	bl	8000804 <HAL_GetTick>
 80030be:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80030c2:	e00b      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80030c4:	f7fd fb9e 	bl	8000804 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b64      	cmp	r3, #100	; 0x64
 80030d2:	d903      	bls.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0xa6c>
      { 
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e206      	b.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0xe76>
 80030d8:	40023800 	.word	0x40023800
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80030dc:	4bd0      	ldr	r3, [pc, #832]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1ed      	bne.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xa54>
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80030e8:	1d3b      	adds	r3, r7, #4
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d004      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 80030f6:	1d3b      	adds	r3, r7, #4
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00d      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0xaac>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003100:	1d3b      	adds	r3, r7, #4
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800310a:	2b00      	cmp	r3, #0
 800310c:	f000 8087 	beq.w	800321e <HAL_RCCEx_PeriphCLKConfig+0xbae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003110:	1d3b      	adds	r3, r7, #4
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003116:	2b00      	cmp	r3, #0
 8003118:	f040 8081 	bne.w	800321e <HAL_RCCEx_PeriphCLKConfig+0xbae>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
    
      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 800311c:	4bc0      	ldr	r3, [pc, #768]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 800311e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003122:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003126:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800312a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003132:	fa93 f3a3 	rbit	r3, r3
 8003136:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800313a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800313e:	fab3 f383 	clz	r3, r3
 8003142:	fa22 f303 	lsr.w	r3, r2, r3
 8003146:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 800314a:	4bb5      	ldr	r3, [pc, #724]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 800314c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003150:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003154:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8003158:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003160:	fa93 f3a3 	rbit	r3, r3
 8003164:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003168:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800316c:	fab3 f383 	clz	r3, r3
 8003170:	fa22 f303 	lsr.w	r3, r2, r3
 8003174:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003178:	48a9      	ldr	r0, [pc, #676]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 800317a:	1d3b      	adds	r3, r7, #4
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	695a      	ldr	r2, [r3, #20]
 8003180:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003184:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003188:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800318c:	fa93 f3a3 	rbit	r3, r3
 8003190:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003194:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003198:	fab3 f383 	clz	r3, r3
 800319c:	409a      	lsls	r2, r3
 800319e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80031a2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80031aa:	fa93 f3a3 	rbit	r3, r3
 80031ae:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80031b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80031b2:	fab3 f383 	clz	r3, r3
 80031b6:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 80031ba:	fa01 f303 	lsl.w	r3, r1, r3
 80031be:	431a      	orrs	r2, r3
 80031c0:	1d3b      	adds	r3, r7, #4
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6999      	ldr	r1, [r3, #24]
 80031c6:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 80031ca:	67bb      	str	r3, [r7, #120]	; 0x78
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80031ce:	fa93 f3a3 	rbit	r3, r3
 80031d2:	677b      	str	r3, [r7, #116]	; 0x74
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80031d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031d6:	fab3 f383 	clz	r3, r3
 80031da:	fa01 f303 	lsl.w	r3, r1, r3
 80031de:	431a      	orrs	r2, r3
 80031e0:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80031e4:	673b      	str	r3, [r7, #112]	; 0x70
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031e8:	fa93 f3a3 	rbit	r3, r3
 80031ec:	66fb      	str	r3, [r7, #108]	; 0x6c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80031ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031f0:	fab3 f383 	clz	r3, r3
 80031f4:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 80031f8:	fa01 f303 	lsl.w	r3, r1, r3
 80031fc:	4313      	orrs	r3, r2
 80031fe:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
      
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003202:	4987      	ldr	r1, [pc, #540]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 8003204:	4b86      	ldr	r3, [pc, #536]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 8003206:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800320a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800320e:	1d3b      	adds	r3, r7, #4
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003214:	3b01      	subs	r3, #1
 8003216:	021b      	lsls	r3, r3, #8
 8003218:	4313      	orrs	r3, r2
 800321a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800321e:	1d3b      	adds	r3, r7, #4
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003228:	2b00      	cmp	r3, #0
 800322a:	f000 8094 	beq.w	8003356 <HAL_RCCEx_PeriphCLKConfig+0xce6>
 800322e:	1d3b      	adds	r3, r7, #4
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003234:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003238:	f040 808d 	bne.w	8003356 <HAL_RCCEx_PeriphCLKConfig+0xce6>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 800323c:	4b78      	ldr	r3, [pc, #480]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 800323e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003242:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003246:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 800324a:	66bb      	str	r3, [r7, #104]	; 0x68
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800324e:	fa93 f3a3 	rbit	r3, r3
 8003252:	667b      	str	r3, [r7, #100]	; 0x64
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003254:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003256:	fab3 f383 	clz	r3, r3
 800325a:	fa22 f303 	lsr.w	r3, r2, r3
 800325e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8003262:	4b6f      	ldr	r3, [pc, #444]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 8003264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003268:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800326c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003270:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 8003274:	6019      	str	r1, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003276:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	fa93 f1a3 	rbit	r1, r3
 8003280:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003284:	6019      	str	r1, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003286:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	fab3 f383 	clz	r3, r3
 8003290:	fa22 f303 	lsr.w	r3, r2, r3
 8003294:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003298:	4c61      	ldr	r4, [pc, #388]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 800329a:	1d3b      	adds	r3, r7, #4
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	695a      	ldr	r2, [r3, #20]
 80032a0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80032a4:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80032a8:	6019      	str	r1, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032aa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	fa93 f1a3 	rbit	r1, r3
 80032b4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80032b8:	6019      	str	r1, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80032ba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	fab3 f383 	clz	r3, r3
 80032c4:	409a      	lsls	r2, r3
 80032c6:	1d3b      	adds	r3, r7, #4
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	6a19      	ldr	r1, [r3, #32]
 80032cc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80032d0:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80032d4:	6018      	str	r0, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	fa93 f0a3 	rbit	r0, r3
 80032e0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80032e4:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80032e6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	fab3 f383 	clz	r3, r3
 80032f0:	fa01 f303 	lsl.w	r3, r1, r3
 80032f4:	431a      	orrs	r2, r3
 80032f6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80032fa:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80032fe:	6019      	str	r1, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003300:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	fa93 f1a3 	rbit	r1, r3
 800330a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800330e:	6019      	str	r1, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003310:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	fab3 f383 	clz	r3, r3
 800331a:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800331e:	fa01 f303 	lsl.w	r3, r1, r3
 8003322:	431a      	orrs	r2, r3
 8003324:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003328:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 800332c:	6019      	str	r1, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	fa93 f1a3 	rbit	r1, r3
 8003338:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800333c:	6019      	str	r1, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800333e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	fab3 f383 	clz	r3, r3
 8003348:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 800334c:	fa01 f303 	lsl.w	r3, r1, r3
 8003350:	4313      	orrs	r3, r2
 8003352:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
    }        

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) 
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003356:	1d3b      	adds	r3, r7, #4
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0308 	and.w	r3, r3, #8
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 80a4 	beq.w	80034ae <HAL_RCCEx_PeriphCLKConfig+0xe3e>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
      
      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 8003366:	4b2e      	ldr	r3, [pc, #184]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 8003368:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800336c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003370:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003374:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8003378:	6019      	str	r1, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800337a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	fa93 f1a3 	rbit	r1, r3
 8003384:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003388:	6019      	str	r1, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800338a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	fab3 f383 	clz	r3, r3
 8003394:	fa22 f303 	lsr.w	r3, r2, r3
 8003398:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 800339c:	4b20      	ldr	r3, [pc, #128]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 800339e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80033a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80033aa:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 80033ae:	6019      	str	r1, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	fa93 f1a3 	rbit	r1, r3
 80033ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80033be:	6019      	str	r1, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80033c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	fab3 f383 	clz	r3, r3
 80033ca:	fa22 f303 	lsr.w	r3, r2, r3
 80033ce:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80033d2:	4c13      	ldr	r4, [pc, #76]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 80033d4:	1d3b      	adds	r3, r7, #4
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	695a      	ldr	r2, [r3, #20]
 80033da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033de:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80033e2:	6019      	str	r1, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	fa93 f1a3 	rbit	r1, r3
 80033ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033f2:	6019      	str	r1, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80033f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	fab3 f383 	clz	r3, r3
 80033fe:	409a      	lsls	r2, r3
 8003400:	f107 0320 	add.w	r3, r7, #32
 8003404:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 8003408:	6019      	str	r1, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340a:	f107 0320 	add.w	r3, r7, #32
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	fa93 f1a3 	rbit	r1, r3
 8003414:	f107 031c 	add.w	r3, r7, #28
 8003418:	6019      	str	r1, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800341a:	f107 031c 	add.w	r3, r7, #28
 800341e:	e001      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8003420:	40023800 	.word	0x40023800
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	fab3 f383 	clz	r3, r3
 800342a:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 800342e:	fa01 f303 	lsl.w	r3, r1, r3
 8003432:	431a      	orrs	r2, r3
 8003434:	f107 0318 	add.w	r3, r7, #24
 8003438:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 800343c:	6019      	str	r1, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343e:	f107 0318 	add.w	r3, r7, #24
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	fa93 f1a3 	rbit	r1, r3
 8003448:	f107 0314 	add.w	r3, r7, #20
 800344c:	6019      	str	r1, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800344e:	f107 0314 	add.w	r3, r7, #20
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	fab3 f383 	clz	r3, r3
 8003458:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800345c:	fa01 f303 	lsl.w	r3, r1, r3
 8003460:	431a      	orrs	r2, r3
 8003462:	1d3b      	adds	r3, r7, #4
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	69d9      	ldr	r1, [r3, #28]
 8003468:	f107 0310 	add.w	r3, r7, #16
 800346c:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 8003470:	6018      	str	r0, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003472:	f107 0310 	add.w	r3, r7, #16
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	fa93 f0a3 	rbit	r0, r3
 800347c:	f107 030c 	add.w	r3, r7, #12
 8003480:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003482:	f107 030c 	add.w	r3, r7, #12
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	fab3 f383 	clz	r3, r3
 800348c:	fa01 f303 	lsl.w	r3, r1, r3
 8003490:	4313      	orrs	r3, r2
 8003492:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003496:	4916      	ldr	r1, [pc, #88]	; (80034f0 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8003498:	4b15      	ldr	r3, [pc, #84]	; (80034f0 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 800349a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800349e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034a2:	1d3b      	adds	r3, r7, #4
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a8:	4313      	orrs	r3, r2
 80034aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }    
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */  

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80034ae:	4a10      	ldr	r2, [pc, #64]	; (80034f0 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 80034b0:	4b0f      	ldr	r3, [pc, #60]	; (80034f0 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034b8:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034ba:	f7fd f9a3 	bl	8000804 <HAL_GetTick>
 80034be:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80034c2:	e009      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xe68>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80034c4:	f7fd f99e 	bl	8000804 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b64      	cmp	r3, #100	; 0x64
 80034d2:	d901      	bls.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xe68>
      { 
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e006      	b.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0xe76>
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80034d8:	4b05      	ldr	r3, [pc, #20]	; (80034f0 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d0ef      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0xe54>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	f507 77b2 	add.w	r7, r7, #356	; 0x164
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd90      	pop	{r4, r7, pc}
 80034f0:	40023800 	.word	0x40023800

080034f4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing: Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d101      	bne.n	8003508 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e026      	b.n	8003556 <HAL_SDRAM_Init+0x62>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b00      	cmp	r3, #0
 8003512:	d106      	bne.n	8003522 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f000 f81f 	bl	8003560 <HAL_SDRAM_MspInit>
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2202      	movs	r2, #2
 8003526:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	3304      	adds	r3, #4
 8003532:	4610      	mov	r0, r2
 8003534:	4619      	mov	r1, r3
 8003536:	f000 fab9 	bl	8003aac <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	4610      	mov	r0, r2
 8003544:	6839      	ldr	r1, [r7, #0]
 8003546:	461a      	mov	r2, r3
 8003548:	f000 fb22 	bl	8003b90 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	3708      	adds	r7, #8
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop

08003560 <HAL_SDRAM_MspInit>:
  * @param  hsdram: pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);
 
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop

08003574 <HAL_SDRAM_SendCommand>:
  * @param  Command: SDRAM command structure
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003586:	b2db      	uxtb	r3, r3
 8003588:	2b02      	cmp	r3, #2
 800358a:	d101      	bne.n	8003590 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 800358c:	2302      	movs	r3, #2
 800358e:	e018      	b.n	80035c2 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2202      	movs	r2, #2
 8003594:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4618      	mov	r0, r3
 800359e:	68b9      	ldr	r1, [r7, #8]
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	f000 fb75 	bl	8003c90 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d104      	bne.n	80035b8 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2205      	movs	r2, #5
 80035b2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80035b6:	e003      	b.n	80035c0 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop

080035cc <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate: The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d101      	bne.n	80035e6 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80035e2:	2302      	movs	r3, #2
 80035e4:	e00e      	b.n	8003604 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2202      	movs	r2, #2
 80035ea:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	6839      	ldr	r1, [r7, #0]
 80035f6:	f000 fb87 	bl	8003d08 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e019      	b.n	8003652 <HAL_TIM_Base_Init+0x46>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d102      	bne.n	8003630 <HAL_TIM_Base_Init+0x24>
  {  
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f816 	bl	800365c <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2202      	movs	r2, #2
 8003634:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	3304      	adds	r3, #4
 8003640:	4610      	mov	r0, r2
 8003642:	4619      	mov	r1, r3
 8003644:	f000 f976 	bl	8003934 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop

0800365c <HAL_TIM_Base_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop

08003670 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	6812      	ldr	r2, [r2, #0]
 8003680:	68d2      	ldr	r2, [r2, #12]
 8003682:	f042 0201 	orr.w	r2, r2, #1
 8003686:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	6812      	ldr	r2, [r2, #0]
 8003690:	6812      	ldr	r2, [r2, #0]
 8003692:	f042 0201 	orr.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop

080036a8 <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d022      	beq.n	8003704 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	f003 0302 	and.w	r3, r3, #2
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d01b      	beq.n	8003704 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f06f 0202 	mvn.w	r2, #2
 80036d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	f003 0303 	and.w	r3, r3, #3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f904 	bl	80038f8 <HAL_TIM_IC_CaptureCallback>
 80036f0:	e005      	b.n	80036fe <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 f8f6 	bl	80038e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 f907 	bl	800390c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	f003 0304 	and.w	r3, r3, #4
 800370e:	2b00      	cmp	r3, #0
 8003710:	d022      	beq.n	8003758 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	f003 0304 	and.w	r3, r3, #4
 800371c:	2b00      	cmp	r3, #0
 800371e:	d01b      	beq.n	8003758 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f06f 0204 	mvn.w	r2, #4
 8003728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2202      	movs	r2, #2
 800372e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800373a:	2b00      	cmp	r3, #0
 800373c:	d003      	beq.n	8003746 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 f8da 	bl	80038f8 <HAL_TIM_IC_CaptureCallback>
 8003744:	e005      	b.n	8003752 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f000 f8cc 	bl	80038e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f000 f8dd 	bl	800390c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	f003 0308 	and.w	r3, r3, #8
 8003762:	2b00      	cmp	r3, #0
 8003764:	d022      	beq.n	80037ac <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	f003 0308 	and.w	r3, r3, #8
 8003770:	2b00      	cmp	r3, #0
 8003772:	d01b      	beq.n	80037ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f06f 0208 	mvn.w	r2, #8
 800377c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2204      	movs	r2, #4
 8003782:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	69db      	ldr	r3, [r3, #28]
 800378a:	f003 0303 	and.w	r3, r3, #3
 800378e:	2b00      	cmp	r3, #0
 8003790:	d003      	beq.n	800379a <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f000 f8b0 	bl	80038f8 <HAL_TIM_IC_CaptureCallback>
 8003798:	e005      	b.n	80037a6 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f8a2 	bl	80038e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f000 f8b3 	bl	800390c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	f003 0310 	and.w	r3, r3, #16
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d022      	beq.n	8003800 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	f003 0310 	and.w	r3, r3, #16
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d01b      	beq.n	8003800 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f06f 0210 	mvn.w	r2, #16
 80037d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2208      	movs	r2, #8
 80037d6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	69db      	ldr	r3, [r3, #28]
 80037de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d003      	beq.n	80037ee <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f000 f886 	bl	80038f8 <HAL_TIM_IC_CaptureCallback>
 80037ec:	e005      	b.n	80037fa <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 f878 	bl	80038e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f000 f889 	bl	800390c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00e      	beq.n	800382c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b00      	cmp	r3, #0
 800381a:	d007      	beq.n	800382c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f06f 0201 	mvn.w	r2, #1
 8003824:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f00d fc46 	bl	80110b8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00e      	beq.n	8003858 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003844:	2b00      	cmp	r3, #0
 8003846:	d007      	beq.n	8003858 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003850:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 f920 	bl	8003a98 <HAL_TIMEx_BreakCallback>
    }
  }
  
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003862:	2b00      	cmp	r3, #0
 8003864:	d00e      	beq.n	8003884 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003870:	2b00      	cmp	r3, #0
 8003872:	d007      	beq.n	8003884 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800387c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f000 f90a 	bl	8003a98 <HAL_TIMEx_BreakCallback>
    }
  }

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00e      	beq.n	80038b0 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800389c:	2b00      	cmp	r3, #0
 800389e:	d007      	beq.n	80038b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038a8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 f838 	bl	8003920 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	f003 0320 	and.w	r3, r3, #32
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00e      	beq.n	80038dc <HAL_TIM_IRQHandler+0x234>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f003 0320 	and.w	r3, r3, #32
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d007      	beq.n	80038dc <HAL_TIM_IRQHandler+0x234>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f06f 0220 	mvn.w	r2, #32
 80038d4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 f8d4 	bl	8003a84 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop

080038e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038ec:	370c      	adds	r7, #12
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop

080038f8 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop

0800390c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop

08003920 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop

08003934 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003934:	b480      	push	{r7}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 800393e:	2300      	movs	r3, #0
 8003940:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a43      	ldr	r2, [pc, #268]	; (8003a58 <TIM_Base_SetConfig+0x124>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d013      	beq.n	8003978 <TIM_Base_SetConfig+0x44>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003956:	d00f      	beq.n	8003978 <TIM_Base_SetConfig+0x44>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a40      	ldr	r2, [pc, #256]	; (8003a5c <TIM_Base_SetConfig+0x128>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d00b      	beq.n	8003978 <TIM_Base_SetConfig+0x44>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4a3f      	ldr	r2, [pc, #252]	; (8003a60 <TIM_Base_SetConfig+0x12c>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d007      	beq.n	8003978 <TIM_Base_SetConfig+0x44>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a3e      	ldr	r2, [pc, #248]	; (8003a64 <TIM_Base_SetConfig+0x130>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d003      	beq.n	8003978 <TIM_Base_SetConfig+0x44>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a3d      	ldr	r2, [pc, #244]	; (8003a68 <TIM_Base_SetConfig+0x134>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d101      	bne.n	800397c <TIM_Base_SetConfig+0x48>
 8003978:	2301      	movs	r3, #1
 800397a:	e000      	b.n	800397e <TIM_Base_SetConfig+0x4a>
 800397c:	2300      	movs	r3, #0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d008      	beq.n	8003994 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003988:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	4313      	orrs	r3, r2
 8003992:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a30      	ldr	r2, [pc, #192]	; (8003a58 <TIM_Base_SetConfig+0x124>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d02b      	beq.n	80039f4 <TIM_Base_SetConfig+0xc0>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039a2:	d027      	beq.n	80039f4 <TIM_Base_SetConfig+0xc0>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a2d      	ldr	r2, [pc, #180]	; (8003a5c <TIM_Base_SetConfig+0x128>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d023      	beq.n	80039f4 <TIM_Base_SetConfig+0xc0>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a2c      	ldr	r2, [pc, #176]	; (8003a60 <TIM_Base_SetConfig+0x12c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d01f      	beq.n	80039f4 <TIM_Base_SetConfig+0xc0>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a2b      	ldr	r2, [pc, #172]	; (8003a64 <TIM_Base_SetConfig+0x130>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d01b      	beq.n	80039f4 <TIM_Base_SetConfig+0xc0>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a2a      	ldr	r2, [pc, #168]	; (8003a68 <TIM_Base_SetConfig+0x134>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d017      	beq.n	80039f4 <TIM_Base_SetConfig+0xc0>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a29      	ldr	r2, [pc, #164]	; (8003a6c <TIM_Base_SetConfig+0x138>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d013      	beq.n	80039f4 <TIM_Base_SetConfig+0xc0>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a28      	ldr	r2, [pc, #160]	; (8003a70 <TIM_Base_SetConfig+0x13c>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d00f      	beq.n	80039f4 <TIM_Base_SetConfig+0xc0>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a27      	ldr	r2, [pc, #156]	; (8003a74 <TIM_Base_SetConfig+0x140>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d00b      	beq.n	80039f4 <TIM_Base_SetConfig+0xc0>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a26      	ldr	r2, [pc, #152]	; (8003a78 <TIM_Base_SetConfig+0x144>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d007      	beq.n	80039f4 <TIM_Base_SetConfig+0xc0>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a25      	ldr	r2, [pc, #148]	; (8003a7c <TIM_Base_SetConfig+0x148>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d003      	beq.n	80039f4 <TIM_Base_SetConfig+0xc0>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a24      	ldr	r2, [pc, #144]	; (8003a80 <TIM_Base_SetConfig+0x14c>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d101      	bne.n	80039f8 <TIM_Base_SetConfig+0xc4>
 80039f4:	2301      	movs	r3, #1
 80039f6:	e000      	b.n	80039fa <TIM_Base_SetConfig+0xc6>
 80039f8:	2300      	movs	r3, #0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d008      	beq.n	8003a10 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a0b      	ldr	r2, [pc, #44]	; (8003a58 <TIM_Base_SetConfig+0x124>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d003      	beq.n	8003a36 <TIM_Base_SetConfig+0x102>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a0d      	ldr	r2, [pc, #52]	; (8003a68 <TIM_Base_SetConfig+0x134>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d101      	bne.n	8003a3a <TIM_Base_SetConfig+0x106>
 8003a36:	2301      	movs	r3, #1
 8003a38:	e000      	b.n	8003a3c <TIM_Base_SetConfig+0x108>
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d003      	beq.n	8003a48 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	615a      	str	r2, [r3, #20]
}
 8003a4e:	3714      	adds	r7, #20
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	40010000 	.word	0x40010000
 8003a5c:	40000400 	.word	0x40000400
 8003a60:	40000800 	.word	0x40000800
 8003a64:	40000c00 	.word	0x40000c00
 8003a68:	40010400 	.word	0x40010400
 8003a6c:	40014000 	.word	0x40014000
 8003a70:	40014400 	.word	0x40014400
 8003a74:	40014800 	.word	0x40014800
 8003a78:	40001800 	.word	0x40001800
 8003a7c:	40001c00 	.word	0x40001c00
 8003a80:	40002000 	.word	0x40002000

08003a84 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop

08003a98 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop

08003aac <FMC_SDRAM_Init>:
  * @param  Device: Pointer to SDRAM device instance
  * @param  Init: Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 8003aba:	2300      	movs	r3, #0
 8003abc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d027      	beq.n	8003b16 <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8003acc:	68fa      	ldr	r2, [r7, #12]
 8003ace:	4b2f      	ldr	r3, [pc, #188]	; (8003b8c <FMC_SDRAM_Init+0xe0>)
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	689b      	ldr	r3, [r3, #8]
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003adc:	431a      	orrs	r2, r3
                        Init->RowBitsNumber      |\
                        Init->MemoryDataWidth    |\
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	68db      	ldr	r3, [r3, #12]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
                        Init->RowBitsNumber      |\
 8003ae2:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
                        Init->InternalBankNumber |\
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	691b      	ldr	r3, [r3, #16]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
                        Init->RowBitsNumber      |\
                        Init->MemoryDataWidth    |\
 8003ae8:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
                        Init->CASLatency         |\
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	695b      	ldr	r3, [r3, #20]
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
                        Init->RowBitsNumber      |\
                        Init->MemoryDataWidth    |\
                        Init->InternalBankNumber |\
 8003aee:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
                        Init->WriteProtection    |\
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	699b      	ldr	r3, [r3, #24]

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
                        Init->RowBitsNumber      |\
                        Init->MemoryDataWidth    |\
                        Init->InternalBankNumber |\
                        Init->CASLatency         |\
 8003af4:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
                        Init->SDClockPeriod      |\
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	69db      	ldr	r3, [r3, #28]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
                        Init->RowBitsNumber      |\
                        Init->MemoryDataWidth    |\
                        Init->InternalBankNumber |\
                        Init->CASLatency         |\
                        Init->WriteProtection    |\
 8003afa:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
                        Init->ReadBurst          |\
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	6a1b      	ldr	r3, [r3, #32]
                        Init->RowBitsNumber      |\
                        Init->MemoryDataWidth    |\
                        Init->InternalBankNumber |\
                        Init->CASLatency         |\
                        Init->WriteProtection    |\
                        Init->SDClockPeriod      |\
 8003b00:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
                        Init->ReadPipeDelay
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003b06:	4313      	orrs	r3, r2
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	60fb      	str	r3, [r7, #12]
                        Init->WriteProtection    |\
                        Init->SDClockPeriod      |\
                        Init->ReadBurst          |\
                        Init->ReadPipeDelay
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	e032      	b.n	8003b7c <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003b22:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8003b2c:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
                        Init->ReadPipeDelay);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8003b32:	4313      	orrs	r3, r2
 8003b34:	68fa      	ldr	r2, [r7, #12]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	60fb      	str	r3, [r7, #12]
                        Init->ReadBurst          |\
                        Init->ReadPipeDelay);
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8003b40:	68ba      	ldr	r2, [r7, #8]
 8003b42:	4b12      	ldr	r3, [pc, #72]	; (8003b8c <FMC_SDRAM_Init+0xe0>)
 8003b44:	4013      	ands	r3, r2
 8003b46:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	689b      	ldr	r3, [r3, #8]
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003b50:	431a      	orrs	r2, r3
                       Init->RowBitsNumber       |\
                       Init->MemoryDataWidth     |\
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	68db      	ldr	r3, [r3, #12]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
                       Init->RowBitsNumber       |\
 8003b56:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
                       Init->InternalBankNumber  |\
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	691b      	ldr	r3, [r3, #16]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
                       Init->RowBitsNumber       |\
                       Init->MemoryDataWidth     |\
 8003b5c:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
                       Init->CASLatency          |\
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
                       Init->RowBitsNumber       |\
                       Init->MemoryDataWidth     |\
                       Init->InternalBankNumber  |\
 8003b62:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
                       Init->WriteProtection);
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	699b      	ldr	r3, [r3, #24]
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	68ba      	ldr	r2, [r7, #8]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	60bb      	str	r3, [r7, #8]
                       Init->MemoryDataWidth     |\
                       Init->InternalBankNumber  |\
                       Init->CASLatency          |\
                       Init->WriteProtection);

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68fa      	ldr	r2, [r7, #12]
 8003b74:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68ba      	ldr	r2, [r7, #8]
 8003b7a:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3714      	adds	r7, #20
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	ffff8000 	.word	0xffff8000

08003b90 <FMC_SDRAM_Timing_Init>:
  * @param  Timing: Pointer to SDRAM Timing structure
  * @param  Bank: SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b087      	sub	sp, #28
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d02e      	beq.n	8003c08 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003bb6:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	011b      	lsls	r3, r3, #4
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003bc6:	431a      	orrs	r2, r3
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	021b      	lsls	r3, r3, #8
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8003bd0:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	031b      	lsls	r3, r3, #12
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8003bda:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	3b01      	subs	r3, #1
 8003be2:	041b      	lsls	r3, r3, #16
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8003be4:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
                       (((Timing->RPDelay)-1) << 20)             |\
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	3b01      	subs	r3, #1
 8003bec:	051b      	lsls	r3, r3, #20
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
                       (((Timing->RowCycleDelay)-1) << 12)       |\
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8003bee:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
                       (((Timing->RCDDelay)-1) << 24));
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	061b      	lsls	r3, r3, #24
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	697a      	ldr	r2, [r7, #20]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	617b      	str	r3, [r7, #20]
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
                       (((Timing->RowCycleDelay)-1) << 12)       |\
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
                       (((Timing->RPDelay)-1) << 20)             |\
                       (((Timing->RCDDelay)-1) << 24));
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	609a      	str	r2, [r3, #8]
 8003c06:	e039      	b.n	8003c7c <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	4b1e      	ldr	r3, [pc, #120]	; (8003c8c <FMC_SDRAM_Timing_Init+0xfc>)
 8003c12:	4013      	ands	r3, r2
 8003c14:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	695b      	ldr	r3, [r3, #20]
 8003c22:	3b01      	subs	r3, #1
 8003c24:	051b      	lsls	r3, r3, #20
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8003c26:	4313      	orrs	r3, r2
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	617b      	str	r3, [r7, #20]
                        (((Timing->RPDelay)-1) << 20)); 
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003c3a:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	3b01      	subs	r3, #1
 8003c48:	011b      	lsls	r3, r3, #4
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003c4a:	431a      	orrs	r2, r3
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	3b01      	subs	r3, #1
 8003c52:	021b      	lsls	r3, r3, #8
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8003c54:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	041b      	lsls	r3, r3, #16
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8003c5e:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
                       (((Timing->RCDDelay)-1) << 24));   
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	699b      	ldr	r3, [r3, #24]
 8003c64:	3b01      	subs	r3, #1
 8003c66:	061b      	lsls	r3, r3, #24
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	693a      	ldr	r2, [r7, #16]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	613b      	str	r3, [r7, #16]
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
                       (((Timing->RCDDelay)-1) << 24));   

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	697a      	ldr	r2, [r7, #20]
 8003c74:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	371c      	adds	r7, #28
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	ff0f0fff 	.word	0xff0f0fff

08003c90 <FMC_SDRAM_SendCommand>:
  * @param  Timing: Pointer to SDRAM Timing structure
  * @param  Timeout: Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b086      	sub	sp, #24
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	685b      	ldr	r3, [r3, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8003cac:	431a      	orrs	r2, r3
                    (Command->CommandTarget)                |\
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	015b      	lsls	r3, r3, #5
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
                    (Command->CommandTarget)                |\
 8003cb6:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
                    ((Command->ModeRegisterDefinition) << 9)
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	025b      	lsls	r3, r3, #9
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	613b      	str	r3, [r7, #16]
                    (Command->CommandTarget)                |\
                    (((Command->AutoRefreshNumber)-1) << 5) |\
                    ((Command->ModeRegisterDefinition) << 9)
                    );
    
  Device->SDCMR = tmpr;
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003cc8:	f7fc fd9c 	bl	8000804 <HAL_GetTick>
 8003ccc:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8003cce:	e010      	b.n	8003cf2 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cd6:	d00c      	beq.n	8003cf2 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d007      	beq.n	8003cee <FMC_SDRAM_SendCommand+0x5e>
 8003cde:	f7fc fd91 	bl	8000804 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	1ad2      	subs	r2, r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d901      	bls.n	8003cf2 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e006      	b.n	8003d00 <FMC_SDRAM_SendCommand+0x70>

  /* Get tick */ 
  tickstart = HAL_GetTick();

  /* wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	f003 0320 	and.w	r3, r3, #32
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1e8      	bne.n	8003cd0 <FMC_SDRAM_SendCommand+0x40>
        return HAL_TIMEOUT;
      }
    }     
  }
  
  return HAL_OK;  
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3718      	adds	r7, #24
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device: Pointer to SDRAM device instance  
  * @param  RefreshRate: The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	695a      	ldr	r2, [r3, #20]
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	431a      	orrs	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop

08003d30 <HAL_RTC_Init>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e06b      	b.n	8003e1a <HAL_RTC_Init+0xea>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	7f5b      	ldrb	r3, [r3, #29]
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d105      	bne.n	8003d58 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	771a      	strb	r2, [r3, #28]
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f00d fc5a 	bl	801160c <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	775a      	strb	r2, [r3, #29]
       
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	22ca      	movs	r2, #202	; 0xca
 8003d64:	625a      	str	r2, [r3, #36]	; 0x24
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2253      	movs	r2, #83	; 0x53
 8003d6c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f85a 	bl	8003e28 <RTC_EnterInitMode>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d008      	beq.n	8003d8c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	22ff      	movs	r2, #255	; 0xff
 8003d80:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2204      	movs	r2, #4
 8003d86:	775a      	strb	r2, [r3, #29]
    
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e046      	b.n	8003e1a <HAL_RTC_Init+0xea>
  } 
  else
  { 
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	6899      	ldr	r1, [r3, #8]
 8003d96:	4b23      	ldr	r3, [pc, #140]	; (8003e24 <HAL_RTC_Init+0xf4>)
 8003d98:	400b      	ands	r3, r1
 8003d9a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6812      	ldr	r2, [r2, #0]
 8003da4:	6891      	ldr	r1, [r2, #8]
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	6850      	ldr	r0, [r2, #4]
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6912      	ldr	r2, [r2, #16]
 8003dae:	4310      	orrs	r0, r2
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	6952      	ldr	r2, [r2, #20]
 8003db4:	4302      	orrs	r2, r0
 8003db6:	430a      	orrs	r2, r1
 8003db8:	609a      	str	r2, [r3, #8]
    
    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	68d2      	ldr	r2, [r2, #12]
 8003dc2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	6812      	ldr	r2, [r2, #0]
 8003dcc:	6911      	ldr	r1, [r2, #16]
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	6892      	ldr	r2, [r2, #8]
 8003dd2:	0412      	lsls	r2, r2, #16
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	611a      	str	r2, [r3, #16]
    
    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	6812      	ldr	r2, [r2, #0]
 8003de0:	68d2      	ldr	r2, [r2, #12]
 8003de2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003de6:	60da      	str	r2, [r3, #12]
    
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6812      	ldr	r2, [r2, #0]
 8003df0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003df2:	f022 0208 	bic.w	r2, r2, #8
 8003df6:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType); 
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	6812      	ldr	r2, [r2, #0]
 8003e00:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	6992      	ldr	r2, [r2, #24]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	22ff      	movs	r2, #255	; 0xff
 8003e10:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	775a      	strb	r2, [r3, #29]
    
    return HAL_OK;
 8003e18:	2300      	movs	r3, #0
  }
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3708      	adds	r7, #8
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	ff8fffbf 	.word	0xff8fffbf

08003e28 <RTC_EnterInitMode>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0; 
 8003e30:	2300      	movs	r3, #0
 8003e32:	60fb      	str	r3, [r7, #12]
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d119      	bne.n	8003e76 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e4a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003e4c:	f7fc fcda 	bl	8000804 <HAL_GetTick>
 8003e50:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003e52:	e009      	b.n	8003e68 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003e54:	f7fc fcd6 	bl	8000804 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e62:	d901      	bls.n	8003e68 <RTC_EnterInitMode+0x40>
      {       
        return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e007      	b.n	8003e78 <RTC_EnterInitMode+0x50>

    /* Get tick */
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d0ee      	beq.n	8003e54 <RTC_EnterInitMode+0x2c>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <HAL_RNG_Init>:
  * @param  hrng: pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{ 
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if(hrng == NULL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d101      	bne.n	8003e92 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e025      	b.n	8003ede <HAL_RNG_Init+0x5e>
  }
  
  __HAL_LOCK(hrng);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	7a1b      	ldrb	r3, [r3, #8]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d101      	bne.n	8003e9e <HAL_RNG_Init+0x1e>
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	e01f      	b.n	8003ede <HAL_RNG_Init+0x5e>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	721a      	strb	r2, [r3, #8]
  
  if(hrng->State == HAL_RNG_STATE_RESET)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	7a5b      	ldrb	r3, [r3, #9]
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d105      	bne.n	8003eba <HAL_RNG_Init+0x3a>
  {  
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f00d fbc1 	bl	801163c <HAL_RNG_MspInit>
  }
  
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2202      	movs	r2, #2
 8003ebe:	725a      	strb	r2, [r3, #9]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	6812      	ldr	r2, [r2, #0]
 8003ec8:	6812      	ldr	r2, [r2, #0]
 8003eca:	f042 0204 	orr.w	r2, r2, #4
 8003ece:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	725a      	strb	r2, [r3, #9]
  
  __HAL_UNLOCK(hrng);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	721a      	strb	r2, [r3, #8]
  
  /* Return function status */
  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop

08003ee8 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit: pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;    
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng); 
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	7a1b      	ldrb	r3, [r3, #8]
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d101      	bne.n	8003f06 <HAL_RNG_GenerateRandomNumber+0x1e>
 8003f02:	2302      	movs	r3, #2
 8003f04:	e037      	b.n	8003f76 <HAL_RNG_GenerateRandomNumber+0x8e>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	721a      	strb	r2, [r3, #8]
  
  /* Check RNG peripheral state */
  if(hrng->State == HAL_RNG_STATE_READY)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	7a5b      	ldrb	r3, [r3, #9]
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d129      	bne.n	8003f6a <HAL_RNG_GenerateRandomNumber+0x82>
  {
    /* Change RNG peripheral state */  
    hrng->State = HAL_RNG_STATE_BUSY;  
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2202      	movs	r2, #2
 8003f1a:	725a      	strb	r2, [r3, #9]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003f1c:	f7fc fc72 	bl	8000804 <HAL_GetTick>
 8003f20:	60b8      	str	r0, [r7, #8]
  
    /* Check if data register contains valid random data */
    while(__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003f22:	e00e      	b.n	8003f42 <HAL_RNG_GenerateRandomNumber+0x5a>
    {
      if((HAL_GetTick() - tickstart ) > RNG_TIMEOUT_VALUE)
 8003f24:	f7fc fc6e 	bl	8000804 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d907      	bls.n	8003f42 <HAL_RNG_GenerateRandomNumber+0x5a>
      {    
        hrng->State = HAL_RNG_STATE_ERROR;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2204      	movs	r2, #4
 8003f36:	725a      	strb	r2, [r3, #9]

        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	721a      	strb	r2, [r3, #8]
      
        return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e019      	b.n	8003f76 <HAL_RNG_GenerateRandomNumber+0x8e>

    /* Get tick */
    tickstart = HAL_GetTick();
  
    /* Check if data register contains valid random data */
    while(__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d0e9      	beq.n	8003f24 <HAL_RNG_GenerateRandomNumber+0x3c>
        return HAL_TIMEOUT;
      } 
    }
  
    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689a      	ldr	r2, [r3, #8]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	605a      	str	r2, [r3, #4]
    *random32bit = hrng->RandomNumber;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685a      	ldr	r2, [r3, #4]
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	601a      	str	r2, [r3, #0]
  
    hrng->State = HAL_RNG_STATE_READY;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	725a      	strb	r2, [r3, #9]
 8003f68:	e001      	b.n	8003f6e <HAL_RNG_GenerateRandomNumber+0x86>
  }
  else
  {
    status = HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	721a      	strb	r2, [r3, #8]
  
  return status;
 8003f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop

08003f80 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b086      	sub	sp, #24
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
	uint32_t tmpreg = 0;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	617b      	str	r3, [r7, #20]
	uint32_t hclk = 60000000;
 8003f8c:	4b49      	ldr	r3, [pc, #292]	; (80040b4 <HAL_ETH_Init+0x134>)
 8003f8e:	613b      	str	r3, [r7, #16]
	uint32_t err = ETH_SUCCESS;
 8003f90:	2300      	movs	r3, #0
 8003f92:	60fb      	str	r3, [r7, #12]

	/* Check the ETH peripheral state */
	if( heth == NULL )
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_ETH_Init+0x1e>
	{
		return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e085      	b.n	80040aa <HAL_ETH_Init+0x12a>
	assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
	assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
	assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
	assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

	if( heth->State == HAL_ETH_STATE_RESET )
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d102      	bne.n	8003fb0 <HAL_ETH_Init+0x30>
	{
		/* Init the low level hardware : GPIO, CLOCK, NVIC. */
		HAL_ETH_MspInit( heth );
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f00c fb16 	bl	80105dc <HAL_ETH_MspInit>
	}

	/* Enable SYSCFG Clock */
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fb0:	4a41      	ldr	r2, [pc, #260]	; (80040b8 <HAL_ETH_Init+0x138>)
 8003fb2:	4b41      	ldr	r3, [pc, #260]	; (80040b8 <HAL_ETH_Init+0x138>)
 8003fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fba:	6453      	str	r3, [r2, #68]	; 0x44
 8003fbc:	4b3e      	ldr	r3, [pc, #248]	; (80040b8 <HAL_ETH_Init+0x138>)
 8003fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fc4:	60bb      	str	r3, [r7, #8]
 8003fc6:	68bb      	ldr	r3, [r7, #8]

	/* Select MII or RMII Mode*/
	SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003fc8:	4a3c      	ldr	r2, [pc, #240]	; (80040bc <HAL_ETH_Init+0x13c>)
 8003fca:	4b3c      	ldr	r3, [pc, #240]	; (80040bc <HAL_ETH_Init+0x13c>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003fd2:	6053      	str	r3, [r2, #4]
	SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003fd4:	4939      	ldr	r1, [pc, #228]	; (80040bc <HAL_ETH_Init+0x13c>)
 8003fd6:	4b39      	ldr	r3, [pc, #228]	; (80040bc <HAL_ETH_Init+0x13c>)
 8003fd8:	685a      	ldr	r2, [r3, #4]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	604b      	str	r3, [r1, #4]
	/* Ethernet Software reset */
	/* Set the SWR bit: resets all MAC subsystem internal registers and logic */
	/* After reset all the registers holds their respective reset values */
	/* Also enable EDFE: Enhanced descriptor format enable. */
//	heth->Instance->DMABMR |= ETH_DMABMR_SR | ETH_DMABMR_EDE;
	heth->Instance->DMABMR |= ETH_DMABMR_SR;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	6812      	ldr	r2, [r2, #0]
 8003fea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003fee:	6812      	ldr	r2, [r2, #0]
 8003ff0:	f042 0201 	orr.w	r2, r2, #1
 8003ff4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ff8:	601a      	str	r2, [r3, #0]

	/* Wait for software reset */
	while ((heth->Instance->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8003ffa:	bf00      	nop
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1f6      	bne.n	8003ffc <HAL_ETH_Init+0x7c>
	{
	}

	/*-------------------------------- MAC Initialization ----------------------*/
	/* Get the ETHERNET MACMIIAR value */
	tmpreg = heth->Instance->MACMIIAR;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	617b      	str	r3, [r7, #20]
	/* Clear CSR Clock Range CR[2:0] bits */
	tmpreg &= ETH_MACMIIAR_CR_MASK;
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f023 031c 	bic.w	r3, r3, #28
 800401c:	617b      	str	r3, [r7, #20]

	/* Get hclk frequency value (168,000,000) */
	hclk = HAL_RCC_GetHCLKFreq();
 800401e:	f7fe fac9 	bl	80025b4 <HAL_RCC_GetHCLKFreq>
 8004022:	6138      	str	r0, [r7, #16]

	/* Set CR bits depending on hclk value */
	if( ( hclk >= 20000000 ) && ( hclk < 35000000 ) )
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	4a26      	ldr	r2, [pc, #152]	; (80040c0 <HAL_ETH_Init+0x140>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d908      	bls.n	800403e <HAL_ETH_Init+0xbe>
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	4a25      	ldr	r2, [pc, #148]	; (80040c4 <HAL_ETH_Init+0x144>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d804      	bhi.n	800403e <HAL_ETH_Init+0xbe>
	{
		/* CSR Clock Range between 20-35 MHz */
		tmpreg |= (uint32_t) ETH_MACMIIAR_CR_Div16;
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	f043 0308 	orr.w	r3, r3, #8
 800403a:	617b      	str	r3, [r7, #20]
 800403c:	e026      	b.n	800408c <HAL_ETH_Init+0x10c>
	}
	else if( ( hclk >= 35000000 ) && ( hclk < 60000000 ) )
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	4a20      	ldr	r2, [pc, #128]	; (80040c4 <HAL_ETH_Init+0x144>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d908      	bls.n	8004058 <HAL_ETH_Init+0xd8>
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	4a1f      	ldr	r2, [pc, #124]	; (80040c8 <HAL_ETH_Init+0x148>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d804      	bhi.n	8004058 <HAL_ETH_Init+0xd8>
	{
	/* CSR Clock Range between 35-60 MHz */
	tmpreg |= ( uint32_t ) ETH_MACMIIAR_CR_Div26;
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	f043 030c 	orr.w	r3, r3, #12
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	e019      	b.n	800408c <HAL_ETH_Init+0x10c>
	}
	else if((hclk >= 60000000 ) && ( hclk < 100000000 ) )
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	4a1b      	ldr	r2, [pc, #108]	; (80040c8 <HAL_ETH_Init+0x148>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d904      	bls.n	800406a <HAL_ETH_Init+0xea>
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	4a1a      	ldr	r2, [pc, #104]	; (80040cc <HAL_ETH_Init+0x14c>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d800      	bhi.n	800406a <HAL_ETH_Init+0xea>
	{
		/* CSR Clock Range between 60-100 MHz */
		tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004068:	e010      	b.n	800408c <HAL_ETH_Init+0x10c>
	}
	else if((hclk >= 100000000 ) && ( hclk < 150000000))
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	4a17      	ldr	r2, [pc, #92]	; (80040cc <HAL_ETH_Init+0x14c>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d908      	bls.n	8004084 <HAL_ETH_Init+0x104>
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	4a16      	ldr	r2, [pc, #88]	; (80040d0 <HAL_ETH_Init+0x150>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d804      	bhi.n	8004084 <HAL_ETH_Init+0x104>
	{
		/* CSR Clock Range between 100-150 MHz */
		tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	f043 0304 	orr.w	r3, r3, #4
 8004080:	617b      	str	r3, [r7, #20]
 8004082:	e003      	b.n	800408c <HAL_ETH_Init+0x10c>
	}
	else /* ((hclk >= 150000000 ) && ( hclk <= 168000000)) */
	{
		/* CSR Clock Range between 150-168 MHz */
		tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	f043 0310 	orr.w	r3, r3, #16
 800408a:	617b      	str	r3, [r7, #20]
	}

	/* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
	heth->Instance->MACMIIAR = (uint32_t)tmpreg;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	611a      	str	r2, [r3, #16]

	/* Initialise the MACB and set all PHY properties */
	vMACBProbePhy();
 8004094:	f003 ffc2 	bl	800801c <vMACBProbePhy>

	/* Config MAC and DMA */
	ETH_MACDMAConfig(heth, err);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	68f9      	ldr	r1, [r7, #12]
 800409c:	f000 fad2 	bl	8004644 <ETH_MACDMAConfig>

	/* Set ETH HAL State to Ready */
	heth->State= HAL_ETH_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	/* Return function status */
	return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3718      	adds	r7, #24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	03938700 	.word	0x03938700
 80040b8:	40023800 	.word	0x40023800
 80040bc:	40013800 	.word	0x40013800
 80040c0:	01312cff 	.word	0x01312cff
 80040c4:	02160ebf 	.word	0x02160ebf
 80040c8:	039386ff 	.word	0x039386ff
 80040cc:	05f5e0ff 	.word	0x05f5e0ff
 80040d0:	08f0d17f 	.word	0x08f0d17f

080040d4 <HAL_ETH_IRQHandler>:

//#define ETH_DMA_ALL_INTS		ETH_DMA_IT_RBU | ETH_DMA_FLAG_T | ETH_DMA_FLAG_AIS

#define INT_MASK		( ( uint32_t ) ~ ( ETH_DMA_IT_TBU ) )
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
	uint32_t dmasr;

	STM32_STAT_INC( int_count );

	dmasr = heth->Instance->DMASR & ETH_DMA_ALL_INTS;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	f241 0314 	movw	r3, #4116	; 0x1014
 80040e4:	4413      	add	r3, r2
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	4b12      	ldr	r3, [pc, #72]	; (8004134 <HAL_ETH_IRQHandler+0x60>)
 80040ea:	4013      	ands	r3, r2
 80040ec:	60fb      	str	r3, [r7, #12]
	heth->Instance->DMASR = dmasr;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	f241 0314 	movw	r3, #4116	; 0x1014
 80040f6:	4413      	add	r3, r2
 80040f8:	68fa      	ldr	r2, [r7, #12]
 80040fa:	601a      	str	r2, [r3, #0]
		tx_status[ ( dmasr >> 20 ) & 0x07 ]++;
	}
#endif

	/* Frame received */
	if( ( dmasr & ( ETH_DMA_FLAG_R | ETH_DMA_IT_RBU ) ) != 0 )
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d002      	beq.n	800410c <HAL_ETH_IRQHandler+0x38>
	{
		/* Receive complete callback */
		HAL_ETH_RxCpltCallback( heth );
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f003 fc04 	bl	8007914 <HAL_ETH_RxCpltCallback>
		STM32_STAT_INC( rx_count );
	}
	/* Frame transmitted */
	if( ( dmasr & ( ETH_DMA_FLAG_T ) ) != 0 )
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d002      	beq.n	800411c <HAL_ETH_IRQHandler+0x48>
	{
		/* Transfer complete callback */
		HAL_ETH_TxCpltCallback( heth );
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f003 fc2e 	bl	8007978 <HAL_ETH_TxCpltCallback>
		STM32_STAT_INC( tx_count );
	}

	/* ETH DMA Error */
	if( ( dmasr & ( ETH_DMA_FLAG_AIS ) ) != 0 )
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d002      	beq.n	800412c <HAL_ETH_IRQHandler+0x58>
	{
		/* Ethernet Error callback */
		HAL_ETH_ErrorCallback( heth );
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f806 	bl	8004138 <HAL_ETH_ErrorCallback>
	}
}
 800412c:	3710      	adds	r7, #16
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	3801e7fb 	.word	0x3801e7fb

08004138 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8004140:	370c      	adds	r7, #12
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop

0800414c <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue: PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b088      	sub	sp, #32
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	460b      	mov	r3, r1
 8004156:	607a      	str	r2, [r7, #4]
 8004158:	817b      	strh	r3, [r7, #10]
uint32_t tmpreg = 0;
 800415a:	2300      	movs	r3, #0
 800415c:	61bb      	str	r3, [r7, #24]
uint32_t tickstart = 0;
 800415e:	2300      	movs	r3, #0
 8004160:	617b      	str	r3, [r7, #20]

	/* Check parameters */
	assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

	/* Check the ETH peripheral state */
	if( heth->State == HAL_ETH_STATE_BUSY_RD )
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004168:	b2db      	uxtb	r3, r3
 800416a:	2b82      	cmp	r3, #130	; 0x82
 800416c:	d102      	bne.n	8004174 <HAL_ETH_ReadPHYRegister+0x28>
	{
		xResult = HAL_BUSY;
 800416e:	2302      	movs	r3, #2
 8004170:	77fb      	strb	r3, [r7, #31]
 8004172:	e058      	b.n	8004226 <HAL_ETH_ReadPHYRegister+0xda>
	}
	else
	{
		__HAL_LOCK( heth );
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800417a:	2b01      	cmp	r3, #1
 800417c:	d101      	bne.n	8004182 <HAL_ETH_ReadPHYRegister+0x36>
 800417e:	2302      	movs	r3, #2
 8004180:	e05a      	b.n	8004238 <HAL_ETH_ReadPHYRegister+0xec>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		/* Set ETH HAL State to BUSY_RD */
		heth->State = HAL_ETH_STATE_BUSY_RD;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2282      	movs	r2, #130	; 0x82
 800418e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

		/* Get the ETHERNET MACMIIAR value */
		tmpreg = heth->Instance->MACMIIAR;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	691b      	ldr	r3, [r3, #16]
 8004198:	61bb      	str	r3, [r7, #24]

		/* Keep only the CSR Clock Range CR[2:0] bits value */
		tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800419a:	69bb      	ldr	r3, [r7, #24]
 800419c:	f003 031c 	and.w	r3, r3, #28
 80041a0:	61bb      	str	r3, [r7, #24]

		/* Prepare the MII address register value */
		tmpreg |= ( ( ( uint32_t )heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA );    /* Set the PHY device address   */
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	8a1b      	ldrh	r3, [r3, #16]
 80041a6:	02db      	lsls	r3, r3, #11
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	69ba      	ldr	r2, [r7, #24]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	61bb      	str	r3, [r7, #24]
		tmpreg |= ( ( ( uint32_t )PHYReg << 6 ) & ETH_MACMIIAR_MR );                   /* Set the PHY register address */
 80041b0:	897b      	ldrh	r3, [r7, #10]
 80041b2:	019b      	lsls	r3, r3, #6
 80041b4:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	61bb      	str	r3, [r7, #24]
		tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	f023 0302 	bic.w	r3, r3, #2
 80041c4:	61bb      	str	r3, [r7, #24]
		tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	f043 0301 	orr.w	r3, r3, #1
 80041cc:	61bb      	str	r3, [r7, #24]

		/* Write the result value into the MII Address register */
		heth->Instance->MACMIIAR = tmpreg;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	69ba      	ldr	r2, [r7, #24]
 80041d4:	611a      	str	r2, [r3, #16]

		/* Get tick */
		tickstart = HAL_GetTick();
 80041d6:	f7fc fb15 	bl	8000804 <HAL_GetTick>
 80041da:	6178      	str	r0, [r7, #20]

		/* Check for the Busy flag */
		while( 1 )
		{
			tmpreg = heth->Instance->MACMIIAR;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	61bb      	str	r3, [r7, #24]

			if( ( tmpreg & ETH_MACMIIAR_MB ) == 0ul )
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d107      	bne.n	80041fe <HAL_ETH_ReadPHYRegister+0xb2>
			{
				/* Get MACMIIDR value */
				*RegValue = ( uint32_t ) heth->Instance->MACMIIDR;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695a      	ldr	r2, [r3, #20]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	601a      	str	r2, [r3, #0]
				xResult = HAL_OK;
 80041f8:	2300      	movs	r3, #0
 80041fa:	77fb      	strb	r3, [r7, #31]
				break;
 80041fc:	e00b      	b.n	8004216 <HAL_ETH_ReadPHYRegister+0xca>
			}
			/* Check for the Timeout */
			if( ( HAL_GetTick( ) - tickstart ) > PHY_READ_TO )
 80041fe:	f7fc fb01 	bl	8000804 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800420c:	d302      	bcc.n	8004214 <HAL_ETH_ReadPHYRegister+0xc8>
			{
				xResult = HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	77fb      	strb	r3, [r7, #31]
				break;
 8004212:	e000      	b.n	8004216 <HAL_ETH_ReadPHYRegister+0xca>
			}

		}
 8004214:	e7e2      	b.n	80041dc <HAL_ETH_ReadPHYRegister+0x90>

		/* Set ETH HAL State to READY */
		heth->State = HAL_ETH_STATE_READY;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2201      	movs	r2, #1
 800421a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

		/* Process Unlocked */
		__HAL_UNLOCK( heth );
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}

	if( xResult != HAL_OK )
 8004226:	7ffb      	ldrb	r3, [r7, #31]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d004      	beq.n	8004236 <HAL_ETH_ReadPHYRegister+0xea>
	{
		lUDPLoggingPrintf( "ReadPHY: %d\n", xResult );
 800422c:	7ffb      	ldrb	r3, [r7, #31]
 800422e:	4804      	ldr	r0, [pc, #16]	; (8004240 <HAL_ETH_ReadPHYRegister+0xf4>)
 8004230:	4619      	mov	r1, r3
 8004232:	f00b fe73 	bl	800ff1c <lUDPLoggingPrintf>
	}
	/* Return function status */
	return xResult;
 8004236:	7ffb      	ldrb	r3, [r7, #31]
}
 8004238:	4618      	mov	r0, r3
 800423a:	3720      	adds	r7, #32
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	08014104 	.word	0x08014104

08004244 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b088      	sub	sp, #32
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	460b      	mov	r3, r1
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	817b      	strh	r3, [r7, #10]
uint32_t tmpreg = 0;
 8004252:	2300      	movs	r3, #0
 8004254:	61bb      	str	r3, [r7, #24]
uint32_t tickstart = 0;
 8004256:	2300      	movs	r3, #0
 8004258:	617b      	str	r3, [r7, #20]

	/* Check parameters */
	assert_param( IS_ETH_PHY_ADDRESS( heth->Init.PhyAddress ) );

	/* Check the ETH peripheral state */
	if( heth->State == HAL_ETH_STATE_BUSY_WR )
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b42      	cmp	r3, #66	; 0x42
 8004264:	d102      	bne.n	800426c <HAL_ETH_WritePHYRegister+0x28>
	{
		xResult = HAL_BUSY;
 8004266:	2302      	movs	r3, #2
 8004268:	77fb      	strb	r3, [r7, #31]
 800426a:	e058      	b.n	800431e <HAL_ETH_WritePHYRegister+0xda>
	}
	else
	{
		__HAL_LOCK( heth );
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004272:	2b01      	cmp	r3, #1
 8004274:	d101      	bne.n	800427a <HAL_ETH_WritePHYRegister+0x36>
 8004276:	2302      	movs	r3, #2
 8004278:	e05a      	b.n	8004330 <HAL_ETH_WritePHYRegister+0xec>
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		/* Set ETH HAL State to BUSY_WR */
		heth->State = HAL_ETH_STATE_BUSY_WR;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2242      	movs	r2, #66	; 0x42
 8004286:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

		/* Get the ETHERNET MACMIIAR value */
		tmpreg = heth->Instance->MACMIIAR;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	61bb      	str	r3, [r7, #24]

		/* Keep only the CSR Clock Range CR[2:0] bits value */
		tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	f003 031c 	and.w	r3, r3, #28
 8004298:	61bb      	str	r3, [r7, #24]

		/* Prepare the MII register address value */
		tmpreg |= ( ( ( uint32_t ) heth->Init.PhyAddress << 11 ) & ETH_MACMIIAR_PA ); /* Set the PHY device address */
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	8a1b      	ldrh	r3, [r3, #16]
 800429e:	02db      	lsls	r3, r3, #11
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	69ba      	ldr	r2, [r7, #24]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	61bb      	str	r3, [r7, #24]
		tmpreg |= ( ( ( uint32_t ) PHYReg << 6 ) & ETH_MACMIIAR_MR );                 /* Set the PHY register address */
 80042a8:	897b      	ldrh	r3, [r7, #10]
 80042aa:	019b      	lsls	r3, r3, #6
 80042ac:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	61bb      	str	r3, [r7, #24]
		tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	f043 0302 	orr.w	r3, r3, #2
 80042bc:	61bb      	str	r3, [r7, #24]
		tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	f043 0301 	orr.w	r3, r3, #1
 80042c4:	61bb      	str	r3, [r7, #24]

		/* Give the value to the MII data register */
		heth->Instance->MACMIIDR = ( uint16_t ) RegValue;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	b292      	uxth	r2, r2
 80042ce:	615a      	str	r2, [r3, #20]

		/* Write the result value into the MII Address register */
		heth->Instance->MACMIIAR = tmpreg;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	611a      	str	r2, [r3, #16]

		/* Get tick */
		tickstart = HAL_GetTick();
 80042d8:	f7fc fa94 	bl	8000804 <HAL_GetTick>
 80042dc:	6178      	str	r0, [r7, #20]

		/* Check for the Busy flag */
		while( 1 )
		{
			tmpreg = heth->Instance->MACMIIAR;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	61bb      	str	r3, [r7, #24]

			if( ( tmpreg & ETH_MACMIIAR_MB ) == 0ul )
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d102      	bne.n	80042f6 <HAL_ETH_WritePHYRegister+0xb2>
			{
				xResult = HAL_OK;
 80042f0:	2300      	movs	r3, #0
 80042f2:	77fb      	strb	r3, [r7, #31]
				break;
 80042f4:	e00b      	b.n	800430e <HAL_ETH_WritePHYRegister+0xca>
			}
			/* Check for the Timeout */
			if( ( HAL_GetTick( ) - tickstart ) > PHY_WRITE_TO )
 80042f6:	f7fc fa85 	bl	8000804 <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004304:	d302      	bcc.n	800430c <HAL_ETH_WritePHYRegister+0xc8>
			{
				xResult = HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	77fb      	strb	r3, [r7, #31]
				break;
 800430a:	e000      	b.n	800430e <HAL_ETH_WritePHYRegister+0xca>
			}
		}
 800430c:	e7e7      	b.n	80042de <HAL_ETH_WritePHYRegister+0x9a>

		/* Set ETH HAL State to READY */
		heth->State = HAL_ETH_STATE_READY;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		/* Process Unlocked */
		__HAL_UNLOCK( heth );
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}

	if( xResult != HAL_OK )
 800431e:	7ffb      	ldrb	r3, [r7, #31]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d004      	beq.n	800432e <HAL_ETH_WritePHYRegister+0xea>
	{
		lUDPLoggingPrintf( "WritePHY: %d\n", xResult );
 8004324:	7ffb      	ldrb	r3, [r7, #31]
 8004326:	4804      	ldr	r0, [pc, #16]	; (8004338 <HAL_ETH_WritePHYRegister+0xf4>)
 8004328:	4619      	mov	r1, r3
 800432a:	f00b fdf7 	bl	800ff1c <lUDPLoggingPrintf>
	}
	/* Return function status */
	return xResult;
 800432e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004330:	4618      	mov	r0, r3
 8004332:	3720      	adds	r7, #32
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	08014114 	.word	0x08014114

0800433c <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start( ETH_HandleTypeDef *heth )
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
	/* Process Locked */
	__HAL_LOCK( heth );
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800434a:	2b01      	cmp	r3, #1
 800434c:	d101      	bne.n	8004352 <HAL_ETH_Start+0x16>
 800434e:	2302      	movs	r3, #2
 8004350:	e01f      	b.n	8004392 <HAL_ETH_Start+0x56>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2201      	movs	r2, #1
 8004356:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	/* Set the ETH peripheral state to BUSY */
	heth->State = HAL_ETH_STATE_BUSY;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2202      	movs	r2, #2
 800435e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	/* Enable transmit state machine of the MAC for transmission on the MII */
	ETH_MACTransmissionEnable( heth );
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 fb3e 	bl	80049e4 <ETH_MACTransmissionEnable>

	/* Enable receive state machine of the MAC for reception from the MII */
	ETH_MACReceptionEnable( heth );
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 fb5f 	bl	8004a2c <ETH_MACReceptionEnable>

	/* Flush Transmit FIFO */
	ETH_FlushTransmitFIFO( heth );
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 fbd8 	bl	8004b24 <ETH_FlushTransmitFIFO>

	/* Start DMA transmission */
	ETH_DMATransmissionEnable( heth );
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f000 fb7d 	bl	8004a74 <ETH_DMATransmissionEnable>

	/* Start DMA reception */
	ETH_DMAReceptionEnable( heth );
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 fba6 	bl	8004acc <ETH_DMAReceptionEnable>

	/* Set the ETH state to READY*/
	heth->State= HAL_ETH_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	/* Process Unlocked */
	__HAL_UNLOCK( heth );
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	/* Return function status */
	return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3708      	adds	r7, #8
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop

0800439c <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK( heth );
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d101      	bne.n	80043b2 <HAL_ETH_Stop+0x16>
 80043ae:	2302      	movs	r3, #2
 80043b0:	e01f      	b.n	80043f2 <HAL_ETH_Stop+0x56>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2202      	movs	r2, #2
 80043be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable( heth );
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 fb6c 	bl	8004aa0 <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable( heth );
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 fb95 	bl	8004af8 <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable( heth );
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 fb3e 	bl	8004a50 <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO( heth );
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 fba5 	bl	8004b24 <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable( heth );
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 fb14 	bl	8004a08 <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK( heth );
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop

080043fc <prvWriteMACFCR>:

static void prvWriteMACFCR( ETH_HandleTypeDef *heth, uint32_t ulValue)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
	/* Enable the MAC transmission */
	heth->Instance->MACFCR = ulValue;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	683a      	ldr	r2, [r7, #0]
 800440c:	619a      	str	r2, [r3, #24]

	/* Wait until the write operation will be taken into account:
	at least four TX_CLK/RX_CLK clock cycles.
	Read it back, wait a ms and */
	( void ) heth->Instance->MACFCR;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	699b      	ldr	r3, [r3, #24]

	HAL_Delay( ETH_REG_WRITE_DELAY );
 8004414:	2001      	movs	r0, #1
 8004416:	f7fc fa01 	bl	800081c <HAL_Delay>

	heth->Instance->MACFCR = ulValue;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	683a      	ldr	r2, [r7, #0]
 8004420:	619a      	str	r2, [r3, #24]
}
 8004422:	3708      	adds	r7, #8
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <prvWriteDMAOMR>:

static void prvWriteDMAOMR( ETH_HandleTypeDef *heth, uint32_t ulValue)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
	/* Enable the MAC transmission */
	heth->Instance->DMAOMR = ulValue;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	f241 0318 	movw	r3, #4120	; 0x1018
 800443a:	4413      	add	r3, r2
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	601a      	str	r2, [r3, #0]

	/* Wait until the write operation will be taken into account:
	at least four TX_CLK/RX_CLK clock cycles.
	Read it back, wait a ms and */
	( void ) heth->Instance->DMAOMR;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	f241 0318 	movw	r3, #4120	; 0x1018
 8004448:	4413      	add	r3, r2
 800444a:	681b      	ldr	r3, [r3, #0]

	HAL_Delay( ETH_REG_WRITE_DELAY );
 800444c:	2001      	movs	r0, #1
 800444e:	f7fc f9e5 	bl	800081c <HAL_Delay>

	heth->Instance->DMAOMR = ulValue;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	f241 0318 	movw	r3, #4120	; 0x1018
 800445a:	4413      	add	r3, r2
 800445c:	683a      	ldr	r2, [r7, #0]
 800445e:	601a      	str	r2, [r3, #0]
}
 8004460:	3708      	adds	r7, #8
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop

08004468 <prvWriteMACCR>:

static void prvWriteMACCR( ETH_HandleTypeDef *heth, uint32_t ulValue)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
	/* Enable the MAC transmission */
	heth->Instance->MACCR = ulValue;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	601a      	str	r2, [r3, #0]

	/* Wait until the write operation will be taken into account:
	at least four TX_CLK/RX_CLK clock cycles.
	Read it back, wait a ms and */
	( void ) heth->Instance->MACCR;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]

	HAL_Delay( ETH_REG_WRITE_DELAY );
 8004480:	2001      	movs	r0, #1
 8004482:	f7fc f9cb 	bl	800081c <HAL_Delay>

	heth->Instance->MACCR = ulValue;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	683a      	ldr	r2, [r7, #0]
 800448c:	601a      	str	r2, [r3, #0]
}
 800448e:	3708      	adds	r7, #8
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf: MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
	uint32_t tmpreg = 0;
 800449e:	2300      	movs	r3, #0
 80044a0:	60fb      	str	r3, [r7, #12]

	/* Process Locked */
	__HAL_LOCK( heth );
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d101      	bne.n	80044b0 <HAL_ETH_ConfigMAC+0x1c>
 80044ac:	2302      	movs	r3, #2
 80044ae:	e0c2      	b.n	8004636 <HAL_ETH_ConfigMAC+0x1a2>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	/* Set the ETH peripheral state to BUSY */
	heth->State= HAL_ETH_STATE_BUSY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2202      	movs	r2, #2
 80044bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	assert_param(IS_ETH_SPEED(heth->Init.Speed));
	assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

	if (macconf != NULL)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 809a 	beq.w	80045fc <HAL_ETH_ConfigMAC+0x168>
		assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
		assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

		/*------------------------ ETHERNET MACCR Configuration --------------------*/
		/* Get the ETHERNET MACCR value */
		tmpreg = heth->Instance->MACCR;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	60fb      	str	r3, [r7, #12]
		/* Clear WD, PCE, PS, TE and RE bits */
		tmpreg &= ETH_MACCR_CLEAR_MASK;
 80044d0:	68fa      	ldr	r2, [r7, #12]
 80044d2:	4b5b      	ldr	r3, [pc, #364]	; (8004640 <HAL_ETH_ConfigMAC+0x1ac>)
 80044d4:	4013      	ands	r3, r2
 80044d6:	60fb      	str	r3, [r7, #12]

		tmpreg |= (uint32_t)(
			macconf->Watchdog |
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
			macconf->Jabber |
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
		tmpreg = heth->Instance->MACCR;
		/* Clear WD, PCE, PS, TE and RE bits */
		tmpreg &= ETH_MACCR_CLEAR_MASK;

		tmpreg |= (uint32_t)(
			macconf->Watchdog |
 80044e0:	431a      	orrs	r2, r3
			macconf->Jabber |
			macconf->InterFrameGap |
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
		/* Clear WD, PCE, PS, TE and RE bits */
		tmpreg &= ETH_MACCR_CLEAR_MASK;

		tmpreg |= (uint32_t)(
			macconf->Watchdog |
			macconf->Jabber |
 80044e6:	431a      	orrs	r2, r3
			macconf->InterFrameGap |
			macconf->CarrierSense |
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	68db      	ldr	r3, [r3, #12]
		tmpreg &= ETH_MACCR_CLEAR_MASK;

		tmpreg |= (uint32_t)(
			macconf->Watchdog |
			macconf->Jabber |
			macconf->InterFrameGap |
 80044ec:	431a      	orrs	r2, r3
			macconf->CarrierSense |
			heth->Init.Speed |
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	689b      	ldr	r3, [r3, #8]

		tmpreg |= (uint32_t)(
			macconf->Watchdog |
			macconf->Jabber |
			macconf->InterFrameGap |
			macconf->CarrierSense |
 80044f2:	431a      	orrs	r2, r3
			heth->Init.Speed |
			macconf->ReceiveOwn |
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	691b      	ldr	r3, [r3, #16]
		tmpreg |= (uint32_t)(
			macconf->Watchdog |
			macconf->Jabber |
			macconf->InterFrameGap |
			macconf->CarrierSense |
			heth->Init.Speed |
 80044f8:	431a      	orrs	r2, r3
			macconf->ReceiveOwn |
			macconf->LoopbackMode |
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	695b      	ldr	r3, [r3, #20]
			macconf->Watchdog |
			macconf->Jabber |
			macconf->InterFrameGap |
			macconf->CarrierSense |
			heth->Init.Speed |
			macconf->ReceiveOwn |
 80044fe:	431a      	orrs	r2, r3
			macconf->LoopbackMode |
			heth->Init.DuplexMode |
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	68db      	ldr	r3, [r3, #12]
			macconf->Jabber |
			macconf->InterFrameGap |
			macconf->CarrierSense |
			heth->Init.Speed |
			macconf->ReceiveOwn |
			macconf->LoopbackMode |
 8004504:	431a      	orrs	r2, r3
			heth->Init.DuplexMode |
			macconf->ChecksumOffload |
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	699b      	ldr	r3, [r3, #24]
			macconf->InterFrameGap |
			macconf->CarrierSense |
			heth->Init.Speed |
			macconf->ReceiveOwn |
			macconf->LoopbackMode |
			heth->Init.DuplexMode |
 800450a:	431a      	orrs	r2, r3
			macconf->ChecksumOffload |
			macconf->RetryTransmission |
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	69db      	ldr	r3, [r3, #28]
			macconf->CarrierSense |
			heth->Init.Speed |
			macconf->ReceiveOwn |
			macconf->LoopbackMode |
			heth->Init.DuplexMode |
			macconf->ChecksumOffload |
 8004510:	431a      	orrs	r2, r3
			macconf->RetryTransmission |
			macconf->AutomaticPadCRCStrip |
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	6a1b      	ldr	r3, [r3, #32]
			heth->Init.Speed |
			macconf->ReceiveOwn |
			macconf->LoopbackMode |
			heth->Init.DuplexMode |
			macconf->ChecksumOffload |
			macconf->RetryTransmission |
 8004516:	431a      	orrs	r2, r3
			macconf->AutomaticPadCRCStrip |
			macconf->BackOffLimit |
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
			macconf->ReceiveOwn |
			macconf->LoopbackMode |
			heth->Init.DuplexMode |
			macconf->ChecksumOffload |
			macconf->RetryTransmission |
			macconf->AutomaticPadCRCStrip |
 800451c:	431a      	orrs	r2, r3
			macconf->BackOffLimit |
			macconf->DeferralCheck);
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		/* Get the ETHERNET MACCR value */
		tmpreg = heth->Instance->MACCR;
		/* Clear WD, PCE, PS, TE and RE bits */
		tmpreg &= ETH_MACCR_CLEAR_MASK;

		tmpreg |= (uint32_t)(
 8004522:	4313      	orrs	r3, r2
 8004524:	68fa      	ldr	r2, [r7, #12]
 8004526:	4313      	orrs	r3, r2
 8004528:	60fb      	str	r3, [r7, #12]
			macconf->AutomaticPadCRCStrip |
			macconf->BackOffLimit |
			macconf->DeferralCheck);

		/* Write to ETHERNET MACCR */
		prvWriteMACCR( heth, tmpreg );
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	68f9      	ldr	r1, [r7, #12]
 800452e:	f7ff ff9b 	bl	8004468 <prvWriteMACCR>

		/*----------------------- ETHERNET MACFFR Configuration --------------------*/
		/* Write to ETHERNET MACFFR */
		heth->Instance->MACFFR = (uint32_t)(
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
			macconf->ReceiveAll |
 8004536:	683a      	ldr	r2, [r7, #0]
 8004538:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
			macconf->SourceAddrFilter |
 800453a:	683a      	ldr	r2, [r7, #0]
 800453c:	6b12      	ldr	r2, [r2, #48]	; 0x30
		prvWriteMACCR( heth, tmpreg );

		/*----------------------- ETHERNET MACFFR Configuration --------------------*/
		/* Write to ETHERNET MACFFR */
		heth->Instance->MACFFR = (uint32_t)(
			macconf->ReceiveAll |
 800453e:	4311      	orrs	r1, r2
			macconf->SourceAddrFilter |
			macconf->PassControlFrames |
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	6b52      	ldr	r2, [r2, #52]	; 0x34

		/*----------------------- ETHERNET MACFFR Configuration --------------------*/
		/* Write to ETHERNET MACFFR */
		heth->Instance->MACFFR = (uint32_t)(
			macconf->ReceiveAll |
			macconf->SourceAddrFilter |
 8004544:	4311      	orrs	r1, r2
			macconf->PassControlFrames |
			macconf->BroadcastFramesReception |
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	6b92      	ldr	r2, [r2, #56]	; 0x38
		/*----------------------- ETHERNET MACFFR Configuration --------------------*/
		/* Write to ETHERNET MACFFR */
		heth->Instance->MACFFR = (uint32_t)(
			macconf->ReceiveAll |
			macconf->SourceAddrFilter |
			macconf->PassControlFrames |
 800454a:	4311      	orrs	r1, r2
			macconf->BroadcastFramesReception |
			macconf->DestinationAddrFilter |
 800454c:	683a      	ldr	r2, [r7, #0]
 800454e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
		/* Write to ETHERNET MACFFR */
		heth->Instance->MACFFR = (uint32_t)(
			macconf->ReceiveAll |
			macconf->SourceAddrFilter |
			macconf->PassControlFrames |
			macconf->BroadcastFramesReception |
 8004550:	4311      	orrs	r1, r2
			macconf->DestinationAddrFilter |
			macconf->PromiscuousMode |
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	6c12      	ldr	r2, [r2, #64]	; 0x40
		heth->Instance->MACFFR = (uint32_t)(
			macconf->ReceiveAll |
			macconf->SourceAddrFilter |
			macconf->PassControlFrames |
			macconf->BroadcastFramesReception |
			macconf->DestinationAddrFilter |
 8004556:	4311      	orrs	r1, r2
			macconf->PromiscuousMode |
			macconf->MulticastFramesFilter |
 8004558:	683a      	ldr	r2, [r7, #0]
 800455a:	6c52      	ldr	r2, [r2, #68]	; 0x44
			macconf->ReceiveAll |
			macconf->SourceAddrFilter |
			macconf->PassControlFrames |
			macconf->BroadcastFramesReception |
			macconf->DestinationAddrFilter |
			macconf->PromiscuousMode |
 800455c:	4311      	orrs	r1, r2
			macconf->MulticastFramesFilter |
			macconf->UnicastFramesFilter);
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	6c92      	ldr	r2, [r2, #72]	; 0x48
		/* Write to ETHERNET MACCR */
		prvWriteMACCR( heth, tmpreg );

		/*----------------------- ETHERNET MACFFR Configuration --------------------*/
		/* Write to ETHERNET MACFFR */
		heth->Instance->MACFFR = (uint32_t)(
 8004562:	430a      	orrs	r2, r1
 8004564:	605a      	str	r2, [r3, #4]
			macconf->MulticastFramesFilter |
			macconf->UnicastFramesFilter);

		/* Wait until the write operation will be taken into account :
		at least four TX_CLK/RX_CLK clock cycles */
		tmpreg = heth->Instance->MACFFR;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	60fb      	str	r3, [r7, #12]
		HAL_Delay(ETH_REG_WRITE_DELAY);
 800456e:	2001      	movs	r0, #1
 8004570:	f7fc f954 	bl	800081c <HAL_Delay>
		heth->Instance->MACFFR = tmpreg;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	605a      	str	r2, [r3, #4]

		/*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
		/* Write to ETHERNET MACHTHR */
		heth->Instance->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004584:	609a      	str	r2, [r3, #8]

		/* Write to ETHERNET MACHTLR */
		heth->Instance->MACHTLR = (uint32_t)macconf->HashTableLow;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	683a      	ldr	r2, [r7, #0]
 800458c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800458e:	60da      	str	r2, [r3, #12]
		/*----------------------- ETHERNET MACFCR Configuration --------------------*/

		/* Get the ETHERNET MACFCR value */
		tmpreg = heth->Instance->MACFCR;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	60fb      	str	r3, [r7, #12]
		/* Clear xx bits */
		tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	f64f 7341 	movw	r3, #65345	; 0xff41
 800459e:	4013      	ands	r3, r2
 80045a0:	60fb      	str	r3, [r7, #12]

		tmpreg |= (uint32_t)((
			macconf->PauseTime << 16) |
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a6:	041a      	lsls	r2, r3, #16
			macconf->ZeroQuantaPause |
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
		tmpreg = heth->Instance->MACFCR;
		/* Clear xx bits */
		tmpreg &= ETH_MACFCR_CLEAR_MASK;

		tmpreg |= (uint32_t)((
			macconf->PauseTime << 16) |
 80045ac:	431a      	orrs	r2, r3
			macconf->ZeroQuantaPause |
			macconf->PauseLowThreshold |
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
		/* Clear xx bits */
		tmpreg &= ETH_MACFCR_CLEAR_MASK;

		tmpreg |= (uint32_t)((
			macconf->PauseTime << 16) |
			macconf->ZeroQuantaPause |
 80045b2:	431a      	orrs	r2, r3
			macconf->PauseLowThreshold |
			macconf->UnicastPauseFrameDetect |
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
		tmpreg &= ETH_MACFCR_CLEAR_MASK;

		tmpreg |= (uint32_t)((
			macconf->PauseTime << 16) |
			macconf->ZeroQuantaPause |
			macconf->PauseLowThreshold |
 80045b8:	431a      	orrs	r2, r3
			macconf->UnicastPauseFrameDetect |
			macconf->ReceiveFlowControl |
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64

		tmpreg |= (uint32_t)((
			macconf->PauseTime << 16) |
			macconf->ZeroQuantaPause |
			macconf->PauseLowThreshold |
			macconf->UnicastPauseFrameDetect |
 80045be:	431a      	orrs	r2, r3
			macconf->ReceiveFlowControl |
			macconf->TransmitFlowControl);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Get the ETHERNET MACFCR value */
		tmpreg = heth->Instance->MACFCR;
		/* Clear xx bits */
		tmpreg &= ETH_MACFCR_CLEAR_MASK;

		tmpreg |= (uint32_t)((
 80045c4:	4313      	orrs	r3, r2
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	60fb      	str	r3, [r7, #12]
			macconf->UnicastPauseFrameDetect |
			macconf->ReceiveFlowControl |
			macconf->TransmitFlowControl);

		/* Write to ETHERNET MACFCR */
		prvWriteMACFCR( heth, tmpreg );
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	68f9      	ldr	r1, [r7, #12]
 80045d0:	f7ff ff14 	bl	80043fc <prvWriteMACFCR>

		/*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
		heth->Instance->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	683a      	ldr	r2, [r7, #0]
 80045da:	6ed1      	ldr	r1, [r2, #108]	; 0x6c
		macconf->VLANTagIdentifier);
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	6f12      	ldr	r2, [r2, #112]	; 0x70

		/* Write to ETHERNET MACFCR */
		prvWriteMACFCR( heth, tmpreg );

		/*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
		heth->Instance->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80045e0:	430a      	orrs	r2, r1
 80045e2:	61da      	str	r2, [r3, #28]
		macconf->VLANTagIdentifier);

		/* Wait until the write operation will be taken into account :
		at least four TX_CLK/RX_CLK clock cycles */
		tmpreg = heth->Instance->MACVLANTR;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	60fb      	str	r3, [r7, #12]
		HAL_Delay(ETH_REG_WRITE_DELAY);
 80045ec:	2001      	movs	r0, #1
 80045ee:	f7fc f915 	bl	800081c <HAL_Delay>
		heth->Instance->MACVLANTR = tmpreg;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	61da      	str	r2, [r3, #28]
 80045fa:	e013      	b.n	8004624 <HAL_ETH_ConfigMAC+0x190>
	}
	else /* macconf == NULL : here we just configure Speed and Duplex mode */
	{
		/*------------------------ ETHERNET MACCR Configuration --------------------*/
		/* Get the ETHERNET MACCR value */
		tmpreg = heth->Instance->MACCR;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	60fb      	str	r3, [r7, #12]

		/* Clear FES and DM bits */
		tmpreg &= ~((uint32_t)0x00004800);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800460a:	60fb      	str	r3, [r7, #12]

		tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689a      	ldr	r2, [r3, #8]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	4313      	orrs	r3, r2
 8004616:	68fa      	ldr	r2, [r7, #12]
 8004618:	4313      	orrs	r3, r2
 800461a:	60fb      	str	r3, [r7, #12]

		/* Write to ETHERNET MACCR */
		prvWriteMACCR( heth, tmpreg );
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	68f9      	ldr	r1, [r7, #12]
 8004620:	f7ff ff22 	bl	8004468 <prvWriteMACCR>
	}

	/* Set the ETH state to Ready */
	heth->State= HAL_ETH_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	/* Process Unlocked */
	__HAL_UNLOCK( heth );
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	/* Return function status */
	return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	ff20810f 	.word	0xff20810f

08004644 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err: Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b0b0      	sub	sp, #192	; 0xc0
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 800464e:	2300      	movs	r3, #0
 8004650:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d007      	beq.n	800466a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    heth->Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004660:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    heth->Init.Speed = ETH_SPEED_100M;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004668:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800466a:	2300      	movs	r3, #0
 800466c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800466e:	2300      	movs	r3, #0
 8004670:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8004672:	2300      	movs	r3, #0
 8004674:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8004676:	2300      	movs	r3, #0
 8004678:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800467a:	2300      	movs	r3, #0
 800467c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800467e:	2300      	movs	r3, #0
 8004680:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d103      	bne.n	8004692 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800468a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800468e:	663b      	str	r3, [r7, #96]	; 0x60
 8004690:	e001      	b.n	8004696 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8004692:	2300      	movs	r3, #0
 8004694:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8004696:	f44f 7300 	mov.w	r3, #512	; 0x200
 800469a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800469c:	2300      	movs	r3, #0
 800469e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80046a0:	2300      	movs	r3, #0
 80046a2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80046a4:	2300      	movs	r3, #0
 80046a6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80046a8:	2300      	movs	r3, #0
 80046aa:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80046ac:	2300      	movs	r3, #0
 80046ae:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80046b0:	2340      	movs	r3, #64	; 0x40
 80046b2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80046b4:	2300      	movs	r3, #0
 80046b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80046ba:	2300      	movs	r3, #0
 80046bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80046c0:	2300      	movs	r3, #0
 80046c2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80046c6:	2300      	movs	r3, #0
 80046c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80046cc:	2300      	movs	r3, #0
 80046ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 80046d2:	2300      	movs	r3, #0
 80046d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 80046d8:	2300      	movs	r3, #0
 80046da:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 80046de:	2300      	movs	r3, #0
 80046e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80046e4:	2380      	movs	r3, #128	; 0x80
 80046e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80046ea:	2300      	movs	r3, #0
 80046ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80046f0:	2300      	movs	r3, #0
 80046f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80046f6:	2300      	movs	r3, #0
 80046f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80046fc:	2300      	movs	r3, #0
 80046fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8004702:	2300      	movs	r3, #0
 8004704:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8004708:	2300      	movs	r3, #0
 800470a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = heth->Instance->MACCR;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8004718:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800471c:	4b92      	ldr	r3, [pc, #584]	; (8004968 <ETH_MACDMAConfig+0x324>)
 800471e:	4013      	ands	r3, r2
 8004720:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog |
 8004724:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber |
 8004726:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog |
 8004728:	431a      	orrs	r2, r3
                       macinit.Jabber |
                       macinit.InterFrameGap |
 800472a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog |
                       macinit.Jabber |
 800472c:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
 800472e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog |
                       macinit.Jabber |
                       macinit.InterFrameGap |
 8004730:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
                       heth->Init.Speed |
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	689b      	ldr	r3, [r3, #8]
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog |
                       macinit.Jabber |
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
 8004736:	431a      	orrs	r2, r3
                       heth->Init.Speed |
                       macinit.ReceiveOwn |
 8004738:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog |
                       macinit.Jabber |
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       heth->Init.Speed |
 800473a:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
 800473c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  tmpreg |= (uint32_t)(macinit.Watchdog |
                       macinit.Jabber |
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       heth->Init.Speed |
                       macinit.ReceiveOwn |
 800473e:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
                       heth->Init.DuplexMode |
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	68db      	ldr	r3, [r3, #12]
                       macinit.Jabber |
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       heth->Init.Speed |
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
 8004744:	431a      	orrs	r2, r3
                       heth->Init.DuplexMode |
                       macinit.ChecksumOffload |
 8004746:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       heth->Init.Speed |
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
                       heth->Init.DuplexMode |
 8004748:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |
                       macinit.RetryTransmission |
 800474a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.CarrierSense |
                       heth->Init.Speed |
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
                       heth->Init.DuplexMode |
                       macinit.ChecksumOffload |
 800474c:	431a      	orrs	r2, r3
                       macinit.RetryTransmission |
                       macinit.AutomaticPadCRCStrip |
 800474e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       heth->Init.Speed |
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
                       heth->Init.DuplexMode |
                       macinit.ChecksumOffload |
                       macinit.RetryTransmission |
 8004750:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip |
                       macinit.BackOffLimit |
 8004752:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
                       heth->Init.DuplexMode |
                       macinit.ChecksumOffload |
                       macinit.RetryTransmission |
                       macinit.AutomaticPadCRCStrip |
 8004754:	431a      	orrs	r2, r3
                       macinit.BackOffLimit |
                       macinit.DeferralCheck);
 8004756:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog |
 8004758:	4313      	orrs	r3, r2
 800475a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                       macinit.AutomaticPadCRCStrip |
                       macinit.BackOffLimit |
                       macinit.DeferralCheck);

  /* Write to ETHERNET MACCR */
  prvWriteMACCR( heth, tmpreg );
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800476a:	f7ff fe7d 	bl	8004468 <prvWriteMACCR>
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  heth->Instance->MACFFR = (uint32_t)(macinit.ReceiveAll |
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	6f79      	ldr	r1, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8004774:	6fba      	ldr	r2, [r7, #120]	; 0x78
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  heth->Instance->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8004776:	4311      	orrs	r1, r2
                                        macinit.SourceAddrFilter |
                                        macinit.PassControlFrames |
 8004778:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  heth->Instance->MACFFR = (uint32_t)(macinit.ReceiveAll |
                                        macinit.SourceAddrFilter |
 800477a:	4311      	orrs	r1, r2
                                        macinit.PassControlFrames |
                                        macinit.BroadcastFramesReception |
 800477c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  heth->Instance->MACFFR = (uint32_t)(macinit.ReceiveAll |
                                        macinit.SourceAddrFilter |
                                        macinit.PassControlFrames |
 8004780:	4311      	orrs	r1, r2
                                        macinit.BroadcastFramesReception |
                                        macinit.DestinationAddrFilter |
 8004782:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  heth->Instance->MACFFR = (uint32_t)(macinit.ReceiveAll |
                                        macinit.SourceAddrFilter |
                                        macinit.PassControlFrames |
                                        macinit.BroadcastFramesReception |
 8004786:	4311      	orrs	r1, r2
                                        macinit.DestinationAddrFilter |
                                        macinit.PromiscuousMode |
 8004788:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
  /* Write to ETHERNET MACFFR */
  heth->Instance->MACFFR = (uint32_t)(macinit.ReceiveAll |
                                        macinit.SourceAddrFilter |
                                        macinit.PassControlFrames |
                                        macinit.BroadcastFramesReception |
                                        macinit.DestinationAddrFilter |
 800478c:	4311      	orrs	r1, r2
                                        macinit.PromiscuousMode |
                                        macinit.MulticastFramesFilter |
 800478e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
  heth->Instance->MACFFR = (uint32_t)(macinit.ReceiveAll |
                                        macinit.SourceAddrFilter |
                                        macinit.PassControlFrames |
                                        macinit.BroadcastFramesReception |
                                        macinit.DestinationAddrFilter |
                                        macinit.PromiscuousMode |
 8004792:	4311      	orrs	r1, r2
                                        macinit.MulticastFramesFilter |
                                        macinit.UnicastFramesFilter);
 8004794:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  heth->Instance->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8004798:	430a      	orrs	r2, r1
 800479a:	605a      	str	r2, [r3, #4]
                                        macinit.MulticastFramesFilter |
                                        macinit.UnicastFramesFilter);

   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = heth->Instance->MACFFR;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80047a6:	2001      	movs	r0, #1
 80047a8:	f7fc f838 	bl	800081c <HAL_Delay>
   heth->Instance->MACFFR = tmpreg;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80047b4:	605a      	str	r2, [r3, #4]

   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   heth->Instance->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80047be:	609a      	str	r2, [r3, #8]

   /* Write to ETHERNET MACHTLR */
   heth->Instance->MACHTLR = (uint32_t)macinit.HashTableLow;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80047c8:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/

   /* Get the ETHERNET MACFCR value */
   tmpreg = heth->Instance->MACFCR;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80047d4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80047d8:	f64f 7341 	movw	r3, #65345	; 0xff41
 80047dc:	4013      	ands	r3, r2
 80047de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) |
 80047e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80047e6:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80047e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) |
 80047ec:	431a      	orrs	r2, r3
                        macinit.ZeroQuantaPause |
                        macinit.PauseLowThreshold |
 80047ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) |
                        macinit.ZeroQuantaPause |
 80047f2:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
                        macinit.UnicastPauseFrameDetect |
 80047f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) |
                        macinit.ZeroQuantaPause |
                        macinit.PauseLowThreshold |
 80047f8:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
                        macinit.ReceiveFlowControl |
 80047fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) |
                        macinit.ZeroQuantaPause |
                        macinit.PauseLowThreshold |
                        macinit.UnicastPauseFrameDetect |
 80047fe:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
                        macinit.TransmitFlowControl);
 8004800:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) |
 8004804:	4313      	orrs	r3, r2
 8004806:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800480a:	4313      	orrs	r3, r2
 800480c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                        macinit.UnicastPauseFrameDetect |
                        macinit.ReceiveFlowControl |
                        macinit.TransmitFlowControl);

   /* Write to ETHERNET MACFCR */
   prvWriteMACFCR( heth, tmpreg );
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 8004816:	f7ff fdf1 	bl	80043fc <prvWriteMACFCR>

   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */
   heth->Instance->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8004822:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   prvWriteMACFCR( heth, tmpreg );

   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */
   heth->Instance->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8004826:	430a      	orrs	r2, r1
 8004828:	61da      	str	r2, [r3, #28]
                                            macinit.VLANTagIdentifier);

    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = heth->Instance->MACVLANTR;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	69db      	ldr	r3, [r3, #28]
 8004830:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004834:	2001      	movs	r0, #1
 8004836:	f7fb fff1 	bl	800081c <HAL_Delay>
    heth->Instance->MACVLANTR = tmpreg;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004842:	61da      	str	r2, [r3, #28]

    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8004844:	2300      	movs	r3, #0
 8004846:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8004848:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800484c:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800484e:	2300      	movs	r3, #0
 8004850:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8004852:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004856:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004858:	2300      	movs	r3, #0
 800485a:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800485c:	2300      	movs	r3, #0
 800485e:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8004860:	2300      	movs	r3, #0
 8004862:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004864:	2300      	movs	r3, #0
 8004866:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8004868:	2304      	movs	r3, #4
 800486a:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800486c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004870:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8004872:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004876:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004878:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800487c:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800487e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004882:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8004884:	2380      	movs	r3, #128	; 0x80
 8004886:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 8004888:	2300      	movs	r3, #0
 800488a:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800488c:	2300      	movs	r3, #0
 800488e:	647b      	str	r3, [r7, #68]	; 0x44

    /* Get the ETHERNET DMAOMR value */
    tmpreg = heth->Instance->DMAOMR;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	f241 0318 	movw	r3, #4120	; 0x1018
 8004898:	4413      	add	r3, r2
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 80048a0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80048a4:	4b31      	ldr	r3, [pc, #196]	; (800496c <ETH_MACDMAConfig+0x328>)
 80048a6:	4013      	ands	r3, r2
 80048a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80048ac:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80048ae:	68fb      	ldr	r3, [r7, #12]
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80048b0:	431a      	orrs	r2, r3
                         dmainit.ReceiveStoreForward |
                         dmainit.FlushReceivedFrame |
 80048b2:	693b      	ldr	r3, [r7, #16]
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
                         dmainit.ReceiveStoreForward |
 80048b4:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
                         dmainit.TransmitStoreForward |
 80048b6:	697b      	ldr	r3, [r7, #20]
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
                         dmainit.ReceiveStoreForward |
                         dmainit.FlushReceivedFrame |
 80048b8:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward |
                         dmainit.TransmitThresholdControl |
 80048ba:	69bb      	ldr	r3, [r7, #24]
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
                         dmainit.ReceiveStoreForward |
                         dmainit.FlushReceivedFrame |
                         dmainit.TransmitStoreForward |
 80048bc:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
                         dmainit.ForwardErrorFrames |
 80048be:	69fb      	ldr	r3, [r7, #28]
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
                         dmainit.ReceiveStoreForward |
                         dmainit.FlushReceivedFrame |
                         dmainit.TransmitStoreForward |
                         dmainit.TransmitThresholdControl |
 80048c0:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
                         dmainit.ForwardUndersizedGoodFrames |
 80048c2:	6a3b      	ldr	r3, [r7, #32]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
                         dmainit.ReceiveStoreForward |
                         dmainit.FlushReceivedFrame |
                         dmainit.TransmitStoreForward |
                         dmainit.TransmitThresholdControl |
                         dmainit.ForwardErrorFrames |
 80048c4:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
                         dmainit.ReceiveThresholdControl |
 80048c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ReceiveStoreForward |
                         dmainit.FlushReceivedFrame |
                         dmainit.TransmitStoreForward |
                         dmainit.TransmitThresholdControl |
                         dmainit.ForwardErrorFrames |
                         dmainit.ForwardUndersizedGoodFrames |
 80048c8:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
                         dmainit.SecondFrameOperate);
 80048ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80048cc:	4313      	orrs	r3, r2
 80048ce:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80048d2:	4313      	orrs	r3, r2
 80048d4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                         dmainit.ForwardUndersizedGoodFrames |
                         dmainit.ReceiveThresholdControl |
                         dmainit.SecondFrameOperate);

    /* Write to ETHERNET DMAOMR */
    prvWriteDMAOMR( heth, tmpreg );
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 80048de:	f7ff fda3 	bl	8004428 <prvWriteDMAOMR>
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    heth->Instance->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80048e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    heth->Instance->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 80048ea:	4311      	orrs	r1, r2
                                          dmainit.FixedBurst |
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80048ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    heth->Instance->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
                                          dmainit.FixedBurst |
 80048ee:	4311      	orrs	r1, r2
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
                                          dmainit.TxDMABurstLength |
 80048f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    heth->Instance->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
                                          dmainit.FixedBurst |
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80048f2:	4311      	orrs	r1, r2
                                          dmainit.TxDMABurstLength |
                                          dmainit.EnhancedDescriptorFormat |
 80048f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    heth->Instance->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
                                          dmainit.FixedBurst |
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
                                          dmainit.TxDMABurstLength |
 80048f6:	4311      	orrs	r1, r2
                                          dmainit.EnhancedDescriptorFormat |
                                          (dmainit.DescriptorSkipLength << 2) |
 80048f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048fa:	0092      	lsls	r2, r2, #2
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    heth->Instance->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
                                          dmainit.FixedBurst |
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
                                          dmainit.TxDMABurstLength |
                                          dmainit.EnhancedDescriptorFormat |
 80048fc:	4311      	orrs	r1, r2
                                          (dmainit.DescriptorSkipLength << 2) |
                                          dmainit.DMAArbitration |
 80048fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    heth->Instance->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
                                          dmainit.FixedBurst |
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
                                          dmainit.TxDMABurstLength |
                                          dmainit.EnhancedDescriptorFormat |
                                          (dmainit.DescriptorSkipLength << 2) |
 8004900:	430a      	orrs	r2, r1
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    heth->Instance->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8004902:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004906:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800490a:	601a      	str	r2, [r3, #0]
                                          dmainit.DMAArbitration |
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = heth->Instance->DMABMR;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800491a:	2001      	movs	r0, #1
 800491c:	f7fb ff7e 	bl	800081c <HAL_Delay>
     heth->Instance->DMABMR = tmpreg;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004928:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800492c:	601a      	str	r2, [r3, #0]

     if(heth->Init.RxMode == ETH_RXINTERRUPT_MODE)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d10d      	bne.n	8004952 <ETH_MACDMAConfig+0x30e>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT(( heth ), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6819      	ldr	r1, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	f241 031c 	movw	r3, #4124	; 0x101c
 8004942:	4413      	add	r3, r2
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a0a      	ldr	r2, [pc, #40]	; (8004970 <ETH_MACDMAConfig+0x32c>)
 8004948:	431a      	orrs	r2, r3
 800494a:	f241 031c 	movw	r3, #4124	; 0x101c
 800494e:	440b      	add	r3, r1
 8004950:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	2100      	movs	r1, #0
 800495a:	461a      	mov	r2, r3
 800495c:	f000 f80a 	bl	8004974 <ETH_MACAddressConfig>
}
 8004960:	37c0      	adds	r7, #192	; 0xc0
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	ff20810f 	.word	0xff20810f
 800496c:	f8de3f23 	.word	0xf8de3f23
 8004970:	00010040 	.word	0x00010040

08004974 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr: Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004974:	b480      	push	{r7}
 8004976:	b087      	sub	sp, #28
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]

	/* Check the parameters */
	assert_param( IS_ETH_MAC_ADDRESS0123( MacAddr ) );

	/* Calculate the selected MAC address high register */
	tmpreg = 0x80000000ul | ( ( uint32_t )Addr[ 5 ] << 8) | (uint32_t)Addr[ 4 ];
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	3305      	adds	r3, #5
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	687a      	ldr	r2, [r7, #4]
 800498a:	3204      	adds	r2, #4
 800498c:	7812      	ldrb	r2, [r2, #0]
 800498e:	4313      	orrs	r3, r2
 8004990:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004994:	617b      	str	r3, [r7, #20]
	/* Load the selected MAC address high register */
	( * ( __IO uint32_t * ) ( ( uint32_t ) ( ETH_MAC_ADDR_HBASE + MacAddr ) ) ) = tmpreg;
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	4b10      	ldr	r3, [pc, #64]	; (80049dc <ETH_MACAddressConfig+0x68>)
 800499a:	4413      	add	r3, r2
 800499c:	461a      	mov	r2, r3
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	6013      	str	r3, [r2, #0]
	/* Calculate the selected MAC address low register */
	tmpreg = ( ( uint32_t )Addr[ 3 ] << 24 ) | ( ( uint32_t )Addr[ 2 ] << 16 ) | ( ( uint32_t )Addr[ 1 ] << 8 ) | Addr[ 0 ];
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	3303      	adds	r3, #3
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	061a      	lsls	r2, r3, #24
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	3302      	adds	r3, #2
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	041b      	lsls	r3, r3, #16
 80049b2:	431a      	orrs	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	3301      	adds	r3, #1
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	021b      	lsls	r3, r3, #8
 80049bc:	4313      	orrs	r3, r2
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	7812      	ldrb	r2, [r2, #0]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	617b      	str	r3, [r7, #20]

	/* Load the selected MAC address low register */
	( * ( __IO uint32_t * ) ( ( uint32_t ) ( ETH_MAC_ADDR_LBASE + MacAddr ) ) ) = tmpreg;
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	4b05      	ldr	r3, [pc, #20]	; (80049e0 <ETH_MACAddressConfig+0x6c>)
 80049ca:	4413      	add	r3, r2
 80049cc:	461a      	mov	r2, r3
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	6013      	str	r3, [r2, #0]
}
 80049d2:	371c      	adds	r7, #28
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr
 80049dc:	40028040 	.word	0x40028040
 80049e0:	40028044 	.word	0x40028044

080049e4 <ETH_MACTransmissionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
	uint32_t tmpreg = heth->Instance->MACCR | ETH_MACCR_TE;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f043 0308 	orr.w	r3, r3, #8
 80049f6:	60fb      	str	r3, [r7, #12]

	prvWriteMACCR( heth, tmpreg );
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	68f9      	ldr	r1, [r7, #12]
 80049fc:	f7ff fd34 	bl	8004468 <prvWriteMACCR>
}
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop

08004a08 <ETH_MACTransmissionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
	uint32_t tmpreg = heth->Instance->MACCR & ~( ETH_MACCR_TE );
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f023 0308 	bic.w	r3, r3, #8
 8004a1a:	60fb      	str	r3, [r7, #12]

	prvWriteMACCR( heth, tmpreg );
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	68f9      	ldr	r1, [r7, #12]
 8004a20:	f7ff fd22 	bl	8004468 <prvWriteMACCR>
}
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop

08004a2c <ETH_MACReceptionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
	__IO uint32_t tmpreg = heth->Instance->MACCR | ETH_MACCR_RE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f043 0304 	orr.w	r3, r3, #4
 8004a3e:	60fb      	str	r3, [r7, #12]

	prvWriteMACCR( heth, tmpreg );
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	4619      	mov	r1, r3
 8004a46:	f7ff fd0f 	bl	8004468 <prvWriteMACCR>
}
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <ETH_MACReceptionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
	__IO uint32_t tmpreg = heth->Instance->MACCR & ~( ETH_MACCR_RE );
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f023 0304 	bic.w	r3, r3, #4
 8004a62:	60fb      	str	r3, [r7, #12]

	prvWriteMACCR( heth, tmpreg );
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	4619      	mov	r1, r3
 8004a6a:	f7ff fcfd 	bl	8004468 <prvWriteMACCR>
}
 8004a6e:	3710      	adds	r7, #16
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <ETH_DMATransmissionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
	/* Enable the DMA transmission */
	__IO uint32_t tmpreg = heth->Instance->DMAOMR | ETH_DMAOMR_ST;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	f241 0318 	movw	r3, #4120	; 0x1018
 8004a84:	4413      	add	r3, r2
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004a8c:	60fb      	str	r3, [r7, #12]

	prvWriteDMAOMR( heth, tmpreg );
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	4619      	mov	r1, r3
 8004a94:	f7ff fcc8 	bl	8004428 <prvWriteDMAOMR>
}
 8004a98:	3710      	adds	r7, #16
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop

08004aa0 <ETH_DMATransmissionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
	/* Disable the DMA transmission */
	__IO uint32_t tmpreg = heth->Instance->DMAOMR & ~( ETH_DMAOMR_ST );
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	f241 0318 	movw	r3, #4120	; 0x1018
 8004ab0:	4413      	add	r3, r2
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ab8:	60fb      	str	r3, [r7, #12]

	prvWriteDMAOMR( heth, tmpreg );
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	4619      	mov	r1, r3
 8004ac0:	f7ff fcb2 	bl	8004428 <prvWriteDMAOMR>
}
 8004ac4:	3710      	adds	r7, #16
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop

08004acc <ETH_DMAReceptionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
	/* Enable the DMA reception */
	__IO uint32_t tmpreg = heth->Instance->DMAOMR | ETH_DMAOMR_SR;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	f241 0318 	movw	r3, #4120	; 0x1018
 8004adc:	4413      	add	r3, r2
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f043 0302 	orr.w	r3, r3, #2
 8004ae4:	60fb      	str	r3, [r7, #12]

	prvWriteDMAOMR( heth, tmpreg );
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	4619      	mov	r1, r3
 8004aec:	f7ff fc9c 	bl	8004428 <prvWriteDMAOMR>
}
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop

08004af8 <ETH_DMAReceptionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
	/* Disable the DMA reception */
	__IO uint32_t tmpreg = heth->Instance->DMAOMR & ~( ETH_DMAOMR_SR );
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	f241 0318 	movw	r3, #4120	; 0x1018
 8004b08:	4413      	add	r3, r2
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f023 0302 	bic.w	r3, r3, #2
 8004b10:	60fb      	str	r3, [r7, #12]

	prvWriteDMAOMR( heth, tmpreg );
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	4619      	mov	r1, r3
 8004b18:	f7ff fc86 	bl	8004428 <prvWriteDMAOMR>
}
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop

08004b24 <ETH_FlushTransmitFIFO>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
	/* Set the Flush Transmit FIFO bit */
	__IO uint32_t tmpreg = heth->Instance->DMAOMR | ETH_DMAOMR_FTF;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	f241 0318 	movw	r3, #4120	; 0x1018
 8004b34:	4413      	add	r3, r2
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b3c:	60fb      	str	r3, [r7, #12]

	prvWriteDMAOMR( heth, tmpreg );
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	4619      	mov	r1, r3
 8004b44:	f7ff fc70 	bl	8004428 <prvWriteDMAOMR>
}
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop

08004b50 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f103 0208 	add.w	r2, r3, #8
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b68:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f103 0208 	add.w	r2, r3, #8
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	f103 0208 	add.w	r2, r3, #8
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004b84:	370c      	adds	r7, #12
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop

08004b90 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b90:	b480      	push	{r7}
 8004b92:	b083      	sub	sp, #12
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	689a      	ldr	r2, [r3, #8]
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	683a      	ldr	r2, [r7, #0]
 8004bcc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	683a      	ldr	r2, [r7, #0]
 8004bd2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	1c5a      	adds	r2, r3, #1
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	601a      	str	r2, [r3, #0]
}
 8004be4:	3714      	adds	r7, #20
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop

08004bf0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c06:	d103      	bne.n	8004c10 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	60fb      	str	r3, [r7, #12]
 8004c0e:	e00c      	b.n	8004c2a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	3308      	adds	r3, #8
 8004c14:	60fb      	str	r3, [r7, #12]
 8004c16:	e002      	b.n	8004c1e <vListInsert+0x2e>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	60fb      	str	r3, [r7, #12]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d9f6      	bls.n	8004c18 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	685a      	ldr	r2, [r3, #4]
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	683a      	ldr	r2, [r7, #0]
 8004c38:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	1c5a      	adds	r2, r3, #1
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	601a      	str	r2, [r3, #0]
}
 8004c56:	3714      	adds	r7, #20
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	6892      	ldr	r2, [r2, #8]
 8004c76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	6852      	ldr	r2, [r2, #4]
 8004c80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	685a      	ldr	r2, [r3, #4]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d103      	bne.n	8004c94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	1e5a      	subs	r2, r3, #1
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3714      	adds	r7, #20
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr

08004cb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	3b04      	subs	r3, #4
 8004cc4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004ccc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	3b04      	subs	r3, #4
 8004cd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	f023 0201 	bic.w	r2, r3, #1
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	3b04      	subs	r3, #4
 8004ce2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	3b14      	subs	r3, #20
 8004cee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	3b04      	subs	r3, #4
 8004cfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f06f 0202 	mvn.w	r2, #2
 8004d02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	3b20      	subs	r3, #32
 8004d08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004d1e:	4b0c      	ldr	r3, [pc, #48]	; (8004d50 <prvTaskExitError+0x38>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d26:	d009      	beq.n	8004d3c <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d2c:	f383 8811 	msr	BASEPRI, r3
 8004d30:	f3bf 8f6f 	isb	sy
 8004d34:	f3bf 8f4f 	dsb	sy
 8004d38:	607b      	str	r3, [r7, #4]
 8004d3a:	e7fe      	b.n	8004d3a <prvTaskExitError+0x22>
 8004d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d40:	f383 8811 	msr	BASEPRI, r3
 8004d44:	f3bf 8f6f 	isb	sy
 8004d48:	f3bf 8f4f 	dsb	sy
 8004d4c:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8004d4e:	e7fe      	b.n	8004d4e <prvTaskExitError+0x36>
 8004d50:	2000bb00 	.word	0x2000bb00
	...

08004d60 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004d60:	4b07      	ldr	r3, [pc, #28]	; (8004d80 <pxCurrentTCBConst2>)
 8004d62:	6819      	ldr	r1, [r3, #0]
 8004d64:	6808      	ldr	r0, [r1, #0]
 8004d66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d6a:	f380 8809 	msr	PSP, r0
 8004d6e:	f3bf 8f6f 	isb	sy
 8004d72:	f04f 0000 	mov.w	r0, #0
 8004d76:	f380 8811 	msr	BASEPRI, r0
 8004d7a:	4770      	bx	lr
 8004d7c:	f3af 8000 	nop.w

08004d80 <pxCurrentTCBConst2>:
 8004d80:	2000bbc4 	.word	0x2000bbc4

08004d84 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004d84:	4806      	ldr	r0, [pc, #24]	; (8004da0 <prvPortStartFirstTask+0x1c>)
 8004d86:	6800      	ldr	r0, [r0, #0]
 8004d88:	6800      	ldr	r0, [r0, #0]
 8004d8a:	f380 8808 	msr	MSP, r0
 8004d8e:	b662      	cpsie	i
 8004d90:	b661      	cpsie	f
 8004d92:	f3bf 8f4f 	dsb	sy
 8004d96:	f3bf 8f6f 	isb	sy
 8004d9a:	df00      	svc	0
 8004d9c:	bf00      	nop
 8004d9e:	0000      	.short	0x0000
 8004da0:	e000ed08 	.word	0xe000ed08

08004da4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b086      	sub	sp, #24
 8004da8:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004daa:	4b3b      	ldr	r3, [pc, #236]	; (8004e98 <xPortStartScheduler+0xf4>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a3b      	ldr	r2, [pc, #236]	; (8004e9c <xPortStartScheduler+0xf8>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d109      	bne.n	8004dc8 <xPortStartScheduler+0x24>
 8004db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db8:	f383 8811 	msr	BASEPRI, r3
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	f3bf 8f4f 	dsb	sy
 8004dc4:	613b      	str	r3, [r7, #16]
 8004dc6:	e7fe      	b.n	8004dc6 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004dc8:	4b33      	ldr	r3, [pc, #204]	; (8004e98 <xPortStartScheduler+0xf4>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a34      	ldr	r2, [pc, #208]	; (8004ea0 <xPortStartScheduler+0xfc>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d109      	bne.n	8004de6 <xPortStartScheduler+0x42>
 8004dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd6:	f383 8811 	msr	BASEPRI, r3
 8004dda:	f3bf 8f6f 	isb	sy
 8004dde:	f3bf 8f4f 	dsb	sy
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	e7fe      	b.n	8004de4 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004de6:	4b2f      	ldr	r3, [pc, #188]	; (8004ea4 <xPortStartScheduler+0x100>)
 8004de8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	22ff      	movs	r2, #255	; 0xff
 8004df6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e00:	79fb      	ldrb	r3, [r7, #7]
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004e08:	b2da      	uxtb	r2, r3
 8004e0a:	4b27      	ldr	r3, [pc, #156]	; (8004ea8 <xPortStartScheduler+0x104>)
 8004e0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e0e:	4b27      	ldr	r3, [pc, #156]	; (8004eac <xPortStartScheduler+0x108>)
 8004e10:	2207      	movs	r2, #7
 8004e12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e14:	e009      	b.n	8004e2a <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8004e16:	4b25      	ldr	r3, [pc, #148]	; (8004eac <xPortStartScheduler+0x108>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	4a23      	ldr	r2, [pc, #140]	; (8004eac <xPortStartScheduler+0x108>)
 8004e1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e20:	79fb      	ldrb	r3, [r7, #7]
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	005b      	lsls	r3, r3, #1
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	71fb      	strb	r3, [r7, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e2a:	79fb      	ldrb	r3, [r7, #7]
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	b25b      	sxtb	r3, r3
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	dbef      	blt.n	8004e16 <xPortStartScheduler+0x72>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e36:	4b1d      	ldr	r3, [pc, #116]	; (8004eac <xPortStartScheduler+0x108>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	021b      	lsls	r3, r3, #8
 8004e3c:	4a1b      	ldr	r2, [pc, #108]	; (8004eac <xPortStartScheduler+0x108>)
 8004e3e:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e40:	4b1a      	ldr	r3, [pc, #104]	; (8004eac <xPortStartScheduler+0x108>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004e48:	4a18      	ldr	r2, [pc, #96]	; (8004eac <xPortStartScheduler+0x108>)
 8004e4a:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	b2da      	uxtb	r2, r3
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e54:	4a16      	ldr	r2, [pc, #88]	; (8004eb0 <xPortStartScheduler+0x10c>)
 8004e56:	4b16      	ldr	r3, [pc, #88]	; (8004eb0 <xPortStartScheduler+0x10c>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e5e:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004e60:	4a13      	ldr	r2, [pc, #76]	; (8004eb0 <xPortStartScheduler+0x10c>)
 8004e62:	4b13      	ldr	r3, [pc, #76]	; (8004eb0 <xPortStartScheduler+0x10c>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004e6a:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004e6c:	f000 f8d8 	bl	8005020 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004e70:	4b10      	ldr	r3, [pc, #64]	; (8004eb4 <xPortStartScheduler+0x110>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004e76:	f000 f8ed 	bl	8005054 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004e7a:	4a0f      	ldr	r2, [pc, #60]	; (8004eb8 <xPortStartScheduler+0x114>)
 8004e7c:	4b0e      	ldr	r3, [pc, #56]	; (8004eb8 <xPortStartScheduler+0x114>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004e84:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004e86:	f7ff ff7d 	bl	8004d84 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8004e8a:	f7ff ff45 	bl	8004d18 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3718      	adds	r7, #24
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	e000ed00 	.word	0xe000ed00
 8004e9c:	410fc271 	.word	0x410fc271
 8004ea0:	410fc270 	.word	0x410fc270
 8004ea4:	e000e400 	.word	0xe000e400
 8004ea8:	2000bba4 	.word	0x2000bba4
 8004eac:	2000bba8 	.word	0x2000bba8
 8004eb0:	e000ed20 	.word	0xe000ed20
 8004eb4:	2000bb00 	.word	0x2000bb00
 8004eb8:	e000ef34 	.word	0xe000ef34

08004ebc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec6:	f383 8811 	msr	BASEPRI, r3
 8004eca:	f3bf 8f6f 	isb	sy
 8004ece:	f3bf 8f4f 	dsb	sy
 8004ed2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004ed4:	4b0e      	ldr	r3, [pc, #56]	; (8004f10 <vPortEnterCritical+0x54>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	3301      	adds	r3, #1
 8004eda:	4a0d      	ldr	r2, [pc, #52]	; (8004f10 <vPortEnterCritical+0x54>)
 8004edc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004ede:	4b0c      	ldr	r3, [pc, #48]	; (8004f10 <vPortEnterCritical+0x54>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d10e      	bne.n	8004f04 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004ee6:	4b0b      	ldr	r3, [pc, #44]	; (8004f14 <vPortEnterCritical+0x58>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d009      	beq.n	8004f04 <vPortEnterCritical+0x48>
 8004ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef4:	f383 8811 	msr	BASEPRI, r3
 8004ef8:	f3bf 8f6f 	isb	sy
 8004efc:	f3bf 8f4f 	dsb	sy
 8004f00:	603b      	str	r3, [r7, #0]
 8004f02:	e7fe      	b.n	8004f02 <vPortEnterCritical+0x46>
	}
}
 8004f04:	370c      	adds	r7, #12
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	2000bb00 	.word	0x2000bb00
 8004f14:	e000ed04 	.word	0xe000ed04

08004f18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004f1e:	4b10      	ldr	r3, [pc, #64]	; (8004f60 <vPortExitCritical+0x48>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d109      	bne.n	8004f3a <vPortExitCritical+0x22>
 8004f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f2a:	f383 8811 	msr	BASEPRI, r3
 8004f2e:	f3bf 8f6f 	isb	sy
 8004f32:	f3bf 8f4f 	dsb	sy
 8004f36:	607b      	str	r3, [r7, #4]
 8004f38:	e7fe      	b.n	8004f38 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004f3a:	4b09      	ldr	r3, [pc, #36]	; (8004f60 <vPortExitCritical+0x48>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	4a07      	ldr	r2, [pc, #28]	; (8004f60 <vPortExitCritical+0x48>)
 8004f42:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004f44:	4b06      	ldr	r3, [pc, #24]	; (8004f60 <vPortExitCritical+0x48>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d104      	bne.n	8004f56 <vPortExitCritical+0x3e>
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004f56:	370c      	adds	r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr
 8004f60:	2000bb00 	.word	0x2000bb00
	...

08004f70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004f70:	f3ef 8009 	mrs	r0, PSP
 8004f74:	f3bf 8f6f 	isb	sy
 8004f78:	4b15      	ldr	r3, [pc, #84]	; (8004fd0 <pxCurrentTCBConst>)
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	f01e 0f10 	tst.w	lr, #16
 8004f80:	bf08      	it	eq
 8004f82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004f86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f8a:	6010      	str	r0, [r2, #0]
 8004f8c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8004f90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004f94:	f380 8811 	msr	BASEPRI, r0
 8004f98:	f3bf 8f4f 	dsb	sy
 8004f9c:	f3bf 8f6f 	isb	sy
 8004fa0:	f001 fc1a 	bl	80067d8 <vTaskSwitchContext>
 8004fa4:	f04f 0000 	mov.w	r0, #0
 8004fa8:	f380 8811 	msr	BASEPRI, r0
 8004fac:	bc08      	pop	{r3}
 8004fae:	6819      	ldr	r1, [r3, #0]
 8004fb0:	6808      	ldr	r0, [r1, #0]
 8004fb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb6:	f01e 0f10 	tst.w	lr, #16
 8004fba:	bf08      	it	eq
 8004fbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004fc0:	f380 8809 	msr	PSP, r0
 8004fc4:	f3bf 8f6f 	isb	sy
 8004fc8:	4770      	bx	lr
 8004fca:	bf00      	nop
 8004fcc:	f3af 8000 	nop.w

08004fd0 <pxCurrentTCBConst>:
 8004fd0:	2000bbc4 	.word	0x2000bbc4

08004fd4 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fde:	f383 8811 	msr	BASEPRI, r3
 8004fe2:	f3bf 8f6f 	isb	sy
 8004fe6:	f3bf 8f4f 	dsb	sy
 8004fea:	607b      	str	r3, [r7, #4]
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004fec:	f00e fb3e 	bl	801366c <SEGGER_SYSVIEW_RecordEnterISR>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004ff0:	f001 fb28 	bl	8006644 <xTaskIncrementTick>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d006      	beq.n	8005008 <xPortSysTickHandler+0x34>
		{
			traceISR_EXIT_TO_SCHEDULER();
 8004ffa:	f00e fb93 	bl	8013724 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004ffe:	4b07      	ldr	r3, [pc, #28]	; (800501c <xPortSysTickHandler+0x48>)
 8005000:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	e001      	b.n	800500c <xPortSysTickHandler+0x38>
		}
		else
		{
			traceISR_EXIT();
 8005008:	f00e fb70 	bl	80136ec <SEGGER_SYSVIEW_RecordExitISR>
 800500c:	2300      	movs	r3, #0
 800500e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8005016:	3708      	adds	r7, #8
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}
 800501c:	e000ed04 	.word	0xe000ed04

08005020 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005020:	b480      	push	{r7}
 8005022:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005024:	4a07      	ldr	r2, [pc, #28]	; (8005044 <vPortSetupTimerInterrupt+0x24>)
 8005026:	4b08      	ldr	r3, [pc, #32]	; (8005048 <vPortSetupTimerInterrupt+0x28>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4908      	ldr	r1, [pc, #32]	; (800504c <vPortSetupTimerInterrupt+0x2c>)
 800502c:	fba1 1303 	umull	r1, r3, r1, r3
 8005030:	099b      	lsrs	r3, r3, #6
 8005032:	3b01      	subs	r3, #1
 8005034:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005036:	4b06      	ldr	r3, [pc, #24]	; (8005050 <vPortSetupTimerInterrupt+0x30>)
 8005038:	2207      	movs	r2, #7
 800503a:	601a      	str	r2, [r3, #0]
}
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr
 8005044:	e000e014 	.word	0xe000e014
 8005048:	2000bb58 	.word	0x2000bb58
 800504c:	10624dd3 	.word	0x10624dd3
 8005050:	e000e010 	.word	0xe000e010

08005054 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005054:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005064 <vPortEnableVFP+0x10>
 8005058:	6801      	ldr	r1, [r0, #0]
 800505a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800505e:	6001      	str	r1, [r0, #0]
 8005060:	4770      	bx	lr
 8005062:	0000      	.short	0x0000
 8005064:	e000ed88 	.word	0xe000ed88

08005068 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005068:	b480      	push	{r7}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800506e:	f3ef 8305 	mrs	r3, IPSR
 8005072:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2b0f      	cmp	r3, #15
 8005078:	d913      	bls.n	80050a2 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800507a:	4a15      	ldr	r2, [pc, #84]	; (80050d0 <vPortValidateInterruptPriority+0x68>)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	4413      	add	r3, r2
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005084:	4b13      	ldr	r3, [pc, #76]	; (80050d4 <vPortValidateInterruptPriority+0x6c>)
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	7afa      	ldrb	r2, [r7, #11]
 800508a:	429a      	cmp	r2, r3
 800508c:	d209      	bcs.n	80050a2 <vPortValidateInterruptPriority+0x3a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800508e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005092:	f383 8811 	msr	BASEPRI, r3
 8005096:	f3bf 8f6f 	isb	sy
 800509a:	f3bf 8f4f 	dsb	sy
 800509e:	607b      	str	r3, [r7, #4]
 80050a0:	e7fe      	b.n	80050a0 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80050a2:	4b0d      	ldr	r3, [pc, #52]	; (80050d8 <vPortValidateInterruptPriority+0x70>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80050aa:	4b0c      	ldr	r3, [pc, #48]	; (80050dc <vPortValidateInterruptPriority+0x74>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d909      	bls.n	80050c6 <vPortValidateInterruptPriority+0x5e>
 80050b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b6:	f383 8811 	msr	BASEPRI, r3
 80050ba:	f3bf 8f6f 	isb	sy
 80050be:	f3bf 8f4f 	dsb	sy
 80050c2:	603b      	str	r3, [r7, #0]
 80050c4:	e7fe      	b.n	80050c4 <vPortValidateInterruptPriority+0x5c>
	}
 80050c6:	3714      	adds	r7, #20
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr
 80050d0:	e000e3f0 	.word	0xe000e3f0
 80050d4:	2000bba4 	.word	0x2000bba4
 80050d8:	e000ed0c 	.word	0xe000ed0c
 80050dc:	2000bba8 	.word	0x2000bba8

080050e0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b088      	sub	sp, #32
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80050e8:	2300      	movs	r3, #0
 80050ea:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 80050ec:	4b47      	ldr	r3, [pc, #284]	; (800520c <pvPortMalloc+0x12c>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d109      	bne.n	8005108 <pvPortMalloc+0x28>
 80050f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f8:	f383 8811 	msr	BASEPRI, r3
 80050fc:	f3bf 8f6f 	isb	sy
 8005100:	f3bf 8f4f 	dsb	sy
 8005104:	60fb      	str	r3, [r7, #12]
 8005106:	e7fe      	b.n	8005106 <pvPortMalloc+0x26>

	vTaskSuspendAll();
 8005108:	f001 f9a6 	bl	8006458 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800510c:	4b40      	ldr	r3, [pc, #256]	; (8005210 <pvPortMalloc+0x130>)
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4013      	ands	r3, r2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d16d      	bne.n	80051f4 <pvPortMalloc+0x114>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00d      	beq.n	800513a <pvPortMalloc+0x5a>
			{
				xWantedSize += xHeapStructSize;
 800511e:	2208      	movs	r2, #8
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4413      	add	r3, r2
 8005124:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f003 0307 	and.w	r3, r3, #7
 800512c:	2b00      	cmp	r3, #0
 800512e:	d004      	beq.n	800513a <pvPortMalloc+0x5a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f023 0307 	bic.w	r3, r3, #7
 8005136:	3308      	adds	r3, #8
 8005138:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d059      	beq.n	80051f4 <pvPortMalloc+0x114>
 8005140:	4b34      	ldr	r3, [pc, #208]	; (8005214 <pvPortMalloc+0x134>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	429a      	cmp	r2, r3
 8005148:	d854      	bhi.n	80051f4 <pvPortMalloc+0x114>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800514a:	4b33      	ldr	r3, [pc, #204]	; (8005218 <pvPortMalloc+0x138>)
 800514c:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 800514e:	4b32      	ldr	r3, [pc, #200]	; (8005218 <pvPortMalloc+0x138>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005154:	e004      	b.n	8005160 <pvPortMalloc+0x80>
				{
					pxPreviousBlock = pxBlock;
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	61fb      	str	r3, [r7, #28]
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	429a      	cmp	r2, r3
 8005168:	d203      	bcs.n	8005172 <pvPortMalloc+0x92>
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1f1      	bne.n	8005156 <pvPortMalloc+0x76>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005172:	4b26      	ldr	r3, [pc, #152]	; (800520c <pvPortMalloc+0x12c>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	69fa      	ldr	r2, [r7, #28]
 8005178:	429a      	cmp	r2, r3
 800517a:	d03b      	beq.n	80051f4 <pvPortMalloc+0x114>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2208      	movs	r2, #8
 8005182:	4413      	add	r3, r2
 8005184:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	685a      	ldr	r2, [r3, #4]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	1ad2      	subs	r2, r2, r3
 8005196:	2308      	movs	r3, #8
 8005198:	005b      	lsls	r3, r3, #1
 800519a:	429a      	cmp	r2, r3
 800519c:	d90f      	bls.n	80051be <pvPortMalloc+0xde>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800519e:	69fa      	ldr	r2, [r7, #28]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	4413      	add	r3, r2
 80051a4:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	685a      	ldr	r2, [r3, #4]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	1ad2      	subs	r2, r2, r3
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 80051b8:	6938      	ldr	r0, [r7, #16]
 80051ba:	f000 f889 	bl	80052d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80051be:	4b15      	ldr	r3, [pc, #84]	; (8005214 <pvPortMalloc+0x134>)
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	1ad3      	subs	r3, r2, r3
 80051c8:	4a12      	ldr	r2, [pc, #72]	; (8005214 <pvPortMalloc+0x134>)
 80051ca:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80051cc:	4b11      	ldr	r3, [pc, #68]	; (8005214 <pvPortMalloc+0x134>)
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	4b12      	ldr	r3, [pc, #72]	; (800521c <pvPortMalloc+0x13c>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d203      	bcs.n	80051e0 <pvPortMalloc+0x100>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80051d8:	4b0e      	ldr	r3, [pc, #56]	; (8005214 <pvPortMalloc+0x134>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a0f      	ldr	r2, [pc, #60]	; (800521c <pvPortMalloc+0x13c>)
 80051de:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	685a      	ldr	r2, [r3, #4]
 80051e4:	4b0a      	ldr	r3, [pc, #40]	; (8005210 <pvPortMalloc+0x130>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	431a      	orrs	r2, r3
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	2200      	movs	r2, #0
 80051f2:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80051f4:	f001 f93e 	bl	8006474 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <pvPortMalloc+0x122>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80051fe:	f00b f8fd 	bl	80103fc <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 8005202:	697b      	ldr	r3, [r7, #20]
}
 8005204:	4618      	mov	r0, r3
 8005206:	3720      	adds	r7, #32
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	2000bbb4 	.word	0x2000bbb4
 8005210:	2000bbc0 	.word	0x2000bbc0
 8005214:	2000bbb8 	.word	0x2000bbb8
 8005218:	2000bbac 	.word	0x2000bbac
 800521c:	2000bbbc 	.word	0x2000bbbc

08005220 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b086      	sub	sp, #24
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d046      	beq.n	80052c0 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005232:	2308      	movs	r3, #8
 8005234:	425b      	negs	r3, r3
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	4413      	add	r3, r2
 800523a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	4b20      	ldr	r3, [pc, #128]	; (80052c8 <vPortFree+0xa8>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4013      	ands	r3, r2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d109      	bne.n	8005262 <vPortFree+0x42>
 800524e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005252:	f383 8811 	msr	BASEPRI, r3
 8005256:	f3bf 8f6f 	isb	sy
 800525a:	f3bf 8f4f 	dsb	sy
 800525e:	60fb      	str	r3, [r7, #12]
 8005260:	e7fe      	b.n	8005260 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d009      	beq.n	800527e <vPortFree+0x5e>
 800526a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800526e:	f383 8811 	msr	BASEPRI, r3
 8005272:	f3bf 8f6f 	isb	sy
 8005276:	f3bf 8f4f 	dsb	sy
 800527a:	60bb      	str	r3, [r7, #8]
 800527c:	e7fe      	b.n	800527c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	685a      	ldr	r2, [r3, #4]
 8005282:	4b11      	ldr	r3, [pc, #68]	; (80052c8 <vPortFree+0xa8>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4013      	ands	r3, r2
 8005288:	2b00      	cmp	r3, #0
 800528a:	d019      	beq.n	80052c0 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d115      	bne.n	80052c0 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	4b0b      	ldr	r3, [pc, #44]	; (80052c8 <vPortFree+0xa8>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	43db      	mvns	r3, r3
 800529e:	401a      	ands	r2, r3
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80052a4:	f001 f8d8 	bl	8006458 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	4b07      	ldr	r3, [pc, #28]	; (80052cc <vPortFree+0xac>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4413      	add	r3, r2
 80052b2:	4a06      	ldr	r2, [pc, #24]	; (80052cc <vPortFree+0xac>)
 80052b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80052b6:	6938      	ldr	r0, [r7, #16]
 80052b8:	f000 f80a 	bl	80052d0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80052bc:	f001 f8da 	bl	8006474 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80052c0:	3718      	adds	r7, #24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	2000bbc0 	.word	0x2000bbc0
 80052cc:	2000bbb8 	.word	0x2000bbb8

080052d0 <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80052d8:	4b27      	ldr	r3, [pc, #156]	; (8005378 <prvInsertBlockIntoFreeList+0xa8>)
 80052da:	60fb      	str	r3, [r7, #12]
 80052dc:	e002      	b.n	80052e4 <prvInsertBlockIntoFreeList+0x14>
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	60fb      	str	r3, [r7, #12]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d3f7      	bcc.n	80052de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	68ba      	ldr	r2, [r7, #8]
 80052f8:	441a      	add	r2, r3
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d108      	bne.n	8005312 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	685a      	ldr	r2, [r3, #4]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	441a      	add	r2, r3
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	68ba      	ldr	r2, [r7, #8]
 800531c:	441a      	add	r2, r3
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	429a      	cmp	r2, r3
 8005324:	d118      	bne.n	8005358 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	4b14      	ldr	r3, [pc, #80]	; (800537c <prvInsertBlockIntoFreeList+0xac>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	429a      	cmp	r2, r3
 8005330:	d00d      	beq.n	800534e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685a      	ldr	r2, [r3, #4]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	441a      	add	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	601a      	str	r2, [r3, #0]
 800534c:	e008      	b.n	8005360 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800534e:	4b0b      	ldr	r3, [pc, #44]	; (800537c <prvInsertBlockIntoFreeList+0xac>)
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	601a      	str	r2, [r3, #0]
 8005356:	e003      	b.n	8005360 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005360:	68fa      	ldr	r2, [r7, #12]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	429a      	cmp	r2, r3
 8005366:	d002      	beq.n	800536e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800536e:	3714      	adds	r7, #20
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr
 8005378:	2000bbac 	.word	0x2000bbac
 800537c:	2000bbb4 	.word	0x2000bbb4

08005380 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 8005380:	b480      	push	{r7}
 8005382:	b08f      	sub	sp, #60	; 0x3c
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 8005388:	2300      	movs	r3, #0
 800538a:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 800538c:	2300      	movs	r3, #0
 800538e:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 8005390:	2300      	movs	r3, #0
 8005392:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 8005394:	4b58      	ldr	r3, [pc, #352]	; (80054f8 <vPortDefineHeapRegions+0x178>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d009      	beq.n	80053b0 <vPortDefineHeapRegions+0x30>
 800539c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a0:	f383 8811 	msr	BASEPRI, r3
 80053a4:	f3bf 8f6f 	isb	sy
 80053a8:	f3bf 8f4f 	dsb	sy
 80053ac:	617b      	str	r3, [r7, #20]
 80053ae:	e7fe      	b.n	80053ae <vPortDefineHeapRegions+0x2e>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 80053b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053b2:	00db      	lsls	r3, r3, #3
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	4413      	add	r3, r2
 80053b8:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 80053ba:	e07b      	b.n	80054b4 <vPortDefineHeapRegions+0x134>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 80053bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 80053c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80053c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ca:	f003 0307 	and.w	r3, r3, #7
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00e      	beq.n	80053f0 <vPortDefineHeapRegions+0x70>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 80053d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d4:	3307      	adds	r3, #7
 80053d6:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 80053d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053da:	f023 0307 	bic.w	r3, r3, #7
 80053de:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 80053e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	461a      	mov	r2, r3
 80053e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053ec:	4413      	add	r3, r2
 80053ee:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 80053f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f2:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 80053f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d106      	bne.n	8005408 <vPortDefineHeapRegions+0x88>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	4a3f      	ldr	r2, [pc, #252]	; (80054fc <vPortDefineHeapRegions+0x17c>)
 80053fe:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 8005400:	4b3e      	ldr	r3, [pc, #248]	; (80054fc <vPortDefineHeapRegions+0x17c>)
 8005402:	2200      	movs	r2, #0
 8005404:	605a      	str	r2, [r3, #4]
 8005406:	e01d      	b.n	8005444 <vPortDefineHeapRegions+0xc4>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 8005408:	4b3b      	ldr	r3, [pc, #236]	; (80054f8 <vPortDefineHeapRegions+0x178>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d109      	bne.n	8005424 <vPortDefineHeapRegions+0xa4>
 8005410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005414:	f383 8811 	msr	BASEPRI, r3
 8005418:	f3bf 8f6f 	isb	sy
 800541c:	f3bf 8f4f 	dsb	sy
 8005420:	613b      	str	r3, [r7, #16]
 8005422:	e7fe      	b.n	8005422 <vPortDefineHeapRegions+0xa2>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 8005424:	4b34      	ldr	r3, [pc, #208]	; (80054f8 <vPortDefineHeapRegions+0x178>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	461a      	mov	r2, r3
 800542a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800542c:	429a      	cmp	r2, r3
 800542e:	d309      	bcc.n	8005444 <vPortDefineHeapRegions+0xc4>
 8005430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005434:	f383 8811 	msr	BASEPRI, r3
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	60fb      	str	r3, [r7, #12]
 8005442:	e7fe      	b.n	8005442 <vPortDefineHeapRegions+0xc2>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 8005444:	4b2c      	ldr	r3, [pc, #176]	; (80054f8 <vPortDefineHeapRegions+0x178>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 800544a:	69fa      	ldr	r2, [r7, #28]
 800544c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800544e:	4413      	add	r3, r2
 8005450:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 8005452:	2208      	movs	r2, #8
 8005454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005456:	1a9b      	subs	r3, r3, r2
 8005458:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800545a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800545c:	f023 0307 	bic.w	r3, r3, #7
 8005460:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 8005462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005464:	4a24      	ldr	r2, [pc, #144]	; (80054f8 <vPortDefineHeapRegions+0x178>)
 8005466:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 8005468:	4b23      	ldr	r3, [pc, #140]	; (80054f8 <vPortDefineHeapRegions+0x178>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2200      	movs	r2, #0
 800546e:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 8005470:	4b21      	ldr	r3, [pc, #132]	; (80054f8 <vPortDefineHeapRegions+0x178>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2200      	movs	r2, #0
 8005476:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 800547c:	6a3b      	ldr	r3, [r7, #32]
 800547e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005480:	1ad2      	subs	r2, r2, r3
 8005482:	6a3b      	ldr	r3, [r7, #32]
 8005484:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 8005486:	4b1c      	ldr	r3, [pc, #112]	; (80054f8 <vPortDefineHeapRegions+0x178>)
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	6a3b      	ldr	r3, [r7, #32]
 800548c:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 800548e:	69bb      	ldr	r3, [r7, #24]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d002      	beq.n	800549a <vPortDefineHeapRegions+0x11a>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 8005494:	69bb      	ldr	r3, [r7, #24]
 8005496:	6a3a      	ldr	r2, [r7, #32]
 8005498:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 800549a:	6a3b      	ldr	r3, [r7, #32]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054a0:	4413      	add	r3, r2
 80054a2:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 80054a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054a6:	3301      	adds	r3, #1
 80054a8:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 80054aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ac:	00db      	lsls	r3, r3, #3
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	4413      	add	r3, r2
 80054b2:	627b      	str	r3, [r7, #36]	; 0x24
	/* Can only call once! */
	configASSERT( pxEnd == NULL );

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );

	while( pxHeapRegion->xSizeInBytes > 0 )
 80054b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f47f af7f 	bne.w	80053bc <vPortDefineHeapRegions+0x3c>
		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 80054be:	4a10      	ldr	r2, [pc, #64]	; (8005500 <vPortDefineHeapRegions+0x180>)
 80054c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 80054c4:	4a0f      	ldr	r2, [pc, #60]	; (8005504 <vPortDefineHeapRegions+0x184>)
 80054c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054c8:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 80054ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d109      	bne.n	80054e4 <vPortDefineHeapRegions+0x164>
 80054d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d4:	f383 8811 	msr	BASEPRI, r3
 80054d8:	f3bf 8f6f 	isb	sy
 80054dc:	f3bf 8f4f 	dsb	sy
 80054e0:	60bb      	str	r3, [r7, #8]
 80054e2:	e7fe      	b.n	80054e2 <vPortDefineHeapRegions+0x162>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80054e4:	4b08      	ldr	r3, [pc, #32]	; (8005508 <vPortDefineHeapRegions+0x188>)
 80054e6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80054ea:	601a      	str	r2, [r3, #0]
}
 80054ec:	373c      	adds	r7, #60	; 0x3c
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr
 80054f6:	bf00      	nop
 80054f8:	2000bbb4 	.word	0x2000bbb4
 80054fc:	2000bbac 	.word	0x2000bbac
 8005500:	2000bbbc 	.word	0x2000bbbc
 8005504:	2000bbb8 	.word	0x2000bbb8
 8005508:	2000bbc0 	.word	0x2000bbc0

0800550c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d109      	bne.n	8005534 <xQueueGenericReset+0x28>
 8005520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005524:	f383 8811 	msr	BASEPRI, r3
 8005528:	f3bf 8f6f 	isb	sy
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	60bb      	str	r3, [r7, #8]
 8005532:	e7fe      	b.n	8005532 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8005534:	f7ff fcc2 	bl	8004ebc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005540:	68f9      	ldr	r1, [r7, #12]
 8005542:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005544:	fb01 f303 	mul.w	r3, r1, r3
 8005548:	441a      	add	r2, r3
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005564:	3b01      	subs	r3, #1
 8005566:	68f9      	ldr	r1, [r7, #12]
 8005568:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800556a:	fb01 f303 	mul.w	r3, r1, r3
 800556e:	441a      	add	r2, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	22ff      	movs	r2, #255	; 0xff
 8005578:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	22ff      	movs	r2, #255	; 0xff
 8005580:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d114      	bne.n	80055b4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	691b      	ldr	r3, [r3, #16]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d01a      	beq.n	80055c8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	3310      	adds	r3, #16
 8005596:	4618      	mov	r0, r3
 8005598:	f001 fa2a 	bl	80069f0 <xTaskRemoveFromEventList>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d012      	beq.n	80055c8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80055a2:	4b0d      	ldr	r3, [pc, #52]	; (80055d8 <xQueueGenericReset+0xcc>)
 80055a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055a8:	601a      	str	r2, [r3, #0]
 80055aa:	f3bf 8f4f 	dsb	sy
 80055ae:	f3bf 8f6f 	isb	sy
 80055b2:	e009      	b.n	80055c8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	3310      	adds	r3, #16
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7ff fac9 	bl	8004b50 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	3324      	adds	r3, #36	; 0x24
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7ff fac4 	bl	8004b50 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80055c8:	f7ff fca6 	bl	8004f18 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80055cc:	2301      	movs	r3, #1
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	e000ed04 	.word	0xe000ed04

080055dc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80055dc:	b590      	push	{r4, r7, lr}
 80055de:	b08b      	sub	sp, #44	; 0x2c
 80055e0:	af02      	add	r7, sp, #8
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	4613      	mov	r3, r2
 80055e8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d109      	bne.n	8005604 <xQueueGenericCreate+0x28>
 80055f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f4:	f383 8811 	msr	BASEPRI, r3
 80055f8:	f3bf 8f6f 	isb	sy
 80055fc:	f3bf 8f4f 	dsb	sy
 8005600:	613b      	str	r3, [r7, #16]
 8005602:	e7fe      	b.n	8005602 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d102      	bne.n	8005610 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800560a:	2300      	movs	r3, #0
 800560c:	61fb      	str	r3, [r7, #28]
 800560e:	e004      	b.n	800561a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	fb02 f303 	mul.w	r3, r2, r3
 8005618:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	3350      	adds	r3, #80	; 0x50
 800561e:	4618      	mov	r0, r3
 8005620:	f7ff fd5e 	bl	80050e0 <pvPortMalloc>
 8005624:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00b      	beq.n	8005644 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	3350      	adds	r3, #80	; 0x50
 8005630:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005632:	79fc      	ldrb	r4, [r7, #7]
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	9300      	str	r3, [sp, #0]
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	68b9      	ldr	r1, [r7, #8]
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	4623      	mov	r3, r4
 8005640:	f000 f806 	bl	8005650 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8005644:	69bb      	ldr	r3, [r7, #24]
	}
 8005646:	4618      	mov	r0, r3
 8005648:	3724      	adds	r7, #36	; 0x24
 800564a:	46bd      	mov	sp, r7
 800564c:	bd90      	pop	{r4, r7, pc}
 800564e:	bf00      	nop

08005650 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
 800565c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d103      	bne.n	800566c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	69ba      	ldr	r2, [r7, #24]
 8005668:	601a      	str	r2, [r3, #0]
 800566a:	e002      	b.n	8005672 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	68ba      	ldr	r2, [r7, #8]
 800567c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800567e:	69b8      	ldr	r0, [r7, #24]
 8005680:	2101      	movs	r1, #1
 8005682:	f7ff ff43 	bl	800550c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	78fa      	ldrb	r2, [r7, #3]
 800568a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 800568e:	78fb      	ldrb	r3, [r7, #3]
 8005690:	2073      	movs	r0, #115	; 0x73
 8005692:	68f9      	ldr	r1, [r7, #12]
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	f00d fcb7 	bl	8013008 <SEGGER_SYSVIEW_RecordU32x3>
}
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d109      	bne.n	80056c4 <xQueueCreateCountingSemaphore+0x24>
 80056b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b4:	f383 8811 	msr	BASEPRI, r3
 80056b8:	f3bf 8f6f 	isb	sy
 80056bc:	f3bf 8f4f 	dsb	sy
 80056c0:	613b      	str	r3, [r7, #16]
 80056c2:	e7fe      	b.n	80056c2 <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d909      	bls.n	80056e0 <xQueueCreateCountingSemaphore+0x40>
 80056cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d0:	f383 8811 	msr	BASEPRI, r3
 80056d4:	f3bf 8f6f 	isb	sy
 80056d8:	f3bf 8f4f 	dsb	sy
 80056dc:	60fb      	str	r3, [r7, #12]
 80056de:	e7fe      	b.n	80056de <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	2100      	movs	r1, #0
 80056e4:	2202      	movs	r2, #2
 80056e6:	f7ff ff79 	bl	80055dc <xQueueGenericCreate>
 80056ea:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d002      	beq.n	80056f8 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	683a      	ldr	r2, [r7, #0]
 80056f6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80056f8:	697b      	ldr	r3, [r7, #20]
	}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3718      	adds	r7, #24
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop

08005704 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005704:	b590      	push	{r4, r7, lr}
 8005706:	b091      	sub	sp, #68	; 0x44
 8005708:	af02      	add	r7, sp, #8
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	607a      	str	r2, [r7, #4]
 8005710:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005712:	2300      	movs	r3, #0
 8005714:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800571a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800571c:	2b00      	cmp	r3, #0
 800571e:	d109      	bne.n	8005734 <xQueueGenericSend+0x30>
 8005720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005724:	f383 8811 	msr	BASEPRI, r3
 8005728:	f3bf 8f6f 	isb	sy
 800572c:	f3bf 8f4f 	dsb	sy
 8005730:	62bb      	str	r3, [r7, #40]	; 0x28
 8005732:	e7fe      	b.n	8005732 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d103      	bne.n	8005742 <xQueueGenericSend+0x3e>
 800573a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800573c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573e:	2b00      	cmp	r3, #0
 8005740:	d101      	bne.n	8005746 <xQueueGenericSend+0x42>
 8005742:	2301      	movs	r3, #1
 8005744:	e000      	b.n	8005748 <xQueueGenericSend+0x44>
 8005746:	2300      	movs	r3, #0
 8005748:	2b00      	cmp	r3, #0
 800574a:	d109      	bne.n	8005760 <xQueueGenericSend+0x5c>
 800574c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005750:	f383 8811 	msr	BASEPRI, r3
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	f3bf 8f4f 	dsb	sy
 800575c:	627b      	str	r3, [r7, #36]	; 0x24
 800575e:	e7fe      	b.n	800575e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	2b02      	cmp	r3, #2
 8005764:	d103      	bne.n	800576e <xQueueGenericSend+0x6a>
 8005766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800576a:	2b01      	cmp	r3, #1
 800576c:	d101      	bne.n	8005772 <xQueueGenericSend+0x6e>
 800576e:	2301      	movs	r3, #1
 8005770:	e000      	b.n	8005774 <xQueueGenericSend+0x70>
 8005772:	2300      	movs	r3, #0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d109      	bne.n	800578c <xQueueGenericSend+0x88>
 8005778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800577c:	f383 8811 	msr	BASEPRI, r3
 8005780:	f3bf 8f6f 	isb	sy
 8005784:	f3bf 8f4f 	dsb	sy
 8005788:	623b      	str	r3, [r7, #32]
 800578a:	e7fe      	b.n	800578a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800578c:	f001 fb66 	bl	8006e5c <xTaskGetSchedulerState>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d102      	bne.n	800579c <xQueueGenericSend+0x98>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d101      	bne.n	80057a0 <xQueueGenericSend+0x9c>
 800579c:	2301      	movs	r3, #1
 800579e:	e000      	b.n	80057a2 <xQueueGenericSend+0x9e>
 80057a0:	2300      	movs	r3, #0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d109      	bne.n	80057ba <xQueueGenericSend+0xb6>
 80057a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057aa:	f383 8811 	msr	BASEPRI, r3
 80057ae:	f3bf 8f6f 	isb	sy
 80057b2:	f3bf 8f4f 	dsb	sy
 80057b6:	61fb      	str	r3, [r7, #28]
 80057b8:	e7fe      	b.n	80057b8 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80057ba:	f7ff fb7f 	bl	8004ebc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d302      	bcc.n	80057d0 <xQueueGenericSend+0xcc>
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b02      	cmp	r3, #2
 80057ce:	d136      	bne.n	800583e <xQueueGenericSend+0x13a>
			{
				traceQUEUE_SEND( pxQueue );
 80057d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d2:	4618      	mov	r0, r3
 80057d4:	f00e f948 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 80057d8:	4601      	mov	r1, r0
 80057da:	68ba      	ldr	r2, [r7, #8]
 80057dc:	687c      	ldr	r4, [r7, #4]
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	9300      	str	r3, [sp, #0]
 80057e2:	205a      	movs	r0, #90	; 0x5a
 80057e4:	4623      	mov	r3, r4
 80057e6:	f00e fb81 	bl	8013eec <SYSVIEW_RecordU32x4>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80057ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057ec:	68b9      	ldr	r1, [r7, #8]
 80057ee:	683a      	ldr	r2, [r7, #0]
 80057f0:	f000 fa50 	bl	8005c94 <prvCopyDataToQueue>
 80057f4:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d010      	beq.n	8005820 <xQueueGenericSend+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005800:	3324      	adds	r3, #36	; 0x24
 8005802:	4618      	mov	r0, r3
 8005804:	f001 f8f4 	bl	80069f0 <xTaskRemoveFromEventList>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d013      	beq.n	8005836 <xQueueGenericSend+0x132>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800580e:	4b4f      	ldr	r3, [pc, #316]	; (800594c <xQueueGenericSend+0x248>)
 8005810:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005814:	601a      	str	r2, [r3, #0]
 8005816:	f3bf 8f4f 	dsb	sy
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	e00a      	b.n	8005836 <xQueueGenericSend+0x132>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005822:	2b00      	cmp	r3, #0
 8005824:	d007      	beq.n	8005836 <xQueueGenericSend+0x132>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005826:	4b49      	ldr	r3, [pc, #292]	; (800594c <xQueueGenericSend+0x248>)
 8005828:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800582c:	601a      	str	r2, [r3, #0]
 800582e:	f3bf 8f4f 	dsb	sy
 8005832:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005836:	f7ff fb6f 	bl	8004f18 <vPortExitCritical>
				return pdPASS;
 800583a:	2301      	movs	r3, #1
 800583c:	e081      	b.n	8005942 <xQueueGenericSend+0x23e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d110      	bne.n	8005866 <xQueueGenericSend+0x162>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005844:	f7ff fb68 	bl	8004f18 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 8005848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800584a:	4618      	mov	r0, r3
 800584c:	f00e f90c 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 8005850:	4601      	mov	r1, r0
 8005852:	68ba      	ldr	r2, [r7, #8]
 8005854:	687c      	ldr	r4, [r7, #4]
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	9300      	str	r3, [sp, #0]
 800585a:	205a      	movs	r0, #90	; 0x5a
 800585c:	4623      	mov	r3, r4
 800585e:	f00e fb45 	bl	8013eec <SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 8005862:	2300      	movs	r3, #0
 8005864:	e06d      	b.n	8005942 <xQueueGenericSend+0x23e>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005868:	2b00      	cmp	r3, #0
 800586a:	d106      	bne.n	800587a <xQueueGenericSend+0x176>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800586c:	f107 0314 	add.w	r3, r7, #20
 8005870:	4618      	mov	r0, r3
 8005872:	f001 f991 	bl	8006b98 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005876:	2301      	movs	r3, #1
 8005878:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800587a:	f7ff fb4d 	bl	8004f18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800587e:	f000 fdeb 	bl	8006458 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005882:	f7ff fb1b 	bl	8004ebc <vPortEnterCritical>
 8005886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005888:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800588c:	b2db      	uxtb	r3, r3
 800588e:	b25b      	sxtb	r3, r3
 8005890:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005894:	d103      	bne.n	800589e <xQueueGenericSend+0x19a>
 8005896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800589e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	b25b      	sxtb	r3, r3
 80058a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058ac:	d103      	bne.n	80058b6 <xQueueGenericSend+0x1b2>
 80058ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058b6:	f7ff fb2f 	bl	8004f18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058ba:	f107 0214 	add.w	r2, r7, #20
 80058be:	1d3b      	adds	r3, r7, #4
 80058c0:	4610      	mov	r0, r2
 80058c2:	4619      	mov	r1, r3
 80058c4:	f001 f98a 	bl	8006bdc <xTaskCheckForTimeOut>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d124      	bne.n	8005918 <xQueueGenericSend+0x214>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80058ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80058d0:	f000 fada 	bl	8005e88 <prvIsQueueFull>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d018      	beq.n	800590c <xQueueGenericSend+0x208>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80058da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058dc:	f103 0210 	add.w	r2, r3, #16
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4610      	mov	r0, r2
 80058e4:	4619      	mov	r1, r3
 80058e6:	f001 f827 	bl	8006938 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80058ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80058ec:	f000 fa64 	bl	8005db8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80058f0:	f000 fdc0 	bl	8006474 <xTaskResumeAll>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d122      	bne.n	8005940 <xQueueGenericSend+0x23c>
				{
					portYIELD_WITHIN_API();
 80058fa:	4b14      	ldr	r3, [pc, #80]	; (800594c <xQueueGenericSend+0x248>)
 80058fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005900:	601a      	str	r2, [r3, #0]
 8005902:	f3bf 8f4f 	dsb	sy
 8005906:	f3bf 8f6f 	isb	sy
 800590a:	e019      	b.n	8005940 <xQueueGenericSend+0x23c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800590c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800590e:	f000 fa53 	bl	8005db8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005912:	f000 fdaf 	bl	8006474 <xTaskResumeAll>
 8005916:	e750      	b.n	80057ba <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005918:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800591a:	f000 fa4d 	bl	8005db8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800591e:	f000 fda9 	bl	8006474 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8005922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005924:	4618      	mov	r0, r3
 8005926:	f00e f89f 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 800592a:	4601      	mov	r1, r0
 800592c:	68ba      	ldr	r2, [r7, #8]
 800592e:	687c      	ldr	r4, [r7, #4]
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	9300      	str	r3, [sp, #0]
 8005934:	205a      	movs	r0, #90	; 0x5a
 8005936:	4623      	mov	r3, r4
 8005938:	f00e fad8 	bl	8013eec <SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 800593c:	2300      	movs	r3, #0
 800593e:	e000      	b.n	8005942 <xQueueGenericSend+0x23e>
		}
	}
 8005940:	e73b      	b.n	80057ba <xQueueGenericSend+0xb6>
}
 8005942:	4618      	mov	r0, r3
 8005944:	373c      	adds	r7, #60	; 0x3c
 8005946:	46bd      	mov	sp, r7
 8005948:	bd90      	pop	{r4, r7, pc}
 800594a:	bf00      	nop
 800594c:	e000ed04 	.word	0xe000ed04

08005950 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8005950:	b5b0      	push	{r4, r5, r7, lr}
 8005952:	b090      	sub	sp, #64	; 0x40
 8005954:	af02      	add	r7, sp, #8
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	607a      	str	r2, [r7, #4]
 800595c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800595e:	2300      	movs	r3, #0
 8005960:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005968:	2b00      	cmp	r3, #0
 800596a:	d109      	bne.n	8005980 <xQueueGenericReceive+0x30>
 800596c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	627b      	str	r3, [r7, #36]	; 0x24
 800597e:	e7fe      	b.n	800597e <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d103      	bne.n	800598e <xQueueGenericReceive+0x3e>
 8005986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598a:	2b00      	cmp	r3, #0
 800598c:	d101      	bne.n	8005992 <xQueueGenericReceive+0x42>
 800598e:	2301      	movs	r3, #1
 8005990:	e000      	b.n	8005994 <xQueueGenericReceive+0x44>
 8005992:	2300      	movs	r3, #0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d109      	bne.n	80059ac <xQueueGenericReceive+0x5c>
 8005998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800599c:	f383 8811 	msr	BASEPRI, r3
 80059a0:	f3bf 8f6f 	isb	sy
 80059a4:	f3bf 8f4f 	dsb	sy
 80059a8:	623b      	str	r3, [r7, #32]
 80059aa:	e7fe      	b.n	80059aa <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80059ac:	f001 fa56 	bl	8006e5c <xTaskGetSchedulerState>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d102      	bne.n	80059bc <xQueueGenericReceive+0x6c>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d101      	bne.n	80059c0 <xQueueGenericReceive+0x70>
 80059bc:	2301      	movs	r3, #1
 80059be:	e000      	b.n	80059c2 <xQueueGenericReceive+0x72>
 80059c0:	2300      	movs	r3, #0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d109      	bne.n	80059da <xQueueGenericReceive+0x8a>
 80059c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ca:	f383 8811 	msr	BASEPRI, r3
 80059ce:	f3bf 8f6f 	isb	sy
 80059d2:	f3bf 8f4f 	dsb	sy
 80059d6:	61fb      	str	r3, [r7, #28]
 80059d8:	e7fe      	b.n	80059d8 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80059da:	f7ff fa6f 	bl	8004ebc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e2:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d06a      	beq.n	8005ac0 <xQueueGenericReceive+0x170>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80059ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80059f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80059f2:	68b9      	ldr	r1, [r7, #8]
 80059f4:	f000 f9ba 	bl	8005d6c <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d133      	bne.n	8005a66 <xQueueGenericReceive+0x116>
				{
					traceQUEUE_RECEIVE( pxQueue );
 80059fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a00:	4618      	mov	r0, r3
 8005a02:	f00e f831 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 8005a06:	4605      	mov	r5, r0
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f00e f82c 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 8005a10:	4602      	mov	r2, r0
 8005a12:	687c      	ldr	r4, [r7, #4]
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	205c      	movs	r0, #92	; 0x5c
 8005a1a:	4629      	mov	r1, r5
 8005a1c:	4623      	mov	r3, r4
 8005a1e:	f00e fa65 	bl	8013eec <SYSVIEW_RecordU32x4>

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8005a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a24:	1e5a      	subs	r2, r3, #1
 8005a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a28:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d104      	bne.n	8005a3c <xQueueGenericReceive+0xec>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8005a32:	f001 fb4f 	bl	80070d4 <pvTaskIncrementMutexHeldCount>
 8005a36:	4602      	mov	r2, r0
 8005a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a3a:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a3e:	691b      	ldr	r3, [r3, #16]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d039      	beq.n	8005ab8 <xQueueGenericReceive+0x168>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a46:	3310      	adds	r3, #16
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f000 ffd1 	bl	80069f0 <xTaskRemoveFromEventList>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d031      	beq.n	8005ab8 <xQueueGenericReceive+0x168>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8005a54:	4b6c      	ldr	r3, [pc, #432]	; (8005c08 <xQueueGenericReceive+0x2b8>)
 8005a56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a5a:	601a      	str	r2, [r3, #0]
 8005a5c:	f3bf 8f4f 	dsb	sy
 8005a60:	f3bf 8f6f 	isb	sy
 8005a64:	e028      	b.n	8005ab8 <xQueueGenericReceive+0x168>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					traceQUEUE_PEEK( pxQueue );
 8005a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f00d fffd 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 8005a6e:	4605      	mov	r5, r0
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f00d fff8 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	687c      	ldr	r4, [r7, #4]
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	205c      	movs	r0, #92	; 0x5c
 8005a82:	4629      	mov	r1, r5
 8005a84:	4623      	mov	r3, r4
 8005a86:	f00e fa31 	bl	8013eec <SYSVIEW_RecordU32x4>

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a8e:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d00f      	beq.n	8005ab8 <xQueueGenericReceive+0x168>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a9a:	3324      	adds	r3, #36	; 0x24
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f000 ffa7 	bl	80069f0 <xTaskRemoveFromEventList>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d007      	beq.n	8005ab8 <xQueueGenericReceive+0x168>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8005aa8:	4b57      	ldr	r3, [pc, #348]	; (8005c08 <xQueueGenericReceive+0x2b8>)
 8005aaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005aae:	601a      	str	r2, [r3, #0]
 8005ab0:	f3bf 8f4f 	dsb	sy
 8005ab4:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8005ab8:	f7ff fa2e 	bl	8004f18 <vPortExitCritical>
				return pdPASS;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e09e      	b.n	8005bfe <xQueueGenericReceive+0x2ae>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d115      	bne.n	8005af2 <xQueueGenericReceive+0x1a2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ac6:	f7ff fa27 	bl	8004f18 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8005aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005acc:	4618      	mov	r0, r3
 8005ace:	f00d ffcb 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 8005ad2:	4605      	mov	r5, r0
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f00d ffc6 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 8005adc:	4602      	mov	r2, r0
 8005ade:	687c      	ldr	r4, [r7, #4]
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	205c      	movs	r0, #92	; 0x5c
 8005ae6:	4629      	mov	r1, r5
 8005ae8:	4623      	mov	r3, r4
 8005aea:	f00e f9ff 	bl	8013eec <SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 8005aee:	2300      	movs	r3, #0
 8005af0:	e085      	b.n	8005bfe <xQueueGenericReceive+0x2ae>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005af2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d106      	bne.n	8005b06 <xQueueGenericReceive+0x1b6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8005af8:	f107 0314 	add.w	r3, r7, #20
 8005afc:	4618      	mov	r0, r3
 8005afe:	f001 f84b 	bl	8006b98 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b02:	2301      	movs	r3, #1
 8005b04:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b06:	f7ff fa07 	bl	8004f18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b0a:	f000 fca5 	bl	8006458 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b0e:	f7ff f9d5 	bl	8004ebc <vPortEnterCritical>
 8005b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	b25b      	sxtb	r3, r3
 8005b1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b20:	d103      	bne.n	8005b2a <xQueueGenericReceive+0x1da>
 8005b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	b25b      	sxtb	r3, r3
 8005b34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b38:	d103      	bne.n	8005b42 <xQueueGenericReceive+0x1f2>
 8005b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b42:	f7ff f9e9 	bl	8004f18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b46:	f107 0214 	add.w	r2, r7, #20
 8005b4a:	1d3b      	adds	r3, r7, #4
 8005b4c:	4610      	mov	r0, r2
 8005b4e:	4619      	mov	r1, r3
 8005b50:	f001 f844 	bl	8006bdc <xTaskCheckForTimeOut>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d131      	bne.n	8005bbe <xQueueGenericReceive+0x26e>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005b5c:	f000 f97e 	bl	8005e5c <prvIsQueueEmpty>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d025      	beq.n	8005bb2 <xQueueGenericReceive+0x262>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d108      	bne.n	8005b80 <xQueueGenericReceive+0x230>
					{
						taskENTER_CRITICAL();
 8005b6e:	f7ff f9a5 	bl	8004ebc <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8005b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	4618      	mov	r0, r3
 8005b78:	f001 f98e 	bl	8006e98 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8005b7c:	f7ff f9cc 	bl	8004f18 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b82:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4610      	mov	r0, r2
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	f000 fed4 	bl	8006938 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005b90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005b92:	f000 f911 	bl	8005db8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005b96:	f000 fc6d 	bl	8006474 <xTaskResumeAll>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d12d      	bne.n	8005bfc <xQueueGenericReceive+0x2ac>
				{
					portYIELD_WITHIN_API();
 8005ba0:	4b19      	ldr	r3, [pc, #100]	; (8005c08 <xQueueGenericReceive+0x2b8>)
 8005ba2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ba6:	601a      	str	r2, [r3, #0]
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	f3bf 8f6f 	isb	sy
 8005bb0:	e024      	b.n	8005bfc <xQueueGenericReceive+0x2ac>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005bb2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005bb4:	f000 f900 	bl	8005db8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005bb8:	f000 fc5c 	bl	8006474 <xTaskResumeAll>
 8005bbc:	e70d      	b.n	80059da <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8005bbe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005bc0:	f000 f8fa 	bl	8005db8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005bc4:	f000 fc56 	bl	8006474 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005bc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005bca:	f000 f947 	bl	8005e5c <prvIsQueueEmpty>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d013      	beq.n	8005bfc <xQueueGenericReceive+0x2ac>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8005bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f00d ff46 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 8005bdc:	4605      	mov	r5, r0
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	4618      	mov	r0, r3
 8005be2:	f00d ff41 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 8005be6:	4602      	mov	r2, r0
 8005be8:	687c      	ldr	r4, [r7, #4]
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	9300      	str	r3, [sp, #0]
 8005bee:	205c      	movs	r0, #92	; 0x5c
 8005bf0:	4629      	mov	r1, r5
 8005bf2:	4623      	mov	r3, r4
 8005bf4:	f00e f97a 	bl	8013eec <SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	e000      	b.n	8005bfe <xQueueGenericReceive+0x2ae>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005bfc:	e6ed      	b.n	80059da <xQueueGenericReceive+0x8a>
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3738      	adds	r7, #56	; 0x38
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bdb0      	pop	{r4, r5, r7, pc}
 8005c06:	bf00      	nop
 8005c08:	e000ed04 	.word	0xe000ed04

08005c0c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d109      	bne.n	8005c2e <uxQueueMessagesWaiting+0x22>
 8005c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c1e:	f383 8811 	msr	BASEPRI, r3
 8005c22:	f3bf 8f6f 	isb	sy
 8005c26:	f3bf 8f4f 	dsb	sy
 8005c2a:	60bb      	str	r3, [r7, #8]
 8005c2c:	e7fe      	b.n	8005c2c <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 8005c2e:	f7ff f945 	bl	8004ebc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c36:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8005c38:	f7ff f96e 	bl	8004f18 <vPortExitCritical>

	return uxReturn;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3710      	adds	r7, #16
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop

08005c48 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d109      	bne.n	8005c6e <vQueueDelete+0x26>
 8005c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c5e:	f383 8811 	msr	BASEPRI, r3
 8005c62:	f3bf 8f6f 	isb	sy
 8005c66:	f3bf 8f4f 	dsb	sy
 8005c6a:	60bb      	str	r3, [r7, #8]
 8005c6c:	e7fe      	b.n	8005c6c <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	4618      	mov	r0, r3
 8005c72:	f00d fef9 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 8005c76:	4603      	mov	r3, r0
 8005c78:	205f      	movs	r0, #95	; 0x5f
 8005c7a:	4619      	mov	r1, r3
 8005c7c:	f00d f930 	bl	8012ee0 <SEGGER_SYSVIEW_RecordU32>

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8005c80:	68f8      	ldr	r0, [r7, #12]
 8005c82:	f000 f949 	bl	8005f18 <vQueueUnregisterQueue>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f7ff faca 	bl	8005220 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop

08005c94 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b086      	sub	sp, #24
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	60b9      	str	r1, [r7, #8]
 8005c9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ca8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d10d      	bne.n	8005cce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d14f      	bne.n	8005d5a <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f001 f966 	bl	8006f90 <xTaskPriorityDisinherit>
 8005cc4:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	605a      	str	r2, [r3, #4]
 8005ccc:	e045      	b.n	8005d5a <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d11a      	bne.n	8005d0a <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	689a      	ldr	r2, [r3, #8]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cdc:	4610      	mov	r0, r2
 8005cde:	68b9      	ldr	r1, [r7, #8]
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	f00b fa05 	bl	80110f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	689a      	ldr	r2, [r3, #8]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cee:	441a      	add	r2, r3
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	689a      	ldr	r2, [r3, #8]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d32c      	bcc.n	8005d5a <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	609a      	str	r2, [r3, #8]
 8005d08:	e027      	b.n	8005d5a <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	68da      	ldr	r2, [r3, #12]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d12:	4610      	mov	r0, r2
 8005d14:	68b9      	ldr	r1, [r7, #8]
 8005d16:	461a      	mov	r2, r3
 8005d18:	f00b f9ea 	bl	80110f0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	68da      	ldr	r2, [r3, #12]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d24:	425b      	negs	r3, r3
 8005d26:	441a      	add	r2, r3
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	68da      	ldr	r2, [r3, #12]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d207      	bcs.n	8005d48 <prvCopyDataToQueue+0xb4>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	685a      	ldr	r2, [r3, #4]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d40:	425b      	negs	r3, r3
 8005d42:	441a      	add	r2, r3
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b02      	cmp	r3, #2
 8005d4c:	d105      	bne.n	8005d5a <prvCopyDataToQueue+0xc6>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d002      	beq.n	8005d5a <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	3b01      	subs	r3, #1
 8005d58:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	1c5a      	adds	r2, r3, #1
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005d62:	697b      	ldr	r3, [r7, #20]
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3718      	adds	r7, #24
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}

08005d6c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d019      	beq.n	8005db2 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	68da      	ldr	r2, [r3, #12]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d86:	441a      	add	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	68da      	ldr	r2, [r3, #12]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d303      	bcc.n	8005da0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68da      	ldr	r2, [r3, #12]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da8:	6838      	ldr	r0, [r7, #0]
 8005daa:	4611      	mov	r1, r2
 8005dac:	461a      	mov	r2, r3
 8005dae:	f00b f99f 	bl	80110f0 <memcpy>
	}
}
 8005db2:	3708      	adds	r7, #8
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005dc0:	f7ff f87c 	bl	8004ebc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005dca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005dcc:	e013      	b.n	8005df6 <prvUnlockQueue+0x3e>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00a      	beq.n	8005dec <prvUnlockQueue+0x34>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	3324      	adds	r3, #36	; 0x24
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f000 fe08 	bl	80069f0 <xTaskRemoveFromEventList>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d003      	beq.n	8005dee <prvUnlockQueue+0x36>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005de6:	f000 ff57 	bl	8006c98 <vTaskMissedYield>
 8005dea:	e000      	b.n	8005dee <prvUnlockQueue+0x36>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
 8005dec:	e007      	b.n	8005dfe <prvUnlockQueue+0x46>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005dee:	7bfb      	ldrb	r3, [r7, #15]
 8005df0:	3b01      	subs	r3, #1
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	73fb      	strb	r3, [r7, #15]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	dce7      	bgt.n	8005dce <prvUnlockQueue+0x16>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	22ff      	movs	r2, #255	; 0xff
 8005e02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005e06:	f7ff f887 	bl	8004f18 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005e0a:	f7ff f857 	bl	8004ebc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e14:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e16:	e013      	b.n	8005e40 <prvUnlockQueue+0x88>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	691b      	ldr	r3, [r3, #16]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d00e      	beq.n	8005e3e <prvUnlockQueue+0x86>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	3310      	adds	r3, #16
 8005e24:	4618      	mov	r0, r3
 8005e26:	f000 fde3 	bl	80069f0 <xTaskRemoveFromEventList>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d001      	beq.n	8005e34 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005e30:	f000 ff32 	bl	8006c98 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005e34:	7bbb      	ldrb	r3, [r7, #14]
 8005e36:	3b01      	subs	r3, #1
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	73bb      	strb	r3, [r7, #14]
 8005e3c:	e000      	b.n	8005e40 <prvUnlockQueue+0x88>
			}
			else
			{
				break;
 8005e3e:	e003      	b.n	8005e48 <prvUnlockQueue+0x90>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	dce7      	bgt.n	8005e18 <prvUnlockQueue+0x60>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	22ff      	movs	r2, #255	; 0xff
 8005e4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005e50:	f7ff f862 	bl	8004f18 <vPortExitCritical>
}
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop

08005e5c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e64:	f7ff f82a 	bl	8004ebc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d102      	bne.n	8005e76 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005e70:	2301      	movs	r3, #1
 8005e72:	60fb      	str	r3, [r7, #12]
 8005e74:	e001      	b.n	8005e7a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005e76:	2300      	movs	r3, #0
 8005e78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e7a:	f7ff f84d 	bl	8004f18 <vPortExitCritical>

	return xReturn;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e90:	f7ff f814 	bl	8004ebc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d102      	bne.n	8005ea6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	60fb      	str	r3, [r7, #12]
 8005ea4:	e001      	b.n	8005eaa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005eaa:	f7ff f835 	bl	8004f18 <vPortExitCritical>

	return xReturn;
 8005eae:	68fb      	ldr	r3, [r7, #12]
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3710      	adds	r7, #16
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	60fb      	str	r3, [r7, #12]
 8005ec6:	e01f      	b.n	8005f08 <vQueueAddToRegistry+0x50>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005ec8:	4a12      	ldr	r2, [pc, #72]	; (8005f14 <vQueueAddToRegistry+0x5c>)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d116      	bne.n	8005f02 <vQueueAddToRegistry+0x4a>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005ed4:	490f      	ldr	r1, [pc, #60]	; (8005f14 <vQueueAddToRegistry+0x5c>)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	683a      	ldr	r2, [r7, #0]
 8005eda:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005ede:	4a0d      	ldr	r2, [pc, #52]	; (8005f14 <vQueueAddToRegistry+0x5c>)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	00db      	lsls	r3, r3, #3
 8005ee4:	4413      	add	r3, r2
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f00d fdbb 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	2071      	movs	r0, #113	; 0x71
 8005ef8:	4611      	mov	r1, r2
 8005efa:	461a      	mov	r2, r3
 8005efc:	f00d f82c 	bl	8012f58 <SEGGER_SYSVIEW_RecordU32x2>
				break;
 8005f00:	e005      	b.n	8005f0e <vQueueAddToRegistry+0x56>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	3301      	adds	r3, #1
 8005f06:	60fb      	str	r3, [r7, #12]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2b07      	cmp	r3, #7
 8005f0c:	d9dc      	bls.n	8005ec8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	2000d08c 	.word	0x2000d08c

08005f18 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8005f18:	b480      	push	{r7}
 8005f1a:	b085      	sub	sp, #20
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005f20:	2300      	movs	r3, #0
 8005f22:	60fb      	str	r3, [r7, #12]
 8005f24:	e016      	b.n	8005f54 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8005f26:	4a0f      	ldr	r2, [pc, #60]	; (8005f64 <vQueueUnregisterQueue+0x4c>)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	00db      	lsls	r3, r3, #3
 8005f2c:	4413      	add	r3, r2
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d10b      	bne.n	8005f4e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8005f36:	4a0b      	ldr	r2, [pc, #44]	; (8005f64 <vQueueUnregisterQueue+0x4c>)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8005f40:	4a08      	ldr	r2, [pc, #32]	; (8005f64 <vQueueUnregisterQueue+0x4c>)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	00db      	lsls	r3, r3, #3
 8005f46:	4413      	add	r3, r2
 8005f48:	2200      	movs	r2, #0
 8005f4a:	605a      	str	r2, [r3, #4]
				break;
 8005f4c:	e005      	b.n	8005f5a <vQueueUnregisterQueue+0x42>
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	3301      	adds	r3, #1
 8005f52:	60fb      	str	r3, [r7, #12]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2b07      	cmp	r3, #7
 8005f58:	d9e5      	bls.n	8005f26 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005f5a:	3714      	adds	r7, #20
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr
 8005f64:	2000d08c 	.word	0x2000d08c

08005f68 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b08c      	sub	sp, #48	; 0x30
 8005f6c:	af04      	add	r7, sp, #16
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	603b      	str	r3, [r7, #0]
 8005f74:	4613      	mov	r3, r2
 8005f76:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f78:	88fb      	ldrh	r3, [r7, #6]
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7ff f8af 	bl	80050e0 <pvPortMalloc>
 8005f82:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d00e      	beq.n	8005fa8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005f8a:	206c      	movs	r0, #108	; 0x6c
 8005f8c:	f7ff f8a8 	bl	80050e0 <pvPortMalloc>
 8005f90:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d003      	beq.n	8005fa0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	631a      	str	r2, [r3, #48]	; 0x30
 8005f9e:	e005      	b.n	8005fac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005fa0:	6978      	ldr	r0, [r7, #20]
 8005fa2:	f7ff f93d 	bl	8005220 <vPortFree>
 8005fa6:	e001      	b.n	8005fac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d013      	beq.n	8005fda <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005fb2:	88fa      	ldrh	r2, [r7, #6]
 8005fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb6:	9300      	str	r3, [sp, #0]
 8005fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fba:	9301      	str	r3, [sp, #4]
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	9302      	str	r3, [sp, #8]
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	9303      	str	r3, [sp, #12]
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	68b9      	ldr	r1, [r7, #8]
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	f000 f80f 	bl	8005fec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005fce:	69f8      	ldr	r0, [r7, #28]
 8005fd0:	f000 f8a4 	bl	800611c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	61bb      	str	r3, [r7, #24]
 8005fd8:	e002      	b.n	8005fe0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005fda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005fde:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005fe0:	69bb      	ldr	r3, [r7, #24]
	}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3720      	adds	r7, #32
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop

08005fec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b088      	sub	sp, #32
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
 8005ff8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ffc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	4610      	mov	r0, r2
 8006004:	21a5      	movs	r1, #165	; 0xa5
 8006006:	461a      	mov	r2, r3
 8006008:	f00b f972 	bl	80112f0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800600c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800600e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006010:	6879      	ldr	r1, [r7, #4]
 8006012:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8006016:	440b      	add	r3, r1
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	4413      	add	r3, r2
 800601c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	f023 0307 	bic.w	r3, r3, #7
 8006024:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	f003 0307 	and.w	r3, r3, #7
 800602c:	2b00      	cmp	r3, #0
 800602e:	d009      	beq.n	8006044 <prvInitialiseNewTask+0x58>
 8006030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006034:	f383 8811 	msr	BASEPRI, r3
 8006038:	f3bf 8f6f 	isb	sy
 800603c:	f3bf 8f4f 	dsb	sy
 8006040:	617b      	str	r3, [r7, #20]
 8006042:	e7fe      	b.n	8006042 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006044:	2300      	movs	r3, #0
 8006046:	61fb      	str	r3, [r7, #28]
 8006048:	e013      	b.n	8006072 <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	4413      	add	r3, r2
 8006050:	7819      	ldrb	r1, [r3, #0]
 8006052:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	4413      	add	r3, r2
 8006058:	3330      	adds	r3, #48	; 0x30
 800605a:	460a      	mov	r2, r1
 800605c:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800605e:	68ba      	ldr	r2, [r7, #8]
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	4413      	add	r3, r2
 8006064:	781b      	ldrb	r3, [r3, #0]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d100      	bne.n	800606c <prvInitialiseNewTask+0x80>
		{
			break;
 800606a:	e005      	b.n	8006078 <prvInitialiseNewTask+0x8c>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	3301      	adds	r3, #1
 8006070:	61fb      	str	r3, [r7, #28]
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	2b0f      	cmp	r3, #15
 8006076:	d9e8      	bls.n	800604a <prvInitialiseNewTask+0x5e>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800607a:	2200      	movs	r2, #0
 800607c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006082:	2b06      	cmp	r3, #6
 8006084:	d901      	bls.n	800608a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006086:	2306      	movs	r3, #6
 8006088:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800608a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800608c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800608e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006092:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006094:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006098:	2200      	movs	r2, #0
 800609a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800609c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800609e:	3304      	adds	r3, #4
 80060a0:	4618      	mov	r0, r3
 80060a2:	f7fe fd75 	bl	8004b90 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80060a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060a8:	3318      	adds	r3, #24
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7fe fd70 	bl	8004b90 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80060b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060b4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b8:	f1c3 0207 	rsb	r2, r3, #7
 80060bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060be:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80060c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060c4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 80060c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c8:	2200      	movs	r2, #0
 80060ca:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif

	#if( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )
	{
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 80060cc:	2300      	movs	r3, #0
 80060ce:	61fb      	str	r3, [r7, #28]
 80060d0:	e009      	b.n	80060e6 <prvInitialiseNewTask+0xfa>
		{
			pxNewTCB->pvThreadLocalStoragePointers[ x ] = NULL;
 80060d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	3314      	adds	r3, #20
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	4413      	add	r3, r2
 80060dc:	2200      	movs	r2, #0
 80060de:	605a      	str	r2, [r3, #4]
	}
	#endif

	#if( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )
	{
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	3301      	adds	r3, #1
 80060e4:	61fb      	str	r3, [r7, #28]
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	2b02      	cmp	r3, #2
 80060ea:	d9f2      	bls.n	80060d2 <prvInitialiseNewTask+0xe6>
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80060ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ee:	2200      	movs	r2, #0
 80060f0:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80060f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80060fa:	69b8      	ldr	r0, [r7, #24]
 80060fc:	68f9      	ldr	r1, [r7, #12]
 80060fe:	683a      	ldr	r2, [r7, #0]
 8006100:	f7fe fdd8 	bl	8004cb4 <pxPortInitialiseStack>
 8006104:	4602      	mov	r2, r0
 8006106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006108:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800610a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800610c:	2b00      	cmp	r3, #0
 800610e:	d002      	beq.n	8006116 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006112:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006114:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006116:	3720      	adds	r7, #32
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800611c:	b5b0      	push	{r4, r5, r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af02      	add	r7, sp, #8
 8006122:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006124:	f7fe feca 	bl	8004ebc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006128:	4b3c      	ldr	r3, [pc, #240]	; (800621c <prvAddNewTaskToReadyList+0x100>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	3301      	adds	r3, #1
 800612e:	4a3b      	ldr	r2, [pc, #236]	; (800621c <prvAddNewTaskToReadyList+0x100>)
 8006130:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006132:	4b3b      	ldr	r3, [pc, #236]	; (8006220 <prvAddNewTaskToReadyList+0x104>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d109      	bne.n	800614e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800613a:	4a39      	ldr	r2, [pc, #228]	; (8006220 <prvAddNewTaskToReadyList+0x104>)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006140:	4b36      	ldr	r3, [pc, #216]	; (800621c <prvAddNewTaskToReadyList+0x100>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b01      	cmp	r3, #1
 8006146:	d110      	bne.n	800616a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006148:	f000 fdcc 	bl	8006ce4 <prvInitialiseTaskLists>
 800614c:	e00d      	b.n	800616a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800614e:	4b35      	ldr	r3, [pc, #212]	; (8006224 <prvAddNewTaskToReadyList+0x108>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d109      	bne.n	800616a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006156:	4b32      	ldr	r3, [pc, #200]	; (8006220 <prvAddNewTaskToReadyList+0x104>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006160:	429a      	cmp	r2, r3
 8006162:	d802      	bhi.n	800616a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006164:	4a2e      	ldr	r2, [pc, #184]	; (8006220 <prvAddNewTaskToReadyList+0x104>)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800616a:	4b2f      	ldr	r3, [pc, #188]	; (8006228 <prvAddNewTaskToReadyList+0x10c>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	3301      	adds	r3, #1
 8006170:	4a2d      	ldr	r2, [pc, #180]	; (8006228 <prvAddNewTaskToReadyList+0x10c>)
 8006172:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006174:	4b2c      	ldr	r3, [pc, #176]	; (8006228 <prvAddNewTaskToReadyList+0x10c>)
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d016      	beq.n	80061b0 <prvAddNewTaskToReadyList+0x94>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4618      	mov	r0, r3
 8006186:	f00d fb05 	bl	8013794 <SEGGER_SYSVIEW_OnTaskCreate>
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800619a:	461d      	mov	r5, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	461c      	mov	r4, r3
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a6:	1ae3      	subs	r3, r4, r3
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	462b      	mov	r3, r5
 80061ac:	f00d fe18 	bl	8013de0 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4618      	mov	r0, r3
 80061b4:	f00d fb72 	bl	801389c <SEGGER_SYSVIEW_OnTaskStartReady>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061bc:	461a      	mov	r2, r3
 80061be:	2301      	movs	r3, #1
 80061c0:	fa03 f202 	lsl.w	r2, r3, r2
 80061c4:	4b19      	ldr	r3, [pc, #100]	; (800622c <prvAddNewTaskToReadyList+0x110>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	4a18      	ldr	r2, [pc, #96]	; (800622c <prvAddNewTaskToReadyList+0x110>)
 80061cc:	6013      	str	r3, [r2, #0]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061d2:	4613      	mov	r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4413      	add	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4a15      	ldr	r2, [pc, #84]	; (8006230 <prvAddNewTaskToReadyList+0x114>)
 80061dc:	441a      	add	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	3304      	adds	r3, #4
 80061e2:	4610      	mov	r0, r2
 80061e4:	4619      	mov	r1, r3
 80061e6:	f7fe fcdf 	bl	8004ba8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80061ea:	f7fe fe95 	bl	8004f18 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80061ee:	4b0d      	ldr	r3, [pc, #52]	; (8006224 <prvAddNewTaskToReadyList+0x108>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00e      	beq.n	8006214 <prvAddNewTaskToReadyList+0xf8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80061f6:	4b0a      	ldr	r3, [pc, #40]	; (8006220 <prvAddNewTaskToReadyList+0x104>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006200:	429a      	cmp	r2, r3
 8006202:	d207      	bcs.n	8006214 <prvAddNewTaskToReadyList+0xf8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006204:	4b0b      	ldr	r3, [pc, #44]	; (8006234 <prvAddNewTaskToReadyList+0x118>)
 8006206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800620a:	601a      	str	r2, [r3, #0]
 800620c:	f3bf 8f4f 	dsb	sy
 8006210:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006214:	3708      	adds	r7, #8
 8006216:	46bd      	mov	sp, r7
 8006218:	bdb0      	pop	{r4, r5, r7, pc}
 800621a:	bf00      	nop
 800621c:	2000bcc4 	.word	0x2000bcc4
 8006220:	2000bbc4 	.word	0x2000bbc4
 8006224:	2000bcd0 	.word	0x2000bcd0
 8006228:	2000bce0 	.word	0x2000bce0
 800622c:	2000bccc 	.word	0x2000bccc
 8006230:	2000bbc8 	.word	0x2000bbc8
 8006234:	e000ed04 	.word	0xe000ed04

08006238 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006240:	f7fe fe3c 	bl	8004ebc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d102      	bne.n	8006250 <vTaskDelete+0x18>
 800624a:	4b3c      	ldr	r3, [pc, #240]	; (800633c <vTaskDelete+0x104>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	e000      	b.n	8006252 <vTaskDelete+0x1a>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	3304      	adds	r3, #4
 8006258:	4618      	mov	r0, r3
 800625a:	f7fe fd01 	bl	8004c60 <uxListRemove>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d115      	bne.n	8006290 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006268:	4935      	ldr	r1, [pc, #212]	; (8006340 <vTaskDelete+0x108>)
 800626a:	4613      	mov	r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	4413      	add	r3, r2
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	440b      	add	r3, r1
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d10a      	bne.n	8006290 <vTaskDelete+0x58>
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800627e:	461a      	mov	r2, r3
 8006280:	2301      	movs	r3, #1
 8006282:	4093      	lsls	r3, r2
 8006284:	43da      	mvns	r2, r3
 8006286:	4b2f      	ldr	r3, [pc, #188]	; (8006344 <vTaskDelete+0x10c>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4013      	ands	r3, r2
 800628c:	4a2d      	ldr	r2, [pc, #180]	; (8006344 <vTaskDelete+0x10c>)
 800628e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006294:	2b00      	cmp	r3, #0
 8006296:	d004      	beq.n	80062a2 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	3318      	adds	r3, #24
 800629c:	4618      	mov	r0, r3
 800629e:	f7fe fcdf 	bl	8004c60 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80062a2:	4b29      	ldr	r3, [pc, #164]	; (8006348 <vTaskDelete+0x110>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	3301      	adds	r3, #1
 80062a8:	4a27      	ldr	r2, [pc, #156]	; (8006348 <vTaskDelete+0x110>)
 80062aa:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80062ac:	4b23      	ldr	r3, [pc, #140]	; (800633c <vTaskDelete+0x104>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d10b      	bne.n	80062ce <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	3304      	adds	r3, #4
 80062ba:	4824      	ldr	r0, [pc, #144]	; (800634c <vTaskDelete+0x114>)
 80062bc:	4619      	mov	r1, r3
 80062be:	f7fe fc73 	bl	8004ba8 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80062c2:	4b23      	ldr	r3, [pc, #140]	; (8006350 <vTaskDelete+0x118>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	3301      	adds	r3, #1
 80062c8:	4a21      	ldr	r2, [pc, #132]	; (8006350 <vTaskDelete+0x118>)
 80062ca:	6013      	str	r3, [r2, #0]
 80062cc:	e009      	b.n	80062e2 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80062ce:	4b21      	ldr	r3, [pc, #132]	; (8006354 <vTaskDelete+0x11c>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	3b01      	subs	r3, #1
 80062d4:	4a1f      	ldr	r2, [pc, #124]	; (8006354 <vTaskDelete+0x11c>)
 80062d6:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f000 fd7b 	bl	8006dd4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80062de:	f000 fd89 	bl	8006df4 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	4618      	mov	r0, r3
 80062e6:	f00d fbbf 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2022      	movs	r0, #34	; 0x22
 80062ee:	4619      	mov	r1, r3
 80062f0:	f00c fdf6 	bl	8012ee0 <SEGGER_SYSVIEW_RecordU32>
		}
		taskEXIT_CRITICAL();
 80062f4:	f7fe fe10 	bl	8004f18 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80062f8:	4b17      	ldr	r3, [pc, #92]	; (8006358 <vTaskDelete+0x120>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d01a      	beq.n	8006336 <vTaskDelete+0xfe>
		{
			if( pxTCB == pxCurrentTCB )
 8006300:	4b0e      	ldr	r3, [pc, #56]	; (800633c <vTaskDelete+0x104>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68fa      	ldr	r2, [r7, #12]
 8006306:	429a      	cmp	r2, r3
 8006308:	d115      	bne.n	8006336 <vTaskDelete+0xfe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800630a:	4b14      	ldr	r3, [pc, #80]	; (800635c <vTaskDelete+0x124>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d009      	beq.n	8006326 <vTaskDelete+0xee>
 8006312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006316:	f383 8811 	msr	BASEPRI, r3
 800631a:	f3bf 8f6f 	isb	sy
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	60bb      	str	r3, [r7, #8]
 8006324:	e7fe      	b.n	8006324 <vTaskDelete+0xec>
				portYIELD_WITHIN_API();
 8006326:	4b0e      	ldr	r3, [pc, #56]	; (8006360 <vTaskDelete+0x128>)
 8006328:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800632c:	601a      	str	r2, [r3, #0]
 800632e:	f3bf 8f4f 	dsb	sy
 8006332:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006336:	3710      	adds	r7, #16
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}
 800633c:	2000bbc4 	.word	0x2000bbc4
 8006340:	2000bbc8 	.word	0x2000bbc8
 8006344:	2000bccc 	.word	0x2000bccc
 8006348:	2000bce0 	.word	0x2000bce0
 800634c:	2000bc98 	.word	0x2000bc98
 8006350:	2000bcac 	.word	0x2000bcac
 8006354:	2000bcc4 	.word	0x2000bcc4
 8006358:	2000bcd0 	.word	0x2000bcd0
 800635c:	2000bcec 	.word	0x2000bcec
 8006360:	e000ed04 	.word	0xe000ed04

08006364 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006364:	b580      	push	{r7, lr}
 8006366:	b084      	sub	sp, #16
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800636c:	2300      	movs	r3, #0
 800636e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d01a      	beq.n	80063ac <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006376:	4b14      	ldr	r3, [pc, #80]	; (80063c8 <vTaskDelay+0x64>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d009      	beq.n	8006392 <vTaskDelay+0x2e>
 800637e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006382:	f383 8811 	msr	BASEPRI, r3
 8006386:	f3bf 8f6f 	isb	sy
 800638a:	f3bf 8f4f 	dsb	sy
 800638e:	60bb      	str	r3, [r7, #8]
 8006390:	e7fe      	b.n	8006390 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8006392:	f000 f861 	bl	8006458 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8006396:	2023      	movs	r0, #35	; 0x23
 8006398:	6879      	ldr	r1, [r7, #4]
 800639a:	f00c fda1 	bl	8012ee0 <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	2100      	movs	r1, #0
 80063a2:	f001 f84d 	bl	8007440 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80063a6:	f000 f865 	bl	8006474 <xTaskResumeAll>
 80063aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d107      	bne.n	80063c2 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80063b2:	4b06      	ldr	r3, [pc, #24]	; (80063cc <vTaskDelay+0x68>)
 80063b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063b8:	601a      	str	r2, [r3, #0]
 80063ba:	f3bf 8f4f 	dsb	sy
 80063be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80063c2:	3710      	adds	r7, #16
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	2000bcec 	.word	0x2000bcec
 80063cc:	e000ed04 	.word	0xe000ed04

080063d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b086      	sub	sp, #24
 80063d4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80063d6:	2300      	movs	r3, #0
 80063d8:	9300      	str	r3, [sp, #0]
 80063da:	4b19      	ldr	r3, [pc, #100]	; (8006440 <vTaskStartScheduler+0x70>)
 80063dc:	9301      	str	r3, [sp, #4]
 80063de:	4819      	ldr	r0, [pc, #100]	; (8006444 <vTaskStartScheduler+0x74>)
 80063e0:	4919      	ldr	r1, [pc, #100]	; (8006448 <vTaskStartScheduler+0x78>)
 80063e2:	2280      	movs	r2, #128	; 0x80
 80063e4:	2300      	movs	r3, #0
 80063e6:	f7ff fdbf 	bl	8005f68 <xTaskCreate>
 80063ea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d115      	bne.n	800641e <vTaskStartScheduler+0x4e>
 80063f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f6:	f383 8811 	msr	BASEPRI, r3
 80063fa:	f3bf 8f6f 	isb	sy
 80063fe:	f3bf 8f4f 	dsb	sy
 8006402:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006404:	4b11      	ldr	r3, [pc, #68]	; (800644c <vTaskStartScheduler+0x7c>)
 8006406:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800640a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800640c:	4b10      	ldr	r3, [pc, #64]	; (8006450 <vTaskStartScheduler+0x80>)
 800640e:	2201      	movs	r2, #1
 8006410:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006412:	4b10      	ldr	r3, [pc, #64]	; (8006454 <vTaskStartScheduler+0x84>)
 8006414:	2200      	movs	r2, #0
 8006416:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006418:	f7fe fcc4 	bl	8004da4 <xPortStartScheduler>
 800641c:	e00d      	b.n	800643a <vTaskStartScheduler+0x6a>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006424:	d109      	bne.n	800643a <vTaskStartScheduler+0x6a>
 8006426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642a:	f383 8811 	msr	BASEPRI, r3
 800642e:	f3bf 8f6f 	isb	sy
 8006432:	f3bf 8f4f 	dsb	sy
 8006436:	607b      	str	r3, [r7, #4]
 8006438:	e7fe      	b.n	8006438 <vTaskStartScheduler+0x68>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800643a:	3710      	adds	r7, #16
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}
 8006440:	2000bce8 	.word	0x2000bce8
 8006444:	08006cb1 	.word	0x08006cb1
 8006448:	08014124 	.word	0x08014124
 800644c:	2000bce4 	.word	0x2000bce4
 8006450:	2000bcd0 	.word	0x2000bcd0
 8006454:	2000bcc8 	.word	0x2000bcc8

08006458 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006458:	b480      	push	{r7}
 800645a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800645c:	4b04      	ldr	r3, [pc, #16]	; (8006470 <vTaskSuspendAll+0x18>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	3301      	adds	r3, #1
 8006462:	4a03      	ldr	r2, [pc, #12]	; (8006470 <vTaskSuspendAll+0x18>)
 8006464:	6013      	str	r3, [r2, #0]
}
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	2000bcec 	.word	0x2000bcec

08006474 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800647a:	2300      	movs	r3, #0
 800647c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800647e:	2300      	movs	r3, #0
 8006480:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006482:	4b44      	ldr	r3, [pc, #272]	; (8006594 <xTaskResumeAll+0x120>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d109      	bne.n	800649e <xTaskResumeAll+0x2a>
 800648a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648e:	f383 8811 	msr	BASEPRI, r3
 8006492:	f3bf 8f6f 	isb	sy
 8006496:	f3bf 8f4f 	dsb	sy
 800649a:	603b      	str	r3, [r7, #0]
 800649c:	e7fe      	b.n	800649c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800649e:	f7fe fd0d 	bl	8004ebc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80064a2:	4b3c      	ldr	r3, [pc, #240]	; (8006594 <xTaskResumeAll+0x120>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	3b01      	subs	r3, #1
 80064a8:	4a3a      	ldr	r2, [pc, #232]	; (8006594 <xTaskResumeAll+0x120>)
 80064aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064ac:	4b39      	ldr	r3, [pc, #228]	; (8006594 <xTaskResumeAll+0x120>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d167      	bne.n	8006584 <xTaskResumeAll+0x110>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80064b4:	4b38      	ldr	r3, [pc, #224]	; (8006598 <xTaskResumeAll+0x124>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d063      	beq.n	8006584 <xTaskResumeAll+0x110>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80064bc:	e034      	b.n	8006528 <xTaskResumeAll+0xb4>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80064be:	4b37      	ldr	r3, [pc, #220]	; (800659c <xTaskResumeAll+0x128>)
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	3318      	adds	r3, #24
 80064ca:	4618      	mov	r0, r3
 80064cc:	f7fe fbc8 	bl	8004c60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	3304      	adds	r3, #4
 80064d4:	4618      	mov	r0, r3
 80064d6:	f7fe fbc3 	bl	8004c60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	4618      	mov	r0, r3
 80064de:	f00d f9dd 	bl	801389c <SEGGER_SYSVIEW_OnTaskStartReady>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e6:	461a      	mov	r2, r3
 80064e8:	2301      	movs	r3, #1
 80064ea:	fa03 f202 	lsl.w	r2, r3, r2
 80064ee:	4b2c      	ldr	r3, [pc, #176]	; (80065a0 <xTaskResumeAll+0x12c>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4313      	orrs	r3, r2
 80064f4:	4a2a      	ldr	r2, [pc, #168]	; (80065a0 <xTaskResumeAll+0x12c>)
 80064f6:	6013      	str	r3, [r2, #0]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064fc:	4613      	mov	r3, r2
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	4413      	add	r3, r2
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	4a27      	ldr	r2, [pc, #156]	; (80065a4 <xTaskResumeAll+0x130>)
 8006506:	441a      	add	r2, r3
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	3304      	adds	r3, #4
 800650c:	4610      	mov	r0, r2
 800650e:	4619      	mov	r1, r3
 8006510:	f7fe fb4a 	bl	8004ba8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006518:	4b23      	ldr	r3, [pc, #140]	; (80065a8 <xTaskResumeAll+0x134>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800651e:	429a      	cmp	r2, r3
 8006520:	d302      	bcc.n	8006528 <xTaskResumeAll+0xb4>
					{
						xYieldPending = pdTRUE;
 8006522:	4b22      	ldr	r3, [pc, #136]	; (80065ac <xTaskResumeAll+0x138>)
 8006524:	2201      	movs	r2, #1
 8006526:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006528:	4b1c      	ldr	r3, [pc, #112]	; (800659c <xTaskResumeAll+0x128>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1c6      	bne.n	80064be <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d001      	beq.n	800653a <xTaskResumeAll+0xc6>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006536:	f000 fc5d 	bl	8006df4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800653a:	4b1d      	ldr	r3, [pc, #116]	; (80065b0 <xTaskResumeAll+0x13c>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d010      	beq.n	8006568 <xTaskResumeAll+0xf4>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006546:	f000 f87d 	bl	8006644 <xTaskIncrementTick>
 800654a:	4603      	mov	r3, r0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d002      	beq.n	8006556 <xTaskResumeAll+0xe2>
							{
								xYieldPending = pdTRUE;
 8006550:	4b16      	ldr	r3, [pc, #88]	; (80065ac <xTaskResumeAll+0x138>)
 8006552:	2201      	movs	r2, #1
 8006554:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	3b01      	subs	r3, #1
 800655a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d1f1      	bne.n	8006546 <xTaskResumeAll+0xd2>

						uxPendedTicks = 0;
 8006562:	4b13      	ldr	r3, [pc, #76]	; (80065b0 <xTaskResumeAll+0x13c>)
 8006564:	2200      	movs	r2, #0
 8006566:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006568:	4b10      	ldr	r3, [pc, #64]	; (80065ac <xTaskResumeAll+0x138>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d009      	beq.n	8006584 <xTaskResumeAll+0x110>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006570:	2301      	movs	r3, #1
 8006572:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006574:	4b0f      	ldr	r3, [pc, #60]	; (80065b4 <xTaskResumeAll+0x140>)
 8006576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800657a:	601a      	str	r2, [r3, #0]
 800657c:	f3bf 8f4f 	dsb	sy
 8006580:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006584:	f7fe fcc8 	bl	8004f18 <vPortExitCritical>

	return xAlreadyYielded;
 8006588:	68bb      	ldr	r3, [r7, #8]
}
 800658a:	4618      	mov	r0, r3
 800658c:	3710      	adds	r7, #16
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	2000bcec 	.word	0x2000bcec
 8006598:	2000bcc4 	.word	0x2000bcc4
 800659c:	2000bc84 	.word	0x2000bc84
 80065a0:	2000bccc 	.word	0x2000bccc
 80065a4:	2000bbc8 	.word	0x2000bbc8
 80065a8:	2000bbc4 	.word	0x2000bbc4
 80065ac:	2000bcd8 	.word	0x2000bcd8
 80065b0:	2000bcd4 	.word	0x2000bcd4
 80065b4:	e000ed04 	.word	0xe000ed04

080065b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80065be:	4b05      	ldr	r3, [pc, #20]	; (80065d4 <xTaskGetTickCount+0x1c>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80065c4:	687b      	ldr	r3, [r7, #4]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	370c      	adds	r7, #12
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	2000bcc8 	.word	0x2000bcc8

080065d8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80065de:	f7fe fd43 	bl	8005068 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80065e2:	2300      	movs	r3, #0
 80065e4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80065e6:	4b04      	ldr	r3, [pc, #16]	; (80065f8 <xTaskGetTickCountFromISR+0x20>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80065ec:	683b      	ldr	r3, [r7, #0]
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3708      	adds	r7, #8
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	2000bcc8 	.word	0x2000bcc8

080065fc <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d102      	bne.n	8006610 <pcTaskGetName+0x14>
 800660a:	4b0d      	ldr	r3, [pc, #52]	; (8006640 <pcTaskGetName+0x44>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	e000      	b.n	8006612 <pcTaskGetName+0x16>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d109      	bne.n	800662e <pcTaskGetName+0x32>
 800661a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800661e:	f383 8811 	msr	BASEPRI, r3
 8006622:	f3bf 8f6f 	isb	sy
 8006626:	f3bf 8f4f 	dsb	sy
 800662a:	60bb      	str	r3, [r7, #8]
 800662c:	e7fe      	b.n	800662c <pcTaskGetName+0x30>
	return &( pxTCB->pcTaskName[ 0 ] );
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	3334      	adds	r3, #52	; 0x34
}
 8006632:	4618      	mov	r0, r3
 8006634:	3714      	adds	r7, #20
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop
 8006640:	2000bbc4 	.word	0x2000bbc4

08006644 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800664a:	2300      	movs	r3, #0
 800664c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800664e:	4b57      	ldr	r3, [pc, #348]	; (80067ac <xTaskIncrementTick+0x168>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	f040 8098 	bne.w	8006788 <xTaskIncrementTick+0x144>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8006658:	4b55      	ldr	r3, [pc, #340]	; (80067b0 <xTaskIncrementTick+0x16c>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	3301      	adds	r3, #1
 800665e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006660:	4a53      	ldr	r2, [pc, #332]	; (80067b0 <xTaskIncrementTick+0x16c>)
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d11f      	bne.n	80066ac <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800666c:	4b51      	ldr	r3, [pc, #324]	; (80067b4 <xTaskIncrementTick+0x170>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d009      	beq.n	800668a <xTaskIncrementTick+0x46>
 8006676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800667a:	f383 8811 	msr	BASEPRI, r3
 800667e:	f3bf 8f6f 	isb	sy
 8006682:	f3bf 8f4f 	dsb	sy
 8006686:	603b      	str	r3, [r7, #0]
 8006688:	e7fe      	b.n	8006688 <xTaskIncrementTick+0x44>
 800668a:	4b4a      	ldr	r3, [pc, #296]	; (80067b4 <xTaskIncrementTick+0x170>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	60fb      	str	r3, [r7, #12]
 8006690:	4b49      	ldr	r3, [pc, #292]	; (80067b8 <xTaskIncrementTick+0x174>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a47      	ldr	r2, [pc, #284]	; (80067b4 <xTaskIncrementTick+0x170>)
 8006696:	6013      	str	r3, [r2, #0]
 8006698:	4a47      	ldr	r2, [pc, #284]	; (80067b8 <xTaskIncrementTick+0x174>)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6013      	str	r3, [r2, #0]
 800669e:	4b47      	ldr	r3, [pc, #284]	; (80067bc <xTaskIncrementTick+0x178>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	3301      	adds	r3, #1
 80066a4:	4a45      	ldr	r2, [pc, #276]	; (80067bc <xTaskIncrementTick+0x178>)
 80066a6:	6013      	str	r3, [r2, #0]
 80066a8:	f000 fba4 	bl	8006df4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80066ac:	4b44      	ldr	r3, [pc, #272]	; (80067c0 <xTaskIncrementTick+0x17c>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	693a      	ldr	r2, [r7, #16]
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d353      	bcc.n	800675e <xTaskIncrementTick+0x11a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066b6:	4b3f      	ldr	r3, [pc, #252]	; (80067b4 <xTaskIncrementTick+0x170>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d101      	bne.n	80066c4 <xTaskIncrementTick+0x80>
 80066c0:	2301      	movs	r3, #1
 80066c2:	e000      	b.n	80066c6 <xTaskIncrementTick+0x82>
 80066c4:	2300      	movs	r3, #0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d004      	beq.n	80066d4 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066ca:	4b3d      	ldr	r3, [pc, #244]	; (80067c0 <xTaskIncrementTick+0x17c>)
 80066cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80066d0:	601a      	str	r2, [r3, #0]
					break;
 80066d2:	e044      	b.n	800675e <xTaskIncrementTick+0x11a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80066d4:	4b37      	ldr	r3, [pc, #220]	; (80067b4 <xTaskIncrementTick+0x170>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80066e4:	693a      	ldr	r2, [r7, #16]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d203      	bcs.n	80066f4 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80066ec:	4a34      	ldr	r2, [pc, #208]	; (80067c0 <xTaskIncrementTick+0x17c>)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6013      	str	r3, [r2, #0]
						break;
 80066f2:	e034      	b.n	800675e <xTaskIncrementTick+0x11a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	3304      	adds	r3, #4
 80066f8:	4618      	mov	r0, r3
 80066fa:	f7fe fab1 	bl	8004c60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006702:	2b00      	cmp	r3, #0
 8006704:	d004      	beq.n	8006710 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	3318      	adds	r3, #24
 800670a:	4618      	mov	r0, r3
 800670c:	f7fe faa8 	bl	8004c60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	4618      	mov	r0, r3
 8006714:	f00d f8c2 	bl	801389c <SEGGER_SYSVIEW_OnTaskStartReady>
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800671c:	461a      	mov	r2, r3
 800671e:	2301      	movs	r3, #1
 8006720:	fa03 f202 	lsl.w	r2, r3, r2
 8006724:	4b27      	ldr	r3, [pc, #156]	; (80067c4 <xTaskIncrementTick+0x180>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4313      	orrs	r3, r2
 800672a:	4a26      	ldr	r2, [pc, #152]	; (80067c4 <xTaskIncrementTick+0x180>)
 800672c:	6013      	str	r3, [r2, #0]
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006732:	4613      	mov	r3, r2
 8006734:	009b      	lsls	r3, r3, #2
 8006736:	4413      	add	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4a23      	ldr	r2, [pc, #140]	; (80067c8 <xTaskIncrementTick+0x184>)
 800673c:	441a      	add	r2, r3
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	3304      	adds	r3, #4
 8006742:	4610      	mov	r0, r2
 8006744:	4619      	mov	r1, r3
 8006746:	f7fe fa2f 	bl	8004ba8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800674e:	4b1f      	ldr	r3, [pc, #124]	; (80067cc <xTaskIncrementTick+0x188>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006754:	429a      	cmp	r2, r3
 8006756:	d301      	bcc.n	800675c <xTaskIncrementTick+0x118>
						{
							xSwitchRequired = pdTRUE;
 8006758:	2301      	movs	r3, #1
 800675a:	617b      	str	r3, [r7, #20]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
 800675c:	e7ab      	b.n	80066b6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800675e:	4b1b      	ldr	r3, [pc, #108]	; (80067cc <xTaskIncrementTick+0x188>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006764:	4918      	ldr	r1, [pc, #96]	; (80067c8 <xTaskIncrementTick+0x184>)
 8006766:	4613      	mov	r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	4413      	add	r3, r2
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	440b      	add	r3, r1
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2b01      	cmp	r3, #1
 8006774:	d901      	bls.n	800677a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8006776:	2301      	movs	r3, #1
 8006778:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 800677a:	4b15      	ldr	r3, [pc, #84]	; (80067d0 <xTaskIncrementTick+0x18c>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d101      	bne.n	8006786 <xTaskIncrementTick+0x142>
			{
				vApplicationTickHook();
 8006782:	f009 ff25 	bl	80105d0 <vApplicationTickHook>
 8006786:	e006      	b.n	8006796 <xTaskIncrementTick+0x152>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006788:	4b11      	ldr	r3, [pc, #68]	; (80067d0 <xTaskIncrementTick+0x18c>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	3301      	adds	r3, #1
 800678e:	4a10      	ldr	r2, [pc, #64]	; (80067d0 <xTaskIncrementTick+0x18c>)
 8006790:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8006792:	f009 ff1d 	bl	80105d0 <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006796:	4b0f      	ldr	r3, [pc, #60]	; (80067d4 <xTaskIncrementTick+0x190>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d001      	beq.n	80067a2 <xTaskIncrementTick+0x15e>
		{
			xSwitchRequired = pdTRUE;
 800679e:	2301      	movs	r3, #1
 80067a0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80067a2:	697b      	ldr	r3, [r7, #20]
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3718      	adds	r7, #24
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	2000bcec 	.word	0x2000bcec
 80067b0:	2000bcc8 	.word	0x2000bcc8
 80067b4:	2000bc7c 	.word	0x2000bc7c
 80067b8:	2000bc80 	.word	0x2000bc80
 80067bc:	2000bcdc 	.word	0x2000bcdc
 80067c0:	2000bce4 	.word	0x2000bce4
 80067c4:	2000bccc 	.word	0x2000bccc
 80067c8:	2000bbc8 	.word	0x2000bbc8
 80067cc:	2000bbc4 	.word	0x2000bbc4
 80067d0:	2000bcd4 	.word	0x2000bcd4
 80067d4:	2000bcd8 	.word	0x2000bcd8

080067d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b088      	sub	sp, #32
 80067dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80067de:	4b4e      	ldr	r3, [pc, #312]	; (8006918 <vTaskSwitchContext+0x140>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d003      	beq.n	80067ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80067e6:	4b4d      	ldr	r3, [pc, #308]	; (800691c <vTaskSwitchContext+0x144>)
 80067e8:	2201      	movs	r2, #1
 80067ea:	601a      	str	r2, [r3, #0]
 80067ec:	e091      	b.n	8006912 <vTaskSwitchContext+0x13a>
	}
	else
	{
		xYieldPending = pdFALSE;
 80067ee:	4b4b      	ldr	r3, [pc, #300]	; (800691c <vTaskSwitchContext+0x144>)
 80067f0:	2200      	movs	r2, #0
 80067f2:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80067f4:	f009 fedc 	bl	80105b0 <xGetRunTimeCounterValue>
 80067f8:	4602      	mov	r2, r0
 80067fa:	4b49      	ldr	r3, [pc, #292]	; (8006920 <vTaskSwitchContext+0x148>)
 80067fc:	601a      	str	r2, [r3, #0]
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 80067fe:	4b48      	ldr	r3, [pc, #288]	; (8006920 <vTaskSwitchContext+0x148>)
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	4b48      	ldr	r3, [pc, #288]	; (8006924 <vTaskSwitchContext+0x14c>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	429a      	cmp	r2, r3
 8006808:	d909      	bls.n	800681e <vTaskSwitchContext+0x46>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800680a:	4b47      	ldr	r3, [pc, #284]	; (8006928 <vTaskSwitchContext+0x150>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8006810:	4a43      	ldr	r2, [pc, #268]	; (8006920 <vTaskSwitchContext+0x148>)
 8006812:	6810      	ldr	r0, [r2, #0]
 8006814:	4a43      	ldr	r2, [pc, #268]	; (8006924 <vTaskSwitchContext+0x14c>)
 8006816:	6812      	ldr	r2, [r2, #0]
 8006818:	1a82      	subs	r2, r0, r2
 800681a:	440a      	add	r2, r1
 800681c:	661a      	str	r2, [r3, #96]	; 0x60
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
 800681e:	4b40      	ldr	r3, [pc, #256]	; (8006920 <vTaskSwitchContext+0x148>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a40      	ldr	r2, [pc, #256]	; (8006924 <vTaskSwitchContext+0x14c>)
 8006824:	6013      	str	r3, [r2, #0]
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
 8006826:	4b40      	ldr	r3, [pc, #256]	; (8006928 <vTaskSwitchContext+0x150>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800682c:	61fb      	str	r3, [r7, #28]
 800682e:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8006832:	61bb      	str	r3, [r7, #24]
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	429a      	cmp	r2, r3
 800683c:	d111      	bne.n	8006862 <vTaskSwitchContext+0x8a>
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	3304      	adds	r3, #4
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	69bb      	ldr	r3, [r7, #24]
 8006846:	429a      	cmp	r2, r3
 8006848:	d10b      	bne.n	8006862 <vTaskSwitchContext+0x8a>
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	3308      	adds	r3, #8
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	69bb      	ldr	r3, [r7, #24]
 8006852:	429a      	cmp	r2, r3
 8006854:	d105      	bne.n	8006862 <vTaskSwitchContext+0x8a>
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	330c      	adds	r3, #12
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	69bb      	ldr	r3, [r7, #24]
 800685e:	429a      	cmp	r2, r3
 8006860:	d008      	beq.n	8006874 <vTaskSwitchContext+0x9c>
 8006862:	4b31      	ldr	r3, [pc, #196]	; (8006928 <vTaskSwitchContext+0x150>)
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	4b30      	ldr	r3, [pc, #192]	; (8006928 <vTaskSwitchContext+0x150>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	3334      	adds	r3, #52	; 0x34
 800686c:	4610      	mov	r0, r2
 800686e:	4619      	mov	r1, r3
 8006870:	f009 fdd2 	bl	8010418 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006874:	4b2d      	ldr	r3, [pc, #180]	; (800692c <vTaskSwitchContext+0x154>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	60fb      	str	r3, [r7, #12]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	fab3 f383 	clz	r3, r3
 8006880:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006882:	7afb      	ldrb	r3, [r7, #11]
 8006884:	f1c3 031f 	rsb	r3, r3, #31
 8006888:	617b      	str	r3, [r7, #20]
 800688a:	4929      	ldr	r1, [pc, #164]	; (8006930 <vTaskSwitchContext+0x158>)
 800688c:	697a      	ldr	r2, [r7, #20]
 800688e:	4613      	mov	r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	440b      	add	r3, r1
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d109      	bne.n	80068b2 <vTaskSwitchContext+0xda>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800689e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a2:	f383 8811 	msr	BASEPRI, r3
 80068a6:	f3bf 8f6f 	isb	sy
 80068aa:	f3bf 8f4f 	dsb	sy
 80068ae:	607b      	str	r3, [r7, #4]
 80068b0:	e7fe      	b.n	80068b0 <vTaskSwitchContext+0xd8>
 80068b2:	697a      	ldr	r2, [r7, #20]
 80068b4:	4613      	mov	r3, r2
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	4413      	add	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4a1c      	ldr	r2, [pc, #112]	; (8006930 <vTaskSwitchContext+0x158>)
 80068be:	4413      	add	r3, r2
 80068c0:	613b      	str	r3, [r7, #16]
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	685a      	ldr	r2, [r3, #4]
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	605a      	str	r2, [r3, #4]
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	685a      	ldr	r2, [r3, #4]
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	3308      	adds	r3, #8
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d104      	bne.n	80068e2 <vTaskSwitchContext+0x10a>
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	685a      	ldr	r2, [r3, #4]
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	605a      	str	r2, [r3, #4]
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	4a0f      	ldr	r2, [pc, #60]	; (8006928 <vTaskSwitchContext+0x150>)
 80068ea:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 80068ec:	4b0e      	ldr	r3, [pc, #56]	; (8006928 <vTaskSwitchContext+0x150>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	3334      	adds	r3, #52	; 0x34
 80068f2:	4618      	mov	r0, r3
 80068f4:	490f      	ldr	r1, [pc, #60]	; (8006934 <vTaskSwitchContext+0x15c>)
 80068f6:	2205      	movs	r2, #5
 80068f8:	f00d fb72 	bl	8013fe0 <memcmp>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d005      	beq.n	800690e <vTaskSwitchContext+0x136>
 8006902:	4b09      	ldr	r3, [pc, #36]	; (8006928 <vTaskSwitchContext+0x150>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4618      	mov	r0, r3
 8006908:	f00c ff86 	bl	8013818 <SEGGER_SYSVIEW_OnTaskStartExec>
 800690c:	e001      	b.n	8006912 <vTaskSwitchContext+0x13a>
 800690e:	f00c ff25 	bl	801375c <SEGGER_SYSVIEW_OnIdle>
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006912:	3720      	adds	r7, #32
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}
 8006918:	2000bcec 	.word	0x2000bcec
 800691c:	2000bcd8 	.word	0x2000bcd8
 8006920:	2000bcf4 	.word	0x2000bcf4
 8006924:	2000bcf0 	.word	0x2000bcf0
 8006928:	2000bbc4 	.word	0x2000bbc4
 800692c:	2000bccc 	.word	0x2000bccc
 8006930:	2000bbc8 	.word	0x2000bbc8
 8006934:	08014124 	.word	0x08014124

08006938 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d109      	bne.n	800695c <vTaskPlaceOnEventList+0x24>
 8006948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800694c:	f383 8811 	msr	BASEPRI, r3
 8006950:	f3bf 8f6f 	isb	sy
 8006954:	f3bf 8f4f 	dsb	sy
 8006958:	60fb      	str	r3, [r7, #12]
 800695a:	e7fe      	b.n	800695a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800695c:	4b06      	ldr	r3, [pc, #24]	; (8006978 <vTaskPlaceOnEventList+0x40>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	3318      	adds	r3, #24
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	4619      	mov	r1, r3
 8006966:	f7fe f943 	bl	8004bf0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800696a:	6838      	ldr	r0, [r7, #0]
 800696c:	2101      	movs	r1, #1
 800696e:	f000 fd67 	bl	8007440 <prvAddCurrentTaskToDelayedList>
}
 8006972:	3710      	adds	r7, #16
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	2000bbc4 	.word	0x2000bbc4

0800697c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b086      	sub	sp, #24
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d109      	bne.n	80069a2 <vTaskPlaceOnUnorderedEventList+0x26>
 800698e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006992:	f383 8811 	msr	BASEPRI, r3
 8006996:	f3bf 8f6f 	isb	sy
 800699a:	f3bf 8f4f 	dsb	sy
 800699e:	617b      	str	r3, [r7, #20]
 80069a0:	e7fe      	b.n	80069a0 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80069a2:	4b11      	ldr	r3, [pc, #68]	; (80069e8 <vTaskPlaceOnUnorderedEventList+0x6c>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d109      	bne.n	80069be <vTaskPlaceOnUnorderedEventList+0x42>
 80069aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ae:	f383 8811 	msr	BASEPRI, r3
 80069b2:	f3bf 8f6f 	isb	sy
 80069b6:	f3bf 8f4f 	dsb	sy
 80069ba:	613b      	str	r3, [r7, #16]
 80069bc:	e7fe      	b.n	80069bc <vTaskPlaceOnUnorderedEventList+0x40>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80069be:	4b0b      	ldr	r3, [pc, #44]	; (80069ec <vTaskPlaceOnUnorderedEventList+0x70>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80069c8:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80069ca:	4b08      	ldr	r3, [pc, #32]	; (80069ec <vTaskPlaceOnUnorderedEventList+0x70>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	3318      	adds	r3, #24
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	4619      	mov	r1, r3
 80069d4:	f7fe f8e8 	bl	8004ba8 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	2101      	movs	r1, #1
 80069dc:	f000 fd30 	bl	8007440 <prvAddCurrentTaskToDelayedList>
}
 80069e0:	3718      	adds	r7, #24
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
 80069e6:	bf00      	nop
 80069e8:	2000bcec 	.word	0x2000bcec
 80069ec:	2000bbc4 	.word	0x2000bbc4

080069f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b086      	sub	sp, #24
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d109      	bne.n	8006a1a <xTaskRemoveFromEventList+0x2a>
 8006a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a0a:	f383 8811 	msr	BASEPRI, r3
 8006a0e:	f3bf 8f6f 	isb	sy
 8006a12:	f3bf 8f4f 	dsb	sy
 8006a16:	60fb      	str	r3, [r7, #12]
 8006a18:	e7fe      	b.n	8006a18 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	3318      	adds	r3, #24
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f7fe f91e 	bl	8004c60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a24:	4b20      	ldr	r3, [pc, #128]	; (8006aa8 <xTaskRemoveFromEventList+0xb8>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d122      	bne.n	8006a72 <xTaskRemoveFromEventList+0x82>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	3304      	adds	r3, #4
 8006a30:	4618      	mov	r0, r3
 8006a32:	f7fe f915 	bl	8004c60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f00c ff2f 	bl	801389c <SEGGER_SYSVIEW_OnTaskStartReady>
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a42:	461a      	mov	r2, r3
 8006a44:	2301      	movs	r3, #1
 8006a46:	fa03 f202 	lsl.w	r2, r3, r2
 8006a4a:	4b18      	ldr	r3, [pc, #96]	; (8006aac <xTaskRemoveFromEventList+0xbc>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	4a16      	ldr	r2, [pc, #88]	; (8006aac <xTaskRemoveFromEventList+0xbc>)
 8006a52:	6013      	str	r3, [r2, #0]
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a58:	4613      	mov	r3, r2
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	4413      	add	r3, r2
 8006a5e:	009b      	lsls	r3, r3, #2
 8006a60:	4a13      	ldr	r2, [pc, #76]	; (8006ab0 <xTaskRemoveFromEventList+0xc0>)
 8006a62:	441a      	add	r2, r3
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	3304      	adds	r3, #4
 8006a68:	4610      	mov	r0, r2
 8006a6a:	4619      	mov	r1, r3
 8006a6c:	f7fe f89c 	bl	8004ba8 <vListInsertEnd>
 8006a70:	e005      	b.n	8006a7e <xTaskRemoveFromEventList+0x8e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	3318      	adds	r3, #24
 8006a76:	480f      	ldr	r0, [pc, #60]	; (8006ab4 <xTaskRemoveFromEventList+0xc4>)
 8006a78:	4619      	mov	r1, r3
 8006a7a:	f7fe f895 	bl	8004ba8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a82:	4b0d      	ldr	r3, [pc, #52]	; (8006ab8 <xTaskRemoveFromEventList+0xc8>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d905      	bls.n	8006a98 <xTaskRemoveFromEventList+0xa8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006a90:	4b0a      	ldr	r3, [pc, #40]	; (8006abc <xTaskRemoveFromEventList+0xcc>)
 8006a92:	2201      	movs	r2, #1
 8006a94:	601a      	str	r2, [r3, #0]
 8006a96:	e001      	b.n	8006a9c <xTaskRemoveFromEventList+0xac>
	}
	else
	{
		xReturn = pdFALSE;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006a9c:	697b      	ldr	r3, [r7, #20]
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3718      	adds	r7, #24
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	2000bcec 	.word	0x2000bcec
 8006aac:	2000bccc 	.word	0x2000bccc
 8006ab0:	2000bbc8 	.word	0x2000bbc8
 8006ab4:	2000bc84 	.word	0x2000bc84
 8006ab8:	2000bbc4 	.word	0x2000bbc4
 8006abc:	2000bcd8 	.word	0x2000bcd8

08006ac0 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b086      	sub	sp, #24
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;
BaseType_t xReturn;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8006aca:	4b2e      	ldr	r3, [pc, #184]	; (8006b84 <xTaskRemoveFromUnorderedEventList+0xc4>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d109      	bne.n	8006ae6 <xTaskRemoveFromUnorderedEventList+0x26>
 8006ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad6:	f383 8811 	msr	BASEPRI, r3
 8006ada:	f3bf 8f6f 	isb	sy
 8006ade:	f3bf 8f4f 	dsb	sy
 8006ae2:	60fb      	str	r3, [r7, #12]
 8006ae4:	e7fe      	b.n	8006ae4 <xTaskRemoveFromUnorderedEventList+0x24>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d109      	bne.n	8006b10 <xTaskRemoveFromUnorderedEventList+0x50>
 8006afc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b00:	f383 8811 	msr	BASEPRI, r3
 8006b04:	f3bf 8f6f 	isb	sy
 8006b08:	f3bf 8f4f 	dsb	sy
 8006b0c:	60bb      	str	r3, [r7, #8]
 8006b0e:	e7fe      	b.n	8006b0e <xTaskRemoveFromUnorderedEventList+0x4e>
	( void ) uxListRemove( pxEventListItem );
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f7fe f8a5 	bl	8004c60 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	3304      	adds	r3, #4
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f7fe f8a0 	bl	8004c60 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	4618      	mov	r0, r3
 8006b24:	f00c feba 	bl	801389c <SEGGER_SYSVIEW_OnTaskStartReady>
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	2301      	movs	r3, #1
 8006b30:	fa03 f202 	lsl.w	r2, r3, r2
 8006b34:	4b14      	ldr	r3, [pc, #80]	; (8006b88 <xTaskRemoveFromUnorderedEventList+0xc8>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	4a13      	ldr	r2, [pc, #76]	; (8006b88 <xTaskRemoveFromUnorderedEventList+0xc8>)
 8006b3c:	6013      	str	r3, [r2, #0]
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b42:	4613      	mov	r3, r2
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	4413      	add	r3, r2
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	4a10      	ldr	r2, [pc, #64]	; (8006b8c <xTaskRemoveFromUnorderedEventList+0xcc>)
 8006b4c:	441a      	add	r2, r3
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	3304      	adds	r3, #4
 8006b52:	4610      	mov	r0, r2
 8006b54:	4619      	mov	r1, r3
 8006b56:	f7fe f827 	bl	8004ba8 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b5e:	4b0c      	ldr	r3, [pc, #48]	; (8006b90 <xTaskRemoveFromUnorderedEventList+0xd0>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d905      	bls.n	8006b74 <xTaskRemoveFromUnorderedEventList+0xb4>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006b6c:	4b09      	ldr	r3, [pc, #36]	; (8006b94 <xTaskRemoveFromUnorderedEventList+0xd4>)
 8006b6e:	2201      	movs	r2, #1
 8006b70:	601a      	str	r2, [r3, #0]
 8006b72:	e001      	b.n	8006b78 <xTaskRemoveFromUnorderedEventList+0xb8>
	}
	else
	{
		xReturn = pdFALSE;
 8006b74:	2300      	movs	r3, #0
 8006b76:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006b78:	697b      	ldr	r3, [r7, #20]
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	3718      	adds	r7, #24
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	2000bcec 	.word	0x2000bcec
 8006b88:	2000bccc 	.word	0x2000bccc
 8006b8c:	2000bbc8 	.word	0x2000bbc8
 8006b90:	2000bbc4 	.word	0x2000bbc4
 8006b94:	2000bcd8 	.word	0x2000bcd8

08006b98 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d109      	bne.n	8006bba <vTaskSetTimeOutState+0x22>
 8006ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006baa:	f383 8811 	msr	BASEPRI, r3
 8006bae:	f3bf 8f6f 	isb	sy
 8006bb2:	f3bf 8f4f 	dsb	sy
 8006bb6:	60fb      	str	r3, [r7, #12]
 8006bb8:	e7fe      	b.n	8006bb8 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006bba:	4b06      	ldr	r3, [pc, #24]	; (8006bd4 <vTaskSetTimeOutState+0x3c>)
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006bc2:	4b05      	ldr	r3, [pc, #20]	; (8006bd8 <vTaskSetTimeOutState+0x40>)
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	605a      	str	r2, [r3, #4]
}
 8006bca:	3714      	adds	r7, #20
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr
 8006bd4:	2000bcdc 	.word	0x2000bcdc
 8006bd8:	2000bcc8 	.word	0x2000bcc8

08006bdc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b086      	sub	sp, #24
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d109      	bne.n	8006c00 <xTaskCheckForTimeOut+0x24>
 8006bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf0:	f383 8811 	msr	BASEPRI, r3
 8006bf4:	f3bf 8f6f 	isb	sy
 8006bf8:	f3bf 8f4f 	dsb	sy
 8006bfc:	60fb      	str	r3, [r7, #12]
 8006bfe:	e7fe      	b.n	8006bfe <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d109      	bne.n	8006c1a <xTaskCheckForTimeOut+0x3e>
 8006c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c0a:	f383 8811 	msr	BASEPRI, r3
 8006c0e:	f3bf 8f6f 	isb	sy
 8006c12:	f3bf 8f4f 	dsb	sy
 8006c16:	60bb      	str	r3, [r7, #8]
 8006c18:	e7fe      	b.n	8006c18 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8006c1a:	f7fe f94f 	bl	8004ebc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006c1e:	4b1c      	ldr	r3, [pc, #112]	; (8006c90 <xTaskCheckForTimeOut+0xb4>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c2c:	d102      	bne.n	8006c34 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	617b      	str	r3, [r7, #20]
 8006c32:	e026      	b.n	8006c82 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	4b16      	ldr	r3, [pc, #88]	; (8006c94 <xTaskCheckForTimeOut+0xb8>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d007      	beq.n	8006c50 <xTaskCheckForTimeOut+0x74>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685a      	ldr	r2, [r3, #4]
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d802      	bhi.n	8006c50 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	617b      	str	r3, [r7, #20]
 8006c4e:	e018      	b.n	8006c82 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	693a      	ldr	r2, [r7, #16]
 8006c56:	1ad2      	subs	r2, r2, r3
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d20e      	bcs.n	8006c7e <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	681a      	ldr	r2, [r3, #0]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6859      	ldr	r1, [r3, #4]
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	1acb      	subs	r3, r1, r3
 8006c6c:	441a      	add	r2, r3
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f7ff ff90 	bl	8006b98 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	617b      	str	r3, [r7, #20]
 8006c7c:	e001      	b.n	8006c82 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8006c82:	f7fe f949 	bl	8004f18 <vPortExitCritical>

	return xReturn;
 8006c86:	697b      	ldr	r3, [r7, #20]
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3718      	adds	r7, #24
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	2000bcc8 	.word	0x2000bcc8
 8006c94:	2000bcdc 	.word	0x2000bcdc

08006c98 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006c98:	b480      	push	{r7}
 8006c9a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006c9c:	4b03      	ldr	r3, [pc, #12]	; (8006cac <vTaskMissedYield+0x14>)
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	601a      	str	r2, [r3, #0]
}
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	2000bcd8 	.word	0x2000bcd8

08006cb0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006cb8:	f000 f852 	bl	8006d60 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006cbc:	4b07      	ldr	r3, [pc, #28]	; (8006cdc <prvIdleTask+0x2c>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d907      	bls.n	8006cd4 <prvIdleTask+0x24>
			{
				taskYIELD();
 8006cc4:	4b06      	ldr	r3, [pc, #24]	; (8006ce0 <prvIdleTask+0x30>)
 8006cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	f3bf 8f4f 	dsb	sy
 8006cd0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8006cd4:	f009 fad0 	bl	8010278 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8006cd8:	e7ee      	b.n	8006cb8 <prvIdleTask+0x8>
 8006cda:	bf00      	nop
 8006cdc:	2000bbc8 	.word	0x2000bbc8
 8006ce0:	e000ed04 	.word	0xe000ed04

08006ce4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006cea:	2300      	movs	r3, #0
 8006cec:	607b      	str	r3, [r7, #4]
 8006cee:	e00c      	b.n	8006d0a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	4413      	add	r3, r2
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4a11      	ldr	r2, [pc, #68]	; (8006d40 <prvInitialiseTaskLists+0x5c>)
 8006cfc:	4413      	add	r3, r2
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f7fd ff26 	bl	8004b50 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	3301      	adds	r3, #1
 8006d08:	607b      	str	r3, [r7, #4]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2b06      	cmp	r3, #6
 8006d0e:	d9ef      	bls.n	8006cf0 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8006d10:	480c      	ldr	r0, [pc, #48]	; (8006d44 <prvInitialiseTaskLists+0x60>)
 8006d12:	f7fd ff1d 	bl	8004b50 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006d16:	480c      	ldr	r0, [pc, #48]	; (8006d48 <prvInitialiseTaskLists+0x64>)
 8006d18:	f7fd ff1a 	bl	8004b50 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006d1c:	480b      	ldr	r0, [pc, #44]	; (8006d4c <prvInitialiseTaskLists+0x68>)
 8006d1e:	f7fd ff17 	bl	8004b50 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006d22:	480b      	ldr	r0, [pc, #44]	; (8006d50 <prvInitialiseTaskLists+0x6c>)
 8006d24:	f7fd ff14 	bl	8004b50 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006d28:	480a      	ldr	r0, [pc, #40]	; (8006d54 <prvInitialiseTaskLists+0x70>)
 8006d2a:	f7fd ff11 	bl	8004b50 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006d2e:	4b0a      	ldr	r3, [pc, #40]	; (8006d58 <prvInitialiseTaskLists+0x74>)
 8006d30:	4a04      	ldr	r2, [pc, #16]	; (8006d44 <prvInitialiseTaskLists+0x60>)
 8006d32:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006d34:	4b09      	ldr	r3, [pc, #36]	; (8006d5c <prvInitialiseTaskLists+0x78>)
 8006d36:	4a04      	ldr	r2, [pc, #16]	; (8006d48 <prvInitialiseTaskLists+0x64>)
 8006d38:	601a      	str	r2, [r3, #0]
}
 8006d3a:	3708      	adds	r7, #8
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	2000bbc8 	.word	0x2000bbc8
 8006d44:	2000bc54 	.word	0x2000bc54
 8006d48:	2000bc68 	.word	0x2000bc68
 8006d4c:	2000bc84 	.word	0x2000bc84
 8006d50:	2000bc98 	.word	0x2000bc98
 8006d54:	2000bcb0 	.word	0x2000bcb0
 8006d58:	2000bc7c 	.word	0x2000bc7c
 8006d5c:	2000bc80 	.word	0x2000bc80

08006d60 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b082      	sub	sp, #8
 8006d64:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d66:	e028      	b.n	8006dba <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8006d68:	f7ff fb76 	bl	8006458 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8006d6c:	4b16      	ldr	r3, [pc, #88]	; (8006dc8 <prvCheckTasksWaitingTermination+0x68>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	bf0c      	ite	eq
 8006d74:	2301      	moveq	r3, #1
 8006d76:	2300      	movne	r3, #0
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8006d7c:	f7ff fb7a 	bl	8006474 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d119      	bne.n	8006dba <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8006d86:	f7fe f899 	bl	8004ebc <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006d8a:	4b0f      	ldr	r3, [pc, #60]	; (8006dc8 <prvCheckTasksWaitingTermination+0x68>)
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	3304      	adds	r3, #4
 8006d96:	4618      	mov	r0, r3
 8006d98:	f7fd ff62 	bl	8004c60 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8006d9c:	4b0b      	ldr	r3, [pc, #44]	; (8006dcc <prvCheckTasksWaitingTermination+0x6c>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	3b01      	subs	r3, #1
 8006da2:	4a0a      	ldr	r2, [pc, #40]	; (8006dcc <prvCheckTasksWaitingTermination+0x6c>)
 8006da4:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8006da6:	4b0a      	ldr	r3, [pc, #40]	; (8006dd0 <prvCheckTasksWaitingTermination+0x70>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	3b01      	subs	r3, #1
 8006dac:	4a08      	ldr	r2, [pc, #32]	; (8006dd0 <prvCheckTasksWaitingTermination+0x70>)
 8006dae:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8006db0:	f7fe f8b2 	bl	8004f18 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8006db4:	6838      	ldr	r0, [r7, #0]
 8006db6:	f000 f80d 	bl	8006dd4 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006dba:	4b05      	ldr	r3, [pc, #20]	; (8006dd0 <prvCheckTasksWaitingTermination+0x70>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d1d2      	bne.n	8006d68 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006dc2:	3708      	adds	r7, #8
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	2000bc98 	.word	0x2000bc98
 8006dcc:	2000bcc4 	.word	0x2000bcc4
 8006dd0:	2000bcac 	.word	0x2000bcac

08006dd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b082      	sub	sp, #8
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006de0:	4618      	mov	r0, r3
 8006de2:	f7fe fa1d 	bl	8005220 <vPortFree>
			vPortFree( pxTCB );
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f7fe fa1a 	bl	8005220 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006dec:	3708      	adds	r7, #8
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	bf00      	nop

08006df4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dfa:	4b0e      	ldr	r3, [pc, #56]	; (8006e34 <prvResetNextTaskUnblockTime+0x40>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d101      	bne.n	8006e08 <prvResetNextTaskUnblockTime+0x14>
 8006e04:	2301      	movs	r3, #1
 8006e06:	e000      	b.n	8006e0a <prvResetNextTaskUnblockTime+0x16>
 8006e08:	2300      	movs	r3, #0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d004      	beq.n	8006e18 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006e0e:	4b0a      	ldr	r3, [pc, #40]	; (8006e38 <prvResetNextTaskUnblockTime+0x44>)
 8006e10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e14:	601a      	str	r2, [r3, #0]
 8006e16:	e008      	b.n	8006e2a <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006e18:	4b06      	ldr	r3, [pc, #24]	; (8006e34 <prvResetNextTaskUnblockTime+0x40>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	4a04      	ldr	r2, [pc, #16]	; (8006e38 <prvResetNextTaskUnblockTime+0x44>)
 8006e28:	6013      	str	r3, [r2, #0]
	}
}
 8006e2a:	370c      	adds	r7, #12
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr
 8006e34:	2000bc7c 	.word	0x2000bc7c
 8006e38:	2000bce4 	.word	0x2000bce4

08006e3c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006e42:	4b05      	ldr	r3, [pc, #20]	; (8006e58 <xTaskGetCurrentTaskHandle+0x1c>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006e48:	687b      	ldr	r3, [r7, #4]
	}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr
 8006e56:	bf00      	nop
 8006e58:	2000bbc4 	.word	0x2000bbc4

08006e5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e62:	4b0b      	ldr	r3, [pc, #44]	; (8006e90 <xTaskGetSchedulerState+0x34>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d102      	bne.n	8006e70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	607b      	str	r3, [r7, #4]
 8006e6e:	e008      	b.n	8006e82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e70:	4b08      	ldr	r3, [pc, #32]	; (8006e94 <xTaskGetSchedulerState+0x38>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d102      	bne.n	8006e7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e78:	2302      	movs	r3, #2
 8006e7a:	607b      	str	r3, [r7, #4]
 8006e7c:	e001      	b.n	8006e82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e82:	687b      	ldr	r3, [r7, #4]
	}
 8006e84:	4618      	mov	r0, r3
 8006e86:	370c      	adds	r7, #12
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr
 8006e90:	2000bcd0 	.word	0x2000bcd0
 8006e94:	2000bcec 	.word	0x2000bcec

08006e98 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d069      	beq.n	8006f7e <vTaskPriorityInherit+0xe6>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eae:	4b35      	ldr	r3, [pc, #212]	; (8006f84 <vTaskPriorityInherit+0xec>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d262      	bcs.n	8006f7e <vTaskPriorityInherit+0xe6>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	699b      	ldr	r3, [r3, #24]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	db06      	blt.n	8006ece <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ec0:	4b30      	ldr	r3, [pc, #192]	; (8006f84 <vTaskPriorityInherit+0xec>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec6:	f1c3 0207 	rsb	r2, r3, #7
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6959      	ldr	r1, [r3, #20]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ed6:	4613      	mov	r3, r2
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	4413      	add	r3, r2
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	4a2a      	ldr	r2, [pc, #168]	; (8006f88 <vTaskPriorityInherit+0xf0>)
 8006ee0:	4413      	add	r3, r2
 8006ee2:	4299      	cmp	r1, r3
 8006ee4:	d101      	bne.n	8006eea <vTaskPriorityInherit+0x52>
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e000      	b.n	8006eec <vTaskPriorityInherit+0x54>
 8006eea:	2300      	movs	r3, #0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d03c      	beq.n	8006f6a <vTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	3304      	adds	r3, #4
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7fd feb3 	bl	8004c60 <uxListRemove>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d115      	bne.n	8006f2c <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f04:	4920      	ldr	r1, [pc, #128]	; (8006f88 <vTaskPriorityInherit+0xf0>)
 8006f06:	4613      	mov	r3, r2
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	4413      	add	r3, r2
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	440b      	add	r3, r1
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d10a      	bne.n	8006f2c <vTaskPriorityInherit+0x94>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	4093      	lsls	r3, r2
 8006f20:	43da      	mvns	r2, r3
 8006f22:	4b1a      	ldr	r3, [pc, #104]	; (8006f8c <vTaskPriorityInherit+0xf4>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4013      	ands	r3, r2
 8006f28:	4a18      	ldr	r2, [pc, #96]	; (8006f8c <vTaskPriorityInherit+0xf4>)
 8006f2a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f2c:	4b15      	ldr	r3, [pc, #84]	; (8006f84 <vTaskPriorityInherit+0xec>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	62da      	str	r2, [r3, #44]	; 0x2c
					prvReaddTaskToReadyList( pxTCB );
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	fa03 f202 	lsl.w	r2, r3, r2
 8006f42:	4b12      	ldr	r3, [pc, #72]	; (8006f8c <vTaskPriorityInherit+0xf4>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4313      	orrs	r3, r2
 8006f48:	4a10      	ldr	r2, [pc, #64]	; (8006f8c <vTaskPriorityInherit+0xf4>)
 8006f4a:	6013      	str	r3, [r2, #0]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f50:	4613      	mov	r3, r2
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	4413      	add	r3, r2
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	4a0b      	ldr	r2, [pc, #44]	; (8006f88 <vTaskPriorityInherit+0xf0>)
 8006f5a:	441a      	add	r2, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	3304      	adds	r3, #4
 8006f60:	4610      	mov	r0, r2
 8006f62:	4619      	mov	r1, r3
 8006f64:	f7fd fe20 	bl	8004ba8 <vListInsertEnd>
 8006f68:	e004      	b.n	8006f74 <vTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f6a:	4b06      	ldr	r3, [pc, #24]	; (8006f84 <vTaskPriorityInherit+0xec>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2049      	movs	r0, #73	; 0x49
 8006f78:	4619      	mov	r1, r3
 8006f7a:	f00b ffb1 	bl	8012ee0 <SEGGER_SYSVIEW_RecordU32>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	2000bbc4 	.word	0x2000bbc4
 8006f88:	2000bbc8 	.word	0x2000bbc8
 8006f8c:	2000bccc 	.word	0x2000bccc

08006f90 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b086      	sub	sp, #24
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d073      	beq.n	800708e <xTaskPriorityDisinherit+0xfe>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006fa6:	4b3c      	ldr	r3, [pc, #240]	; (8007098 <xTaskPriorityDisinherit+0x108>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	693a      	ldr	r2, [r7, #16]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d009      	beq.n	8006fc4 <xTaskPriorityDisinherit+0x34>
 8006fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fb4:	f383 8811 	msr	BASEPRI, r3
 8006fb8:	f3bf 8f6f 	isb	sy
 8006fbc:	f3bf 8f4f 	dsb	sy
 8006fc0:	60fb      	str	r3, [r7, #12]
 8006fc2:	e7fe      	b.n	8006fc2 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d109      	bne.n	8006fe0 <xTaskPriorityDisinherit+0x50>
 8006fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd0:	f383 8811 	msr	BASEPRI, r3
 8006fd4:	f3bf 8f6f 	isb	sy
 8006fd8:	f3bf 8f4f 	dsb	sy
 8006fdc:	60bb      	str	r3, [r7, #8]
 8006fde:	e7fe      	b.n	8006fde <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fe4:	1e5a      	subs	r2, r3, #1
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d04b      	beq.n	800708e <xTaskPriorityDisinherit+0xfe>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d147      	bne.n	800708e <xTaskPriorityDisinherit+0xfe>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	3304      	adds	r3, #4
 8007002:	4618      	mov	r0, r3
 8007004:	f7fd fe2c 	bl	8004c60 <uxListRemove>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d115      	bne.n	800703a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007012:	4922      	ldr	r1, [pc, #136]	; (800709c <xTaskPriorityDisinherit+0x10c>)
 8007014:	4613      	mov	r3, r2
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	4413      	add	r3, r2
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	440b      	add	r3, r1
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d10a      	bne.n	800703a <xTaskPriorityDisinherit+0xaa>
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007028:	461a      	mov	r2, r3
 800702a:	2301      	movs	r3, #1
 800702c:	4093      	lsls	r3, r2
 800702e:	43da      	mvns	r2, r3
 8007030:	4b1b      	ldr	r3, [pc, #108]	; (80070a0 <xTaskPriorityDisinherit+0x110>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4013      	ands	r3, r2
 8007036:	4a1a      	ldr	r2, [pc, #104]	; (80070a0 <xTaskPriorityDisinherit+0x110>)
 8007038:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	204a      	movs	r0, #74	; 0x4a
 800703e:	4619      	mov	r1, r3
 8007040:	f00b ff4e 	bl	8012ee0 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007048:	693b      	ldr	r3, [r7, #16]
 800704a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007050:	f1c3 0207 	rsb	r2, r3, #7
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	619a      	str	r2, [r3, #24]
					prvReaddTaskToReadyList( pxTCB );
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800705c:	461a      	mov	r2, r3
 800705e:	2301      	movs	r3, #1
 8007060:	fa03 f202 	lsl.w	r2, r3, r2
 8007064:	4b0e      	ldr	r3, [pc, #56]	; (80070a0 <xTaskPriorityDisinherit+0x110>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4313      	orrs	r3, r2
 800706a:	4a0d      	ldr	r2, [pc, #52]	; (80070a0 <xTaskPriorityDisinherit+0x110>)
 800706c:	6013      	str	r3, [r2, #0]
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007072:	4613      	mov	r3, r2
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	4413      	add	r3, r2
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	4a08      	ldr	r2, [pc, #32]	; (800709c <xTaskPriorityDisinherit+0x10c>)
 800707c:	441a      	add	r2, r3
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	3304      	adds	r3, #4
 8007082:	4610      	mov	r0, r2
 8007084:	4619      	mov	r1, r3
 8007086:	f7fd fd8f 	bl	8004ba8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800708a:	2301      	movs	r3, #1
 800708c:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800708e:	697b      	ldr	r3, [r7, #20]
	}
 8007090:	4618      	mov	r0, r3
 8007092:	3718      	adds	r7, #24
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}
 8007098:	2000bbc4 	.word	0x2000bbc4
 800709c:	2000bbc8 	.word	0x2000bbc8
 80070a0:	2000bccc 	.word	0x2000bccc

080070a4 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80070aa:	4b09      	ldr	r3, [pc, #36]	; (80070d0 <uxTaskResetEventItemValue+0x2c>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070b2:	4b07      	ldr	r3, [pc, #28]	; (80070d0 <uxTaskResetEventItemValue+0x2c>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a06      	ldr	r2, [pc, #24]	; (80070d0 <uxTaskResetEventItemValue+0x2c>)
 80070b8:	6812      	ldr	r2, [r2, #0]
 80070ba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80070bc:	f1c2 0207 	rsb	r2, r2, #7
 80070c0:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80070c2:	687b      	ldr	r3, [r7, #4]
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr
 80070d0:	2000bbc4 	.word	0x2000bbc4

080070d4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80070d4:	b480      	push	{r7}
 80070d6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80070d8:	4b07      	ldr	r3, [pc, #28]	; (80070f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d004      	beq.n	80070ea <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80070e0:	4b05      	ldr	r3, [pc, #20]	; (80070f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80070e6:	3201      	adds	r2, #1
 80070e8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80070ea:	4b03      	ldr	r3, [pc, #12]	; (80070f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80070ec:	681b      	ldr	r3, [r3, #0]
	}
 80070ee:	4618      	mov	r0, r3
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr
 80070f8:	2000bbc4 	.word	0x2000bbc4

080070fc <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8007106:	f7fd fed9 	bl	8004ebc <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800710a:	4b21      	ldr	r3, [pc, #132]	; (8007190 <ulTaskNotifyTake+0x94>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007110:	2b00      	cmp	r3, #0
 8007112:	d113      	bne.n	800713c <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007114:	4b1e      	ldr	r3, [pc, #120]	; (8007190 <ulTaskNotifyTake+0x94>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	2201      	movs	r2, #1
 800711a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

				if( xTicksToWait > ( TickType_t ) 0 )
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d00b      	beq.n	800713c <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007124:	6838      	ldr	r0, [r7, #0]
 8007126:	2101      	movs	r1, #1
 8007128:	f000 f98a 	bl	8007440 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800712c:	4b19      	ldr	r3, [pc, #100]	; (8007194 <ulTaskNotifyTake+0x98>)
 800712e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007132:	601a      	str	r2, [r3, #0]
 8007134:	f3bf 8f4f 	dsb	sy
 8007138:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800713c:	f7fd feec 	bl	8004f18 <vPortExitCritical>

		taskENTER_CRITICAL();
 8007140:	f7fd febc 	bl	8004ebc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2042      	movs	r0, #66	; 0x42
 8007148:	4619      	mov	r1, r3
 800714a:	683a      	ldr	r2, [r7, #0]
 800714c:	f00b ff04 	bl	8012f58 <SEGGER_SYSVIEW_RecordU32x2>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8007150:	4b0f      	ldr	r3, [pc, #60]	; (8007190 <ulTaskNotifyTake+0x94>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007156:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00c      	beq.n	8007178 <ulTaskNotifyTake+0x7c>
			{
				if( xClearCountOnExit != pdFALSE )
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d004      	beq.n	800716e <ulTaskNotifyTake+0x72>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8007164:	4b0a      	ldr	r3, [pc, #40]	; (8007190 <ulTaskNotifyTake+0x94>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2200      	movs	r2, #0
 800716a:	665a      	str	r2, [r3, #100]	; 0x64
 800716c:	e004      	b.n	8007178 <ulTaskNotifyTake+0x7c>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - 1;
 800716e:	4b08      	ldr	r3, [pc, #32]	; (8007190 <ulTaskNotifyTake+0x94>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68fa      	ldr	r2, [r7, #12]
 8007174:	3a01      	subs	r2, #1
 8007176:	665a      	str	r2, [r3, #100]	; 0x64
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007178:	4b05      	ldr	r3, [pc, #20]	; (8007190 <ulTaskNotifyTake+0x94>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2200      	movs	r2, #0
 800717e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
		}
		taskEXIT_CRITICAL();
 8007182:	f7fd fec9 	bl	8004f18 <vPortExitCritical>

		return ulReturn;
 8007186:	68fb      	ldr	r3, [r7, #12]
	}
 8007188:	4618      	mov	r0, r3
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}
 8007190:	2000bbc4 	.word	0x2000bbc4
 8007194:	e000ed04 	.word	0xe000ed04

08007198 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007198:	b590      	push	{r4, r7, lr}
 800719a:	b08d      	sub	sp, #52	; 0x34
 800719c:	af02      	add	r7, sp, #8
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	60b9      	str	r1, [r7, #8]
 80071a2:	603b      	str	r3, [r7, #0]
 80071a4:	4613      	mov	r3, r2
 80071a6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80071a8:	2301      	movs	r3, #1
 80071aa:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d109      	bne.n	80071c6 <xTaskGenericNotify+0x2e>
 80071b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b6:	f383 8811 	msr	BASEPRI, r3
 80071ba:	f3bf 8f6f 	isb	sy
 80071be:	f3bf 8f4f 	dsb	sy
 80071c2:	61bb      	str	r3, [r7, #24]
 80071c4:	e7fe      	b.n	80071c4 <xTaskGenericNotify+0x2c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80071ca:	f7fd fe77 	bl	8004ebc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d003      	beq.n	80071dc <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80071d4:	6a3b      	ldr	r3, [r7, #32]
 80071d6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80071dc:	6a3b      	ldr	r3, [r7, #32]
 80071de:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80071e2:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80071e4:	6a3b      	ldr	r3, [r7, #32]
 80071e6:	2202      	movs	r2, #2
 80071e8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

			switch( eAction )
 80071ec:	79fb      	ldrb	r3, [r7, #7]
 80071ee:	2b04      	cmp	r3, #4
 80071f0:	d827      	bhi.n	8007242 <xTaskGenericNotify+0xaa>
 80071f2:	a201      	add	r2, pc, #4	; (adr r2, 80071f8 <xTaskGenericNotify+0x60>)
 80071f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f8:	08007243 	.word	0x08007243
 80071fc:	0800720d 	.word	0x0800720d
 8007200:	0800721b 	.word	0x0800721b
 8007204:	08007227 	.word	0x08007227
 8007208:	0800722f 	.word	0x0800722f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800720c:	6a3b      	ldr	r3, [r7, #32]
 800720e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	431a      	orrs	r2, r3
 8007214:	6a3b      	ldr	r3, [r7, #32]
 8007216:	665a      	str	r2, [r3, #100]	; 0x64
					break;
 8007218:	e013      	b.n	8007242 <xTaskGenericNotify+0xaa>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800721a:	6a3b      	ldr	r3, [r7, #32]
 800721c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800721e:	1c5a      	adds	r2, r3, #1
 8007220:	6a3b      	ldr	r3, [r7, #32]
 8007222:	665a      	str	r2, [r3, #100]	; 0x64
					break;
 8007224:	e00d      	b.n	8007242 <xTaskGenericNotify+0xaa>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007226:	6a3b      	ldr	r3, [r7, #32]
 8007228:	68ba      	ldr	r2, [r7, #8]
 800722a:	665a      	str	r2, [r3, #100]	; 0x64
					break;
 800722c:	e009      	b.n	8007242 <xTaskGenericNotify+0xaa>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800722e:	7ffb      	ldrb	r3, [r7, #31]
 8007230:	2b02      	cmp	r3, #2
 8007232:	d003      	beq.n	800723c <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007234:	6a3b      	ldr	r3, [r7, #32]
 8007236:	68ba      	ldr	r2, [r7, #8]
 8007238:	665a      	str	r2, [r3, #100]	; 0x64
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800723a:	e001      	b.n	8007240 <xTaskGenericNotify+0xa8>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
 800723c:	2300      	movs	r3, #0
 800723e:	627b      	str	r3, [r7, #36]	; 0x24
					}
					break;
 8007240:	bf00      	nop
					/* The task is being notified without its notify value being
					updated. */
					break;
			}

			traceTASK_NOTIFY();
 8007242:	6a3b      	ldr	r3, [r7, #32]
 8007244:	4618      	mov	r0, r3
 8007246:	f00c fc0f 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 800724a:	4602      	mov	r2, r0
 800724c:	79fc      	ldrb	r4, [r7, #7]
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	9300      	str	r3, [sp, #0]
 8007252:	203e      	movs	r0, #62	; 0x3e
 8007254:	4611      	mov	r1, r2
 8007256:	68ba      	ldr	r2, [r7, #8]
 8007258:	4623      	mov	r3, r4
 800725a:	f00c fe47 	bl	8013eec <SYSVIEW_RecordU32x4>

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800725e:	7ffb      	ldrb	r3, [r7, #31]
 8007260:	2b01      	cmp	r3, #1
 8007262:	d13e      	bne.n	80072e2 <xTaskGenericNotify+0x14a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007264:	6a3b      	ldr	r3, [r7, #32]
 8007266:	3304      	adds	r3, #4
 8007268:	4618      	mov	r0, r3
 800726a:	f7fd fcf9 	bl	8004c60 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800726e:	6a3b      	ldr	r3, [r7, #32]
 8007270:	4618      	mov	r0, r3
 8007272:	f00c fb13 	bl	801389c <SEGGER_SYSVIEW_OnTaskStartReady>
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800727a:	461a      	mov	r2, r3
 800727c:	2301      	movs	r3, #1
 800727e:	fa03 f202 	lsl.w	r2, r3, r2
 8007282:	4b1b      	ldr	r3, [pc, #108]	; (80072f0 <xTaskGenericNotify+0x158>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4313      	orrs	r3, r2
 8007288:	4a19      	ldr	r2, [pc, #100]	; (80072f0 <xTaskGenericNotify+0x158>)
 800728a:	6013      	str	r3, [r2, #0]
 800728c:	6a3b      	ldr	r3, [r7, #32]
 800728e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007290:	4613      	mov	r3, r2
 8007292:	009b      	lsls	r3, r3, #2
 8007294:	4413      	add	r3, r2
 8007296:	009b      	lsls	r3, r3, #2
 8007298:	4a16      	ldr	r2, [pc, #88]	; (80072f4 <xTaskGenericNotify+0x15c>)
 800729a:	441a      	add	r2, r3
 800729c:	6a3b      	ldr	r3, [r7, #32]
 800729e:	3304      	adds	r3, #4
 80072a0:	4610      	mov	r0, r2
 80072a2:	4619      	mov	r1, r3
 80072a4:	f7fd fc80 	bl	8004ba8 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80072a8:	6a3b      	ldr	r3, [r7, #32]
 80072aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d009      	beq.n	80072c4 <xTaskGenericNotify+0x12c>
 80072b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072b4:	f383 8811 	msr	BASEPRI, r3
 80072b8:	f3bf 8f6f 	isb	sy
 80072bc:	f3bf 8f4f 	dsb	sy
 80072c0:	617b      	str	r3, [r7, #20]
 80072c2:	e7fe      	b.n	80072c2 <xTaskGenericNotify+0x12a>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80072c4:	6a3b      	ldr	r3, [r7, #32]
 80072c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072c8:	4b0b      	ldr	r3, [pc, #44]	; (80072f8 <xTaskGenericNotify+0x160>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ce:	429a      	cmp	r2, r3
 80072d0:	d907      	bls.n	80072e2 <xTaskGenericNotify+0x14a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80072d2:	4b0a      	ldr	r3, [pc, #40]	; (80072fc <xTaskGenericNotify+0x164>)
 80072d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072d8:	601a      	str	r2, [r3, #0]
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80072e2:	f7fd fe19 	bl	8004f18 <vPortExitCritical>

		return xReturn;
 80072e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80072e8:	4618      	mov	r0, r3
 80072ea:	372c      	adds	r7, #44	; 0x2c
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd90      	pop	{r4, r7, pc}
 80072f0:	2000bccc 	.word	0x2000bccc
 80072f4:	2000bbc8 	.word	0x2000bbc8
 80072f8:	2000bbc4 	.word	0x2000bbc4
 80072fc:	e000ed04 	.word	0xe000ed04

08007300 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007300:	b580      	push	{r7, lr}
 8007302:	b08a      	sub	sp, #40	; 0x28
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d109      	bne.n	8007324 <vTaskNotifyGiveFromISR+0x24>
 8007310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007314:	f383 8811 	msr	BASEPRI, r3
 8007318:	f3bf 8f6f 	isb	sy
 800731c:	f3bf 8f4f 	dsb	sy
 8007320:	61bb      	str	r3, [r7, #24]
 8007322:	e7fe      	b.n	8007322 <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007324:	f7fd fea0 	bl	8005068 <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	627b      	str	r3, [r7, #36]	; 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800732c:	f3ef 8211 	mrs	r2, BASEPRI
 8007330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007334:	f383 8811 	msr	BASEPRI, r3
 8007338:	f3bf 8f6f 	isb	sy
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	617a      	str	r2, [r7, #20]
 8007342:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007344:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007346:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800734e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007352:	2202      	movs	r2, #2
 8007354:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8007358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800735a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800735c:	1c5a      	adds	r2, r3, #1
 800735e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007360:	665a      	str	r2, [r3, #100]	; 0x64

			traceTASK_NOTIFY_GIVE_FROM_ISR();
 8007362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007364:	4618      	mov	r0, r3
 8007366:	f00c fb7f 	bl	8013a68 <SEGGER_SYSVIEW_ShrinkId>
 800736a:	4602      	mov	r2, r0
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	2041      	movs	r0, #65	; 0x41
 8007370:	4611      	mov	r1, r2
 8007372:	461a      	mov	r2, r3
 8007374:	f00b fdf0 	bl	8012f58 <SEGGER_SYSVIEW_RecordU32x2>

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007378:	7ffb      	ldrb	r3, [r7, #31]
 800737a:	2b01      	cmp	r3, #1
 800737c:	d14b      	bne.n	8007416 <vTaskNotifyGiveFromISR+0x116>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800737e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007382:	2b00      	cmp	r3, #0
 8007384:	d009      	beq.n	800739a <vTaskNotifyGiveFromISR+0x9a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800738a:	f383 8811 	msr	BASEPRI, r3
 800738e:	f3bf 8f6f 	isb	sy
 8007392:	f3bf 8f4f 	dsb	sy
 8007396:	60fb      	str	r3, [r7, #12]
 8007398:	e7fe      	b.n	8007398 <vTaskNotifyGiveFromISR+0x98>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800739a:	4b23      	ldr	r3, [pc, #140]	; (8007428 <vTaskNotifyGiveFromISR+0x128>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d122      	bne.n	80073e8 <vTaskNotifyGiveFromISR+0xe8>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a4:	3304      	adds	r3, #4
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7fd fc5a 	bl	8004c60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80073ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ae:	4618      	mov	r0, r3
 80073b0:	f00c fa74 	bl	801389c <SEGGER_SYSVIEW_OnTaskStartReady>
 80073b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073b8:	461a      	mov	r2, r3
 80073ba:	2301      	movs	r3, #1
 80073bc:	fa03 f202 	lsl.w	r2, r3, r2
 80073c0:	4b1a      	ldr	r3, [pc, #104]	; (800742c <vTaskNotifyGiveFromISR+0x12c>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4313      	orrs	r3, r2
 80073c6:	4a19      	ldr	r2, [pc, #100]	; (800742c <vTaskNotifyGiveFromISR+0x12c>)
 80073c8:	6013      	str	r3, [r2, #0]
 80073ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073ce:	4613      	mov	r3, r2
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	4413      	add	r3, r2
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	4a16      	ldr	r2, [pc, #88]	; (8007430 <vTaskNotifyGiveFromISR+0x130>)
 80073d8:	441a      	add	r2, r3
 80073da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073dc:	3304      	adds	r3, #4
 80073de:	4610      	mov	r0, r2
 80073e0:	4619      	mov	r1, r3
 80073e2:	f7fd fbe1 	bl	8004ba8 <vListInsertEnd>
 80073e6:	e005      	b.n	80073f4 <vTaskNotifyGiveFromISR+0xf4>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80073e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ea:	3318      	adds	r3, #24
 80073ec:	4811      	ldr	r0, [pc, #68]	; (8007434 <vTaskNotifyGiveFromISR+0x134>)
 80073ee:	4619      	mov	r1, r3
 80073f0:	f7fd fbda 	bl	8004ba8 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80073f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073f8:	4b0f      	ldr	r3, [pc, #60]	; (8007438 <vTaskNotifyGiveFromISR+0x138>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073fe:	429a      	cmp	r2, r3
 8007400:	d909      	bls.n	8007416 <vTaskNotifyGiveFromISR+0x116>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d003      	beq.n	8007410 <vTaskNotifyGiveFromISR+0x110>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	2201      	movs	r2, #1
 800740c:	601a      	str	r2, [r3, #0]
 800740e:	e002      	b.n	8007416 <vTaskNotifyGiveFromISR+0x116>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter in an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 8007410:	4b0a      	ldr	r3, [pc, #40]	; (800743c <vTaskNotifyGiveFromISR+0x13c>)
 8007412:	2201      	movs	r2, #1
 8007414:	601a      	str	r2, [r3, #0]
 8007416:	6a3b      	ldr	r3, [r7, #32]
 8007418:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8007420:	3728      	adds	r7, #40	; 0x28
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	2000bcec 	.word	0x2000bcec
 800742c:	2000bccc 	.word	0x2000bccc
 8007430:	2000bbc8 	.word	0x2000bbc8
 8007434:	2000bc84 	.word	0x2000bc84
 8007438:	2000bbc4 	.word	0x2000bbc4
 800743c:	2000bcd8 	.word	0x2000bcd8

08007440 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b084      	sub	sp, #16
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800744a:	4b31      	ldr	r3, [pc, #196]	; (8007510 <prvAddCurrentTaskToDelayedList+0xd0>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007450:	4b30      	ldr	r3, [pc, #192]	; (8007514 <prvAddCurrentTaskToDelayedList+0xd4>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	3304      	adds	r3, #4
 8007456:	4618      	mov	r0, r3
 8007458:	f7fd fc02 	bl	8004c60 <uxListRemove>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	d10b      	bne.n	800747a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007462:	4b2c      	ldr	r3, [pc, #176]	; (8007514 <prvAddCurrentTaskToDelayedList+0xd4>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007468:	461a      	mov	r2, r3
 800746a:	2301      	movs	r3, #1
 800746c:	4093      	lsls	r3, r2
 800746e:	43da      	mvns	r2, r3
 8007470:	4b29      	ldr	r3, [pc, #164]	; (8007518 <prvAddCurrentTaskToDelayedList+0xd8>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4013      	ands	r3, r2
 8007476:	4a28      	ldr	r2, [pc, #160]	; (8007518 <prvAddCurrentTaskToDelayedList+0xd8>)
 8007478:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007480:	d110      	bne.n	80074a4 <prvAddCurrentTaskToDelayedList+0x64>
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d00d      	beq.n	80074a4 <prvAddCurrentTaskToDelayedList+0x64>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8007488:	4b22      	ldr	r3, [pc, #136]	; (8007514 <prvAddCurrentTaskToDelayedList+0xd4>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4618      	mov	r0, r3
 800748e:	211b      	movs	r1, #27
 8007490:	f00c fa46 	bl	8013920 <SEGGER_SYSVIEW_OnTaskStopReady>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007494:	4b1f      	ldr	r3, [pc, #124]	; (8007514 <prvAddCurrentTaskToDelayedList+0xd4>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	3304      	adds	r3, #4
 800749a:	4820      	ldr	r0, [pc, #128]	; (800751c <prvAddCurrentTaskToDelayedList+0xdc>)
 800749c:	4619      	mov	r1, r3
 800749e:	f7fd fb83 	bl	8004ba8 <vListInsertEnd>
 80074a2:	e032      	b.n	800750a <prvAddCurrentTaskToDelayedList+0xca>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80074a4:	68fa      	ldr	r2, [r7, #12]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4413      	add	r3, r2
 80074aa:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80074ac:	4b19      	ldr	r3, [pc, #100]	; (8007514 <prvAddCurrentTaskToDelayedList+0xd4>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80074b4:	68ba      	ldr	r2, [r7, #8]
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d20f      	bcs.n	80074dc <prvAddCurrentTaskToDelayedList+0x9c>
			{
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80074bc:	4b15      	ldr	r3, [pc, #84]	; (8007514 <prvAddCurrentTaskToDelayedList+0xd4>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4618      	mov	r0, r3
 80074c2:	2104      	movs	r1, #4
 80074c4:	f00c fa2c 	bl	8013920 <SEGGER_SYSVIEW_OnTaskStopReady>
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074c8:	4b15      	ldr	r3, [pc, #84]	; (8007520 <prvAddCurrentTaskToDelayedList+0xe0>)
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	4b11      	ldr	r3, [pc, #68]	; (8007514 <prvAddCurrentTaskToDelayedList+0xd4>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	3304      	adds	r3, #4
 80074d2:	4610      	mov	r0, r2
 80074d4:	4619      	mov	r1, r3
 80074d6:	f7fd fb8b 	bl	8004bf0 <vListInsert>
 80074da:	e016      	b.n	800750a <prvAddCurrentTaskToDelayedList+0xca>
			}
			else
			{
                traceMOVED_TASK_TO_DELAYED_LIST();
 80074dc:	4b0d      	ldr	r3, [pc, #52]	; (8007514 <prvAddCurrentTaskToDelayedList+0xd4>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4618      	mov	r0, r3
 80074e2:	2104      	movs	r1, #4
 80074e4:	f00c fa1c 	bl	8013920 <SEGGER_SYSVIEW_OnTaskStopReady>
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074e8:	4b0e      	ldr	r3, [pc, #56]	; (8007524 <prvAddCurrentTaskToDelayedList+0xe4>)
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	4b09      	ldr	r3, [pc, #36]	; (8007514 <prvAddCurrentTaskToDelayedList+0xd4>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	3304      	adds	r3, #4
 80074f2:	4610      	mov	r0, r2
 80074f4:	4619      	mov	r1, r3
 80074f6:	f7fd fb7b 	bl	8004bf0 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80074fa:	4b0b      	ldr	r3, [pc, #44]	; (8007528 <prvAddCurrentTaskToDelayedList+0xe8>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	68ba      	ldr	r2, [r7, #8]
 8007500:	429a      	cmp	r2, r3
 8007502:	d202      	bcs.n	800750a <prvAddCurrentTaskToDelayedList+0xca>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8007504:	4a08      	ldr	r2, [pc, #32]	; (8007528 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	6013      	str	r3, [r2, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	2000bcc8 	.word	0x2000bcc8
 8007514:	2000bbc4 	.word	0x2000bbc4
 8007518:	2000bccc 	.word	0x2000bccc
 800751c:	2000bcb0 	.word	0x2000bcb0
 8007520:	2000bc80 	.word	0x2000bc80
 8007524:	2000bc7c 	.word	0x2000bc7c
 8007528:	2000bce4 	.word	0x2000bce4

0800752c <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800752c:	b580      	push	{r7, lr}
 800752e:	b082      	sub	sp, #8
 8007530:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8007532:	201c      	movs	r0, #28
 8007534:	f7fd fdd4 	bl	80050e0 <pvPortMalloc>
 8007538:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d007      	beq.n	8007550 <xEventGroupCreate+0x24>
		{
			pxEventBits->uxEventBits = 0;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2200      	movs	r2, #0
 8007544:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	3304      	adds	r3, #4
 800754a:	4618      	mov	r0, r3
 800754c:	f7fd fb00 	bl	8004b50 <vListInitialise>
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8007550:	687b      	ldr	r3, [r7, #4]
	}
 8007552:	4618      	mov	r0, r3
 8007554:	3708      	adds	r7, #8
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop

0800755c <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b090      	sub	sp, #64	; 0x40
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	607a      	str	r2, [r7, #4]
 8007568:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800756e:	2300      	movs	r3, #0
 8007570:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8007572:	2300      	movs	r3, #0
 8007574:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d109      	bne.n	8007590 <xEventGroupWaitBits+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800757c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007580:	f383 8811 	msr	BASEPRI, r3
 8007584:	f3bf 8f6f 	isb	sy
 8007588:	f3bf 8f4f 	dsb	sy
 800758c:	623b      	str	r3, [r7, #32]
 800758e:	e7fe      	b.n	800758e <xEventGroupWaitBits+0x32>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007596:	2b00      	cmp	r3, #0
 8007598:	d009      	beq.n	80075ae <xEventGroupWaitBits+0x52>
 800759a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800759e:	f383 8811 	msr	BASEPRI, r3
 80075a2:	f3bf 8f6f 	isb	sy
 80075a6:	f3bf 8f4f 	dsb	sy
 80075aa:	61fb      	str	r3, [r7, #28]
 80075ac:	e7fe      	b.n	80075ac <xEventGroupWaitBits+0x50>
	configASSERT( uxBitsToWaitFor != 0 );
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d109      	bne.n	80075c8 <xEventGroupWaitBits+0x6c>
 80075b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075b8:	f383 8811 	msr	BASEPRI, r3
 80075bc:	f3bf 8f6f 	isb	sy
 80075c0:	f3bf 8f4f 	dsb	sy
 80075c4:	61bb      	str	r3, [r7, #24]
 80075c6:	e7fe      	b.n	80075c6 <xEventGroupWaitBits+0x6a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80075c8:	f7ff fc48 	bl	8006e5c <xTaskGetSchedulerState>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d102      	bne.n	80075d8 <xEventGroupWaitBits+0x7c>
 80075d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d101      	bne.n	80075dc <xEventGroupWaitBits+0x80>
 80075d8:	2301      	movs	r3, #1
 80075da:	e000      	b.n	80075de <xEventGroupWaitBits+0x82>
 80075dc:	2300      	movs	r3, #0
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d109      	bne.n	80075f6 <xEventGroupWaitBits+0x9a>
 80075e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075e6:	f383 8811 	msr	BASEPRI, r3
 80075ea:	f3bf 8f6f 	isb	sy
 80075ee:	f3bf 8f4f 	dsb	sy
 80075f2:	617b      	str	r3, [r7, #20]
 80075f4:	e7fe      	b.n	80075f4 <xEventGroupWaitBits+0x98>
	}
	#endif

	vTaskSuspendAll();
 80075f6:	f7fe ff2f 	bl	8006458 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80075fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8007600:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007602:	68b9      	ldr	r1, [r7, #8]
 8007604:	683a      	ldr	r2, [r7, #0]
 8007606:	f000 f963 	bl	80078d0 <prvTestWaitCondition>
 800760a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800760c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800760e:	2b00      	cmp	r3, #0
 8007610:	d00e      	beq.n	8007630 <xEventGroupWaitBits+0xd4>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8007612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007614:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8007616:	2300      	movs	r3, #0
 8007618:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d027      	beq.n	8007670 <xEventGroupWaitBits+0x114>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	43db      	mvns	r3, r3
 8007628:	401a      	ands	r2, r3
 800762a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800762c:	601a      	str	r2, [r3, #0]
 800762e:	e01f      	b.n	8007670 <xEventGroupWaitBits+0x114>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8007630:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007632:	2b00      	cmp	r3, #0
 8007634:	d102      	bne.n	800763c <xEventGroupWaitBits+0xe0>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8007636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007638:	63fb      	str	r3, [r7, #60]	; 0x3c
 800763a:	e019      	b.n	8007670 <xEventGroupWaitBits+0x114>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d003      	beq.n	800764a <xEventGroupWaitBits+0xee>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8007642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007644:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007648:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d003      	beq.n	8007658 <xEventGroupWaitBits+0xfc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8007650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007652:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007656:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8007658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800765a:	1d19      	adds	r1, r3, #4
 800765c:	68ba      	ldr	r2, [r7, #8]
 800765e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007660:	4313      	orrs	r3, r2
 8007662:	4608      	mov	r0, r1
 8007664:	4619      	mov	r1, r3
 8007666:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007668:	f7ff f988 	bl	800697c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800766c:	2300      	movs	r3, #0
 800766e:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8007670:	f7fe ff00 	bl	8006474 <xTaskResumeAll>
 8007674:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8007676:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007678:	2b00      	cmp	r3, #0
 800767a:	d031      	beq.n	80076e0 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
 800767c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767e:	2b00      	cmp	r3, #0
 8007680:	d107      	bne.n	8007692 <xEventGroupWaitBits+0x136>
		{
			portYIELD_WITHIN_API();
 8007682:	4b1a      	ldr	r3, [pc, #104]	; (80076ec <xEventGroupWaitBits+0x190>)
 8007684:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007688:	601a      	str	r2, [r3, #0]
 800768a:	f3bf 8f4f 	dsb	sy
 800768e:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8007692:	f7ff fd07 	bl	80070a4 <uxTaskResetEventItemValue>
 8007696:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8007698:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800769a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d11a      	bne.n	80076d8 <xEventGroupWaitBits+0x17c>
		{
			taskENTER_CRITICAL();
 80076a2:	f7fd fc0b 	bl	8004ebc <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80076a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80076ac:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80076ae:	68b9      	ldr	r1, [r7, #8]
 80076b0:	683a      	ldr	r2, [r7, #0]
 80076b2:	f000 f90d 	bl	80078d0 <prvTestWaitCondition>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d009      	beq.n	80076d0 <xEventGroupWaitBits+0x174>
				{
					if( xClearOnExit != pdFALSE )
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d006      	beq.n	80076d0 <xEventGroupWaitBits+0x174>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80076c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	43db      	mvns	r3, r3
 80076ca:	401a      	ands	r2, r3
 80076cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076ce:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80076d0:	f7fd fc22 	bl	8004f18 <vPortExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
 80076d4:	2300      	movs	r3, #0
 80076d6:	633b      	str	r3, [r7, #48]	; 0x30
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80076d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076da:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80076de:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
 80076e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3740      	adds	r7, #64	; 0x40
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	e000ed04 	.word	0xe000ed04

080076f0 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b086      	sub	sp, #24
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d109      	bne.n	8007718 <xEventGroupClearBits+0x28>
 8007704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007708:	f383 8811 	msr	BASEPRI, r3
 800770c:	f3bf 8f6f 	isb	sy
 8007710:	f3bf 8f4f 	dsb	sy
 8007714:	60fb      	str	r3, [r7, #12]
 8007716:	e7fe      	b.n	8007716 <xEventGroupClearBits+0x26>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800771e:	2b00      	cmp	r3, #0
 8007720:	d009      	beq.n	8007736 <xEventGroupClearBits+0x46>
 8007722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007726:	f383 8811 	msr	BASEPRI, r3
 800772a:	f3bf 8f6f 	isb	sy
 800772e:	f3bf 8f4f 	dsb	sy
 8007732:	60bb      	str	r3, [r7, #8]
 8007734:	e7fe      	b.n	8007734 <xEventGroupClearBits+0x44>

	taskENTER_CRITICAL();
 8007736:	f7fd fbc1 	bl	8004ebc <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	43db      	mvns	r3, r3
 8007748:	401a      	ands	r2, r3
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800774e:	f7fd fbe3 	bl	8004f18 <vPortExitCritical>

	return uxReturn;
 8007752:	693b      	ldr	r3, [r7, #16]
}
 8007754:	4618      	mov	r0, r3
 8007756:	3718      	adds	r7, #24
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b08e      	sub	sp, #56	; 0x38
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8007766:	2300      	movs	r3, #0
 8007768:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800776e:	2300      	movs	r3, #0
 8007770:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d109      	bne.n	800778c <xEventGroupSetBits+0x30>
 8007778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800777c:	f383 8811 	msr	BASEPRI, r3
 8007780:	f3bf 8f6f 	isb	sy
 8007784:	f3bf 8f4f 	dsb	sy
 8007788:	613b      	str	r3, [r7, #16]
 800778a:	e7fe      	b.n	800778a <xEventGroupSetBits+0x2e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007792:	2b00      	cmp	r3, #0
 8007794:	d009      	beq.n	80077aa <xEventGroupSetBits+0x4e>
 8007796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800779a:	f383 8811 	msr	BASEPRI, r3
 800779e:	f3bf 8f6f 	isb	sy
 80077a2:	f3bf 8f4f 	dsb	sy
 80077a6:	60fb      	str	r3, [r7, #12]
 80077a8:	e7fe      	b.n	80077a8 <xEventGroupSetBits+0x4c>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80077aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ac:	3304      	adds	r3, #4
 80077ae:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b2:	3308      	adds	r3, #8
 80077b4:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80077b6:	f7fe fe4f 	bl	8006458 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80077ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80077c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	431a      	orrs	r2, r3
 80077c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ca:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80077cc:	e03c      	b.n	8007848 <xEventGroupSetBits+0xec>
		{
			pxNext = listGET_NEXT( pxListItem );
 80077ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80077d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80077da:	2300      	movs	r3, #0
 80077dc:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80077e4:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80077ec:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d108      	bne.n	800780a <xEventGroupSetBits+0xae>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80077f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	69bb      	ldr	r3, [r7, #24]
 80077fe:	4013      	ands	r3, r2
 8007800:	2b00      	cmp	r3, #0
 8007802:	d00b      	beq.n	800781c <xEventGroupSetBits+0xc0>
				{
					xMatchFound = pdTRUE;
 8007804:	2301      	movs	r3, #1
 8007806:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007808:	e008      	b.n	800781c <xEventGroupSetBits+0xc0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800780a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	69bb      	ldr	r3, [r7, #24]
 8007810:	401a      	ands	r2, r3
 8007812:	69bb      	ldr	r3, [r7, #24]
 8007814:	429a      	cmp	r2, r3
 8007816:	d101      	bne.n	800781c <xEventGroupSetBits+0xc0>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8007818:	2301      	movs	r3, #1
 800781a:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800781c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800781e:	2b00      	cmp	r3, #0
 8007820:	d010      	beq.n	8007844 <xEventGroupSetBits+0xe8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007828:	2b00      	cmp	r3, #0
 800782a:	d003      	beq.n	8007834 <xEventGroupSetBits+0xd8>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800782c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800782e:	69bb      	ldr	r3, [r7, #24]
 8007830:	4313      	orrs	r3, r2
 8007832:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8007834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800783c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800783e:	4619      	mov	r1, r3
 8007840:	f7ff f93e 	bl	8006ac0 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007848:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800784a:	6a3b      	ldr	r3, [r7, #32]
 800784c:	429a      	cmp	r2, r3
 800784e:	d1be      	bne.n	80077ce <xEventGroupSetBits+0x72>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007852:	681a      	ldr	r2, [r3, #0]
 8007854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007856:	43db      	mvns	r3, r3
 8007858:	401a      	ands	r2, r3
 800785a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800785c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800785e:	f7fe fe09 	bl	8006474 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8007862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007864:	681b      	ldr	r3, [r3, #0]
}
 8007866:	4618      	mov	r0, r3
 8007868:	3738      	adds	r7, #56	; 0x38
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop

08007870 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	617b      	str	r3, [r7, #20]
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	3304      	adds	r3, #4
 8007880:	613b      	str	r3, [r7, #16]

	vTaskSuspendAll();
 8007882:	f7fe fde9 	bl	8006458 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 8007886:	e016      	b.n	80078b6 <vEventGroupDelete+0x46>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
 8007888:	693b      	ldr	r3, [r7, #16]
 800788a:	68da      	ldr	r2, [r3, #12]
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	3308      	adds	r3, #8
 8007890:	429a      	cmp	r2, r3
 8007892:	d109      	bne.n	80078a8 <vEventGroupDelete+0x38>
 8007894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007898:	f383 8811 	msr	BASEPRI, r3
 800789c:	f3bf 8f6f 	isb	sy
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	60fb      	str	r3, [r7, #12]
 80078a6:	e7fe      	b.n	80078a6 <vEventGroupDelete+0x36>
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	68db      	ldr	r3, [r3, #12]
 80078ac:	4618      	mov	r0, r3
 80078ae:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80078b2:	f7ff f905 	bl	8006ac0 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1e4      	bne.n	8007888 <vEventGroupDelete+0x18>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
		{
			/* The event group can only have been allocated dynamically - free
			it again. */
			vPortFree( pxEventBits );
 80078be:	6978      	ldr	r0, [r7, #20]
 80078c0:	f7fd fcae 	bl	8005220 <vPortFree>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
	( void ) xTaskResumeAll();
 80078c4:	f7fe fdd6 	bl	8006474 <xTaskResumeAll>
}
 80078c8:	3718      	adds	r7, #24
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop

080078d0 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80078d0:	b480      	push	{r7}
 80078d2:	b087      	sub	sp, #28
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80078dc:	2300      	movs	r3, #0
 80078de:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d107      	bne.n	80078f6 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	4013      	ands	r3, r2
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00a      	beq.n	8007906 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80078f0:	2301      	movs	r3, #1
 80078f2:	617b      	str	r3, [r7, #20]
 80078f4:	e007      	b.n	8007906 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80078f6:	68fa      	ldr	r2, [r7, #12]
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	401a      	ands	r2, r3
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	429a      	cmp	r2, r3
 8007900:	d101      	bne.n	8007906 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007902:	2301      	movs	r3, #1
 8007904:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8007906:	697b      	ldr	r3, [r7, #20]
}
 8007908:	4618      	mov	r0, r3
 800790a:	371c      	adds	r7, #28
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <HAL_ETH_RxCpltCallback>:
};

/*-----------------------------------------------------------*/

void HAL_ETH_RxCpltCallback( ETH_HandleTypeDef *heth )
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800791c:	2300      	movs	r3, #0
 800791e:	60fb      	str	r3, [r7, #12]

	/* Ethernet RX-Complete callback function, elsewhere declared as weak. */
    ulISREvents |= EMAC_IF_RX_EVENT;
 8007920:	4b12      	ldr	r3, [pc, #72]	; (800796c <HAL_ETH_RxCpltCallback+0x58>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f043 0301 	orr.w	r3, r3, #1
 8007928:	4a10      	ldr	r2, [pc, #64]	; (800796c <HAL_ETH_RxCpltCallback+0x58>)
 800792a:	6013      	str	r3, [r2, #0]
	/* Wakeup the prvEMACHandlerTask. */
	if( xEMACTaskHandle != NULL )
 800792c:	4b10      	ldr	r3, [pc, #64]	; (8007970 <HAL_ETH_RxCpltCallback+0x5c>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d017      	beq.n	8007964 <HAL_ETH_RxCpltCallback+0x50>
	{
		vTaskNotifyGiveFromISR( xEMACTaskHandle, &xHigherPriorityTaskWoken );
 8007934:	4b0e      	ldr	r3, [pc, #56]	; (8007970 <HAL_ETH_RxCpltCallback+0x5c>)
 8007936:	681a      	ldr	r2, [r3, #0]
 8007938:	f107 030c 	add.w	r3, r7, #12
 800793c:	4610      	mov	r0, r2
 800793e:	4619      	mov	r1, r3
 8007940:	f7ff fcde 	bl	8007300 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00a      	beq.n	8007960 <HAL_ETH_RxCpltCallback+0x4c>
 800794a:	f00b feeb 	bl	8013724 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 800794e:	4b09      	ldr	r3, [pc, #36]	; (8007974 <HAL_ETH_RxCpltCallback+0x60>)
 8007950:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007954:	601a      	str	r2, [r3, #0]
 8007956:	f3bf 8f4f 	dsb	sy
 800795a:	f3bf 8f6f 	isb	sy
 800795e:	e001      	b.n	8007964 <HAL_ETH_RxCpltCallback+0x50>
 8007960:	f00b fec4 	bl	80136ec <SEGGER_SYSVIEW_RecordExitISR>
	}
}
 8007964:	3710      	adds	r7, #16
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	2000bcf8 	.word	0x2000bcf8
 8007970:	2000bd58 	.word	0x2000bd58
 8007974:	e000ed04 	.word	0xe000ed04

08007978 <HAL_ETH_TxCpltCallback>:
/*-----------------------------------------------------------*/

void HAL_ETH_TxCpltCallback( ETH_HandleTypeDef *heth )
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8007980:	2300      	movs	r3, #0
 8007982:	60fb      	str	r3, [r7, #12]

	/* This call-back is only useful in case packets are being sent
	zero-copy.  Once they're sent, the buffers will be released
	by the function vClearTXBuffers(). */
	ulISREvents |= EMAC_IF_TX_EVENT;
 8007984:	4b12      	ldr	r3, [pc, #72]	; (80079d0 <HAL_ETH_TxCpltCallback+0x58>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f043 0302 	orr.w	r3, r3, #2
 800798c:	4a10      	ldr	r2, [pc, #64]	; (80079d0 <HAL_ETH_TxCpltCallback+0x58>)
 800798e:	6013      	str	r3, [r2, #0]
	/* Wakeup the prvEMACHandlerTask. */
	if( xEMACTaskHandle != NULL )
 8007990:	4b10      	ldr	r3, [pc, #64]	; (80079d4 <HAL_ETH_TxCpltCallback+0x5c>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d017      	beq.n	80079c8 <HAL_ETH_TxCpltCallback+0x50>
	{
		vTaskNotifyGiveFromISR( xEMACTaskHandle, &xHigherPriorityTaskWoken );
 8007998:	4b0e      	ldr	r3, [pc, #56]	; (80079d4 <HAL_ETH_TxCpltCallback+0x5c>)
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	f107 030c 	add.w	r3, r7, #12
 80079a0:	4610      	mov	r0, r2
 80079a2:	4619      	mov	r1, r3
 80079a4:	f7ff fcac 	bl	8007300 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d00a      	beq.n	80079c4 <HAL_ETH_TxCpltCallback+0x4c>
 80079ae:	f00b feb9 	bl	8013724 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 80079b2:	4b09      	ldr	r3, [pc, #36]	; (80079d8 <HAL_ETH_TxCpltCallback+0x60>)
 80079b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079b8:	601a      	str	r2, [r3, #0]
 80079ba:	f3bf 8f4f 	dsb	sy
 80079be:	f3bf 8f6f 	isb	sy
 80079c2:	e001      	b.n	80079c8 <HAL_ETH_TxCpltCallback+0x50>
 80079c4:	f00b fe92 	bl	80136ec <SEGGER_SYSVIEW_RecordExitISR>
	}

}
 80079c8:	3710      	adds	r7, #16
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}
 80079ce:	bf00      	nop
 80079d0:	2000bcf8 	.word	0x2000bcf8
 80079d4:	2000bd58 	.word	0x2000bd58
 80079d8:	e000ed04 	.word	0xe000ed04

080079dc <vClearTXBuffers>:
/*-----------------------------------------------------------*/

static void vClearTXBuffers()
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b084      	sub	sp, #16
 80079e0:	af00      	add	r7, sp, #0
__IO ETH_DMADescTypeDef  *txLastDescriptor = xETH.TxDesc;
 80079e2:	4b23      	ldr	r3, [pc, #140]	; (8007a70 <vClearTXBuffers+0x94>)
 80079e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079e6:	60bb      	str	r3, [r7, #8]
size_t uxCount = ( ( UBaseType_t ) ETH_TXBUFNB ) - uxSemaphoreGetCount( xTXDescriptorSemaphore );
 80079e8:	4b22      	ldr	r3, [pc, #136]	; (8007a74 <vClearTXBuffers+0x98>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4618      	mov	r0, r3
 80079ee:	f7fe f90d 	bl	8005c0c <uxQueueMessagesWaiting>
 80079f2:	4603      	mov	r3, r0
 80079f4:	f1c3 0304 	rsb	r3, r3, #4
 80079f8:	60fb      	str	r3, [r7, #12]

	/* This function is called after a TX-completion interrupt.
	It will release each Network Buffer used in xNetworkInterfaceOutput().
	'uxCount' represents the number of descriptors given to DMA for transmission.
	After sending a packet, the DMA will clear the 'ETH_DMATXDESC_OWN' bit. */
	while( ( uxCount > 0 ) && ( ( DMATxDescToClear->Status & ETH_DMATXDESC_OWN ) == 0 ) )
 80079fa:	e02e      	b.n	8007a5a <vClearTXBuffers+0x7e>
	{
		if( ( DMATxDescToClear == txLastDescriptor ) && ( uxCount != ETH_TXBUFNB ) )
 80079fc:	4b1e      	ldr	r3, [pc, #120]	; (8007a78 <vClearTXBuffers+0x9c>)
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d103      	bne.n	8007a0e <vClearTXBuffers+0x32>
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2b04      	cmp	r3, #4
 8007a0a:	d000      	beq.n	8007a0e <vClearTXBuffers+0x32>
		{
			break;
 8007a0c:	e02d      	b.n	8007a6a <vClearTXBuffers+0x8e>
		}
		#if( ipconfigZERO_COPY_TX_DRIVER != 0 )
		{
			ucPayLoad = ( uint8_t * )DMATxDescToClear->Buffer1Addr;
 8007a0e:	4b1a      	ldr	r3, [pc, #104]	; (8007a78 <vClearTXBuffers+0x9c>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	607b      	str	r3, [r7, #4]

			if( ucPayLoad != NULL )
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00d      	beq.n	8007a38 <vClearTXBuffers+0x5c>
			{
				pxNetworkBuffer = pxPacketBuffer_to_NetworkBuffer( ucPayLoad );
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f001 f95b 	bl	8008cd8 <pxPacketBuffer_to_NetworkBuffer>
 8007a22:	6038      	str	r0, [r7, #0]
				if( pxNetworkBuffer != NULL )
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d002      	beq.n	8007a30 <vClearTXBuffers+0x54>
				{
					vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer ) ;
 8007a2a:	6838      	ldr	r0, [r7, #0]
 8007a2c:	f000 fef0 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
				}
				DMATxDescToClear->Buffer1Addr = ( uint32_t )0u;
 8007a30:	4b11      	ldr	r3, [pc, #68]	; (8007a78 <vClearTXBuffers+0x9c>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	2200      	movs	r2, #0
 8007a36:	609a      	str	r2, [r3, #8]
			}
		}
		#endif /* ipconfigZERO_COPY_TX_DRIVER */

		DMATxDescToClear = ( ETH_DMADescTypeDef * )( DMATxDescToClear->Buffer2NextDescAddr );
 8007a38:	4b0f      	ldr	r3, [pc, #60]	; (8007a78 <vClearTXBuffers+0x9c>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	4b0d      	ldr	r3, [pc, #52]	; (8007a78 <vClearTXBuffers+0x9c>)
 8007a42:	601a      	str	r2, [r3, #0]

		uxCount--;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	3b01      	subs	r3, #1
 8007a48:	60fb      	str	r3, [r7, #12]
		/* Tell the counting semaphore that one more TX descriptor is available. */
		xSemaphoreGive( xTXDescriptorSemaphore );
 8007a4a:	4b0a      	ldr	r3, [pc, #40]	; (8007a74 <vClearTXBuffers+0x98>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4618      	mov	r0, r3
 8007a50:	2100      	movs	r1, #0
 8007a52:	2200      	movs	r2, #0
 8007a54:	2300      	movs	r3, #0
 8007a56:	f7fd fe55 	bl	8005704 <xQueueGenericSend>

	/* This function is called after a TX-completion interrupt.
	It will release each Network Buffer used in xNetworkInterfaceOutput().
	'uxCount' represents the number of descriptors given to DMA for transmission.
	After sending a packet, the DMA will clear the 'ETH_DMATXDESC_OWN' bit. */
	while( ( uxCount > 0 ) && ( ( DMATxDescToClear->Status & ETH_DMATXDESC_OWN ) == 0 ) )
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d004      	beq.n	8007a6a <vClearTXBuffers+0x8e>
 8007a60:	4b05      	ldr	r3, [pc, #20]	; (8007a78 <vClearTXBuffers+0x9c>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	dac8      	bge.n	80079fc <vClearTXBuffers+0x20>

		uxCount--;
		/* Tell the counting semaphore that one more TX descriptor is available. */
		xSemaphoreGive( xTXDescriptorSemaphore );
	}
}
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}
 8007a70:	2000bd00 	.word	0x2000bd00
 8007a74:	2000bd48 	.word	0x2000bd48
 8007a78:	2000bd4c 	.word	0x2000bd4c

08007a7c <xNetworkInterfaceInitialise>:
/*-----------------------------------------------------------*/

BaseType_t xNetworkInterfaceInitialise( void )
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b086      	sub	sp, #24
 8007a80:	af02      	add	r7, sp, #8
HAL_StatusTypeDef hal_eth_init_status;
BaseType_t xResult;

	if( xEMACTaskHandle == NULL )
 8007a82:	4b47      	ldr	r3, [pc, #284]	; (8007ba0 <xNetworkInterfaceInitialise+0x124>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d165      	bne.n	8007b56 <xNetworkInterfaceInitialise+0xda>
	{
		if( xTXDescriptorSemaphore == NULL )
 8007a8a:	4b46      	ldr	r3, [pc, #280]	; (8007ba4 <xNetworkInterfaceInitialise+0x128>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d114      	bne.n	8007abc <xNetworkInterfaceInitialise+0x40>
		{
			xTXDescriptorSemaphore = xSemaphoreCreateCounting( ( UBaseType_t ) ETH_TXBUFNB, ( UBaseType_t ) ETH_TXBUFNB );
 8007a92:	2004      	movs	r0, #4
 8007a94:	2104      	movs	r1, #4
 8007a96:	f7fd fe03 	bl	80056a0 <xQueueCreateCountingSemaphore>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	4b41      	ldr	r3, [pc, #260]	; (8007ba4 <xNetworkInterfaceInitialise+0x128>)
 8007a9e:	601a      	str	r2, [r3, #0]
			configASSERT( xTXDescriptorSemaphore );
 8007aa0:	4b40      	ldr	r3, [pc, #256]	; (8007ba4 <xNetworkInterfaceInitialise+0x128>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d109      	bne.n	8007abc <xNetworkInterfaceInitialise+0x40>
 8007aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aac:	f383 8811 	msr	BASEPRI, r3
 8007ab0:	f3bf 8f6f 	isb	sy
 8007ab4:	f3bf 8f4f 	dsb	sy
 8007ab8:	607b      	str	r3, [r7, #4]
 8007aba:	e7fe      	b.n	8007aba <xNetworkInterfaceInitialise+0x3e>
		}

		/* Initialise ETH */

		xETH.Instance = ETH;
 8007abc:	4b3a      	ldr	r3, [pc, #232]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007abe:	4a3b      	ldr	r2, [pc, #236]	; (8007bac <xNetworkInterfaceInitialise+0x130>)
 8007ac0:	601a      	str	r2, [r3, #0]
		xETH.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8007ac2:	4b39      	ldr	r3, [pc, #228]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	605a      	str	r2, [r3, #4]
		xETH.Init.Speed = ETH_SPEED_100M;
 8007ac8:	4b37      	ldr	r3, [pc, #220]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007aca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007ace:	609a      	str	r2, [r3, #8]
		xETH.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8007ad0:	4b35      	ldr	r3, [pc, #212]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007ad2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ad6:	60da      	str	r2, [r3, #12]
		xETH.Init.PhyAddress = ipconfigPHY_INDEX;
 8007ad8:	4b33      	ldr	r3, [pc, #204]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007ada:	2200      	movs	r2, #0
 8007adc:	821a      	strh	r2, [r3, #16]

		xETH.Init.MACAddr = ( uint8_t *) ucMACAddress;
 8007ade:	4b32      	ldr	r3, [pc, #200]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007ae0:	4a33      	ldr	r2, [pc, #204]	; (8007bb0 <xNetworkInterfaceInitialise+0x134>)
 8007ae2:	615a      	str	r2, [r3, #20]
		xETH.Init.RxMode = ETH_RXINTERRUPT_MODE;
 8007ae4:	4b30      	ldr	r3, [pc, #192]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	619a      	str	r2, [r3, #24]

		/* using the ETH_CHECKSUM_BY_HARDWARE option:
		both the IP and the protocol checksums will be calculated
		by the peripheral. */
		xETH.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8007aea:	4b2f      	ldr	r3, [pc, #188]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007aec:	2200      	movs	r2, #0
 8007aee:	61da      	str	r2, [r3, #28]

		#if( ipconfigUSE_RMII != 0 )
		{
			xETH.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8007af0:	4b2d      	ldr	r3, [pc, #180]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007af2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8007af6:	621a      	str	r2, [r3, #32]
		{
			xETH.Init.MediaInterface = ETH_MEDIA_INTERFACE_MII;
		}
		#endif /* ipconfigUSE_RMII */

		hal_eth_init_status = HAL_ETH_Init( &xETH );
 8007af8:	482b      	ldr	r0, [pc, #172]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007afa:	f7fc fa41 	bl	8003f80 <HAL_ETH_Init>
 8007afe:	4603      	mov	r3, r0
 8007b00:	72fb      	strb	r3, [r7, #11]

		/* Only for inspection by debugger. */
		( void ) hal_eth_init_status;

		/* Set the TxDesc and RxDesc pointers. */
		xETH.TxDesc = DMATxDscrTab;
 8007b02:	4b29      	ldr	r3, [pc, #164]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007b04:	4a2b      	ldr	r2, [pc, #172]	; (8007bb4 <xNetworkInterfaceInitialise+0x138>)
 8007b06:	62da      	str	r2, [r3, #44]	; 0x2c
		xETH.RxDesc = DMARxDscrTab;
 8007b08:	4b27      	ldr	r3, [pc, #156]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007b0a:	4a2b      	ldr	r2, [pc, #172]	; (8007bb8 <xNetworkInterfaceInitialise+0x13c>)
 8007b0c:	629a      	str	r2, [r3, #40]	; 0x28

		/* Make sure that all unused fields are cleared. */
		memset( &DMATxDscrTab, '\0', sizeof( DMATxDscrTab ) );
 8007b0e:	4829      	ldr	r0, [pc, #164]	; (8007bb4 <xNetworkInterfaceInitialise+0x138>)
 8007b10:	2100      	movs	r1, #0
 8007b12:	2280      	movs	r2, #128	; 0x80
 8007b14:	f009 fbec 	bl	80112f0 <memset>
		memset( &DMARxDscrTab, '\0', sizeof( DMARxDscrTab ) );
 8007b18:	4827      	ldr	r0, [pc, #156]	; (8007bb8 <xNetworkInterfaceInitialise+0x13c>)
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	2280      	movs	r2, #128	; 0x80
 8007b1e:	f009 fbe7 	bl	80112f0 <memset>

		/* Initialize Tx Descriptors list: Chain Mode */
		DMATxDescToClear = DMATxDscrTab;
 8007b22:	4b26      	ldr	r3, [pc, #152]	; (8007bbc <xNetworkInterfaceInitialise+0x140>)
 8007b24:	4a23      	ldr	r2, [pc, #140]	; (8007bb4 <xNetworkInterfaceInitialise+0x138>)
 8007b26:	601a      	str	r2, [r3, #0]

		/* Initialise TX-descriptors. */
		prvDMATxDescListInit();
 8007b28:	f000 f858 	bl	8007bdc <prvDMATxDescListInit>

		/* Initialise RX-descriptors. */
		prvDMARxDescListInit();
 8007b2c:	f000 f892 	bl	8007c54 <prvDMARxDescListInit>

		#if( ipconfigUSE_LLMNR != 0 )
		{
			/* Program the LLMNR address at index 1. */
			prvMACAddressConfig( &xETH, ETH_MAC_ADDRESS1, ( uint8_t *) xLLMNR_MACAddress );
 8007b30:	481d      	ldr	r0, [pc, #116]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007b32:	2108      	movs	r1, #8
 8007b34:	4a22      	ldr	r2, [pc, #136]	; (8007bc0 <xNetworkInterfaceInitialise+0x144>)
 8007b36:	f000 f8db 	bl	8007cf0 <prvMACAddressConfig>
		}
		#endif

		/* Force a negotiation with the Switch or Router and wait for LS. */
		prvEthernetUpdateConfig( pdTRUE );
 8007b3a:	2001      	movs	r0, #1
 8007b3c:	f000 fb74 	bl	8008228 <prvEthernetUpdateConfig>

		/* The deferred interrupt handler task is created at the highest
		possible priority to ensure the interrupt handler can return directly
		to it.  The task's handle is stored in xEMACTaskHandle so interrupts can
		notify the task when there is something to process. */
		xTaskCreate( prvEMACHandlerTask, "EMAC", configEMAC_TASK_STACK_SIZE, NULL, configMAX_PRIORITIES - 1, &xEMACTaskHandle );
 8007b40:	2306      	movs	r3, #6
 8007b42:	9300      	str	r3, [sp, #0]
 8007b44:	4b16      	ldr	r3, [pc, #88]	; (8007ba0 <xNetworkInterfaceInitialise+0x124>)
 8007b46:	9301      	str	r3, [sp, #4]
 8007b48:	481e      	ldr	r0, [pc, #120]	; (8007bc4 <xNetworkInterfaceInitialise+0x148>)
 8007b4a:	491f      	ldr	r1, [pc, #124]	; (8007bc8 <xNetworkInterfaceInitialise+0x14c>)
 8007b4c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b50:	2300      	movs	r3, #0
 8007b52:	f7fe fa09 	bl	8005f68 <xTaskCreate>
	} /* if( xEMACTaskHandle == NULL ) */

	if( ( ulPHYLinkStatus & BMSR_LINK_STATUS ) != 0 )
 8007b56:	4b1d      	ldr	r3, [pc, #116]	; (8007bcc <xNetworkInterfaceInitialise+0x150>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f003 0304 	and.w	r3, r3, #4
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d013      	beq.n	8007b8a <xNetworkInterfaceInitialise+0x10e>
	{
		xETH.Instance->DMAIER |= ETH_DMA_ALL_INTS;
 8007b62:	4b11      	ldr	r3, [pc, #68]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007b64:	6819      	ldr	r1, [r3, #0]
 8007b66:	4b10      	ldr	r3, [pc, #64]	; (8007ba8 <xNetworkInterfaceInitialise+0x12c>)
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	f241 031c 	movw	r3, #4124	; 0x101c
 8007b6e:	4413      	add	r3, r2
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a17      	ldr	r2, [pc, #92]	; (8007bd0 <xNetworkInterfaceInitialise+0x154>)
 8007b74:	431a      	orrs	r2, r3
 8007b76:	f241 031c 	movw	r3, #4124	; 0x101c
 8007b7a:	440b      	add	r3, r1
 8007b7c:	601a      	str	r2, [r3, #0]
		xResult = pdPASS;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	60fb      	str	r3, [r7, #12]
		FreeRTOS_printf( ( "Link Status is high\n" ) ) ;
 8007b82:	4814      	ldr	r0, [pc, #80]	; (8007bd4 <xNetworkInterfaceInitialise+0x158>)
 8007b84:	f008 f9ca 	bl	800ff1c <lUDPLoggingPrintf>
 8007b88:	e004      	b.n	8007b94 <xNetworkInterfaceInitialise+0x118>
	}
	else
	{
		/* For now pdFAIL will be returned. But prvEMACHandlerTask() is running
		and it will keep on checking the PHY and set ulPHYLinkStatus when necessary. */
		xResult = pdFAIL;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	60fb      	str	r3, [r7, #12]
		FreeRTOS_printf( ( "Link Status still low\n" ) ) ;
 8007b8e:	4812      	ldr	r0, [pc, #72]	; (8007bd8 <xNetworkInterfaceInitialise+0x15c>)
 8007b90:	f008 f9c4 	bl	800ff1c <lUDPLoggingPrintf>
	}
	/* When returning non-zero, the stack will become active and
    start DHCP (in configured) */
	return xResult;
 8007b94:	68fb      	ldr	r3, [r7, #12]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3710      	adds	r7, #16
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	2000bd58 	.word	0x2000bd58
 8007ba4:	2000bd48 	.word	0x2000bd48
 8007ba8:	2000bd00 	.word	0x2000bd00
 8007bac:	40028000 	.word	0x40028000
 8007bb0:	08014748 	.word	0x08014748
 8007bb4:	20000080 	.word	0x20000080
 8007bb8:	20000000 	.word	0x20000000
 8007bbc:	2000bd4c 	.word	0x2000bd4c
 8007bc0:	080146ec 	.word	0x080146ec
 8007bc4:	08008445 	.word	0x08008445
 8007bc8:	08014154 	.word	0x08014154
 8007bcc:	2000bcfc 	.word	0x2000bcfc
 8007bd0:	380163fb 	.word	0x380163fb
 8007bd4:	0801415c 	.word	0x0801415c
 8007bd8:	08014174 	.word	0x08014174

08007bdc <prvDMATxDescListInit>:
/*-----------------------------------------------------------*/

static void prvDMATxDescListInit()
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
ETH_DMADescTypeDef *pxDMADescriptor;
BaseType_t xIndex;

	/* Get the pointer on the first member of the descriptor list */
	pxDMADescriptor = DMATxDscrTab;
 8007be2:	4b1a      	ldr	r3, [pc, #104]	; (8007c4c <prvDMATxDescListInit+0x70>)
 8007be4:	607b      	str	r3, [r7, #4]

	/* Fill each DMA descriptor with the right values */
	for( xIndex = 0; xIndex < ETH_TXBUFNB; xIndex++, pxDMADescriptor++ )
 8007be6:	2300      	movs	r3, #0
 8007be8:	603b      	str	r3, [r7, #0]
 8007bea:	e01f      	b.n	8007c2c <prvDMATxDescListInit+0x50>
	{
		/* Set Second Address Chained bit */
		pxDMADescriptor->Status = ETH_DMATXDESC_TCH;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007bf2:	601a      	str	r2, [r3, #0]
			/* Set Buffer1 address pointer */
			pxDMADescriptor->Buffer1Addr = ( uint32_t )( Tx_Buff[ xIndex ] );
		}
		#endif

		if( xETH.Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE )
 8007bf4:	4b16      	ldr	r3, [pc, #88]	; (8007c50 <prvDMATxDescListInit+0x74>)
 8007bf6:	69db      	ldr	r3, [r3, #28]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d105      	bne.n	8007c08 <prvDMATxDescListInit+0x2c>
		{
			/* Set the DMA Tx descriptors checksum insertion for TCP, UDP, and ICMP */
			pxDMADescriptor->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	601a      	str	r2, [r3, #0]
		}

		/* Initialize the next descriptor with the Next Descriptor Polling Enable */
		if( xIndex < ETH_TXBUFNB - 1 )
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	2b02      	cmp	r3, #2
 8007c0c:	d805      	bhi.n	8007c1a <prvDMATxDescListInit+0x3e>
		{
			/* Set next descriptor address register with next descriptor base address */
			pxDMADescriptor->Buffer2NextDescAddr = ( uint32_t ) ( pxDMADescriptor + 1 );
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	3320      	adds	r3, #32
 8007c12:	461a      	mov	r2, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	60da      	str	r2, [r3, #12]
 8007c18:	e002      	b.n	8007c20 <prvDMATxDescListInit+0x44>
		}
		else
		{
			/* For last descriptor, set next descriptor address register equal to the first descriptor base address */
			pxDMADescriptor->Buffer2NextDescAddr = ( uint32_t ) DMATxDscrTab;
 8007c1a:	4a0c      	ldr	r2, [pc, #48]	; (8007c4c <prvDMATxDescListInit+0x70>)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	60da      	str	r2, [r3, #12]

	/* Get the pointer on the first member of the descriptor list */
	pxDMADescriptor = DMATxDscrTab;

	/* Fill each DMA descriptor with the right values */
	for( xIndex = 0; xIndex < ETH_TXBUFNB; xIndex++, pxDMADescriptor++ )
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	3301      	adds	r3, #1
 8007c24:	603b      	str	r3, [r7, #0]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	3320      	adds	r3, #32
 8007c2a:	607b      	str	r3, [r7, #4]
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	2b03      	cmp	r3, #3
 8007c30:	d9dc      	bls.n	8007bec <prvDMATxDescListInit+0x10>
			pxDMADescriptor->Buffer2NextDescAddr = ( uint32_t ) DMATxDscrTab;
		}
	}

	/* Set Transmit Descriptor List Address Register */
	xETH.Instance->DMATDLAR = ( uint32_t ) DMATxDscrTab;
 8007c32:	4b07      	ldr	r3, [pc, #28]	; (8007c50 <prvDMATxDescListInit+0x74>)
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	4905      	ldr	r1, [pc, #20]	; (8007c4c <prvDMATxDescListInit+0x70>)
 8007c38:	f241 0310 	movw	r3, #4112	; 0x1010
 8007c3c:	4413      	add	r3, r2
 8007c3e:	6019      	str	r1, [r3, #0]
}
 8007c40:	370c      	adds	r7, #12
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr
 8007c4a:	bf00      	nop
 8007c4c:	20000080 	.word	0x20000080
 8007c50:	2000bd00 	.word	0x2000bd00

08007c54 <prvDMARxDescListInit>:
/*-----------------------------------------------------------*/

static void prvDMARxDescListInit()
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
	/*
	 * RX-descriptors.
	 */

	/* Get the pointer on the first member of the descriptor list */
	pxDMADescriptor = DMARxDscrTab;
 8007c5a:	4b23      	ldr	r3, [pc, #140]	; (8007ce8 <prvDMARxDescListInit+0x94>)
 8007c5c:	60fb      	str	r3, [r7, #12]

	/* Fill each DMA descriptor with the right values */
	for( xIndex = 0; xIndex < ETH_RXBUFNB; xIndex++, pxDMADescriptor++ )
 8007c5e:	2300      	movs	r3, #0
 8007c60:	60bb      	str	r3, [r7, #8]
 8007c62:	e034      	b.n	8007cce <prvDMARxDescListInit+0x7a>
	{

		/* Set Buffer1 size and Second Address Chained bit */
		pxDMADescriptor->ControlBufferSize = ETH_DMARXDESC_RCH | (uint32_t)ETH_RX_BUF_SIZE;  
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8007c6a:	605a      	str	r2, [r3, #4]
		#if( ipconfigZERO_COPY_RX_DRIVER != 0 )
		{
		/* Set Buffer1 address pointer */
		NetworkBufferDescriptor_t *pxBuffer;

			pxBuffer = pxGetNetworkBufferWithDescriptor( ETH_RX_BUF_SIZE, 100ul );
 8007c6c:	f240 50f4 	movw	r0, #1524	; 0x5f4
 8007c70:	2164      	movs	r1, #100	; 0x64
 8007c72:	f000 fd53 	bl	800871c <pxGetNetworkBufferWithDescriptor>
 8007c76:	6078      	str	r0, [r7, #4]
			/* If the assert below fails, make sure that there are at least 'ETH_RXBUFNB'
			Network Buffers available during start-up ( ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS ) */
			configASSERT( pxBuffer != NULL );
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d109      	bne.n	8007c92 <prvDMARxDescListInit+0x3e>
 8007c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c82:	f383 8811 	msr	BASEPRI, r3
 8007c86:	f3bf 8f6f 	isb	sy
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	603b      	str	r3, [r7, #0]
 8007c90:	e7fe      	b.n	8007c90 <prvDMARxDescListInit+0x3c>
			if( pxBuffer != NULL )
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d008      	beq.n	8007caa <prvDMARxDescListInit+0x56>
			{
				pxDMADescriptor->Buffer1Addr = (uint32_t)pxBuffer->pucEthernetBuffer;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	699b      	ldr	r3, [r3, #24]
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	609a      	str	r2, [r3, #8]
				pxDMADescriptor->Status = ETH_DMARXDESC_OWN;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007ca8:	601a      	str	r2, [r3, #0]
			pxDMADescriptor->Status = ETH_DMARXDESC_OWN;
		}
		#endif

		/* Initialize the next descriptor with the Next Descriptor Polling Enable */
		if( xIndex < ETH_RXBUFNB - 1 )
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	d805      	bhi.n	8007cbc <prvDMARxDescListInit+0x68>
		{
			/* Set next descriptor address register with next descriptor base address */
			pxDMADescriptor->Buffer2NextDescAddr = ( uint32_t )( pxDMADescriptor + 1 );
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	3320      	adds	r3, #32
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	60da      	str	r2, [r3, #12]
 8007cba:	e002      	b.n	8007cc2 <prvDMARxDescListInit+0x6e>
		}
		else
		{
			/* For last descriptor, set next descriptor address register equal to the first descriptor base address */
			pxDMADescriptor->Buffer2NextDescAddr = ( uint32_t ) DMARxDscrTab;
 8007cbc:	4a0a      	ldr	r2, [pc, #40]	; (8007ce8 <prvDMARxDescListInit+0x94>)
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	60da      	str	r2, [r3, #12]

	/* Get the pointer on the first member of the descriptor list */
	pxDMADescriptor = DMARxDscrTab;

	/* Fill each DMA descriptor with the right values */
	for( xIndex = 0; xIndex < ETH_RXBUFNB; xIndex++, pxDMADescriptor++ )
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	3301      	adds	r3, #1
 8007cc6:	60bb      	str	r3, [r7, #8]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	3320      	adds	r3, #32
 8007ccc:	60fb      	str	r3, [r7, #12]
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	2b03      	cmp	r3, #3
 8007cd2:	d9c7      	bls.n	8007c64 <prvDMARxDescListInit+0x10>
			pxDMADescriptor->Buffer2NextDescAddr = ( uint32_t ) DMARxDscrTab;
		}

	}
	/* Set Receive Descriptor List Address Register */
	xETH.Instance->DMARDLAR = ( uint32_t ) DMARxDscrTab;
 8007cd4:	4b05      	ldr	r3, [pc, #20]	; (8007cec <prvDMARxDescListInit+0x98>)
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	4903      	ldr	r1, [pc, #12]	; (8007ce8 <prvDMARxDescListInit+0x94>)
 8007cda:	f241 030c 	movw	r3, #4108	; 0x100c
 8007cde:	4413      	add	r3, r2
 8007ce0:	6019      	str	r1, [r3, #0]
}
 8007ce2:	3710      	adds	r7, #16
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	20000000 	.word	0x20000000
 8007cec:	2000bd00 	.word	0x2000bd00

08007cf0 <prvMACAddressConfig>:
/*-----------------------------------------------------------*/

static void prvMACAddressConfig(ETH_HandleTypeDef *heth, uint32_t ulIndex, uint8_t *Addr)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b087      	sub	sp, #28
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	60f8      	str	r0, [r7, #12]
 8007cf8:	60b9      	str	r1, [r7, #8]
 8007cfa:	607a      	str	r2, [r7, #4]
uint32_t ulTempReg;

	/* Calculate the selected MAC address high register. */
	ulTempReg = 0x80000000ul | ( ( uint32_t ) Addr[ 5 ] << 8 ) | ( uint32_t ) Addr[ 4 ];
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	3305      	adds	r3, #5
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	021b      	lsls	r3, r3, #8
 8007d04:	687a      	ldr	r2, [r7, #4]
 8007d06:	3204      	adds	r2, #4
 8007d08:	7812      	ldrb	r2, [r2, #0]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007d10:	617b      	str	r3, [r7, #20]

	/* Load the selected MAC address high register. */
	( *(__IO uint32_t *)( ( uint32_t ) ( ETH_MAC_ADDR_HBASE + ulIndex ) ) ) = ulTempReg;
 8007d12:	68ba      	ldr	r2, [r7, #8]
 8007d14:	4b10      	ldr	r3, [pc, #64]	; (8007d58 <prvMACAddressConfig+0x68>)
 8007d16:	4413      	add	r3, r2
 8007d18:	461a      	mov	r2, r3
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	6013      	str	r3, [r2, #0]

	/* Calculate the selected MAC address low register. */
	ulTempReg = ( ( uint32_t ) Addr[ 3 ] << 24 ) | ( ( uint32_t ) Addr[ 2 ] << 16 ) | ( ( uint32_t ) Addr[ 1 ] << 8 ) | Addr[ 0 ];
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	3303      	adds	r3, #3
 8007d22:	781b      	ldrb	r3, [r3, #0]
 8007d24:	061a      	lsls	r2, r3, #24
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	3302      	adds	r3, #2
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	041b      	lsls	r3, r3, #16
 8007d2e:	431a      	orrs	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	3301      	adds	r3, #1
 8007d34:	781b      	ldrb	r3, [r3, #0]
 8007d36:	021b      	lsls	r3, r3, #8
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	7812      	ldrb	r2, [r2, #0]
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	617b      	str	r3, [r7, #20]

	/* Load the selected MAC address low register */
	( *(__IO uint32_t *) ( ( uint32_t ) ( ETH_MAC_ADDR_LBASE + ulIndex ) ) ) = ulTempReg;
 8007d42:	68ba      	ldr	r2, [r7, #8]
 8007d44:	4b05      	ldr	r3, [pc, #20]	; (8007d5c <prvMACAddressConfig+0x6c>)
 8007d46:	4413      	add	r3, r2
 8007d48:	461a      	mov	r2, r3
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	6013      	str	r3, [r2, #0]
}
 8007d4e:	371c      	adds	r7, #28
 8007d50:	46bd      	mov	sp, r7
 8007d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d56:	4770      	bx	lr
 8007d58:	40028040 	.word	0x40028040
 8007d5c:	40028044 	.word	0x40028044

08007d60 <xNetworkInterfaceOutput>:
/*-----------------------------------------------------------*/

BaseType_t xNetworkInterfaceOutput( NetworkBufferDescriptor_t * const pxDescriptor, BaseType_t bReleaseAfterSend )
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b08a      	sub	sp, #40	; 0x28
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
 8007d68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	627b      	str	r3, [r7, #36]	; 0x24
uint32_t ulTransmitSize = 0;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	623b      	str	r3, [r7, #32]
__IO ETH_DMADescTypeDef *pxDmaTxDesc;
/* Do not wait too long for a free TX DMA buffer. */
const TickType_t xBlockTimeTicks = pdMS_TO_TICKS( 50u );
 8007d72:	2332      	movs	r3, #50	; 0x32
 8007d74:	61fb      	str	r3, [r7, #28]
	{
	ProtocolPacket_t *pxPacket;

		#if( ipconfigZERO_COPY_RX_DRIVER != 0 )
		{
			configASSERT( bReleaseAfterSend != 0 );
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d109      	bne.n	8007d90 <xNetworkInterfaceOutput+0x30>
 8007d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d80:	f383 8811 	msr	BASEPRI, r3
 8007d84:	f3bf 8f6f 	isb	sy
 8007d88:	f3bf 8f4f 	dsb	sy
 8007d8c:	613b      	str	r3, [r7, #16]
 8007d8e:	e7fe      	b.n	8007d8e <xNetworkInterfaceOutput+0x2e>
		}
		#endif /* ipconfigZERO_COPY_RX_DRIVER */

		/* If the peripheral must calculate the checksum, it wants
		the protocol checksum to have a value of zero. */
		pxPacket = ( ProtocolPacket_t * ) ( pxDescriptor->pucEthernetBuffer );
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	699b      	ldr	r3, [r3, #24]
 8007d94:	61bb      	str	r3, [r7, #24]

		if( pxPacket->xICMPPacket.xIPHeader.ucProtocol == ipPROTOCOL_ICMP )
 8007d96:	69bb      	ldr	r3, [r7, #24]
 8007d98:	7ddb      	ldrb	r3, [r3, #23]
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d106      	bne.n	8007dac <xNetworkInterfaceOutput+0x4c>
		{
			pxPacket->xICMPPacket.xICMPHeader.usChecksum = ( uint16_t )0u;
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	#endif

	/* Open a do {} while ( 0 ) loop to be able to call break. */
	do
	{
		if( ( ulPHYLinkStatus & BMSR_LINK_STATUS ) != 0 )
 8007dac:	4b33      	ldr	r3, [pc, #204]	; (8007e7c <xNetworkInterfaceOutput+0x11c>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f003 0304 	and.w	r3, r3, #4
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d056      	beq.n	8007e66 <xNetworkInterfaceOutput+0x106>
		{
			if( xSemaphoreTake( xTXDescriptorSemaphore, xBlockTimeTicks ) != pdPASS )
 8007db8:	4b31      	ldr	r3, [pc, #196]	; (8007e80 <xNetworkInterfaceOutput+0x120>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	69fa      	ldr	r2, [r7, #28]
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	f7fd fdc4 	bl	8005950 <xQueueGenericReceive>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d000      	beq.n	8007dd0 <xNetworkInterfaceOutput+0x70>
			{
				/* Time-out waiting for a free TX descriptor. */
				break;
 8007dce:	e04a      	b.n	8007e66 <xNetworkInterfaceOutput+0x106>
			}

			/* This function does the actual transmission of the packet. The packet is
			contained in 'pxDescriptor' that is passed to the function. */
			pxDmaTxDesc = xETH.TxDesc;
 8007dd0:	4b2c      	ldr	r3, [pc, #176]	; (8007e84 <xNetworkInterfaceOutput+0x124>)
 8007dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd4:	617b      	str	r3, [r7, #20]

			/* Is this buffer available? */
			configASSERT ( ( pxDmaTxDesc->Status & ETH_DMATXDESC_OWN ) == 0 );
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	da09      	bge.n	8007df2 <xNetworkInterfaceOutput+0x92>
 8007dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de2:	f383 8811 	msr	BASEPRI, r3
 8007de6:	f3bf 8f6f 	isb	sy
 8007dea:	f3bf 8f4f 	dsb	sy
 8007dee:	60fb      	str	r3, [r7, #12]
 8007df0:	e7fe      	b.n	8007df0 <xNetworkInterfaceOutput+0x90>

			{
				/* Is this buffer available? */
				/* Get bytes in current buffer. */
				ulTransmitSize = pxDescriptor->xDataLength;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	69db      	ldr	r3, [r3, #28]
 8007df6:	623b      	str	r3, [r7, #32]

				if( ulTransmitSize > ETH_TX_BUF_SIZE )
 8007df8:	6a3b      	ldr	r3, [r7, #32]
 8007dfa:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d902      	bls.n	8007e08 <xNetworkInterfaceOutput+0xa8>
				{
					ulTransmitSize = ETH_TX_BUF_SIZE;
 8007e02:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8007e06:	623b      	str	r3, [r7, #32]
					memcpy( ( void * ) pxDmaTxDesc->Buffer1Addr, pxDescriptor->pucEthernetBuffer, ulTransmitSize );
				}
				#else
				{
					/* Move the buffer. */
					pxDmaTxDesc->Buffer1Addr = ( uint32_t )pxDescriptor->pucEthernetBuffer;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	699b      	ldr	r3, [r3, #24]
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	609a      	str	r2, [r3, #8]
					/* The Network Buffer has been passed to DMA, no need to release it. */
					bReleaseAfterSend = pdFALSE_UNSIGNED;
 8007e12:	2300      	movs	r3, #0
 8007e14:	603b      	str	r3, [r7, #0]
				}
				#endif /* ipconfigZERO_COPY_TX_DRIVER */

				/* Ask to set the IPv4 checksum.
				Also need an Interrupt on Completion so that 'vClearTXBuffers()' will be called.. */
				pxDmaTxDesc->Status |= ETH_DMATXDESC_CIC_TCPUDPICMP_FULL | ETH_DMATXDESC_IC;
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	4b1b      	ldr	r3, [pc, #108]	; (8007e88 <xNetworkInterfaceOutput+0x128>)
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	697a      	ldr	r2, [r7, #20]
 8007e20:	6013      	str	r3, [r2, #0]

				/* Prepare transmit descriptors to give to DMA. */

				/* Set LAST and FIRST segment */
				pxDmaTxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f043 5240 	orr.w	r2, r3, #805306368	; 0x30000000
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	601a      	str	r2, [r3, #0]
				/* Set frame size */
				pxDmaTxDesc->ControlBufferSize = ( ulTransmitSize & ETH_DMATXDESC_TBS1 );
 8007e2e:	6a3b      	ldr	r3, [r7, #32]
 8007e30:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	605a      	str	r2, [r3, #4]
				/* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
				pxDmaTxDesc->Status |= ETH_DMATXDESC_OWN;
 8007e38:	697b      	ldr	r3, [r7, #20]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	601a      	str	r2, [r3, #0]

				/* Point to next descriptor */
				xETH.TxDesc = ( ETH_DMADescTypeDef * ) ( xETH.TxDesc->Buffer2NextDescAddr );
 8007e44:	4b0f      	ldr	r3, [pc, #60]	; (8007e84 <xNetworkInterfaceOutput+0x124>)
 8007e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e48:	68db      	ldr	r3, [r3, #12]
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	4b0d      	ldr	r3, [pc, #52]	; (8007e84 <xNetworkInterfaceOutput+0x124>)
 8007e4e:	62da      	str	r2, [r3, #44]	; 0x2c
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8007e50:	f3bf 8f4f 	dsb	sy
				/* Ensure completion of memory access */
				__DSB();
				/* Resume DMA transmission*/
				xETH.Instance->DMATPDR = 0;
 8007e54:	4b0b      	ldr	r3, [pc, #44]	; (8007e84 <xNetworkInterfaceOutput+0x124>)
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	f241 0304 	movw	r3, #4100	; 0x1004
 8007e5c:	4413      	add	r3, r2
 8007e5e:	2200      	movs	r2, #0
 8007e60:	601a      	str	r2, [r3, #0]
				iptraceNETWORK_INTERFACE_TRANSMIT();
				xReturn = pdPASS;
 8007e62:	2301      	movs	r3, #1
 8007e64:	627b      	str	r3, [r7, #36]	; 0x24
		{
			/* The PHY has no Link Status, packet shall be dropped. */
		}
	} while( 0 );
	/* The buffer has been sent so can be released. */
	if( bReleaseAfterSend != pdFALSE )
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d002      	beq.n	8007e72 <xNetworkInterfaceOutput+0x112>
	{
		vReleaseNetworkBufferAndDescriptor( pxDescriptor );
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 fccf 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
	}

	return xReturn;
 8007e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3728      	adds	r7, #40	; 0x28
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}
 8007e7c:	2000bcfc 	.word	0x2000bcfc
 8007e80:	2000bd48 	.word	0x2000bd48
 8007e84:	2000bd00 	.word	0x2000bd00
 8007e88:	40c00000 	.word	0x40c00000

08007e8c <xMayAcceptPacket>:
/*-----------------------------------------------------------*/

static BaseType_t xMayAcceptPacket( uint8_t *pcBuffer )
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b085      	sub	sp, #20
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
const ProtocolPacket_t *pxProtPacket = ( const ProtocolPacket_t * )pcBuffer;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	60fb      	str	r3, [r7, #12]

	switch( pxProtPacket->xTCPPacket.xEthernetHeader.usFrameType )
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	899b      	ldrh	r3, [r3, #12]
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	2b08      	cmp	r3, #8
 8007ea0:	d006      	beq.n	8007eb0 <xMayAcceptPacket+0x24>
 8007ea2:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8007ea6:	d101      	bne.n	8007eac <xMayAcceptPacket+0x20>
	{
	case ipARP_FRAME_TYPE:
		/* Check it later. */
		return pdTRUE;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e003      	b.n	8007eb4 <xMayAcceptPacket+0x28>
	case ipIPv4_FRAME_TYPE:
		/* Check it here. */
		break;
	default:
		/* Refuse the packet. */
		return pdFALSE;
 8007eac:	2300      	movs	r3, #0
 8007eae:	e001      	b.n	8007eb4 <xMayAcceptPacket+0x28>
	case ipARP_FRAME_TYPE:
		/* Check it later. */
		return pdTRUE;
	case ipIPv4_FRAME_TYPE:
		/* Check it here. */
		break;
 8007eb0:	bf00      	nop
				return pdFALSE;
			}
		}
	}
	#endif	/* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */
	return pdTRUE;
 8007eb2:	2301      	movs	r3, #1
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3714      	adds	r7, #20
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <prvNetworkInterfaceInput>:
/*-----------------------------------------------------------*/

static BaseType_t prvNetworkInterfaceInput( void )
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b08c      	sub	sp, #48	; 0x30
 8007ec4:	af00      	add	r7, sp, #0
NetworkBufferDescriptor_t *pxCurDescriptor;
NetworkBufferDescriptor_t *pxNewDescriptor = NULL;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
BaseType_t xReceivedLength, xAccepted;
__IO ETH_DMADescTypeDef *pxDMARxDescriptor;
xIPStackEvent_t xRxEvent = { eNetworkRxEvent, NULL };
 8007eca:	2301      	movs	r3, #1
 8007ecc:	713b      	strb	r3, [r7, #4]
 8007ece:	2300      	movs	r3, #0
 8007ed0:	60bb      	str	r3, [r7, #8]
const TickType_t xDescriptorWaitTime = pdMS_TO_TICKS( 250 );
 8007ed2:	23fa      	movs	r3, #250	; 0xfa
 8007ed4:	61fb      	str	r3, [r7, #28]
uint8_t *pucBuffer;

	pxDMARxDescriptor = xETH.RxDesc;
 8007ed6:	4b4f      	ldr	r3, [pc, #316]	; (8008014 <prvNetworkInterfaceInput+0x154>)
 8007ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eda:	61bb      	str	r3, [r7, #24]

	if( ( pxDMARxDescriptor->Status & ETH_DMARXDESC_OWN) == 0 )
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	db0f      	blt.n	8007f04 <prvNetworkInterfaceInput+0x44>
	{
		/* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
		xReceivedLength = ( ( pxDMARxDescriptor->Status & ETH_DMARXDESC_FL ) >> ETH_DMARXDESC_FRAMELENGTHSHIFT ) - 4;
 8007ee4:	69bb      	ldr	r3, [r7, #24]
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	4b4b      	ldr	r3, [pc, #300]	; (8008018 <prvNetworkInterfaceInput+0x158>)
 8007eea:	4013      	ands	r3, r2
 8007eec:	0c1b      	lsrs	r3, r3, #16
 8007eee:	3b04      	subs	r3, #4
 8007ef0:	62bb      	str	r3, [r7, #40]	; 0x28

		pucBuffer = (uint8_t *) pxDMARxDescriptor->Buffer1Addr;
 8007ef2:	69bb      	ldr	r3, [r7, #24]
 8007ef4:	689b      	ldr	r3, [r3, #8]
 8007ef6:	623b      	str	r3, [r7, #32]

		/* Update the ETHERNET DMA global Rx descriptor with next Rx descriptor */
		/* Chained Mode */    
		/* Selects the next DMA Rx descriptor list for next buffer to read */ 
		xETH.RxDesc = ( ETH_DMADescTypeDef* )pxDMARxDescriptor->Buffer2NextDescAddr;
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	68db      	ldr	r3, [r3, #12]
 8007efc:	461a      	mov	r2, r3
 8007efe:	4b45      	ldr	r3, [pc, #276]	; (8008014 <prvNetworkInterfaceInput+0x154>)
 8007f00:	629a      	str	r2, [r3, #40]	; 0x28
 8007f02:	e001      	b.n	8007f08 <prvNetworkInterfaceInput+0x48>
	}
	else
	{
		xReceivedLength = 0;
 8007f04:	2300      	movs	r3, #0
 8007f06:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	/* Obtain the size of the packet and put it into the "usReceivedLength" variable. */

	/* get received frame */
	if( xReceivedLength > 0ul )
 8007f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d077      	beq.n	8007ffe <prvNetworkInterfaceInput+0x13e>
	{
		/* In order to make the code easier and faster, only packets in a single buffer
		will be accepted.  This can be done by making the buffers large enough to
		hold a complete Ethernet packet (1536 bytes).
		Therefore, two sanity checks: */
		configASSERT( xReceivedLength <= ETH_RX_BUF_SIZE );
 8007f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f10:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d909      	bls.n	8007f2c <prvNetworkInterfaceInput+0x6c>
 8007f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f1c:	f383 8811 	msr	BASEPRI, r3
 8007f20:	f3bf 8f6f 	isb	sy
 8007f24:	f3bf 8f4f 	dsb	sy
 8007f28:	613b      	str	r3, [r7, #16]
 8007f2a:	e7fe      	b.n	8007f2a <prvNetworkInterfaceInput+0x6a>

		if( ( pxDMARxDescriptor->Status & ( ETH_DMARXDESC_CE | ETH_DMARXDESC_IPV4HCE | ETH_DMARXDESC_FT ) ) != ETH_DMARXDESC_FT )
 8007f2c:	69bb      	ldr	r3, [r7, #24]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f003 03a2 	and.w	r3, r3, #162	; 0xa2
 8007f34:	2b20      	cmp	r3, #32
 8007f36:	d002      	beq.n	8007f3e <prvNetworkInterfaceInput+0x7e>
		{
			/* Not an Ethernet frame-type or a checmsum error. */
			xAccepted = pdFALSE;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	627b      	str	r3, [r7, #36]	; 0x24
 8007f3c:	e003      	b.n	8007f46 <prvNetworkInterfaceInput+0x86>
		}
		else
		{
			/* See if this packet must be handled. */
			xAccepted = xMayAcceptPacket( pucBuffer );
 8007f3e:	6a38      	ldr	r0, [r7, #32]
 8007f40:	f7ff ffa4 	bl	8007e8c <xMayAcceptPacket>
 8007f44:	6278      	str	r0, [r7, #36]	; 0x24
		}

		if( xAccepted != pdFALSE )
 8007f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d00a      	beq.n	8007f62 <prvNetworkInterfaceInput+0xa2>
		{
			/* The packet wil be accepted, but check first if a new Network Buffer can
			be obtained. If not, the packet will still be dropped. */
			pxNewDescriptor = pxGetNetworkBufferWithDescriptor( ETH_RX_BUF_SIZE, xDescriptorWaitTime );
 8007f4c:	f240 50f4 	movw	r0, #1524	; 0x5f4
 8007f50:	69f9      	ldr	r1, [r7, #28]
 8007f52:	f000 fbe3 	bl	800871c <pxGetNetworkBufferWithDescriptor>
 8007f56:	62f8      	str	r0, [r7, #44]	; 0x2c

			if( pxNewDescriptor == NULL )
 8007f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d101      	bne.n	8007f62 <prvNetworkInterfaceInput+0xa2>
			{
				/* A new descriptor can not be allocated now. This packet will be dropped. */
				xAccepted = pdFALSE;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	627b      	str	r3, [r7, #36]	; 0x24
			}
		}
		#if( ipconfigZERO_COPY_RX_DRIVER != 0 )
		{
			/* Find out which Network Buffer was originally passed to the descriptor. */
			pxCurDescriptor = pxPacketBuffer_to_NetworkBuffer( pucBuffer );
 8007f62:	6a38      	ldr	r0, [r7, #32]
 8007f64:	f000 feb8 	bl	8008cd8 <pxPacketBuffer_to_NetworkBuffer>
 8007f68:	6178      	str	r0, [r7, #20]
			configASSERT( pxCurDescriptor != NULL );
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d109      	bne.n	8007f84 <prvNetworkInterfaceInput+0xc4>
 8007f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f74:	f383 8811 	msr	BASEPRI, r3
 8007f78:	f3bf 8f6f 	isb	sy
 8007f7c:	f3bf 8f4f 	dsb	sy
 8007f80:	60fb      	str	r3, [r7, #12]
 8007f82:	e7fe      	b.n	8007f82 <prvNetworkInterfaceInput+0xc2>
				memcpy( pxNewDescriptor->pucEthernetBuffer, pucBuffer, xReceivedLength );
			}
		}
		#endif

		if( xAccepted != pdFALSE )
 8007f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00f      	beq.n	8007faa <prvNetworkInterfaceInput+0xea>
		{
			pxCurDescriptor->xDataLength = xReceivedLength;
 8007f8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	61da      	str	r2, [r3, #28]
			xRxEvent.pvData = ( void * ) pxCurDescriptor;
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	60bb      	str	r3, [r7, #8]

			/* Pass the data to the TCP/IP task for processing. */
			if( xSendEventStructToIPTask( &xRxEvent, xDescriptorWaitTime ) == pdFALSE )
 8007f94:	1d3b      	adds	r3, r7, #4
 8007f96:	4618      	mov	r0, r3
 8007f98:	69f9      	ldr	r1, [r7, #28]
 8007f9a:	f001 f823 	bl	8008fe4 <xSendEventStructToIPTask>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d102      	bne.n	8007faa <prvNetworkInterfaceInput+0xea>
			{
				/* Could not send the descriptor into the TCP/IP stack, it
				must be released. */
				vReleaseNetworkBufferAndDescriptor( pxCurDescriptor );
 8007fa4:	6978      	ldr	r0, [r7, #20]
 8007fa6:	f000 fc33 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>

		/* Release descriptors to DMA */
		#if( ipconfigZERO_COPY_RX_DRIVER != 0 )
		{
			/* Set Buffer1 address pointer */
			if( pxNewDescriptor != NULL )
 8007faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d004      	beq.n	8007fba <prvNetworkInterfaceInput+0xfa>
			{
				pxDMARxDescriptor->Buffer1Addr = (uint32_t)pxNewDescriptor->pucEthernetBuffer;
 8007fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb2:	699b      	ldr	r3, [r3, #24]
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	609a      	str	r2, [r3, #8]
			}
		}
		#endif /* ipconfigZERO_COPY_RX_DRIVER */

		/* Set Buffer1 size and Second Address Chained bit */
		pxDMARxDescriptor->ControlBufferSize = ETH_DMARXDESC_RCH | (uint32_t)ETH_RX_BUF_SIZE;  
 8007fba:	69bb      	ldr	r3, [r7, #24]
 8007fbc:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8007fc0:	605a      	str	r2, [r3, #4]
		pxDMARxDescriptor->Status = ETH_DMARXDESC_OWN;
 8007fc2:	69bb      	ldr	r3, [r7, #24]
 8007fc4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007fc8:	601a      	str	r2, [r3, #0]
 8007fca:	f3bf 8f4f 	dsb	sy

		/* Ensure completion of memory access */
		__DSB();
		/* When Rx Buffer unavailable flag is set clear it and resume
		reception. */
		if( ( xETH.Instance->DMASR & ETH_DMASR_RBUS ) != 0 )
 8007fce:	4b11      	ldr	r3, [pc, #68]	; (8008014 <prvNetworkInterfaceInput+0x154>)
 8007fd0:	681a      	ldr	r2, [r3, #0]
 8007fd2:	f241 0314 	movw	r3, #4116	; 0x1014
 8007fd6:	4413      	add	r3, r2
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00d      	beq.n	8007ffe <prvNetworkInterfaceInput+0x13e>
		{
			/* Clear RBUS ETHERNET DMA flag. */
			xETH.Instance->DMASR = ETH_DMASR_RBUS;
 8007fe2:	4b0c      	ldr	r3, [pc, #48]	; (8008014 <prvNetworkInterfaceInput+0x154>)
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	f241 0314 	movw	r3, #4116	; 0x1014
 8007fea:	4413      	add	r3, r2
 8007fec:	2280      	movs	r2, #128	; 0x80
 8007fee:	601a      	str	r2, [r3, #0]

			/* Resume DMA reception. */
			xETH.Instance->DMARPDR = 0;
 8007ff0:	4b08      	ldr	r3, [pc, #32]	; (8008014 <prvNetworkInterfaceInput+0x154>)
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	f241 0308 	movw	r3, #4104	; 0x1008
 8007ff8:	4413      	add	r3, r2
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	601a      	str	r2, [r3, #0]
		}
	}

	return ( xReceivedLength > 0 );
 8007ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008000:	2b00      	cmp	r3, #0
 8008002:	bfcc      	ite	gt
 8008004:	2301      	movgt	r3, #1
 8008006:	2300      	movle	r3, #0
 8008008:	b2db      	uxtb	r3, r3
}
 800800a:	4618      	mov	r0, r3
 800800c:	3730      	adds	r7, #48	; 0x30
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	2000bd00 	.word	0x2000bd00
 8008018:	3fff0000 	.word	0x3fff0000

0800801c <vMACBProbePhy>:
/*-----------------------------------------------------------*/

void vMACBProbePhy( void )
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b08a      	sub	sp, #40	; 0x28
 8008020:	af00      	add	r7, sp, #0
uint32_t ulConfig, ulAdvertise, ulLower, ulUpper, ulMACPhyID, ulValue;
TimeOut_t xPhyTime;
TickType_t xRemTime = 0;
 8008022:	2300      	movs	r3, #0
 8008024:	607b      	str	r3, [r7, #4]
#if( EXPECTED_PHY_ID == PHY_ID_DP83848I )
	uint32_t ulPhyControl;
#endif

	HAL_ETH_ReadPHYRegister(&xETH, PHY_REG_03_PHYSID2, &ulLower);
 8008026:	f107 0318 	add.w	r3, r7, #24
 800802a:	4875      	ldr	r0, [pc, #468]	; (8008200 <vMACBProbePhy+0x1e4>)
 800802c:	2103      	movs	r1, #3
 800802e:	461a      	mov	r2, r3
 8008030:	f7fc f88c 	bl	800414c <HAL_ETH_ReadPHYRegister>
	HAL_ETH_ReadPHYRegister(&xETH, PHY_REG_02_PHYSID1, &ulUpper);
 8008034:	f107 0314 	add.w	r3, r7, #20
 8008038:	4871      	ldr	r0, [pc, #452]	; (8008200 <vMACBProbePhy+0x1e4>)
 800803a:	2102      	movs	r1, #2
 800803c:	461a      	mov	r2, r3
 800803e:	f7fc f885 	bl	800414c <HAL_ETH_ReadPHYRegister>

	ulMACPhyID = ( ( ulUpper << 16 ) & 0xFFFF0000 ) | ( ulLower & 0xFFF0 );
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	041a      	lsls	r2, r3, #16
 8008046:	69b9      	ldr	r1, [r7, #24]
 8008048:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800804c:	400b      	ands	r3, r1
 800804e:	4313      	orrs	r3, r2
 8008050:	623b      	str	r3, [r7, #32]

	/* The expected ID for the 'LAN8742A'  is 0x0007c130. */
	/* The expected ID for the 'LAN8720'   is 0x0007c0f0. */
	/* The expected ID for the 'DP83848I'  is 0x20005C90. */

	FreeRTOS_printf( ( "PHY ID %lX (%s)\n", ulMACPhyID,
 8008052:	6a3b      	ldr	r3, [r7, #32]
 8008054:	4a6b      	ldr	r2, [pc, #428]	; (8008204 <vMACBProbePhy+0x1e8>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d101      	bne.n	800805e <vMACBProbePhy+0x42>
 800805a:	4b6b      	ldr	r3, [pc, #428]	; (8008208 <vMACBProbePhy+0x1ec>)
 800805c:	e000      	b.n	8008060 <vMACBProbePhy+0x44>
 800805e:	4b6b      	ldr	r3, [pc, #428]	; (800820c <vMACBProbePhy+0x1f0>)
 8008060:	486b      	ldr	r0, [pc, #428]	; (8008210 <vMACBProbePhy+0x1f4>)
 8008062:	6a39      	ldr	r1, [r7, #32]
 8008064:	461a      	mov	r2, r3
 8008066:	f007 ff59 	bl	800ff1c <lUDPLoggingPrintf>

	/* Remove compiler warning if FreeRTOS_printf() is not defined. */
	( void ) ulMACPhyID;

    /* Set advertise register. */
	if( ( xPHYProperties.speed == PHY_SPEED_AUTO ) && ( xPHYProperties.duplex == PHY_DUPLEX_AUTO ) )
 800806a:	2303      	movs	r3, #3
 800806c:	2b03      	cmp	r3, #3
 800806e:	d106      	bne.n	800807e <vMACBProbePhy+0x62>
 8008070:	2303      	movs	r3, #3
 8008072:	2b03      	cmp	r3, #3
 8008074:	d103      	bne.n	800807e <vMACBProbePhy+0x62>
	{
		ulAdvertise = ADVERTISE_CSMA | ADVERTISE_ALL;
 8008076:	f240 13e1 	movw	r3, #481	; 0x1e1
 800807a:	627b      	str	r3, [r7, #36]	; 0x24
 800807c:	e03d      	b.n	80080fa <vMACBProbePhy+0xde>
		/* Reset auto-negotiation capability. */
	}
	else
	{
		ulAdvertise = ADVERTISE_CSMA;
 800807e:	2301      	movs	r3, #1
 8008080:	627b      	str	r3, [r7, #36]	; 0x24

		if( xPHYProperties.speed == PHY_SPEED_AUTO )
 8008082:	2303      	movs	r3, #3
 8008084:	2b03      	cmp	r3, #3
 8008086:	d10c      	bne.n	80080a2 <vMACBProbePhy+0x86>
		{
			if( xPHYProperties.duplex == PHY_DUPLEX_FULL )
 8008088:	2303      	movs	r3, #3
 800808a:	2b02      	cmp	r3, #2
 800808c:	d104      	bne.n	8008098 <vMACBProbePhy+0x7c>
			{
				ulAdvertise |= ADVERTISE_10FULL | ADVERTISE_100FULL;
 800808e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008090:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 8008094:	627b      	str	r3, [r7, #36]	; 0x24
 8008096:	e030      	b.n	80080fa <vMACBProbePhy+0xde>
			}
			else
			{
				ulAdvertise |= ADVERTISE_10HALF | ADVERTISE_100HALF;
 8008098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800809a:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800809e:	627b      	str	r3, [r7, #36]	; 0x24
 80080a0:	e02b      	b.n	80080fa <vMACBProbePhy+0xde>
			}
		}
		else if( xPHYProperties.duplex == PHY_DUPLEX_AUTO )
 80080a2:	2303      	movs	r3, #3
 80080a4:	2b03      	cmp	r3, #3
 80080a6:	d10c      	bne.n	80080c2 <vMACBProbePhy+0xa6>
		{
			if( xPHYProperties.speed == PHY_SPEED_10 )
 80080a8:	2303      	movs	r3, #3
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d104      	bne.n	80080b8 <vMACBProbePhy+0x9c>
			{
				ulAdvertise |= ADVERTISE_10FULL | ADVERTISE_10HALF;
 80080ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80080b4:	627b      	str	r3, [r7, #36]	; 0x24
 80080b6:	e020      	b.n	80080fa <vMACBProbePhy+0xde>
			}
			else
			{
				ulAdvertise |= ADVERTISE_100FULL | ADVERTISE_100HALF;
 80080b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ba:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80080be:	627b      	str	r3, [r7, #36]	; 0x24
 80080c0:	e01b      	b.n	80080fa <vMACBProbePhy+0xde>
			}
		}
		else if( xPHYProperties.speed == PHY_SPEED_100 )
 80080c2:	2303      	movs	r3, #3
 80080c4:	2b02      	cmp	r3, #2
 80080c6:	d10c      	bne.n	80080e2 <vMACBProbePhy+0xc6>
		{
			if( xPHYProperties.duplex == PHY_DUPLEX_FULL )
 80080c8:	2303      	movs	r3, #3
 80080ca:	2b02      	cmp	r3, #2
 80080cc:	d104      	bne.n	80080d8 <vMACBProbePhy+0xbc>
			{
				ulAdvertise |= ADVERTISE_100FULL;
 80080ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80080d4:	627b      	str	r3, [r7, #36]	; 0x24
 80080d6:	e010      	b.n	80080fa <vMACBProbePhy+0xde>
			}
			else
			{
				ulAdvertise |= ADVERTISE_100HALF;
 80080d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080de:	627b      	str	r3, [r7, #36]	; 0x24
 80080e0:	e00b      	b.n	80080fa <vMACBProbePhy+0xde>
			}
		}
		else
		{
			if( xPHYProperties.duplex == PHY_DUPLEX_FULL )
 80080e2:	2303      	movs	r3, #3
 80080e4:	2b02      	cmp	r3, #2
 80080e6:	d104      	bne.n	80080f2 <vMACBProbePhy+0xd6>
			{
				ulAdvertise |= ADVERTISE_10FULL;
 80080e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080ee:	627b      	str	r3, [r7, #36]	; 0x24
 80080f0:	e003      	b.n	80080fa <vMACBProbePhy+0xde>
			}
			else
			{
				ulAdvertise |= ADVERTISE_10HALF;
 80080f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f4:	f043 0320 	orr.w	r3, r3, #32
 80080f8:	627b      	str	r3, [r7, #36]	; 0x24
			}
		}
	}

	/* Read Control register. */
	HAL_ETH_ReadPHYRegister( &xETH, PHY_REG_00_BMCR, &ulConfig );
 80080fa:	f107 031c 	add.w	r3, r7, #28
 80080fe:	4840      	ldr	r0, [pc, #256]	; (8008200 <vMACBProbePhy+0x1e4>)
 8008100:	2100      	movs	r1, #0
 8008102:	461a      	mov	r2, r3
 8008104:	f7fc f822 	bl	800414c <HAL_ETH_ReadPHYRegister>

	HAL_ETH_WritePHYRegister( &xETH, PHY_REG_00_BMCR, ulConfig | BMCR_RESET );
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800810e:	483c      	ldr	r0, [pc, #240]	; (8008200 <vMACBProbePhy+0x1e4>)
 8008110:	2100      	movs	r1, #0
 8008112:	461a      	mov	r2, r3
 8008114:	f7fc f896 	bl	8004244 <HAL_ETH_WritePHYRegister>
	xRemTime = ( TickType_t ) pdMS_TO_TICKS( 1000UL );
 8008118:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800811c:	607b      	str	r3, [r7, #4]
	vTaskSetTimeOutState( &xPhyTime );
 800811e:	f107 0308 	add.w	r3, r7, #8
 8008122:	4618      	mov	r0, r3
 8008124:	f7fe fd38 	bl	8006b98 <vTaskSetTimeOutState>

	for( ; ; )
	{
		HAL_ETH_ReadPHYRegister( &xETH, PHY_REG_00_BMCR, &ulValue );
 8008128:	f107 0310 	add.w	r3, r7, #16
 800812c:	4834      	ldr	r0, [pc, #208]	; (8008200 <vMACBProbePhy+0x1e4>)
 800812e:	2100      	movs	r1, #0
 8008130:	461a      	mov	r2, r3
 8008132:	f7fc f80b 	bl	800414c <HAL_ETH_ReadPHYRegister>
		if( ( ulValue & BMCR_RESET ) == 0 )
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800813c:	2b00      	cmp	r3, #0
 800813e:	d103      	bne.n	8008148 <vMACBProbePhy+0x12c>
		{
			FreeRTOS_printf( ( "BMCR_RESET ready\n" ) );
 8008140:	4834      	ldr	r0, [pc, #208]	; (8008214 <vMACBProbePhy+0x1f8>)
 8008142:	f007 feeb 	bl	800ff1c <lUDPLoggingPrintf>
			break;
 8008146:	e00e      	b.n	8008166 <vMACBProbePhy+0x14a>
		}
		if( xTaskCheckForTimeOut( &xPhyTime, &xRemTime ) != pdFALSE )
 8008148:	f107 0208 	add.w	r2, r7, #8
 800814c:	1d3b      	adds	r3, r7, #4
 800814e:	4610      	mov	r0, r2
 8008150:	4619      	mov	r1, r3
 8008152:	f7fe fd43 	bl	8006bdc <xTaskCheckForTimeOut>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d003      	beq.n	8008164 <vMACBProbePhy+0x148>
		{
			FreeRTOS_printf( ( "BMCR_RESET timed out\n" ) );
 800815c:	482e      	ldr	r0, [pc, #184]	; (8008218 <vMACBProbePhy+0x1fc>)
 800815e:	f007 fedd 	bl	800ff1c <lUDPLoggingPrintf>
			break;
 8008162:	e000      	b.n	8008166 <vMACBProbePhy+0x14a>
		}
	}
 8008164:	e7e0      	b.n	8008128 <vMACBProbePhy+0x10c>
	HAL_ETH_WritePHYRegister( &xETH, PHY_REG_00_BMCR, ulConfig & ~BMCR_RESET );
 8008166:	69fb      	ldr	r3, [r7, #28]
 8008168:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800816c:	4824      	ldr	r0, [pc, #144]	; (8008200 <vMACBProbePhy+0x1e4>)
 800816e:	2100      	movs	r1, #0
 8008170:	461a      	mov	r2, r3
 8008172:	f7fc f867 	bl	8004244 <HAL_ETH_WritePHYRegister>

	vTaskDelay( pdMS_TO_TICKS( 50ul ) );
 8008176:	2032      	movs	r0, #50	; 0x32
 8008178:	f7fe f8f4 	bl	8006364 <vTaskDelay>

    /* Write advertise register. */
	HAL_ETH_WritePHYRegister( &xETH, PHY_REG_04_ADVERTISE, ulAdvertise );
 800817c:	4820      	ldr	r0, [pc, #128]	; (8008200 <vMACBProbePhy+0x1e4>)
 800817e:	2104      	movs	r1, #4
 8008180:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008182:	f7fc f85f 	bl	8004244 <HAL_ETH_WritePHYRegister>
			  1           1           1        10BASE-T, Half/Full-Duplex
											   100BASE-TX, Half/Full-Duplex
	*/

    /* Read Control register. */
	HAL_ETH_ReadPHYRegister( &xETH, PHY_REG_00_BMCR, &ulConfig );
 8008186:	f107 031c 	add.w	r3, r7, #28
 800818a:	481d      	ldr	r0, [pc, #116]	; (8008200 <vMACBProbePhy+0x1e4>)
 800818c:	2100      	movs	r1, #0
 800818e:	461a      	mov	r2, r3
 8008190:	f7fb ffdc 	bl	800414c <HAL_ETH_ReadPHYRegister>

	ulConfig &= ~( BMCR_ANRESTART | BMCR_ANENABLE | BMCR_SPEED100 | BMCR_FULLDPLX );
 8008194:	69fb      	ldr	r3, [r7, #28]
 8008196:	f423 534c 	bic.w	r3, r3, #13056	; 0x3300
 800819a:	61fb      	str	r3, [r7, #28]

	/* HT 12/9/14: always set AN-restart and AN-enable, even though the choices
	are limited. */
	ulConfig |= (BMCR_ANRESTART | BMCR_ANENABLE);
 800819c:	69fb      	ldr	r3, [r7, #28]
 800819e:	f443 5390 	orr.w	r3, r3, #4608	; 0x1200
 80081a2:	61fb      	str	r3, [r7, #28]

	if( xPHYProperties.speed == PHY_SPEED_100 )
 80081a4:	2303      	movs	r3, #3
 80081a6:	2b02      	cmp	r3, #2
 80081a8:	d104      	bne.n	80081b4 <vMACBProbePhy+0x198>
	{
		ulConfig |= BMCR_SPEED100;
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80081b0:	61fb      	str	r3, [r7, #28]
 80081b2:	e006      	b.n	80081c2 <vMACBProbePhy+0x1a6>
	}
	else if( xPHYProperties.speed == PHY_SPEED_10 )
 80081b4:	2303      	movs	r3, #3
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d103      	bne.n	80081c2 <vMACBProbePhy+0x1a6>
	{
		ulConfig &= ~BMCR_SPEED100;
 80081ba:	69fb      	ldr	r3, [r7, #28]
 80081bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80081c0:	61fb      	str	r3, [r7, #28]
	}

	if( xPHYProperties.duplex == PHY_DUPLEX_FULL )
 80081c2:	2303      	movs	r3, #3
 80081c4:	2b02      	cmp	r3, #2
 80081c6:	d104      	bne.n	80081d2 <vMACBProbePhy+0x1b6>
	{
		ulConfig |= BMCR_FULLDPLX;
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081ce:	61fb      	str	r3, [r7, #28]
 80081d0:	e006      	b.n	80081e0 <vMACBProbePhy+0x1c4>
	}
	else if( xPHYProperties.duplex == PHY_DUPLEX_HALF )
 80081d2:	2303      	movs	r3, #3
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d103      	bne.n	80081e0 <vMACBProbePhy+0x1c4>
	{
		ulConfig &= ~BMCR_FULLDPLX;
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80081de:	61fb      	str	r3, [r7, #28]
		}
		/* update PHY Control Register. */
		HAL_ETH_WritePHYRegister( &xETH, PHY_REG_19_PHYCR, ulPhyControl );
	}
	#endif
	FreeRTOS_printf( ( "+TCP: advertise: %lX config %lX\n", ulAdvertise, ulConfig ) );
 80081e0:	69fb      	ldr	r3, [r7, #28]
 80081e2:	480e      	ldr	r0, [pc, #56]	; (800821c <vMACBProbePhy+0x200>)
 80081e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081e6:	461a      	mov	r2, r3
 80081e8:	f007 fe98 	bl	800ff1c <lUDPLoggingPrintf>

	/* Now the two values to global values for later use. */
	ulBCRvalue = ulConfig;
 80081ec:	69fb      	ldr	r3, [r7, #28]
 80081ee:	4a0c      	ldr	r2, [pc, #48]	; (8008220 <vMACBProbePhy+0x204>)
 80081f0:	6013      	str	r3, [r2, #0]
	ulACRValue = ulAdvertise;
 80081f2:	4a0c      	ldr	r2, [pc, #48]	; (8008224 <vMACBProbePhy+0x208>)
 80081f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f6:	6013      	str	r3, [r2, #0]
}
 80081f8:	3728      	adds	r7, #40	; 0x28
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	2000bd00 	.word	0x2000bd00
 8008204:	0007c130 	.word	0x0007c130
 8008208:	0801418c 	.word	0x0801418c
 800820c:	08014190 	.word	0x08014190
 8008210:	08014198 	.word	0x08014198
 8008214:	080141ac 	.word	0x080141ac
 8008218:	080141c0 	.word	0x080141c0
 800821c:	080141d8 	.word	0x080141d8
 8008220:	2000bd50 	.word	0x2000bd50
 8008224:	2000bd54 	.word	0x2000bd54

08008228 <prvEthernetUpdateConfig>:
/*-----------------------------------------------------------*/

static void prvEthernetUpdateConfig( BaseType_t xForce )
{
 8008228:	b5b0      	push	{r4, r5, r7, lr}
 800822a:	b088      	sub	sp, #32
 800822c:	af02      	add	r7, sp, #8
 800822e:	6078      	str	r0, [r7, #4]
__IO uint32_t ulTimeout = 0;
 8008230:	2300      	movs	r3, #0
 8008232:	613b      	str	r3, [r7, #16]
uint32_t ulRegValue = 0;
 8008234:	2300      	movs	r3, #0
 8008236:	60fb      	str	r3, [r7, #12]

	FreeRTOS_printf( ( "prvEthernetUpdateConfig: LS %d Force %d\n",
 8008238:	4b6d      	ldr	r3, [pc, #436]	; (80083f0 <prvEthernetUpdateConfig+0x1c8>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f003 0304 	and.w	r3, r3, #4
 8008240:	2b00      	cmp	r3, #0
 8008242:	bf14      	ite	ne
 8008244:	2301      	movne	r3, #1
 8008246:	2300      	moveq	r3, #0
 8008248:	b2db      	uxtb	r3, r3
 800824a:	486a      	ldr	r0, [pc, #424]	; (80083f4 <prvEthernetUpdateConfig+0x1cc>)
 800824c:	4619      	mov	r1, r3
 800824e:	687a      	ldr	r2, [r7, #4]
 8008250:	f007 fe64 	bl	800ff1c <lUDPLoggingPrintf>
		( ulPHYLinkStatus & BMSR_LINK_STATUS ) != 0 ,
		( int )xForce ) );

	if( ( xForce != pdFALSE ) || ( ( ulPHYLinkStatus & BMSR_LINK_STATUS ) != 0 ) )
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d106      	bne.n	8008268 <prvEthernetUpdateConfig+0x40>
 800825a:	4b65      	ldr	r3, [pc, #404]	; (80083f0 <prvEthernetUpdateConfig+0x1c8>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f003 0304 	and.w	r3, r3, #4
 8008262:	2b00      	cmp	r3, #0
 8008264:	f000 80be 	beq.w	80083e4 <prvEthernetUpdateConfig+0x1bc>
	{
		/* Restart the auto-negotiation. */
		if( xETH.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE )
 8008268:	4b63      	ldr	r3, [pc, #396]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	2b00      	cmp	r3, #0
 800826e:	f000 80a1 	beq.w	80083b4 <prvEthernetUpdateConfig+0x18c>
		{
			/* Enable Auto-Negotiation. */
			HAL_ETH_WritePHYRegister( &xETH, PHY_REG_00_BMCR, ulBCRvalue | BMCR_ANRESTART );
 8008272:	4b62      	ldr	r3, [pc, #392]	; (80083fc <prvEthernetUpdateConfig+0x1d4>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800827a:	485f      	ldr	r0, [pc, #380]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 800827c:	2100      	movs	r1, #0
 800827e:	461a      	mov	r2, r3
 8008280:	f7fb ffe0 	bl	8004244 <HAL_ETH_WritePHYRegister>
			HAL_ETH_WritePHYRegister( &xETH, PHY_REG_04_ADVERTISE, ulACRValue);
 8008284:	4b5e      	ldr	r3, [pc, #376]	; (8008400 <prvEthernetUpdateConfig+0x1d8>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	485b      	ldr	r0, [pc, #364]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 800828a:	2104      	movs	r1, #4
 800828c:	461a      	mov	r2, r3
 800828e:	f7fb ffd9 	bl	8004244 <HAL_ETH_WritePHYRegister>

			/* Wait until the auto-negotiation will be completed */
			do
			{
				ulTimeout++;
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	3301      	adds	r3, #1
 8008296:	613b      	str	r3, [r7, #16]
				HAL_ETH_ReadPHYRegister( &xETH, PHY_REG_01_BMSR, &ulRegValue );
 8008298:	f107 030c 	add.w	r3, r7, #12
 800829c:	4856      	ldr	r0, [pc, #344]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 800829e:	2101      	movs	r1, #1
 80082a0:	461a      	mov	r2, r3
 80082a2:	f7fb ff53 	bl	800414c <HAL_ETH_ReadPHYRegister>
			} while( ( ( ulRegValue & PHY_AUTONEGO_COMPLETE) == 0 ) && ( ulTimeout < PHY_READ_TO ) );
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	f003 0320 	and.w	r3, r3, #32
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d104      	bne.n	80082ba <prvEthernetUpdateConfig+0x92>
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d9eb      	bls.n	8008292 <prvEthernetUpdateConfig+0x6a>

			HAL_ETH_WritePHYRegister( &xETH, PHY_REG_00_BMCR, ulBCRvalue & ~BMCR_ANRESTART );
 80082ba:	4b50      	ldr	r3, [pc, #320]	; (80083fc <prvEthernetUpdateConfig+0x1d4>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80082c2:	484d      	ldr	r0, [pc, #308]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 80082c4:	2100      	movs	r1, #0
 80082c6:	461a      	mov	r2, r3
 80082c8:	f7fb ffbc 	bl	8004244 <HAL_ETH_WritePHYRegister>

			if( ulTimeout < PHY_READ_TO )
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d87e      	bhi.n	80083d4 <prvEthernetUpdateConfig+0x1ac>
			{
				/* Reset Timeout counter. */
				ulTimeout = 0;
 80082d6:	2300      	movs	r3, #0
 80082d8:	613b      	str	r3, [r7, #16]

				HAL_ETH_ReadPHYRegister( &xETH, PHY_REG_01_BMSR, &ulRegValue);
 80082da:	f107 030c 	add.w	r3, r7, #12
 80082de:	4846      	ldr	r0, [pc, #280]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 80082e0:	2101      	movs	r1, #1
 80082e2:	461a      	mov	r2, r3
 80082e4:	f7fb ff32 	bl	800414c <HAL_ETH_ReadPHYRegister>
				if( ( ulRegValue & BMSR_LINK_STATUS ) != 0 )
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f003 0304 	and.w	r3, r3, #4
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d006      	beq.n	8008300 <prvEthernetUpdateConfig+0xd8>
				{
					ulPHYLinkStatus |= BMSR_LINK_STATUS;
 80082f2:	4b3f      	ldr	r3, [pc, #252]	; (80083f0 <prvEthernetUpdateConfig+0x1c8>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f043 0304 	orr.w	r3, r3, #4
 80082fa:	4a3d      	ldr	r2, [pc, #244]	; (80083f0 <prvEthernetUpdateConfig+0x1c8>)
 80082fc:	6013      	str	r3, [r2, #0]
 80082fe:	e005      	b.n	800830c <prvEthernetUpdateConfig+0xe4>
				}
				else
				{
					ulPHYLinkStatus &= ~( BMSR_LINK_STATUS );
 8008300:	4b3b      	ldr	r3, [pc, #236]	; (80083f0 <prvEthernetUpdateConfig+0x1c8>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f023 0304 	bic.w	r3, r3, #4
 8008308:	4a39      	ldr	r2, [pc, #228]	; (80083f0 <prvEthernetUpdateConfig+0x1c8>)
 800830a:	6013      	str	r3, [r2, #0]
				#if( EXPECTED_PHY_ID == PHY_ID_LAN8720 ) || ( EXPECTED_PHY_ID == PHY_ID_LAN8742A )
				{
				/* 31 RW PHY Special Control Status */
				uint32_t ulControlStatus;

					HAL_ETH_ReadPHYRegister( &xETH, PHY_REG_1F_PHYSPCS, &ulControlStatus);
 800830c:	f107 0308 	add.w	r3, r7, #8
 8008310:	4839      	ldr	r0, [pc, #228]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 8008312:	211f      	movs	r1, #31
 8008314:	461a      	mov	r2, r3
 8008316:	f7fb ff19 	bl	800414c <HAL_ETH_ReadPHYRegister>
					ulRegValue = 0;
 800831a:	2300      	movs	r3, #0
 800831c:	60fb      	str	r3, [r7, #12]
					if( ( ulControlStatus & PHYSPCS_FULL_DUPLEX ) != 0 )
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	f003 0310 	and.w	r3, r3, #16
 8008324:	2b00      	cmp	r3, #0
 8008326:	d003      	beq.n	8008330 <prvEthernetUpdateConfig+0x108>
					{
						ulRegValue |= PHY_DUPLEX_STATUS;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f043 0304 	orr.w	r3, r3, #4
 800832e:	60fb      	str	r3, [r7, #12]
					}
					if( ( ulControlStatus & PHYSPCS_SPEED_MASK ) == PHYSPCS_SPEED_10 )
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	f003 030c 	and.w	r3, r3, #12
 8008336:	2b04      	cmp	r3, #4
 8008338:	d103      	bne.n	8008342 <prvEthernetUpdateConfig+0x11a>
					{
						ulRegValue |= PHY_SPEED_STATUS;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f043 0302 	orr.w	r3, r3, #2
 8008340:	60fb      	str	r3, [r7, #12]
				{
					/* Read the result of the auto-negotiation. */
					HAL_ETH_ReadPHYRegister( &xETH, PHY_REG_10_PHY_SR, &ulRegValue);
				}
				#endif
				FreeRTOS_printf( ( ">> Autonego ready: %08lx: %s duplex %u mbit %s status\n",
 8008342:	68f9      	ldr	r1, [r7, #12]
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f003 0304 	and.w	r3, r3, #4
 800834a:	2b00      	cmp	r3, #0
 800834c:	d001      	beq.n	8008352 <prvEthernetUpdateConfig+0x12a>
 800834e:	4d2d      	ldr	r5, [pc, #180]	; (8008404 <prvEthernetUpdateConfig+0x1dc>)
 8008350:	e000      	b.n	8008354 <prvEthernetUpdateConfig+0x12c>
 8008352:	4d2d      	ldr	r5, [pc, #180]	; (8008408 <prvEthernetUpdateConfig+0x1e0>)
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f003 0302 	and.w	r3, r3, #2
 800835a:	2b00      	cmp	r3, #0
 800835c:	d001      	beq.n	8008362 <prvEthernetUpdateConfig+0x13a>
 800835e:	240a      	movs	r4, #10
 8008360:	e000      	b.n	8008364 <prvEthernetUpdateConfig+0x13c>
 8008362:	2464      	movs	r4, #100	; 0x64
 8008364:	4b22      	ldr	r3, [pc, #136]	; (80083f0 <prvEthernetUpdateConfig+0x1c8>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f043 0304 	orr.w	r3, r3, #4
 800836c:	4a20      	ldr	r2, [pc, #128]	; (80083f0 <prvEthernetUpdateConfig+0x1c8>)
 800836e:	6013      	str	r3, [r2, #0]
 8008370:	4b26      	ldr	r3, [pc, #152]	; (800840c <prvEthernetUpdateConfig+0x1e4>)
 8008372:	9300      	str	r3, [sp, #0]
 8008374:	4826      	ldr	r0, [pc, #152]	; (8008410 <prvEthernetUpdateConfig+0x1e8>)
 8008376:	462a      	mov	r2, r5
 8008378:	4623      	mov	r3, r4
 800837a:	f007 fdcf 	bl	800ff1c <lUDPLoggingPrintf>
					(ulRegValue & PHY_SPEED_STATUS) ? 10 : 100,
					((ulPHYLinkStatus |= BMSR_LINK_STATUS) != 0) ? "high" : "low" ) );

				/* Configure the MAC with the Duplex Mode fixed by the
				auto-negotiation process. */
				if( ( ulRegValue & PHY_DUPLEX_STATUS ) != ( uint32_t ) RESET )
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f003 0304 	and.w	r3, r3, #4
 8008384:	2b00      	cmp	r3, #0
 8008386:	d004      	beq.n	8008392 <prvEthernetUpdateConfig+0x16a>
				{
					/* Set Ethernet duplex mode to Full-duplex following the
					auto-negotiation. */
					xETH.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8008388:	4b1b      	ldr	r3, [pc, #108]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 800838a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800838e:	60da      	str	r2, [r3, #12]
 8008390:	e002      	b.n	8008398 <prvEthernetUpdateConfig+0x170>
				}
				else
				{
					/* Set Ethernet duplex mode to Half-duplex following the
					auto-negotiation. */
					xETH.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8008392:	4b19      	ldr	r3, [pc, #100]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 8008394:	2200      	movs	r2, #0
 8008396:	60da      	str	r2, [r3, #12]
				}

				/* Configure the MAC with the speed fixed by the
				auto-negotiation process. */
				if( ( ulRegValue & PHY_SPEED_STATUS) != 0 )
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f003 0302 	and.w	r3, r3, #2
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d003      	beq.n	80083aa <prvEthernetUpdateConfig+0x182>
				{
					/* Set Ethernet speed to 10M following the
					auto-negotiation. */
					xETH.Init.Speed = ETH_SPEED_10M;
 80083a2:	4b15      	ldr	r3, [pc, #84]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 80083a4:	2200      	movs	r2, #0
 80083a6:	609a      	str	r2, [r3, #8]
 80083a8:	e014      	b.n	80083d4 <prvEthernetUpdateConfig+0x1ac>
				}
				else
				{
					/* Set Ethernet speed to 100M following the
					auto-negotiation. */
					xETH.Init.Speed = ETH_SPEED_100M;
 80083aa:	4b13      	ldr	r3, [pc, #76]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 80083ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80083b0:	609a      	str	r2, [r3, #8]
 80083b2:	e00f      	b.n	80083d4 <prvEthernetUpdateConfig+0x1ac>
			/* Check parameters */
			assert_param( IS_ETH_SPEED( xETH.Init.Speed ) );
			assert_param( IS_ETH_DUPLEX_MODE( xETH.Init.DuplexMode ) );

			/* Set MAC Speed and Duplex Mode to PHY */
			usValue = ( uint16_t ) ( xETH.Init.DuplexMode >> 3 ) | ( uint16_t ) ( xETH.Init.Speed >> 1 );
 80083b4:	4b10      	ldr	r3, [pc, #64]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 80083b6:	68db      	ldr	r3, [r3, #12]
 80083b8:	08db      	lsrs	r3, r3, #3
 80083ba:	b29a      	uxth	r2, r3
 80083bc:	4b0e      	ldr	r3, [pc, #56]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	085b      	lsrs	r3, r3, #1
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	4313      	orrs	r3, r2
 80083c6:	82fb      	strh	r3, [r7, #22]
			HAL_ETH_WritePHYRegister( &xETH, PHY_REG_00_BMCR, usValue );
 80083c8:	8afb      	ldrh	r3, [r7, #22]
 80083ca:	480b      	ldr	r0, [pc, #44]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 80083cc:	2100      	movs	r1, #0
 80083ce:	461a      	mov	r2, r3
 80083d0:	f7fb ff38 	bl	8004244 <HAL_ETH_WritePHYRegister>
		}

		/* ETHERNET MAC Re-Configuration */
		HAL_ETH_ConfigMAC( &xETH, (ETH_MACInitTypeDef *) NULL);
 80083d4:	4808      	ldr	r0, [pc, #32]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 80083d6:	2100      	movs	r1, #0
 80083d8:	f7fc f85c 	bl	8004494 <HAL_ETH_ConfigMAC>

		/* Restart MAC interface */
		HAL_ETH_Start( &xETH);
 80083dc:	4806      	ldr	r0, [pc, #24]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 80083de:	f7fb ffad 	bl	800433c <HAL_ETH_Start>
 80083e2:	e002      	b.n	80083ea <prvEthernetUpdateConfig+0x1c2>
	}
	else
	{
		/* Stop MAC interface */
		HAL_ETH_Stop( &xETH );
 80083e4:	4804      	ldr	r0, [pc, #16]	; (80083f8 <prvEthernetUpdateConfig+0x1d0>)
 80083e6:	f7fb ffd9 	bl	800439c <HAL_ETH_Stop>
	}
}
 80083ea:	3718      	adds	r7, #24
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bdb0      	pop	{r4, r5, r7, pc}
 80083f0:	2000bcfc 	.word	0x2000bcfc
 80083f4:	080141fc 	.word	0x080141fc
 80083f8:	2000bd00 	.word	0x2000bd00
 80083fc:	2000bd50 	.word	0x2000bd50
 8008400:	2000bd54 	.word	0x2000bd54
 8008404:	08014228 	.word	0x08014228
 8008408:	08014230 	.word	0x08014230
 800840c:	08014238 	.word	0x08014238
 8008410:	08014240 	.word	0x08014240

08008414 <xGetPhyLinkStatus>:
/*-----------------------------------------------------------*/

BaseType_t xGetPhyLinkStatus( void )
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
BaseType_t xReturn;

	if( ( ulPHYLinkStatus & BMSR_LINK_STATUS ) != 0 )
 800841a:	4b09      	ldr	r3, [pc, #36]	; (8008440 <xGetPhyLinkStatus+0x2c>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 0304 	and.w	r3, r3, #4
 8008422:	2b00      	cmp	r3, #0
 8008424:	d002      	beq.n	800842c <xGetPhyLinkStatus+0x18>
	{
		xReturn = pdPASS;
 8008426:	2301      	movs	r3, #1
 8008428:	607b      	str	r3, [r7, #4]
 800842a:	e001      	b.n	8008430 <xGetPhyLinkStatus+0x1c>
	}
	else
	{
		xReturn = pdFAIL;
 800842c:	2300      	movs	r3, #0
 800842e:	607b      	str	r3, [r7, #4]
	}

	return xReturn;
 8008430:	687b      	ldr	r3, [r7, #4]
}
 8008432:	4618      	mov	r0, r3
 8008434:	370c      	adds	r7, #12
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr
 800843e:	bf00      	nop
 8008440:	2000bcfc 	.word	0x2000bcfc

08008444 <prvEMACHandlerTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvEMACHandlerTask( void *pvParameters )
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b08a      	sub	sp, #40	; 0x28
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
TimeOut_t xPhyTime;
TickType_t xPhyRemTime;
UBaseType_t uxLastMinBufferCount = 0;
 800844c:	2300      	movs	r3, #0
 800844e:	627b      	str	r3, [r7, #36]	; 0x24
#if( ipconfigCHECK_IP_QUEUE_SPACE != 0 )
UBaseType_t uxLastMinQueueSpace = 0;
#endif
UBaseType_t uxCurrentCount;
BaseType_t xResult = 0;
 8008450:	2300      	movs	r3, #0
 8008452:	623b      	str	r3, [r7, #32]
uint32_t xStatus;
const TickType_t ulMaxBlockTime = pdMS_TO_TICKS( 100UL );
 8008454:	2364      	movs	r3, #100	; 0x64
 8008456:	61fb      	str	r3, [r7, #28]

	/* Remove compiler warnings about unused parameters. */
	( void ) pvParameters;

	vTaskSetTimeOutState( &xPhyTime );
 8008458:	f107 0310 	add.w	r3, r7, #16
 800845c:	4618      	mov	r0, r3
 800845e:	f7fe fb9b 	bl	8006b98 <vTaskSetTimeOutState>
	xPhyRemTime = pdMS_TO_TICKS( PHY_LS_LOW_CHECK_TIME_MS );
 8008462:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008466:	60fb      	str	r3, [r7, #12]

	for( ;; )
	{
		uxCurrentCount = uxGetMinimumFreeNetworkBuffers();
 8008468:	f000 fa12 	bl	8008890 <uxGetMinimumFreeNetworkBuffers>
 800846c:	61b8      	str	r0, [r7, #24]
		if( uxLastMinBufferCount != uxCurrentCount )
 800846e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008470:	69bb      	ldr	r3, [r7, #24]
 8008472:	429a      	cmp	r2, r3
 8008474:	d009      	beq.n	800848a <prvEMACHandlerTask+0x46>
		{
			/* The logging produced below may be helpful
			while tuning +TCP: see how many buffers are in use. */
			uxLastMinBufferCount = uxCurrentCount;
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	627b      	str	r3, [r7, #36]	; 0x24
			FreeRTOS_printf( ( "Network buffers: %lu lowest %lu\n",
 800847a:	f000 f9fd 	bl	8008878 <uxGetNumberOfFreeNetworkBuffers>
 800847e:	4603      	mov	r3, r0
 8008480:	4854      	ldr	r0, [pc, #336]	; (80085d4 <prvEMACHandlerTask+0x190>)
 8008482:	4619      	mov	r1, r3
 8008484:	69ba      	ldr	r2, [r7, #24]
 8008486:	f007 fd49 	bl	800ff1c <lUDPLoggingPrintf>
				uxGetNumberOfFreeNetworkBuffers(), uxCurrentCount ) );
		}

		if( xTXDescriptorSemaphore != NULL )
 800848a:	4b53      	ldr	r3, [pc, #332]	; (80085d8 <prvEMACHandlerTask+0x194>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d013      	beq.n	80084ba <prvEMACHandlerTask+0x76>
		{
		static UBaseType_t uxLowestSemCount = ( UBaseType_t ) ETH_TXBUFNB - 1;

			uxCurrentCount = uxSemaphoreGetCount( xTXDescriptorSemaphore );
 8008492:	4b51      	ldr	r3, [pc, #324]	; (80085d8 <prvEMACHandlerTask+0x194>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4618      	mov	r0, r3
 8008498:	f7fd fbb8 	bl	8005c0c <uxQueueMessagesWaiting>
 800849c:	61b8      	str	r0, [r7, #24]
			if( uxLowestSemCount > uxCurrentCount )
 800849e:	4b4f      	ldr	r3, [pc, #316]	; (80085dc <prvEMACHandlerTask+0x198>)
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	69bb      	ldr	r3, [r7, #24]
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d908      	bls.n	80084ba <prvEMACHandlerTask+0x76>
			{
				uxLowestSemCount = uxCurrentCount;
 80084a8:	4a4c      	ldr	r2, [pc, #304]	; (80085dc <prvEMACHandlerTask+0x198>)
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	6013      	str	r3, [r2, #0]
				FreeRTOS_printf( ( "TX DMA buffers: lowest %lu\n", uxLowestSemCount ) );
 80084ae:	4b4b      	ldr	r3, [pc, #300]	; (80085dc <prvEMACHandlerTask+0x198>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	484b      	ldr	r0, [pc, #300]	; (80085e0 <prvEMACHandlerTask+0x19c>)
 80084b4:	4619      	mov	r1, r3
 80084b6:	f007 fd31 	bl	800ff1c <lUDPLoggingPrintf>
				FreeRTOS_printf( ( "Queue space: lowest %lu\n", uxCurrentCount ) );
			}
		}
		#endif /* ipconfigCHECK_IP_QUEUE_SPACE */

		if( ( ulISREvents & EMAC_IF_ALL_EVENT ) == 0 )
 80084ba:	4b4a      	ldr	r3, [pc, #296]	; (80085e4 <prvEMACHandlerTask+0x1a0>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f003 0307 	and.w	r3, r3, #7
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d103      	bne.n	80084ce <prvEMACHandlerTask+0x8a>
		{
			/* No events to process now, wait for the next. */
			ulTaskNotifyTake( pdFALSE, ulMaxBlockTime );
 80084c6:	2000      	movs	r0, #0
 80084c8:	69f9      	ldr	r1, [r7, #28]
 80084ca:	f7fe fe17 	bl	80070fc <ulTaskNotifyTake>
		}

		if( ( ulISREvents & EMAC_IF_RX_EVENT ) != 0 )
 80084ce:	4b45      	ldr	r3, [pc, #276]	; (80085e4 <prvEMACHandlerTask+0x1a0>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f003 0301 	and.w	r3, r3, #1
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d011      	beq.n	80084fe <prvEMACHandlerTask+0xba>
		{
			ulISREvents &= ~EMAC_IF_RX_EVENT;
 80084da:	4b42      	ldr	r3, [pc, #264]	; (80085e4 <prvEMACHandlerTask+0x1a0>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f023 0301 	bic.w	r3, r3, #1
 80084e2:	4a40      	ldr	r2, [pc, #256]	; (80085e4 <prvEMACHandlerTask+0x1a0>)
 80084e4:	6013      	str	r3, [r2, #0]

			xResult = prvNetworkInterfaceInput();
 80084e6:	f7ff fceb 	bl	8007ec0 <prvNetworkInterfaceInput>
 80084ea:	6238      	str	r0, [r7, #32]
			if( xResult > 0 )
 80084ec:	6a3b      	ldr	r3, [r7, #32]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	dd05      	ble.n	80084fe <prvEMACHandlerTask+0xba>
			{
			  	while( prvNetworkInterfaceInput() > 0 )
 80084f2:	bf00      	nop
 80084f4:	f7ff fce4 	bl	8007ec0 <prvNetworkInterfaceInput>
 80084f8:	4603      	mov	r3, r0
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	dcfa      	bgt.n	80084f4 <prvEMACHandlerTask+0xb0>
				{
				}
			}
		}

		if( ( ulISREvents & EMAC_IF_TX_EVENT ) != 0 )
 80084fe:	4b39      	ldr	r3, [pc, #228]	; (80085e4 <prvEMACHandlerTask+0x1a0>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f003 0302 	and.w	r3, r3, #2
 8008506:	2b00      	cmp	r3, #0
 8008508:	d007      	beq.n	800851a <prvEMACHandlerTask+0xd6>
		{
			/* Code to release TX buffers if zero-copy is used. */
			ulISREvents &= ~EMAC_IF_TX_EVENT;
 800850a:	4b36      	ldr	r3, [pc, #216]	; (80085e4 <prvEMACHandlerTask+0x1a0>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f023 0302 	bic.w	r3, r3, #2
 8008512:	4a34      	ldr	r2, [pc, #208]	; (80085e4 <prvEMACHandlerTask+0x1a0>)
 8008514:	6013      	str	r3, [r2, #0]
			/* Check if DMA packets have been delivered. */
			vClearTXBuffers();
 8008516:	f7ff fa61 	bl	80079dc <vClearTXBuffers>
		}

		if( ( ulISREvents & EMAC_IF_ERR_EVENT ) != 0 )
 800851a:	4b32      	ldr	r3, [pc, #200]	; (80085e4 <prvEMACHandlerTask+0x1a0>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f003 0304 	and.w	r3, r3, #4
 8008522:	2b00      	cmp	r3, #0
 8008524:	d005      	beq.n	8008532 <prvEMACHandlerTask+0xee>
		{
			/* Future extension: logging about errors that occurred. */
			ulISREvents &= ~EMAC_IF_ERR_EVENT;
 8008526:	4b2f      	ldr	r3, [pc, #188]	; (80085e4 <prvEMACHandlerTask+0x1a0>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f023 0304 	bic.w	r3, r3, #4
 800852e:	4a2d      	ldr	r2, [pc, #180]	; (80085e4 <prvEMACHandlerTask+0x1a0>)
 8008530:	6013      	str	r3, [r2, #0]
		}

		if( xResult > 0 )
 8008532:	6a3b      	ldr	r3, [r7, #32]
 8008534:	2b00      	cmp	r3, #0
 8008536:	dd0a      	ble.n	800854e <prvEMACHandlerTask+0x10a>
		{
			/* A packet was received. No need to check for the PHY status now,
			but set a timer to check it later on. */
			vTaskSetTimeOutState( &xPhyTime );
 8008538:	f107 0310 	add.w	r3, r7, #16
 800853c:	4618      	mov	r0, r3
 800853e:	f7fe fb2b 	bl	8006b98 <vTaskSetTimeOutState>
			xPhyRemTime = pdMS_TO_TICKS( PHY_LS_HIGH_CHECK_TIME_MS );
 8008542:	f643 2398 	movw	r3, #15000	; 0x3a98
 8008546:	60fb      	str	r3, [r7, #12]
			xResult = 0;
 8008548:	2300      	movs	r3, #0
 800854a:	623b      	str	r3, [r7, #32]
 800854c:	e041      	b.n	80085d2 <prvEMACHandlerTask+0x18e>
		}
		else if( xTaskCheckForTimeOut( &xPhyTime, &xPhyRemTime ) != pdFALSE )
 800854e:	f107 0210 	add.w	r2, r7, #16
 8008552:	f107 030c 	add.w	r3, r7, #12
 8008556:	4610      	mov	r0, r2
 8008558:	4619      	mov	r1, r3
 800855a:	f7fe fb3f 	bl	8006bdc <xTaskCheckForTimeOut>
 800855e:	4603      	mov	r3, r0
 8008560:	2b00      	cmp	r3, #0
 8008562:	d036      	beq.n	80085d2 <prvEMACHandlerTask+0x18e>
		{
			if( HAL_ETH_ReadPHYRegister( &xETH, PHY_REG_01_BMSR, &xStatus ) == HAL_OK )
 8008564:	f107 0308 	add.w	r3, r7, #8
 8008568:	481f      	ldr	r0, [pc, #124]	; (80085e8 <prvEMACHandlerTask+0x1a4>)
 800856a:	2101      	movs	r1, #1
 800856c:	461a      	mov	r2, r3
 800856e:	f7fb fded 	bl	800414c <HAL_ETH_ReadPHYRegister>
 8008572:	4603      	mov	r3, r0
 8008574:	2b00      	cmp	r3, #0
 8008576:	d11a      	bne.n	80085ae <prvEMACHandlerTask+0x16a>
			{
				if( ( ulPHYLinkStatus & BMSR_LINK_STATUS ) != ( xStatus & BMSR_LINK_STATUS ) )
 8008578:	4b1c      	ldr	r3, [pc, #112]	; (80085ec <prvEMACHandlerTask+0x1a8>)
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	4053      	eors	r3, r2
 8008580:	f003 0304 	and.w	r3, r3, #4
 8008584:	2b00      	cmp	r3, #0
 8008586:	d012      	beq.n	80085ae <prvEMACHandlerTask+0x16a>
				{
					ulPHYLinkStatus = xStatus;
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	4a18      	ldr	r2, [pc, #96]	; (80085ec <prvEMACHandlerTask+0x1a8>)
 800858c:	6013      	str	r3, [r2, #0]
					FreeRTOS_printf( ( "prvEMACHandlerTask: PHY LS now %d\n", ( ulPHYLinkStatus & BMSR_LINK_STATUS ) != 0 ) );
 800858e:	4b17      	ldr	r3, [pc, #92]	; (80085ec <prvEMACHandlerTask+0x1a8>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f003 0304 	and.w	r3, r3, #4
 8008596:	2b00      	cmp	r3, #0
 8008598:	bf14      	ite	ne
 800859a:	2301      	movne	r3, #1
 800859c:	2300      	moveq	r3, #0
 800859e:	b2db      	uxtb	r3, r3
 80085a0:	4813      	ldr	r0, [pc, #76]	; (80085f0 <prvEMACHandlerTask+0x1ac>)
 80085a2:	4619      	mov	r1, r3
 80085a4:	f007 fcba 	bl	800ff1c <lUDPLoggingPrintf>
					prvEthernetUpdateConfig( pdFALSE );
 80085a8:	2000      	movs	r0, #0
 80085aa:	f7ff fe3d 	bl	8008228 <prvEthernetUpdateConfig>
				}
			}
			vTaskSetTimeOutState( &xPhyTime );
 80085ae:	f107 0310 	add.w	r3, r7, #16
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7fe faf0 	bl	8006b98 <vTaskSetTimeOutState>
			if( ( ulPHYLinkStatus & BMSR_LINK_STATUS ) != 0 )
 80085b8:	4b0c      	ldr	r3, [pc, #48]	; (80085ec <prvEMACHandlerTask+0x1a8>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f003 0304 	and.w	r3, r3, #4
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d003      	beq.n	80085cc <prvEMACHandlerTask+0x188>
			{
				xPhyRemTime = pdMS_TO_TICKS( PHY_LS_HIGH_CHECK_TIME_MS );
 80085c4:	f643 2398 	movw	r3, #15000	; 0x3a98
 80085c8:	60fb      	str	r3, [r7, #12]
 80085ca:	e002      	b.n	80085d2 <prvEMACHandlerTask+0x18e>
			}
			else
			{
				xPhyRemTime = pdMS_TO_TICKS( PHY_LS_LOW_CHECK_TIME_MS );
 80085cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80085d0:	60fb      	str	r3, [r7, #12]
			}
		}
	}
 80085d2:	e749      	b.n	8008468 <prvEMACHandlerTask+0x24>
 80085d4:	08014278 	.word	0x08014278
 80085d8:	2000bd48 	.word	0x2000bd48
 80085dc:	2000bb04 	.word	0x2000bb04
 80085e0:	0801429c 	.word	0x0801429c
 80085e4:	2000bcf8 	.word	0x2000bcf8
 80085e8:	2000bd00 	.word	0x2000bd00
 80085ec:	2000bcfc 	.word	0x2000bcfc
 80085f0:	080142b8 	.word	0x080142b8

080085f4 <ETH_IRQHandler>:
}
/*-----------------------------------------------------------*/

void ETH_IRQHandler( void )
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	af00      	add	r7, sp, #0
	HAL_ETH_IRQHandler( &xETH );
 80085f8:	4801      	ldr	r0, [pc, #4]	; (8008600 <ETH_IRQHandler+0xc>)
 80085fa:	f7fb fd6b 	bl	80040d4 <HAL_ETH_IRQHandler>
}
 80085fe:	bd80      	pop	{r7, pc}
 8008600:	2000bd00 	.word	0x2000bd00

08008604 <xNetworkBuffersInitialise>:
static SemaphoreHandle_t xNetworkBufferSemaphore = NULL;

/*-----------------------------------------------------------*/

BaseType_t xNetworkBuffersInitialise( void )
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b084      	sub	sp, #16
 8008608:	af00      	add	r7, sp, #0
BaseType_t xReturn, x;

	/* Only initialise the buffers and their associated kernel objects if they
	have not been initialised before. */
	if( xNetworkBufferSemaphore == NULL )
 800860a:	4b37      	ldr	r3, [pc, #220]	; (80086e8 <xNetworkBuffersInitialise+0xe4>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d15c      	bne.n	80086cc <xNetworkBuffersInitialise+0xc8>
	{
		xNetworkBufferSemaphore = xSemaphoreCreateCounting( ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS, ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS );
 8008612:	201f      	movs	r0, #31
 8008614:	211f      	movs	r1, #31
 8008616:	f7fd f843 	bl	80056a0 <xQueueCreateCountingSemaphore>
 800861a:	4602      	mov	r2, r0
 800861c:	4b32      	ldr	r3, [pc, #200]	; (80086e8 <xNetworkBuffersInitialise+0xe4>)
 800861e:	601a      	str	r2, [r3, #0]
		configASSERT( xNetworkBufferSemaphore );
 8008620:	4b31      	ldr	r3, [pc, #196]	; (80086e8 <xNetworkBuffersInitialise+0xe4>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d109      	bne.n	800863c <xNetworkBuffersInitialise+0x38>
 8008628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800862c:	f383 8811 	msr	BASEPRI, r3
 8008630:	f3bf 8f6f 	isb	sy
 8008634:	f3bf 8f4f 	dsb	sy
 8008638:	607b      	str	r3, [r7, #4]
 800863a:	e7fe      	b.n	800863a <xNetworkBuffersInitialise+0x36>
		#if ( configQUEUE_REGISTRY_SIZE > 0 )
		{
			vQueueAddToRegistry( xNetworkBufferSemaphore, "NetBufSem" );
 800863c:	4b2a      	ldr	r3, [pc, #168]	; (80086e8 <xNetworkBuffersInitialise+0xe4>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4618      	mov	r0, r3
 8008642:	492a      	ldr	r1, [pc, #168]	; (80086ec <xNetworkBuffersInitialise+0xe8>)
 8008644:	f7fd fc38 	bl	8005eb8 <vQueueAddToRegistry>
			vTraceSetQueueName( xNetworkEventQueue, "IPStackEvent" );
			vTraceSetQueueName( xNetworkBufferSemaphore, "NetworkBufferCount" );
		}
		#endif /*  ipconfigINCLUDE_EXAMPLE_FREERTOS_PLUS_TRACE_CALLS == 1 */

		if( xNetworkBufferSemaphore != NULL )
 8008648:	4b27      	ldr	r3, [pc, #156]	; (80086e8 <xNetworkBuffersInitialise+0xe4>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d03d      	beq.n	80086cc <xNetworkBuffersInitialise+0xc8>
		{
			vListInitialise( &xFreeBuffersList );
 8008650:	4827      	ldr	r0, [pc, #156]	; (80086f0 <xNetworkBuffersInitialise+0xec>)
 8008652:	f7fc fa7d 	bl	8004b50 <vListInitialise>

			/* Initialise all the network buffers.  No storage is allocated to
			the buffers yet. */
			for( x = 0; x < ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS; x++ )
 8008656:	2300      	movs	r3, #0
 8008658:	60bb      	str	r3, [r7, #8]
 800865a:	e031      	b.n	80086c0 <xNetworkBuffersInitialise+0xbc>
			{
				/* Initialise and set the owner of the buffer list items. */
				xNetworkBufferDescriptors[ x ].pucEthernetBuffer = NULL;
 800865c:	4925      	ldr	r1, [pc, #148]	; (80086f4 <xNetworkBuffersInitialise+0xf0>)
 800865e:	68ba      	ldr	r2, [r7, #8]
 8008660:	4613      	mov	r3, r2
 8008662:	00db      	lsls	r3, r3, #3
 8008664:	4413      	add	r3, r2
 8008666:	009b      	lsls	r3, r3, #2
 8008668:	440b      	add	r3, r1
 800866a:	3318      	adds	r3, #24
 800866c:	2200      	movs	r2, #0
 800866e:	601a      	str	r2, [r3, #0]
				vListInitialiseItem( &( xNetworkBufferDescriptors[ x ].xBufferListItem ) );
 8008670:	68ba      	ldr	r2, [r7, #8]
 8008672:	4613      	mov	r3, r2
 8008674:	00db      	lsls	r3, r3, #3
 8008676:	4413      	add	r3, r2
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	4a1e      	ldr	r2, [pc, #120]	; (80086f4 <xNetworkBuffersInitialise+0xf0>)
 800867c:	4413      	add	r3, r2
 800867e:	4618      	mov	r0, r3
 8008680:	f7fc fa86 	bl	8004b90 <vListInitialiseItem>
				listSET_LIST_ITEM_OWNER( &( xNetworkBufferDescriptors[ x ].xBufferListItem ), &xNetworkBufferDescriptors[ x ] );
 8008684:	68ba      	ldr	r2, [r7, #8]
 8008686:	4613      	mov	r3, r2
 8008688:	00db      	lsls	r3, r3, #3
 800868a:	4413      	add	r3, r2
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	4a19      	ldr	r2, [pc, #100]	; (80086f4 <xNetworkBuffersInitialise+0xf0>)
 8008690:	1899      	adds	r1, r3, r2
 8008692:	4818      	ldr	r0, [pc, #96]	; (80086f4 <xNetworkBuffersInitialise+0xf0>)
 8008694:	68ba      	ldr	r2, [r7, #8]
 8008696:	4613      	mov	r3, r2
 8008698:	00db      	lsls	r3, r3, #3
 800869a:	4413      	add	r3, r2
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	4403      	add	r3, r0
 80086a0:	3308      	adds	r3, #8
 80086a2:	6059      	str	r1, [r3, #4]

				/* Currently, all buffers are available for use. */
				vListInsert( &xFreeBuffersList, &( xNetworkBufferDescriptors[ x ].xBufferListItem ) );
 80086a4:	68ba      	ldr	r2, [r7, #8]
 80086a6:	4613      	mov	r3, r2
 80086a8:	00db      	lsls	r3, r3, #3
 80086aa:	4413      	add	r3, r2
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	4a11      	ldr	r2, [pc, #68]	; (80086f4 <xNetworkBuffersInitialise+0xf0>)
 80086b0:	4413      	add	r3, r2
 80086b2:	480f      	ldr	r0, [pc, #60]	; (80086f0 <xNetworkBuffersInitialise+0xec>)
 80086b4:	4619      	mov	r1, r3
 80086b6:	f7fc fa9b 	bl	8004bf0 <vListInsert>
		{
			vListInitialise( &xFreeBuffersList );

			/* Initialise all the network buffers.  No storage is allocated to
			the buffers yet. */
			for( x = 0; x < ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS; x++ )
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	3301      	adds	r3, #1
 80086be:	60bb      	str	r3, [r7, #8]
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	2b1e      	cmp	r3, #30
 80086c4:	ddca      	ble.n	800865c <xNetworkBuffersInitialise+0x58>

				/* Currently, all buffers are available for use. */
				vListInsert( &xFreeBuffersList, &( xNetworkBufferDescriptors[ x ].xBufferListItem ) );
			}

			uxMinimumFreeNetworkBuffers = ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS;
 80086c6:	4b0c      	ldr	r3, [pc, #48]	; (80086f8 <xNetworkBuffersInitialise+0xf4>)
 80086c8:	221f      	movs	r2, #31
 80086ca:	601a      	str	r2, [r3, #0]
		}
	}

	if( xNetworkBufferSemaphore == NULL )
 80086cc:	4b06      	ldr	r3, [pc, #24]	; (80086e8 <xNetworkBuffersInitialise+0xe4>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d102      	bne.n	80086da <xNetworkBuffersInitialise+0xd6>
	{
		xReturn = pdFAIL;
 80086d4:	2300      	movs	r3, #0
 80086d6:	60fb      	str	r3, [r7, #12]
 80086d8:	e001      	b.n	80086de <xNetworkBuffersInitialise+0xda>
	}
	else
	{
		xReturn = pdPASS;
 80086da:	2301      	movs	r3, #1
 80086dc:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80086de:	68fb      	ldr	r3, [r7, #12]
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3710      	adds	r7, #16
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}
 80086e8:	2000c1d0 	.word	0x2000c1d0
 80086ec:	080142dc 	.word	0x080142dc
 80086f0:	2000bd5c 	.word	0x2000bd5c
 80086f4:	2000bd74 	.word	0x2000bd74
 80086f8:	2000bd70 	.word	0x2000bd70

080086fc <vReleaseNetworkBuffer>:
	return pucEthernetBuffer;
}
/*-----------------------------------------------------------*/

void vReleaseNetworkBuffer( uint8_t *pucEthernetBuffer )
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
	/* There is space before the Ethernet buffer in which a pointer to the
	network buffer that references this Ethernet buffer is stored.  Remove the
	space before freeing the buffer. */
	if( pucEthernetBuffer != NULL )
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d005      	beq.n	8008716 <vReleaseNetworkBuffer+0x1a>
	{
		pucEthernetBuffer -= ipBUFFER_PADDING;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	3b0a      	subs	r3, #10
 800870e:	607b      	str	r3, [r7, #4]
		vPortFree( ( void * ) pucEthernetBuffer );
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f7fc fd85 	bl	8005220 <vPortFree>
	}
}
 8008716:	3708      	adds	r7, #8
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <pxGetNetworkBufferWithDescriptor>:
/*-----------------------------------------------------------*/

NetworkBufferDescriptor_t *pxGetNetworkBufferWithDescriptor( size_t xRequestedSizeBytes, TickType_t xBlockTimeTicks )
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b086      	sub	sp, #24
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
 8008724:	6039      	str	r1, [r7, #0]
NetworkBufferDescriptor_t *pxReturn = NULL;
 8008726:	2300      	movs	r3, #0
 8008728:	617b      	str	r3, [r7, #20]
size_t uxCount;

	if( ( xRequestedSizeBytes != 0u ) && ( xRequestedSizeBytes < ( size_t ) baMINIMAL_BUFFER_SIZE ) )
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d004      	beq.n	800873a <pxGetNetworkBufferWithDescriptor+0x1e>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2b45      	cmp	r3, #69	; 0x45
 8008734:	d801      	bhi.n	800873a <pxGetNetworkBufferWithDescriptor+0x1e>
	{
		/* ARP packets can replace application packets, so the storage must be
		at least large enough to hold an ARP. */
		xRequestedSizeBytes = baMINIMAL_BUFFER_SIZE;
 8008736:	2346      	movs	r3, #70	; 0x46
 8008738:	607b      	str	r3, [r7, #4]
	}
	xRequestedSizeBytes += 2u;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	3302      	adds	r3, #2
 800873e:	607b      	str	r3, [r7, #4]
	if( ( xRequestedSizeBytes & ( sizeof( size_t ) - 1u ) ) != 0u )
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f003 0303 	and.w	r3, r3, #3
 8008746:	2b00      	cmp	r3, #0
 8008748:	d004      	beq.n	8008754 <pxGetNetworkBufferWithDescriptor+0x38>
	{
		xRequestedSizeBytes = ( xRequestedSizeBytes | ( sizeof( size_t ) - 1u ) ) + 1u;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f043 0303 	orr.w	r3, r3, #3
 8008750:	3301      	adds	r3, #1
 8008752:	607b      	str	r3, [r7, #4]
	}

	/* If there is a semaphore available, there is a network buffer available. */
	if( xSemaphoreTake( xNetworkBufferSemaphore, xBlockTimeTicks ) == pdPASS )
 8008754:	4b2b      	ldr	r3, [pc, #172]	; (8008804 <pxGetNetworkBufferWithDescriptor+0xe8>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4618      	mov	r0, r3
 800875a:	2100      	movs	r1, #0
 800875c:	683a      	ldr	r2, [r7, #0]
 800875e:	2300      	movs	r3, #0
 8008760:	f7fd f8f6 	bl	8005950 <xQueueGenericReceive>
 8008764:	4603      	mov	r3, r0
 8008766:	2b01      	cmp	r3, #1
 8008768:	d146      	bne.n	80087f8 <pxGetNetworkBufferWithDescriptor+0xdc>
	{
		/* Protect the structure as it is accessed from tasks and interrupts. */
		taskENTER_CRITICAL();
 800876a:	f7fc fba7 	bl	8004ebc <vPortEnterCritical>
		{
			pxReturn = ( NetworkBufferDescriptor_t * ) listGET_OWNER_OF_HEAD_ENTRY( &xFreeBuffersList );
 800876e:	4b26      	ldr	r3, [pc, #152]	; (8008808 <pxGetNetworkBufferWithDescriptor+0xec>)
 8008770:	68db      	ldr	r3, [r3, #12]
 8008772:	68db      	ldr	r3, [r3, #12]
 8008774:	617b      	str	r3, [r7, #20]
			uxListRemove( &( pxReturn->xBufferListItem ) );
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	4618      	mov	r0, r3
 800877a:	f7fc fa71 	bl	8004c60 <uxListRemove>
		}
		taskEXIT_CRITICAL();
 800877e:	f7fc fbcb 	bl	8004f18 <vPortExitCritical>

		/* Reading UBaseType_t, no critical section needed. */
		uxCount = listCURRENT_LIST_LENGTH( &xFreeBuffersList );
 8008782:	4b21      	ldr	r3, [pc, #132]	; (8008808 <pxGetNetworkBufferWithDescriptor+0xec>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	613b      	str	r3, [r7, #16]

		if( uxMinimumFreeNetworkBuffers > uxCount )
 8008788:	4b20      	ldr	r3, [pc, #128]	; (800880c <pxGetNetworkBufferWithDescriptor+0xf0>)
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	693b      	ldr	r3, [r7, #16]
 800878e:	429a      	cmp	r2, r3
 8008790:	d902      	bls.n	8008798 <pxGetNetworkBufferWithDescriptor+0x7c>
		{
			uxMinimumFreeNetworkBuffers = uxCount;
 8008792:	4a1e      	ldr	r2, [pc, #120]	; (800880c <pxGetNetworkBufferWithDescriptor+0xf0>)
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	6013      	str	r3, [r2, #0]
		}

		/* Allocate storage of exactly the requested size to the buffer. */
		configASSERT( pxReturn->pucEthernetBuffer == NULL );
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	699b      	ldr	r3, [r3, #24]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d009      	beq.n	80087b4 <pxGetNetworkBufferWithDescriptor+0x98>
 80087a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087a4:	f383 8811 	msr	BASEPRI, r3
 80087a8:	f3bf 8f6f 	isb	sy
 80087ac:	f3bf 8f4f 	dsb	sy
 80087b0:	60fb      	str	r3, [r7, #12]
 80087b2:	e7fe      	b.n	80087b2 <pxGetNetworkBufferWithDescriptor+0x96>
		if( xRequestedSizeBytes > 0 )
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d01e      	beq.n	80087f8 <pxGetNetworkBufferWithDescriptor+0xdc>
		{
			/* Extra space is obtained so a pointer to the network buffer can
			be stored at the beginning of the buffer. */
			pxReturn->pucEthernetBuffer = ( uint8_t * ) pvPortMalloc( xRequestedSizeBytes + ipBUFFER_PADDING );
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	330a      	adds	r3, #10
 80087be:	4618      	mov	r0, r3
 80087c0:	f7fc fc8e 	bl	80050e0 <pvPortMalloc>
 80087c4:	4602      	mov	r2, r0
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	619a      	str	r2, [r3, #24]

			if( pxReturn->pucEthernetBuffer == NULL )
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	699b      	ldr	r3, [r3, #24]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d105      	bne.n	80087de <pxGetNetworkBufferWithDescriptor+0xc2>
			{
				/* The attempt to allocate storage for the buffer payload failed,
				so the network buffer structure cannot be used and must be
				released. */
				vReleaseNetworkBufferAndDescriptor( pxReturn );
 80087d2:	6978      	ldr	r0, [r7, #20]
 80087d4:	f000 f81c 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
				pxReturn = NULL;
 80087d8:	2300      	movs	r3, #0
 80087da:	617b      	str	r3, [r7, #20]
 80087dc:	e00c      	b.n	80087f8 <pxGetNetworkBufferWithDescriptor+0xdc>
			{
				/* Store a pointer to the network buffer structure in the
				buffer storage area, then move the buffer pointer on past the
				stored pointer so the pointer value is not overwritten by the
				application when the buffer is used. */
				*( ( NetworkBufferDescriptor_t ** ) ( pxReturn->pucEthernetBuffer ) ) = pxReturn;
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	699b      	ldr	r3, [r3, #24]
 80087e2:	697a      	ldr	r2, [r7, #20]
 80087e4:	601a      	str	r2, [r3, #0]
				pxReturn->pucEthernetBuffer += ipBUFFER_PADDING;
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	699b      	ldr	r3, [r3, #24]
 80087ea:	f103 020a 	add.w	r2, r3, #10
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	619a      	str	r2, [r3, #24]

				/* Store the actual size of the allocated buffer, which may be
				greater than the original requested size. */
				pxReturn->xDataLength = xRequestedSizeBytes;
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	61da      	str	r2, [r3, #28]
	else
	{
		iptraceNETWORK_BUFFER_OBTAINED( pxReturn );
	}

	return pxReturn;
 80087f8:	697b      	ldr	r3, [r7, #20]
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3718      	adds	r7, #24
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}
 8008802:	bf00      	nop
 8008804:	2000c1d0 	.word	0x2000c1d0
 8008808:	2000bd5c 	.word	0x2000bd5c
 800880c:	2000bd70 	.word	0x2000bd70

08008810 <vReleaseNetworkBufferAndDescriptor>:
/*-----------------------------------------------------------*/

void vReleaseNetworkBufferAndDescriptor( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
	/* Ensure the buffer is returned to the list of free buffers before the
	counting semaphore is 'given' to say a buffer is available.  Release the
	storage allocated to the buffer payload.  THIS FILE SHOULD NOT BE USED
	IF THE PROJECT INCLUDES A MEMORY ALLOCATOR THAT WILL FRAGMENT THE HEAP
	MEMORY.  For example, heap_2 must not be used, heap_4 can be used. */
	vReleaseNetworkBuffer( pxNetworkBuffer->pucEthernetBuffer );
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	699b      	ldr	r3, [r3, #24]
 800881c:	4618      	mov	r0, r3
 800881e:	f7ff ff6d 	bl	80086fc <vReleaseNetworkBuffer>
	pxNetworkBuffer->pucEthernetBuffer = NULL;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2200      	movs	r2, #0
 8008826:	619a      	str	r2, [r3, #24]

	taskENTER_CRITICAL();
 8008828:	f7fc fb48 	bl	8004ebc <vPortEnterCritical>
	{
		xListItemAlreadyInFreeList = listIS_CONTAINED_WITHIN( &xFreeBuffersList, &( pxNetworkBuffer->xBufferListItem ) );
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	691b      	ldr	r3, [r3, #16]
 8008830:	4a0f      	ldr	r2, [pc, #60]	; (8008870 <vReleaseNetworkBufferAndDescriptor+0x60>)
 8008832:	4293      	cmp	r3, r2
 8008834:	bf0c      	ite	eq
 8008836:	2301      	moveq	r3, #1
 8008838:	2300      	movne	r3, #0
 800883a:	b2db      	uxtb	r3, r3
 800883c:	60fb      	str	r3, [r7, #12]

		if( xListItemAlreadyInFreeList == pdFALSE )
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d104      	bne.n	800884e <vReleaseNetworkBufferAndDescriptor+0x3e>
		{
			vListInsertEnd( &xFreeBuffersList, &( pxNetworkBuffer->xBufferListItem ) );
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	480a      	ldr	r0, [pc, #40]	; (8008870 <vReleaseNetworkBufferAndDescriptor+0x60>)
 8008848:	4619      	mov	r1, r3
 800884a:	f7fc f9ad 	bl	8004ba8 <vListInsertEnd>
		}
	}
	taskEXIT_CRITICAL();
 800884e:	f7fc fb63 	bl	8004f18 <vPortExitCritical>

	if( xListItemAlreadyInFreeList == pdFALSE )
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d107      	bne.n	8008868 <vReleaseNetworkBufferAndDescriptor+0x58>
	{
		xSemaphoreGive( xNetworkBufferSemaphore );
 8008858:	4b06      	ldr	r3, [pc, #24]	; (8008874 <vReleaseNetworkBufferAndDescriptor+0x64>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4618      	mov	r0, r3
 800885e:	2100      	movs	r1, #0
 8008860:	2200      	movs	r2, #0
 8008862:	2300      	movs	r3, #0
 8008864:	f7fc ff4e 	bl	8005704 <xQueueGenericSend>
	}

	iptraceNETWORK_BUFFER_RELEASED( pxNetworkBuffer );
}
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	2000bd5c 	.word	0x2000bd5c
 8008874:	2000c1d0 	.word	0x2000c1d0

08008878 <uxGetNumberOfFreeNetworkBuffers>:

/*
 * Returns the number of free network buffers
 */
UBaseType_t uxGetNumberOfFreeNetworkBuffers( void )
{
 8008878:	b480      	push	{r7}
 800887a:	af00      	add	r7, sp, #0
	return listCURRENT_LIST_LENGTH( &xFreeBuffersList );
 800887c:	4b03      	ldr	r3, [pc, #12]	; (800888c <uxGetNumberOfFreeNetworkBuffers+0x14>)
 800887e:	681b      	ldr	r3, [r3, #0]
}
 8008880:	4618      	mov	r0, r3
 8008882:	46bd      	mov	sp, r7
 8008884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008888:	4770      	bx	lr
 800888a:	bf00      	nop
 800888c:	2000bd5c 	.word	0x2000bd5c

08008890 <uxGetMinimumFreeNetworkBuffers>:
/*-----------------------------------------------------------*/

UBaseType_t uxGetMinimumFreeNetworkBuffers( void )
{
 8008890:	b480      	push	{r7}
 8008892:	af00      	add	r7, sp, #0
	return uxMinimumFreeNetworkBuffers;
 8008894:	4b03      	ldr	r3, [pc, #12]	; (80088a4 <uxGetMinimumFreeNetworkBuffers+0x14>)
 8008896:	681b      	ldr	r3, [r3, #0]
}
 8008898:	4618      	mov	r0, r3
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr
 80088a2:	bf00      	nop
 80088a4:	2000bd70 	.word	0x2000bd70

080088a8 <prvIPTask>:
#endif

/*-----------------------------------------------------------*/

static void prvIPTask( void *pvParameters )
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b088      	sub	sp, #32
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]

	/* Generate a dummy message to say that the network connection has gone
	down.  This will cause this task to initialise the network interface.  After
	this it is the responsibility of the network interface hardware driver to
	send this message if a previously connected network is disconnected. */
	FreeRTOS_NetworkDown();
 80088b0:	f000 f9ce 	bl	8008c50 <FreeRTOS_NetworkDown>

	#if( ipconfigUSE_TCP == 1 )
	{
		/* Initialise the TCP timer. */
		prvIPTimerReload( &xTCPTimer, pdMS_TO_TICKS( ipTCP_TIMER_PERIOD_MS ) );
 80088b4:	4851      	ldr	r0, [pc, #324]	; (80089fc <prvIPTask+0x154>)
 80088b6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80088ba:	f000 f989 	bl	8008bd0 <prvIPTimerReload>
	}
	#endif

	/* Initialisation is complete and events can now be processed. */
	xIPTaskInitialised = pdTRUE;
 80088be:	4b50      	ldr	r3, [pc, #320]	; (8008a00 <prvIPTask+0x158>)
 80088c0:	2201      	movs	r2, #1
 80088c2:	601a      	str	r2, [r3, #0]
	{
		ipconfigWATCHDOG_TIMER();

		/* Check the ARP, DHCP and TCP timers to see if there is any periodic
		or timeout processing to perform. */
		prvCheckNetworkTimers();
 80088c4:	f000 f8fe 	bl	8008ac4 <prvCheckNetworkTimers>

		/* Calculate the acceptable maximum sleep time. */
		xNextIPSleep = prvCalculateSleepTime();
 80088c8:	f000 f8c2 	bl	8008a50 <prvCalculateSleepTime>
 80088cc:	61f8      	str	r0, [r7, #28]

		/* Wait until there is something to do.  The event is initialised to "no
		event" in case the following call exits due to a time out rather than a
		message being received. */
		xReceivedEvent.eEventType = eNoEvent;
 80088ce:	23ff      	movs	r3, #255	; 0xff
 80088d0:	743b      	strb	r3, [r7, #16]
		xQueueReceive( xNetworkEventQueue, ( void * ) &xReceivedEvent, xNextIPSleep );
 80088d2:	4b4c      	ldr	r3, [pc, #304]	; (8008a04 <prvIPTask+0x15c>)
 80088d4:	681a      	ldr	r2, [r3, #0]
 80088d6:	f107 0310 	add.w	r3, r7, #16
 80088da:	4610      	mov	r0, r2
 80088dc:	4619      	mov	r1, r3
 80088de:	69fa      	ldr	r2, [r7, #28]
 80088e0:	2300      	movs	r3, #0
 80088e2:	f7fd f835 	bl	8005950 <xQueueGenericReceive>
		}
		#endif /* ipconfigCHECK_IP_QUEUE_SPACE */

		iptraceNETWORK_EVENT_RECEIVED( xReceivedEvent.eEventType );

		switch( xReceivedEvent.eEventType )
 80088e6:	7c3b      	ldrb	r3, [r7, #16]
 80088e8:	b25b      	sxtb	r3, r3
 80088ea:	2b0b      	cmp	r3, #11
 80088ec:	d87e      	bhi.n	80089ec <prvIPTask+0x144>
 80088ee:	a201      	add	r2, pc, #4	; (adr r2, 80088f4 <prvIPTask+0x4c>)
 80088f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088f4:	08008925 	.word	0x08008925
 80088f8:	08008931 	.word	0x08008931
 80088fc:	0800893b 	.word	0x0800893b
 8008900:	08008997 	.word	0x08008997
 8008904:	080089ed 	.word	0x080089ed
 8008908:	080089b5 	.word	0x080089b5
 800890c:	080089c1 	.word	0x080089c1
 8008910:	080089e7 	.word	0x080089e7
 8008914:	08008941 	.word	0x08008941
 8008918:	0800898d 	.word	0x0800898d
 800891c:	080089a1 	.word	0x080089a1
 8008920:	080089ab 	.word	0x080089ab
		{
			case eNetworkDownEvent :
				/* Attempt to establish a connection. */
				xNetworkUp = pdFALSE;
 8008924:	4b38      	ldr	r3, [pc, #224]	; (8008a08 <prvIPTask+0x160>)
 8008926:	2200      	movs	r2, #0
 8008928:	601a      	str	r2, [r3, #0]
				prvProcessNetworkDownEvent();
 800892a:	f000 fba5 	bl	8009078 <prvProcessNetworkDownEvent>
				break;
 800892e:	e05e      	b.n	80089ee <prvIPTask+0x146>

			case eNetworkRxEvent:
				/* The network hardware driver has received a new packet.  A
				pointer to the received buffer is located in the pvData member
				of the received event structure. */
				prvHandleEthernetPacket( ( NetworkBufferDescriptor_t * ) ( xReceivedEvent.pvData ) );
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	4618      	mov	r0, r3
 8008934:	f000 f882 	bl	8008a3c <prvHandleEthernetPacket>
				break;
 8008938:	e059      	b.n	80089ee <prvIPTask+0x146>

			case eARPTimerEvent :
				/* The ARP timer has expired, process the ARP cache. */
				vARPAgeCache();
 800893a:	f001 f853 	bl	80099e4 <vARPAgeCache>
				break;
 800893e:	e056      	b.n	80089ee <prvIPTask+0x146>
				/* FreeRTOS_bind (a user API) wants the IP-task to bind a socket
				to a port. The port number is communicated in the socket field
				usLocalPort. vSocketBind() will actually bind the socket and the
				API will unblock as soon as the eSOCKET_BOUND event is
				triggered. */
				pxSocket = ( FreeRTOS_Socket_t * ) ( xReceivedEvent.pvData );
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	61bb      	str	r3, [r7, #24]
				xAddress.sin_addr = 0u;	/* For the moment. */
 8008944:	2300      	movs	r3, #0
 8008946:	60fb      	str	r3, [r7, #12]
				xAddress.sin_port = FreeRTOS_ntohs( pxSocket->usLocalPort );
 8008948:	69bb      	ldr	r3, [r7, #24]
 800894a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800894c:	021b      	lsls	r3, r3, #8
 800894e:	b29a      	uxth	r2, r3
 8008950:	69bb      	ldr	r3, [r7, #24]
 8008952:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008954:	0a1b      	lsrs	r3, r3, #8
 8008956:	b29b      	uxth	r3, r3
 8008958:	b29b      	uxth	r3, r3
 800895a:	4313      	orrs	r3, r2
 800895c:	b29b      	uxth	r3, r3
 800895e:	b29b      	uxth	r3, r3
 8008960:	817b      	strh	r3, [r7, #10]
				pxSocket->usLocalPort = 0u;
 8008962:	69bb      	ldr	r3, [r7, #24]
 8008964:	2200      	movs	r2, #0
 8008966:	849a      	strh	r2, [r3, #36]	; 0x24
				vSocketBind( pxSocket, &xAddress, sizeof( xAddress ), pdFALSE );
 8008968:	f107 0308 	add.w	r3, r7, #8
 800896c:	69b8      	ldr	r0, [r7, #24]
 800896e:	4619      	mov	r1, r3
 8008970:	2208      	movs	r2, #8
 8008972:	2300      	movs	r3, #0
 8008974:	f001 fbe8 	bl	800a148 <vSocketBind>

				/* Before 'eSocketBindEvent' was sent it was tested that
				( xEventGroup != NULL ) so it can be used now to wake up the
				user. */
				pxSocket->xEventBits |= eSOCKET_BOUND;
 8008978:	69bb      	ldr	r3, [r7, #24]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f043 0210 	orr.w	r2, r3, #16
 8008980:	69bb      	ldr	r3, [r7, #24]
 8008982:	601a      	str	r2, [r3, #0]
				vSocketWakeUpUser( pxSocket );
 8008984:	69b8      	ldr	r0, [r7, #24]
 8008986:	f001 ff63 	bl	800a850 <vSocketWakeUpUser>
				break;
 800898a:	e030      	b.n	80089ee <prvIPTask+0x146>
			case eSocketCloseEvent :
				/* The user API FreeRTOS_closesocket() has sent a message to the
				IP-task to actually close a socket. This is handled in
				vSocketClose().  As the socket gets closed, there is no way to
				report back to the API, so the API won't wait for the result */
				vSocketClose( ( FreeRTOS_Socket_t * ) ( xReceivedEvent.pvData ) );
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	4618      	mov	r0, r3
 8008990:	f001 fc90 	bl	800a2b4 <vSocketClose>
				break;
 8008994:	e02b      	b.n	80089ee <prvIPTask+0x146>

			case eStackTxEvent :
				/* The network stack has generated a packet to send.  A
				pointer to the generated buffer is located in the pvData
				member of the received event structure. */
				vProcessGeneratedUDPPacket( ( NetworkBufferDescriptor_t * ) ( xReceivedEvent.pvData ) );
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	4618      	mov	r0, r3
 800899a:	f002 fb7d 	bl	800b098 <vProcessGeneratedUDPPacket>
				break;
 800899e:	e026      	b.n	80089ee <prvIPTask+0x146>
				/* FreeRTOS_select() has got unblocked by a socket event,
				vSocketSelect() will check which sockets actually have an event
				and update the socket field xSocketBits. */
				#if( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
				{
					vSocketSelect( ( SocketSelect_t * ) ( xReceivedEvent.pvData ) );
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	4618      	mov	r0, r3
 80089a4:	f002 fa38 	bl	800ae18 <vSocketSelect>
				}
				#endif /* ipconfigSUPPORT_SELECT_FUNCTION == 1 */
				break;
 80089a8:	e021      	b.n	80089ee <prvIPTask+0x146>
			case eSocketSignalEvent :
				#if( ipconfigSUPPORT_SIGNALS != 0 )
				{
					/* Some task wants to signal the user of this socket in
					order to interrupt a call to recv() or a call to select(). */
					FreeRTOS_SignalSocket( ( Socket_t ) xReceivedEvent.pvData );
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	4618      	mov	r0, r3
 80089ae:	f002 fb3d 	bl	800b02c <FreeRTOS_SignalSocket>
				}
				#endif /* ipconfigSUPPORT_SIGNALS */
				break;
 80089b2:	e01c      	b.n	80089ee <prvIPTask+0x146>
			case eTCPTimerEvent :
				#if( ipconfigUSE_TCP == 1 )
				{
					/* Simply mark the TCP timer as expired so it gets processed
					the next time prvCheckNetworkTimers() is called. */
					xTCPTimer.bExpired = pdTRUE_UNSIGNED;
 80089b4:	4a11      	ldr	r2, [pc, #68]	; (80089fc <prvIPTask+0x154>)
 80089b6:	7813      	ldrb	r3, [r2, #0]
 80089b8:	f043 0302 	orr.w	r3, r3, #2
 80089bc:	7013      	strb	r3, [r2, #0]
				}
				#endif /* ipconfigUSE_TCP */
				break;
 80089be:	e016      	b.n	80089ee <prvIPTask+0x146>
				/* The API FreeRTOS_accept() was called, the IP-task will now
				check if the listening socket (communicated in pvData) actually
				received a new connection. */
				#if( ipconfigUSE_TCP == 1 )
				{
					pxSocket = ( FreeRTOS_Socket_t * ) ( xReceivedEvent.pvData );
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	61bb      	str	r3, [r7, #24]

					if( xTCPCheckNewClient( pxSocket ) != pdFALSE )
 80089c4:	69b8      	ldr	r0, [r7, #24]
 80089c6:	f004 ff1b 	bl	800d800 <xTCPCheckNewClient>
 80089ca:	4603      	mov	r3, r0
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d009      	beq.n	80089e4 <prvIPTask+0x13c>
					{
						pxSocket->xEventBits |= eSOCKET_ACCEPT;
 80089d0:	69bb      	ldr	r3, [r7, #24]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f043 0204 	orr.w	r2, r3, #4
 80089d8:	69bb      	ldr	r3, [r7, #24]
 80089da:	601a      	str	r2, [r3, #0]
						vSocketWakeUpUser( pxSocket );
 80089dc:	69b8      	ldr	r0, [r7, #24]
 80089de:	f001 ff37 	bl	800a850 <vSocketWakeUpUser>
					}
				}
				#endif /* ipconfigUSE_TCP */
				break;
 80089e2:	e004      	b.n	80089ee <prvIPTask+0x146>
 80089e4:	e003      	b.n	80089ee <prvIPTask+0x146>
			case eTCPNetStat:
				/* FreeRTOS_netstat() was called to have the IP-task print an
				overview of all sockets and their connections */
				#if( ( ipconfigUSE_TCP == 1 ) && ( ipconfigHAS_PRINTF == 1 ) )
				{
					vTCPNetStat();
 80089e6:	f002 f94d 	bl	800ac84 <vTCPNetStat>
				}
				#endif /* ipconfigUSE_TCP */
				break;
 80089ea:	e000      	b.n	80089ee <prvIPTask+0x146>

			default :
				/* Should not get here. */
				break;
 80089ec:	bf00      	nop
		}

		if( xNetworkDownEventPending != pdFALSE )
 80089ee:	4b07      	ldr	r3, [pc, #28]	; (8008a0c <prvIPTask+0x164>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d001      	beq.n	80089fa <prvIPTask+0x152>
		{
			/* A network down event could not be posted to the network event
			queue because the queue was full.  Try posting again. */
			FreeRTOS_NetworkDown();
 80089f6:	f000 f92b 	bl	8008c50 <FreeRTOS_NetworkDown>
		}
	}
 80089fa:	e763      	b.n	80088c4 <prvIPTask+0x1c>
 80089fc:	2000c228 	.word	0x2000c228
 8008a00:	2000c250 	.word	0x2000c250
 8008a04:	2000c1d4 	.word	0x2000c1d4
 8008a08:	2000c210 	.word	0x2000c210
 8008a0c:	2000c204 	.word	0x2000c204

08008a10 <xIsCallingFromIPTask>:
}
/*-----------------------------------------------------------*/

BaseType_t xIsCallingFromIPTask( void )
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
BaseType_t xReturn;

	if( xTaskGetCurrentTaskHandle() == xIPTaskHandle )
 8008a16:	f7fe fa11 	bl	8006e3c <xTaskGetCurrentTaskHandle>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	4b06      	ldr	r3, [pc, #24]	; (8008a38 <xIsCallingFromIPTask+0x28>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d102      	bne.n	8008a2a <xIsCallingFromIPTask+0x1a>
	{
		xReturn = pdTRUE;
 8008a24:	2301      	movs	r3, #1
 8008a26:	607b      	str	r3, [r7, #4]
 8008a28:	e001      	b.n	8008a2e <xIsCallingFromIPTask+0x1e>
	}
	else
	{
		xReturn = pdFALSE;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	607b      	str	r3, [r7, #4]
	}

	return xReturn;
 8008a2e:	687b      	ldr	r3, [r7, #4]
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	3708      	adds	r7, #8
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}
 8008a38:	2000c208 	.word	0x2000c208

08008a3c <prvHandleEthernetPacket>:
/*-----------------------------------------------------------*/

static void prvHandleEthernetPacket( NetworkBufferDescriptor_t *pxBuffer )
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b082      	sub	sp, #8
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
	#if( ipconfigUSE_LINKED_RX_MESSAGES == 0 )
	{
		/* When ipconfigUSE_LINKED_RX_MESSAGES is not set to 0 then only one
		buffer will be sent at a time.  This is the default way for +TCP to pass
		messages from the MAC to the TCP/IP stack. */
		prvProcessEthernetPacket( pxBuffer );
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f000 fb4f 	bl	80090e8 <prvProcessEthernetPacket>

		/* While there is another packet in the chain. */
		} while( pxBuffer != NULL );
	}
	#endif /* ipconfigUSE_LINKED_RX_MESSAGES */
}
 8008a4a:	3708      	adds	r7, #8
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}

08008a50 <prvCalculateSleepTime>:
/*-----------------------------------------------------------*/

static TickType_t prvCalculateSleepTime( void )
{
 8008a50:	b480      	push	{r7}
 8008a52:	b083      	sub	sp, #12
 8008a54:	af00      	add	r7, sp, #0
TickType_t xMaximumSleepTime;

	/* Start with the maximum sleep time, then check this against the remaining
	time in any other timers that are active. */
	xMaximumSleepTime = ipconfigMAX_IP_TASK_SLEEP_TIME;
 8008a56:	f242 7310 	movw	r3, #10000	; 0x2710
 8008a5a:	607b      	str	r3, [r7, #4]

	if( xARPTimer.bActive != pdFALSE_UNSIGNED )
 8008a5c:	4b16      	ldr	r3, [pc, #88]	; (8008ab8 <prvCalculateSleepTime+0x68>)
 8008a5e:	781b      	ldrb	r3, [r3, #0]
 8008a60:	f003 0301 	and.w	r3, r3, #1
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d007      	beq.n	8008a7a <prvCalculateSleepTime+0x2a>
	{
		if( xARPTimer.ulRemainingTime < xMaximumSleepTime )
 8008a6a:	4b13      	ldr	r3, [pc, #76]	; (8008ab8 <prvCalculateSleepTime+0x68>)
 8008a6c:	68da      	ldr	r2, [r3, #12]
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	429a      	cmp	r2, r3
 8008a72:	d202      	bcs.n	8008a7a <prvCalculateSleepTime+0x2a>
		{
			xMaximumSleepTime = xARPTimer.ulReloadTime;
 8008a74:	4b10      	ldr	r3, [pc, #64]	; (8008ab8 <prvCalculateSleepTime+0x68>)
 8008a76:	691b      	ldr	r3, [r3, #16]
 8008a78:	607b      	str	r3, [r7, #4]
	}
	#endif /* ipconfigUSE_DHCP */

	#if( ipconfigUSE_TCP == 1 )
	{
		if( xTCPTimer.ulRemainingTime < xMaximumSleepTime )
 8008a7a:	4b10      	ldr	r3, [pc, #64]	; (8008abc <prvCalculateSleepTime+0x6c>)
 8008a7c:	68da      	ldr	r2, [r3, #12]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	429a      	cmp	r2, r3
 8008a82:	d202      	bcs.n	8008a8a <prvCalculateSleepTime+0x3a>
		{
			xMaximumSleepTime = xTCPTimer.ulRemainingTime;
 8008a84:	4b0d      	ldr	r3, [pc, #52]	; (8008abc <prvCalculateSleepTime+0x6c>)
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	607b      	str	r3, [r7, #4]
	}
	#endif

	#if( ipconfigDNS_USE_CALLBACKS != 0 )
	{
		if( xDNSTimer.bActive != pdFALSE )
 8008a8a:	4b0d      	ldr	r3, [pc, #52]	; (8008ac0 <prvCalculateSleepTime+0x70>)
 8008a8c:	781b      	ldrb	r3, [r3, #0]
 8008a8e:	f003 0301 	and.w	r3, r3, #1
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d007      	beq.n	8008aa8 <prvCalculateSleepTime+0x58>
		{
			if( xDNSTimer.ulRemainingTime < xMaximumSleepTime )
 8008a98:	4b09      	ldr	r3, [pc, #36]	; (8008ac0 <prvCalculateSleepTime+0x70>)
 8008a9a:	68da      	ldr	r2, [r3, #12]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d202      	bcs.n	8008aa8 <prvCalculateSleepTime+0x58>
			{
				xMaximumSleepTime = xDNSTimer.ulRemainingTime;
 8008aa2:	4b07      	ldr	r3, [pc, #28]	; (8008ac0 <prvCalculateSleepTime+0x70>)
 8008aa4:	68db      	ldr	r3, [r3, #12]
 8008aa6:	607b      	str	r3, [r7, #4]
			}
		}
	}
	#endif

	return xMaximumSleepTime;
 8008aa8:	687b      	ldr	r3, [r7, #4]
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	370c      	adds	r7, #12
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop
 8008ab8:	2000c214 	.word	0x2000c214
 8008abc:	2000c228 	.word	0x2000c228
 8008ac0:	2000c23c 	.word	0x2000c23c

08008ac4 <prvCheckNetworkTimers>:
/*-----------------------------------------------------------*/

static void prvCheckNetworkTimers( void )
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
	/* Is it time for ARP processing? */
	if( prvIPTimerCheck( &xARPTimer ) != pdFALSE )
 8008aca:	4828      	ldr	r0, [pc, #160]	; (8008b6c <prvCheckNetworkTimers+0xa8>)
 8008acc:	f000 f890 	bl	8008bf0 <prvIPTimerCheck>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d002      	beq.n	8008adc <prvCheckNetworkTimers+0x18>
	{
		xSendEventToIPTask( eARPTimerEvent );
 8008ad6:	2002      	movs	r0, #2
 8008ad8:	f000 fa6e 	bl	8008fb8 <xSendEventToIPTask>
	#if( ipconfigDNS_USE_CALLBACKS != 0 )
	{
	extern void vDNSCheckCallBack( void *pvSearchID );

		/* Is it time for DNS processing? */
		if( prvIPTimerCheck( &xDNSTimer ) != pdFALSE )
 8008adc:	4824      	ldr	r0, [pc, #144]	; (8008b70 <prvCheckNetworkTimers+0xac>)
 8008ade:	f000 f887 	bl	8008bf0 <prvIPTimerCheck>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d002      	beq.n	8008aee <prvCheckNetworkTimers+0x2a>
		{
			vDNSCheckCallBack( NULL );
 8008ae8:	2000      	movs	r0, #0
 8008aea:	f006 f843 	bl	800eb74 <vDNSCheckCallBack>
	static TickType_t xStart = ( TickType_t ) 0;
	TickType_t xTimeNow, xNextTime;
	BaseType_t xCheckTCPSockets;
	extern uint32_t ulNextInitialSequenceNumber;

		if( uxQueueMessagesWaiting( xNetworkEventQueue ) == 0u )
 8008aee:	4b21      	ldr	r3, [pc, #132]	; (8008b74 <prvCheckNetworkTimers+0xb0>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4618      	mov	r0, r3
 8008af4:	f7fd f88a 	bl	8005c0c <uxQueueMessagesWaiting>
 8008af8:	4603      	mov	r3, r0
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d102      	bne.n	8008b04 <prvCheckNetworkTimers+0x40>
		{
			xWillSleep = pdTRUE;
 8008afe:	2301      	movs	r3, #1
 8008b00:	60fb      	str	r3, [r7, #12]
 8008b02:	e001      	b.n	8008b08 <prvCheckNetworkTimers+0x44>
		}
		else
		{
			xWillSleep = pdFALSE;
 8008b04:	2300      	movs	r3, #0
 8008b06:	60fb      	str	r3, [r7, #12]
		}

		xTimeNow = xTaskGetTickCount();
 8008b08:	f7fd fd56 	bl	80065b8 <xTaskGetTickCount>
 8008b0c:	6078      	str	r0, [r7, #4]

		if( xStart != ( TickType_t ) 0 )
 8008b0e:	4b1a      	ldr	r3, [pc, #104]	; (8008b78 <prvCheckNetworkTimers+0xb4>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d009      	beq.n	8008b2a <prvCheckNetworkTimers+0x66>
		{
			/* It is advised to increment the Initial Sequence Number every 4
			microseconds which makes 250 times per ms.  This will make it harder
			for a third party to 'guess' our sequence number and 'take over'
			a TCP connection */
			ulNextInitialSequenceNumber += ipINITIAL_SEQUENCE_NUMBER_FACTOR * ( ( xTimeNow - xStart ) * portTICK_PERIOD_MS );
 8008b16:	4b18      	ldr	r3, [pc, #96]	; (8008b78 <prvCheckNetworkTimers+0xb4>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	687a      	ldr	r2, [r7, #4]
 8008b1c:	1ad3      	subs	r3, r2, r3
 8008b1e:	021a      	lsls	r2, r3, #8
 8008b20:	4b16      	ldr	r3, [pc, #88]	; (8008b7c <prvCheckNetworkTimers+0xb8>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4413      	add	r3, r2
 8008b26:	4a15      	ldr	r2, [pc, #84]	; (8008b7c <prvCheckNetworkTimers+0xb8>)
 8008b28:	6013      	str	r3, [r2, #0]
		}

		xStart = xTimeNow;
 8008b2a:	4a13      	ldr	r2, [pc, #76]	; (8008b78 <prvCheckNetworkTimers+0xb4>)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6013      	str	r3, [r2, #0]

		/* Sockets need to be checked if the TCP timer has expired. */
		xCheckTCPSockets = prvIPTimerCheck( &xTCPTimer );
 8008b30:	4813      	ldr	r0, [pc, #76]	; (8008b80 <prvCheckNetworkTimers+0xbc>)
 8008b32:	f000 f85d 	bl	8008bf0 <prvIPTimerCheck>
 8008b36:	60b8      	str	r0, [r7, #8]

		/* Sockets will also be checked if there are TCP messages but the
		message queue is empty (indicated by xWillSleep being true). */
		if( ( xProcessedTCPMessage != pdFALSE ) && ( xWillSleep != pdFALSE ) )
 8008b38:	4b12      	ldr	r3, [pc, #72]	; (8008b84 <prvCheckNetworkTimers+0xc0>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d004      	beq.n	8008b4a <prvCheckNetworkTimers+0x86>
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d001      	beq.n	8008b4a <prvCheckNetworkTimers+0x86>
		{
			xCheckTCPSockets = pdTRUE;
 8008b46:	2301      	movs	r3, #1
 8008b48:	60bb      	str	r3, [r7, #8]
		}

		if( xCheckTCPSockets != pdFALSE )
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d00a      	beq.n	8008b66 <prvCheckNetworkTimers+0xa2>
		{
			/* Attend to the sockets, returning the period after which the
			check must be repeated. */
			xNextTime = xTCPTimerCheck( xWillSleep );
 8008b50:	68f8      	ldr	r0, [r7, #12]
 8008b52:	f001 feb7 	bl	800a8c4 <xTCPTimerCheck>
 8008b56:	6038      	str	r0, [r7, #0]
			prvIPTimerStart( &xTCPTimer, xNextTime );
 8008b58:	4809      	ldr	r0, [pc, #36]	; (8008b80 <prvCheckNetworkTimers+0xbc>)
 8008b5a:	6839      	ldr	r1, [r7, #0]
 8008b5c:	f000 f814 	bl	8008b88 <prvIPTimerStart>
			xProcessedTCPMessage = 0;
 8008b60:	4b08      	ldr	r3, [pc, #32]	; (8008b84 <prvCheckNetworkTimers+0xc0>)
 8008b62:	2200      	movs	r2, #0
 8008b64:	601a      	str	r2, [r3, #0]
		}
	}
	#endif /* ipconfigUSE_TCP == 1 */
}
 8008b66:	3710      	adds	r7, #16
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}
 8008b6c:	2000c214 	.word	0x2000c214
 8008b70:	2000c23c 	.word	0x2000c23c
 8008b74:	2000c1d4 	.word	0x2000c1d4
 8008b78:	2000c254 	.word	0x2000c254
 8008b7c:	2000c2b0 	.word	0x2000c2b0
 8008b80:	2000c228 	.word	0x2000c228
 8008b84:	2000c20c 	.word	0x2000c20c

08008b88 <prvIPTimerStart>:
/*-----------------------------------------------------------*/

static void prvIPTimerStart( IPTimer_t *pxTimer, TickType_t xTime )
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b082      	sub	sp, #8
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]
	vTaskSetTimeOutState( &pxTimer->xTimeOut );
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	3304      	adds	r3, #4
 8008b96:	4618      	mov	r0, r3
 8008b98:	f7fd fffe 	bl	8006b98 <vTaskSetTimeOutState>
	pxTimer->ulRemainingTime = xTime;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	683a      	ldr	r2, [r7, #0]
 8008ba0:	60da      	str	r2, [r3, #12]

	if( xTime == ( TickType_t ) 0 )
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d105      	bne.n	8008bb4 <prvIPTimerStart+0x2c>
	{
		pxTimer->bExpired = pdTRUE_UNSIGNED;
 8008ba8:	687a      	ldr	r2, [r7, #4]
 8008baa:	7813      	ldrb	r3, [r2, #0]
 8008bac:	f043 0302 	orr.w	r3, r3, #2
 8008bb0:	7013      	strb	r3, [r2, #0]
 8008bb2:	e004      	b.n	8008bbe <prvIPTimerStart+0x36>
	}
	else
	{
		pxTimer->bExpired = pdFALSE_UNSIGNED;
 8008bb4:	687a      	ldr	r2, [r7, #4]
 8008bb6:	7813      	ldrb	r3, [r2, #0]
 8008bb8:	f36f 0341 	bfc	r3, #1, #1
 8008bbc:	7013      	strb	r3, [r2, #0]
	}

	pxTimer->bActive = pdTRUE_UNSIGNED;
 8008bbe:	687a      	ldr	r2, [r7, #4]
 8008bc0:	7813      	ldrb	r3, [r2, #0]
 8008bc2:	f043 0301 	orr.w	r3, r3, #1
 8008bc6:	7013      	strb	r3, [r2, #0]
}
 8008bc8:	3708      	adds	r7, #8
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop

08008bd0 <prvIPTimerReload>:
/*-----------------------------------------------------------*/

static void prvIPTimerReload( IPTimer_t *pxTimer, TickType_t xTime )
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b082      	sub	sp, #8
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
	pxTimer->ulReloadTime = xTime;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	683a      	ldr	r2, [r7, #0]
 8008bde:	611a      	str	r2, [r3, #16]
	prvIPTimerStart( pxTimer, xTime );
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	6839      	ldr	r1, [r7, #0]
 8008be4:	f7ff ffd0 	bl	8008b88 <prvIPTimerStart>
}
 8008be8:	3708      	adds	r7, #8
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	bf00      	nop

08008bf0 <prvIPTimerCheck>:
/*-----------------------------------------------------------*/

static BaseType_t prvIPTimerCheck( IPTimer_t *pxTimer )
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	if( pxTimer->bActive == pdFALSE_UNSIGNED )
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	f003 0301 	and.w	r3, r3, #1
 8008c00:	b2db      	uxtb	r3, r3
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d102      	bne.n	8008c0c <prvIPTimerCheck+0x1c>
	{
		/* The timer is not enabled. */
		xReturn = pdFALSE;
 8008c06:	2300      	movs	r3, #0
 8008c08:	60fb      	str	r3, [r7, #12]
 8008c0a:	e01c      	b.n	8008c46 <prvIPTimerCheck+0x56>
	}
	else
	{
		/* The timer might have set the bExpired flag already, if not, check the
		value of xTimeOut against ulRemainingTime. */
		if( ( pxTimer->bExpired != pdFALSE_UNSIGNED ) ||
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	781b      	ldrb	r3, [r3, #0]
 8008c10:	f003 0302 	and.w	r3, r3, #2
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d10a      	bne.n	8008c30 <prvIPTimerCheck+0x40>
			( xTaskCheckForTimeOut( &( pxTimer->xTimeOut ), &( pxTimer->ulRemainingTime ) ) != pdFALSE ) )
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	1d1a      	adds	r2, r3, #4
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	330c      	adds	r3, #12
 8008c22:	4610      	mov	r0, r2
 8008c24:	4619      	mov	r1, r3
 8008c26:	f7fd ffd9 	bl	8006bdc <xTaskCheckForTimeOut>
 8008c2a:	4603      	mov	r3, r0
	}
	else
	{
		/* The timer might have set the bExpired flag already, if not, check the
		value of xTimeOut against ulRemainingTime. */
		if( ( pxTimer->bExpired != pdFALSE_UNSIGNED ) ||
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d008      	beq.n	8008c42 <prvIPTimerCheck+0x52>
			( xTaskCheckForTimeOut( &( pxTimer->xTimeOut ), &( pxTimer->ulRemainingTime ) ) != pdFALSE ) )
		{
			prvIPTimerStart( pxTimer, pxTimer->ulReloadTime );
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	4619      	mov	r1, r3
 8008c38:	f7ff ffa6 	bl	8008b88 <prvIPTimerStart>
			xReturn = pdTRUE;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	60fb      	str	r3, [r7, #12]
 8008c40:	e001      	b.n	8008c46 <prvIPTimerCheck+0x56>
		}
		else
		{
			xReturn = pdFALSE;
 8008c42:	2300      	movs	r3, #0
 8008c44:	60fb      	str	r3, [r7, #12]
		}
	}

	return xReturn;
 8008c46:	68fb      	ldr	r3, [r7, #12]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3710      	adds	r7, #16
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <FreeRTOS_NetworkDown>:
/*-----------------------------------------------------------*/

void FreeRTOS_NetworkDown( void )
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b082      	sub	sp, #8
 8008c54:	af00      	add	r7, sp, #0
static const IPStackEvent_t xNetworkDownEvent = { eNetworkDownEvent, NULL };
const TickType_t xDontBlock = ( TickType_t ) 0;
 8008c56:	2300      	movs	r3, #0
 8008c58:	607b      	str	r3, [r7, #4]

	/* Simply send the network task the appropriate event. */
	if( xSendEventStructToIPTask( &xNetworkDownEvent, xDontBlock ) != pdPASS )
 8008c5a:	4808      	ldr	r0, [pc, #32]	; (8008c7c <FreeRTOS_NetworkDown+0x2c>)
 8008c5c:	6879      	ldr	r1, [r7, #4]
 8008c5e:	f000 f9c1 	bl	8008fe4 <xSendEventStructToIPTask>
 8008c62:	4603      	mov	r3, r0
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d003      	beq.n	8008c70 <FreeRTOS_NetworkDown+0x20>
	{
		/* Could not send the message, so it is still pending. */
		xNetworkDownEventPending = pdTRUE;
 8008c68:	4b05      	ldr	r3, [pc, #20]	; (8008c80 <FreeRTOS_NetworkDown+0x30>)
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	601a      	str	r2, [r3, #0]
 8008c6e:	e002      	b.n	8008c76 <FreeRTOS_NetworkDown+0x26>
	}
	else
	{
		/* Message was sent so it is not pending. */
		xNetworkDownEventPending = pdFALSE;
 8008c70:	4b03      	ldr	r3, [pc, #12]	; (8008c80 <FreeRTOS_NetworkDown+0x30>)
 8008c72:	2200      	movs	r2, #0
 8008c74:	601a      	str	r2, [r3, #0]
	}

	iptraceNETWORK_DOWN();
}
 8008c76:	3708      	adds	r7, #8
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	08014700 	.word	0x08014700
 8008c80:	2000c204 	.word	0x2000c204

08008c84 <pxDuplicateNetworkBufferWithDescriptor>:
}
/*-----------------------------------------------------------*/

NetworkBufferDescriptor_t *pxDuplicateNetworkBufferWithDescriptor( NetworkBufferDescriptor_t * const pxNetworkBuffer,
	BaseType_t xNewLength )
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b084      	sub	sp, #16
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
 8008c8c:	6039      	str	r1, [r7, #0]
NetworkBufferDescriptor_t * pxNewBuffer;

	/* This function is only used when 'ipconfigZERO_COPY_TX_DRIVER' is set to 1.
	The transmit routine wants to have ownership of the network buffer
	descriptor, because it will pass the buffer straight to DMA. */
	pxNewBuffer = pxGetNetworkBufferWithDescriptor( ( size_t ) xNewLength, ( TickType_t ) 0 );
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	4618      	mov	r0, r3
 8008c92:	2100      	movs	r1, #0
 8008c94:	f7ff fd42 	bl	800871c <pxGetNetworkBufferWithDescriptor>
 8008c98:	60f8      	str	r0, [r7, #12]

	if( pxNewBuffer != NULL )
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d016      	beq.n	8008cce <pxDuplicateNetworkBufferWithDescriptor+0x4a>
	{
		pxNewBuffer->ulIPAddress = pxNetworkBuffer->ulIPAddress;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	695a      	ldr	r2, [r3, #20]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	615a      	str	r2, [r3, #20]
		pxNewBuffer->usPort = pxNetworkBuffer->usPort;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	8c1a      	ldrh	r2, [r3, #32]
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	841a      	strh	r2, [r3, #32]
		pxNewBuffer->usBoundPort = pxNetworkBuffer->usBoundPort;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	845a      	strh	r2, [r3, #34]	; 0x22
		memcpy( pxNewBuffer->pucEthernetBuffer, pxNetworkBuffer->pucEthernetBuffer, pxNetworkBuffer->xDataLength );
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	6999      	ldr	r1, [r3, #24]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	699a      	ldr	r2, [r3, #24]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	69db      	ldr	r3, [r3, #28]
 8008cc4:	4608      	mov	r0, r1
 8008cc6:	4611      	mov	r1, r2
 8008cc8:	461a      	mov	r2, r3
 8008cca:	f008 fa11 	bl	80110f0 <memcpy>
	}

	return pxNewBuffer;
 8008cce:	68fb      	ldr	r3, [r7, #12]
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3710      	adds	r7, #16
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <pxPacketBuffer_to_NetworkBuffer>:
/*-----------------------------------------------------------*/

#if( ipconfigZERO_COPY_TX_DRIVER != 0 ) || ( ipconfigZERO_COPY_RX_DRIVER != 0 )

	NetworkBufferDescriptor_t *pxPacketBuffer_to_NetworkBuffer( void *pvBuffer )
	{
 8008cd8:	b480      	push	{r7}
 8008cda:	b085      	sub	sp, #20
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
	uint8_t *pucBuffer;
	NetworkBufferDescriptor_t *pxResult;

		if( pvBuffer == NULL )
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d102      	bne.n	8008cec <pxPacketBuffer_to_NetworkBuffer+0x14>
		{
			pxResult = NULL;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	60fb      	str	r3, [r7, #12]
 8008cea:	e00f      	b.n	8008d0c <pxPacketBuffer_to_NetworkBuffer+0x34>
		}
		else
		{
			/* Obtain the network buffer from the zero copy pointer. */
			pucBuffer = ( uint8_t * ) pvBuffer;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	60bb      	str	r3, [r7, #8]

			/* The input here is a pointer to a payload buffer.  Subtract the
			size of the header in the network buffer, usually 8 + 2 bytes. */
			pucBuffer -= ipBUFFER_PADDING;
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	3b0a      	subs	r3, #10
 8008cf4:	60bb      	str	r3, [r7, #8]

			/* Here a pointer was placed to the network descriptor.  As a
			pointer is dereferenced, make sure it is well aligned. */
			if( ( ( ( uint32_t ) pucBuffer ) & ( sizeof( pucBuffer ) - ( size_t ) 1 ) ) == ( uint32_t ) 0 )
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	f003 0303 	and.w	r3, r3, #3
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d103      	bne.n	8008d08 <pxPacketBuffer_to_NetworkBuffer+0x30>
			{
				pxResult = * ( ( NetworkBufferDescriptor_t ** ) pucBuffer );
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	60fb      	str	r3, [r7, #12]
 8008d06:	e001      	b.n	8008d0c <pxPacketBuffer_to_NetworkBuffer+0x34>
			}
			else
			{
				pxResult = NULL;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	60fb      	str	r3, [r7, #12]
			}
		}

		return pxResult;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
	}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3714      	adds	r7, #20
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr
 8008d1a:	bf00      	nop

08008d1c <pxUDPPayloadBuffer_to_NetworkBuffer>:

#endif /* ipconfigZERO_COPY_TX_DRIVER != 0 */
/*-----------------------------------------------------------*/

NetworkBufferDescriptor_t *pxUDPPayloadBuffer_to_NetworkBuffer( void *pvBuffer )
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b085      	sub	sp, #20
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
uint8_t *pucBuffer;
NetworkBufferDescriptor_t *pxResult;

	if( pvBuffer == NULL )
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d102      	bne.n	8008d30 <pxUDPPayloadBuffer_to_NetworkBuffer+0x14>
	{
		pxResult = NULL;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	60fb      	str	r3, [r7, #12]
 8008d2e:	e00f      	b.n	8008d50 <pxUDPPayloadBuffer_to_NetworkBuffer+0x34>
	}
	else
	{
		/* Obtain the network buffer from the zero copy pointer. */
		pucBuffer = ( uint8_t * ) pvBuffer;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	60bb      	str	r3, [r7, #8]

		/* The input here is a pointer to a payload buffer.  Subtract
		the total size of a UDP/IP header plus the size of the header in
		the network buffer, usually 8 + 2 bytes. */
		pucBuffer -= ( sizeof( UDPPacket_t ) + ipBUFFER_PADDING );
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	3b34      	subs	r3, #52	; 0x34
 8008d38:	60bb      	str	r3, [r7, #8]

		/* Here a pointer was placed to the network descriptor,
		As a pointer is dereferenced, make sure it is well aligned */
		if( ( ( ( uint32_t ) pucBuffer ) & ( sizeof( pucBuffer ) - 1 ) ) == 0 )
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	f003 0303 	and.w	r3, r3, #3
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d103      	bne.n	8008d4c <pxUDPPayloadBuffer_to_NetworkBuffer+0x30>
		{
			/* The following statement may trigger a:
			warning: cast increases required alignment of target type [-Wcast-align].
			It has been confirmed though that the alignment is suitable. */
			pxResult = * ( ( NetworkBufferDescriptor_t ** ) pucBuffer );
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	60fb      	str	r3, [r7, #12]
 8008d4a:	e001      	b.n	8008d50 <pxUDPPayloadBuffer_to_NetworkBuffer+0x34>
		}
		else
		{
			pxResult = NULL;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	60fb      	str	r3, [r7, #12]
		}
	}

	return pxResult;
 8008d50:	68fb      	ldr	r3, [r7, #12]
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3714      	adds	r7, #20
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr
 8008d5e:	bf00      	nop

08008d60 <FreeRTOS_IPInit>:
/*_RB_ Should we add an error or assert if the task priorities are set such that the servers won't function as expected? */
/*_HT_ There was a bug in FreeRTOS_TCP_IP.c that only occurred when the applications' priority was too high.
 As that bug has been repaired, there is not an urgent reason to warn.
 It is better though to use the advised priority scheme. */
BaseType_t FreeRTOS_IPInit( const uint8_t ucIPAddress[ ipIP_ADDRESS_LENGTH_BYTES ], const uint8_t ucNetMask[ ipIP_ADDRESS_LENGTH_BYTES ], const uint8_t ucGatewayAddress[ ipIP_ADDRESS_LENGTH_BYTES ], const uint8_t ucDNSServerAddress[ ipIP_ADDRESS_LENGTH_BYTES ], const uint8_t ucMACAddress[ ipMAC_ADDRESS_LENGTH_BYTES ] )
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b08c      	sub	sp, #48	; 0x30
 8008d64:	af02      	add	r7, sp, #8
 8008d66:	60f8      	str	r0, [r7, #12]
 8008d68:	60b9      	str	r1, [r7, #8]
 8008d6a:	607a      	str	r2, [r7, #4]
 8008d6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFALSE;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	627b      	str	r3, [r7, #36]	; 0x24

	/* This function should only be called once. */
	configASSERT( xIPIsNetworkTaskReady() == pdFALSE );
 8008d72:	f000 fc07 	bl	8009584 <xIPIsNetworkTaskReady>
 8008d76:	4603      	mov	r3, r0
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d009      	beq.n	8008d90 <FreeRTOS_IPInit+0x30>
 8008d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d80:	f383 8811 	msr	BASEPRI, r3
 8008d84:	f3bf 8f6f 	isb	sy
 8008d88:	f3bf 8f4f 	dsb	sy
 8008d8c:	623b      	str	r3, [r7, #32]
 8008d8e:	e7fe      	b.n	8008d8e <FreeRTOS_IPInit+0x2e>
	configASSERT( xNetworkEventQueue == NULL );
 8008d90:	4b6b      	ldr	r3, [pc, #428]	; (8008f40 <FreeRTOS_IPInit+0x1e0>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d009      	beq.n	8008dac <FreeRTOS_IPInit+0x4c>
 8008d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d9c:	f383 8811 	msr	BASEPRI, r3
 8008da0:	f3bf 8f6f 	isb	sy
 8008da4:	f3bf 8f4f 	dsb	sy
 8008da8:	61fb      	str	r3, [r7, #28]
 8008daa:	e7fe      	b.n	8008daa <FreeRTOS_IPInit+0x4a>
	configASSERT( xIPTaskHandle == NULL );
 8008dac:	4b65      	ldr	r3, [pc, #404]	; (8008f44 <FreeRTOS_IPInit+0x1e4>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d009      	beq.n	8008dc8 <FreeRTOS_IPInit+0x68>
 8008db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008db8:	f383 8811 	msr	BASEPRI, r3
 8008dbc:	f3bf 8f6f 	isb	sy
 8008dc0:	f3bf 8f4f 	dsb	sy
 8008dc4:	61bb      	str	r3, [r7, #24]
 8008dc6:	e7fe      	b.n	8008dc6 <FreeRTOS_IPInit+0x66>
	configASSERT( sizeof( IPHeader_t ) == ipEXPECTED_IPHeader_t_SIZE );
	configASSERT( sizeof( ICMPHeader_t ) == ipEXPECTED_ICMPHeader_t_SIZE );
	configASSERT( sizeof( UDPHeader_t ) == ipEXPECTED_UDPHeader_t_SIZE );

	/* Attempt to create the queue used to communicate with the IP task. */
	xNetworkEventQueue = xQueueCreate( ( UBaseType_t ) ipconfigEVENT_QUEUE_LENGTH, ( UBaseType_t ) sizeof( IPStackEvent_t ) );
 8008dc8:	2024      	movs	r0, #36	; 0x24
 8008dca:	2108      	movs	r1, #8
 8008dcc:	2200      	movs	r2, #0
 8008dce:	f7fc fc05 	bl	80055dc <xQueueGenericCreate>
 8008dd2:	4602      	mov	r2, r0
 8008dd4:	4b5a      	ldr	r3, [pc, #360]	; (8008f40 <FreeRTOS_IPInit+0x1e0>)
 8008dd6:	601a      	str	r2, [r3, #0]
	configASSERT( xNetworkEventQueue );
 8008dd8:	4b59      	ldr	r3, [pc, #356]	; (8008f40 <FreeRTOS_IPInit+0x1e0>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d109      	bne.n	8008df4 <FreeRTOS_IPInit+0x94>
 8008de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008de4:	f383 8811 	msr	BASEPRI, r3
 8008de8:	f3bf 8f6f 	isb	sy
 8008dec:	f3bf 8f4f 	dsb	sy
 8008df0:	617b      	str	r3, [r7, #20]
 8008df2:	e7fe      	b.n	8008df2 <FreeRTOS_IPInit+0x92>

	if( xNetworkEventQueue != NULL )
 8008df4:	4b52      	ldr	r3, [pc, #328]	; (8008f40 <FreeRTOS_IPInit+0x1e0>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	f000 809c 	beq.w	8008f36 <FreeRTOS_IPInit+0x1d6>
		#if ( configQUEUE_REGISTRY_SIZE > 0 )
		{
			/* A queue registry is normally used to assist a kernel aware
			debugger.  If one is in use then it will be helpful for the debugger
			to show information about the network event queue. */
			vQueueAddToRegistry( xNetworkEventQueue, "NetEvnt" );
 8008dfe:	4b50      	ldr	r3, [pc, #320]	; (8008f40 <FreeRTOS_IPInit+0x1e0>)
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	4618      	mov	r0, r3
 8008e04:	4950      	ldr	r1, [pc, #320]	; (8008f48 <FreeRTOS_IPInit+0x1e8>)
 8008e06:	f7fd f857 	bl	8005eb8 <vQueueAddToRegistry>
		}
		#endif /* configQUEUE_REGISTRY_SIZE */

		if( xNetworkBuffersInitialise() == pdPASS )
 8008e0a:	f7ff fbfb 	bl	8008604 <xNetworkBuffersInitialise>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	f040 8088 	bne.w	8008f26 <FreeRTOS_IPInit+0x1c6>
		{
			/* Store the local IP and MAC address. */
			xNetworkAddressing.ulDefaultIPAddress = FreeRTOS_inet_addr_quick( ucIPAddress[ 0 ], ucIPAddress[ 1 ], ucIPAddress[ 2 ], ucIPAddress[ 3 ] );
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	3303      	adds	r3, #3
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	061a      	lsls	r2, r3, #24
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	3302      	adds	r3, #2
 8008e22:	781b      	ldrb	r3, [r3, #0]
 8008e24:	041b      	lsls	r3, r3, #16
 8008e26:	431a      	orrs	r2, r3
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	021b      	lsls	r3, r3, #8
 8008e30:	4313      	orrs	r3, r2
 8008e32:	68fa      	ldr	r2, [r7, #12]
 8008e34:	7812      	ldrb	r2, [r2, #0]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	4a44      	ldr	r2, [pc, #272]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008e3a:	6013      	str	r3, [r2, #0]
			xNetworkAddressing.ulNetMask = FreeRTOS_inet_addr_quick( ucNetMask[ 0 ], ucNetMask[ 1 ], ucNetMask[ 2 ], ucNetMask[ 3 ] );
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	3303      	adds	r3, #3
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	061a      	lsls	r2, r3, #24
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	3302      	adds	r3, #2
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	041b      	lsls	r3, r3, #16
 8008e4c:	431a      	orrs	r2, r3
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	3301      	adds	r3, #1
 8008e52:	781b      	ldrb	r3, [r3, #0]
 8008e54:	021b      	lsls	r3, r3, #8
 8008e56:	4313      	orrs	r3, r2
 8008e58:	68ba      	ldr	r2, [r7, #8]
 8008e5a:	7812      	ldrb	r2, [r2, #0]
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	4a3b      	ldr	r2, [pc, #236]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008e60:	6053      	str	r3, [r2, #4]
			xNetworkAddressing.ulGatewayAddress = FreeRTOS_inet_addr_quick( ucGatewayAddress[ 0 ], ucGatewayAddress[ 1 ], ucGatewayAddress[ 2 ], ucGatewayAddress[ 3 ] );
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	3303      	adds	r3, #3
 8008e66:	781b      	ldrb	r3, [r3, #0]
 8008e68:	061a      	lsls	r2, r3, #24
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	3302      	adds	r3, #2
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	041b      	lsls	r3, r3, #16
 8008e72:	431a      	orrs	r2, r3
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	3301      	adds	r3, #1
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	021b      	lsls	r3, r3, #8
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	687a      	ldr	r2, [r7, #4]
 8008e80:	7812      	ldrb	r2, [r2, #0]
 8008e82:	4313      	orrs	r3, r2
 8008e84:	4a31      	ldr	r2, [pc, #196]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008e86:	6093      	str	r3, [r2, #8]
			xNetworkAddressing.ulDNSServerAddress = FreeRTOS_inet_addr_quick( ucDNSServerAddress[ 0 ], ucDNSServerAddress[ 1 ], ucDNSServerAddress[ 2 ], ucDNSServerAddress[ 3 ] );
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	3303      	adds	r3, #3
 8008e8c:	781b      	ldrb	r3, [r3, #0]
 8008e8e:	061a      	lsls	r2, r3, #24
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	3302      	adds	r3, #2
 8008e94:	781b      	ldrb	r3, [r3, #0]
 8008e96:	041b      	lsls	r3, r3, #16
 8008e98:	431a      	orrs	r2, r3
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	3301      	adds	r3, #1
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	021b      	lsls	r3, r3, #8
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	683a      	ldr	r2, [r7, #0]
 8008ea6:	7812      	ldrb	r2, [r2, #0]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	4a28      	ldr	r2, [pc, #160]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008eac:	60d3      	str	r3, [r2, #12]
			xNetworkAddressing.ulBroadcastAddress = ( xNetworkAddressing.ulDefaultIPAddress & xNetworkAddressing.ulNetMask ) |  ~xNetworkAddressing.ulNetMask;
 8008eae:	4b27      	ldr	r3, [pc, #156]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008eb0:	681a      	ldr	r2, [r3, #0]
 8008eb2:	4b26      	ldr	r3, [pc, #152]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	401a      	ands	r2, r3
 8008eb8:	4b24      	ldr	r3, [pc, #144]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	43db      	mvns	r3, r3
 8008ebe:	4313      	orrs	r3, r2
 8008ec0:	4a22      	ldr	r2, [pc, #136]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008ec2:	6113      	str	r3, [r2, #16]

			memcpy( &xDefaultAddressing, &xNetworkAddressing, sizeof( xDefaultAddressing ) );
 8008ec4:	4822      	ldr	r0, [pc, #136]	; (8008f50 <FreeRTOS_IPInit+0x1f0>)
 8008ec6:	4921      	ldr	r1, [pc, #132]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008ec8:	2214      	movs	r2, #20
 8008eca:	f008 f911 	bl	80110f0 <memcpy>
				*ipLOCAL_IP_ADDRESS_POINTER = 0x00UL;
			}
			#else
			{
				/* The IP address is set from the value passed in. */
				*ipLOCAL_IP_ADDRESS_POINTER = xNetworkAddressing.ulDefaultIPAddress;
 8008ece:	4b1f      	ldr	r3, [pc, #124]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a20      	ldr	r2, [pc, #128]	; (8008f54 <FreeRTOS_IPInit+0x1f4>)
 8008ed4:	6153      	str	r3, [r2, #20]

				/* Added to prevent ARP flood to gateway.  Ensure the
				gateway is on the same subnet as the IP	address. */
				configASSERT( ( ( *ipLOCAL_IP_ADDRESS_POINTER ) & xNetworkAddressing.ulNetMask ) == ( xNetworkAddressing.ulGatewayAddress & xNetworkAddressing.ulNetMask ) );
 8008ed6:	4b1f      	ldr	r3, [pc, #124]	; (8008f54 <FreeRTOS_IPInit+0x1f4>)
 8008ed8:	695a      	ldr	r2, [r3, #20]
 8008eda:	4b1c      	ldr	r3, [pc, #112]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008edc:	689b      	ldr	r3, [r3, #8]
 8008ede:	405a      	eors	r2, r3
 8008ee0:	4b1a      	ldr	r3, [pc, #104]	; (8008f4c <FreeRTOS_IPInit+0x1ec>)
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	4013      	ands	r3, r2
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d009      	beq.n	8008efe <FreeRTOS_IPInit+0x19e>
 8008eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eee:	f383 8811 	msr	BASEPRI, r3
 8008ef2:	f3bf 8f6f 	isb	sy
 8008ef6:	f3bf 8f4f 	dsb	sy
 8008efa:	613b      	str	r3, [r7, #16]
 8008efc:	e7fe      	b.n	8008efc <FreeRTOS_IPInit+0x19c>
			}
			#endif /* ipconfigUSE_DHCP == 1 */

			/* The MAC address is stored in the start of the default packet
			header fragment, which is used when sending UDP packets. */
			memcpy( ( void * ) ipLOCAL_MAC_ADDRESS, ( void * ) ucMACAddress, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 8008efe:	4815      	ldr	r0, [pc, #84]	; (8008f54 <FreeRTOS_IPInit+0x1f4>)
 8008f00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008f02:	2206      	movs	r2, #6
 8008f04:	f008 f8f4 	bl	80110f0 <memcpy>

			/* Prepare the sockets interface. */
			vNetworkSocketsInit();
 8008f08:	f000 fee2 	bl	8009cd0 <vNetworkSocketsInit>

			/* Create the task that processes Ethernet and stack events. */
			xReturn = xTaskCreate( prvIPTask, "IP-task", ( uint16_t ) ipconfigIP_TASK_STACK_SIZE_WORDS, NULL, ( UBaseType_t ) ipconfigIP_TASK_PRIORITY, &xIPTaskHandle );
 8008f0c:	2305      	movs	r3, #5
 8008f0e:	9300      	str	r3, [sp, #0]
 8008f10:	4b0c      	ldr	r3, [pc, #48]	; (8008f44 <FreeRTOS_IPInit+0x1e4>)
 8008f12:	9301      	str	r3, [sp, #4]
 8008f14:	4810      	ldr	r0, [pc, #64]	; (8008f58 <FreeRTOS_IPInit+0x1f8>)
 8008f16:	4911      	ldr	r1, [pc, #68]	; (8008f5c <FreeRTOS_IPInit+0x1fc>)
 8008f18:	f44f 7220 	mov.w	r2, #640	; 0x280
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	f7fd f823 	bl	8005f68 <xTaskCreate>
 8008f22:	6278      	str	r0, [r7, #36]	; 0x24
 8008f24:	e007      	b.n	8008f36 <FreeRTOS_IPInit+0x1d6>
		else
		{
			FreeRTOS_debug_printf( ( "FreeRTOS_IPInit: xNetworkBuffersInitialise() failed\n") );

			/* Clean up. */
			vQueueDelete( xNetworkEventQueue );
 8008f26:	4b06      	ldr	r3, [pc, #24]	; (8008f40 <FreeRTOS_IPInit+0x1e0>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f7fc fe8c 	bl	8005c48 <vQueueDelete>
			xNetworkEventQueue = NULL;
 8008f30:	4b03      	ldr	r3, [pc, #12]	; (8008f40 <FreeRTOS_IPInit+0x1e0>)
 8008f32:	2200      	movs	r2, #0
 8008f34:	601a      	str	r2, [r3, #0]
	else
	{
		FreeRTOS_debug_printf( ( "FreeRTOS_IPInit: Network event queue could not be created\n") );
	}

	return xReturn;
 8008f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3728      	adds	r7, #40	; 0x28
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	2000c1d4 	.word	0x2000c1d4
 8008f44:	2000c208 	.word	0x2000c208
 8008f48:	080142e8 	.word	0x080142e8
 8008f4c:	2000c1dc 	.word	0x2000c1dc
 8008f50:	2000c1f0 	.word	0x2000c1f0
 8008f54:	2000bb08 	.word	0x2000bb08
 8008f58:	080088a9 	.word	0x080088a9
 8008f5c:	080142f0 	.word	0x080142f0

08008f60 <FreeRTOS_GetAddressConfiguration>:
/*-----------------------------------------------------------*/

void FreeRTOS_GetAddressConfiguration( uint32_t *pulIPAddress, uint32_t *pulNetMask, uint32_t *pulGatewayAddress, uint32_t *pulDNSServerAddress )
{
 8008f60:	b480      	push	{r7}
 8008f62:	b085      	sub	sp, #20
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	60f8      	str	r0, [r7, #12]
 8008f68:	60b9      	str	r1, [r7, #8]
 8008f6a:	607a      	str	r2, [r7, #4]
 8008f6c:	603b      	str	r3, [r7, #0]
	/* Return the address configuration to the caller. */

	if( pulIPAddress != NULL )
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d003      	beq.n	8008f7c <FreeRTOS_GetAddressConfiguration+0x1c>
	{
		*pulIPAddress = *ipLOCAL_IP_ADDRESS_POINTER;
 8008f74:	4b0e      	ldr	r3, [pc, #56]	; (8008fb0 <FreeRTOS_GetAddressConfiguration+0x50>)
 8008f76:	695a      	ldr	r2, [r3, #20]
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	601a      	str	r2, [r3, #0]
	}

	if( pulNetMask != NULL )
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d003      	beq.n	8008f8a <FreeRTOS_GetAddressConfiguration+0x2a>
	{
		*pulNetMask = xNetworkAddressing.ulNetMask;
 8008f82:	4b0c      	ldr	r3, [pc, #48]	; (8008fb4 <FreeRTOS_GetAddressConfiguration+0x54>)
 8008f84:	685a      	ldr	r2, [r3, #4]
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	601a      	str	r2, [r3, #0]
	}

	if( pulGatewayAddress != NULL )
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d003      	beq.n	8008f98 <FreeRTOS_GetAddressConfiguration+0x38>
	{
		*pulGatewayAddress = xNetworkAddressing.ulGatewayAddress;
 8008f90:	4b08      	ldr	r3, [pc, #32]	; (8008fb4 <FreeRTOS_GetAddressConfiguration+0x54>)
 8008f92:	689a      	ldr	r2, [r3, #8]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	601a      	str	r2, [r3, #0]
	}

	if( pulDNSServerAddress != NULL )
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d003      	beq.n	8008fa6 <FreeRTOS_GetAddressConfiguration+0x46>
	{
		*pulDNSServerAddress = xNetworkAddressing.ulDNSServerAddress;
 8008f9e:	4b05      	ldr	r3, [pc, #20]	; (8008fb4 <FreeRTOS_GetAddressConfiguration+0x54>)
 8008fa0:	68da      	ldr	r2, [r3, #12]
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	601a      	str	r2, [r3, #0]
	}
}
 8008fa6:	3714      	adds	r7, #20
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr
 8008fb0:	2000bb08 	.word	0x2000bb08
 8008fb4:	2000c1dc 	.word	0x2000c1dc

08008fb8 <xSendEventToIPTask>:

#endif /* ipconfigSUPPORT_OUTGOING_PINGS == 1 */
/*-----------------------------------------------------------*/

BaseType_t xSendEventToIPTask( eIPEvent_t eEvent )
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b086      	sub	sp, #24
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	71fb      	strb	r3, [r7, #7]
IPStackEvent_t xEventMessage;
const TickType_t xDontBlock = ( TickType_t ) 0;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	617b      	str	r3, [r7, #20]

	xEventMessage.eEventType = eEvent;
 8008fc6:	79fb      	ldrb	r3, [r7, #7]
 8008fc8:	733b      	strb	r3, [r7, #12]
	xEventMessage.pvData = ( void* )NULL;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	613b      	str	r3, [r7, #16]

	return xSendEventStructToIPTask( &xEventMessage, xDontBlock );
 8008fce:	f107 030c 	add.w	r3, r7, #12
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	6979      	ldr	r1, [r7, #20]
 8008fd6:	f000 f805 	bl	8008fe4 <xSendEventStructToIPTask>
 8008fda:	4603      	mov	r3, r0
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3718      	adds	r7, #24
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}

08008fe4 <xSendEventStructToIPTask>:
/*-----------------------------------------------------------*/

BaseType_t xSendEventStructToIPTask( const IPStackEvent_t *pxEvent, TickType_t xTimeout )
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b084      	sub	sp, #16
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn, xSendMessage;

	if( ( xIPIsNetworkTaskReady() == pdFALSE ) && ( pxEvent->eEventType != eNetworkDownEvent ) )
 8008fee:	f000 fac9 	bl	8009584 <xIPIsNetworkTaskReady>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d106      	bne.n	8009006 <xSendEventStructToIPTask+0x22>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d002      	beq.n	8009006 <xSendEventStructToIPTask+0x22>
	{
		/* Only allow eNetworkDownEvent events if the IP task is not ready
		yet.  Not going to attempt to send the message so the send failed. */
		xReturn = pdFAIL;
 8009000:	2300      	movs	r3, #0
 8009002:	60fb      	str	r3, [r7, #12]
 8009004:	e02e      	b.n	8009064 <xSendEventStructToIPTask+0x80>
	}
	else
	{
		xSendMessage = pdTRUE;
 8009006:	2301      	movs	r3, #1
 8009008:	60bb      	str	r3, [r7, #8]

		#if( ipconfigUSE_TCP == 1 )
		{
			if( pxEvent->eEventType == eTCPTimerEvent )
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	781b      	ldrb	r3, [r3, #0]
 800900e:	b25b      	sxtb	r3, r3
 8009010:	2b05      	cmp	r3, #5
 8009012:	d10e      	bne.n	8009032 <xSendEventStructToIPTask+0x4e>
			{
				/* TCP timer events are sent to wake the timer task when
				xTCPTimer has expired, but there is no point sending them if the
				IP task is already awake processing other message. */
				xTCPTimer.bExpired = pdTRUE_UNSIGNED;
 8009014:	4a16      	ldr	r2, [pc, #88]	; (8009070 <xSendEventStructToIPTask+0x8c>)
 8009016:	7813      	ldrb	r3, [r2, #0]
 8009018:	f043 0302 	orr.w	r3, r3, #2
 800901c:	7013      	strb	r3, [r2, #0]

				if( uxQueueMessagesWaiting( xNetworkEventQueue ) != 0u )
 800901e:	4b15      	ldr	r3, [pc, #84]	; (8009074 <xSendEventStructToIPTask+0x90>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4618      	mov	r0, r3
 8009024:	f7fc fdf2 	bl	8005c0c <uxQueueMessagesWaiting>
 8009028:	4603      	mov	r3, r0
 800902a:	2b00      	cmp	r3, #0
 800902c:	d001      	beq.n	8009032 <xSendEventStructToIPTask+0x4e>
				{
					/* Not actually going to send the message but this is not a
					failure as the message didn't need to be sent. */
					xSendMessage = pdFALSE;
 800902e:	2300      	movs	r3, #0
 8009030:	60bb      	str	r3, [r7, #8]
				}
			}
		}
		#endif /* ipconfigUSE_TCP */

		if( xSendMessage != pdFALSE )
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d013      	beq.n	8009060 <xSendEventStructToIPTask+0x7c>
		{
			/* The IP task cannot block itself while waiting for itself to
			respond. */
			if( ( xIsCallingFromIPTask() == pdTRUE ) && ( xTimeout > ( TickType_t ) 0 ) )
 8009038:	f7ff fcea 	bl	8008a10 <xIsCallingFromIPTask>
 800903c:	4603      	mov	r3, r0
 800903e:	2b01      	cmp	r3, #1
 8009040:	d104      	bne.n	800904c <xSendEventStructToIPTask+0x68>
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d001      	beq.n	800904c <xSendEventStructToIPTask+0x68>
			{
				xTimeout = ( TickType_t ) 0;
 8009048:	2300      	movs	r3, #0
 800904a:	603b      	str	r3, [r7, #0]
			}

			xReturn = xQueueSendToBack( xNetworkEventQueue, pxEvent, xTimeout );
 800904c:	4b09      	ldr	r3, [pc, #36]	; (8009074 <xSendEventStructToIPTask+0x90>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4618      	mov	r0, r3
 8009052:	6879      	ldr	r1, [r7, #4]
 8009054:	683a      	ldr	r2, [r7, #0]
 8009056:	2300      	movs	r3, #0
 8009058:	f7fc fb54 	bl	8005704 <xQueueGenericSend>
 800905c:	60f8      	str	r0, [r7, #12]
 800905e:	e001      	b.n	8009064 <xSendEventStructToIPTask+0x80>
		}
		else
		{
			/* It was not necessary to send the message to process the event so
			even though the message was not sent the call was successful. */
			xReturn = pdPASS;
 8009060:	2301      	movs	r3, #1
 8009062:	60fb      	str	r3, [r7, #12]
		}
	}

	return xReturn;
 8009064:	68fb      	ldr	r3, [r7, #12]
}
 8009066:	4618      	mov	r0, r3
 8009068:	3710      	adds	r7, #16
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}
 800906e:	bf00      	nop
 8009070:	2000c228 	.word	0x2000c228
 8009074:	2000c1d4 	.word	0x2000c1d4

08009078 <prvProcessNetworkDownEvent>:
	return eReturn;
}
/*-----------------------------------------------------------*/

static void prvProcessNetworkDownEvent( void )
{
 8009078:	b580      	push	{r7, lr}
 800907a:	af00      	add	r7, sp, #0
	/* Stop the ARP timer while there is no network. */
	xARPTimer.bActive = pdFALSE_UNSIGNED;
 800907c:	4a0e      	ldr	r2, [pc, #56]	; (80090b8 <prvProcessNetworkDownEvent+0x40>)
 800907e:	7813      	ldrb	r3, [r2, #0]
 8009080:	f36f 0300 	bfc	r3, #0, #1
 8009084:	7013      	strb	r3, [r2, #0]
		static BaseType_t xCallEventHook = pdFALSE;

		/* The first network down event is generated by the IP stack itself to
		initialise the network hardware, so do not call the network down event
		the first time through. */
		if( xCallEventHook == pdTRUE )
 8009086:	4b0d      	ldr	r3, [pc, #52]	; (80090bc <prvProcessNetworkDownEvent+0x44>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	2b01      	cmp	r3, #1
 800908c:	d102      	bne.n	8009094 <prvProcessNetworkDownEvent+0x1c>
		{
			vApplicationIPNetworkEventHook( eNetworkDown );
 800908e:	2001      	movs	r0, #1
 8009090:	f007 f91a 	bl	80102c8 <vApplicationIPNetworkEventHook>
		}
		xCallEventHook = pdTRUE;
 8009094:	4b09      	ldr	r3, [pc, #36]	; (80090bc <prvProcessNetworkDownEvent+0x44>)
 8009096:	2201      	movs	r2, #1
 8009098:	601a      	str	r2, [r3, #0]
	#endif

	/* The network has been disconnected (or is being initialised for the first
	time).  Perform whatever hardware processing is necessary to bring it up
	again, or wait for it to be available again.  This is hardware dependent. */
	if( xNetworkInterfaceInitialise() != pdPASS )
 800909a:	f7fe fcef 	bl	8007a7c <xNetworkInterfaceInitialise>
 800909e:	4603      	mov	r3, r0
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	d006      	beq.n	80090b2 <prvProcessNetworkDownEvent+0x3a>
	{
		/* Ideally the network interface initialisation function will only
		return when the network is available.  In case this is not the case,
		wait a while before retrying the initialisation. */
		vTaskDelay( ipINITIALISATION_RETRY_DELAY );
 80090a4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80090a8:	f7fd f95c 	bl	8006364 <vTaskDelay>
		FreeRTOS_NetworkDown();
 80090ac:	f7ff fdd0 	bl	8008c50 <FreeRTOS_NetworkDown>
 80090b0:	e001      	b.n	80090b6 <prvProcessNetworkDownEvent+0x3e>
			xSendEventToIPTask( eDHCPEvent );
		}
		#else
		{
			/* Perform any necessary 'network up' processing. */
			vIPNetworkUpCalls();
 80090b2:	f000 f805 	bl	80090c0 <vIPNetworkUpCalls>
		}
		#endif
	}
}
 80090b6:	bd80      	pop	{r7, pc}
 80090b8:	2000c214 	.word	0x2000c214
 80090bc:	2000c258 	.word	0x2000c258

080090c0 <vIPNetworkUpCalls>:
/*-----------------------------------------------------------*/

void vIPNetworkUpCalls( void )
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	af00      	add	r7, sp, #0
	xNetworkUp = pdTRUE;
 80090c4:	4b06      	ldr	r3, [pc, #24]	; (80090e0 <vIPNetworkUpCalls+0x20>)
 80090c6:	2201      	movs	r2, #1
 80090c8:	601a      	str	r2, [r3, #0]

	#if( ipconfigUSE_NETWORK_EVENT_HOOK == 1 )
	{
		vApplicationIPNetworkEventHook( eNetworkUp );
 80090ca:	2000      	movs	r0, #0
 80090cc:	f007 f8fc 	bl	80102c8 <vApplicationIPNetworkEventHook>
	#if( ipconfigDNS_USE_CALLBACKS != 0 )
	{
		/* The following function is declared in FreeRTOS_DNS.c	and 'private' to
		this library */
		extern void vDNSInitialise( void );
		vDNSInitialise();
 80090d0:	f005 fd48 	bl	800eb64 <vDNSInitialise>
	}
	#endif /* ipconfigDNS_USE_CALLBACKS != 0 */

	/* Set remaining time to 0 so it will become active immediately. */
	prvIPTimerReload( &xARPTimer, pdMS_TO_TICKS( ipARP_TIMER_PERIOD_MS ) );
 80090d4:	4803      	ldr	r0, [pc, #12]	; (80090e4 <vIPNetworkUpCalls+0x24>)
 80090d6:	f242 7110 	movw	r1, #10000	; 0x2710
 80090da:	f7ff fd79 	bl	8008bd0 <prvIPTimerReload>
}
 80090de:	bd80      	pop	{r7, pc}
 80090e0:	2000c210 	.word	0x2000c210
 80090e4:	2000c214 	.word	0x2000c214

080090e8 <prvProcessEthernetPacket>:
/*-----------------------------------------------------------*/

static void prvProcessEthernetPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b086      	sub	sp, #24
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
EthernetHeader_t *pxEthernetHeader;
volatile eFrameProcessingResult_t eReturned; /* Volatile to prevent complier warnings when ipCONSIDER_FRAME_FOR_PROCESSING just sets it to eProcessBuffer. */

	configASSERT( pxNetworkBuffer );
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d109      	bne.n	800910a <prvProcessEthernetPacket+0x22>
 80090f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090fa:	f383 8811 	msr	BASEPRI, r3
 80090fe:	f3bf 8f6f 	isb	sy
 8009102:	f3bf 8f4f 	dsb	sy
 8009106:	613b      	str	r3, [r7, #16]
 8009108:	e7fe      	b.n	8009108 <prvProcessEthernetPacket+0x20>

	/* Interpret the Ethernet frame. */
	eReturned = ipCONSIDER_FRAME_FOR_PROCESSING( pxNetworkBuffer->pucEthernetBuffer );
 800910a:	2301      	movs	r3, #1
 800910c:	73fb      	strb	r3, [r7, #15]
	pxEthernetHeader = ( EthernetHeader_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	699b      	ldr	r3, [r3, #24]
 8009112:	617b      	str	r3, [r7, #20]

	if( eReturned == eProcessBuffer )
 8009114:	7bfb      	ldrb	r3, [r7, #15]
 8009116:	b2db      	uxtb	r3, r3
 8009118:	2b01      	cmp	r3, #1
 800911a:	d11b      	bne.n	8009154 <prvProcessEthernetPacket+0x6c>
	{
		/* Interpret the received Ethernet packet. */
		switch( pxEthernetHeader->usFrameType )
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	899b      	ldrh	r3, [r3, #12]
 8009120:	b29b      	uxth	r3, r3
 8009122:	2b08      	cmp	r3, #8
 8009124:	d00a      	beq.n	800913c <prvProcessEthernetPacket+0x54>
 8009126:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 800912a:	d110      	bne.n	800914e <prvProcessEthernetPacket+0x66>
		{
			case ipARP_FRAME_TYPE :
				/* The Ethernet frame contains an ARP packet. */
				eReturned = eARPProcessPacket( ( ARPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	699b      	ldr	r3, [r3, #24]
 8009130:	4618      	mov	r0, r3
 8009132:	f000 fa33 	bl	800959c <eARPProcessPacket>
 8009136:	4603      	mov	r3, r0
 8009138:	73fb      	strb	r3, [r7, #15]
				break;
 800913a:	e00b      	b.n	8009154 <prvProcessEthernetPacket+0x6c>

			case ipIPv4_FRAME_TYPE :
				/* The Ethernet frame contains an IP packet. */
				eReturned = prvProcessIPPacket( ( IPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer, pxNetworkBuffer );
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	699b      	ldr	r3, [r3, #24]
 8009140:	4618      	mov	r0, r3
 8009142:	6879      	ldr	r1, [r7, #4]
 8009144:	f000 f866 	bl	8009214 <prvProcessIPPacket>
 8009148:	4603      	mov	r3, r0
 800914a:	73fb      	strb	r3, [r7, #15]
				break;
 800914c:	e002      	b.n	8009154 <prvProcessEthernetPacket+0x6c>

			default :
				/* No other packet types are handled.  Nothing to do. */
				eReturned = eReleaseBuffer;
 800914e:	2300      	movs	r3, #0
 8009150:	73fb      	strb	r3, [r7, #15]
				break;
 8009152:	bf00      	nop
		}
	}

	/* Perform any actions that resulted from processing the Ethernet frame. */
	switch( eReturned )
 8009154:	7bfb      	ldrb	r3, [r7, #15]
 8009156:	b2db      	uxtb	r3, r3
 8009158:	2b02      	cmp	r3, #2
 800915a:	d002      	beq.n	8009162 <prvProcessEthernetPacket+0x7a>
 800915c:	2b03      	cmp	r3, #3
 800915e:	d00a      	beq.n	8009176 <prvProcessEthernetPacket+0x8e>
 8009160:	e004      	b.n	800916c <prvProcessEthernetPacket+0x84>
	{
		case eReturnEthernetFrame :
			/* The Ethernet frame will have been updated (maybe it was
			an ARP request or a PING request?) and should be sent back to
			its source. */
			vReturnEthernetFrame( pxNetworkBuffer, pdTRUE );
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	2101      	movs	r1, #1
 8009166:	f000 f9b5 	bl	80094d4 <vReturnEthernetFrame>
			/* parameter pdTRUE: the buffer must be released once
			the frame has been transmitted */
			break;
 800916a:	e005      	b.n	8009178 <prvProcessEthernetPacket+0x90>

		default :
			/* The frame is not being used anywhere, and the
			NetworkBufferDescriptor_t structure containing the frame should
			just be	released back to the list of free buffers. */
			vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f7ff fb4f 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
			break;
 8009172:	bf00      	nop
 8009174:	e000      	b.n	8009178 <prvProcessEthernetPacket+0x90>
			break;

		case eFrameConsumed :
			/* The frame is in use somewhere, don't release the buffer
			yet. */
			break;
 8009176:	bf00      	nop
			NetworkBufferDescriptor_t structure containing the frame should
			just be	released back to the list of free buffers. */
			vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
			break;
	}
}
 8009178:	3718      	adds	r7, #24
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}
 800917e:	bf00      	nop

08009180 <prvAllowIPPacket>:
/*-----------------------------------------------------------*/

static eFrameProcessingResult_t prvAllowIPPacket( const IPPacket_t * const pxIPPacket,
	NetworkBufferDescriptor_t * const pxNetworkBuffer, UBaseType_t uxHeaderLength )
{
 8009180:	b480      	push	{r7}
 8009182:	b089      	sub	sp, #36	; 0x24
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	60b9      	str	r1, [r7, #8]
 800918a:	607a      	str	r2, [r7, #4]
eFrameProcessingResult_t eReturn = eProcessBuffer;
 800918c:	2301      	movs	r3, #1
 800918e:	77fb      	strb	r3, [r7, #31]

#if( ( ipconfigETHERNET_DRIVER_FILTERS_PACKETS == 0 ) || ( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM == 0 ) )
	const IPHeader_t * pxIPHeader = &( pxIPPacket->xIPHeader );
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	330e      	adds	r3, #14
 8009194:	61bb      	str	r3, [r7, #24]
	#if( ipconfigETHERNET_DRIVER_FILTERS_PACKETS == 0 )
	{
		/* In systems with a very small amount of RAM, it might be advantageous
		to have incoming messages checked earlier, by the network card driver.
		This method may decrease the usage of sparse network buffers. */
		uint32_t ulDestinationIPAddress = pxIPHeader->ulDestinationIPAddress;
 8009196:	69bb      	ldr	r3, [r7, #24]
 8009198:	691b      	ldr	r3, [r3, #16]
 800919a:	617b      	str	r3, [r7, #20]

			/* Ensure that the incoming packet is not fragmented (only outgoing
			packets can be fragmented) as these are the only handled IP frames
			currently. */
			if( ( pxIPHeader->usFragmentOffset & ipFRAGMENT_OFFSET_BIT_MASK ) != 0U )
 800919c:	69bb      	ldr	r3, [r7, #24]
 800919e:	88db      	ldrh	r3, [r3, #6]
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	461a      	mov	r2, r3
 80091a4:	f64f 730f 	movw	r3, #65295	; 0xff0f
 80091a8:	4013      	ands	r3, r2
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d002      	beq.n	80091b4 <prvAllowIPPacket+0x34>
			{
				/* Can not handle, fragmented packet. */
				eReturn = eReleaseBuffer;
 80091ae:	2300      	movs	r3, #0
 80091b0:	77fb      	strb	r3, [r7, #31]
 80091b2:	e022      	b.n	80091fa <prvAllowIPPacket+0x7a>
			}
			/* 0x45 means: IPv4 with an IP header of 5 x 4 = 20 bytes
			 * 0x47 means: IPv4 with an IP header of 7 x 4 = 28 bytes */
			else if( ( pxIPHeader->ucVersionHeaderLength < 0x45u ) || ( pxIPHeader->ucVersionHeaderLength > 0x4Fu ) )
 80091b4:	69bb      	ldr	r3, [r7, #24]
 80091b6:	781b      	ldrb	r3, [r3, #0]
 80091b8:	2b44      	cmp	r3, #68	; 0x44
 80091ba:	d903      	bls.n	80091c4 <prvAllowIPPacket+0x44>
 80091bc:	69bb      	ldr	r3, [r7, #24]
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	2b4f      	cmp	r3, #79	; 0x4f
 80091c2:	d902      	bls.n	80091ca <prvAllowIPPacket+0x4a>
			{
				/* Can not handle, unknown or invalid header version. */
				eReturn = eReleaseBuffer;
 80091c4:	2300      	movs	r3, #0
 80091c6:	77fb      	strb	r3, [r7, #31]
 80091c8:	e017      	b.n	80091fa <prvAllowIPPacket+0x7a>
			}
				/* Is the packet for this IP address? */
			else if( ( ulDestinationIPAddress != *ipLOCAL_IP_ADDRESS_POINTER ) &&
 80091ca:	4b0f      	ldr	r3, [pc, #60]	; (8009208 <prvAllowIPPacket+0x88>)
 80091cc:	695a      	ldr	r2, [r3, #20]
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d012      	beq.n	80091fa <prvAllowIPPacket+0x7a>
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80091da:	d00e      	beq.n	80091fa <prvAllowIPPacket+0x7a>
				/* Is it the global broadcast address 255.255.255.255 ? */
				( ulDestinationIPAddress != ipBROADCAST_IP_ADDRESS ) &&
				/* Is it a specific broadcast address 192.168.1.255 ? */
				( ulDestinationIPAddress != xNetworkAddressing.ulBroadcastAddress ) &&
 80091dc:	4b0b      	ldr	r3, [pc, #44]	; (800920c <prvAllowIPPacket+0x8c>)
 80091de:	691a      	ldr	r2, [r3, #16]
				eReturn = eReleaseBuffer;
			}
				/* Is the packet for this IP address? */
			else if( ( ulDestinationIPAddress != *ipLOCAL_IP_ADDRESS_POINTER ) &&
				/* Is it the global broadcast address 255.255.255.255 ? */
				( ulDestinationIPAddress != ipBROADCAST_IP_ADDRESS ) &&
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d009      	beq.n	80091fa <prvAllowIPPacket+0x7a>
				/* Is it a specific broadcast address 192.168.1.255 ? */
				( ulDestinationIPAddress != xNetworkAddressing.ulBroadcastAddress ) &&
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	4a09      	ldr	r2, [pc, #36]	; (8009210 <prvAllowIPPacket+0x90>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d005      	beq.n	80091fa <prvAllowIPPacket+0x7a>
			#if( ipconfigUSE_LLMNR == 1 )
				/* Is it the LLMNR multicast address? */
				( ulDestinationIPAddress != ipLLMNR_IP_ADDR ) &&
			#endif
				/* Or (during DHCP negotiation) we have no IP-address yet? */
				( *ipLOCAL_IP_ADDRESS_POINTER != 0UL ) )
 80091ee:	4b06      	ldr	r3, [pc, #24]	; (8009208 <prvAllowIPPacket+0x88>)
 80091f0:	695b      	ldr	r3, [r3, #20]
				( ulDestinationIPAddress != ipBROADCAST_IP_ADDRESS ) &&
				/* Is it a specific broadcast address 192.168.1.255 ? */
				( ulDestinationIPAddress != xNetworkAddressing.ulBroadcastAddress ) &&
			#if( ipconfigUSE_LLMNR == 1 )
				/* Is it the LLMNR multicast address? */
				( ulDestinationIPAddress != ipLLMNR_IP_ADDR ) &&
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d001      	beq.n	80091fa <prvAllowIPPacket+0x7a>
			#endif
				/* Or (during DHCP negotiation) we have no IP-address yet? */
				( *ipLOCAL_IP_ADDRESS_POINTER != 0UL ) )
			{
				/* Packet is not for this node, release it */
				eReturn = eReleaseBuffer;
 80091f6:	2300      	movs	r3, #0
 80091f8:	77fb      	strb	r3, [r7, #31]
		( void ) pxNetworkBuffer;
		( void ) uxHeaderLength;
	}
	#endif /* ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM == 0 */

	return eReturn;
 80091fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3724      	adds	r7, #36	; 0x24
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr
 8009208:	2000bb08 	.word	0x2000bb08
 800920c:	2000c1dc 	.word	0x2000c1dc
 8009210:	fc0000e0 	.word	0xfc0000e0

08009214 <prvProcessIPPacket>:
/*-----------------------------------------------------------*/

static eFrameProcessingResult_t prvProcessIPPacket( const IPPacket_t * const pxIPPacket, NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b08c      	sub	sp, #48	; 0x30
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
eFrameProcessingResult_t eReturn;
const IPHeader_t * pxIPHeader = &( pxIPPacket->xIPHeader );
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	330e      	adds	r3, #14
 8009222:	62bb      	str	r3, [r7, #40]	; 0x28
UBaseType_t uxHeaderLength = ( UBaseType_t ) ( ( pxIPHeader->ucVersionHeaderLength & 0x0Fu ) << 2 );
 8009224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	f003 030f 	and.w	r3, r3, #15
 800922c:	009b      	lsls	r3, r3, #2
 800922e:	627b      	str	r3, [r7, #36]	; 0x24
uint8_t ucProtocol;

	ucProtocol = pxIPPacket->xIPHeader.ucProtocol;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	7ddb      	ldrb	r3, [r3, #23]
 8009234:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	/* Check if the IP headers are acceptable and if it has our destination. */
	eReturn = prvAllowIPPacket( pxIPPacket, pxNetworkBuffer, uxHeaderLength );
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	6839      	ldr	r1, [r7, #0]
 800923c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800923e:	f7ff ff9f 	bl	8009180 <prvAllowIPPacket>
 8009242:	4603      	mov	r3, r0
 8009244:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if( eReturn == eProcessBuffer )
 8009248:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800924c:	2b01      	cmp	r3, #1
 800924e:	f040 8081 	bne.w	8009354 <prvProcessIPPacket+0x140>
	{
		if( uxHeaderLength > ipSIZE_OF_IPv4_HEADER )
 8009252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009254:	2b14      	cmp	r3, #20
 8009256:	d91a      	bls.n	800928e <prvProcessIPPacket+0x7a>
		{
			/* All structs of headers expect a IP header size of 20 bytes
			 * IP header options were included, we'll ignore them and cut them out
			 * Note: IP options are mostly use in Multi-cast protocols */
			const size_t optlen = ( ( size_t ) uxHeaderLength ) - ipSIZE_OF_IPv4_HEADER;
 8009258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800925a:	3b14      	subs	r3, #20
 800925c:	61fb      	str	r3, [r7, #28]
			/* From: the previous start of UDP/ICMP/TCP data */
			uint8_t *pucSource = ( ( uint8_t * ) pxIPHeader ) + uxHeaderLength;
 800925e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009262:	4413      	add	r3, r2
 8009264:	61bb      	str	r3, [r7, #24]
			/* To: the usual start of UDP/ICMP/TCP data at offset 20 from IP header */
			uint8_t *pucTarget = ( ( uint8_t * ) pxIPHeader ) + ipSIZE_OF_IPv4_HEADER;
 8009266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009268:	3314      	adds	r3, #20
 800926a:	617b      	str	r3, [r7, #20]
			/* How many: total length minus the options and the lower headers */
			const size_t  xMoveLen = pxNetworkBuffer->xDataLength - optlen - ipSIZE_OF_IPv4_HEADER - ipSIZE_OF_ETH_HEADER;
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	69da      	ldr	r2, [r3, #28]
 8009270:	69fb      	ldr	r3, [r7, #28]
 8009272:	1ad3      	subs	r3, r2, r3
 8009274:	3b22      	subs	r3, #34	; 0x22
 8009276:	613b      	str	r3, [r7, #16]

			memmove( pucTarget, pucSource, xMoveLen );
 8009278:	6978      	ldr	r0, [r7, #20]
 800927a:	69b9      	ldr	r1, [r7, #24]
 800927c:	693a      	ldr	r2, [r7, #16]
 800927e:	f00a febf 	bl	8014000 <memmove>
			pxNetworkBuffer->xDataLength -= optlen;
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	69da      	ldr	r2, [r3, #28]
 8009286:	69fb      	ldr	r3, [r7, #28]
 8009288:	1ad2      	subs	r2, r2, r3
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	61da      	str	r2, [r3, #28]
		}
		/* Add the IP and MAC addresses to the ARP table if they are not
		already there - otherwise refresh the age of the existing
		entry. */
		if( ucProtocol != ( uint8_t ) ipPROTOCOL_UDP )
 800928e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009292:	2b11      	cmp	r3, #17
 8009294:	d007      	beq.n	80092a6 <prvProcessIPPacket+0x92>
			 * For UDP packets, this will be done later in xProcessReceivedUDPPacket()
			 * as soon as know that the message will be handled by someone
			 * This will prevent that the ARP cache will get overwritten
			 * with the IP-address of useless broadcast packets
			 */
			vARPRefreshCacheEntry( &( pxIPPacket->xEthernetHeader.xSourceAddress ), pxIPHeader->ulSourceIPAddress );
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	1d9a      	adds	r2, r3, #6
 800929a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800929c:	68db      	ldr	r3, [r3, #12]
 800929e:	4610      	mov	r0, r2
 80092a0:	4619      	mov	r1, r3
 80092a2:	f000 f9fb 	bl	800969c <vARPRefreshCacheEntry>
		}
		switch( ucProtocol )
 80092a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80092aa:	2b06      	cmp	r3, #6
 80092ac:	d043      	beq.n	8009336 <prvProcessIPPacket+0x122>
 80092ae:	2b11      	cmp	r3, #17
 80092b0:	d013      	beq.n	80092da <prvProcessIPPacket+0xc6>
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d000      	beq.n	80092b8 <prvProcessIPPacket+0xa4>
				}
				break;
#endif
			default	:
				/* Not a supported frame type. */
				break;
 80092b6:	e04d      	b.n	8009354 <prvProcessIPPacket+0x140>
				wrong data will also be returned, and the source of the
				ping will know something went wrong because it will not
				be able to validate what it receives. */
				#if ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) || ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )
				{
					ICMPPacket_t *pxICMPPacket = ( ICMPPacket_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	699b      	ldr	r3, [r3, #24]
 80092bc:	60fb      	str	r3, [r7, #12]
					if( pxIPHeader->ulDestinationIPAddress == *ipLOCAL_IP_ADDRESS_POINTER )
 80092be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c0:	691a      	ldr	r2, [r3, #16]
 80092c2:	4b27      	ldr	r3, [pc, #156]	; (8009360 <prvProcessIPPacket+0x14c>)
 80092c4:	695b      	ldr	r3, [r3, #20]
 80092c6:	429a      	cmp	r2, r3
 80092c8:	d106      	bne.n	80092d8 <prvProcessIPPacket+0xc4>
					{
						eReturn = prvProcessICMPPacket( pxICMPPacket );
 80092ca:	68f8      	ldr	r0, [r7, #12]
 80092cc:	f000 f8e4 	bl	8009498 <prvProcessICMPPacket>
 80092d0:	4603      	mov	r3, r0
 80092d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
				}
				#endif /* ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) || ( ipconfigSUPPORT_OUTGOING_PINGS == 1 ) */
				break;
 80092d6:	e03d      	b.n	8009354 <prvProcessIPPacket+0x140>
 80092d8:	e03c      	b.n	8009354 <prvProcessIPPacket+0x140>

			case ipPROTOCOL_UDP :
				{
					/* The IP packet contained a UDP frame. */
					UDPPacket_t *pxUDPPacket = ( UDPPacket_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	699b      	ldr	r3, [r3, #24]
 80092de:	60bb      	str	r3, [r7, #8]

					/* Note the header values required prior to the
					checksum generation as the checksum pseudo header
					may clobber some of these values. */
					pxNetworkBuffer->xDataLength = FreeRTOS_ntohs( pxUDPPacket->xUDPHeader.usLength ) - sizeof( UDPHeader_t );
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	021b      	lsls	r3, r3, #8
 80092e8:	b29a      	uxth	r2, r3
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80092ee:	b29b      	uxth	r3, r3
 80092f0:	0a1b      	lsrs	r3, r3, #8
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	b29b      	uxth	r3, r3
 80092f6:	4313      	orrs	r3, r2
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	f1a3 0208 	sub.w	r2, r3, #8
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	61da      	str	r2, [r3, #28]
					/* HT:endian: fields in pxNetworkBuffer (usPort, ulIPAddress) were network order */
					pxNetworkBuffer->usPort = pxUDPPacket->xUDPHeader.usSourcePort;
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8009308:	b29a      	uxth	r2, r3
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	841a      	strh	r2, [r3, #32]
					pxNetworkBuffer->ulIPAddress = pxUDPPacket->xIPHeader.ulSourceIPAddress;
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	f8d3 201a 	ldr.w	r2, [r3, #26]
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	615a      	str	r2, [r3, #20]
					/* ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM:
					 * In some cases, the upper-layer checksum has been calculated
					 * by the NIC driver */
					/* Pass the packet payload to the UDP sockets implementation. */
					/* HT:endian: xProcessReceivedUDPPacket wanted network order */
					if( xProcessReceivedUDPPacket( pxNetworkBuffer, pxUDPPacket->xUDPHeader.usDestinationPort ) == pdPASS )
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800931c:	b29b      	uxth	r3, r3
 800931e:	6838      	ldr	r0, [r7, #0]
 8009320:	4619      	mov	r1, r3
 8009322:	f001 ff65 	bl	800b1f0 <xProcessReceivedUDPPacket>
 8009326:	4603      	mov	r3, r0
 8009328:	2b01      	cmp	r3, #1
 800932a:	d103      	bne.n	8009334 <prvProcessIPPacket+0x120>
					{
						eReturn = eFrameConsumed;
 800932c:	2303      	movs	r3, #3
 800932e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
				}
				break;
 8009332:	e00f      	b.n	8009354 <prvProcessIPPacket+0x140>
 8009334:	e00e      	b.n	8009354 <prvProcessIPPacket+0x140>

#if ipconfigUSE_TCP == 1
			case ipPROTOCOL_TCP :
				{

					if( xProcessReceivedTCPPacket( pxNetworkBuffer ) == pdPASS )
 8009336:	6838      	ldr	r0, [r7, #0]
 8009338:	f003 ffea 	bl	800d310 <xProcessReceivedTCPPacket>
 800933c:	4603      	mov	r3, r0
 800933e:	2b01      	cmp	r3, #1
 8009340:	d102      	bne.n	8009348 <prvProcessIPPacket+0x134>
					{
						eReturn = eFrameConsumed;
 8009342:	2303      	movs	r3, #3
 8009344:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}

					/* Setting this variable will cause xTCPTimerCheck()
					to be called just before the IP-task blocks. */
					xProcessedTCPMessage++;
 8009348:	4b06      	ldr	r3, [pc, #24]	; (8009364 <prvProcessIPPacket+0x150>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	3301      	adds	r3, #1
 800934e:	4a05      	ldr	r2, [pc, #20]	; (8009364 <prvProcessIPPacket+0x150>)
 8009350:	6013      	str	r3, [r2, #0]
				}
				break;
 8009352:	bf00      	nop
				/* Not a supported frame type. */
				break;
		}
	}

	return eReturn;
 8009354:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009358:	4618      	mov	r0, r3
 800935a:	3730      	adds	r7, #48	; 0x30
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}
 8009360:	2000bb08 	.word	0x2000bb08
 8009364:	2000c20c 	.word	0x2000c20c

08009368 <prvProcessICMPEchoReply>:
/*-----------------------------------------------------------*/

#if ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )

	static void prvProcessICMPEchoReply( ICMPPacket_t * const pxICMPPacket )
	{
 8009368:	b580      	push	{r7, lr}
 800936a:	b086      	sub	sp, #24
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
	ePingReplyStatus_t eStatus = eSuccess;
 8009370:	2300      	movs	r3, #0
 8009372:	75fb      	strb	r3, [r7, #23]
	uint16_t usDataLength, usCount;
	uint8_t *pucByte;

		/* Find the total length of the IP packet. */
		usDataLength = pxICMPPacket->xIPHeader.usLength;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	7c1a      	ldrb	r2, [r3, #16]
 8009378:	7c5b      	ldrb	r3, [r3, #17]
 800937a:	021b      	lsls	r3, r3, #8
 800937c:	4313      	orrs	r3, r2
 800937e:	81fb      	strh	r3, [r7, #14]
		usDataLength = FreeRTOS_ntohs( usDataLength );
 8009380:	89fb      	ldrh	r3, [r7, #14]
 8009382:	021b      	lsls	r3, r3, #8
 8009384:	b29a      	uxth	r2, r3
 8009386:	89fb      	ldrh	r3, [r7, #14]
 8009388:	0a1b      	lsrs	r3, r3, #8
 800938a:	b29b      	uxth	r3, r3
 800938c:	b29b      	uxth	r3, r3
 800938e:	4313      	orrs	r3, r2
 8009390:	b29b      	uxth	r3, r3
 8009392:	81fb      	strh	r3, [r7, #14]

		/* Remove the length of the IP headers to obtain the length of the ICMP
		message itself. */
		usDataLength = ( uint16_t ) ( ( ( uint32_t ) usDataLength ) - ipSIZE_OF_IPv4_HEADER );
 8009394:	89fb      	ldrh	r3, [r7, #14]
 8009396:	3b14      	subs	r3, #20
 8009398:	81fb      	strh	r3, [r7, #14]

		/* Remove the length of the ICMP header, to obtain the length of
		data contained in the ping. */
		usDataLength = ( uint16_t ) ( ( ( uint32_t ) usDataLength ) - ipSIZE_OF_ICMP_HEADER );
 800939a:	89fb      	ldrh	r3, [r7, #14]
 800939c:	3b08      	subs	r3, #8
 800939e:	81fb      	strh	r3, [r7, #14]

		/* Checksum has already been checked before in prvProcessIPPacket */

		/* Find the first byte of the data within the ICMP packet. */
		pucByte = ( uint8_t * ) pxICMPPacket;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	613b      	str	r3, [r7, #16]
		pucByte += sizeof( ICMPPacket_t );
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	332a      	adds	r3, #42	; 0x2a
 80093a8:	613b      	str	r3, [r7, #16]

		/* Check each byte. */
		for( usCount = 0; usCount < usDataLength; usCount++ )
 80093aa:	2300      	movs	r3, #0
 80093ac:	82bb      	strh	r3, [r7, #20]
 80093ae:	e00c      	b.n	80093ca <prvProcessICMPEchoReply+0x62>
		{
			if( *pucByte != ipECHO_DATA_FILL_BYTE )
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	781b      	ldrb	r3, [r3, #0]
 80093b4:	2b78      	cmp	r3, #120	; 0x78
 80093b6:	d002      	beq.n	80093be <prvProcessICMPEchoReply+0x56>
			{
				eStatus = eInvalidData;
 80093b8:	2302      	movs	r3, #2
 80093ba:	75fb      	strb	r3, [r7, #23]
				break;
 80093bc:	e009      	b.n	80093d2 <prvProcessICMPEchoReply+0x6a>
			}

			pucByte++;
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	3301      	adds	r3, #1
 80093c2:	613b      	str	r3, [r7, #16]
		/* Find the first byte of the data within the ICMP packet. */
		pucByte = ( uint8_t * ) pxICMPPacket;
		pucByte += sizeof( ICMPPacket_t );

		/* Check each byte. */
		for( usCount = 0; usCount < usDataLength; usCount++ )
 80093c4:	8abb      	ldrh	r3, [r7, #20]
 80093c6:	3301      	adds	r3, #1
 80093c8:	82bb      	strh	r3, [r7, #20]
 80093ca:	8aba      	ldrh	r2, [r7, #20]
 80093cc:	89fb      	ldrh	r3, [r7, #14]
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d3ee      	bcc.n	80093b0 <prvProcessICMPEchoReply+0x48>

			pucByte++;
		}

		/* Call back into the application to pass it the result. */
		vApplicationPingReplyHook( eStatus, pxICMPPacket->xICMPHeader.usIdentifier );
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	7dfa      	ldrb	r2, [r7, #23]
 80093da:	4610      	mov	r0, r2
 80093dc:	4619      	mov	r1, r3
 80093de:	f007 f877 	bl	80104d0 <vApplicationPingReplyHook>
	}
 80093e2:	3718      	adds	r7, #24
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}

080093e8 <prvProcessICMPEchoRequest>:
/*-----------------------------------------------------------*/

#if ( ipconfigREPLY_TO_INCOMING_PINGS == 1 )

	static eFrameProcessingResult_t prvProcessICMPEchoRequest( ICMPPacket_t * const pxICMPPacket )
	{
 80093e8:	b480      	push	{r7}
 80093ea:	b087      	sub	sp, #28
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
	ICMPHeader_t *pxICMPHeader;
	IPHeader_t *pxIPHeader;
	uint16_t usRequest;

		pxICMPHeader = &( pxICMPPacket->xICMPHeader );
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	3322      	adds	r3, #34	; 0x22
 80093f4:	617b      	str	r3, [r7, #20]
		pxIPHeader = &( pxICMPPacket->xIPHeader );
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	330e      	adds	r3, #14
 80093fa:	613b      	str	r3, [r7, #16]

		/* The checksum can be checked here - but a ping reply should be
		returned even if the checksum is incorrect so the other end can
		tell that the ping was received - even if the ping reply contains
		invalid data. */
		pxICMPHeader->ucTypeOfMessage = ( uint8_t ) ipICMP_ECHO_REPLY;
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	2200      	movs	r2, #0
 8009400:	701a      	strb	r2, [r3, #0]
		pxIPHeader->ulDestinationIPAddress = pxIPHeader->ulSourceIPAddress;
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	68da      	ldr	r2, [r3, #12]
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	611a      	str	r2, [r3, #16]
		pxIPHeader->ulSourceIPAddress = *ipLOCAL_IP_ADDRESS_POINTER;
 800940a:	4b22      	ldr	r3, [pc, #136]	; (8009494 <prvProcessICMPEchoRequest+0xac>)
 800940c:	695a      	ldr	r2, [r3, #20]
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	60da      	str	r2, [r3, #12]
		has been changed to ipICMP_ECHO_REPLY.  This is faster than calling
		usGenerateChecksum(). */

		/* due to compiler warning "integer operation result is out of range" */

		usRequest = ( uint16_t ) ( ( uint16_t )ipICMP_ECHO_REQUEST << 8 );
 8009412:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009416:	81fb      	strh	r3, [r7, #14]

		if( pxICMPHeader->usChecksum >= FreeRTOS_htons( 0xFFFFu - usRequest ) )
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	885b      	ldrh	r3, [r3, #2]
 800941c:	b29a      	uxth	r2, r3
 800941e:	89fb      	ldrh	r3, [r7, #14]
 8009420:	43db      	mvns	r3, r3
 8009422:	b29b      	uxth	r3, r3
 8009424:	021b      	lsls	r3, r3, #8
 8009426:	b299      	uxth	r1, r3
 8009428:	89f8      	ldrh	r0, [r7, #14]
 800942a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800942e:	1a1b      	subs	r3, r3, r0
 8009430:	0a1b      	lsrs	r3, r3, #8
 8009432:	b29b      	uxth	r3, r3
 8009434:	430b      	orrs	r3, r1
 8009436:	b29b      	uxth	r3, r3
 8009438:	429a      	cmp	r2, r3
 800943a:	d312      	bcc.n	8009462 <prvProcessICMPEchoRequest+0x7a>
		{
			pxICMPHeader->usChecksum = ( uint16_t )
				( ( ( uint32_t ) pxICMPHeader->usChecksum ) +
 800943c:	697b      	ldr	r3, [r7, #20]
 800943e:	885b      	ldrh	r3, [r3, #2]
 8009440:	b29a      	uxth	r2, r3
					FreeRTOS_htons( usRequest + 1UL ) );
 8009442:	89fb      	ldrh	r3, [r7, #14]
 8009444:	3301      	adds	r3, #1
 8009446:	b29b      	uxth	r3, r3
 8009448:	021b      	lsls	r3, r3, #8
 800944a:	b299      	uxth	r1, r3
 800944c:	89fb      	ldrh	r3, [r7, #14]
 800944e:	3301      	adds	r3, #1
 8009450:	0a1b      	lsrs	r3, r3, #8
 8009452:	b29b      	uxth	r3, r3
 8009454:	430b      	orrs	r3, r1
 8009456:	b29b      	uxth	r3, r3

		usRequest = ( uint16_t ) ( ( uint16_t )ipICMP_ECHO_REQUEST << 8 );

		if( pxICMPHeader->usChecksum >= FreeRTOS_htons( 0xFFFFu - usRequest ) )
		{
			pxICMPHeader->usChecksum = ( uint16_t )
 8009458:	4413      	add	r3, r2
 800945a:	b29a      	uxth	r2, r3
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	805a      	strh	r2, [r3, #2]
 8009460:	e010      	b.n	8009484 <prvProcessICMPEchoRequest+0x9c>
					FreeRTOS_htons( usRequest + 1UL ) );
		}
		else
		{
			pxICMPHeader->usChecksum = ( uint16_t )
				( ( ( uint32_t ) pxICMPHeader->usChecksum ) +
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	885b      	ldrh	r3, [r3, #2]
 8009466:	b29a      	uxth	r2, r3
					FreeRTOS_htons( usRequest ) );
 8009468:	89fb      	ldrh	r3, [r7, #14]
 800946a:	021b      	lsls	r3, r3, #8
 800946c:	b299      	uxth	r1, r3
 800946e:	89fb      	ldrh	r3, [r7, #14]
 8009470:	0a1b      	lsrs	r3, r3, #8
 8009472:	b29b      	uxth	r3, r3
 8009474:	b29b      	uxth	r3, r3
 8009476:	430b      	orrs	r3, r1
 8009478:	b29b      	uxth	r3, r3
 800947a:	b29b      	uxth	r3, r3
				( ( ( uint32_t ) pxICMPHeader->usChecksum ) +
					FreeRTOS_htons( usRequest + 1UL ) );
		}
		else
		{
			pxICMPHeader->usChecksum = ( uint16_t )
 800947c:	4413      	add	r3, r2
 800947e:	b29a      	uxth	r2, r3
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	805a      	strh	r2, [r3, #2]
				( ( ( uint32_t ) pxICMPHeader->usChecksum ) +
					FreeRTOS_htons( usRequest ) );
		}
		return eReturnEthernetFrame;
 8009484:	2302      	movs	r3, #2
	}
 8009486:	4618      	mov	r0, r3
 8009488:	371c      	adds	r7, #28
 800948a:	46bd      	mov	sp, r7
 800948c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009490:	4770      	bx	lr
 8009492:	bf00      	nop
 8009494:	2000bb08 	.word	0x2000bb08

08009498 <prvProcessICMPPacket>:
/*-----------------------------------------------------------*/

#if ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) || ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )

	static eFrameProcessingResult_t prvProcessICMPPacket( ICMPPacket_t * const pxICMPPacket )
	{
 8009498:	b580      	push	{r7, lr}
 800949a:	b084      	sub	sp, #16
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
	eFrameProcessingResult_t eReturn = eReleaseBuffer;
 80094a0:	2300      	movs	r3, #0
 80094a2:	73fb      	strb	r3, [r7, #15]

		iptraceICMP_PACKET_RECEIVED();
		switch( pxICMPPacket->xICMPHeader.ucTypeOfMessage )
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d008      	beq.n	80094c0 <prvProcessICMPPacket+0x28>
 80094ae:	2b08      	cmp	r3, #8
 80094b0:	d000      	beq.n	80094b4 <prvProcessICMPPacket+0x1c>
				}
				#endif /* ipconfigSUPPORT_OUTGOING_PINGS */
				break;

			default	:
				break;
 80094b2:	e009      	b.n	80094c8 <prvProcessICMPPacket+0x30>
		switch( pxICMPPacket->xICMPHeader.ucTypeOfMessage )
		{
			case ipICMP_ECHO_REQUEST	:
				#if ( ipconfigREPLY_TO_INCOMING_PINGS == 1 )
				{
					eReturn = prvProcessICMPEchoRequest( pxICMPPacket );
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f7ff ff97 	bl	80093e8 <prvProcessICMPEchoRequest>
 80094ba:	4603      	mov	r3, r0
 80094bc:	73fb      	strb	r3, [r7, #15]
				}
				#endif /* ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) */
				break;
 80094be:	e003      	b.n	80094c8 <prvProcessICMPPacket+0x30>

			case ipICMP_ECHO_REPLY		:
				#if ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )
				{
					prvProcessICMPEchoReply( pxICMPPacket );
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f7ff ff51 	bl	8009368 <prvProcessICMPEchoReply>
				}
				#endif /* ipconfigSUPPORT_OUTGOING_PINGS */
				break;
 80094c6:	bf00      	nop

			default	:
				break;
		}

		return eReturn;
 80094c8:	7bfb      	ldrb	r3, [r7, #15]
	}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3710      	adds	r7, #16
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}
 80094d2:	bf00      	nop

080094d4 <vReturnEthernetFrame>:
	return FreeRTOS_htons( ( (uint16_t) xSum.u32 ) );
}
/*-----------------------------------------------------------*/

void vReturnEthernetFrame( NetworkBufferDescriptor_t * pxNetworkBuffer, BaseType_t xReleaseAfterSend )
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b084      	sub	sp, #16
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
 80094dc:	6039      	str	r1, [r7, #0]
	}
	#endif

#if( ipconfigZERO_COPY_TX_DRIVER != 0 )

	if( xReleaseAfterSend == pdFALSE )
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d10a      	bne.n	80094fa <vReturnEthernetFrame+0x26>
	{
		pxNewBuffer = pxDuplicateNetworkBufferWithDescriptor( pxNetworkBuffer, ( BaseType_t ) pxNetworkBuffer->xDataLength );
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	69db      	ldr	r3, [r3, #28]
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	4619      	mov	r1, r3
 80094ec:	f7ff fbca 	bl	8008c84 <pxDuplicateNetworkBufferWithDescriptor>
 80094f0:	60f8      	str	r0, [r7, #12]
		xReleaseAfterSend = pdTRUE;
 80094f2:	2301      	movs	r3, #1
 80094f4:	603b      	str	r3, [r7, #0]
		pxNetworkBuffer = pxNewBuffer;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	607b      	str	r3, [r7, #4]
	}

	if( pxNetworkBuffer != NULL )
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d015      	beq.n	800952c <vReturnEthernetFrame+0x58>
#endif
	{
		pxEthernetHeader = ( EthernetHeader_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	699b      	ldr	r3, [r3, #24]
 8009504:	60bb      	str	r3, [r7, #8]

		/* Swap source and destination MAC addresses. */
		memcpy( ( void * ) &( pxEthernetHeader->xDestinationAddress ), ( void * ) &( pxEthernetHeader->xSourceAddress ), sizeof( pxEthernetHeader->xDestinationAddress ) );
 8009506:	68ba      	ldr	r2, [r7, #8]
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	3306      	adds	r3, #6
 800950c:	4610      	mov	r0, r2
 800950e:	4619      	mov	r1, r3
 8009510:	2206      	movs	r2, #6
 8009512:	f007 fded 	bl	80110f0 <memcpy>
		memcpy( ( void * ) &( pxEthernetHeader->xSourceAddress) , ( void * ) ipLOCAL_MAC_ADDRESS, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	3306      	adds	r3, #6
 800951a:	4618      	mov	r0, r3
 800951c:	4905      	ldr	r1, [pc, #20]	; (8009534 <vReturnEthernetFrame+0x60>)
 800951e:	2206      	movs	r2, #6
 8009520:	f007 fde6 	bl	80110f0 <memcpy>

		/* Send! */
		xNetworkInterfaceOutput( pxNetworkBuffer, xReleaseAfterSend );
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	6839      	ldr	r1, [r7, #0]
 8009528:	f7fe fc1a 	bl	8007d60 <xNetworkInterfaceOutput>
	}
}
 800952c:	3710      	adds	r7, #16
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}
 8009532:	bf00      	nop
 8009534:	2000bb08 	.word	0x2000bb08

08009538 <FreeRTOS_GetIPAddress>:
/*-----------------------------------------------------------*/

uint32_t FreeRTOS_GetIPAddress( void )
{
 8009538:	b480      	push	{r7}
 800953a:	af00      	add	r7, sp, #0
	/* Returns the IP address of the NIC. */
	return *ipLOCAL_IP_ADDRESS_POINTER;
 800953c:	4b03      	ldr	r3, [pc, #12]	; (800954c <FreeRTOS_GetIPAddress+0x14>)
 800953e:	695b      	ldr	r3, [r3, #20]
}
 8009540:	4618      	mov	r0, r3
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr
 800954a:	bf00      	nop
 800954c:	2000bb08 	.word	0x2000bb08

08009550 <vIPSetDnsTimerEnableState>:
#endif /* ipconfigUSE_DHCP */
/*-----------------------------------------------------------*/

#if( ipconfigDNS_USE_CALLBACKS == 1 )
	void vIPSetDnsTimerEnableState( BaseType_t xEnableState )
	{
 8009550:	b480      	push	{r7}
 8009552:	b083      	sub	sp, #12
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
		if( xEnableState != 0 )
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d005      	beq.n	800956a <vIPSetDnsTimerEnableState+0x1a>
		{
			xDNSTimer.bActive = pdTRUE;
 800955e:	4a08      	ldr	r2, [pc, #32]	; (8009580 <vIPSetDnsTimerEnableState+0x30>)
 8009560:	7813      	ldrb	r3, [r2, #0]
 8009562:	f043 0301 	orr.w	r3, r3, #1
 8009566:	7013      	strb	r3, [r2, #0]
 8009568:	e004      	b.n	8009574 <vIPSetDnsTimerEnableState+0x24>
		}
		else
		{
			xDNSTimer.bActive = pdFALSE;
 800956a:	4a05      	ldr	r2, [pc, #20]	; (8009580 <vIPSetDnsTimerEnableState+0x30>)
 800956c:	7813      	ldrb	r3, [r2, #0]
 800956e:	f36f 0300 	bfc	r3, #0, #1
 8009572:	7013      	strb	r3, [r2, #0]
		}
	}
 8009574:	370c      	adds	r7, #12
 8009576:	46bd      	mov	sp, r7
 8009578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957c:	4770      	bx	lr
 800957e:	bf00      	nop
 8009580:	2000c23c 	.word	0x2000c23c

08009584 <xIPIsNetworkTaskReady>:
	}
#endif /* ipconfigDNS_USE_CALLBACKS != 0 */
/*-----------------------------------------------------------*/

BaseType_t xIPIsNetworkTaskReady( void )
{
 8009584:	b480      	push	{r7}
 8009586:	af00      	add	r7, sp, #0
	return xIPTaskInitialised;
 8009588:	4b03      	ldr	r3, [pc, #12]	; (8009598 <xIPIsNetworkTaskReady+0x14>)
 800958a:	681b      	ldr	r3, [r3, #0]
}
 800958c:	4618      	mov	r0, r3
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr
 8009596:	bf00      	nop
 8009598:	2000c250 	.word	0x2000c250

0800959c <eARPProcessPacket>:
};

/*-----------------------------------------------------------*/

eFrameProcessingResult_t eARPProcessPacket( ARPPacket_t * const pxARPFrame )
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b084      	sub	sp, #16
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
eFrameProcessingResult_t eReturn = eReleaseBuffer;
 80095a4:	2300      	movs	r3, #0
 80095a6:	73fb      	strb	r3, [r7, #15]
ARPHeader_t *pxARPHeader;

	pxARPHeader = &( pxARPFrame->xARPHeader );
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	330e      	adds	r3, #14
 80095ac:	60bb      	str	r3, [r7, #8]

	traceARP_PACKET_RECEIVED();

	/* Don't do anything if the local IP address is zero because
	that means a DHCP request has not completed. */
	if( *ipLOCAL_IP_ADDRESS_POINTER != 0UL )
 80095ae:	4b39      	ldr	r3, [pc, #228]	; (8009694 <eARPProcessPacket+0xf8>)
 80095b0:	695b      	ldr	r3, [r3, #20]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d069      	beq.n	800968a <eARPProcessPacket+0xee>
	{
		switch( pxARPHeader->usOperation )
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	88db      	ldrh	r3, [r3, #6]
 80095ba:	b29b      	uxth	r3, r3
 80095bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095c0:	d003      	beq.n	80095ca <eARPProcessPacket+0x2e>
 80095c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80095c6:	d055      	beq.n	8009674 <eARPProcessPacket+0xd8>
				#endif /* ipconfigARP_USE_CLASH_DETECTION */
				break;

			default :
				/* Invalid. */
				break;
 80095c8:	e05f      	b.n	800968a <eARPProcessPacket+0xee>
		switch( pxARPHeader->usOperation )
		{
			case ipARP_REQUEST	:
				/* The packet contained an ARP request.  Was it for the IP
				address of the node running this code? */
				if( pxARPHeader->ulTargetProtocolAddress == *ipLOCAL_IP_ADDRESS_POINTER )
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	699a      	ldr	r2, [r3, #24]
 80095ce:	4b31      	ldr	r3, [pc, #196]	; (8009694 <eARPProcessPacket+0xf8>)
 80095d0:	695b      	ldr	r3, [r3, #20]
 80095d2:	429a      	cmp	r2, r3
 80095d4:	d14d      	bne.n	8009672 <eARPProcessPacket+0xd6>
					iptraceSENDING_ARP_REPLY( pxARPHeader->ulSenderProtocolAddress );

					/* The request is for the address of this node.  Add the
					entry into the ARP cache, or refresh the entry if it
					already exists. */
					vARPRefreshCacheEntry( &( pxARPHeader->xSenderHardwareAddress ), pxARPHeader->ulSenderProtocolAddress );
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	f103 0208 	add.w	r2, r3, #8
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	f8d3 300e 	ldr.w	r3, [r3, #14]
 80095e2:	4610      	mov	r0, r2
 80095e4:	4619      	mov	r1, r3
 80095e6:	f000 f859 	bl	800969c <vARPRefreshCacheEntry>

					/* Generate a reply payload in the same buffer. */
					pxARPHeader->usOperation = ( uint16_t ) ipARP_REPLY;
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	2200      	movs	r2, #0
 80095ee:	719a      	strb	r2, [r3, #6]
 80095f0:	2200      	movs	r2, #0
 80095f2:	f042 0202 	orr.w	r2, r2, #2
 80095f6:	71da      	strb	r2, [r3, #7]
					if( pxARPHeader->ulTargetProtocolAddress == pxARPHeader->ulSenderProtocolAddress )
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	699a      	ldr	r2, [r3, #24]
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	f8d3 300e 	ldr.w	r3, [r3, #14]
 8009602:	429a      	cmp	r2, r3
 8009604:	d117      	bne.n	8009636 <eARPProcessPacket+0x9a>
					{
						/* A double IP address is detected! */
						/* Give the sources MAC address the value of the broadcast address, will be swapped later */
						memcpy( pxARPFrame->xEthernetHeader.xSourceAddress.ucBytes, xBroadcastMACAddress.ucBytes, sizeof( xBroadcastMACAddress ) );
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	3306      	adds	r3, #6
 800960a:	4618      	mov	r0, r3
 800960c:	4922      	ldr	r1, [pc, #136]	; (8009698 <eARPProcessPacket+0xfc>)
 800960e:	2206      	movs	r2, #6
 8009610:	f007 fd6e 	bl	80110f0 <memcpy>
						memset( pxARPHeader->xTargetHardwareAddress.ucBytes, '\0', sizeof( MACAddress_t ) );
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	3312      	adds	r3, #18
 8009618:	4618      	mov	r0, r3
 800961a:	2100      	movs	r1, #0
 800961c:	2206      	movs	r2, #6
 800961e:	f007 fe67 	bl	80112f0 <memset>
						pxARPHeader->ulTargetProtocolAddress = 0UL;
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	2200      	movs	r2, #0
 8009626:	761a      	strb	r2, [r3, #24]
 8009628:	2200      	movs	r2, #0
 800962a:	765a      	strb	r2, [r3, #25]
 800962c:	2200      	movs	r2, #0
 800962e:	769a      	strb	r2, [r3, #26]
 8009630:	2200      	movs	r2, #0
 8009632:	76da      	strb	r2, [r3, #27]
 8009634:	e00e      	b.n	8009654 <eARPProcessPacket+0xb8>
					}
					else
					{
						memcpy( pxARPHeader->xTargetHardwareAddress.ucBytes, pxARPHeader->xSenderHardwareAddress.ucBytes, sizeof( MACAddress_t ) );
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	f103 0212 	add.w	r2, r3, #18
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	3308      	adds	r3, #8
 8009640:	4610      	mov	r0, r2
 8009642:	4619      	mov	r1, r3
 8009644:	2206      	movs	r2, #6
 8009646:	f007 fd53 	bl	80110f0 <memcpy>
						pxARPHeader->ulTargetProtocolAddress = pxARPHeader->ulSenderProtocolAddress;
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	619a      	str	r2, [r3, #24]
					}
					memcpy( pxARPHeader->xSenderHardwareAddress.ucBytes, ( void * ) ipLOCAL_MAC_ADDRESS, sizeof( MACAddress_t ) );
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	3308      	adds	r3, #8
 8009658:	4618      	mov	r0, r3
 800965a:	490e      	ldr	r1, [pc, #56]	; (8009694 <eARPProcessPacket+0xf8>)
 800965c:	2206      	movs	r2, #6
 800965e:	f007 fd47 	bl	80110f0 <memcpy>
					pxARPHeader->ulSenderProtocolAddress = *ipLOCAL_IP_ADDRESS_POINTER;
 8009662:	4b0c      	ldr	r3, [pc, #48]	; (8009694 <eARPProcessPacket+0xf8>)
 8009664:	695a      	ldr	r2, [r3, #20]
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	f8c3 200e 	str.w	r2, [r3, #14]

					eReturn = eReturnEthernetFrame;
 800966c:	2302      	movs	r3, #2
 800966e:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8009670:	e00b      	b.n	800968a <eARPProcessPacket+0xee>
 8009672:	e00a      	b.n	800968a <eARPProcessPacket+0xee>

			case ipARP_REPLY :
				iptracePROCESSING_RECEIVED_ARP_REPLY( pxARPHeader->ulTargetProtocolAddress );
				vARPRefreshCacheEntry( &( pxARPHeader->xSenderHardwareAddress ), pxARPHeader->ulSenderProtocolAddress );
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	f103 0208 	add.w	r2, r3, #8
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	f8d3 300e 	ldr.w	r3, [r3, #14]
 8009680:	4610      	mov	r0, r2
 8009682:	4619      	mov	r1, r3
 8009684:	f000 f80a 	bl	800969c <vARPRefreshCacheEntry>
						xARPHadIPClash = pdTRUE;
						memcpy( xARPClashMacAddress.ucBytes, pxARPHeader->xSenderHardwareAddress.ucBytes, sizeof( xARPClashMacAddress.ucBytes ) );
					}
				}
				#endif /* ipconfigARP_USE_CLASH_DETECTION */
				break;
 8009688:	bf00      	nop
				/* Invalid. */
				break;
		}
	}

	return eReturn;
 800968a:	7bfb      	ldrb	r3, [r7, #15]
}
 800968c:	4618      	mov	r0, r3
 800968e:	3710      	adds	r7, #16
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}
 8009694:	2000bb08 	.word	0x2000bb08
 8009698:	080146f8 	.word	0x080146f8

0800969c <vARPRefreshCacheEntry>:

#endif	/* ipconfigUSE_ARP_REMOVE_ENTRY != 0 */
/*-----------------------------------------------------------*/

void vARPRefreshCacheEntry( const MACAddress_t * pxMACAddress, const uint32_t ulIPAddress )
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b088      	sub	sp, #32
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	6039      	str	r1, [r7, #0]
BaseType_t x, xIpEntry = -1, xMacEntry = -1, xUseEntry = 0;
 80096a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80096aa:	61bb      	str	r3, [r7, #24]
 80096ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80096b0:	617b      	str	r3, [r7, #20]
 80096b2:	2300      	movs	r3, #0
 80096b4:	613b      	str	r3, [r7, #16]
uint8_t ucMinAgeFound = 0U;
 80096b6:	2300      	movs	r3, #0
 80096b8:	73fb      	strb	r3, [r7, #15]

	#if( ipconfigARP_STORES_REMOTE_ADDRESSES == 0 )
		/* Only process the IP address if it is on the local network.
		Unless: when '*ipLOCAL_IP_ADDRESS_POINTER' equals zero, the IP-address
		and netmask are still unknown. */
		if( ( ( ulIPAddress & xNetworkAddressing.ulNetMask ) == ( ( *ipLOCAL_IP_ADDRESS_POINTER ) & xNetworkAddressing.ulNetMask ) ) ||
 80096ba:	4b73      	ldr	r3, [pc, #460]	; (8009888 <vARPRefreshCacheEntry+0x1ec>)
 80096bc:	695a      	ldr	r2, [r3, #20]
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	405a      	eors	r2, r3
 80096c2:	4b72      	ldr	r3, [pc, #456]	; (800988c <vARPRefreshCacheEntry+0x1f0>)
 80096c4:	685b      	ldr	r3, [r3, #4]
 80096c6:	4013      	ands	r3, r2
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d004      	beq.n	80096d6 <vARPRefreshCacheEntry+0x3a>
			( *ipLOCAL_IP_ADDRESS_POINTER == 0ul ) )
 80096cc:	4b6e      	ldr	r3, [pc, #440]	; (8009888 <vARPRefreshCacheEntry+0x1ec>)
 80096ce:	695b      	ldr	r3, [r3, #20]

	#if( ipconfigARP_STORES_REMOTE_ADDRESSES == 0 )
		/* Only process the IP address if it is on the local network.
		Unless: when '*ipLOCAL_IP_ADDRESS_POINTER' equals zero, the IP-address
		and netmask are still unknown. */
		if( ( ( ulIPAddress & xNetworkAddressing.ulNetMask ) == ( ( *ipLOCAL_IP_ADDRESS_POINTER ) & xNetworkAddressing.ulNetMask ) ) ||
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	f040 80d5 	bne.w	8009880 <vARPRefreshCacheEntry+0x1e4>
		zero the the gateway address is the only option. */
		if( pdTRUE )
	#endif
	{
		/* Start with the maximum possible number. */
		ucMinAgeFound--;
 80096d6:	7bfb      	ldrb	r3, [r7, #15]
 80096d8:	3b01      	subs	r3, #1
 80096da:	73fb      	strb	r3, [r7, #15]

		/* For each entry in the ARP cache table. */
		for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 80096dc:	2300      	movs	r3, #0
 80096de:	61fb      	str	r3, [r7, #28]
 80096e0:	e06b      	b.n	80097ba <vARPRefreshCacheEntry+0x11e>
		{
			/* Does this line in the cache table hold an entry for the IP
			address	being queried? */
			if( xARPCache[ x ].ulIPAddress == ulIPAddress )
 80096e2:	496b      	ldr	r1, [pc, #428]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 80096e4:	69fa      	ldr	r2, [r7, #28]
 80096e6:	4613      	mov	r3, r2
 80096e8:	005b      	lsls	r3, r3, #1
 80096ea:	4413      	add	r3, r2
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	440b      	add	r3, r1
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	429a      	cmp	r2, r3
 80096f6:	d12e      	bne.n	8009756 <vARPRefreshCacheEntry+0xba>
			{
				if( pxMACAddress == NULL )
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d102      	bne.n	8009704 <vARPRefreshCacheEntry+0x68>
				{
					/* In case the parameter pxMACAddress is NULL, an entry will be reserved to
					indicate that there is an outstanding ARP request, This entry will have
					"ucValid == pdFALSE". */
					xIpEntry = x;
 80096fe:	69fb      	ldr	r3, [r7, #28]
 8009700:	61bb      	str	r3, [r7, #24]
					break;
 8009702:	e05d      	b.n	80097c0 <vARPRefreshCacheEntry+0x124>
				}

				/* See if the MAC-address also matches. */
				if( memcmp( xARPCache[ x ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) ) == 0 )
 8009704:	69fa      	ldr	r2, [r7, #28]
 8009706:	4613      	mov	r3, r2
 8009708:	005b      	lsls	r3, r3, #1
 800970a:	4413      	add	r3, r2
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	4a60      	ldr	r2, [pc, #384]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 8009710:	4413      	add	r3, r2
 8009712:	1d1a      	adds	r2, r3, #4
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	4610      	mov	r0, r2
 8009718:	4619      	mov	r1, r3
 800971a:	2206      	movs	r2, #6
 800971c:	f00a fc60 	bl	8013fe0 <memcmp>
 8009720:	4603      	mov	r3, r0
 8009722:	2b00      	cmp	r3, #0
 8009724:	d114      	bne.n	8009750 <vARPRefreshCacheEntry+0xb4>
				{
					/* This function will be called for each received packet
					As this is by far the most common path the coding standard
					is relaxed in this case and a return is permitted as an
					optimisation. */
					xARPCache[ x ].ucAge = ( uint8_t ) ipconfigMAX_ARP_AGE;
 8009726:	495a      	ldr	r1, [pc, #360]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 8009728:	69fa      	ldr	r2, [r7, #28]
 800972a:	4613      	mov	r3, r2
 800972c:	005b      	lsls	r3, r3, #1
 800972e:	4413      	add	r3, r2
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	440b      	add	r3, r1
 8009734:	3308      	adds	r3, #8
 8009736:	2296      	movs	r2, #150	; 0x96
 8009738:	709a      	strb	r2, [r3, #2]
					xARPCache[ x ].ucValid = ( uint8_t ) pdTRUE;
 800973a:	4955      	ldr	r1, [pc, #340]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 800973c:	69fa      	ldr	r2, [r7, #28]
 800973e:	4613      	mov	r3, r2
 8009740:	005b      	lsls	r3, r3, #1
 8009742:	4413      	add	r3, r2
 8009744:	009b      	lsls	r3, r3, #2
 8009746:	440b      	add	r3, r1
 8009748:	3308      	adds	r3, #8
 800974a:	2201      	movs	r2, #1
 800974c:	70da      	strb	r2, [r3, #3]
					return;
 800974e:	e097      	b.n	8009880 <vARPRefreshCacheEntry+0x1e4>
				/* Found an entry containing ulIPAddress, but the MAC address
				doesn't match.  Might be an entry with ucValid=pdFALSE, waiting
				for an ARP reply.  Still want to see if there is match with the
				given MAC address.ucBytes.  If found, either of the two entries
				must be cleared. */
				xIpEntry = x;
 8009750:	69fb      	ldr	r3, [r7, #28]
 8009752:	61bb      	str	r3, [r7, #24]
 8009754:	e02e      	b.n	80097b4 <vARPRefreshCacheEntry+0x118>
			}
			else if( ( pxMACAddress != NULL ) && ( memcmp( xARPCache[ x ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) ) == 0 ) )
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d013      	beq.n	8009784 <vARPRefreshCacheEntry+0xe8>
 800975c:	69fa      	ldr	r2, [r7, #28]
 800975e:	4613      	mov	r3, r2
 8009760:	005b      	lsls	r3, r3, #1
 8009762:	4413      	add	r3, r2
 8009764:	009b      	lsls	r3, r3, #2
 8009766:	4a4a      	ldr	r2, [pc, #296]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 8009768:	4413      	add	r3, r2
 800976a:	1d1a      	adds	r2, r3, #4
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4610      	mov	r0, r2
 8009770:	4619      	mov	r1, r3
 8009772:	2206      	movs	r2, #6
 8009774:	f00a fc34 	bl	8013fe0 <memcmp>
 8009778:	4603      	mov	r3, r0
 800977a:	2b00      	cmp	r3, #0
 800977c:	d102      	bne.n	8009784 <vARPRefreshCacheEntry+0xe8>
				if( bIsLocal[ 0 ] == bIsLocal[ 1 ] )
				{
					xMacEntry = x;
				}
	#else
				xMacEntry = x;
 800977e:	69fb      	ldr	r3, [r7, #28]
 8009780:	617b      	str	r3, [r7, #20]
 8009782:	e017      	b.n	80097b4 <vARPRefreshCacheEntry+0x118>
	#endif
			}
			/* _HT_
			Shouldn't we test for xARPCache[ x ].ucValid == pdFALSE here ? */
			else if( xARPCache[ x ].ucAge < ucMinAgeFound )
 8009784:	4942      	ldr	r1, [pc, #264]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 8009786:	69fa      	ldr	r2, [r7, #28]
 8009788:	4613      	mov	r3, r2
 800978a:	005b      	lsls	r3, r3, #1
 800978c:	4413      	add	r3, r2
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	440b      	add	r3, r1
 8009792:	3308      	adds	r3, #8
 8009794:	789b      	ldrb	r3, [r3, #2]
 8009796:	7bfa      	ldrb	r2, [r7, #15]
 8009798:	429a      	cmp	r2, r3
 800979a:	d90b      	bls.n	80097b4 <vARPRefreshCacheEntry+0x118>
			{
				/* As the table is traversed, remember the table row that
				contains the oldest entry (the lowest age count, as ages are
				decremented to zero) so the row can be re-used if this function
				needs to add an entry that does not already exist. */
				ucMinAgeFound = xARPCache[ x ].ucAge;
 800979c:	493c      	ldr	r1, [pc, #240]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 800979e:	69fa      	ldr	r2, [r7, #28]
 80097a0:	4613      	mov	r3, r2
 80097a2:	005b      	lsls	r3, r3, #1
 80097a4:	4413      	add	r3, r2
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	440b      	add	r3, r1
 80097aa:	3308      	adds	r3, #8
 80097ac:	789b      	ldrb	r3, [r3, #2]
 80097ae:	73fb      	strb	r3, [r7, #15]
				xUseEntry = x;
 80097b0:	69fb      	ldr	r3, [r7, #28]
 80097b2:	613b      	str	r3, [r7, #16]
	{
		/* Start with the maximum possible number. */
		ucMinAgeFound--;

		/* For each entry in the ARP cache table. */
		for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 80097b4:	69fb      	ldr	r3, [r7, #28]
 80097b6:	3301      	adds	r3, #1
 80097b8:	61fb      	str	r3, [r7, #28]
 80097ba:	69fb      	ldr	r3, [r7, #28]
 80097bc:	2b05      	cmp	r3, #5
 80097be:	dd90      	ble.n	80096e2 <vARPRefreshCacheEntry+0x46>
				ucMinAgeFound = xARPCache[ x ].ucAge;
				xUseEntry = x;
			}
		}

		if( xMacEntry >= 0 )
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	db11      	blt.n	80097ea <vARPRefreshCacheEntry+0x14e>
		{
			xUseEntry = xMacEntry;
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	613b      	str	r3, [r7, #16]

			if( xIpEntry >= 0 )
 80097ca:	69bb      	ldr	r3, [r7, #24]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	db11      	blt.n	80097f4 <vARPRefreshCacheEntry+0x158>
			{
				/* Both the MAC address as well as the IP address were found in
				different locations: clear the entry which matches the
				IP-address */
				memset( &xARPCache[ xIpEntry ], '\0', sizeof( xARPCache[ xIpEntry ] ) );
 80097d0:	69ba      	ldr	r2, [r7, #24]
 80097d2:	4613      	mov	r3, r2
 80097d4:	005b      	lsls	r3, r3, #1
 80097d6:	4413      	add	r3, r2
 80097d8:	009b      	lsls	r3, r3, #2
 80097da:	4a2d      	ldr	r2, [pc, #180]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 80097dc:	4413      	add	r3, r2
 80097de:	4618      	mov	r0, r3
 80097e0:	2100      	movs	r1, #0
 80097e2:	220c      	movs	r2, #12
 80097e4:	f007 fd84 	bl	80112f0 <memset>
 80097e8:	e004      	b.n	80097f4 <vARPRefreshCacheEntry+0x158>
			}
		}
		else if( xIpEntry >= 0 )
 80097ea:	69bb      	ldr	r3, [r7, #24]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	db01      	blt.n	80097f4 <vARPRefreshCacheEntry+0x158>
		{
			/* An entry containing the IP-address was found, but it had a different MAC address */
			xUseEntry = xIpEntry;
 80097f0:	69bb      	ldr	r3, [r7, #24]
 80097f2:	613b      	str	r3, [r7, #16]
		}

		/* If the entry was not found, we use the oldest entry and set the IPaddress */
		xARPCache[ xUseEntry ].ulIPAddress = ulIPAddress;
 80097f4:	4926      	ldr	r1, [pc, #152]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 80097f6:	693a      	ldr	r2, [r7, #16]
 80097f8:	4613      	mov	r3, r2
 80097fa:	005b      	lsls	r3, r3, #1
 80097fc:	4413      	add	r3, r2
 80097fe:	009b      	lsls	r3, r3, #2
 8009800:	440b      	add	r3, r1
 8009802:	683a      	ldr	r2, [r7, #0]
 8009804:	601a      	str	r2, [r3, #0]

		if( pxMACAddress != NULL )
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d022      	beq.n	8009852 <vARPRefreshCacheEntry+0x1b6>
		{
			memcpy( xARPCache[ xUseEntry ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) );
 800980c:	693a      	ldr	r2, [r7, #16]
 800980e:	4613      	mov	r3, r2
 8009810:	005b      	lsls	r3, r3, #1
 8009812:	4413      	add	r3, r2
 8009814:	009b      	lsls	r3, r3, #2
 8009816:	4a1e      	ldr	r2, [pc, #120]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 8009818:	4413      	add	r3, r2
 800981a:	1d1a      	adds	r2, r3, #4
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	4610      	mov	r0, r2
 8009820:	4619      	mov	r1, r3
 8009822:	2206      	movs	r2, #6
 8009824:	f007 fc64 	bl	80110f0 <memcpy>

			iptraceARP_TABLE_ENTRY_CREATED( ulIPAddress, (*pxMACAddress) );
			/* And this entry does not need immediate attention */
			xARPCache[ xUseEntry ].ucAge = ( uint8_t ) ipconfigMAX_ARP_AGE;
 8009828:	4919      	ldr	r1, [pc, #100]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 800982a:	693a      	ldr	r2, [r7, #16]
 800982c:	4613      	mov	r3, r2
 800982e:	005b      	lsls	r3, r3, #1
 8009830:	4413      	add	r3, r2
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	440b      	add	r3, r1
 8009836:	3308      	adds	r3, #8
 8009838:	2296      	movs	r2, #150	; 0x96
 800983a:	709a      	strb	r2, [r3, #2]
			xARPCache[ xUseEntry ].ucValid = ( uint8_t ) pdTRUE;
 800983c:	4914      	ldr	r1, [pc, #80]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 800983e:	693a      	ldr	r2, [r7, #16]
 8009840:	4613      	mov	r3, r2
 8009842:	005b      	lsls	r3, r3, #1
 8009844:	4413      	add	r3, r2
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	440b      	add	r3, r1
 800984a:	3308      	adds	r3, #8
 800984c:	2201      	movs	r2, #1
 800984e:	70da      	strb	r2, [r3, #3]
 8009850:	e016      	b.n	8009880 <vARPRefreshCacheEntry+0x1e4>
		}
		else if( xIpEntry < 0 )
 8009852:	69bb      	ldr	r3, [r7, #24]
 8009854:	2b00      	cmp	r3, #0
 8009856:	da13      	bge.n	8009880 <vARPRefreshCacheEntry+0x1e4>
		{
			xARPCache[ xUseEntry ].ucAge = ( uint8_t ) ipconfigMAX_ARP_RETRANSMISSIONS;
 8009858:	490d      	ldr	r1, [pc, #52]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 800985a:	693a      	ldr	r2, [r7, #16]
 800985c:	4613      	mov	r3, r2
 800985e:	005b      	lsls	r3, r3, #1
 8009860:	4413      	add	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	440b      	add	r3, r1
 8009866:	3308      	adds	r3, #8
 8009868:	2205      	movs	r2, #5
 800986a:	709a      	strb	r2, [r3, #2]
			xARPCache[ xUseEntry ].ucValid = ( uint8_t ) pdFALSE;
 800986c:	4908      	ldr	r1, [pc, #32]	; (8009890 <vARPRefreshCacheEntry+0x1f4>)
 800986e:	693a      	ldr	r2, [r7, #16]
 8009870:	4613      	mov	r3, r2
 8009872:	005b      	lsls	r3, r3, #1
 8009874:	4413      	add	r3, r2
 8009876:	009b      	lsls	r3, r3, #2
 8009878:	440b      	add	r3, r1
 800987a:	3308      	adds	r3, #8
 800987c:	2200      	movs	r2, #0
 800987e:	70da      	strb	r2, [r3, #3]
		}
	}
}
 8009880:	3720      	adds	r7, #32
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
 8009886:	bf00      	nop
 8009888:	2000bb08 	.word	0x2000bb08
 800988c:	2000c1dc 	.word	0x2000c1dc
 8009890:	2000c25c 	.word	0x2000c25c

08009894 <eARPGetCacheEntry>:
#endif /* ipconfigUSE_ARP_REVERSED_LOOKUP */

/*-----------------------------------------------------------*/

eARPLookupResult_t eARPGetCacheEntry( uint32_t *pulIPAddress, MACAddress_t * const pxMACAddress )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b084      	sub	sp, #16
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
 800989c:	6039      	str	r1, [r7, #0]
eARPLookupResult_t eReturn;
uint32_t ulAddressToLookup;

#if( ipconfigUSE_LLMNR == 1 )
	if( *pulIPAddress == ipLLMNR_IP_ADDR )	/* Is in network byte order */
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a2a      	ldr	r2, [pc, #168]	; (800994c <eARPGetCacheEntry+0xb8>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d108      	bne.n	80098ba <eARPGetCacheEntry+0x26>
	{
		/* The LLMNR IP-address has a fixed virtual MAC address */
		memcpy( pxMACAddress->ucBytes, xLLMNR_MacAdress.ucBytes, sizeof( MACAddress_t ) );
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	4618      	mov	r0, r3
 80098ac:	4928      	ldr	r1, [pc, #160]	; (8009950 <eARPGetCacheEntry+0xbc>)
 80098ae:	2206      	movs	r2, #6
 80098b0:	f007 fc1e 	bl	80110f0 <memcpy>
		eReturn = eARPCacheHit;
 80098b4:	2301      	movs	r3, #1
 80098b6:	73fb      	strb	r3, [r7, #15]
 80098b8:	e042      	b.n	8009940 <eARPGetCacheEntry+0xac>
	}
	else
#endif
	if( ( *pulIPAddress == ipBROADCAST_IP_ADDRESS ) ||	/* Is it the general broadcast address 255.255.255.255? */
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80098c2:	d005      	beq.n	80098d0 <eARPGetCacheEntry+0x3c>
		( *pulIPAddress == xNetworkAddressing.ulBroadcastAddress ) )/* Or a local broadcast address, eg 192.168.1.255? */
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681a      	ldr	r2, [r3, #0]
 80098c8:	4b22      	ldr	r3, [pc, #136]	; (8009954 <eARPGetCacheEntry+0xc0>)
 80098ca:	691b      	ldr	r3, [r3, #16]
		memcpy( pxMACAddress->ucBytes, xLLMNR_MacAdress.ucBytes, sizeof( MACAddress_t ) );
		eReturn = eARPCacheHit;
	}
	else
#endif
	if( ( *pulIPAddress == ipBROADCAST_IP_ADDRESS ) ||	/* Is it the general broadcast address 255.255.255.255? */
 80098cc:	429a      	cmp	r2, r3
 80098ce:	d108      	bne.n	80098e2 <eARPGetCacheEntry+0x4e>
		( *pulIPAddress == xNetworkAddressing.ulBroadcastAddress ) )/* Or a local broadcast address, eg 192.168.1.255? */
	{
		/* This is a broadcast so uses the broadcast MAC address. */
		memcpy( pxMACAddress->ucBytes, xBroadcastMACAddress.ucBytes, sizeof( MACAddress_t ) );
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	4618      	mov	r0, r3
 80098d4:	4920      	ldr	r1, [pc, #128]	; (8009958 <eARPGetCacheEntry+0xc4>)
 80098d6:	2206      	movs	r2, #6
 80098d8:	f007 fc0a 	bl	80110f0 <memcpy>
		eReturn = eARPCacheHit;
 80098dc:	2301      	movs	r3, #1
 80098de:	73fb      	strb	r3, [r7, #15]
 80098e0:	e02e      	b.n	8009940 <eARPGetCacheEntry+0xac>
	}
	else if( *ipLOCAL_IP_ADDRESS_POINTER == 0UL )
 80098e2:	4b1e      	ldr	r3, [pc, #120]	; (800995c <eARPGetCacheEntry+0xc8>)
 80098e4:	695b      	ldr	r3, [r3, #20]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d102      	bne.n	80098f0 <eARPGetCacheEntry+0x5c>
	{
		/* The IP address has not yet been assigned, so there is nothing that
		can be done. */
		eReturn = eCantSendPacket;
 80098ea:	2302      	movs	r3, #2
 80098ec:	73fb      	strb	r3, [r7, #15]
 80098ee:	e027      	b.n	8009940 <eARPGetCacheEntry+0xac>
	}
	else
	{
		eReturn = eARPCacheMiss;
 80098f0:	2300      	movs	r3, #0
 80098f2:	73fb      	strb	r3, [r7, #15]

		if( ( *pulIPAddress & xNetworkAddressing.ulNetMask ) != ( ( *ipLOCAL_IP_ADDRESS_POINTER ) & xNetworkAddressing.ulNetMask ) )
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681a      	ldr	r2, [r3, #0]
 80098f8:	4b18      	ldr	r3, [pc, #96]	; (800995c <eARPGetCacheEntry+0xc8>)
 80098fa:	695b      	ldr	r3, [r3, #20]
 80098fc:	405a      	eors	r2, r3
 80098fe:	4b15      	ldr	r3, [pc, #84]	; (8009954 <eARPGetCacheEntry+0xc0>)
 8009900:	685b      	ldr	r3, [r3, #4]
 8009902:	4013      	ands	r3, r2
 8009904:	2b00      	cmp	r3, #0
 8009906:	d003      	beq.n	8009910 <eARPGetCacheEntry+0x7c>
			else
#endif
			{
				/* The IP address is off the local network, so look up the
				hardware address of the router, if any. */
				ulAddressToLookup = xNetworkAddressing.ulGatewayAddress;
 8009908:	4b12      	ldr	r3, [pc, #72]	; (8009954 <eARPGetCacheEntry+0xc0>)
 800990a:	689b      	ldr	r3, [r3, #8]
 800990c:	60bb      	str	r3, [r7, #8]
 800990e:	e002      	b.n	8009916 <eARPGetCacheEntry+0x82>
		}
		else
		{
			/* The IP address is on the local network, so lookup the requested
			IP address directly. */
			ulAddressToLookup = *pulIPAddress;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	60bb      	str	r3, [r7, #8]
		}

		if( eReturn == eARPCacheMiss )
 8009916:	7bfb      	ldrb	r3, [r7, #15]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d111      	bne.n	8009940 <eARPGetCacheEntry+0xac>
		{
			if( ulAddressToLookup == 0UL )
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d102      	bne.n	8009928 <eARPGetCacheEntry+0x94>
			{
				/* The address is not on the local network, and there is not a
				router. */
				eReturn = eCantSendPacket;
 8009922:	2302      	movs	r3, #2
 8009924:	73fb      	strb	r3, [r7, #15]
 8009926:	e00b      	b.n	8009940 <eARPGetCacheEntry+0xac>
			}
			else
			{
				eReturn = prvCacheLookup( ulAddressToLookup, pxMACAddress );
 8009928:	68b8      	ldr	r0, [r7, #8]
 800992a:	6839      	ldr	r1, [r7, #0]
 800992c:	f000 f818 	bl	8009960 <prvCacheLookup>
 8009930:	4603      	mov	r3, r0
 8009932:	73fb      	strb	r3, [r7, #15]

				if( eReturn == eARPCacheMiss )
 8009934:	7bfb      	ldrb	r3, [r7, #15]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d102      	bne.n	8009940 <eARPGetCacheEntry+0xac>
				{
					/* It might be that the ARP has to go to the gateway. */
					*pulIPAddress = ulAddressToLookup;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	68ba      	ldr	r2, [r7, #8]
 800993e:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}

	return eReturn;
 8009940:	7bfb      	ldrb	r3, [r7, #15]
}
 8009942:	4618      	mov	r0, r3
 8009944:	3710      	adds	r7, #16
 8009946:	46bd      	mov	sp, r7
 8009948:	bd80      	pop	{r7, pc}
 800994a:	bf00      	nop
 800994c:	fc0000e0 	.word	0xfc0000e0
 8009950:	08014730 	.word	0x08014730
 8009954:	2000c1dc 	.word	0x2000c1dc
 8009958:	080146f8 	.word	0x080146f8
 800995c:	2000bb08 	.word	0x2000bb08

08009960 <prvCacheLookup>:

/*-----------------------------------------------------------*/

static eARPLookupResult_t prvCacheLookup( uint32_t ulAddressToLookup, MACAddress_t * const pxMACAddress )
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
BaseType_t x;
eARPLookupResult_t eReturn = eARPCacheMiss;
 800996a:	2300      	movs	r3, #0
 800996c:	72fb      	strb	r3, [r7, #11]

	/* Loop through each entry in the ARP cache. */
	for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 800996e:	2300      	movs	r3, #0
 8009970:	60fb      	str	r3, [r7, #12]
 8009972:	e02c      	b.n	80099ce <prvCacheLookup+0x6e>
	{
		/* Does this row in the ARP cache table hold an entry for the IP address
		being queried? */
		if( xARPCache[ x ].ulIPAddress == ulAddressToLookup )
 8009974:	491a      	ldr	r1, [pc, #104]	; (80099e0 <prvCacheLookup+0x80>)
 8009976:	68fa      	ldr	r2, [r7, #12]
 8009978:	4613      	mov	r3, r2
 800997a:	005b      	lsls	r3, r3, #1
 800997c:	4413      	add	r3, r2
 800997e:	009b      	lsls	r3, r3, #2
 8009980:	440b      	add	r3, r1
 8009982:	681a      	ldr	r2, [r3, #0]
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	429a      	cmp	r2, r3
 8009988:	d11e      	bne.n	80099c8 <prvCacheLookup+0x68>
		{
			/* A matching valid entry was found. */
			if( xARPCache[ x ].ucValid == ( uint8_t ) pdFALSE )
 800998a:	4915      	ldr	r1, [pc, #84]	; (80099e0 <prvCacheLookup+0x80>)
 800998c:	68fa      	ldr	r2, [r7, #12]
 800998e:	4613      	mov	r3, r2
 8009990:	005b      	lsls	r3, r3, #1
 8009992:	4413      	add	r3, r2
 8009994:	009b      	lsls	r3, r3, #2
 8009996:	440b      	add	r3, r1
 8009998:	3308      	adds	r3, #8
 800999a:	78db      	ldrb	r3, [r3, #3]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d102      	bne.n	80099a6 <prvCacheLookup+0x46>
			{
				/* This entry is waiting an ARP reply, so is not valid. */
				eReturn = eCantSendPacket;
 80099a0:	2302      	movs	r3, #2
 80099a2:	72fb      	strb	r3, [r7, #11]
			{
				/* A valid entry was found. */
				memcpy( pxMACAddress->ucBytes, xARPCache[ x ].xMACAddress.ucBytes, sizeof( MACAddress_t ) );
				eReturn = eARPCacheHit;
			}
			break;
 80099a4:	e016      	b.n	80099d4 <prvCacheLookup+0x74>
				eReturn = eCantSendPacket;
			}
			else
			{
				/* A valid entry was found. */
				memcpy( pxMACAddress->ucBytes, xARPCache[ x ].xMACAddress.ucBytes, sizeof( MACAddress_t ) );
 80099a6:	6839      	ldr	r1, [r7, #0]
 80099a8:	68fa      	ldr	r2, [r7, #12]
 80099aa:	4613      	mov	r3, r2
 80099ac:	005b      	lsls	r3, r3, #1
 80099ae:	4413      	add	r3, r2
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	4a0b      	ldr	r2, [pc, #44]	; (80099e0 <prvCacheLookup+0x80>)
 80099b4:	4413      	add	r3, r2
 80099b6:	3304      	adds	r3, #4
 80099b8:	4608      	mov	r0, r1
 80099ba:	4619      	mov	r1, r3
 80099bc:	2206      	movs	r2, #6
 80099be:	f007 fb97 	bl	80110f0 <memcpy>
				eReturn = eARPCacheHit;
 80099c2:	2301      	movs	r3, #1
 80099c4:	72fb      	strb	r3, [r7, #11]
			}
			break;
 80099c6:	e005      	b.n	80099d4 <prvCacheLookup+0x74>
{
BaseType_t x;
eARPLookupResult_t eReturn = eARPCacheMiss;

	/* Loop through each entry in the ARP cache. */
	for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	3301      	adds	r3, #1
 80099cc:	60fb      	str	r3, [r7, #12]
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2b05      	cmp	r3, #5
 80099d2:	ddcf      	ble.n	8009974 <prvCacheLookup+0x14>
			}
			break;
		}
	}

	return eReturn;
 80099d4:	7afb      	ldrb	r3, [r7, #11]
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3710      	adds	r7, #16
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}
 80099de:	bf00      	nop
 80099e0:	2000c25c 	.word	0x2000c25c

080099e4 <vARPAgeCache>:
/*-----------------------------------------------------------*/

void vARPAgeCache( void )
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b082      	sub	sp, #8
 80099e8:	af00      	add	r7, sp, #0
BaseType_t x;
TickType_t xTimeNow;

	/* Loop through each entry in the ARP cache. */
	for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 80099ea:	2300      	movs	r3, #0
 80099ec:	607b      	str	r3, [r7, #4]
 80099ee:	e063      	b.n	8009ab8 <vARPAgeCache+0xd4>
	{
		/* If the entry is valid (its age is greater than zero). */
		if( xARPCache[ x ].ucAge > 0U )
 80099f0:	4940      	ldr	r1, [pc, #256]	; (8009af4 <vARPAgeCache+0x110>)
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	4613      	mov	r3, r2
 80099f6:	005b      	lsls	r3, r3, #1
 80099f8:	4413      	add	r3, r2
 80099fa:	009b      	lsls	r3, r3, #2
 80099fc:	440b      	add	r3, r1
 80099fe:	3308      	adds	r3, #8
 8009a00:	789b      	ldrb	r3, [r3, #2]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d055      	beq.n	8009ab2 <vARPAgeCache+0xce>
		{
			/* Decrement the age value of the entry in this ARP cache table row.
			When the age reaches zero it is no longer considered valid. */
			( xARPCache[ x ].ucAge )--;
 8009a06:	493b      	ldr	r1, [pc, #236]	; (8009af4 <vARPAgeCache+0x110>)
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	4613      	mov	r3, r2
 8009a0c:	005b      	lsls	r3, r3, #1
 8009a0e:	4413      	add	r3, r2
 8009a10:	009b      	lsls	r3, r3, #2
 8009a12:	440b      	add	r3, r1
 8009a14:	3308      	adds	r3, #8
 8009a16:	789b      	ldrb	r3, [r3, #2]
 8009a18:	3b01      	subs	r3, #1
 8009a1a:	b2d8      	uxtb	r0, r3
 8009a1c:	4935      	ldr	r1, [pc, #212]	; (8009af4 <vARPAgeCache+0x110>)
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	4613      	mov	r3, r2
 8009a22:	005b      	lsls	r3, r3, #1
 8009a24:	4413      	add	r3, r2
 8009a26:	009b      	lsls	r3, r3, #2
 8009a28:	440b      	add	r3, r1
 8009a2a:	3308      	adds	r3, #8
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	709a      	strb	r2, [r3, #2]

			/* If the entry is not yet valid, then it is waiting an ARP
			reply, and the ARP request should be retransmitted. */
			if( xARPCache[ x ].ucValid == ( uint8_t ) pdFALSE )
 8009a30:	4930      	ldr	r1, [pc, #192]	; (8009af4 <vARPAgeCache+0x110>)
 8009a32:	687a      	ldr	r2, [r7, #4]
 8009a34:	4613      	mov	r3, r2
 8009a36:	005b      	lsls	r3, r3, #1
 8009a38:	4413      	add	r3, r2
 8009a3a:	009b      	lsls	r3, r3, #2
 8009a3c:	440b      	add	r3, r1
 8009a3e:	3308      	adds	r3, #8
 8009a40:	78db      	ldrb	r3, [r3, #3]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d10b      	bne.n	8009a5e <vARPAgeCache+0x7a>
			{
				FreeRTOS_OutputARPRequest( xARPCache[ x ].ulIPAddress );
 8009a46:	492b      	ldr	r1, [pc, #172]	; (8009af4 <vARPAgeCache+0x110>)
 8009a48:	687a      	ldr	r2, [r7, #4]
 8009a4a:	4613      	mov	r3, r2
 8009a4c:	005b      	lsls	r3, r3, #1
 8009a4e:	4413      	add	r3, r2
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	440b      	add	r3, r1
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	4618      	mov	r0, r3
 8009a58:	f000 f852 	bl	8009b00 <FreeRTOS_OutputARPRequest>
 8009a5c:	e015      	b.n	8009a8a <vARPAgeCache+0xa6>
			}
			else if( xARPCache[ x ].ucAge <= ( uint8_t ) arpMAX_ARP_AGE_BEFORE_NEW_ARP_REQUEST )
 8009a5e:	4925      	ldr	r1, [pc, #148]	; (8009af4 <vARPAgeCache+0x110>)
 8009a60:	687a      	ldr	r2, [r7, #4]
 8009a62:	4613      	mov	r3, r2
 8009a64:	005b      	lsls	r3, r3, #1
 8009a66:	4413      	add	r3, r2
 8009a68:	009b      	lsls	r3, r3, #2
 8009a6a:	440b      	add	r3, r1
 8009a6c:	3308      	adds	r3, #8
 8009a6e:	789b      	ldrb	r3, [r3, #2]
 8009a70:	2b03      	cmp	r3, #3
 8009a72:	d80a      	bhi.n	8009a8a <vARPAgeCache+0xa6>
			{
				/* This entry will get removed soon.  See if the MAC address is
				still valid to prevent this happening. */
				iptraceARP_TABLE_ENTRY_WILL_EXPIRE( xARPCache[ x ].ulIPAddress );
				FreeRTOS_OutputARPRequest( xARPCache[ x ].ulIPAddress );
 8009a74:	491f      	ldr	r1, [pc, #124]	; (8009af4 <vARPAgeCache+0x110>)
 8009a76:	687a      	ldr	r2, [r7, #4]
 8009a78:	4613      	mov	r3, r2
 8009a7a:	005b      	lsls	r3, r3, #1
 8009a7c:	4413      	add	r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	440b      	add	r3, r1
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4618      	mov	r0, r3
 8009a86:	f000 f83b 	bl	8009b00 <FreeRTOS_OutputARPRequest>
			else
			{
				/* The age has just ticked down, with nothing to do. */
			}

			if( xARPCache[ x ].ucAge == 0u )
 8009a8a:	491a      	ldr	r1, [pc, #104]	; (8009af4 <vARPAgeCache+0x110>)
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	4613      	mov	r3, r2
 8009a90:	005b      	lsls	r3, r3, #1
 8009a92:	4413      	add	r3, r2
 8009a94:	009b      	lsls	r3, r3, #2
 8009a96:	440b      	add	r3, r1
 8009a98:	3308      	adds	r3, #8
 8009a9a:	789b      	ldrb	r3, [r3, #2]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d108      	bne.n	8009ab2 <vARPAgeCache+0xce>
			{
				/* The entry is no longer valid.  Wipe it out. */
				iptraceARP_TABLE_ENTRY_EXPIRED( xARPCache[ x ].ulIPAddress );
				xARPCache[ x ].ulIPAddress = 0UL;
 8009aa0:	4914      	ldr	r1, [pc, #80]	; (8009af4 <vARPAgeCache+0x110>)
 8009aa2:	687a      	ldr	r2, [r7, #4]
 8009aa4:	4613      	mov	r3, r2
 8009aa6:	005b      	lsls	r3, r3, #1
 8009aa8:	4413      	add	r3, r2
 8009aaa:	009b      	lsls	r3, r3, #2
 8009aac:	440b      	add	r3, r1
 8009aae:	2200      	movs	r2, #0
 8009ab0:	601a      	str	r2, [r3, #0]
{
BaseType_t x;
TickType_t xTimeNow;

	/* Loop through each entry in the ARP cache. */
	for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	3301      	adds	r3, #1
 8009ab6:	607b      	str	r3, [r7, #4]
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2b05      	cmp	r3, #5
 8009abc:	dd98      	ble.n	80099f0 <vARPAgeCache+0xc>
				xARPCache[ x ].ulIPAddress = 0UL;
			}
		}
	}

	xTimeNow = xTaskGetTickCount ();
 8009abe:	f7fc fd7b 	bl	80065b8 <xTaskGetTickCount>
 8009ac2:	6038      	str	r0, [r7, #0]

	if( ( xLastGratuitousARPTime == ( TickType_t ) 0 ) || ( ( xTimeNow - xLastGratuitousARPTime ) > ( TickType_t ) arpGRATUITOUS_ARP_PERIOD ) )
 8009ac4:	4b0c      	ldr	r3, [pc, #48]	; (8009af8 <vARPAgeCache+0x114>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d007      	beq.n	8009adc <vARPAgeCache+0xf8>
 8009acc:	4b0a      	ldr	r3, [pc, #40]	; (8009af8 <vARPAgeCache+0x114>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	683a      	ldr	r2, [r7, #0]
 8009ad2:	1ad3      	subs	r3, r2, r3
 8009ad4:	f644 6220 	movw	r2, #20000	; 0x4e20
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d907      	bls.n	8009aec <vARPAgeCache+0x108>
	{
		FreeRTOS_OutputARPRequest( *ipLOCAL_IP_ADDRESS_POINTER );
 8009adc:	4b07      	ldr	r3, [pc, #28]	; (8009afc <vARPAgeCache+0x118>)
 8009ade:	695b      	ldr	r3, [r3, #20]
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f000 f80d 	bl	8009b00 <FreeRTOS_OutputARPRequest>
		xLastGratuitousARPTime = xTimeNow;
 8009ae6:	4a04      	ldr	r2, [pc, #16]	; (8009af8 <vARPAgeCache+0x114>)
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	6013      	str	r3, [r2, #0]
	}
}
 8009aec:	3708      	adds	r7, #8
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}
 8009af2:	bf00      	nop
 8009af4:	2000c25c 	.word	0x2000c25c
 8009af8:	2000c2a4 	.word	0x2000c2a4
 8009afc:	2000bb08 	.word	0x2000bb08

08009b00 <FreeRTOS_OutputARPRequest>:
	xSendEventToIPTask( eARPTimerEvent );
}

/*-----------------------------------------------------------*/
void FreeRTOS_OutputARPRequest( uint32_t ulIPAddress )
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b084      	sub	sp, #16
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
NetworkBufferDescriptor_t *pxNetworkBuffer;

	/* This is called from the context of the IP event task, so a block time
	must not be used. */
	pxNetworkBuffer = pxGetNetworkBufferWithDescriptor( sizeof( ARPPacket_t ), ( TickType_t ) 0 );
 8009b08:	202a      	movs	r0, #42	; 0x2a
 8009b0a:	2100      	movs	r1, #0
 8009b0c:	f7fe fe06 	bl	800871c <pxGetNetworkBufferWithDescriptor>
 8009b10:	60f8      	str	r0, [r7, #12]

	if( pxNetworkBuffer != NULL )
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d009      	beq.n	8009b2c <FreeRTOS_OutputARPRequest+0x2c>
	{
		pxNetworkBuffer->ulIPAddress = ulIPAddress;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	687a      	ldr	r2, [r7, #4]
 8009b1c:	615a      	str	r2, [r3, #20]
		vARPGenerateRequestPacket( pxNetworkBuffer );
 8009b1e:	68f8      	ldr	r0, [r7, #12]
 8009b20:	f000 f808 	bl	8009b34 <vARPGenerateRequestPacket>
				pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
			}
		}
		#endif

		xNetworkInterfaceOutput( pxNetworkBuffer, pdTRUE );
 8009b24:	68f8      	ldr	r0, [r7, #12]
 8009b26:	2101      	movs	r1, #1
 8009b28:	f7fe f91a 	bl	8007d60 <xNetworkInterfaceOutput>
	}
}
 8009b2c:	3710      	adds	r7, #16
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	bd80      	pop	{r7, pc}
 8009b32:	bf00      	nop

08009b34 <vARPGenerateRequestPacket>:

void vARPGenerateRequestPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
ARPPacket_t *pxARPPacket;

	pxARPPacket = ( ARPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	699b      	ldr	r3, [r3, #24]
 8009b40:	60fb      	str	r3, [r7, #12]
		xARPHeader.ucHardwareAddressLength;
		xARPHeader.ucProtocolAddressLength;
		xARPHeader.usOperation;
		xARPHeader.xTargetHardwareAddress;
	*/
	memcpy( ( void * ) &( pxARPPacket->xEthernetHeader ), ( void * ) xDefaultPartARPPacketHeader, sizeof( xDefaultPartARPPacketHeader ) );
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	4618      	mov	r0, r3
 8009b46:	4910      	ldr	r1, [pc, #64]	; (8009b88 <vARPGenerateRequestPacket+0x54>)
 8009b48:	2226      	movs	r2, #38	; 0x26
 8009b4a:	f007 fad1 	bl	80110f0 <memcpy>
	memcpy( ( void * ) pxARPPacket->xEthernetHeader.xSourceAddress.ucBytes , ( void * ) ipLOCAL_MAC_ADDRESS, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	3306      	adds	r3, #6
 8009b52:	4618      	mov	r0, r3
 8009b54:	490d      	ldr	r1, [pc, #52]	; (8009b8c <vARPGenerateRequestPacket+0x58>)
 8009b56:	2206      	movs	r2, #6
 8009b58:	f007 faca 	bl	80110f0 <memcpy>
	memcpy( ( void * ) pxARPPacket->xARPHeader.xSenderHardwareAddress.ucBytes, ( void * ) ipLOCAL_MAC_ADDRESS, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	3316      	adds	r3, #22
 8009b60:	4618      	mov	r0, r3
 8009b62:	490a      	ldr	r1, [pc, #40]	; (8009b8c <vARPGenerateRequestPacket+0x58>)
 8009b64:	2206      	movs	r2, #6
 8009b66:	f007 fac3 	bl	80110f0 <memcpy>
	/* HT:endian: network to network */
	pxARPPacket->xARPHeader.ulSenderProtocolAddress = *ipLOCAL_IP_ADDRESS_POINTER;
 8009b6a:	4b08      	ldr	r3, [pc, #32]	; (8009b8c <vARPGenerateRequestPacket+0x58>)
 8009b6c:	695a      	ldr	r2, [r3, #20]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	61da      	str	r2, [r3, #28]
	pxARPPacket->xARPHeader.ulTargetProtocolAddress = pxNetworkBuffer->ulIPAddress;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	695a      	ldr	r2, [r3, #20]
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f8c3 2026 	str.w	r2, [r3, #38]	; 0x26

	pxNetworkBuffer->xDataLength = sizeof( ARPPacket_t );
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	222a      	movs	r2, #42	; 0x2a
 8009b80:	61da      	str	r2, [r3, #28]

	iptraceCREATING_ARP_REQUEST( pxNetworkBuffer->ulIPAddress );
}
 8009b82:	3710      	adds	r7, #16
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}
 8009b88:	08014708 	.word	0x08014708
 8009b8c:	2000bb08 	.word	0x2000bb08

08009b90 <FreeRTOS_max_uint32>:
	static portINLINE BaseType_t  	FreeRTOS_min_BaseType  (BaseType_t  a, BaseType_t  b);
	static portINLINE UBaseType_t  	FreeRTOS_min_UBaseType (UBaseType_t  a, UBaseType_t  b);


	static portINLINE int32_t  FreeRTOS_max_int32  (int32_t  a, int32_t  b) { return a >= b ? a : b; }
	static portINLINE uint32_t FreeRTOS_max_uint32 (uint32_t a, uint32_t b) { return a >= b ? a : b; }
 8009b90:	b480      	push	{r7}
 8009b92:	b083      	sub	sp, #12
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
 8009b98:	6039      	str	r1, [r7, #0]
 8009b9a:	687a      	ldr	r2, [r7, #4]
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	bf38      	it	cc
 8009ba2:	4613      	movcc	r3, r2
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	370c      	adds	r7, #12
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bae:	4770      	bx	lr

08009bb0 <FreeRTOS_round_up>:
	static portINLINE int32_t  FreeRTOS_min_int32  (int32_t  a, int32_t  b) { return a <= b ? a : b; }
	static portINLINE uint32_t FreeRTOS_min_uint32 (uint32_t a, uint32_t b) { return a <= b ? a : b; }
	static portINLINE uint32_t FreeRTOS_round_up   (uint32_t a, uint32_t d) { return d * ( ( a + d - 1u ) / d ); }
 8009bb0:	b480      	push	{r7}
 8009bb2:	b083      	sub	sp, #12
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	6039      	str	r1, [r7, #0]
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	4413      	add	r3, r2
 8009bc0:	1e5a      	subs	r2, r3, #1
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bc8:	683a      	ldr	r2, [r7, #0]
 8009bca:	fb02 f303 	mul.w	r3, r2, r3
 8009bce:	4618      	mov	r0, r3
 8009bd0:	370c      	adds	r7, #12
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd8:	4770      	bx	lr
 8009bda:	bf00      	nop

08009bdc <uxStreamBufferSpace>:
}
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferSpace( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper );
static portINLINE size_t uxStreamBufferSpace( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper )
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b087      	sub	sp, #28
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	60f8      	str	r0, [r7, #12]
 8009be4:	60b9      	str	r1, [r7, #8]
 8009be6:	607a      	str	r2, [r7, #4]
/* Returns the space between uxLower and uxUpper, which equals to the distance minus 1 */
size_t uxCount;

	uxCount = pxBuffer->LENGTH + uxUpper - uxLower - 1u;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	691a      	ldr	r2, [r3, #16]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	441a      	add	r2, r3
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	1ad3      	subs	r3, r2, r3
 8009bf4:	3b01      	subs	r3, #1
 8009bf6:	617b      	str	r3, [r7, #20]
	if( uxCount >= pxBuffer->LENGTH )
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	691a      	ldr	r2, [r3, #16]
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	429a      	cmp	r2, r3
 8009c00:	d804      	bhi.n	8009c0c <uxStreamBufferSpace+0x30>
	{
		uxCount -= pxBuffer->LENGTH;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	691b      	ldr	r3, [r3, #16]
 8009c06:	697a      	ldr	r2, [r7, #20]
 8009c08:	1ad3      	subs	r3, r2, r3
 8009c0a:	617b      	str	r3, [r7, #20]
	}

	return uxCount;
 8009c0c:	697b      	ldr	r3, [r7, #20]
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	371c      	adds	r7, #28
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop

08009c1c <uxStreamBufferDistance>:
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferDistance( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper );
static portINLINE size_t uxStreamBufferDistance( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper )
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b087      	sub	sp, #28
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	60b9      	str	r1, [r7, #8]
 8009c26:	607a      	str	r2, [r7, #4]
/* Returns the distance between uxLower and uxUpper */
size_t uxCount;

	uxCount = pxBuffer->LENGTH + uxUpper - uxLower;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	691a      	ldr	r2, [r3, #16]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	441a      	add	r2, r3
 8009c30:	68bb      	ldr	r3, [r7, #8]
 8009c32:	1ad3      	subs	r3, r2, r3
 8009c34:	617b      	str	r3, [r7, #20]
	if ( uxCount >= pxBuffer->LENGTH )
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	691a      	ldr	r2, [r3, #16]
 8009c3a:	697b      	ldr	r3, [r7, #20]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d804      	bhi.n	8009c4a <uxStreamBufferDistance+0x2e>
	{
		uxCount -= pxBuffer->LENGTH;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	691b      	ldr	r3, [r3, #16]
 8009c44:	697a      	ldr	r2, [r7, #20]
 8009c46:	1ad3      	subs	r3, r2, r3
 8009c48:	617b      	str	r3, [r7, #20]
	}

	return uxCount;
 8009c4a:	697b      	ldr	r3, [r7, #20]
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	371c      	adds	r7, #28
 8009c50:	46bd      	mov	sp, r7
 8009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c56:	4770      	bx	lr

08009c58 <uxStreamBufferGetSpace>:
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferGetSpace( const StreamBuffer_t *pxBuffer );
static portINLINE size_t uxStreamBufferGetSpace( const StreamBuffer_t *pxBuffer )
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
/* Returns the number of items which can still be added to uxHead
before hitting on uxTail */
size_t uxHead = pxBuffer->uxHead;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	689b      	ldr	r3, [r3, #8]
 8009c64:	60fb      	str	r3, [r7, #12]
size_t uxTail = pxBuffer->uxTail;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	60bb      	str	r3, [r7, #8]

	return uxStreamBufferSpace( pxBuffer, uxHead, uxTail );
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	68f9      	ldr	r1, [r7, #12]
 8009c70:	68ba      	ldr	r2, [r7, #8]
 8009c72:	f7ff ffb3 	bl	8009bdc <uxStreamBufferSpace>
 8009c76:	4603      	mov	r3, r0
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3710      	adds	r7, #16
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}

08009c80 <uxStreamBufferFrontSpace>:
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferFrontSpace( const StreamBuffer_t *pxBuffer );
static portINLINE size_t uxStreamBufferFrontSpace( const StreamBuffer_t *pxBuffer )
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b084      	sub	sp, #16
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
/* Distance between uxFront and uxTail
or the number of items which can still be added to uxFront,
before hitting on uxTail */

size_t uxFront = pxBuffer->uxFront;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	68db      	ldr	r3, [r3, #12]
 8009c8c:	60fb      	str	r3, [r7, #12]
size_t uxTail = pxBuffer->uxTail;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	60bb      	str	r3, [r7, #8]

	return uxStreamBufferSpace( pxBuffer, uxFront, uxTail );
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	68f9      	ldr	r1, [r7, #12]
 8009c98:	68ba      	ldr	r2, [r7, #8]
 8009c9a:	f7ff ff9f 	bl	8009bdc <uxStreamBufferSpace>
 8009c9e:	4603      	mov	r3, r0
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3710      	adds	r7, #16
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}

08009ca8 <uxStreamBufferGetSize>:
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferGetSize( const StreamBuffer_t *pxBuffer );
static portINLINE size_t uxStreamBufferGetSize( const StreamBuffer_t *pxBuffer )
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b084      	sub	sp, #16
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
/* Returns the number of items which can be read from uxTail
before reaching uxHead */
size_t uxHead = pxBuffer->uxHead;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	60fb      	str	r3, [r7, #12]
size_t uxTail = pxBuffer->uxTail;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	60bb      	str	r3, [r7, #8]

	return uxStreamBufferDistance( pxBuffer, uxTail, uxHead );
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	68b9      	ldr	r1, [r7, #8]
 8009cc0:	68fa      	ldr	r2, [r7, #12]
 8009cc2:	f7ff ffab 	bl	8009c1c <uxStreamBufferDistance>
 8009cc6:	4603      	mov	r3, r0
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3710      	adds	r7, #16
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}

08009cd0 <vNetworkSocketsInit>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vNetworkSocketsInit( void )
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b082      	sub	sp, #8
 8009cd4:	af00      	add	r7, sp, #0
const uint32_t ulAutoPortRange = socketAUTO_PORT_ALLOCATION_MAX_NUMBER - socketAUTO_PORT_ALLOCATION_RESET_NUMBER;
 8009cd6:	f44f 5378 	mov.w	r3, #15872	; 0x3e00
 8009cda:	607b      	str	r3, [r7, #4]
uint32_t ulRandomPort;

	vListInitialise( &xBoundUDPSocketsList );
 8009cdc:	481a      	ldr	r0, [pc, #104]	; (8009d48 <vNetworkSocketsInit+0x78>)
 8009cde:	f7fa ff37 	bl	8004b50 <vListInitialise>

	/* Determine the first anonymous UDP port number to get assigned.  Give it
	a random value in order to avoid confusion about port numbers being used
	earlier, before rebooting the device.  Start with the first auto port
	number, then add a random offset up to a maximum of the range of numbers. */
	ulRandomPort = socketAUTO_PORT_ALLOCATION_START_NUMBER;
 8009ce2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8009ce6:	603b      	str	r3, [r7, #0]
	ulRandomPort += ( ipconfigRAND32() % ulAutoPortRange );
 8009ce8:	f006 fba6 	bl	8010438 <uxRand>
 8009cec:	4603      	mov	r3, r0
 8009cee:	687a      	ldr	r2, [r7, #4]
 8009cf0:	fbb3 f2f2 	udiv	r2, r3, r2
 8009cf4:	6879      	ldr	r1, [r7, #4]
 8009cf6:	fb01 f202 	mul.w	r2, r1, r2
 8009cfa:	1a9b      	subs	r3, r3, r2
 8009cfc:	683a      	ldr	r2, [r7, #0]
 8009cfe:	4413      	add	r3, r2
 8009d00:	603b      	str	r3, [r7, #0]
	usNextPortToUse[ socketNEXT_UDP_PORT_NUMBER_INDEX ] = ( uint16_t ) ulRandomPort;
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	b29a      	uxth	r2, r3
 8009d06:	4b11      	ldr	r3, [pc, #68]	; (8009d4c <vNetworkSocketsInit+0x7c>)
 8009d08:	801a      	strh	r2, [r3, #0]

	#if( ipconfigUSE_TCP == 1 )
	{
		extern uint32_t ulNextInitialSequenceNumber;

		ulNextInitialSequenceNumber = ipconfigRAND32();
 8009d0a:	f006 fb95 	bl	8010438 <uxRand>
 8009d0e:	4602      	mov	r2, r0
 8009d10:	4b0f      	ldr	r3, [pc, #60]	; (8009d50 <vNetworkSocketsInit+0x80>)
 8009d12:	601a      	str	r2, [r3, #0]

		/* Determine the first anonymous TCP port number to get assigned. */
		ulRandomPort = socketAUTO_PORT_ALLOCATION_START_NUMBER;
 8009d14:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8009d18:	603b      	str	r3, [r7, #0]
		ulRandomPort += ( ipconfigRAND32() % ulAutoPortRange );
 8009d1a:	f006 fb8d 	bl	8010438 <uxRand>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	687a      	ldr	r2, [r7, #4]
 8009d22:	fbb3 f2f2 	udiv	r2, r3, r2
 8009d26:	6879      	ldr	r1, [r7, #4]
 8009d28:	fb01 f202 	mul.w	r2, r1, r2
 8009d2c:	1a9b      	subs	r3, r3, r2
 8009d2e:	683a      	ldr	r2, [r7, #0]
 8009d30:	4413      	add	r3, r2
 8009d32:	603b      	str	r3, [r7, #0]
		usNextPortToUse[ socketNEXT_TCP_PORT_NUMBER_INDEX ] = ( uint16_t ) ulRandomPort;
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	b29a      	uxth	r2, r3
 8009d38:	4b04      	ldr	r3, [pc, #16]	; (8009d4c <vNetworkSocketsInit+0x7c>)
 8009d3a:	805a      	strh	r2, [r3, #2]

		vListInitialise( &xBoundTCPSocketsList );
 8009d3c:	4805      	ldr	r0, [pc, #20]	; (8009d54 <vNetworkSocketsInit+0x84>)
 8009d3e:	f7fa ff07 	bl	8004b50 <vListInitialise>
	}
	#endif  /* ipconfigUSE_TCP == 1 */
}
 8009d42:	3708      	adds	r7, #8
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}
 8009d48:	2000d0e0 	.word	0x2000d0e0
 8009d4c:	2000c2a8 	.word	0x2000c2a8
 8009d50:	2000c2b0 	.word	0x2000c2b0
 8009d54:	2000d0cc 	.word	0x2000d0cc

08009d58 <prvDetermineSocketSize>:
/*-----------------------------------------------------------*/

static BaseType_t prvDetermineSocketSize( BaseType_t xDomain, BaseType_t xType, BaseType_t xProtocol, size_t *pxSocketSize )
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b088      	sub	sp, #32
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	60f8      	str	r0, [r7, #12]
 8009d60:	60b9      	str	r1, [r7, #8]
 8009d62:	607a      	str	r2, [r7, #4]
 8009d64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdPASS;
 8009d66:	2301      	movs	r3, #1
 8009d68:	61fb      	str	r3, [r7, #28]
FreeRTOS_Socket_t *pxSocket;

	/* Asserts must not appear before it has been determined that the network
	task is ready - otherwise the asserts will fail. */
	if( xIPIsNetworkTaskReady() == pdFALSE )
 8009d6a:	f7ff fc0b 	bl	8009584 <xIPIsNetworkTaskReady>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d102      	bne.n	8009d7a <prvDetermineSocketSize+0x22>
	{
		xReturn = pdFAIL;
 8009d74:	2300      	movs	r3, #0
 8009d76:	61fb      	str	r3, [r7, #28]
 8009d78:	e045      	b.n	8009e06 <prvDetermineSocketSize+0xae>
	}
	else
	{
		/* Only Ethernet is currently supported. */
		configASSERT( xDomain == FREERTOS_AF_INET );
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2b02      	cmp	r3, #2
 8009d7e:	d009      	beq.n	8009d94 <prvDetermineSocketSize+0x3c>
 8009d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d84:	f383 8811 	msr	BASEPRI, r3
 8009d88:	f3bf 8f6f 	isb	sy
 8009d8c:	f3bf 8f4f 	dsb	sy
 8009d90:	61bb      	str	r3, [r7, #24]
 8009d92:	e7fe      	b.n	8009d92 <prvDetermineSocketSize+0x3a>

		/* Check if the UDP socket-list has been initialised. */
		configASSERT( listLIST_IS_INITIALISED( &xBoundUDPSocketsList ) );
 8009d94:	4b1e      	ldr	r3, [pc, #120]	; (8009e10 <prvDetermineSocketSize+0xb8>)
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d9c:	d009      	beq.n	8009db2 <prvDetermineSocketSize+0x5a>
 8009d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009da2:	f383 8811 	msr	BASEPRI, r3
 8009da6:	f3bf 8f6f 	isb	sy
 8009daa:	f3bf 8f4f 	dsb	sy
 8009dae:	617b      	str	r3, [r7, #20]
 8009db0:	e7fe      	b.n	8009db0 <prvDetermineSocketSize+0x58>
		#if( ipconfigUSE_TCP == 1 )
		{
			/* Check if the TCP socket-list has been initialised. */
			configASSERT( listLIST_IS_INITIALISED( &xBoundTCPSocketsList ) );
 8009db2:	4b18      	ldr	r3, [pc, #96]	; (8009e14 <prvDetermineSocketSize+0xbc>)
 8009db4:	689b      	ldr	r3, [r3, #8]
 8009db6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009dba:	d009      	beq.n	8009dd0 <prvDetermineSocketSize+0x78>
 8009dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dc0:	f383 8811 	msr	BASEPRI, r3
 8009dc4:	f3bf 8f6f 	isb	sy
 8009dc8:	f3bf 8f4f 	dsb	sy
 8009dcc:	613b      	str	r3, [r7, #16]
 8009dce:	e7fe      	b.n	8009dce <prvDetermineSocketSize+0x76>
		}
		#endif  /* ipconfigUSE_TCP == 1 */

		if( xProtocol == FREERTOS_IPPROTO_UDP )
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2b11      	cmp	r3, #17
 8009dd4:	d108      	bne.n	8009de8 <prvDetermineSocketSize+0x90>
		{
			if( xType != FREERTOS_SOCK_DGRAM )
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d001      	beq.n	8009de0 <prvDetermineSocketSize+0x88>
			{
				xReturn = pdFAIL;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	61fb      	str	r3, [r7, #28]
			}
			/* In case a UDP socket is created, do not allocate space for TCP data. */
			*pxSocketSize = ( sizeof( *pxSocket ) - sizeof( pxSocket->u ) ) + sizeof( pxSocket->u.xUDP );
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	224c      	movs	r2, #76	; 0x4c
 8009de4:	601a      	str	r2, [r3, #0]
 8009de6:	e00e      	b.n	8009e06 <prvDetermineSocketSize+0xae>
		}
#if( ipconfigUSE_TCP == 1 )
		else if( xProtocol == FREERTOS_IPPROTO_TCP )
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2b06      	cmp	r3, #6
 8009dec:	d109      	bne.n	8009e02 <prvDetermineSocketSize+0xaa>
		{
			if( xType != FREERTOS_SOCK_STREAM )
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d001      	beq.n	8009df8 <prvDetermineSocketSize+0xa0>
			{
				xReturn = pdFAIL;
 8009df4:	2300      	movs	r3, #0
 8009df6:	61fb      	str	r3, [r7, #28]
			}

			*pxSocketSize = ( sizeof( *pxSocket ) - sizeof( pxSocket->u ) ) + sizeof( pxSocket->u.xTCP );
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8009dfe:	601a      	str	r2, [r3, #0]
 8009e00:	e001      	b.n	8009e06 <prvDetermineSocketSize+0xae>
		}
#endif  /* ipconfigUSE_TCP == 1 */
		else
		{
			xReturn = pdFAIL;
 8009e02:	2300      	movs	r3, #0
 8009e04:	61fb      	str	r3, [r7, #28]
		}
	}
	/* In case configASSERT() is not used */
	( void )xDomain;
	return xReturn;
 8009e06:	69fb      	ldr	r3, [r7, #28]
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3720      	adds	r7, #32
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}
 8009e10:	2000d0e0 	.word	0x2000d0e0
 8009e14:	2000d0cc 	.word	0x2000d0cc

08009e18 <FreeRTOS_socket>:
/*-----------------------------------------------------------*/

/* FreeRTOS_socket() allocates and initiates a socket */
Socket_t FreeRTOS_socket( BaseType_t xDomain, BaseType_t xType, BaseType_t xProtocol )
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b088      	sub	sp, #32
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	60f8      	str	r0, [r7, #12]
 8009e20:	60b9      	str	r1, [r7, #8]
 8009e22:	607a      	str	r2, [r7, #4]
FreeRTOS_Socket_t *pxSocket;
size_t uxSocketSize;
EventGroupHandle_t xEventGroup;
Socket_t xReturn;

	if( prvDetermineSocketSize( xDomain, xType, xProtocol, &uxSocketSize ) == pdFAIL )
 8009e24:	f107 0310 	add.w	r3, r7, #16
 8009e28:	68f8      	ldr	r0, [r7, #12]
 8009e2a:	68b9      	ldr	r1, [r7, #8]
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	f7ff ff93 	bl	8009d58 <prvDetermineSocketSize>
 8009e32:	4603      	mov	r3, r0
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d103      	bne.n	8009e40 <FreeRTOS_socket+0x28>
	{
		xReturn = FREERTOS_INVALID_SOCKET;
 8009e38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e3c:	61bb      	str	r3, [r7, #24]
 8009e3e:	e07d      	b.n	8009f3c <FreeRTOS_socket+0x124>
	{
		/* Allocate the structure that will hold the socket information.  The
		size depends on the type of socket: UDP sockets need less space.  A
		define 'pvPortMallocSocket' will used to allocate the necessary space.
		By default it points to the FreeRTOS function 'pvPortMalloc()'. */
		pxSocket = ( FreeRTOS_Socket_t * ) pvPortMallocSocket( uxSocketSize );
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	4618      	mov	r0, r3
 8009e44:	f7fb f94c 	bl	80050e0 <pvPortMalloc>
 8009e48:	61f8      	str	r0, [r7, #28]

		if( pxSocket == NULL )
 8009e4a:	69fb      	ldr	r3, [r7, #28]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d103      	bne.n	8009e58 <FreeRTOS_socket+0x40>
		{
			pxSocket = ( FreeRTOS_Socket_t * ) FREERTOS_INVALID_SOCKET;
 8009e50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e54:	61fb      	str	r3, [r7, #28]
 8009e56:	e06f      	b.n	8009f38 <FreeRTOS_socket+0x120>
			iptraceFAILED_TO_CREATE_SOCKET();
		}
		else if( ( xEventGroup = xEventGroupCreate() ) == NULL )
 8009e58:	f7fd fb68 	bl	800752c <xEventGroupCreate>
 8009e5c:	6178      	str	r0, [r7, #20]
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d106      	bne.n	8009e72 <FreeRTOS_socket+0x5a>
		{
			vPortFreeSocket( pxSocket );
 8009e64:	69f8      	ldr	r0, [r7, #28]
 8009e66:	f7fb f9db 	bl	8005220 <vPortFree>
			pxSocket = ( FreeRTOS_Socket_t * ) FREERTOS_INVALID_SOCKET;
 8009e6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e6e:	61fb      	str	r3, [r7, #28]
 8009e70:	e062      	b.n	8009f38 <FreeRTOS_socket+0x120>
			iptraceFAILED_TO_CREATE_EVENT_GROUP();
		}
		else
		{
			/* Clear the entire space to avoid nulling individual entries */
			memset( pxSocket, '\0', uxSocketSize );
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	69f8      	ldr	r0, [r7, #28]
 8009e76:	2100      	movs	r1, #0
 8009e78:	461a      	mov	r2, r3
 8009e7a:	f007 fa39 	bl	80112f0 <memset>

			pxSocket->xEventGroup = xEventGroup;
 8009e7e:	69fb      	ldr	r3, [r7, #28]
 8009e80:	697a      	ldr	r2, [r7, #20]
 8009e82:	605a      	str	r2, [r3, #4]

			/* Initialise the socket's members.  The semaphore will be created
			if the socket is bound to an address, for now the pointer to the
			semaphore is just set to NULL to show it has not been created. */
			if( xProtocol == FREERTOS_IPPROTO_UDP )
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2b11      	cmp	r3, #17
 8009e88:	d104      	bne.n	8009e94 <FreeRTOS_socket+0x7c>
			{
				vListInitialise( &( pxSocket->u.xUDP.xWaitingPacketsList ) );
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	3338      	adds	r3, #56	; 0x38
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f7fa fe5e 	bl	8004b50 <vListInitialise>
					pxSocket->u.xUDP.uxMaxPackets = ( UBaseType_t ) ipconfigUDP_MAX_RX_PACKETS;
				}
				#endif /* ipconfigUDP_MAX_RX_PACKETS > 0 */
			}

			vListInitialiseItem( &( pxSocket->xBoundSocketListItem ) );
 8009e94:	69fb      	ldr	r3, [r7, #28]
 8009e96:	3308      	adds	r3, #8
 8009e98:	4618      	mov	r0, r3
 8009e9a:	f7fa fe79 	bl	8004b90 <vListInitialiseItem>
			listSET_LIST_ITEM_OWNER( &( pxSocket->xBoundSocketListItem ), ( void * ) pxSocket );
 8009e9e:	69fb      	ldr	r3, [r7, #28]
 8009ea0:	69fa      	ldr	r2, [r7, #28]
 8009ea2:	615a      	str	r2, [r3, #20]

			pxSocket->xReceiveBlockTime = ipconfigSOCK_DEFAULT_RECEIVE_BLOCK_TIME;
 8009ea4:	69fb      	ldr	r3, [r7, #28]
 8009ea6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009eaa:	61da      	str	r2, [r3, #28]
			pxSocket->xSendBlockTime    = ipconfigSOCK_DEFAULT_SEND_BLOCK_TIME;
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	f241 3288 	movw	r2, #5000	; 0x1388
 8009eb2:	621a      	str	r2, [r3, #32]
			pxSocket->ucSocketOptions   = ( uint8_t ) FREERTOS_SO_UDPCKSUM_OUT;
 8009eb4:	69fb      	ldr	r3, [r7, #28]
 8009eb6:	2202      	movs	r2, #2
 8009eb8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			pxSocket->ucProtocol        = ( uint8_t ) xProtocol; /* protocol: UDP or TCP */
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	b2da      	uxtb	r2, r3
 8009ec0:	69fb      	ldr	r3, [r7, #28]
 8009ec2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

			#if( ipconfigUSE_TCP == 1 )
			{
				if( xProtocol == FREERTOS_IPPROTO_TCP )
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2b06      	cmp	r3, #6
 8009eca:	d135      	bne.n	8009f38 <FreeRTOS_socket+0x120>
				{
					/* StreamSize is expressed in number of bytes */
					/* Round up buffer sizes to nearest multiple of MSS */
					pxSocket->u.xTCP.usInitMSS    = pxSocket->u.xTCP.usCurMSS = ipconfigTCP_MSS;
 8009ecc:	69fb      	ldr	r3, [r7, #28]
 8009ece:	f240 52b4 	movw	r2, #1460	; 0x5b4
 8009ed2:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 8009ed6:	69fb      	ldr	r3, [r7, #28]
 8009ed8:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8009edc:	69fb      	ldr	r3, [r7, #28]
 8009ede:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
					pxSocket->u.xTCP.uxRxStreamSize = ( size_t ) ipconfigTCP_RX_BUFFER_LENGTH;
 8009ee2:	69fb      	ldr	r3, [r7, #28]
 8009ee4:	f241 121c 	movw	r2, #4380	; 0x111c
 8009ee8:	66da      	str	r2, [r3, #108]	; 0x6c
					pxSocket->u.xTCP.uxTxStreamSize = ( size_t ) FreeRTOS_round_up( ipconfigTCP_TX_BUFFER_LENGTH, ipconfigTCP_MSS );
 8009eea:	f640 3068 	movw	r0, #2920	; 0xb68
 8009eee:	f240 51b4 	movw	r1, #1460	; 0x5b4
 8009ef2:	f7ff fe5d 	bl	8009bb0 <FreeRTOS_round_up>
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	69fb      	ldr	r3, [r7, #28]
 8009efa:	671a      	str	r2, [r3, #112]	; 0x70
					/* Use half of the buffer size of the TCP windows */
					#if ( ipconfigUSE_TCP_WIN == 1 )
					{
						pxSocket->u.xTCP.uxRxWinSize  = FreeRTOS_max_uint32( 1UL, ( uint32_t ) ( pxSocket->u.xTCP.uxRxStreamSize / 2 ) / ipconfigTCP_MSS );
 8009efc:	69fb      	ldr	r3, [r7, #28]
 8009efe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009f00:	08db      	lsrs	r3, r3, #3
 8009f02:	4a11      	ldr	r2, [pc, #68]	; (8009f48 <FreeRTOS_socket+0x130>)
 8009f04:	fba2 2303 	umull	r2, r3, r2, r3
 8009f08:	099b      	lsrs	r3, r3, #6
 8009f0a:	2001      	movs	r0, #1
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	f7ff fe3f 	bl	8009b90 <FreeRTOS_max_uint32>
 8009f12:	4602      	mov	r2, r0
 8009f14:	69fb      	ldr	r3, [r7, #28]
 8009f16:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
						pxSocket->u.xTCP.uxTxWinSize  = FreeRTOS_max_uint32( 1UL, ( uint32_t ) ( pxSocket->u.xTCP.uxTxStreamSize / 2 ) / ipconfigTCP_MSS );
 8009f1a:	69fb      	ldr	r3, [r7, #28]
 8009f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f1e:	08db      	lsrs	r3, r3, #3
 8009f20:	4a09      	ldr	r2, [pc, #36]	; (8009f48 <FreeRTOS_socket+0x130>)
 8009f22:	fba2 2303 	umull	r2, r3, r2, r3
 8009f26:	099b      	lsrs	r3, r3, #6
 8009f28:	2001      	movs	r0, #1
 8009f2a:	4619      	mov	r1, r3
 8009f2c:	f7ff fe30 	bl	8009b90 <FreeRTOS_max_uint32>
 8009f30:	4602      	mov	r2, r0
 8009f32:	69fb      	ldr	r3, [r7, #28]
 8009f34:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				}
			}
			#endif  /* ipconfigUSE_TCP == 1 */
		}

		xReturn = ( Socket_t ) pxSocket;
 8009f38:	69fb      	ldr	r3, [r7, #28]
 8009f3a:	61bb      	str	r3, [r7, #24]
	}

	/* Remove compiler warnings in the case the configASSERT() is not defined. */
	( void ) xDomain;

	return xReturn;
 8009f3c:	69bb      	ldr	r3, [r7, #24]
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3720      	adds	r7, #32
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}
 8009f46:	bf00      	nop
 8009f48:	2ce33e6d 	.word	0x2ce33e6d

08009f4c <FreeRTOS_sendto>:
	return lReturn;
}
/*-----------------------------------------------------------*/

int32_t FreeRTOS_sendto( Socket_t xSocket, const void *pvBuffer, size_t xTotalDataLength, BaseType_t xFlags, const struct freertos_sockaddr *pxDestinationAddress, socklen_t xDestinationAddressLength )
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b08e      	sub	sp, #56	; 0x38
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	60f8      	str	r0, [r7, #12]
 8009f54:	60b9      	str	r1, [r7, #8]
 8009f56:	607a      	str	r2, [r7, #4]
 8009f58:	603b      	str	r3, [r7, #0]
NetworkBufferDescriptor_t *pxNetworkBuffer;
IPStackEvent_t xStackTxEvent = { eStackTxEvent, NULL };
 8009f5a:	2303      	movs	r3, #3
 8009f5c:	f887 3020 	strb.w	r3, [r7, #32]
 8009f60:	2300      	movs	r3, #0
 8009f62:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
TickType_t xTicksToWait;
int32_t lReturn = 0;
 8009f64:	2300      	movs	r3, #0
 8009f66:	633b      	str	r3, [r7, #48]	; 0x30
FreeRTOS_Socket_t *pxSocket;

	pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* The function prototype is designed to maintain the expected Berkeley
	sockets standard, but this implementation does not use all the
	parameters. */
	( void ) xDestinationAddressLength;
	configASSERT( pvBuffer );
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d109      	bne.n	8009f86 <FreeRTOS_sendto+0x3a>
 8009f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f76:	f383 8811 	msr	BASEPRI, r3
 8009f7a:	f3bf 8f6f 	isb	sy
 8009f7e:	f3bf 8f4f 	dsb	sy
 8009f82:	62bb      	str	r3, [r7, #40]	; 0x28
 8009f84:	e7fe      	b.n	8009f84 <FreeRTOS_sendto+0x38>

	if( xTotalDataLength <= ( size_t ) ipMAX_UDP_PAYLOAD_LENGTH )
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f5b3 6fb8 	cmp.w	r3, #1472	; 0x5c0
 8009f8c:	d876      	bhi.n	800a07c <FreeRTOS_sendto+0x130>
	{
		/* If the socket is not already bound to an address, bind it now.
		Passing NULL as the address parameter tells FreeRTOS_bind() to select
		the address to bind to. */
		if( ( socketSOCKET_IS_BOUND( pxSocket ) != pdFALSE ) ||
 8009f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f90:	699b      	ldr	r3, [r3, #24]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d107      	bne.n	8009fa6 <FreeRTOS_sendto+0x5a>
			( FreeRTOS_bind( xSocket, NULL, 0u ) == 0 ) )
 8009f96:	68f8      	ldr	r0, [r7, #12]
 8009f98:	2100      	movs	r1, #0
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	f000 f874 	bl	800a088 <FreeRTOS_bind>
 8009fa0:	4603      	mov	r3, r0
	if( xTotalDataLength <= ( size_t ) ipMAX_UDP_PAYLOAD_LENGTH )
	{
		/* If the socket is not already bound to an address, bind it now.
		Passing NULL as the address parameter tells FreeRTOS_bind() to select
		the address to bind to. */
		if( ( socketSOCKET_IS_BOUND( pxSocket ) != pdFALSE ) ||
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d16a      	bne.n	800a07c <FreeRTOS_sendto+0x130>
			( FreeRTOS_bind( xSocket, NULL, 0u ) == 0 ) )
		{
			xTicksToWait = pxSocket->xSendBlockTime;
 8009fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fa8:	6a1b      	ldr	r3, [r3, #32]
 8009faa:	617b      	str	r3, [r7, #20]
					xTicksToWait = ( TickType_t )0;
				}
			}
			#endif /* ipconfigUSE_CALLBACKS */

			if( ( xFlags & FREERTOS_MSG_DONTWAIT ) != 0 )
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	f003 0310 	and.w	r3, r3, #16
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d001      	beq.n	8009fba <FreeRTOS_sendto+0x6e>
			{
				xTicksToWait = ( TickType_t ) 0;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	617b      	str	r3, [r7, #20]
			}

			if( ( xFlags & FREERTOS_ZERO_COPY ) == 0 )
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	f003 0301 	and.w	r3, r3, #1
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d126      	bne.n	800a012 <FreeRTOS_sendto+0xc6>
			{
				/* Zero copy is not set, so obtain a network buffer into
				which the payload will be copied. */
				vTaskSetTimeOutState( &xTimeOut );
 8009fc4:	f107 0318 	add.w	r3, r7, #24
 8009fc8:	4618      	mov	r0, r3
 8009fca:	f7fc fde5 	bl	8006b98 <vTaskSetTimeOutState>

				/* Block until a buffer becomes available, or until a
				timeout has been reached */
				pxNetworkBuffer = pxGetNetworkBufferWithDescriptor( xTotalDataLength + sizeof( UDPPacket_t ), xTicksToWait );
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	4610      	mov	r0, r2
 8009fd8:	4619      	mov	r1, r3
 8009fda:	f7fe fb9f 	bl	800871c <pxGetNetworkBufferWithDescriptor>
 8009fde:	6378      	str	r0, [r7, #52]	; 0x34

				if( pxNetworkBuffer != NULL )
 8009fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d019      	beq.n	800a01a <FreeRTOS_sendto+0xce>
				{
					memcpy( ( void * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipUDP_PAYLOAD_OFFSET_IPv4 ] ), ( void * ) pvBuffer, xTotalDataLength );
 8009fe6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fe8:	699b      	ldr	r3, [r3, #24]
 8009fea:	332a      	adds	r3, #42	; 0x2a
 8009fec:	4618      	mov	r0, r3
 8009fee:	68b9      	ldr	r1, [r7, #8]
 8009ff0:	687a      	ldr	r2, [r7, #4]
 8009ff2:	f007 f87d 	bl	80110f0 <memcpy>

					if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdTRUE )
 8009ff6:	f107 0218 	add.w	r2, r7, #24
 8009ffa:	f107 0314 	add.w	r3, r7, #20
 8009ffe:	4610      	mov	r0, r2
 800a000:	4619      	mov	r1, r3
 800a002:	f7fc fdeb 	bl	8006bdc <xTaskCheckForTimeOut>
 800a006:	4603      	mov	r3, r0
 800a008:	2b01      	cmp	r3, #1
 800a00a:	d106      	bne.n	800a01a <FreeRTOS_sendto+0xce>
					{
						/* The entire block time has been used up. */
						xTicksToWait = ( TickType_t ) 0;
 800a00c:	2300      	movs	r3, #0
 800a00e:	617b      	str	r3, [r7, #20]
 800a010:	e003      	b.n	800a01a <FreeRTOS_sendto+0xce>
			else
			{
				/* When zero copy is used, pvBuffer is a pointer to the
				payload of a buffer that has already been obtained from the
				stack.  Obtain the network buffer pointer from the buffer. */
				pxNetworkBuffer = pxUDPPayloadBuffer_to_NetworkBuffer( (void*)pvBuffer );
 800a012:	68b8      	ldr	r0, [r7, #8]
 800a014:	f7fe fe82 	bl	8008d1c <pxUDPPayloadBuffer_to_NetworkBuffer>
 800a018:	6378      	str	r0, [r7, #52]	; 0x34
			}

			if( pxNetworkBuffer != NULL )
 800a01a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d02d      	beq.n	800a07c <FreeRTOS_sendto+0x130>
			{
				pxNetworkBuffer->xDataLength = xTotalDataLength;
 800a020:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a022:	687a      	ldr	r2, [r7, #4]
 800a024:	61da      	str	r2, [r3, #28]
				pxNetworkBuffer->usPort = pxDestinationAddress->sin_port;
 800a026:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a028:	885a      	ldrh	r2, [r3, #2]
 800a02a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a02c:	841a      	strh	r2, [r3, #32]
				pxNetworkBuffer->usBoundPort = ( uint16_t ) socketGET_SOCKET_PORT( pxSocket );
 800a02e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a030:	689b      	ldr	r3, [r3, #8]
 800a032:	b29a      	uxth	r2, r3
 800a034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a036:	845a      	strh	r2, [r3, #34]	; 0x22
				pxNetworkBuffer->ulIPAddress = pxDestinationAddress->sin_addr;
 800a038:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a03a:	685a      	ldr	r2, [r3, #4]
 800a03c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a03e:	615a      	str	r2, [r3, #20]

				/* The socket options are passed to the IP layer in the
				space that will eventually get used by the Ethernet header. */
				pxNetworkBuffer->pucEthernetBuffer[ ipSOCKET_OPTIONS_OFFSET ] = pxSocket->ucSocketOptions;
 800a040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a042:	699b      	ldr	r3, [r3, #24]
 800a044:	3306      	adds	r3, #6
 800a046:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a048:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800a04c:	701a      	strb	r2, [r3, #0]

				/* Tell the networking task that the packet needs sending. */
				xStackTxEvent.pvData = pxNetworkBuffer;
 800a04e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a050:	627b      	str	r3, [r7, #36]	; 0x24

				/* Ask the IP-task to send this packet */
				if( xSendEventStructToIPTask( &xStackTxEvent, xTicksToWait ) == pdPASS )
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	f107 0220 	add.w	r2, r7, #32
 800a058:	4610      	mov	r0, r2
 800a05a:	4619      	mov	r1, r3
 800a05c:	f7fe ffc2 	bl	8008fe4 <xSendEventStructToIPTask>
 800a060:	4603      	mov	r3, r0
 800a062:	2b01      	cmp	r3, #1
 800a064:	d102      	bne.n	800a06c <FreeRTOS_sendto+0x120>
				{
					/* The packet was successfully sent to the IP task. */
					lReturn = ( int32_t ) xTotalDataLength;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	633b      	str	r3, [r7, #48]	; 0x30
 800a06a:	e007      	b.n	800a07c <FreeRTOS_sendto+0x130>
				}
				else
				{
					/* If the buffer was allocated in this function, release
					it. */
					if( ( xFlags & FREERTOS_ZERO_COPY ) == 0 )
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	f003 0301 	and.w	r3, r3, #1
 800a072:	2b00      	cmp	r3, #0
 800a074:	d102      	bne.n	800a07c <FreeRTOS_sendto+0x130>
					{
						vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800a076:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800a078:	f7fe fbca 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
	{
		/* The data is longer than the available buffer space. */
		iptraceSENDTO_DATA_TOO_LONG();
	}

	return lReturn;
 800a07c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
} /* Tested */
 800a07e:	4618      	mov	r0, r3
 800a080:	3738      	adds	r7, #56	; 0x38
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}
 800a086:	bf00      	nop

0800a088 <FreeRTOS_bind>:
 * be used for both UDP and TCP sockets.  The actual binding will be performed
 * by the IP-task to avoid mutual access to the bound-socket-lists
 * (xBoundUDPSocketsList or xBoundTCPSocketsList).
 */
BaseType_t FreeRTOS_bind( Socket_t xSocket, struct freertos_sockaddr * pxAddress, socklen_t xAddressLength )
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b08a      	sub	sp, #40	; 0x28
 800a08c:	af02      	add	r7, sp, #8
 800a08e:	60f8      	str	r0, [r7, #12]
 800a090:	60b9      	str	r1, [r7, #8]
 800a092:	607a      	str	r2, [r7, #4]
IPStackEvent_t xBindEvent;
FreeRTOS_Socket_t *pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	61bb      	str	r3, [r7, #24]
BaseType_t xReturn = 0;
 800a098:	2300      	movs	r3, #0
 800a09a:	61fb      	str	r3, [r7, #28]

	( void ) xAddressLength;

	if( ( pxSocket == NULL ) || ( pxSocket == FREERTOS_INVALID_SOCKET ) )
 800a09c:	69bb      	ldr	r3, [r7, #24]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d003      	beq.n	800a0aa <FreeRTOS_bind+0x22>
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a0a8:	d103      	bne.n	800a0b2 <FreeRTOS_bind+0x2a>
	{
		xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800a0aa:	f06f 0315 	mvn.w	r3, #21
 800a0ae:	61fb      	str	r3, [r7, #28]
 800a0b0:	e045      	b.n	800a13e <FreeRTOS_bind+0xb6>
	}
	/* Once a socket is bound to a port, it can not be bound to a different
	port number */
	else if( socketSOCKET_IS_BOUND( pxSocket) != pdFALSE )
 800a0b2:	69bb      	ldr	r3, [r7, #24]
 800a0b4:	699b      	ldr	r3, [r3, #24]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d001      	beq.n	800a0be <FreeRTOS_bind+0x36>
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	e000      	b.n	800a0c0 <FreeRTOS_bind+0x38>
 800a0be:	2300      	movs	r3, #0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d003      	beq.n	800a0cc <FreeRTOS_bind+0x44>
	{
		/* The socket is already bound. */
		FreeRTOS_debug_printf( ( "vSocketBind: Socket already bound to %d\n", pxSocket->usLocalPort ) );
		xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800a0c4:	f06f 0315 	mvn.w	r3, #21
 800a0c8:	61fb      	str	r3, [r7, #28]
 800a0ca:	e038      	b.n	800a13e <FreeRTOS_bind+0xb6>
	}
	else
	{
		/* Prepare a messages to the IP-task in order to perform the binding.
		The desired port number will be passed in usLocalPort. */
		xBindEvent.eEventType = eSocketBindEvent;
 800a0cc:	2308      	movs	r3, #8
 800a0ce:	743b      	strb	r3, [r7, #16]
		xBindEvent.pvData = ( void * ) xSocket;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	617b      	str	r3, [r7, #20]
		if( pxAddress != NULL )
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d00e      	beq.n	800a0f8 <FreeRTOS_bind+0x70>
		{
			pxSocket->usLocalPort = FreeRTOS_ntohs( pxAddress->sin_port );
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	885b      	ldrh	r3, [r3, #2]
 800a0de:	021b      	lsls	r3, r3, #8
 800a0e0:	b29a      	uxth	r2, r3
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	885b      	ldrh	r3, [r3, #2]
 800a0e6:	0a1b      	lsrs	r3, r3, #8
 800a0e8:	b29b      	uxth	r3, r3
 800a0ea:	b29b      	uxth	r3, r3
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	b29b      	uxth	r3, r3
 800a0f0:	b29a      	uxth	r2, r3
 800a0f2:	69bb      	ldr	r3, [r7, #24]
 800a0f4:	849a      	strh	r2, [r3, #36]	; 0x24
 800a0f6:	e002      	b.n	800a0fe <FreeRTOS_bind+0x76>
		}
		else
		{
			/* Caller wants to bind to a random port number. */
			pxSocket->usLocalPort = 0u;
 800a0f8:	69bb      	ldr	r3, [r7, #24]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	849a      	strh	r2, [r3, #36]	; 0x24
		}

		/* portMAX_DELAY is used as a the time-out parameter, as binding *must*
		succeed before the socket can be used.  _RB_ The use of an infinite
		block time needs be changed as it could result in the task hanging. */
		if( xSendEventStructToIPTask( &xBindEvent, ( TickType_t ) portMAX_DELAY ) == pdFAIL )
 800a0fe:	f107 0310 	add.w	r3, r7, #16
 800a102:	4618      	mov	r0, r3
 800a104:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800a108:	f7fe ff6c 	bl	8008fe4 <xSendEventStructToIPTask>
 800a10c:	4603      	mov	r3, r0
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d103      	bne.n	800a11a <FreeRTOS_bind+0x92>
		{
			/* Failed to wake-up the IP-task, no use to wait for it */
			FreeRTOS_debug_printf( ( "FreeRTOS_bind: send event failed\n" ) );
			xReturn = -pdFREERTOS_ERRNO_ECANCELED;
 800a112:	f06f 038b 	mvn.w	r3, #139	; 0x8b
 800a116:	61fb      	str	r3, [r7, #28]
 800a118:	e011      	b.n	800a13e <FreeRTOS_bind+0xb6>
		}
		else
		{
			/* The IP-task will set the 'eSOCKET_BOUND' bit when it has done its
			job. */
			xEventGroupWaitBits( pxSocket->xEventGroup, eSOCKET_BOUND, pdTRUE /*xClearOnExit*/, pdFALSE /*xWaitAllBits*/, portMAX_DELAY );
 800a11a:	69bb      	ldr	r3, [r7, #24]
 800a11c:	685a      	ldr	r2, [r3, #4]
 800a11e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a122:	9300      	str	r3, [sp, #0]
 800a124:	4610      	mov	r0, r2
 800a126:	2110      	movs	r1, #16
 800a128:	2201      	movs	r2, #1
 800a12a:	2300      	movs	r3, #0
 800a12c:	f7fd fa16 	bl	800755c <xEventGroupWaitBits>
			if( socketSOCKET_IS_BOUND( pxSocket ) == pdFALSE )
 800a130:	69bb      	ldr	r3, [r7, #24]
 800a132:	699b      	ldr	r3, [r3, #24]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d102      	bne.n	800a13e <FreeRTOS_bind+0xb6>
			{
				xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800a138:	f06f 0315 	mvn.w	r3, #21
 800a13c:	61fb      	str	r3, [r7, #28]
			}
		}
	}

	return xReturn;
 800a13e:	69fb      	ldr	r3, [r7, #28]
}
 800a140:	4618      	mov	r0, r3
 800a142:	3720      	adds	r7, #32
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <vSocketBind>:
 * vSocketBind(): internal version of bind() that should not be called directly.
 * 'xInternal' is used for TCP sockets only: it allows to have several
 * (connected) child sockets bound to the same server port.
 */
BaseType_t vSocketBind( FreeRTOS_Socket_t *pxSocket, struct freertos_sockaddr * pxAddress, size_t uxAddressLength, BaseType_t xInternal )
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b08c      	sub	sp, #48	; 0x30
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	60f8      	str	r0, [r7, #12]
 800a150:	60b9      	str	r1, [r7, #8]
 800a152:	607a      	str	r2, [r7, #4]
 800a154:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = 0; /* In Berkeley sockets, 0 means pass for bind(). */
 800a156:	2300      	movs	r3, #0
 800a158:	62fb      	str	r3, [r7, #44]	; 0x2c
#if( ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND == 1 )
	struct freertos_sockaddr xAddress;
#endif /* ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND */

#if( ipconfigUSE_TCP == 1 )
	if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a160:	2b06      	cmp	r3, #6
 800a162:	d102      	bne.n	800a16a <vSocketBind+0x22>
	{
		pxSocketList = &xBoundTCPSocketsList;
 800a164:	4b3e      	ldr	r3, [pc, #248]	; (800a260 <vSocketBind+0x118>)
 800a166:	62bb      	str	r3, [r7, #40]	; 0x28
 800a168:	e001      	b.n	800a16e <vSocketBind+0x26>
	}
	else
#endif  /* ipconfigUSE_TCP == 1 */
	{
		pxSocketList = &xBoundUDPSocketsList;
 800a16a:	4b3e      	ldr	r3, [pc, #248]	; (800a264 <vSocketBind+0x11c>)
 800a16c:	62bb      	str	r3, [r7, #40]	; 0x28

	/* The function prototype is designed to maintain the expected Berkeley
	sockets standard, but this implementation does not use all the parameters. */
	( void ) uxAddressLength;

	configASSERT( pxSocket );
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d109      	bne.n	800a188 <vSocketBind+0x40>
 800a174:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a178:	f383 8811 	msr	BASEPRI, r3
 800a17c:	f3bf 8f6f 	isb	sy
 800a180:	f3bf 8f4f 	dsb	sy
 800a184:	627b      	str	r3, [r7, #36]	; 0x24
 800a186:	e7fe      	b.n	800a186 <vSocketBind+0x3e>
	configASSERT( pxSocket != FREERTOS_INVALID_SOCKET );
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a18e:	d109      	bne.n	800a1a4 <vSocketBind+0x5c>
 800a190:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a194:	f383 8811 	msr	BASEPRI, r3
 800a198:	f3bf 8f6f 	isb	sy
 800a19c:	f3bf 8f4f 	dsb	sy
 800a1a0:	623b      	str	r3, [r7, #32]
 800a1a2:	e7fe      	b.n	800a1a2 <vSocketBind+0x5a>
		/* pxAddress will be NULL if sendto() was called on a socket without the
		socket being bound to an address.  In this case, automatically allocate
		an address to the socket.  There is a very tiny chance that the allocated
		port will already be in use - if that is the case, then the check below
		[pxListFindListItemWithValue()] will result in an error being returned. */
		if( pxAddress == NULL )
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d105      	bne.n	800a1b6 <vSocketBind+0x6e>
		{
			pxAddress = &xAddress;
 800a1aa:	f107 0314 	add.w	r3, r7, #20
 800a1ae:	60bb      	str	r3, [r7, #8]
			/* For now, put it to zero, will be assigned later */
			pxAddress->sin_port = 0u;
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	805a      	strh	r2, [r3, #2]
	}
	#endif /* ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND == 1 */

	/* Sockets must be bound before calling FreeRTOS_sendto() if
	ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND is not set to 1. */
	configASSERT( pxAddress );
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d109      	bne.n	800a1d0 <vSocketBind+0x88>
 800a1bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1c0:	f383 8811 	msr	BASEPRI, r3
 800a1c4:	f3bf 8f6f 	isb	sy
 800a1c8:	f3bf 8f4f 	dsb	sy
 800a1cc:	61fb      	str	r3, [r7, #28]
 800a1ce:	e7fe      	b.n	800a1ce <vSocketBind+0x86>

	if( pxAddress != NULL )
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d03c      	beq.n	800a250 <vSocketBind+0x108>
	{
		if( pxAddress->sin_port == 0u )
 800a1d6:	68bb      	ldr	r3, [r7, #8]
 800a1d8:	885b      	ldrh	r3, [r3, #2]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d109      	bne.n	800a1f2 <vSocketBind+0xaa>
		{
			pxAddress->sin_port = prvGetPrivatePortNumber( ( BaseType_t ) pxSocket->ucProtocol );
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	f000 fa95 	bl	800a714 <prvGetPrivatePortNumber>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	805a      	strh	r2, [r3, #2]
		confirmed that the socket was not yet bound to a port.  If it is called
		from the IP-task, no such check is necessary. */

		/* Check to ensure the port is not already in use.  If the bind is
		called internally, a port MAY be used by more than one socket. */
		if( ( ( xInternal == pdFALSE ) || ( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP ) ) &&
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d004      	beq.n	800a202 <vSocketBind+0xba>
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a1fe:	2b06      	cmp	r3, #6
 800a200:	d00c      	beq.n	800a21c <vSocketBind+0xd4>
			( pxListFindListItemWithValue( pxSocketList, ( TickType_t ) pxAddress->sin_port ) != NULL ) )
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	885b      	ldrh	r3, [r3, #2]
 800a206:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a208:	4619      	mov	r1, r3
 800a20a:	f000 fad1 	bl	800a7b0 <pxListFindListItemWithValue>
 800a20e:	4603      	mov	r3, r0
		confirmed that the socket was not yet bound to a port.  If it is called
		from the IP-task, no such check is necessary. */

		/* Check to ensure the port is not already in use.  If the bind is
		called internally, a port MAY be used by more than one socket. */
		if( ( ( xInternal == pdFALSE ) || ( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP ) ) &&
 800a210:	2b00      	cmp	r3, #0
 800a212:	d003      	beq.n	800a21c <vSocketBind+0xd4>
			( pxListFindListItemWithValue( pxSocketList, ( TickType_t ) pxAddress->sin_port ) != NULL ) )
		{
			FreeRTOS_debug_printf( ( "vSocketBind: %sP port %d in use\n",
				pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP ? "TC" : "UD",
				FreeRTOS_ntohs( pxAddress->sin_port ) ) );
			xReturn = -pdFREERTOS_ERRNO_EADDRINUSE;
 800a214:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 800a218:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a21a:	e01c      	b.n	800a256 <vSocketBind+0x10e>
		}
		else
		{
			/* Allocate the port number to the socket.
			This macro will set 'xBoundSocketListItem->xItemValue' */
			socketSET_SOCKET_PORT( pxSocket, pxAddress->sin_port );
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	885b      	ldrh	r3, [r3, #2]
 800a220:	461a      	mov	r2, r3
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	609a      	str	r2, [r3, #8]

			/* And also store it in a socket field 'usLocalPort' in host-byte-order,
			mostly used for logging and debugging purposes */
			pxSocket->usLocalPort = FreeRTOS_ntohs( pxAddress->sin_port );
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	885b      	ldrh	r3, [r3, #2]
 800a22a:	021b      	lsls	r3, r3, #8
 800a22c:	b29a      	uxth	r2, r3
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	885b      	ldrh	r3, [r3, #2]
 800a232:	0a1b      	lsrs	r3, r3, #8
 800a234:	b29b      	uxth	r3, r3
 800a236:	b29b      	uxth	r3, r3
 800a238:	4313      	orrs	r3, r2
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	b29a      	uxth	r2, r3
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	849a      	strh	r2, [r3, #36]	; 0x24
					vTaskSuspendAll();
				}
				#endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */

				/* Add the socket to 'xBoundUDPSocketsList' or 'xBoundTCPSocketsList' */
				vListInsertEnd( pxSocketList, &( pxSocket->xBoundSocketListItem ) );
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	3308      	adds	r3, #8
 800a246:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a248:	4619      	mov	r1, r3
 800a24a:	f7fa fcad 	bl	8004ba8 <vListInsertEnd>
 800a24e:	e002      	b.n	800a256 <vSocketBind+0x10e>
			}
		}
	}
	else
	{
		xReturn = -pdFREERTOS_ERRNO_EADDRNOTAVAIL;
 800a250:	f06f 037c 	mvn.w	r3, #124	; 0x7c
 800a254:	62fb      	str	r3, [r7, #44]	; 0x2c
	if( xReturn != 0 )
	{
		iptraceBIND_FAILED( xSocket, ( FreeRTOS_ntohs( pxAddress->sin_port ) ) );
	}

	return xReturn;
 800a256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
} /* Tested */
 800a258:	4618      	mov	r0, r3
 800a25a:	3730      	adds	r7, #48	; 0x30
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}
 800a260:	2000d0cc 	.word	0x2000d0cc
 800a264:	2000d0e0 	.word	0x2000d0e0

0800a268 <FreeRTOS_closesocket>:
 * In case of a TCP socket: the connection will not be closed automatically
 * Subsequent messages for the closed socket will be responded to with a RST
 * The IP-task will actually close the socket, after receiving a 'eSocketCloseEvent' message
 */
BaseType_t FreeRTOS_closesocket( Socket_t xSocket )
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b086      	sub	sp, #24
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
BaseType_t xResult;
#if( ipconfigUSE_TCP == 1 ) && ( ipconfigUSE_CALLBACKS == 1 )
	FreeRTOS_Socket_t *pxSocket = ( FreeRTOS_Socket_t * )xSocket;
#endif
IPStackEvent_t xCloseEvent;
xCloseEvent.eEventType = eSocketCloseEvent;
 800a270:	2309      	movs	r3, #9
 800a272:	733b      	strb	r3, [r7, #12]
xCloseEvent.pvData = ( void * ) xSocket;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	613b      	str	r3, [r7, #16]

	if( ( xSocket == NULL ) || ( xSocket == FREERTOS_INVALID_SOCKET ) )
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d003      	beq.n	800a286 <FreeRTOS_closesocket+0x1e>
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a284:	d102      	bne.n	800a28c <FreeRTOS_closesocket+0x24>
	{
		xResult = 0;
 800a286:	2300      	movs	r3, #0
 800a288:	617b      	str	r3, [r7, #20]
 800a28a:	e00e      	b.n	800a2aa <FreeRTOS_closesocket+0x42>
		packet handling. */

		/* Note when changing the time-out value below, it must be checked who is calling
		this function. If it is called by the IP-task, a deadlock could occur.
		The IP-task would only call it in case of a user call-back */
		if( xSendEventStructToIPTask( &xCloseEvent, ( TickType_t ) 0 ) == pdFAIL )
 800a28c:	f107 030c 	add.w	r3, r7, #12
 800a290:	4618      	mov	r0, r3
 800a292:	2100      	movs	r1, #0
 800a294:	f7fe fea6 	bl	8008fe4 <xSendEventStructToIPTask>
 800a298:	4603      	mov	r3, r0
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d103      	bne.n	800a2a6 <FreeRTOS_closesocket+0x3e>
		{
			FreeRTOS_debug_printf( ( "FreeRTOS_closesocket: failed\n" ) );
			xResult = -1;
 800a29e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a2a2:	617b      	str	r3, [r7, #20]
 800a2a4:	e001      	b.n	800a2aa <FreeRTOS_closesocket+0x42>
		}
		else
		{
			xResult = 1;
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	617b      	str	r3, [r7, #20]
		}
	}

	return xResult;
 800a2aa:	697b      	ldr	r3, [r7, #20]
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	3718      	adds	r7, #24
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}

0800a2b4 <vSocketClose>:

/* This is the internal version of FreeRTOS_closesocket()
 * It will be called by the IPtask only to avoid problems with synchronicity
 */
void *vSocketClose( FreeRTOS_Socket_t *pxSocket )
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b084      	sub	sp, #16
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
NetworkBufferDescriptor_t *pxNetworkBuffer;

	#if( ipconfigUSE_TCP == 1 )
	{
		/* For TCP: clean up a little more. */
		if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a2c2:	2b06      	cmp	r3, #6
 800a2c4:	d122      	bne.n	800a30c <vSocketClose+0x58>
		{
			#if( ipconfigUSE_TCP_WIN == 1 )
			{
				if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d004      	beq.n	800a2d8 <vSocketClose+0x24>
				{
					vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f7fe fa9c 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
				}
				/* Free the resources which were claimed by the tcpWin member */
				vTCPWindowDestroy( &pxSocket->u.xTCP.xTCPWindow );
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	33dc      	adds	r3, #220	; 0xdc
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f003 fced 	bl	800dcbc <vTCPWindowDestroy>
			}
			#endif /* ipconfigUSE_TCP_WIN */

			/* Free the input and output streams */
			if( pxSocket->u.xTCP.rxStream != NULL )
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d004      	beq.n	800a2f4 <vSocketClose+0x40>
			{
				vPortFreeLarge( pxSocket->u.xTCP.rxStream );
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f7fa ff96 	bl	8005220 <vPortFree>
			}

			if( pxSocket->u.xTCP.txStream != NULL )
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d004      	beq.n	800a306 <vSocketClose+0x52>
			{
				vPortFreeLarge( pxSocket->u.xTCP.txStream );
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a300:	4618      	mov	r0, r3
 800a302:	f7fa ff8d 	bl	8005220 <vPortFree>
			}

			/* In case this is a child socket, make sure the child-count of the
			parent socket is decreased. */
			prvTCPSetSocketCount( pxSocket );
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f000 f834 	bl	800a374 <prvTCPSetSocketCount>
	}
	#endif  /* ipconfigUSE_TCP == 1 */

	/* Socket must be unbound first, to ensure no more packets are queued on
	it. */
	if( socketSOCKET_IS_BOUND( pxSocket ) != pdFALSE )
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	699b      	ldr	r3, [r3, #24]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d001      	beq.n	800a318 <vSocketClose+0x64>
 800a314:	2301      	movs	r3, #1
 800a316:	e000      	b.n	800a31a <vSocketClose+0x66>
 800a318:	2300      	movs	r3, #0
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d004      	beq.n	800a328 <vSocketClose+0x74>
		{
			vTaskSuspendAll();
		}
		#endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */

		uxListRemove( &( pxSocket->xBoundSocketListItem ) );
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	3308      	adds	r3, #8
 800a322:	4618      	mov	r0, r3
 800a324:	f7fa fc9c 	bl	8004c60 <uxListRemove>
		#endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */
	}

	/* Now the socket is not bound the list of waiting packets can be
	drained. */
	if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_UDP )
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a32e:	2b11      	cmp	r3, #17
 800a330:	d10f      	bne.n	800a352 <vSocketClose+0x9e>
	{
		while( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U )
 800a332:	e00a      	b.n	800a34a <vSocketClose+0x96>
		{
			pxNetworkBuffer = ( NetworkBufferDescriptor_t * ) listGET_OWNER_OF_HEAD_ENTRY( &( pxSocket->u.xUDP.xWaitingPacketsList ) );
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a338:	68db      	ldr	r3, [r3, #12]
 800a33a:	60fb      	str	r3, [r7, #12]
			uxListRemove( &( pxNetworkBuffer->xBufferListItem ) );
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	4618      	mov	r0, r3
 800a340:	f7fa fc8e 	bl	8004c60 <uxListRemove>
			vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800a344:	68f8      	ldr	r0, [r7, #12]
 800a346:	f7fe fa63 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>

	/* Now the socket is not bound the list of waiting packets can be
	drained. */
	if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_UDP )
	{
		while( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U )
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d1f0      	bne.n	800a334 <vSocketClose+0x80>
			uxListRemove( &( pxNetworkBuffer->xBufferListItem ) );
			vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
		}
	}

	if( pxSocket->xEventGroup )
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d004      	beq.n	800a364 <vSocketClose+0xb0>
	{
		vEventGroupDelete( pxSocket->xEventGroup );
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	685b      	ldr	r3, [r3, #4]
 800a35e:	4618      	mov	r0, r3
 800a360:	f7fd fa86 	bl	8007870 <vEventGroupDelete>
		}
	}
	#endif /* ( ipconfigUSE_TCP == 1 ) && ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

	/* Anf finally, after all resources have been freed, free the socket space */
	vPortFreeSocket( pxSocket );
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f7fa ff5b 	bl	8005220 <vPortFree>

	return 0;
 800a36a:	2300      	movs	r3, #0
} /* Tested */
 800a36c:	4618      	mov	r0, r3
 800a36e:	3710      	adds	r7, #16
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}

0800a374 <prvTCPSetSocketCount>:
	 * When a child socket gets closed, make sure to update the child-count of the
	 * parent.  When a listening parent socket is closed, make sure no child-sockets
	 * keep a pointer to it.
	 */
	static void prvTCPSetSocketCount( FreeRTOS_Socket_t *pxSocketToDelete )
	{
 800a374:	b480      	push	{r7}
 800a376:	b087      	sub	sp, #28
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
	const ListItem_t *pxIterator;
	const MiniListItem_t *pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( &xBoundTCPSocketsList );
 800a37c:	4b17      	ldr	r3, [pc, #92]	; (800a3dc <prvTCPSetSocketCount+0x68>)
 800a37e:	613b      	str	r3, [r7, #16]
	FreeRTOS_Socket_t *pxOtherSocket;
	uint16_t usLocalPort = pxSocketToDelete->usLocalPort;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a384:	81fb      	strh	r3, [r7, #14]

		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	617b      	str	r3, [r7, #20]
 800a38c:	e01d      	b.n	800a3ca <prvTCPSetSocketCount+0x56>
			 pxIterator != ( const ListItem_t * ) pxEnd;
			 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
		{
			pxOtherSocket = ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	68db      	ldr	r3, [r3, #12]
 800a392:	60bb      	str	r3, [r7, #8]
			if( ( pxOtherSocket->u.xTCP.ucTCPState == eTCP_LISTEN ) &&
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d112      	bne.n	800a3c4 <prvTCPSetSocketCount+0x50>
				( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
			 pxIterator != ( const ListItem_t * ) pxEnd;
			 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
		{
			pxOtherSocket = ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
			if( ( pxOtherSocket->u.xTCP.ucTCPState == eTCP_LISTEN ) &&
 800a3a2:	89fa      	ldrh	r2, [r7, #14]
 800a3a4:	429a      	cmp	r2, r3
 800a3a6:	d10d      	bne.n	800a3c4 <prvTCPSetSocketCount+0x50>
				( pxOtherSocket->usLocalPort == usLocalPort ) &&
				( pxOtherSocket->u.xTCP.usChildCount ) )
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
			 pxIterator != ( const ListItem_t * ) pxEnd;
			 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
		{
			pxOtherSocket = ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
			if( ( pxOtherSocket->u.xTCP.ucTCPState == eTCP_LISTEN ) &&
				( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d008      	beq.n	800a3c4 <prvTCPSetSocketCount+0x50>
				( pxOtherSocket->u.xTCP.usChildCount ) )
			{
				pxOtherSocket->u.xTCP.usChildCount--;
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 800a3b8:	3b01      	subs	r3, #1
 800a3ba:	b29a      	uxth	r2, r3
 800a3bc:	68bb      	ldr	r3, [r7, #8]
 800a3be:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
				FreeRTOS_debug_printf( ( "Lost: Socket %u now has %u / %u child%s\n",
					pxOtherSocket->usLocalPort,
					pxOtherSocket->u.xTCP.usChildCount,
					pxOtherSocket->u.xTCP.usBacklog,
					pxOtherSocket->u.xTCP.usChildCount == 1u ? "" : "ren" ) );
				break;
 800a3c2:	e006      	b.n	800a3d2 <prvTCPSetSocketCount+0x5e>
	FreeRTOS_Socket_t *pxOtherSocket;
	uint16_t usLocalPort = pxSocketToDelete->usLocalPort;

		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
			 pxIterator != ( const ListItem_t * ) pxEnd;
			 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	685b      	ldr	r3, [r3, #4]
 800a3c8:	617b      	str	r3, [r7, #20]
	const ListItem_t *pxIterator;
	const MiniListItem_t *pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( &xBoundTCPSocketsList );
	FreeRTOS_Socket_t *pxOtherSocket;
	uint16_t usLocalPort = pxSocketToDelete->usLocalPort;

		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
 800a3ca:	697a      	ldr	r2, [r7, #20]
 800a3cc:	693b      	ldr	r3, [r7, #16]
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	d1dd      	bne.n	800a38e <prvTCPSetSocketCount+0x1a>
					pxOtherSocket->u.xTCP.usBacklog,
					pxOtherSocket->u.xTCP.usChildCount == 1u ? "" : "ren" ) );
				break;
			}
		}
	}
 800a3d2:	371c      	adds	r7, #28
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3da:	4770      	bx	lr
 800a3dc:	2000d0d4 	.word	0x2000d0d4

0800a3e0 <FreeRTOS_setsockopt>:
#endif /* ipconfigUSE_TCP == 1 */

/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_setsockopt( Socket_t xSocket, int32_t lLevel, int32_t lOptionName, const void *pvOptionValue, size_t xOptionLength )
{
 800a3e0:	b590      	push	{r4, r7, lr}
 800a3e2:	b08d      	sub	sp, #52	; 0x34
 800a3e4:	af02      	add	r7, sp, #8
 800a3e6:	60f8      	str	r0, [r7, #12]
 800a3e8:	60b9      	str	r1, [r7, #8]
 800a3ea:	607a      	str	r2, [r7, #4]
 800a3ec:	603b      	str	r3, [r7, #0]
/* The standard Berkeley function returns 0 for success. */
BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800a3ee:	f06f 0315 	mvn.w	r3, #21
 800a3f2:	627b      	str	r3, [r7, #36]	; 0x24
BaseType_t lOptionValue;
FreeRTOS_Socket_t *pxSocket;

	pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	623b      	str	r3, [r7, #32]
	/* The function prototype is designed to maintain the expected Berkeley
	sockets standard, but this implementation does not use all the parameters. */
	( void ) lLevel;
	( void ) xOptionLength;

	configASSERT( xSocket );
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d109      	bne.n	800a412 <FreeRTOS_setsockopt+0x32>
 800a3fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a402:	f383 8811 	msr	BASEPRI, r3
 800a406:	f3bf 8f6f 	isb	sy
 800a40a:	f3bf 8f4f 	dsb	sy
 800a40e:	613b      	str	r3, [r7, #16]
 800a410:	e7fe      	b.n	800a410 <FreeRTOS_setsockopt+0x30>

	switch( lOptionName )
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2b0f      	cmp	r3, #15
 800a416:	f200 8174 	bhi.w	800a702 <FreeRTOS_setsockopt+0x322>
 800a41a:	a201      	add	r2, pc, #4	; (adr r2, 800a420 <FreeRTOS_setsockopt+0x40>)
 800a41c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a420:	0800a461 	.word	0x0800a461
 800a424:	0800a46f 	.word	0x0800a46f
 800a428:	0800a49b 	.word	0x0800a49b
 800a42c:	0800a703 	.word	0x0800a703
 800a430:	0800a4d1 	.word	0x0800a4d1
 800a434:	0800a4d1 	.word	0x0800a4d1
 800a438:	0800a703 	.word	0x0800a703
 800a43c:	0800a703 	.word	0x0800a703
 800a440:	0800a703 	.word	0x0800a703
 800a444:	0800a703 	.word	0x0800a703
 800a448:	0800a703 	.word	0x0800a703
 800a44c:	0800a5d3 	.word	0x0800a5d3
 800a450:	0800a60b 	.word	0x0800a60b
 800a454:	0800a52d 	.word	0x0800a52d
 800a458:	0800a643 	.word	0x0800a643
 800a45c:	0800a6af 	.word	0x0800a6af
	{
		case FREERTOS_SO_RCVTIMEO	:
			/* Receive time out. */
			pxSocket->xReceiveBlockTime = *( ( TickType_t * ) pvOptionValue );
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	681a      	ldr	r2, [r3, #0]
 800a464:	6a3b      	ldr	r3, [r7, #32]
 800a466:	61da      	str	r2, [r3, #28]
			xReturn = 0;
 800a468:	2300      	movs	r3, #0
 800a46a:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 800a46c:	e14d      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>

		case FREERTOS_SO_SNDTIMEO	:
			pxSocket->xSendBlockTime = *( ( TickType_t * ) pvOptionValue );
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	681a      	ldr	r2, [r3, #0]
 800a472:	6a3b      	ldr	r3, [r7, #32]
 800a474:	621a      	str	r2, [r3, #32]
			if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_UDP )
 800a476:	6a3b      	ldr	r3, [r7, #32]
 800a478:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a47c:	2b11      	cmp	r3, #17
 800a47e:	d109      	bne.n	800a494 <FreeRTOS_setsockopt+0xb4>
			{
				/* The send time out is capped for the reason stated in the
				comments where ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS is defined
				in FreeRTOSIPConfig.h (assuming an official configuration file
				is being used. */
				if( pxSocket->xSendBlockTime > ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS )
 800a480:	6a3b      	ldr	r3, [r7, #32]
 800a482:	6a1b      	ldr	r3, [r3, #32]
 800a484:	f241 3288 	movw	r2, #5000	; 0x1388
 800a488:	4293      	cmp	r3, r2
 800a48a:	d903      	bls.n	800a494 <FreeRTOS_setsockopt+0xb4>
				{
					pxSocket->xSendBlockTime = ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS;
 800a48c:	6a3b      	ldr	r3, [r7, #32]
 800a48e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a492:	621a      	str	r2, [r3, #32]
			{
				/* For TCP socket, it isn't necessary to limit the blocking time
				because	the FreeRTOS_send() function does not wait for a network
				buffer to become available. */
			}
			xReturn = 0;
 800a494:	2300      	movs	r3, #0
 800a496:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 800a498:	e137      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>
				break;
		#endif /* ipconfigUDP_MAX_RX_PACKETS */

		case FREERTOS_SO_UDPCKSUM_OUT :
			/* Turn calculating of the UDP checksum on/off for this socket. */
			lOptionValue = ( BaseType_t ) pvOptionValue;
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	61fb      	str	r3, [r7, #28]

			if( lOptionValue == 0 )
 800a49e:	69fb      	ldr	r3, [r7, #28]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d109      	bne.n	800a4b8 <FreeRTOS_setsockopt+0xd8>
			{
				pxSocket->ucSocketOptions &= ( uint8_t ) ~FREERTOS_SO_UDPCKSUM_OUT;
 800a4a4:	6a3b      	ldr	r3, [r7, #32]
 800a4a6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800a4aa:	f023 0302 	bic.w	r3, r3, #2
 800a4ae:	b2da      	uxtb	r2, r3
 800a4b0:	6a3b      	ldr	r3, [r7, #32]
 800a4b2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 800a4b6:	e008      	b.n	800a4ca <FreeRTOS_setsockopt+0xea>
			}
			else
			{
				pxSocket->ucSocketOptions |= ( uint8_t ) FREERTOS_SO_UDPCKSUM_OUT;
 800a4b8:	6a3b      	ldr	r3, [r7, #32]
 800a4ba:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800a4be:	f043 0302 	orr.w	r3, r3, #2
 800a4c2:	b2da      	uxtb	r2, r3
 800a4c4:	6a3b      	ldr	r3, [r7, #32]
 800a4c6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			}
			xReturn = 0;
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 800a4ce:	e11c      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>
			case FREERTOS_SO_SNDBUF:	/* Set the size of the send buffer, in units of MSS (TCP only) */
			case FREERTOS_SO_RCVBUF:	/* Set the size of the receive buffer, in units of MSS (TCP only) */
				{
					uint32_t ulNewValue;

					if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800a4d0:	6a3b      	ldr	r3, [r7, #32]
 800a4d2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a4d6:	2b06      	cmp	r3, #6
 800a4d8:	d000      	beq.n	800a4dc <FreeRTOS_setsockopt+0xfc>
					{
						FreeRTOS_debug_printf( ( "Set SO_%sBUF: wrong socket type\n",
							( lOptionName == FREERTOS_SO_SNDBUF ) ? "SND" : "RCV" ) );
						break;	/* will return -pdFREERTOS_ERRNO_EINVAL */
 800a4da:	e116      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>
					}

					if( ( ( lOptionName == FREERTOS_SO_SNDBUF ) && ( pxSocket->u.xTCP.txStream != NULL ) ) ||
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2b04      	cmp	r3, #4
 800a4e0:	d104      	bne.n	800a4ec <FreeRTOS_setsockopt+0x10c>
 800a4e2:	6a3b      	ldr	r3, [r7, #32]
 800a4e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	f040 810f 	bne.w	800a70a <FreeRTOS_setsockopt+0x32a>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2b05      	cmp	r3, #5
 800a4f0:	d104      	bne.n	800a4fc <FreeRTOS_setsockopt+0x11c>
						( ( lOptionName == FREERTOS_SO_RCVBUF ) && ( pxSocket->u.xTCP.rxStream != NULL ) ) )
 800a4f2:	6a3b      	ldr	r3, [r7, #32]
 800a4f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	f040 8107 	bne.w	800a70a <FreeRTOS_setsockopt+0x32a>
						FreeRTOS_debug_printf( ( "Set SO_%sBUF: buffer already created\n",
							( lOptionName == FREERTOS_SO_SNDBUF ) ? "SND" : "RCV" ) );
						break;	/* will return -pdFREERTOS_ERRNO_EINVAL */
					}

					ulNewValue = *( ( uint32_t * ) pvOptionValue );
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	61bb      	str	r3, [r7, #24]

					if( lOptionName == FREERTOS_SO_SNDBUF )
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2b04      	cmp	r3, #4
 800a506:	d10b      	bne.n	800a520 <FreeRTOS_setsockopt+0x140>
					{
						/* Round up to nearest MSS size */
						ulNewValue = FreeRTOS_round_up( ulNewValue, ( uint32_t ) pxSocket->u.xTCP.usInitMSS );
 800a508:	6a3b      	ldr	r3, [r7, #32]
 800a50a:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 800a50e:	69b8      	ldr	r0, [r7, #24]
 800a510:	4619      	mov	r1, r3
 800a512:	f7ff fb4d 	bl	8009bb0 <FreeRTOS_round_up>
 800a516:	61b8      	str	r0, [r7, #24]
						pxSocket->u.xTCP.uxTxStreamSize = ulNewValue;
 800a518:	6a3b      	ldr	r3, [r7, #32]
 800a51a:	69ba      	ldr	r2, [r7, #24]
 800a51c:	671a      	str	r2, [r3, #112]	; 0x70
 800a51e:	e002      	b.n	800a526 <FreeRTOS_setsockopt+0x146>
					}
					else
					{
						pxSocket->u.xTCP.uxRxStreamSize = ulNewValue;
 800a520:	6a3b      	ldr	r3, [r7, #32]
 800a522:	69ba      	ldr	r2, [r7, #24]
 800a524:	66da      	str	r2, [r3, #108]	; 0x6c
					}
				}
				xReturn = 0;
 800a526:	2300      	movs	r3, #0
 800a528:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 800a52a:	e0ee      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>

			case FREERTOS_SO_WIN_PROPERTIES:	/* Set all buffer and window properties in one call, parameter is pointer to WinProperties_t */
				{
					WinProperties_t* pxProps;

					if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800a52c:	6a3b      	ldr	r3, [r7, #32]
 800a52e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a532:	2b06      	cmp	r3, #6
 800a534:	d000      	beq.n	800a538 <FreeRTOS_setsockopt+0x158>
					{
						FreeRTOS_debug_printf( ( "Set SO_WIN_PROP: wrong socket type\n" ) );
						break;	/* will return -pdFREERTOS_ERRNO_EINVAL */
 800a536:	e0e8      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>
					}

					if( ( pxSocket->u.xTCP.txStream != NULL ) || ( pxSocket->u.xTCP.rxStream != NULL ) )
 800a538:	6a3b      	ldr	r3, [r7, #32]
 800a53a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	f040 80e4 	bne.w	800a70a <FreeRTOS_setsockopt+0x32a>
 800a542:	6a3b      	ldr	r3, [r7, #32]
 800a544:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a546:	2b00      	cmp	r3, #0
 800a548:	f040 80df 	bne.w	800a70a <FreeRTOS_setsockopt+0x32a>
					{
						FreeRTOS_debug_printf( ( "Set SO_WIN_PROP: buffer already created\n" ) );
						break;	/* will return -pdFREERTOS_ERRNO_EINVAL */
					}

					pxProps = ( ( WinProperties_t * ) pvOptionValue );
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	617b      	str	r3, [r7, #20]
					FreeRTOS_setsockopt( xSocket, 0, FREERTOS_SO_SNDBUF, &( pxProps->lTxBufSize ), sizeof( pxProps->lTxBufSize ) );
 800a550:	697c      	ldr	r4, [r7, #20]
 800a552:	2304      	movs	r3, #4
 800a554:	9300      	str	r3, [sp, #0]
 800a556:	68f8      	ldr	r0, [r7, #12]
 800a558:	2100      	movs	r1, #0
 800a55a:	2204      	movs	r2, #4
 800a55c:	4623      	mov	r3, r4
 800a55e:	f7ff ff3f 	bl	800a3e0 <FreeRTOS_setsockopt>
					FreeRTOS_setsockopt( xSocket, 0, FREERTOS_SO_RCVBUF, &( pxProps->lRxBufSize ), sizeof( pxProps->lRxBufSize ) );
 800a562:	697b      	ldr	r3, [r7, #20]
 800a564:	f103 0408 	add.w	r4, r3, #8
 800a568:	2304      	movs	r3, #4
 800a56a:	9300      	str	r3, [sp, #0]
 800a56c:	68f8      	ldr	r0, [r7, #12]
 800a56e:	2100      	movs	r1, #0
 800a570:	2205      	movs	r2, #5
 800a572:	4623      	mov	r3, r4
 800a574:	f7ff ff34 	bl	800a3e0 <FreeRTOS_setsockopt>
					#if( ipconfigUSE_TCP_WIN == 1 )
					{
						pxSocket->u.xTCP.uxRxWinSize = ( uint32_t )pxProps->lRxWinSize;	/* Fixed value: size of the TCP reception window */
 800a578:	697b      	ldr	r3, [r7, #20]
 800a57a:	68db      	ldr	r3, [r3, #12]
 800a57c:	461a      	mov	r2, r3
 800a57e:	6a3b      	ldr	r3, [r7, #32]
 800a580:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
						pxSocket->u.xTCP.uxTxWinSize = ( uint32_t )pxProps->lTxWinSize;	/* Fixed value: size of the TCP transmit window */
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	685b      	ldr	r3, [r3, #4]
 800a588:	461a      	mov	r2, r3
 800a58a:	6a3b      	ldr	r3, [r7, #32]
 800a58c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
					}
					#endif

					/* In case the socket has already initialised its tcpWin,
					adapt the window size parameters */
					if( pxSocket->u.xTCP.xTCPWindow.u.bits.bHasInit != pdFALSE_UNSIGNED )
 800a590:	6a3b      	ldr	r3, [r7, #32]
 800a592:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800a596:	f003 0301 	and.w	r3, r3, #1
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d015      	beq.n	800a5cc <FreeRTOS_setsockopt+0x1ec>
					{
						pxSocket->u.xTCP.xTCPWindow.xSize.ulRxWindowLength = pxSocket->u.xTCP.uxRxWinSize * pxSocket->u.xTCP.usInitMSS;
 800a5a0:	6a3b      	ldr	r3, [r7, #32]
 800a5a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800a5a6:	6a3a      	ldr	r2, [r7, #32]
 800a5a8:	f8b2 204c 	ldrh.w	r2, [r2, #76]	; 0x4c
 800a5ac:	fb02 f203 	mul.w	r2, r2, r3
 800a5b0:	6a3b      	ldr	r3, [r7, #32]
 800a5b2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
						pxSocket->u.xTCP.xTCPWindow.xSize.ulRxWindowLength = pxSocket->u.xTCP.uxTxWinSize * pxSocket->u.xTCP.usInitMSS;
 800a5b6:	6a3b      	ldr	r3, [r7, #32]
 800a5b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a5bc:	6a3a      	ldr	r2, [r7, #32]
 800a5be:	f8b2 204c 	ldrh.w	r2, [r2, #76]	; 0x4c
 800a5c2:	fb02 f203 	mul.w	r2, r2, r3
 800a5c6:	6a3b      	ldr	r3, [r7, #32]
 800a5c8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
					}
				}

				xReturn = 0;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 800a5d0:	e09b      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>

			case FREERTOS_SO_REUSE_LISTEN_SOCKET:	/* If true, the server-socket will turn into a connected socket */
				{
					if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800a5d2:	6a3b      	ldr	r3, [r7, #32]
 800a5d4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a5d8:	2b06      	cmp	r3, #6
 800a5da:	d000      	beq.n	800a5de <FreeRTOS_setsockopt+0x1fe>
					{
						break;	/* will return -pdFREERTOS_ERRNO_EINVAL */
 800a5dc:	e095      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>
					}
					if( *( ( BaseType_t * ) pvOptionValue ) != 0 )
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d007      	beq.n	800a5f6 <FreeRTOS_setsockopt+0x216>
					{
						pxSocket->u.xTCP.bits.bReuseSocket = pdTRUE_UNSIGNED;
 800a5e6:	6a3a      	ldr	r2, [r7, #32]
 800a5e8:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800a5ec:	f043 0308 	orr.w	r3, r3, #8
 800a5f0:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
 800a5f4:	e006      	b.n	800a604 <FreeRTOS_setsockopt+0x224>
					}
					else
					{
						pxSocket->u.xTCP.bits.bReuseSocket = pdFALSE_UNSIGNED;
 800a5f6:	6a3a      	ldr	r2, [r7, #32]
 800a5f8:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800a5fc:	f36f 03c3 	bfc	r3, #3, #1
 800a600:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
					}
				}
				xReturn = 0;
 800a604:	2300      	movs	r3, #0
 800a606:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 800a608:	e07f      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>

			case FREERTOS_SO_CLOSE_AFTER_SEND:		/* As soon as the last byte has been transmitted, finalise the connection */
				{
					if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800a60a:	6a3b      	ldr	r3, [r7, #32]
 800a60c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a610:	2b06      	cmp	r3, #6
 800a612:	d000      	beq.n	800a616 <FreeRTOS_setsockopt+0x236>
					{
						break;	/* will return -pdFREERTOS_ERRNO_EINVAL */
 800a614:	e079      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>
					}

					if( *( ( BaseType_t * ) pvOptionValue ) != 0 )
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d007      	beq.n	800a62e <FreeRTOS_setsockopt+0x24e>
					{
						pxSocket->u.xTCP.bits.bCloseAfterSend = pdTRUE_UNSIGNED;
 800a61e:	6a3a      	ldr	r2, [r7, #32]
 800a620:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800a624:	f043 0310 	orr.w	r3, r3, #16
 800a628:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
 800a62c:	e006      	b.n	800a63c <FreeRTOS_setsockopt+0x25c>
					}
					else
					{
						pxSocket->u.xTCP.bits.bCloseAfterSend = pdFALSE_UNSIGNED;
 800a62e:	6a3a      	ldr	r2, [r7, #32]
 800a630:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800a634:	f36f 1304 	bfc	r3, #4, #1
 800a638:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
					}
				}
				xReturn = 0;
 800a63c:	2300      	movs	r3, #0
 800a63e:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 800a640:	e063      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>

			case FREERTOS_SO_SET_FULL_SIZE:		/* Refuse to send packets smaller than MSS  */
				{
					if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800a642:	6a3b      	ldr	r3, [r7, #32]
 800a644:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a648:	2b06      	cmp	r3, #6
 800a64a:	d000      	beq.n	800a64e <FreeRTOS_setsockopt+0x26e>
					{
						break;	/* will return -pdFREERTOS_ERRNO_EINVAL */
 800a64c:	e05d      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>
					}

					if( *( ( BaseType_t * ) pvOptionValue ) != 0 )
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d007      	beq.n	800a666 <FreeRTOS_setsockopt+0x286>
					{
						pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize = pdTRUE_UNSIGNED;
 800a656:	6a3a      	ldr	r2, [r7, #32]
 800a658:	f892 30dc 	ldrb.w	r3, [r2, #220]	; 0xdc
 800a65c:	f043 0302 	orr.w	r3, r3, #2
 800a660:	f882 30dc 	strb.w	r3, [r2, #220]	; 0xdc
 800a664:	e006      	b.n	800a674 <FreeRTOS_setsockopt+0x294>
					}
					else
					{
						pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize = pdFALSE_UNSIGNED;
 800a666:	6a3a      	ldr	r2, [r7, #32]
 800a668:	f892 30dc 	ldrb.w	r3, [r2, #220]	; 0xdc
 800a66c:	f36f 0341 	bfc	r3, #1, #1
 800a670:	f882 30dc 	strb.w	r3, [r2, #220]	; 0xdc
					}

					if( ( pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize == pdFALSE_UNSIGNED ) &&
 800a674:	6a3b      	ldr	r3, [r7, #32]
 800a676:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800a67a:	f003 0302 	and.w	r3, r3, #2
 800a67e:	b2db      	uxtb	r3, r3
 800a680:	2b00      	cmp	r3, #0
 800a682:	d111      	bne.n	800a6a8 <FreeRTOS_setsockopt+0x2c8>
						( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED ) &&
 800a684:	6a3b      	ldr	r3, [r7, #32]
 800a686:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
					else
					{
						pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize = pdFALSE_UNSIGNED;
					}

					if( ( pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize == pdFALSE_UNSIGNED ) &&
 800a68a:	2b04      	cmp	r3, #4
 800a68c:	d90c      	bls.n	800a6a8 <FreeRTOS_setsockopt+0x2c8>
						( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED ) &&
						( FreeRTOS_outstanding( pxSocket ) != 0 ) )
 800a68e:	6a38      	ldr	r0, [r7, #32]
 800a690:	f000 fab4 	bl	800abfc <FreeRTOS_tx_size>
 800a694:	4603      	mov	r3, r0
					{
						pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize = pdFALSE_UNSIGNED;
					}

					if( ( pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize == pdFALSE_UNSIGNED ) &&
						( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED ) &&
 800a696:	2b00      	cmp	r3, #0
 800a698:	d006      	beq.n	800a6a8 <FreeRTOS_setsockopt+0x2c8>
						( FreeRTOS_outstanding( pxSocket ) != 0 ) )
					{
						pxSocket->u.xTCP.usTimeout = 1u; /* to set/clear bSendFullSize */
 800a69a:	6a3b      	ldr	r3, [r7, #32]
 800a69c:	2201      	movs	r2, #1
 800a69e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
						xSendEventToIPTask( eTCPTimerEvent );
 800a6a2:	2005      	movs	r0, #5
 800a6a4:	f7fe fc88 	bl	8008fb8 <xSendEventToIPTask>
					}
				}
				xReturn = 0;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 800a6ac:	e02d      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>

			case FREERTOS_SO_STOP_RX:		/* Refuse to receive more packts */
				{
					if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800a6ae:	6a3b      	ldr	r3, [r7, #32]
 800a6b0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a6b4:	2b06      	cmp	r3, #6
 800a6b6:	d000      	beq.n	800a6ba <FreeRTOS_setsockopt+0x2da>
					{
						break;	/* will return -pdFREERTOS_ERRNO_EINVAL */
 800a6b8:	e027      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>
					}

					if( *( ( BaseType_t * ) pvOptionValue ) != 0 )
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d007      	beq.n	800a6d2 <FreeRTOS_setsockopt+0x2f2>
					{
						pxSocket->u.xTCP.bits.bRxStopped = pdTRUE_UNSIGNED;
 800a6c2:	6a3a      	ldr	r2, [r7, #32]
 800a6c4:	f892 3042 	ldrb.w	r3, [r2, #66]	; 0x42
 800a6c8:	f043 0304 	orr.w	r3, r3, #4
 800a6cc:	f882 3042 	strb.w	r3, [r2, #66]	; 0x42
 800a6d0:	e006      	b.n	800a6e0 <FreeRTOS_setsockopt+0x300>
					}
					else
					{
						pxSocket->u.xTCP.bits.bRxStopped = pdFALSE_UNSIGNED;
 800a6d2:	6a3a      	ldr	r2, [r7, #32]
 800a6d4:	f892 3042 	ldrb.w	r3, [r2, #66]	; 0x42
 800a6d8:	f36f 0382 	bfc	r3, #2, #1
 800a6dc:	f882 3042 	strb.w	r3, [r2, #66]	; 0x42
					}

					pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800a6e0:	6a3a      	ldr	r2, [r7, #32]
 800a6e2:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800a6e6:	f043 0301 	orr.w	r3, r3, #1
 800a6ea:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
					pxSocket->u.xTCP.usTimeout = 1u; /* to set/clear bRxStopped */
 800a6ee:	6a3b      	ldr	r3, [r7, #32]
 800a6f0:	2201      	movs	r2, #1
 800a6f2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
					xSendEventToIPTask( eTCPTimerEvent );
 800a6f6:	2005      	movs	r0, #5
 800a6f8:	f7fe fc5e 	bl	8008fb8 <xSendEventToIPTask>
				}
				xReturn = 0;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 800a700:	e003      	b.n	800a70a <FreeRTOS_setsockopt+0x32a>

		#endif  /* ipconfigUSE_TCP == 1 */

		default :
			/* No other options are handled. */
			xReturn = -pdFREERTOS_ERRNO_ENOPROTOOPT;
 800a702:	f06f 036c 	mvn.w	r3, #108	; 0x6c
 800a706:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 800a708:	bf00      	nop
	}

	return xReturn;
 800a70a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
} /* Tested */
 800a70c:	4618      	mov	r0, r3
 800a70e:	372c      	adds	r7, #44	; 0x2c
 800a710:	46bd      	mov	sp, r7
 800a712:	bd90      	pop	{r4, r7, pc}

0800a714 <prvGetPrivatePortNumber>:

/*-----------------------------------------------------------*/

/* Get a free private ('anonymous') port number */
static uint16_t prvGetPrivatePortNumber( BaseType_t xProtocol )
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b086      	sub	sp, #24
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
uint16_t usResult;
BaseType_t xIndex;
const List_t *pxList;

#if ipconfigUSE_TCP == 1
	if( xProtocol == ( BaseType_t ) FREERTOS_IPPROTO_TCP )
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2b06      	cmp	r3, #6
 800a720:	d104      	bne.n	800a72c <prvGetPrivatePortNumber+0x18>
	{
		xIndex = socketNEXT_TCP_PORT_NUMBER_INDEX;
 800a722:	2301      	movs	r3, #1
 800a724:	617b      	str	r3, [r7, #20]
		pxList = &xBoundTCPSocketsList;
 800a726:	4b1f      	ldr	r3, [pc, #124]	; (800a7a4 <prvGetPrivatePortNumber+0x90>)
 800a728:	613b      	str	r3, [r7, #16]
 800a72a:	e003      	b.n	800a734 <prvGetPrivatePortNumber+0x20>
	}
	else
#endif
	{
		xIndex = socketNEXT_UDP_PORT_NUMBER_INDEX;
 800a72c:	2300      	movs	r3, #0
 800a72e:	617b      	str	r3, [r7, #20]
		pxList = &xBoundUDPSocketsList;
 800a730:	4b1d      	ldr	r3, [pc, #116]	; (800a7a8 <prvGetPrivatePortNumber+0x94>)
 800a732:	613b      	str	r3, [r7, #16]
	/*_RB_ This needs to be randomised rather than sequential. */
	/* _HT_ Agreed, although many OS's use sequential port numbers, see
	https://www.cymru.com/jtk/misc/ephemeralports.html  */
	for ( ;; )
	{
		++( usNextPortToUse[ xIndex ] );
 800a734:	4a1d      	ldr	r2, [pc, #116]	; (800a7ac <prvGetPrivatePortNumber+0x98>)
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a73c:	3301      	adds	r3, #1
 800a73e:	b299      	uxth	r1, r3
 800a740:	4a1a      	ldr	r2, [pc, #104]	; (800a7ac <prvGetPrivatePortNumber+0x98>)
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		if( usNextPortToUse[ xIndex ] >= socketAUTO_PORT_ALLOCATION_MAX_NUMBER )
 800a748:	4a18      	ldr	r2, [pc, #96]	; (800a7ac <prvGetPrivatePortNumber+0x98>)
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a750:	f5b3 4f7f 	cmp.w	r3, #65280	; 0xff00
 800a754:	d305      	bcc.n	800a762 <prvGetPrivatePortNumber+0x4e>
		{
			/* Don't go right back to the start of the dynamic/private port
			range numbers as any persistent sockets are likely to have been
			create first so the early port numbers may still be in use. */
			usNextPortToUse[ xIndex ] = socketAUTO_PORT_ALLOCATION_RESET_NUMBER;
 800a756:	4a15      	ldr	r2, [pc, #84]	; (800a7ac <prvGetPrivatePortNumber+0x98>)
 800a758:	697b      	ldr	r3, [r7, #20]
 800a75a:	f44f 4141 	mov.w	r1, #49408	; 0xc100
 800a75e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		usResult = FreeRTOS_htons( usNextPortToUse[ xIndex ] );
 800a762:	4a12      	ldr	r2, [pc, #72]	; (800a7ac <prvGetPrivatePortNumber+0x98>)
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a76a:	021b      	lsls	r3, r3, #8
 800a76c:	b299      	uxth	r1, r3
 800a76e:	4a0f      	ldr	r2, [pc, #60]	; (800a7ac <prvGetPrivatePortNumber+0x98>)
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a776:	0a1b      	lsrs	r3, r3, #8
 800a778:	b29b      	uxth	r3, r3
 800a77a:	b29b      	uxth	r3, r3
 800a77c:	460a      	mov	r2, r1
 800a77e:	4313      	orrs	r3, r2
 800a780:	b29b      	uxth	r3, r3
 800a782:	81fb      	strh	r3, [r7, #14]

		if( pxListFindListItemWithValue( pxList, ( TickType_t ) usResult ) == NULL )
 800a784:	89fb      	ldrh	r3, [r7, #14]
 800a786:	6938      	ldr	r0, [r7, #16]
 800a788:	4619      	mov	r1, r3
 800a78a:	f000 f811 	bl	800a7b0 <pxListFindListItemWithValue>
 800a78e:	4603      	mov	r3, r0
 800a790:	2b00      	cmp	r3, #0
 800a792:	d100      	bne.n	800a796 <prvGetPrivatePortNumber+0x82>
		{
			break;
 800a794:	e000      	b.n	800a798 <prvGetPrivatePortNumber+0x84>
		}
	}
 800a796:	e7cd      	b.n	800a734 <prvGetPrivatePortNumber+0x20>
	return usResult;
 800a798:	89fb      	ldrh	r3, [r7, #14]
} /* Tested */
 800a79a:	4618      	mov	r0, r3
 800a79c:	3718      	adds	r7, #24
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}
 800a7a2:	bf00      	nop
 800a7a4:	2000d0cc 	.word	0x2000d0cc
 800a7a8:	2000d0e0 	.word	0x2000d0e0
 800a7ac:	2000c2a8 	.word	0x2000c2a8

0800a7b0 <pxListFindListItemWithValue>:
/*-----------------------------------------------------------*/

/* pxListFindListItemWithValue: find a list item in a bound socket list
'xWantedItemValue' refers to a port number */
static const ListItem_t * pxListFindListItemWithValue( const List_t *pxList, TickType_t xWantedItemValue )
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b086      	sub	sp, #24
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
 800a7b8:	6039      	str	r1, [r7, #0]
const ListItem_t * pxResult = NULL;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	617b      	str	r3, [r7, #20]

	if( ( xIPIsNetworkTaskReady() != pdFALSE ) && ( pxList != NULL ) )
 800a7be:	f7fe fee1 	bl	8009584 <xIPIsNetworkTaskReady>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d018      	beq.n	800a7fa <pxListFindListItemWithValue+0x4a>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d015      	beq.n	800a7fa <pxListFindListItemWithValue+0x4a>
	{
		const ListItem_t *pxIterator;
		const MiniListItem_t *pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( pxList );
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	3308      	adds	r3, #8
 800a7d2:	60fb      	str	r3, [r7, #12]
		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	613b      	str	r3, [r7, #16]
 800a7da:	e00a      	b.n	800a7f2 <pxListFindListItemWithValue+0x42>
			 pxIterator != ( const ListItem_t * ) pxEnd;
			 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
		{
			if( listGET_LIST_ITEM_VALUE( pxIterator ) == xWantedItemValue )
 800a7dc:	693b      	ldr	r3, [r7, #16]
 800a7de:	681a      	ldr	r2, [r3, #0]
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d102      	bne.n	800a7ec <pxListFindListItemWithValue+0x3c>
			{
				pxResult = pxIterator;
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	617b      	str	r3, [r7, #20]
				break;
 800a7ea:	e006      	b.n	800a7fa <pxListFindListItemWithValue+0x4a>
	{
		const ListItem_t *pxIterator;
		const MiniListItem_t *pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( pxList );
		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
			 pxIterator != ( const ListItem_t * ) pxEnd;
			 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	685b      	ldr	r3, [r3, #4]
 800a7f0:	613b      	str	r3, [r7, #16]

	if( ( xIPIsNetworkTaskReady() != pdFALSE ) && ( pxList != NULL ) )
	{
		const ListItem_t *pxIterator;
		const MiniListItem_t *pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( pxList );
		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
 800a7f2:	693a      	ldr	r2, [r7, #16]
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	429a      	cmp	r2, r3
 800a7f8:	d1f0      	bne.n	800a7dc <pxListFindListItemWithValue+0x2c>
				break;
			}
		}
	}

	return pxResult;
 800a7fa:	697b      	ldr	r3, [r7, #20]
} /* Tested */
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	3718      	adds	r7, #24
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}

0800a804 <pxUDPSocketLookup>:

/*-----------------------------------------------------------*/

FreeRTOS_Socket_t *pxUDPSocketLookup( UBaseType_t uxLocalPort )
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b086      	sub	sp, #24
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
const ListItem_t *pxListItem;
FreeRTOS_Socket_t *pxSocket = NULL;
 800a80c:	2300      	movs	r3, #0
 800a80e:	617b      	str	r3, [r7, #20]

	/* Looking up a socket is quite simple, find a match with the local port.

	See if there is a list item associated with the port number on the
	list of bound sockets. */
	pxListItem = pxListFindListItemWithValue( &xBoundUDPSocketsList, ( TickType_t ) uxLocalPort );
 800a810:	480e      	ldr	r0, [pc, #56]	; (800a84c <pxUDPSocketLookup+0x48>)
 800a812:	6879      	ldr	r1, [r7, #4]
 800a814:	f7ff ffcc 	bl	800a7b0 <pxListFindListItemWithValue>
 800a818:	6138      	str	r0, [r7, #16]

	if( pxListItem != NULL )
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d00f      	beq.n	800a840 <pxUDPSocketLookup+0x3c>
	{
		/* The owner of the list item is the socket itself. */
		pxSocket = ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxListItem );
 800a820:	693b      	ldr	r3, [r7, #16]
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	617b      	str	r3, [r7, #20]
		configASSERT( pxSocket != NULL );
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d109      	bne.n	800a840 <pxUDPSocketLookup+0x3c>
 800a82c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a830:	f383 8811 	msr	BASEPRI, r3
 800a834:	f3bf 8f6f 	isb	sy
 800a838:	f3bf 8f4f 	dsb	sy
 800a83c:	60fb      	str	r3, [r7, #12]
 800a83e:	e7fe      	b.n	800a83e <pxUDPSocketLookup+0x3a>
	}
	return pxSocket;
 800a840:	697b      	ldr	r3, [r7, #20]
}
 800a842:	4618      	mov	r0, r3
 800a844:	3718      	adds	r7, #24
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
 800a84a:	bf00      	nop
 800a84c:	2000d0e0 	.word	0x2000d0e0

0800a850 <vSocketWakeUpUser>:
}

/*-----------------------------------------------------------*/

void vSocketWakeUpUser( FreeRTOS_Socket_t *pxSocket )
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b084      	sub	sp, #16
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
	}
	#endif /* ipconfigSOCKET_HAS_USER_SEMAPHORE */

	#if( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
	{
		if( pxSocket->pxSocketSet != NULL )
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d015      	beq.n	800a88c <vSocketWakeUpUser+0x3c>
		{
			EventBits_t xSelectBits = ( pxSocket->xEventBits >> SOCKET_EVENT_BIT_COUNT ) & eSELECT_ALL;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	0a1b      	lsrs	r3, r3, #8
 800a866:	f003 030f 	and.w	r3, r3, #15
 800a86a:	60fb      	str	r3, [r7, #12]
			if( xSelectBits != 0ul )
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d00c      	beq.n	800a88c <vSocketWakeUpUser+0x3c>
			{
				pxSocket->xSocketBits |= xSelectBits;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	431a      	orrs	r2, r3
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	631a      	str	r2, [r3, #48]	; 0x30
				xEventGroupSetBits( pxSocket->pxSocketSet->xSelectGroup, xSelectBits );
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4618      	mov	r0, r3
 800a886:	68f9      	ldr	r1, [r7, #12]
 800a888:	f7fc ff68 	bl	800775c <xEventGroupSetBits>
			}
		}

		pxSocket->xEventBits &= eSOCKET_ALL;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	601a      	str	r2, [r3, #0]
	}
	#endif /* ipconfigSUPPORT_SELECT_FUNCTION */

	if( ( pxSocket->xEventGroup != NULL ) && ( pxSocket->xEventBits != 0u ) )
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d00b      	beq.n	800a8b8 <vSocketWakeUpUser+0x68>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d007      	beq.n	800a8b8 <vSocketWakeUpUser+0x68>
	{
		xEventGroupSetBits( pxSocket->xEventGroup, pxSocket->xEventBits );
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	685a      	ldr	r2, [r3, #4]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	4610      	mov	r0, r2
 800a8b2:	4619      	mov	r1, r3
 800a8b4:	f7fc ff52 	bl	800775c <xEventGroupSetBits>
	}

	pxSocket->xEventBits = 0ul;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	601a      	str	r2, [r3, #0]
}
 800a8be:	3710      	adds	r7, #16
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <xTCPTimerCheck>:
	 * - Send new data
	 * - Send a keep-alive packet
	 * - Check for timeout (in non-connected states only)
	 */
	TickType_t xTCPTimerCheck( BaseType_t xWillSleep )
	{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b088      	sub	sp, #32
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
	FreeRTOS_Socket_t *pxSocket;
	TickType_t xShortest = pdMS_TO_TICKS( ( TickType_t ) ipTCP_TIMER_PERIOD_MS );
 800a8cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a8d0:	61fb      	str	r3, [r7, #28]
	TickType_t xNow = xTaskGetTickCount();
 800a8d2:	f7fb fe71 	bl	80065b8 <xTaskGetTickCount>
 800a8d6:	6138      	str	r0, [r7, #16]
	static TickType_t xLastTime = 0u;
	TickType_t xDelta = xNow - xLastTime;
 800a8d8:	4b30      	ldr	r3, [pc, #192]	; (800a99c <xTCPTimerCheck+0xd8>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	693a      	ldr	r2, [r7, #16]
 800a8de:	1ad3      	subs	r3, r2, r3
 800a8e0:	61bb      	str	r3, [r7, #24]
	ListItem_t* pxEnd = ( ListItem_t * ) listGET_END_MARKER( &xBoundTCPSocketsList );
 800a8e2:	4b2f      	ldr	r3, [pc, #188]	; (800a9a0 <xTCPTimerCheck+0xdc>)
 800a8e4:	60fb      	str	r3, [r7, #12]
	ListItem_t *pxIterator = ( ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800a8e6:	4b2f      	ldr	r3, [pc, #188]	; (800a9a4 <xTCPTimerCheck+0xe0>)
 800a8e8:	68db      	ldr	r3, [r3, #12]
 800a8ea:	617b      	str	r3, [r7, #20]

		xLastTime = xNow;
 800a8ec:	4a2b      	ldr	r2, [pc, #172]	; (800a99c <xTCPTimerCheck+0xd8>)
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	6013      	str	r3, [r2, #0]

		if( xDelta == 0u )
 800a8f2:	69bb      	ldr	r3, [r7, #24]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d101      	bne.n	800a8fc <xTCPTimerCheck+0x38>
		{
			xDelta = 1u;
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	61bb      	str	r3, [r7, #24]
		}

		while( pxIterator != pxEnd )
 800a8fc:	e045      	b.n	800a98a <xTCPTimerCheck+0xc6>
		{
			pxSocket = ( FreeRTOS_Socket_t * )listGET_LIST_ITEM_OWNER( pxIterator );
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	68db      	ldr	r3, [r3, #12]
 800a902:	60bb      	str	r3, [r7, #8]
			pxIterator = ( ListItem_t * ) listGET_NEXT( pxIterator );
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	617b      	str	r3, [r7, #20]

			/* Sockets with 'tmout == 0' do not need any regular attention. */
			if( pxSocket->u.xTCP.usTimeout == 0u )
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800a910:	2b00      	cmp	r3, #0
 800a912:	d100      	bne.n	800a916 <xTCPTimerCheck+0x52>
			{
				continue;
 800a914:	e039      	b.n	800a98a <xTCPTimerCheck+0xc6>
			}

			if( xDelta < ( TickType_t ) pxSocket->u.xTCP.usTimeout )
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800a91c:	461a      	mov	r2, r3
 800a91e:	69bb      	ldr	r3, [r7, #24]
 800a920:	429a      	cmp	r2, r3
 800a922:	d90a      	bls.n	800a93a <xTCPTimerCheck+0x76>
			{
				pxSocket->u.xTCP.usTimeout = ( uint16_t ) ( ( ( TickType_t ) pxSocket->u.xTCP.usTimeout ) - xDelta );
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800a92a:	69bb      	ldr	r3, [r7, #24]
 800a92c:	b29b      	uxth	r3, r3
 800a92e:	1ad3      	subs	r3, r2, r3
 800a930:	b29a      	uxth	r2, r3
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800a938:	e00a      	b.n	800a950 <xTCPTimerCheck+0x8c>
			}
			else
			{
				pxSocket->u.xTCP.usTimeout = 0u;
 800a93a:	68bb      	ldr	r3, [r7, #8]
 800a93c:	2200      	movs	r2, #0
 800a93e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

				/* Within this function, the socket might want to send a delayed
				ack or send out data or whatever it needs to do. */
				if( xTCPSocketCheck( pxSocket ) < 0 )
 800a942:	68b8      	ldr	r0, [r7, #8]
 800a944:	f000 fe68 	bl	800b618 <xTCPSocketCheck>
 800a948:	4603      	mov	r3, r0
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	da00      	bge.n	800a950 <xTCPTimerCheck+0x8c>
				{
					/* Continue because the socket was deleted. */
					continue;
 800a94e:	e01c      	b.n	800a98a <xTCPTimerCheck+0xc6>
			}

			/* In xEventBits the driver may indicate that the socket has
			important events for the user.  These are only done just before the
			IP-task goes to sleep. */
			if( pxSocket->xEventBits != 0u )
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d008      	beq.n	800a96a <xTCPTimerCheck+0xa6>
			{
				if( xWillSleep != pdFALSE )
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d003      	beq.n	800a966 <xTCPTimerCheck+0xa2>
				{
					/* The IP-task is about to go to sleep, so messages can be
					sent to the socket owners. */
					vSocketWakeUpUser( pxSocket );
 800a95e:	68b8      	ldr	r0, [r7, #8]
 800a960:	f7ff ff76 	bl	800a850 <vSocketWakeUpUser>
 800a964:	e001      	b.n	800a96a <xTCPTimerCheck+0xa6>
				}
				else
				{
					/* Or else make sure this will be called again to wake-up
					the sockets' owner. */
					xShortest = ( TickType_t ) 0;
 800a966:	2300      	movs	r3, #0
 800a968:	61fb      	str	r3, [r7, #28]
				}
			}

			if( ( pxSocket->u.xTCP.usTimeout != 0u ) && ( xShortest > ( TickType_t ) pxSocket->u.xTCP.usTimeout ) )
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800a970:	2b00      	cmp	r3, #0
 800a972:	d00a      	beq.n	800a98a <xTCPTimerCheck+0xc6>
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800a97a:	461a      	mov	r2, r3
 800a97c:	69fb      	ldr	r3, [r7, #28]
 800a97e:	429a      	cmp	r2, r3
 800a980:	d203      	bcs.n	800a98a <xTCPTimerCheck+0xc6>
			{
				xShortest = ( TickType_t ) pxSocket->u.xTCP.usTimeout;
 800a982:	68bb      	ldr	r3, [r7, #8]
 800a984:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800a988:	61fb      	str	r3, [r7, #28]
		if( xDelta == 0u )
		{
			xDelta = 1u;
		}

		while( pxIterator != pxEnd )
 800a98a:	697a      	ldr	r2, [r7, #20]
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	429a      	cmp	r2, r3
 800a990:	d1b5      	bne.n	800a8fe <xTCPTimerCheck+0x3a>
			{
				xShortest = ( TickType_t ) pxSocket->u.xTCP.usTimeout;
			}
		}

		return xShortest;
 800a992:	69fb      	ldr	r3, [r7, #28]
	}
 800a994:	4618      	mov	r0, r3
 800a996:	3720      	adds	r7, #32
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}
 800a99c:	2000c2ac 	.word	0x2000c2ac
 800a9a0:	2000d0d4 	.word	0x2000d0d4
 800a9a4:	2000d0cc 	.word	0x2000d0cc

0800a9a8 <pxTCPSocketLookup>:
	 * looking up a socket is a little more complex:
	 * Both a local port, and a remote port and IP address are being used
	 * For a socket in listening mode, the remote port and IP address are both 0
	 */
	FreeRTOS_Socket_t *pxTCPSocketLookup( uint32_t ulLocalIP, UBaseType_t uxLocalPort, uint32_t ulRemoteIP, UBaseType_t uxRemotePort )
	{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b08b      	sub	sp, #44	; 0x2c
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	60f8      	str	r0, [r7, #12]
 800a9b0:	60b9      	str	r1, [r7, #8]
 800a9b2:	607a      	str	r2, [r7, #4]
 800a9b4:	603b      	str	r3, [r7, #0]
	ListItem_t *pxIterator;
	FreeRTOS_Socket_t *pxResult = NULL, *pxListenSocket = NULL;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	623b      	str	r3, [r7, #32]
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	61fb      	str	r3, [r7, #28]
	MiniListItem_t *pxEnd = ( MiniListItem_t* )listGET_END_MARKER( &xBoundTCPSocketsList );
 800a9be:	4b1c      	ldr	r3, [pc, #112]	; (800aa30 <pxTCPSocketLookup+0x88>)
 800a9c0:	61bb      	str	r3, [r7, #24]

		/* Parameter not yet supported. */
		( void ) ulLocalIP;

		for( pxIterator  = ( ListItem_t * ) listGET_NEXT( pxEnd );
 800a9c2:	69bb      	ldr	r3, [r7, #24]
 800a9c4:	685b      	ldr	r3, [r3, #4]
 800a9c6:	627b      	str	r3, [r7, #36]	; 0x24
 800a9c8:	e021      	b.n	800aa0e <pxTCPSocketLookup+0x66>
			 pxIterator != ( ListItem_t * ) pxEnd;
			 pxIterator  = ( ListItem_t * ) listGET_NEXT( pxIterator ) )
		{
			FreeRTOS_Socket_t *pxSocket = ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
 800a9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9cc:	68db      	ldr	r3, [r3, #12]
 800a9ce:	617b      	str	r3, [r7, #20]

			if( pxSocket->usLocalPort == ( uint16_t ) uxLocalPort )
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	b29b      	uxth	r3, r3
 800a9d8:	429a      	cmp	r2, r3
 800a9da:	d115      	bne.n	800aa08 <pxTCPSocketLookup+0x60>
			{
				if( pxSocket->u.xTCP.ucTCPState == eTCP_LISTEN )
 800a9dc:	697b      	ldr	r3, [r7, #20]
 800a9de:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800a9e2:	2b01      	cmp	r3, #1
 800a9e4:	d102      	bne.n	800a9ec <pxTCPSocketLookup+0x44>
				{
					/* If this is a socket listening to uxLocalPort, remember it
					in case there is no perfect match. */
					pxListenSocket = pxSocket;
 800a9e6:	697b      	ldr	r3, [r7, #20]
 800a9e8:	61fb      	str	r3, [r7, #28]
 800a9ea:	e00d      	b.n	800aa08 <pxTCPSocketLookup+0x60>
				}
				else if( ( pxSocket->u.xTCP.usRemotePort == ( uint16_t ) uxRemotePort ) && ( pxSocket->u.xTCP.ulRemoteIP == ulRemoteIP ) )
 800a9ec:	697b      	ldr	r3, [r7, #20]
 800a9ee:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	b29b      	uxth	r3, r3
 800a9f4:	429a      	cmp	r2, r3
 800a9f6:	d107      	bne.n	800aa08 <pxTCPSocketLookup+0x60>
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d102      	bne.n	800aa08 <pxTCPSocketLookup+0x60>
				{
					/* For sockets not in listening mode, find a match with
					xLocalPort, ulRemoteIP AND xRemotePort. */
					pxResult = pxSocket;
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	623b      	str	r3, [r7, #32]
					break;
 800aa06:	e006      	b.n	800aa16 <pxTCPSocketLookup+0x6e>
		/* Parameter not yet supported. */
		( void ) ulLocalIP;

		for( pxIterator  = ( ListItem_t * ) listGET_NEXT( pxEnd );
			 pxIterator != ( ListItem_t * ) pxEnd;
			 pxIterator  = ( ListItem_t * ) listGET_NEXT( pxIterator ) )
 800aa08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa0a:	685b      	ldr	r3, [r3, #4]
 800aa0c:	627b      	str	r3, [r7, #36]	; 0x24
	MiniListItem_t *pxEnd = ( MiniListItem_t* )listGET_END_MARKER( &xBoundTCPSocketsList );

		/* Parameter not yet supported. */
		( void ) ulLocalIP;

		for( pxIterator  = ( ListItem_t * ) listGET_NEXT( pxEnd );
 800aa0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa10:	69bb      	ldr	r3, [r7, #24]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d1d9      	bne.n	800a9ca <pxTCPSocketLookup+0x22>
					pxResult = pxSocket;
					break;
				}
			}
		}
		if( pxResult == NULL )
 800aa16:	6a3b      	ldr	r3, [r7, #32]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d101      	bne.n	800aa20 <pxTCPSocketLookup+0x78>
		{
			/* An exact match was not found, maybe a listening socket was
			found. */
			pxResult = pxListenSocket;
 800aa1c:	69fb      	ldr	r3, [r7, #28]
 800aa1e:	623b      	str	r3, [r7, #32]
		}

		return pxResult;
 800aa20:	6a3b      	ldr	r3, [r7, #32]
	}
 800aa22:	4618      	mov	r0, r3
 800aa24:	372c      	adds	r7, #44	; 0x2c
 800aa26:	46bd      	mov	sp, r7
 800aa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2c:	4770      	bx	lr
 800aa2e:	bf00      	nop
 800aa30:	2000d0d4 	.word	0x2000d0d4

0800aa34 <prvTCPCreateStream>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP == 1 )

	static StreamBuffer_t *prvTCPCreateStream ( FreeRTOS_Socket_t *pxSocket, BaseType_t xIsInputStream )
	{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b086      	sub	sp, #24
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
 800aa3c:	6039      	str	r1, [r7, #0]
	size_t uxLength;
	size_t uxSize;

		/* Now that a stream is created, the maximum size is fixed before
		creation, it could still be changed with setsockopt(). */
		if( xIsInputStream != pdFALSE )
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d01c      	beq.n	800aa7e <prvTCPCreateStream+0x4a>
		{
			uxLength = pxSocket->u.xTCP.uxRxStreamSize;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aa48:	617b      	str	r3, [r7, #20]

			if( pxSocket->u.xTCP.uxLittleSpace == 0ul )
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d107      	bne.n	800aa62 <prvTCPCreateStream+0x2e>
			{
				pxSocket->u.xTCP.uxLittleSpace  = ( 1ul * pxSocket->u.xTCP.uxRxStreamSize ) / 5u; /*_RB_ Why divide by 5?  Can this be changed to a #define? */
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aa56:	4a25      	ldr	r2, [pc, #148]	; (800aaec <prvTCPCreateStream+0xb8>)
 800aa58:	fba2 2303 	umull	r2, r3, r2, r3
 800aa5c:	089a      	lsrs	r2, r3, #2
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	665a      	str	r2, [r3, #100]	; 0x64
			}

			if( pxSocket->u.xTCP.uxEnoughSpace == 0ul )
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d10c      	bne.n	800aa84 <prvTCPCreateStream+0x50>
			{
				pxSocket->u.xTCP.uxEnoughSpace = ( 4ul * pxSocket->u.xTCP.uxRxStreamSize ) / 5u; /*_RB_ Why multiply by 4?  Maybe sock80_PERCENT?*/
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aa6e:	009b      	lsls	r3, r3, #2
 800aa70:	4a1e      	ldr	r2, [pc, #120]	; (800aaec <prvTCPCreateStream+0xb8>)
 800aa72:	fba2 2303 	umull	r2, r3, r2, r3
 800aa76:	089a      	lsrs	r2, r3, #2
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	669a      	str	r2, [r3, #104]	; 0x68
 800aa7c:	e002      	b.n	800aa84 <prvTCPCreateStream+0x50>
			}
		}
		else
		{
			uxLength = pxSocket->u.xTCP.uxTxStreamSize;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa82:	617b      	str	r3, [r7, #20]
		}

		/* Add an extra 4 (or 8) bytes. */
		uxLength += sizeof( size_t );
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	3304      	adds	r3, #4
 800aa88:	617b      	str	r3, [r7, #20]

		/* And make the length a multiple of sizeof( size_t ). */
		uxLength &= ~( sizeof( size_t ) - 1u );
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	f023 0303 	bic.w	r3, r3, #3
 800aa90:	617b      	str	r3, [r7, #20]

		uxSize = sizeof( *pxBuffer ) - sizeof( pxBuffer->ucArray ) + uxLength;
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	3314      	adds	r3, #20
 800aa96:	613b      	str	r3, [r7, #16]

		pxBuffer = ( StreamBuffer_t * )pvPortMallocLarge( uxSize );
 800aa98:	6938      	ldr	r0, [r7, #16]
 800aa9a:	f7fa fb21 	bl	80050e0 <pvPortMalloc>
 800aa9e:	60f8      	str	r0, [r7, #12]

		if( pxBuffer == NULL )
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d10b      	bne.n	800aabe <prvTCPCreateStream+0x8a>
		{
			FreeRTOS_debug_printf( ( "prvTCPCreateStream: malloc failed\n" ) );
			pxSocket->u.xTCP.bits.bMallocError = pdTRUE_UNSIGNED;
 800aaa6:	687a      	ldr	r2, [r7, #4]
 800aaa8:	f892 3042 	ldrb.w	r3, [r2, #66]	; 0x42
 800aaac:	f043 0308 	orr.w	r3, r3, #8
 800aab0:	f882 3042 	strb.w	r3, [r2, #66]	; 0x42
			vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	2108      	movs	r1, #8
 800aab8:	f001 fae8 	bl	800c08c <vTCPStateChange>
 800aabc:	e011      	b.n	800aae2 <prvTCPCreateStream+0xae>
		}
		else
		{
			/* Clear the markers of the stream */
			memset( pxBuffer, '\0', sizeof( *pxBuffer ) - sizeof( pxBuffer->ucArray ) );
 800aabe:	68f8      	ldr	r0, [r7, #12]
 800aac0:	2100      	movs	r1, #0
 800aac2:	2214      	movs	r2, #20
 800aac4:	f006 fc14 	bl	80112f0 <memset>
			pxBuffer->LENGTH = ( size_t ) uxLength ;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	697a      	ldr	r2, [r7, #20]
 800aacc:	611a      	str	r2, [r3, #16]
			if( xTCPWindowLoggingLevel != 0 )
			{
				FreeRTOS_debug_printf( ( "prvTCPCreateStream: %cxStream created %lu bytes (total %lu)\n", xIsInputStream ? 'R' : 'T', uxLength, uxSize ) );
			}

			if( xIsInputStream != 0 )
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d003      	beq.n	800aadc <prvTCPCreateStream+0xa8>
			{
				pxSocket->u.xTCP.rxStream = pxBuffer;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	68fa      	ldr	r2, [r7, #12]
 800aad8:	675a      	str	r2, [r3, #116]	; 0x74
 800aada:	e002      	b.n	800aae2 <prvTCPCreateStream+0xae>
			}
			else
			{
				pxSocket->u.xTCP.txStream = pxBuffer;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	68fa      	ldr	r2, [r7, #12]
 800aae0:	679a      	str	r2, [r3, #120]	; 0x78
			}
		}

		return pxBuffer;
 800aae2:	68fb      	ldr	r3, [r7, #12]
	}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3718      	adds	r7, #24
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	cccccccd 	.word	0xcccccccd

0800aaf0 <lTCPAddRxdata>:
	/*
	 * Add data to the RxStream.  When uxOffset > 0, data has come in out-of-order
	 * and will be put in front of the head so it can not be popped by the user.
	 */
	int32_t lTCPAddRxdata( FreeRTOS_Socket_t *pxSocket, size_t uxOffset, const uint8_t *pcData, uint32_t ulByteCount )
	{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b088      	sub	sp, #32
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	60f8      	str	r0, [r7, #12]
 800aaf8:	60b9      	str	r1, [r7, #8]
 800aafa:	607a      	str	r2, [r7, #4]
 800aafc:	603b      	str	r3, [r7, #0]
	StreamBuffer_t *pxStream = pxSocket->u.xTCP.rxStream;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab02:	61fb      	str	r3, [r7, #28]
		/* int32_t uxStreamBufferAdd( pxBuffer, uxOffset, pucData, aCount )
		if( pucData != NULL ) copy data the the buffer
		if( pucData == NULL ) no copying, just advance rxHead
		if( uxOffset != 0 ) Just store data which has come out-of-order
		if( uxOffset == 0 ) Also advance rxHead */
		if( pxStream == NULL )
 800ab04:	69fb      	ldr	r3, [r7, #28]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d10a      	bne.n	800ab20 <lTCPAddRxdata+0x30>
		{
			pxStream = prvTCPCreateStream( pxSocket, pdTRUE );
 800ab0a:	68f8      	ldr	r0, [r7, #12]
 800ab0c:	2101      	movs	r1, #1
 800ab0e:	f7ff ff91 	bl	800aa34 <prvTCPCreateStream>
 800ab12:	61f8      	str	r0, [r7, #28]
			if( pxStream == NULL )
 800ab14:	69fb      	ldr	r3, [r7, #28]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d102      	bne.n	800ab20 <lTCPAddRxdata+0x30>
			{
				return -1;
 800ab1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab1e:	e045      	b.n	800abac <lTCPAddRxdata+0xbc>
				pcData = NULL;
			}
		}
		#endif /* ipconfigUSE_CALLBACKS */

		xResult = ( int32_t ) uxStreamBufferAdd( pxStream, uxOffset, pcData, ( size_t ) ulByteCount );
 800ab20:	69f8      	ldr	r0, [r7, #28]
 800ab22:	68b9      	ldr	r1, [r7, #8]
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	f003 ff14 	bl	800e954 <uxStreamBufferAdd>
 800ab2c:	4603      	mov	r3, r0
 800ab2e:	61bb      	str	r3, [r7, #24]
					pxStream->uxFront ) );
			}
		}
		#endif /* ipconfigHAS_DEBUG_PRINTF */

		if( uxOffset == 0u )
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d139      	bne.n	800abaa <lTCPAddRxdata+0xba>
					}
				} else
			#endif /* ipconfigUSE_CALLBACKS */
			{
				/* See if running out of space. */
				if( pxSocket->u.xTCP.bits.bLowWater == pdFALSE_UNSIGNED )
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ab3c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ab40:	b2db      	uxtb	r3, r3
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d11f      	bne.n	800ab86 <lTCPAddRxdata+0x96>
				{
					size_t uxFrontSpace = uxStreamBufferFrontSpace( pxSocket->u.xTCP.rxStream );
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f7ff f898 	bl	8009c80 <uxStreamBufferFrontSpace>
 800ab50:	6178      	str	r0, [r7, #20]
					if( uxFrontSpace <= pxSocket->u.xTCP.uxLittleSpace  )
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800ab56:	697b      	ldr	r3, [r7, #20]
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d314      	bcc.n	800ab86 <lTCPAddRxdata+0x96>
					{
						pxSocket->u.xTCP.bits.bLowWater = pdTRUE_UNSIGNED;
 800ab5c:	68fa      	ldr	r2, [r7, #12]
 800ab5e:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800ab62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab66:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
						pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800ab70:	f043 0301 	orr.w	r3, r3, #1
 800ab74:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41

						/* bLowWater was reached, send the changed window size. */
						pxSocket->u.xTCP.usTimeout = 1u;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	2201      	movs	r2, #1
 800ab7c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
						xSendEventToIPTask( eTCPTimerEvent );
 800ab80:	2005      	movs	r0, #5
 800ab82:	f7fe fa19 	bl	8008fb8 <xSendEventToIPTask>
					}
				}

				/* New incoming data is available, wake up the user.   User's
				semaphores will be set just before the IP-task goes asleep. */
				pxSocket->xEventBits |= eSOCKET_RECEIVE;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f043 0201 	orr.w	r2, r3, #1
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	601a      	str	r2, [r3, #0]

				#if ipconfigSUPPORT_SELECT_FUNCTION == 1
				{
					if( ( pxSocket->xSelectBits & eSELECT_READ ) != 0 )
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab96:	f003 0301 	and.w	r3, r3, #1
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d005      	beq.n	800abaa <lTCPAddRxdata+0xba>
					{
						pxSocket->xEventBits |= ( eSELECT_READ << SOCKET_EVENT_BIT_COUNT );
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	601a      	str	r2, [r3, #0]
				}
				#endif
			}
		}

		return xResult;
 800abaa:	69bb      	ldr	r3, [r7, #24]
	}
 800abac:	4618      	mov	r0, r3
 800abae:	3720      	adds	r7, #32
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <FreeRTOS_tx_space>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP ==1 )

	BaseType_t FreeRTOS_tx_space( Socket_t xSocket )
	{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b084      	sub	sp, #16
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
	FreeRTOS_Socket_t *pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn;

		if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800abc6:	2b06      	cmp	r3, #6
 800abc8:	d003      	beq.n	800abd2 <FreeRTOS_tx_space+0x1e>
		{
			xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800abca:	f06f 0315 	mvn.w	r3, #21
 800abce:	60fb      	str	r3, [r7, #12]
 800abd0:	e00e      	b.n	800abf0 <FreeRTOS_tx_space+0x3c>
		}
		else
		{
			if( pxSocket->u.xTCP.txStream != NULL )
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d007      	beq.n	800abea <FreeRTOS_tx_space+0x36>
			{
				xReturn = ( BaseType_t ) uxStreamBufferGetSpace ( pxSocket->u.xTCP.txStream );
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800abde:	4618      	mov	r0, r3
 800abe0:	f7ff f83a 	bl	8009c58 <uxStreamBufferGetSpace>
 800abe4:	4603      	mov	r3, r0
 800abe6:	60fb      	str	r3, [r7, #12]
 800abe8:	e002      	b.n	800abf0 <FreeRTOS_tx_space+0x3c>
			}
			else
			{
				xReturn = ( BaseType_t ) pxSocket->u.xTCP.uxTxStreamSize;
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abee:	60fb      	str	r3, [r7, #12]
			}
		}

		return xReturn;
 800abf0:	68fb      	ldr	r3, [r7, #12]
	}
 800abf2:	4618      	mov	r0, r3
 800abf4:	3710      	adds	r7, #16
 800abf6:	46bd      	mov	sp, r7
 800abf8:	bd80      	pop	{r7, pc}
 800abfa:	bf00      	nop

0800abfc <FreeRTOS_tx_size>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP == 1 )

	BaseType_t FreeRTOS_tx_size( Socket_t xSocket )
	{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b084      	sub	sp, #16
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
	FreeRTOS_Socket_t *pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn;

		if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800ac0e:	2b06      	cmp	r3, #6
 800ac10:	d003      	beq.n	800ac1a <FreeRTOS_tx_size+0x1e>
		{
			xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800ac12:	f06f 0315 	mvn.w	r3, #21
 800ac16:	60fb      	str	r3, [r7, #12]
 800ac18:	e00d      	b.n	800ac36 <FreeRTOS_tx_size+0x3a>
		}
		else
		{
			if( pxSocket->u.xTCP.txStream != NULL )
 800ac1a:	68bb      	ldr	r3, [r7, #8]
 800ac1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d007      	beq.n	800ac32 <FreeRTOS_tx_size+0x36>
			{
				xReturn = ( BaseType_t ) uxStreamBufferGetSize ( pxSocket->u.xTCP.txStream );
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ac26:	4618      	mov	r0, r3
 800ac28:	f7ff f83e 	bl	8009ca8 <uxStreamBufferGetSize>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	60fb      	str	r3, [r7, #12]
 800ac30:	e001      	b.n	800ac36 <FreeRTOS_tx_size+0x3a>
			}
			else
			{
				xReturn = 0;
 800ac32:	2300      	movs	r3, #0
 800ac34:	60fb      	str	r3, [r7, #12]
			}
		}

		return xReturn;
 800ac36:	68fb      	ldr	r3, [r7, #12]
	}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3710      	adds	r7, #16
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}

0800ac40 <FreeRTOS_rx_size>:

	/*
	 * Returns the number of bytes which can be read.
	 */
	BaseType_t FreeRTOS_rx_size( Socket_t xSocket )
	{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b084      	sub	sp, #16
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
	FreeRTOS_Socket_t *pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn;

		if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800ac52:	2b06      	cmp	r3, #6
 800ac54:	d003      	beq.n	800ac5e <FreeRTOS_rx_size+0x1e>
		{
			xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800ac56:	f06f 0315 	mvn.w	r3, #21
 800ac5a:	60fb      	str	r3, [r7, #12]
 800ac5c:	e00d      	b.n	800ac7a <FreeRTOS_rx_size+0x3a>
		}
		else if( pxSocket->u.xTCP.rxStream != NULL )
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d007      	beq.n	800ac76 <FreeRTOS_rx_size+0x36>
		{
			xReturn = ( BaseType_t ) uxStreamBufferGetSize( pxSocket->u.xTCP.rxStream );
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	f7ff f81c 	bl	8009ca8 <uxStreamBufferGetSize>
 800ac70:	4603      	mov	r3, r0
 800ac72:	60fb      	str	r3, [r7, #12]
 800ac74:	e001      	b.n	800ac7a <FreeRTOS_rx_size+0x3a>
		}
		else
		{
			xReturn = 0;
 800ac76:	2300      	movs	r3, #0
 800ac78:	60fb      	str	r3, [r7, #12]
		}

		return xReturn;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
	}
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	3710      	adds	r7, #16
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}

0800ac84 <vTCPNetStat>:
/*-----------------------------------------------------------*/

#if( ( ipconfigHAS_PRINTF != 0 ) && ( ipconfigUSE_TCP == 1 ) )

	void vTCPNetStat( void )
	{
 800ac84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac88:	b091      	sub	sp, #68	; 0x44
 800ac8a:	af06      	add	r7, sp, #24
	/* Show a simple listing of all created sockets and their connections */
	ListItem_t *pxIterator;
	BaseType_t count = 0;
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	623b      	str	r3, [r7, #32]

		if( listLIST_IS_INITIALISED( &xBoundTCPSocketsList ) == pdFALSE )
 800ac90:	4b56      	ldr	r3, [pc, #344]	; (800adec <vTCPNetStat+0x168>)
 800ac92:	689b      	ldr	r3, [r3, #8]
 800ac94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac98:	d003      	beq.n	800aca2 <vTCPNetStat+0x1e>
		{
			FreeRTOS_printf( ( "PLUS-TCP not initialized\n" ) );
 800ac9a:	4855      	ldr	r0, [pc, #340]	; (800adf0 <vTCPNetStat+0x16c>)
 800ac9c:	f005 f93e 	bl	800ff1c <lUDPLoggingPrintf>
 800aca0:	e0a0      	b.n	800ade4 <vTCPNetStat+0x160>
		}
		else
		{
			FreeRTOS_printf( ( "Prot Port IP-Remote       : Port  R/T Status       Alive  tmout Child\n" ) );
 800aca2:	4854      	ldr	r0, [pc, #336]	; (800adf4 <vTCPNetStat+0x170>)
 800aca4:	f005 f93a 	bl	800ff1c <lUDPLoggingPrintf>
			for( pxIterator  = ( ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800aca8:	4b50      	ldr	r3, [pc, #320]	; (800adec <vTCPNetStat+0x168>)
 800acaa:	68db      	ldr	r3, [r3, #12]
 800acac:	627b      	str	r3, [r7, #36]	; 0x24
 800acae:	e06a      	b.n	800ad86 <vTCPNetStat+0x102>
				 pxIterator != ( ListItem_t * ) listGET_END_MARKER( &xBoundTCPSocketsList );
				 pxIterator  = ( ListItem_t * ) listGET_NEXT( pxIterator ) )
			{
				FreeRTOS_Socket_t *pxSocket = ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
 800acb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acb2:	68db      	ldr	r3, [r3, #12]
 800acb4:	61bb      	str	r3, [r7, #24]
				#if( ipconfigTCP_KEEP_ALIVE == 1 )
					TickType_t age = xTaskGetTickCount() - pxSocket->u.xTCP.xLastAliveTime;
 800acb6:	f7fb fc7f 	bl	80065b8 <xTaskGetTickCount>
 800acba:	4602      	mov	r2, r0
 800acbc:	69bb      	ldr	r3, [r7, #24]
 800acbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800acc0:	1ad3      	subs	r3, r2, r3
 800acc2:	61fb      	str	r3, [r7, #28]
					TickType_t age = 0u;
				#endif
				#if( ipconfigUSE_CALLBACKS == 1 )
					void *pxHandleReceive = (void*)pxSocket->u.xTCP.pxHandleReceive;
				#else
					void *pxHandleReceive = (void*)NULL;
 800acc4:	2300      	movs	r3, #0
 800acc6:	617b      	str	r3, [r7, #20]
				#endif
				char ucChildText[16] = "";
 800acc8:	2300      	movs	r3, #0
 800acca:	607b      	str	r3, [r7, #4]
 800accc:	f107 0308 	add.w	r3, r7, #8
 800acd0:	2200      	movs	r2, #0
 800acd2:	601a      	str	r2, [r3, #0]
 800acd4:	3304      	adds	r3, #4
 800acd6:	2200      	movs	r2, #0
 800acd8:	601a      	str	r2, [r3, #0]
 800acda:	3304      	adds	r3, #4
 800acdc:	2200      	movs	r2, #0
 800acde:	601a      	str	r2, [r3, #0]
 800ace0:	3304      	adds	r3, #4
				if (pxSocket->u.xTCP.ucTCPState == eTCP_LISTEN)
 800ace2:	69bb      	ldr	r3, [r7, #24]
 800ace4:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800ace8:	2b01      	cmp	r3, #1
 800acea:	d10f      	bne.n	800ad0c <vTCPNetStat+0x88>
				{
					snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
						pxSocket->u.xTCP.usChildCount,
 800acec:	69bb      	ldr	r3, [r7, #24]
 800acee:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
					void *pxHandleReceive = (void*)NULL;
				#endif
				char ucChildText[16] = "";
				if (pxSocket->u.xTCP.ucTCPState == eTCP_LISTEN)
				{
					snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
 800acf2:	461c      	mov	r4, r3
						pxSocket->u.xTCP.usChildCount,
						pxSocket->u.xTCP.usBacklog);
 800acf4:	69bb      	ldr	r3, [r7, #24]
 800acf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
					void *pxHandleReceive = (void*)NULL;
				#endif
				char ucChildText[16] = "";
				if (pxSocket->u.xTCP.ucTCPState == eTCP_LISTEN)
				{
					snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
 800acfa:	461a      	mov	r2, r3
 800acfc:	1d3b      	adds	r3, r7, #4
 800acfe:	9200      	str	r2, [sp, #0]
 800ad00:	4618      	mov	r0, r3
 800ad02:	2110      	movs	r1, #16
 800ad04:	4a3c      	ldr	r2, [pc, #240]	; (800adf8 <vTCPNetStat+0x174>)
 800ad06:	4623      	mov	r3, r4
 800ad08:	f004 ff26 	bl	800fb58 <snprintf>
						pxSocket->u.xTCP.usChildCount,
						pxSocket->u.xTCP.usBacklog);
				}
				if( age > 999999 )
 800ad0c:	69fb      	ldr	r3, [r7, #28]
 800ad0e:	4a3b      	ldr	r2, [pc, #236]	; (800adfc <vTCPNetStat+0x178>)
 800ad10:	4293      	cmp	r3, r2
 800ad12:	d901      	bls.n	800ad18 <vTCPNetStat+0x94>
					age = 999999;
 800ad14:	4b39      	ldr	r3, [pc, #228]	; (800adfc <vTCPNetStat+0x178>)
 800ad16:	61fb      	str	r3, [r7, #28]
				FreeRTOS_printf( ( "TCP %5d %-16lxip:%5d %d/%d %-13.13s %6lu %6u%s\n",
 800ad18:	69bb      	ldr	r3, [r7, #24]
 800ad1a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ad1c:	4699      	mov	r9, r3
 800ad1e:	69bb      	ldr	r3, [r7, #24]
 800ad20:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 800ad22:	69bb      	ldr	r3, [r7, #24]
 800ad24:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800ad26:	4698      	mov	r8, r3
 800ad28:	69bb      	ldr	r3, [r7, #24]
 800ad2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	bf14      	ite	ne
 800ad30:	2301      	movne	r3, #1
 800ad32:	2300      	moveq	r3, #0
 800ad34:	b2db      	uxtb	r3, r3
 800ad36:	461e      	mov	r6, r3
 800ad38:	69bb      	ldr	r3, [r7, #24]
 800ad3a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	bf14      	ite	ne
 800ad40:	2301      	movne	r3, #1
 800ad42:	2300      	moveq	r3, #0
 800ad44:	b2db      	uxtb	r3, r3
 800ad46:	461d      	mov	r5, r3
 800ad48:	69bb      	ldr	r3, [r7, #24]
 800ad4a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f002 fd40 	bl	800d7d4 <FreeRTOS_GetTCPStateName>
 800ad54:	4601      	mov	r1, r0
 800ad56:	69bb      	ldr	r3, [r7, #24]
 800ad58:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800ad5c:	461a      	mov	r2, r3
 800ad5e:	9600      	str	r6, [sp, #0]
 800ad60:	9501      	str	r5, [sp, #4]
 800ad62:	9102      	str	r1, [sp, #8]
 800ad64:	69fb      	ldr	r3, [r7, #28]
 800ad66:	9303      	str	r3, [sp, #12]
 800ad68:	9204      	str	r2, [sp, #16]
 800ad6a:	1d3b      	adds	r3, r7, #4
 800ad6c:	9305      	str	r3, [sp, #20]
 800ad6e:	4824      	ldr	r0, [pc, #144]	; (800ae00 <vTCPNetStat+0x17c>)
 800ad70:	4649      	mov	r1, r9
 800ad72:	4622      	mov	r2, r4
 800ad74:	4643      	mov	r3, r8
 800ad76:	f005 f8d1 	bl	800ff1c <lUDPLoggingPrintf>
					age,
					pxSocket->u.xTCP.usTimeout,
					ucChildText ) );
					/* Remove compiler warnings if FreeRTOS_debug_printf() is not defined. */
					( void ) pxHandleReceive;
				count++;
 800ad7a:	6a3b      	ldr	r3, [r7, #32]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	623b      	str	r3, [r7, #32]
		else
		{
			FreeRTOS_printf( ( "Prot Port IP-Remote       : Port  R/T Status       Alive  tmout Child\n" ) );
			for( pxIterator  = ( ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
				 pxIterator != ( ListItem_t * ) listGET_END_MARKER( &xBoundTCPSocketsList );
				 pxIterator  = ( ListItem_t * ) listGET_NEXT( pxIterator ) )
 800ad80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad82:	685b      	ldr	r3, [r3, #4]
 800ad84:	627b      	str	r3, [r7, #36]	; 0x24
			FreeRTOS_printf( ( "PLUS-TCP not initialized\n" ) );
		}
		else
		{
			FreeRTOS_printf( ( "Prot Port IP-Remote       : Port  R/T Status       Alive  tmout Child\n" ) );
			for( pxIterator  = ( ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800ad86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad88:	4a1e      	ldr	r2, [pc, #120]	; (800ae04 <vTCPNetStat+0x180>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d190      	bne.n	800acb0 <vTCPNetStat+0x2c>
					/* Remove compiler warnings if FreeRTOS_debug_printf() is not defined. */
					( void ) pxHandleReceive;
				count++;
			}

			for( pxIterator  = ( ListItem_t * ) listGET_HEAD_ENTRY( &xBoundUDPSocketsList );
 800ad8e:	4b1e      	ldr	r3, [pc, #120]	; (800ae08 <vTCPNetStat+0x184>)
 800ad90:	68db      	ldr	r3, [r3, #12]
 800ad92:	627b      	str	r3, [r7, #36]	; 0x24
 800ad94:	e014      	b.n	800adc0 <vTCPNetStat+0x13c>
				 pxIterator != ( ListItem_t * ) listGET_END_MARKER( &xBoundUDPSocketsList );
				 pxIterator  = ( ListItem_t * ) listGET_NEXT( pxIterator ) )
			{
				/* Local port on this machine */
				FreeRTOS_printf( ( "UDP Port %5u\n",
 800ad96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	021b      	lsls	r3, r3, #8
 800ad9e:	b29a      	uxth	r2, r3
 800ada0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	0a1b      	lsrs	r3, r3, #8
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	4313      	orrs	r3, r2
 800adaa:	b29b      	uxth	r3, r3
 800adac:	4817      	ldr	r0, [pc, #92]	; (800ae0c <vTCPNetStat+0x188>)
 800adae:	4619      	mov	r1, r3
 800adb0:	f005 f8b4 	bl	800ff1c <lUDPLoggingPrintf>
					FreeRTOS_ntohs( listGET_LIST_ITEM_VALUE( pxIterator ) ) ) );
				count++;
 800adb4:	6a3b      	ldr	r3, [r7, #32]
 800adb6:	3301      	adds	r3, #1
 800adb8:	623b      	str	r3, [r7, #32]
				count++;
			}

			for( pxIterator  = ( ListItem_t * ) listGET_HEAD_ENTRY( &xBoundUDPSocketsList );
				 pxIterator != ( ListItem_t * ) listGET_END_MARKER( &xBoundUDPSocketsList );
				 pxIterator  = ( ListItem_t * ) listGET_NEXT( pxIterator ) )
 800adba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adbc:	685b      	ldr	r3, [r3, #4]
 800adbe:	627b      	str	r3, [r7, #36]	; 0x24
					/* Remove compiler warnings if FreeRTOS_debug_printf() is not defined. */
					( void ) pxHandleReceive;
				count++;
			}

			for( pxIterator  = ( ListItem_t * ) listGET_HEAD_ENTRY( &xBoundUDPSocketsList );
 800adc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adc2:	4a13      	ldr	r2, [pc, #76]	; (800ae10 <vTCPNetStat+0x18c>)
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d1e6      	bne.n	800ad96 <vTCPNetStat+0x112>
				FreeRTOS_printf( ( "UDP Port %5u\n",
					FreeRTOS_ntohs( listGET_LIST_ITEM_VALUE( pxIterator ) ) ) );
				count++;
			}

			FreeRTOS_printf( ( "FreeRTOS_netstat: %lu sockets %lu < %lu < %d buffers free\n",
 800adc8:	f7fd fd62 	bl	8008890 <uxGetMinimumFreeNetworkBuffers>
 800adcc:	4605      	mov	r5, r0
 800adce:	f7fd fd53 	bl	8008878 <uxGetNumberOfFreeNetworkBuffers>
 800add2:	4604      	mov	r4, r0
 800add4:	231f      	movs	r3, #31
 800add6:	9300      	str	r3, [sp, #0]
 800add8:	480e      	ldr	r0, [pc, #56]	; (800ae14 <vTCPNetStat+0x190>)
 800adda:	6a39      	ldr	r1, [r7, #32]
 800addc:	462a      	mov	r2, r5
 800adde:	4623      	mov	r3, r4
 800ade0:	f005 f89c 	bl	800ff1c <lUDPLoggingPrintf>
				count,
				uxGetMinimumFreeNetworkBuffers( ),
				uxGetNumberOfFreeNetworkBuffers( ),
				ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS ) );
		}
	}
 800ade4:	372c      	adds	r7, #44	; 0x2c
 800ade6:	46bd      	mov	sp, r7
 800ade8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800adec:	2000d0cc 	.word	0x2000d0cc
 800adf0:	080142f8 	.word	0x080142f8
 800adf4:	08014314 	.word	0x08014314
 800adf8:	0801435c 	.word	0x0801435c
 800adfc:	000f423f 	.word	0x000f423f
 800ae00:	08014364 	.word	0x08014364
 800ae04:	2000d0d4 	.word	0x2000d0d4
 800ae08:	2000d0e0 	.word	0x2000d0e0
 800ae0c:	08014394 	.word	0x08014394
 800ae10:	2000d0e8 	.word	0x2000d0e8
 800ae14:	080143a4 	.word	0x080143a4

0800ae18 <vSocketSelect>:
/*-----------------------------------------------------------*/

#if( ipconfigSUPPORT_SELECT_FUNCTION == 1 )

	void vSocketSelect( SocketSelect_t *pxSocketSet )
	{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b08c      	sub	sp, #48	; 0x30
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
	BaseType_t xRound;
	EventBits_t xSocketBits, xBitsToClear;
	#if ipconfigUSE_TCP == 1
		BaseType_t xLastRound = 1;
 800ae20:	2301      	movs	r3, #1
 800ae22:	613b      	str	r3, [r7, #16]
	#else
		BaseType_t xLastRound = 0;
	#endif

		/* These flags will be switched on after checking the socket status. */
		EventBits_t xGroupBits = 0;
 800ae24:	2300      	movs	r3, #0
 800ae26:	627b      	str	r3, [r7, #36]	; 0x24
		pxSocketSet->pxSocket = NULL;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	609a      	str	r2, [r3, #8]

		for( xRound = 0; xRound <= xLastRound; xRound++ )
 800ae2e:	2300      	movs	r3, #0
 800ae30:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ae32:	e0cb      	b.n	800afcc <vSocketSelect+0x1b4>
		{
			const ListItem_t *pxIterator;
			const MiniListItem_t *pxEnd;
			if( xRound == 0 )
 800ae34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d102      	bne.n	800ae40 <vSocketSelect+0x28>
			{
				pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( &xBoundUDPSocketsList );
 800ae3a:	4b7a      	ldr	r3, [pc, #488]	; (800b024 <vSocketSelect+0x20c>)
 800ae3c:	61fb      	str	r3, [r7, #28]
 800ae3e:	e001      	b.n	800ae44 <vSocketSelect+0x2c>
			}
		#if ipconfigUSE_TCP == 1
			else
			{
				pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( &xBoundTCPSocketsList );
 800ae40:	4b79      	ldr	r3, [pc, #484]	; (800b028 <vSocketSelect+0x210>)
 800ae42:	61fb      	str	r3, [r7, #28]
			}
		#endif /* ipconfigUSE_TCP == 1 */
			for( pxIterator = ( const ListItem_t * ) ( listGET_NEXT( pxEnd ) );
 800ae44:	69fb      	ldr	r3, [r7, #28]
 800ae46:	685b      	ldr	r3, [r3, #4]
 800ae48:	623b      	str	r3, [r7, #32]
 800ae4a:	e0b7      	b.n	800afbc <vSocketSelect+0x1a4>
				 pxIterator != ( const ListItem_t * ) pxEnd;
				 pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
			{
				FreeRTOS_Socket_t *pxSocket = ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
 800ae4c:	6a3b      	ldr	r3, [r7, #32]
 800ae4e:	68db      	ldr	r3, [r3, #12]
 800ae50:	60fb      	str	r3, [r7, #12]
				if( pxSocket->pxSocketSet != pxSocketSet )
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	429a      	cmp	r2, r3
 800ae5a:	d000      	beq.n	800ae5e <vSocketSelect+0x46>
				{
					/* Socket does not belong to this select group. */
					continue;
 800ae5c:	e0ab      	b.n	800afb6 <vSocketSelect+0x19e>
				}
				xSocketBits = 0;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	62bb      	str	r3, [r7, #40]	; 0x28

				#if( ipconfigUSE_TCP == 1 )
					if( pxSocket->ucProtocol == FREERTOS_IPPROTO_TCP )
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800ae68:	2b06      	cmp	r3, #6
 800ae6a:	f040 808f 	bne.w	800af8c <vSocketSelect+0x174>
					{
						/* Check if the socket has already been accepted by the
						owner.  If not, it is useless to return it from a
						select(). */
						BaseType_t bAccepted = pdFALSE;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	61bb      	str	r3, [r7, #24]

						if( pxSocket->u.xTCP.bits.bPassQueued == pdFALSE_UNSIGNED )
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ae78:	f003 0304 	and.w	r3, r3, #4
 800ae7c:	b2db      	uxtb	r3, r3
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d109      	bne.n	800ae96 <vSocketSelect+0x7e>
						{
							if( pxSocket->u.xTCP.bits.bPassAccept == pdFALSE_UNSIGNED )
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ae88:	f003 0302 	and.w	r3, r3, #2
 800ae8c:	b2db      	uxtb	r3, r3
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d101      	bne.n	800ae96 <vSocketSelect+0x7e>
							{
								bAccepted = pdTRUE;
 800ae92:	2301      	movs	r3, #1
 800ae94:	61bb      	str	r3, [r7, #24]
							}
						}

						/* Is the set owner interested in READ events? */
						if( ( pxSocket->xSelectBits & eSELECT_READ ) != 0 )
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae9a:	f003 0301 	and.w	r3, r3, #1
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d023      	beq.n	800aeea <vSocketSelect+0xd2>
						{
							if( pxSocket->u.xTCP.ucTCPState == eTCP_LISTEN )
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d111      	bne.n	800aed0 <vSocketSelect+0xb8>
							{
								if( ( pxSocket->u.xTCP.pxPeerSocket != NULL ) && ( pxSocket->u.xTCP.pxPeerSocket->u.xTCP.bits.bPassAccept != 0 ) )
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d01a      	beq.n	800aeea <vSocketSelect+0xd2>
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aeb8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aebc:	f003 0302 	and.w	r3, r3, #2
 800aec0:	b2db      	uxtb	r3, r3
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d011      	beq.n	800aeea <vSocketSelect+0xd2>
								{
									xSocketBits |= eSELECT_READ;
 800aec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec8:	f043 0301 	orr.w	r3, r3, #1
 800aecc:	62bb      	str	r3, [r7, #40]	; 0x28
 800aece:	e00c      	b.n	800aeea <vSocketSelect+0xd2>
								}
							}
							else if( ( bAccepted != 0 ) && ( FreeRTOS_recvcount( pxSocket ) > 0 ) )
 800aed0:	69bb      	ldr	r3, [r7, #24]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d009      	beq.n	800aeea <vSocketSelect+0xd2>
 800aed6:	68f8      	ldr	r0, [r7, #12]
 800aed8:	f7ff feb2 	bl	800ac40 <FreeRTOS_rx_size>
 800aedc:	4603      	mov	r3, r0
 800aede:	2b00      	cmp	r3, #0
 800aee0:	dd03      	ble.n	800aeea <vSocketSelect+0xd2>
							{
								xSocketBits |= eSELECT_READ;
 800aee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee4:	f043 0301 	orr.w	r3, r3, #1
 800aee8:	62bb      	str	r3, [r7, #40]	; 0x28
							}
						}
						/* Is the set owner interested in EXCEPTION events? */
						if( ( pxSocket->xSelectBits & eSELECT_EXCEPT ) != 0 )
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeee:	f003 0304 	and.w	r3, r3, #4
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d00d      	beq.n	800af12 <vSocketSelect+0xfa>
						{
							if( ( pxSocket->u.xTCP.ucTCPState == eCLOSE_WAIT ) || ( pxSocket->u.xTCP.ucTCPState == eCLOSED ) )
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800aefc:	2b08      	cmp	r3, #8
 800aefe:	d004      	beq.n	800af0a <vSocketSelect+0xf2>
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800af06:	2b00      	cmp	r3, #0
 800af08:	d103      	bne.n	800af12 <vSocketSelect+0xfa>
							{
								xSocketBits |= eSELECT_EXCEPT;
 800af0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af0c:	f043 0304 	orr.w	r3, r3, #4
 800af10:	62bb      	str	r3, [r7, #40]	; 0x28
							}
						}

						/* Is the set owner interested in WRITE events? */
						if( ( pxSocket->xSelectBits & eSELECT_WRITE ) != 0 )
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af16:	f003 0302 	and.w	r3, r3, #2
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d035      	beq.n	800af8a <vSocketSelect+0x172>
						{
							BaseType_t bMatch = pdFALSE;
 800af1e:	2300      	movs	r3, #0
 800af20:	617b      	str	r3, [r7, #20]

							if( bAccepted != 0 )
 800af22:	69bb      	ldr	r3, [r7, #24]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d007      	beq.n	800af38 <vSocketSelect+0x120>
							{
								if( FreeRTOS_tx_space( pxSocket ) > 0 )
 800af28:	68f8      	ldr	r0, [r7, #12]
 800af2a:	f7ff fe43 	bl	800abb4 <FreeRTOS_tx_space>
 800af2e:	4603      	mov	r3, r0
 800af30:	2b00      	cmp	r3, #0
 800af32:	dd01      	ble.n	800af38 <vSocketSelect+0x120>
								{
									bMatch = pdTRUE;
 800af34:	2301      	movs	r3, #1
 800af36:	617b      	str	r3, [r7, #20]
								}
							}

							if( bMatch == pdFALSE )
 800af38:	697b      	ldr	r3, [r7, #20]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d11d      	bne.n	800af7a <vSocketSelect+0x162>
							{
								if( ( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED ) &&
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800af44:	f003 0308 	and.w	r3, r3, #8
 800af48:	b2db      	uxtb	r3, r3
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d015      	beq.n	800af7a <vSocketSelect+0x162>
									( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED ) &&
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
								}
							}

							if( bMatch == pdFALSE )
							{
								if( ( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED ) &&
 800af54:	2b04      	cmp	r3, #4
 800af56:	d910      	bls.n	800af7a <vSocketSelect+0x162>
									( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED ) &&
									( pxSocket->u.xTCP.bits.bConnPassed == pdFALSE_UNSIGNED ) )
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800af5e:	f003 0310 	and.w	r3, r3, #16
 800af62:	b2db      	uxtb	r3, r3
							}

							if( bMatch == pdFALSE )
							{
								if( ( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED ) &&
									( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED ) &&
 800af64:	2b00      	cmp	r3, #0
 800af66:	d108      	bne.n	800af7a <vSocketSelect+0x162>
									( pxSocket->u.xTCP.bits.bConnPassed == pdFALSE_UNSIGNED ) )
								{
									pxSocket->u.xTCP.bits.bConnPassed = pdTRUE_UNSIGNED;
 800af68:	68fa      	ldr	r2, [r7, #12]
 800af6a:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800af6e:	f043 0310 	orr.w	r3, r3, #16
 800af72:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
									bMatch = pdTRUE;
 800af76:	2301      	movs	r3, #1
 800af78:	617b      	str	r3, [r7, #20]
								}
							}

							if( bMatch != pdFALSE )
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d004      	beq.n	800af8a <vSocketSelect+0x172>
							{
								xSocketBits |= eSELECT_WRITE;
 800af80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af82:	f043 0302 	orr.w	r3, r3, #2
 800af86:	62bb      	str	r3, [r7, #40]	; 0x28
 800af88:	e00e      	b.n	800afa8 <vSocketSelect+0x190>
 800af8a:	e00d      	b.n	800afa8 <vSocketSelect+0x190>
					}
					else
				#endif /* ipconfigUSE_TCP == 1 */
				{
					/* Select events for UDP are simpler. */
					if( ( ( pxSocket->xSelectBits & eSELECT_READ ) != 0 ) &&
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af90:	f003 0301 	and.w	r3, r3, #1
 800af94:	2b00      	cmp	r3, #0
 800af96:	d007      	beq.n	800afa8 <vSocketSelect+0x190>
						( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U ) )
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
					}
					else
				#endif /* ipconfigUSE_TCP == 1 */
				{
					/* Select events for UDP are simpler. */
					if( ( ( pxSocket->xSelectBits & eSELECT_READ ) != 0 ) &&
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d003      	beq.n	800afa8 <vSocketSelect+0x190>
						( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U ) )
					{
						xSocketBits |= eSELECT_READ;
 800afa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afa2:	f043 0301 	orr.w	r3, r3, #1
 800afa6:	62bb      	str	r3, [r7, #40]	; 0x28
					/* The WRITE and EXCEPT bits are not used for UDP */
				}	/* if( pxSocket->ucProtocol == FREERTOS_IPPROTO_TCP ) */

				/* Each socket keeps its own event flags, which are looked-up
				by FreeRTOS_FD_ISSSET() */
				pxSocket->xSocketBits = xSocketBits;
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800afac:	631a      	str	r2, [r3, #48]	; 0x30

				/* The ORed value will be used to set the bits in the event
				group. */
				xGroupBits |= xSocketBits;
 800afae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800afb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb2:	4313      	orrs	r3, r2
 800afb4:	627b      	str	r3, [r7, #36]	; 0x24
				pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( &xBoundTCPSocketsList );
			}
		#endif /* ipconfigUSE_TCP == 1 */
			for( pxIterator = ( const ListItem_t * ) ( listGET_NEXT( pxEnd ) );
				 pxIterator != ( const ListItem_t * ) pxEnd;
				 pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 800afb6:	6a3b      	ldr	r3, [r7, #32]
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	623b      	str	r3, [r7, #32]
			else
			{
				pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( &xBoundTCPSocketsList );
			}
		#endif /* ipconfigUSE_TCP == 1 */
			for( pxIterator = ( const ListItem_t * ) ( listGET_NEXT( pxEnd ) );
 800afbc:	6a3a      	ldr	r2, [r7, #32]
 800afbe:	69fb      	ldr	r3, [r7, #28]
 800afc0:	429a      	cmp	r2, r3
 800afc2:	f47f af43 	bne.w	800ae4c <vSocketSelect+0x34>

		/* These flags will be switched on after checking the socket status. */
		EventBits_t xGroupBits = 0;
		pxSocketSet->pxSocket = NULL;

		for( xRound = 0; xRound <= xLastRound; xRound++ )
 800afc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afc8:	3301      	adds	r3, #1
 800afca:	62fb      	str	r3, [r7, #44]	; 0x2c
 800afcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	429a      	cmp	r2, r3
 800afd2:	f77f af2f 	ble.w	800ae34 <vSocketSelect+0x1c>
				xGroupBits |= xSocketBits;

			}	/* for( pxIterator ... ) */
		}	/* for( xRound = 0; xRound <= xLastRound; xRound++ ) */

		xBitsToClear = xEventGroupGetBits( pxSocketSet->xSelectGroup );
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	4618      	mov	r0, r3
 800afdc:	2100      	movs	r1, #0
 800afde:	f7fc fb87 	bl	80076f0 <xEventGroupClearBits>
 800afe2:	60b8      	str	r0, [r7, #8]

		/* Now set the necessary bits. */
		xBitsToClear = ( xBitsToClear & ~xGroupBits ) & eSELECT_ALL;
 800afe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afe6:	43da      	mvns	r2, r3
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	4013      	ands	r3, r2
 800afec:	f003 030f 	and.w	r3, r3, #15
 800aff0:	60bb      	str	r3, [r7, #8]
		#if( ipconfigSUPPORT_SIGNALS != 0 )
		{
			/* Maybe the socketset was signalled, but don't
			clear the 'eSELECT_INTR' bit here, as it will be used
			and cleared in FreeRTOS_select(). */
			xBitsToClear &= ( EventBits_t ) ~eSELECT_INTR;
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	f023 0308 	bic.w	r3, r3, #8
 800aff8:	60bb      	str	r3, [r7, #8]
		}
		#endif /* ipconfigSUPPORT_SIGNALS */

		if( xBitsToClear != 0 )
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d005      	beq.n	800b00c <vSocketSelect+0x1f4>
		{
			xEventGroupClearBits( pxSocketSet->xSelectGroup, xBitsToClear );
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	4618      	mov	r0, r3
 800b006:	68b9      	ldr	r1, [r7, #8]
 800b008:	f7fc fb72 	bl	80076f0 <xEventGroupClearBits>
		}

		/* Now include eSELECT_CALL_IP to wakeup the caller. */
		xEventGroupSetBits( pxSocketSet->xSelectGroup, xGroupBits | eSELECT_CALL_IP );
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681a      	ldr	r2, [r3, #0]
 800b010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b012:	f043 0310 	orr.w	r3, r3, #16
 800b016:	4610      	mov	r0, r2
 800b018:	4619      	mov	r1, r3
 800b01a:	f7fc fb9f 	bl	800775c <xEventGroupSetBits>
	}
 800b01e:	3730      	adds	r7, #48	; 0x30
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}
 800b024:	2000d0e8 	.word	0x2000d0e8
 800b028:	2000d0d4 	.word	0x2000d0d4

0800b02c <FreeRTOS_SignalSocket>:

#if( ipconfigSUPPORT_SIGNALS != 0 )

	/* Send a signal to the task which reads from this socket. */
	BaseType_t FreeRTOS_SignalSocket( Socket_t xSocket )
	{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b084      	sub	sp, #16
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
	FreeRTOS_Socket_t *pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn;

		if( pxSocket == NULL )
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d103      	bne.n	800b046 <FreeRTOS_SignalSocket+0x1a>
		{
			xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800b03e:	f06f 0315 	mvn.w	r3, #21
 800b042:	60fb      	str	r3, [r7, #12]
 800b044:	e022      	b.n	800b08c <FreeRTOS_SignalSocket+0x60>
		}
		else
	#if( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
		if( ( pxSocket->pxSocketSet != NULL ) && ( pxSocket->pxSocketSet->xSelectGroup != NULL ) )
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d00e      	beq.n	800b06c <FreeRTOS_SignalSocket+0x40>
 800b04e:	68bb      	ldr	r3, [r7, #8]
 800b050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d009      	beq.n	800b06c <FreeRTOS_SignalSocket+0x40>
		{
			xEventGroupSetBits( pxSocket->pxSocketSet->xSelectGroup, eSELECT_INTR );
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	4618      	mov	r0, r3
 800b060:	2108      	movs	r1, #8
 800b062:	f7fc fb7b 	bl	800775c <xEventGroupSetBits>
			xReturn = 0;
 800b066:	2300      	movs	r3, #0
 800b068:	60fb      	str	r3, [r7, #12]
 800b06a:	e00f      	b.n	800b08c <FreeRTOS_SignalSocket+0x60>
		}
		else
	#endif /* ipconfigSUPPORT_SELECT_FUNCTION */
		if( pxSocket->xEventGroup != NULL )
 800b06c:	68bb      	ldr	r3, [r7, #8]
 800b06e:	685b      	ldr	r3, [r3, #4]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d008      	beq.n	800b086 <FreeRTOS_SignalSocket+0x5a>
		{
			xEventGroupSetBits( pxSocket->xEventGroup, eSOCKET_INTR );
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	4618      	mov	r0, r3
 800b07a:	2140      	movs	r1, #64	; 0x40
 800b07c:	f7fc fb6e 	bl	800775c <xEventGroupSetBits>
			xReturn = 0;
 800b080:	2300      	movs	r3, #0
 800b082:	60fb      	str	r3, [r7, #12]
 800b084:	e002      	b.n	800b08c <FreeRTOS_SignalSocket+0x60>
		}
		else
		{
			xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800b086:	f06f 0315 	mvn.w	r3, #21
 800b08a:	60fb      	str	r3, [r7, #12]
		}

		return xReturn;
 800b08c:	68fb      	ldr	r3, [r7, #12]
	}
 800b08e:	4618      	mov	r0, r3
 800b090:	3710      	adds	r7, #16
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}
 800b096:	bf00      	nop

0800b098 <vProcessGeneratedUDPPacket>:
	}
};
/*-----------------------------------------------------------*/

void vProcessGeneratedUDPPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b088      	sub	sp, #32
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
UDPPacket_t *pxUDPPacket;
IPHeader_t *pxIPHeader;
eARPLookupResult_t eReturned;
uint32_t ulIPAddress = pxNetworkBuffer->ulIPAddress;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	695b      	ldr	r3, [r3, #20]
 800b0a4:	60fb      	str	r3, [r7, #12]

	/* Map the UDP packet onto the start of the frame. */
	pxUDPPacket = ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	699b      	ldr	r3, [r3, #24]
 800b0aa:	61bb      	str	r3, [r7, #24]

	/* Determine the ARP cache status for the requested IP address. */
	eReturned = eARPGetCacheEntry( &( ulIPAddress ), &( pxUDPPacket->xEthernetHeader.xDestinationAddress ) );
 800b0ac:	69bb      	ldr	r3, [r7, #24]
 800b0ae:	f107 020c 	add.w	r2, r7, #12
 800b0b2:	4610      	mov	r0, r2
 800b0b4:	4619      	mov	r1, r3
 800b0b6:	f7fe fbed 	bl	8009894 <eARPGetCacheEntry>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	77fb      	strb	r3, [r7, #31]

	if( eReturned != eCantSendPacket )
 800b0be:	7ffb      	ldrb	r3, [r7, #31]
 800b0c0:	2b02      	cmp	r3, #2
 800b0c2:	f000 8083 	beq.w	800b1cc <vProcessGeneratedUDPPacket+0x134>
	{
		if( eReturned == eARPCacheHit )
 800b0c6:	7ffb      	ldrb	r3, [r7, #31]
 800b0c8:	2b01      	cmp	r3, #1
 800b0ca:	d16e      	bne.n	800b1aa <vProcessGeneratedUDPPacket+0x112>
				uint8_t ucSocketOptions;
			#endif
			iptraceSENDING_UDP_PACKET( pxNetworkBuffer->ulIPAddress );

			/* Create short cuts to the data within the packet. */
			pxIPHeader = &( pxUDPPacket->xIPHeader );
 800b0cc:	69bb      	ldr	r3, [r7, #24]
 800b0ce:	330e      	adds	r3, #14
 800b0d0:	617b      	str	r3, [r7, #20]

		#if ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )
			/* Is it possible that the packet is not actually a UDP packet
			after all, but an ICMP packet. */
			if( pxNetworkBuffer->usPort != ipPACKET_CONTAINS_ICMP_DATA )
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	8c1b      	ldrh	r3, [r3, #32]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d026      	beq.n	800b128 <vProcessGeneratedUDPPacket+0x90>
		#endif /* ipconfigSUPPORT_OUTGOING_PINGS */
			{
			UDPHeader_t *pxUDPHeader;

				pxUDPHeader = &( pxUDPPacket->xUDPHeader );
 800b0da:	69bb      	ldr	r3, [r7, #24]
 800b0dc:	3322      	adds	r3, #34	; 0x22
 800b0de:	613b      	str	r3, [r7, #16]

				pxUDPHeader->usDestinationPort = pxNetworkBuffer->usPort;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	8c1a      	ldrh	r2, [r3, #32]
 800b0e4:	693b      	ldr	r3, [r7, #16]
 800b0e6:	805a      	strh	r2, [r3, #2]
				pxUDPHeader->usSourcePort = pxNetworkBuffer->usBoundPort;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 800b0ec:	693b      	ldr	r3, [r7, #16]
 800b0ee:	801a      	strh	r2, [r3, #0]
				pxUDPHeader->usLength = ( uint16_t ) ( pxNetworkBuffer->xDataLength + sizeof( UDPHeader_t ) );
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	69db      	ldr	r3, [r3, #28]
 800b0f4:	b29b      	uxth	r3, r3
 800b0f6:	3308      	adds	r3, #8
 800b0f8:	b29a      	uxth	r2, r3
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	809a      	strh	r2, [r3, #4]
				pxUDPHeader->usLength = FreeRTOS_htons( pxUDPHeader->usLength );
 800b0fe:	693b      	ldr	r3, [r7, #16]
 800b100:	889b      	ldrh	r3, [r3, #4]
 800b102:	b29b      	uxth	r3, r3
 800b104:	021b      	lsls	r3, r3, #8
 800b106:	b29a      	uxth	r2, r3
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	889b      	ldrh	r3, [r3, #4]
 800b10c:	b29b      	uxth	r3, r3
 800b10e:	0a1b      	lsrs	r3, r3, #8
 800b110:	b29b      	uxth	r3, r3
 800b112:	b29b      	uxth	r3, r3
 800b114:	4313      	orrs	r3, r2
 800b116:	b29b      	uxth	r3, r3
 800b118:	b29a      	uxth	r2, r3
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	809a      	strh	r2, [r3, #4]
				pxUDPHeader->usChecksum = 0u;
 800b11e:	693b      	ldr	r3, [r7, #16]
 800b120:	2200      	movs	r2, #0
 800b122:	719a      	strb	r2, [r3, #6]
 800b124:	2200      	movs	r2, #0
 800b126:	71da      	strb	r2, [r3, #7]
			*/
			/* Save options now, as they will be overwritten by memcpy */
			#if( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM == 0 )
				ucSocketOptions = pxNetworkBuffer->pucEthernetBuffer[ ipSOCKET_OPTIONS_OFFSET ];
			#endif
			memcpy( ( void *) &( pxUDPPacket->xEthernetHeader.xSourceAddress ), ( void * ) xDefaultPartUDPPacketHeader.ucBytes, sizeof( xDefaultPartUDPPacketHeader ) );
 800b128:	69bb      	ldr	r3, [r7, #24]
 800b12a:	3306      	adds	r3, #6
 800b12c:	4618      	mov	r0, r3
 800b12e:	492e      	ldr	r1, [pc, #184]	; (800b1e8 <vProcessGeneratedUDPPacket+0x150>)
 800b130:	2218      	movs	r2, #24
 800b132:	f005 ffdd 	bl	80110f0 <memcpy>

		#if ipconfigSUPPORT_OUTGOING_PINGS == 1
			if( pxNetworkBuffer->usPort == ipPACKET_CONTAINS_ICMP_DATA )
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	8c1b      	ldrh	r3, [r3, #32]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d10a      	bne.n	800b154 <vProcessGeneratedUDPPacket+0xbc>
			{
				pxIPHeader->ucProtocol = ipPROTOCOL_ICMP;
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	2201      	movs	r2, #1
 800b142:	725a      	strb	r2, [r3, #9]
				pxIPHeader->usLength = ( uint16_t ) ( pxNetworkBuffer->xDataLength + sizeof( IPHeader_t ) );
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	69db      	ldr	r3, [r3, #28]
 800b148:	b29b      	uxth	r3, r3
 800b14a:	3314      	adds	r3, #20
 800b14c:	b29a      	uxth	r2, r3
 800b14e:	697b      	ldr	r3, [r7, #20]
 800b150:	805a      	strh	r2, [r3, #2]
 800b152:	e006      	b.n	800b162 <vProcessGeneratedUDPPacket+0xca>
			}
			else
		#endif /* ipconfigSUPPORT_OUTGOING_PINGS */
			{
				pxIPHeader->usLength = ( uint16_t ) ( pxNetworkBuffer->xDataLength + sizeof( IPHeader_t ) + sizeof( UDPHeader_t ) );
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	69db      	ldr	r3, [r3, #28]
 800b158:	b29b      	uxth	r3, r3
 800b15a:	331c      	adds	r3, #28
 800b15c:	b29a      	uxth	r2, r3
 800b15e:	697b      	ldr	r3, [r7, #20]
 800b160:	805a      	strh	r2, [r3, #2]
			}

			/* The total transmit size adds on the Ethernet header. */
			pxNetworkBuffer->xDataLength = pxIPHeader->usLength + sizeof( EthernetHeader_t );
 800b162:	697b      	ldr	r3, [r7, #20]
 800b164:	885b      	ldrh	r3, [r3, #2]
 800b166:	b29b      	uxth	r3, r3
 800b168:	f103 020e 	add.w	r2, r3, #14
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	61da      	str	r2, [r3, #28]
			pxIPHeader->usLength = FreeRTOS_htons( pxIPHeader->usLength );
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	885b      	ldrh	r3, [r3, #2]
 800b174:	b29b      	uxth	r3, r3
 800b176:	021b      	lsls	r3, r3, #8
 800b178:	b29a      	uxth	r2, r3
 800b17a:	697b      	ldr	r3, [r7, #20]
 800b17c:	885b      	ldrh	r3, [r3, #2]
 800b17e:	b29b      	uxth	r3, r3
 800b180:	0a1b      	lsrs	r3, r3, #8
 800b182:	b29b      	uxth	r3, r3
 800b184:	b29b      	uxth	r3, r3
 800b186:	4313      	orrs	r3, r2
 800b188:	b29b      	uxth	r3, r3
 800b18a:	b29a      	uxth	r2, r3
 800b18c:	697b      	ldr	r3, [r7, #20]
 800b18e:	805a      	strh	r2, [r3, #2]
			/* HT:endian: changed back to network endian */
			pxIPHeader->ulDestinationIPAddress = pxNetworkBuffer->ulIPAddress;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	695a      	ldr	r2, [r3, #20]
 800b194:	697b      	ldr	r3, [r7, #20]
 800b196:	611a      	str	r2, [r3, #16]

			#if( ipconfigUSE_LLMNR == 1 )
			{
				/* LLMNR messages are typically used on a LAN and they're
				 * not supposed to cross routers */
				if( pxNetworkBuffer->ulIPAddress == ipLLMNR_IP_ADDR )
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	695b      	ldr	r3, [r3, #20]
 800b19c:	4a13      	ldr	r2, [pc, #76]	; (800b1ec <vProcessGeneratedUDPPacket+0x154>)
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	d114      	bne.n	800b1cc <vProcessGeneratedUDPPacket+0x134>
				{
					pxIPHeader->ucTimeToLive = 0x01;
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	2201      	movs	r2, #1
 800b1a6:	721a      	strb	r2, [r3, #8]
 800b1a8:	e010      	b.n	800b1cc <vProcessGeneratedUDPPacket+0x134>
					pxUDPPacket->xUDPHeader.usChecksum = 0u;
				}
			}
			#endif
		}
		else if( eReturned == eARPCacheMiss )
 800b1aa:	7ffb      	ldrb	r3, [r7, #31]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d10b      	bne.n	800b1c8 <vProcessGeneratedUDPPacket+0x130>
		{
			/* Add an entry to the ARP table with a null hardware address.
			This allows the ARP timer to know that an ARP reply is
			outstanding, and perform retransmissions if necessary. */
			vARPRefreshCacheEntry( NULL, ulIPAddress );
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	2000      	movs	r0, #0
 800b1b4:	4619      	mov	r1, r3
 800b1b6:	f7fe fa71 	bl	800969c <vARPRefreshCacheEntry>

			/* Generate an ARP for the required IP address. */
			iptracePACKET_DROPPED_TO_GENERATE_ARP( pxNetworkBuffer->ulIPAddress );
			pxNetworkBuffer->ulIPAddress = ulIPAddress;
 800b1ba:	68fa      	ldr	r2, [r7, #12]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	615a      	str	r2, [r3, #20]
			vARPGenerateRequestPacket( pxNetworkBuffer );
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f7fe fcb7 	bl	8009b34 <vARPGenerateRequestPacket>
 800b1c6:	e001      	b.n	800b1cc <vProcessGeneratedUDPPacket+0x134>
		}
		else
		{
			/* The lookup indicated that an ARP request has already been
			sent out for the queried IP address. */
			eReturned = eCantSendPacket;
 800b1c8:	2302      	movs	r3, #2
 800b1ca:	77fb      	strb	r3, [r7, #31]
		}
	}

	if( eReturned != eCantSendPacket )
 800b1cc:	7ffb      	ldrb	r3, [r7, #31]
 800b1ce:	2b02      	cmp	r3, #2
 800b1d0:	d004      	beq.n	800b1dc <vProcessGeneratedUDPPacket+0x144>
				pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
			}
		}
		#endif

		xNetworkInterfaceOutput( pxNetworkBuffer, pdTRUE );
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	2101      	movs	r1, #1
 800b1d6:	f7fc fdc3 	bl	8007d60 <xNetworkInterfaceOutput>
 800b1da:	e002      	b.n	800b1e2 <vProcessGeneratedUDPPacket+0x14a>
	}
	else
	{
		/* The packet can't be sent (DHCP not completed?).  Just drop the
		packet. */
		vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800b1dc:	6878      	ldr	r0, [r7, #4]
 800b1de:	f7fd fb17 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
	}
}
 800b1e2:	3720      	adds	r7, #32
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	2000bb08 	.word	0x2000bb08
 800b1ec:	fc0000e0 	.word	0xfc0000e0

0800b1f0 <xProcessReceivedUDPPacket>:
/*-----------------------------------------------------------*/

BaseType_t xProcessReceivedUDPPacket( NetworkBufferDescriptor_t *pxNetworkBuffer, uint16_t usPort )
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b086      	sub	sp, #24
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
 800b1f8:	460b      	mov	r3, r1
 800b1fa:	807b      	strh	r3, [r7, #2]
BaseType_t xReturn = pdPASS;
 800b1fc:	2301      	movs	r3, #1
 800b1fe:	617b      	str	r3, [r7, #20]
FreeRTOS_Socket_t *pxSocket;

UDPPacket_t *pxUDPPacket = (UDPPacket_t *) pxNetworkBuffer->pucEthernetBuffer;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	699b      	ldr	r3, [r3, #24]
 800b204:	613b      	str	r3, [r7, #16]

	pxSocket = pxUDPSocketLookup( usPort );
 800b206:	887b      	ldrh	r3, [r7, #2]
 800b208:	4618      	mov	r0, r3
 800b20a:	f7ff fafb 	bl	800a804 <pxUDPSocketLookup>
 800b20e:	60f8      	str	r0, [r7, #12]

	if( pxSocket )
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d03a      	beq.n	800b28c <xProcessReceivedUDPPacket+0x9c>
	{

		/* When refreshing the ARP cache with received UDP packets we must be
		careful;  hundreds of broadcast messages may pass and if we're not
		handling them, no use to fill the ARP cache with those IP addresses. */
		vARPRefreshCacheEntry( &( pxUDPPacket->xEthernetHeader.xSourceAddress ), pxUDPPacket->xIPHeader.ulSourceIPAddress );
 800b216:	693b      	ldr	r3, [r7, #16]
 800b218:	1d9a      	adds	r2, r3, #6
 800b21a:	693b      	ldr	r3, [r7, #16]
 800b21c:	f8d3 301a 	ldr.w	r3, [r3, #26]
 800b220:	4610      	mov	r0, r2
 800b222:	4619      	mov	r1, r3
 800b224:	f7fe fa3a 	bl	800969c <vARPRefreshCacheEntry>
				}
			}
		}
		#endif

		if( xReturn == pdPASS )
 800b228:	697b      	ldr	r3, [r7, #20]
 800b22a:	2b01      	cmp	r3, #1
 800b22c:	d16a      	bne.n	800b304 <xProcessReceivedUDPPacket+0x114>
		{
			vTaskSuspendAll();
 800b22e:	f7fb f913 	bl	8006458 <vTaskSuspendAll>
			{
				if( xReturn == pdPASS )
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	2b01      	cmp	r3, #1
 800b236:	d10b      	bne.n	800b250 <xProcessReceivedUDPPacket+0x60>
				{
					taskENTER_CRITICAL();
 800b238:	f7f9 fe40 	bl	8004ebc <vPortEnterCritical>
					{
						/* Add the network packet to the list of packets to be
						processed by the socket. */
						vListInsertEnd( &( pxSocket->u.xUDP.xWaitingPacketsList ), &( pxNetworkBuffer->xBufferListItem ) );
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	4610      	mov	r0, r2
 800b246:	4619      	mov	r1, r3
 800b248:	f7f9 fcae 	bl	8004ba8 <vListInsertEnd>
					}
					taskEXIT_CRITICAL();
 800b24c:	f7f9 fe64 	bl	8004f18 <vPortExitCritical>
				}
			}
			xTaskResumeAll();
 800b250:	f7fb f910 	bl	8006474 <xTaskResumeAll>

			/* Set the socket's receive event */
			if( pxSocket->xEventGroup != NULL )
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	685b      	ldr	r3, [r3, #4]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d005      	beq.n	800b268 <xProcessReceivedUDPPacket+0x78>
			{
				xEventGroupSetBits( pxSocket->xEventGroup, eSOCKET_RECEIVE );
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	685b      	ldr	r3, [r3, #4]
 800b260:	4618      	mov	r0, r3
 800b262:	2101      	movs	r1, #1
 800b264:	f7fc fa7a 	bl	800775c <xEventGroupSetBits>
			}

			#if( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
			{
				if( ( pxSocket->pxSocketSet != NULL ) && ( ( pxSocket->xSelectBits & eSELECT_READ ) != 0 ) )
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d049      	beq.n	800b304 <xProcessReceivedUDPPacket+0x114>
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b274:	f003 0301 	and.w	r3, r3, #1
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d043      	beq.n	800b304 <xProcessReceivedUDPPacket+0x114>
				{
					xEventGroupSetBits( pxSocket->pxSocketSet->xSelectGroup, eSELECT_READ );
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	4618      	mov	r0, r3
 800b284:	2101      	movs	r1, #1
 800b286:	f7fc fa69 	bl	800775c <xEventGroupSetBits>
 800b28a:	e03b      	b.n	800b304 <xProcessReceivedUDPPacket+0x114>
		#if( ipconfigUSE_DNS == 1 )
			/* a DNS reply, check for the source port.  Although the DNS client
			does open a UDP socket to send a messages, this socket will be
			closed after a short timeout.  Messages that come late (after the
			socket is closed) will be treated here. */
			if( FreeRTOS_ntohs( pxUDPPacket->xUDPHeader.usSourcePort ) == ipDNS_PORT )
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800b290:	b29b      	uxth	r3, r3
 800b292:	021b      	lsls	r3, r3, #8
 800b294:	b29a      	uxth	r2, r3
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800b29a:	b29b      	uxth	r3, r3
 800b29c:	0a1b      	lsrs	r3, r3, #8
 800b29e:	b29b      	uxth	r3, r3
 800b2a0:	b29b      	uxth	r3, r3
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	b29b      	uxth	r3, r3
 800b2a6:	b21b      	sxth	r3, r3
 800b2a8:	2b35      	cmp	r3, #53	; 0x35
 800b2aa:	d10e      	bne.n	800b2ca <xProcessReceivedUDPPacket+0xda>
			{
				vARPRefreshCacheEntry( &( pxUDPPacket->xEthernetHeader.xSourceAddress ), pxUDPPacket->xIPHeader.ulSourceIPAddress );
 800b2ac:	693b      	ldr	r3, [r7, #16]
 800b2ae:	1d9a      	adds	r2, r3, #6
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	f8d3 301a 	ldr.w	r3, [r3, #26]
 800b2b6:	4610      	mov	r0, r2
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	f7fe f9ef 	bl	800969c <vARPRefreshCacheEntry>
				xReturn = ( BaseType_t )ulDNSHandlePacket( pxNetworkBuffer );
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f003 fd60 	bl	800ed84 <ulDNSHandlePacket>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	617b      	str	r3, [r7, #20]
 800b2c8:	e01c      	b.n	800b304 <xProcessReceivedUDPPacket+0x114>
			else
		#endif

		#if( ipconfigUSE_LLMNR == 1 )
			/* a LLMNR request, check for the destination port. */
			if( ( usPort == FreeRTOS_ntohs( ipLLMNR_PORT ) ) ||
 800b2ca:	887b      	ldrh	r3, [r7, #2]
 800b2cc:	f64e 3214 	movw	r2, #60180	; 0xeb14
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d006      	beq.n	800b2e2 <xProcessReceivedUDPPacket+0xf2>
				( pxUDPPacket->xUDPHeader.usSourcePort == FreeRTOS_ntohs( ipLLMNR_PORT ) ) )
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800b2d8:	b29b      	uxth	r3, r3
			else
		#endif

		#if( ipconfigUSE_LLMNR == 1 )
			/* a LLMNR request, check for the destination port. */
			if( ( usPort == FreeRTOS_ntohs( ipLLMNR_PORT ) ) ||
 800b2da:	f64e 3214 	movw	r2, #60180	; 0xeb14
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d10e      	bne.n	800b300 <xProcessReceivedUDPPacket+0x110>
				( pxUDPPacket->xUDPHeader.usSourcePort == FreeRTOS_ntohs( ipLLMNR_PORT ) ) )
			{
				vARPRefreshCacheEntry( &( pxUDPPacket->xEthernetHeader.xSourceAddress ), pxUDPPacket->xIPHeader.ulSourceIPAddress );
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	1d9a      	adds	r2, r3, #6
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	f8d3 301a 	ldr.w	r3, [r3, #26]
 800b2ec:	4610      	mov	r0, r2
 800b2ee:	4619      	mov	r1, r3
 800b2f0:	f7fe f9d4 	bl	800969c <vARPRefreshCacheEntry>
				xReturn = ( BaseType_t )ulDNSHandlePacket( pxNetworkBuffer );
 800b2f4:	6878      	ldr	r0, [r7, #4]
 800b2f6:	f003 fd45 	bl	800ed84 <ulDNSHandlePacket>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	617b      	str	r3, [r7, #20]
 800b2fe:	e001      	b.n	800b304 <xProcessReceivedUDPPacket+0x114>
				xReturn = ( BaseType_t )ulNBNSHandlePacket( pxNetworkBuffer );
			}
			else
		#endif /* ipconfigUSE_NBNS */
		{
			xReturn = pdFAIL;
 800b300:	2300      	movs	r3, #0
 800b302:	617b      	str	r3, [r7, #20]
		}
	}

	return xReturn;
 800b304:	697b      	ldr	r3, [r7, #20]
}
 800b306:	4618      	mov	r0, r3
 800b308:	3718      	adds	r7, #24
 800b30a:	46bd      	mov	sp, r7
 800b30c:	bd80      	pop	{r7, pc}
 800b30e:	bf00      	nop

0800b310 <FreeRTOS_max_int32>:
	static portINLINE UBaseType_t FreeRTOS_max_UBaseTyp (UBaseType_t a, UBaseType_t b);
	static portINLINE BaseType_t  	FreeRTOS_min_BaseType  (BaseType_t  a, BaseType_t  b);
	static portINLINE UBaseType_t  	FreeRTOS_min_UBaseType (UBaseType_t  a, UBaseType_t  b);


	static portINLINE int32_t  FreeRTOS_max_int32  (int32_t  a, int32_t  b) { return a >= b ? a : b; }
 800b310:	b480      	push	{r7}
 800b312:	b083      	sub	sp, #12
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	6039      	str	r1, [r7, #0]
 800b31a:	687a      	ldr	r2, [r7, #4]
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	4293      	cmp	r3, r2
 800b320:	bfb8      	it	lt
 800b322:	4613      	movlt	r3, r2
 800b324:	4618      	mov	r0, r3
 800b326:	370c      	adds	r7, #12
 800b328:	46bd      	mov	sp, r7
 800b32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32e:	4770      	bx	lr

0800b330 <FreeRTOS_min_int32>:
	static portINLINE uint32_t FreeRTOS_max_uint32 (uint32_t a, uint32_t b) { return a >= b ? a : b; }
	static portINLINE int32_t  FreeRTOS_min_int32  (int32_t  a, int32_t  b) { return a <= b ? a : b; }
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
 800b338:	6039      	str	r1, [r7, #0]
 800b33a:	687a      	ldr	r2, [r7, #4]
 800b33c:	683b      	ldr	r3, [r7, #0]
 800b33e:	4293      	cmp	r3, r2
 800b340:	bfa8      	it	ge
 800b342:	4613      	movge	r3, r2
 800b344:	4618      	mov	r0, r3
 800b346:	370c      	adds	r7, #12
 800b348:	46bd      	mov	sp, r7
 800b34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34e:	4770      	bx	lr

0800b350 <FreeRTOS_min_uint32>:
	static portINLINE uint32_t FreeRTOS_min_uint32 (uint32_t a, uint32_t b) { return a <= b ? a : b; }
 800b350:	b480      	push	{r7}
 800b352:	b083      	sub	sp, #12
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	6039      	str	r1, [r7, #0]
 800b35a:	687a      	ldr	r2, [r7, #4]
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	4293      	cmp	r3, r2
 800b360:	bf28      	it	cs
 800b362:	4613      	movcs	r3, r2
 800b364:	4618      	mov	r0, r3
 800b366:	370c      	adds	r7, #12
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr

0800b370 <uxStreamBufferSpace>:
}
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferSpace( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper );
static portINLINE size_t uxStreamBufferSpace( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper )
{
 800b370:	b480      	push	{r7}
 800b372:	b087      	sub	sp, #28
 800b374:	af00      	add	r7, sp, #0
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	60b9      	str	r1, [r7, #8]
 800b37a:	607a      	str	r2, [r7, #4]
/* Returns the space between uxLower and uxUpper, which equals to the distance minus 1 */
size_t uxCount;

	uxCount = pxBuffer->LENGTH + uxUpper - uxLower - 1u;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	691a      	ldr	r2, [r3, #16]
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	441a      	add	r2, r3
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	1ad3      	subs	r3, r2, r3
 800b388:	3b01      	subs	r3, #1
 800b38a:	617b      	str	r3, [r7, #20]
	if( uxCount >= pxBuffer->LENGTH )
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	691a      	ldr	r2, [r3, #16]
 800b390:	697b      	ldr	r3, [r7, #20]
 800b392:	429a      	cmp	r2, r3
 800b394:	d804      	bhi.n	800b3a0 <uxStreamBufferSpace+0x30>
	{
		uxCount -= pxBuffer->LENGTH;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	691b      	ldr	r3, [r3, #16]
 800b39a:	697a      	ldr	r2, [r7, #20]
 800b39c:	1ad3      	subs	r3, r2, r3
 800b39e:	617b      	str	r3, [r7, #20]
	}

	return uxCount;
 800b3a0:	697b      	ldr	r3, [r7, #20]
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	371c      	adds	r7, #28
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ac:	4770      	bx	lr
 800b3ae:	bf00      	nop

0800b3b0 <uxStreamBufferDistance>:
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferDistance( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper );
static portINLINE size_t uxStreamBufferDistance( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper )
{
 800b3b0:	b480      	push	{r7}
 800b3b2:	b087      	sub	sp, #28
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	60f8      	str	r0, [r7, #12]
 800b3b8:	60b9      	str	r1, [r7, #8]
 800b3ba:	607a      	str	r2, [r7, #4]
/* Returns the distance between uxLower and uxUpper */
size_t uxCount;

	uxCount = pxBuffer->LENGTH + uxUpper - uxLower;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	691a      	ldr	r2, [r3, #16]
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	441a      	add	r2, r3
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	1ad3      	subs	r3, r2, r3
 800b3c8:	617b      	str	r3, [r7, #20]
	if ( uxCount >= pxBuffer->LENGTH )
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	691a      	ldr	r2, [r3, #16]
 800b3ce:	697b      	ldr	r3, [r7, #20]
 800b3d0:	429a      	cmp	r2, r3
 800b3d2:	d804      	bhi.n	800b3de <uxStreamBufferDistance+0x2e>
	{
		uxCount -= pxBuffer->LENGTH;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	691b      	ldr	r3, [r3, #16]
 800b3d8:	697a      	ldr	r2, [r7, #20]
 800b3da:	1ad3      	subs	r3, r2, r3
 800b3dc:	617b      	str	r3, [r7, #20]
	}

	return uxCount;
 800b3de:	697b      	ldr	r3, [r7, #20]
}
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	371c      	adds	r7, #28
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ea:	4770      	bx	lr

0800b3ec <uxStreamBufferGetSpace>:
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferGetSpace( const StreamBuffer_t *pxBuffer );
static portINLINE size_t uxStreamBufferGetSpace( const StreamBuffer_t *pxBuffer )
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b084      	sub	sp, #16
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
/* Returns the number of items which can still be added to uxHead
before hitting on uxTail */
size_t uxHead = pxBuffer->uxHead;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	689b      	ldr	r3, [r3, #8]
 800b3f8:	60fb      	str	r3, [r7, #12]
size_t uxTail = pxBuffer->uxTail;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	60bb      	str	r3, [r7, #8]

	return uxStreamBufferSpace( pxBuffer, uxHead, uxTail );
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	68f9      	ldr	r1, [r7, #12]
 800b404:	68ba      	ldr	r2, [r7, #8]
 800b406:	f7ff ffb3 	bl	800b370 <uxStreamBufferSpace>
 800b40a:	4603      	mov	r3, r0
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3710      	adds	r7, #16
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <uxStreamBufferFrontSpace>:
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferFrontSpace( const StreamBuffer_t *pxBuffer );
static portINLINE size_t uxStreamBufferFrontSpace( const StreamBuffer_t *pxBuffer )
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b084      	sub	sp, #16
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
/* Distance between uxFront and uxTail
or the number of items which can still be added to uxFront,
before hitting on uxTail */

size_t uxFront = pxBuffer->uxFront;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	68db      	ldr	r3, [r3, #12]
 800b420:	60fb      	str	r3, [r7, #12]
size_t uxTail = pxBuffer->uxTail;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	60bb      	str	r3, [r7, #8]

	return uxStreamBufferSpace( pxBuffer, uxFront, uxTail );
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	68f9      	ldr	r1, [r7, #12]
 800b42c:	68ba      	ldr	r2, [r7, #8]
 800b42e:	f7ff ff9f 	bl	800b370 <uxStreamBufferSpace>
 800b432:	4603      	mov	r3, r0
}
 800b434:	4618      	mov	r0, r3
 800b436:	3710      	adds	r7, #16
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}

0800b43c <uxStreamBufferMidSpace>:
}
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferMidSpace( const StreamBuffer_t *pxBuffer );
static portINLINE size_t uxStreamBufferMidSpace( const StreamBuffer_t *pxBuffer )
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b084      	sub	sp, #16
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
/* Returns the distance between uxHead and uxMid */
size_t uxHead = pxBuffer->uxHead;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	689b      	ldr	r3, [r3, #8]
 800b448:	60fb      	str	r3, [r7, #12]
size_t uxMid = pxBuffer->uxMid;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	685b      	ldr	r3, [r3, #4]
 800b44e:	60bb      	str	r3, [r7, #8]

	return uxStreamBufferDistance( pxBuffer, uxMid, uxHead );
 800b450:	6878      	ldr	r0, [r7, #4]
 800b452:	68b9      	ldr	r1, [r7, #8]
 800b454:	68fa      	ldr	r2, [r7, #12]
 800b456:	f7ff ffab 	bl	800b3b0 <uxStreamBufferDistance>
 800b45a:	4603      	mov	r3, r0
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3710      	adds	r7, #16
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}

0800b464 <vStreamBufferMoveMid>:
/*-----------------------------------------------------------*/

static portINLINE void vStreamBufferMoveMid( StreamBuffer_t *pxBuffer, size_t uxCount );
static portINLINE void vStreamBufferMoveMid( StreamBuffer_t *pxBuffer, size_t uxCount )
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b084      	sub	sp, #16
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	6039      	str	r1, [r7, #0]
/* Increment uxMid, but no further than uxHead */
size_t uxSize = uxStreamBufferMidSpace( pxBuffer );
 800b46e:	6878      	ldr	r0, [r7, #4]
 800b470:	f7ff ffe4 	bl	800b43c <uxStreamBufferMidSpace>
 800b474:	60f8      	str	r0, [r7, #12]

	if( uxCount > uxSize )
 800b476:	683a      	ldr	r2, [r7, #0]
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	429a      	cmp	r2, r3
 800b47c:	d901      	bls.n	800b482 <vStreamBufferMoveMid+0x1e>
	{
		uxCount = uxSize;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	603b      	str	r3, [r7, #0]
	}
	pxBuffer->uxMid += uxCount;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	685a      	ldr	r2, [r3, #4]
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	441a      	add	r2, r3
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	605a      	str	r2, [r3, #4]
	if( pxBuffer->uxMid >= pxBuffer->LENGTH )
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	685a      	ldr	r2, [r3, #4]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	691b      	ldr	r3, [r3, #16]
 800b496:	429a      	cmp	r2, r3
 800b498:	d306      	bcc.n	800b4a8 <vStreamBufferMoveMid+0x44>
	{
		pxBuffer->uxMid -= pxBuffer->LENGTH;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	685a      	ldr	r2, [r3, #4]
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	691b      	ldr	r3, [r3, #16]
 800b4a2:	1ad2      	subs	r2, r2, r3
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	605a      	str	r2, [r3, #4]
	}
}
 800b4a8:	3710      	adds	r7, #16
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}
 800b4ae:	bf00      	nop

0800b4b0 <ulChar2u32>:
/*
 * Some helping function, their meaning should be clear
 */
static portINLINE uint32_t ulChar2u32 (const uint8_t *apChr);
static portINLINE uint32_t ulChar2u32 (const uint8_t *apChr)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b083      	sub	sp, #12
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
	return  ( ( ( uint32_t )apChr[0] ) << 24) |
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	781b      	ldrb	r3, [r3, #0]
 800b4bc:	061a      	lsls	r2, r3, #24
			( ( ( uint32_t )apChr[1] ) << 16) |
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	3301      	adds	r3, #1
 800b4c2:	781b      	ldrb	r3, [r3, #0]
 800b4c4:	041b      	lsls	r3, r3, #16
 * Some helping function, their meaning should be clear
 */
static portINLINE uint32_t ulChar2u32 (const uint8_t *apChr);
static portINLINE uint32_t ulChar2u32 (const uint8_t *apChr)
{
	return  ( ( ( uint32_t )apChr[0] ) << 24) |
 800b4c6:	431a      	orrs	r2, r3
			( ( ( uint32_t )apChr[1] ) << 16) |
			( ( ( uint32_t )apChr[2] ) << 8) |
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	3302      	adds	r3, #2
 800b4cc:	781b      	ldrb	r3, [r3, #0]
 800b4ce:	021b      	lsls	r3, r3, #8
 */
static portINLINE uint32_t ulChar2u32 (const uint8_t *apChr);
static portINLINE uint32_t ulChar2u32 (const uint8_t *apChr)
{
	return  ( ( ( uint32_t )apChr[0] ) << 24) |
			( ( ( uint32_t )apChr[1] ) << 16) |
 800b4d0:	4313      	orrs	r3, r2
			( ( ( uint32_t )apChr[2] ) << 8) |
			( ( ( uint32_t )apChr[3] ) );
 800b4d2:	687a      	ldr	r2, [r7, #4]
 800b4d4:	3203      	adds	r2, #3
 800b4d6:	7812      	ldrb	r2, [r2, #0]
 * Some helping function, their meaning should be clear
 */
static portINLINE uint32_t ulChar2u32 (const uint8_t *apChr);
static portINLINE uint32_t ulChar2u32 (const uint8_t *apChr)
{
	return  ( ( ( uint32_t )apChr[0] ) << 24) |
 800b4d8:	4313      	orrs	r3, r2
			( ( ( uint32_t )apChr[1] ) << 16) |
			( ( ( uint32_t )apChr[2] ) << 8) |
			( ( ( uint32_t )apChr[3] ) );
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	370c      	adds	r7, #12
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e4:	4770      	bx	lr
 800b4e6:	bf00      	nop

0800b4e8 <usChar2u16>:

static portINLINE uint16_t usChar2u16 (const uint8_t *apChr);
static portINLINE uint16_t usChar2u16 (const uint8_t *apChr)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b083      	sub	sp, #12
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
	return ( uint16_t )
			( ( ( ( uint32_t )apChr[0] ) << 8) |
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	781b      	ldrb	r3, [r3, #0]
}

static portINLINE uint16_t usChar2u16 (const uint8_t *apChr);
static portINLINE uint16_t usChar2u16 (const uint8_t *apChr)
{
	return ( uint16_t )
 800b4f4:	b29b      	uxth	r3, r3
 800b4f6:	021b      	lsls	r3, r3, #8
 800b4f8:	b29a      	uxth	r2, r3
			( ( ( ( uint32_t )apChr[0] ) << 8) |
			  ( ( ( uint32_t )apChr[1] ) ) );
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	3301      	adds	r3, #1
 800b4fe:	781b      	ldrb	r3, [r3, #0]
}

static portINLINE uint16_t usChar2u16 (const uint8_t *apChr);
static portINLINE uint16_t usChar2u16 (const uint8_t *apChr)
{
	return ( uint16_t )
 800b500:	b29b      	uxth	r3, r3
 800b502:	4313      	orrs	r3, r2
 800b504:	b29b      	uxth	r3, r3
			( ( ( ( uint32_t )apChr[0] ) << 8) |
			  ( ( ( uint32_t )apChr[1] ) ) );
}
 800b506:	4618      	mov	r0, r3
 800b508:	370c      	adds	r7, #12
 800b50a:	46bd      	mov	sp, r7
 800b50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b510:	4770      	bx	lr
 800b512:	bf00      	nop

0800b514 <prvTCPSocketIsActive>:

/* prvTCPSocketIsActive() returns true if the socket must be checked.
 * Non-active sockets are waiting for user action, either connect()
 * or close(). */
static BaseType_t prvTCPSocketIsActive( UBaseType_t uxStatus )
{
 800b514:	b480      	push	{r7}
 800b516:	b083      	sub	sp, #12
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
	switch( uxStatus )
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	2b0b      	cmp	r3, #11
 800b520:	d81c      	bhi.n	800b55c <prvTCPSocketIsActive+0x48>
 800b522:	a201      	add	r2, pc, #4	; (adr r2, 800b528 <prvTCPSocketIsActive+0x14>)
 800b524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b528:	0800b559 	.word	0x0800b559
 800b52c:	0800b55d 	.word	0x0800b55d
 800b530:	0800b55d 	.word	0x0800b55d
 800b534:	0800b55d 	.word	0x0800b55d
 800b538:	0800b55d 	.word	0x0800b55d
 800b53c:	0800b55d 	.word	0x0800b55d
 800b540:	0800b55d 	.word	0x0800b55d
 800b544:	0800b559 	.word	0x0800b559
 800b548:	0800b559 	.word	0x0800b559
 800b54c:	0800b559 	.word	0x0800b559
 800b550:	0800b55d 	.word	0x0800b55d
 800b554:	0800b559 	.word	0x0800b559
	case eCLOSED:
	case eCLOSE_WAIT:
	case eFIN_WAIT_2:
	case eCLOSING:
	case eTIME_WAIT:
		return pdFALSE;
 800b558:	2300      	movs	r3, #0
 800b55a:	e000      	b.n	800b55e <prvTCPSocketIsActive+0x4a>
	default:
		return pdTRUE;
 800b55c:	2301      	movs	r3, #1
	}
}
 800b55e:	4618      	mov	r0, r3
 800b560:	370c      	adds	r7, #12
 800b562:	46bd      	mov	sp, r7
 800b564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b568:	4770      	bx	lr
 800b56a:	bf00      	nop

0800b56c <prvTCPStatusAgeCheck>:
/*-----------------------------------------------------------*/

#if( ipconfigTCP_HANG_PROTECTION == 1 )

	static BaseType_t prvTCPStatusAgeCheck( FreeRTOS_Socket_t *pxSocket )
	{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	b084      	sub	sp, #16
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
	BaseType_t xResult;
		switch( pxSocket->u.xTCP.ucTCPState )
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800b57a:	2b08      	cmp	r3, #8
 800b57c:	d81a      	bhi.n	800b5b4 <prvTCPStatusAgeCheck+0x48>
 800b57e:	a201      	add	r2, pc, #4	; (adr r2, 800b584 <prvTCPStatusAgeCheck+0x18>)
 800b580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b584:	0800b5af 	.word	0x0800b5af
 800b588:	0800b5af 	.word	0x0800b5af
 800b58c:	0800b5b5 	.word	0x0800b5b5
 800b590:	0800b5b5 	.word	0x0800b5b5
 800b594:	0800b5b5 	.word	0x0800b5b5
 800b598:	0800b5a9 	.word	0x0800b5a9
 800b59c:	0800b5b5 	.word	0x0800b5b5
 800b5a0:	0800b5b5 	.word	0x0800b5b5
 800b5a4:	0800b5af 	.word	0x0800b5af
		{
		case eESTABLISHED:
			/* If the 'ipconfigTCP_KEEP_ALIVE' option is enabled, sockets in
			state ESTABLISHED can be protected using keep-alive messages. */
			xResult = pdFALSE;
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	60fb      	str	r3, [r7, #12]
			break;
 800b5ac:	e005      	b.n	800b5ba <prvTCPStatusAgeCheck+0x4e>
		case eCLOSED:
		case eTCP_LISTEN:
		case eCLOSE_WAIT:
			/* These 3 states may last for ever, up to the owner. */
			xResult = pdFALSE;
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	60fb      	str	r3, [r7, #12]
			break;
 800b5b2:	e002      	b.n	800b5ba <prvTCPStatusAgeCheck+0x4e>
		default:
			/* All other (non-connected) states will get anti-hanging
			protection. */
			xResult = pdTRUE;
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	60fb      	str	r3, [r7, #12]
			break;
 800b5b8:	bf00      	nop
		}
		if( xResult != pdFALSE )
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d025      	beq.n	800b60c <prvTCPStatusAgeCheck+0xa0>
		{
			/* How much time has past since the last active moment which is
			defined as A) a state change or B) a packet has arrived. */
			TickType_t xAge = xTaskGetTickCount( ) - pxSocket->u.xTCP.xLastActTime;
 800b5c0:	f7fa fffa 	bl	80065b8 <xTaskGetTickCount>
 800b5c4:	4602      	mov	r2, r0
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b5ca:	1ad3      	subs	r3, r2, r3
 800b5cc:	60bb      	str	r3, [r7, #8]

			/* ipconfigTCP_HANG_PROTECTION_TIME is in units of seconds. */
			if( xAge > ( ipconfigTCP_HANG_PROTECTION_TIME * configTICK_RATE_HZ ) )
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	f247 5230 	movw	r2, #30000	; 0x7530
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d919      	bls.n	800b60c <prvTCPStatusAgeCheck+0xa0>
						FreeRTOS_GetTCPStateName( ( UBaseType_t ) pxSocket->u.xTCP.ucTCPState ) ) );
				}
				#endif /* ipconfigHAS_DEBUG_PRINTF */

				/* Move to eCLOSE_WAIT, user may close the socket. */
				vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	2108      	movs	r1, #8
 800b5dc:	f000 fd56 	bl	800c08c <vTCPStateChange>

				/* When 'bPassQueued' true, this socket is an orphan until it
				gets connected. */
				if( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED )
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b5e6:	f003 0304 	and.w	r3, r3, #4
 800b5ea:	b2db      	uxtb	r3, r3
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d00d      	beq.n	800b60c <prvTCPStatusAgeCheck+0xa0>
				{
					if( pxSocket->u.xTCP.bits.bReuseSocket == pdFALSE_UNSIGNED )
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b5f6:	f003 0308 	and.w	r3, r3, #8
 800b5fa:	b2db      	uxtb	r3, r3
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d102      	bne.n	800b606 <prvTCPStatusAgeCheck+0x9a>
					{
						/* As it did not get connected, and the user can never
						accept() it anymore, it will be deleted now.  Called from
						the IP-task, so it's safe to call the internal Close
						function: vSocketClose(). */
						vSocketClose( pxSocket );
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f7fe fe57 	bl	800a2b4 <vSocketClose>
					}
					/* Return a negative value to tell to inform the caller
					xTCPTimerCheck()
					that the socket got closed and may not be accessed anymore. */
					xResult = -1;
 800b606:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b60a:	60fb      	str	r3, [r7, #12]
				}
			}
		}
		return xResult;
 800b60c:	68fb      	ldr	r3, [r7, #12]
	}
 800b60e:	4618      	mov	r0, r3
 800b610:	3710      	adds	r7, #16
 800b612:	46bd      	mov	sp, r7
 800b614:	bd80      	pop	{r7, pc}
 800b616:	bf00      	nop

0800b618 <xTCPSocketCheck>:
 *		prvTCPSendRepeated()			// Send at most 8 messages on a row
 *			prvTCPReturnPacket()		// Prepare for returning
 *			xNetworkInterfaceOutput()	// Sends data to the NIC ( declared in portable/NetworkInterface/xxx )
 */
BaseType_t xTCPSocketCheck( FreeRTOS_Socket_t *pxSocket )
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b084      	sub	sp, #16
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
BaseType_t xResult = 0;
 800b620:	2300      	movs	r3, #0
 800b622:	60fb      	str	r3, [r7, #12]
BaseType_t xReady = pdFALSE;
 800b624:	2300      	movs	r3, #0
 800b626:	60bb      	str	r3, [r7, #8]

	if( ( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED ) && ( pxSocket->u.xTCP.txStream != NULL ) )
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800b62e:	2b04      	cmp	r3, #4
 800b630:	d906      	bls.n	800b640 <xTCPSocketCheck+0x28>
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b636:	2b00      	cmp	r3, #0
 800b638:	d002      	beq.n	800b640 <xTCPSocketCheck+0x28>
	{
		/* The API FreeRTOS_send() might have added data to the TX stream.  Add
		this data to the windowing system to it can be transmitted. */
		prvTCPAddTxData( pxSocket );
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f001 f852 	bl	800c6e4 <prvTCPAddTxData>
	}

	#if ipconfigUSE_TCP_WIN == 1
	{
		if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b644:	2b00      	cmp	r3, #0
 800b646:	d02e      	beq.n	800b6a6 <xTCPSocketCheck+0x8e>
		{
			/* The first task of this regular socket check is to send-out delayed
			ACK's. */
			if( pxSocket->u.xTCP.bits.bUserShutdown == pdFALSE_UNSIGNED )
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b64e:	f003 0320 	and.w	r3, r3, #32
 800b652:	b2db      	uxtb	r3, r3
 800b654:	2b00      	cmp	r3, #0
 800b656:	d11a      	bne.n	800b68e <xTCPSocketCheck+0x76>
			{
				/* Earlier data was received but not yet acknowledged.  This
				function is called when the TCP timer for the socket expires, the
				ACK may be sent now. */
				if( pxSocket->u.xTCP.ucTCPState != eCLOSED )
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d00d      	beq.n	800b67e <xTCPSocketCheck+0x66>
				{
					if( xTCPWindowLoggingLevel > 1 && ipconfigTCP_MAY_LOG_PORT( pxSocket->usLocalPort ) )
 800b662:	4b1f      	ldr	r3, [pc, #124]	; (800b6e0 <xTCPSocketCheck+0xc8>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	2b01      	cmp	r3, #1
							pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber - pxSocket->u.xTCP.xTCPWindow.rx.ulFirstSequenceNumber,
							pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber   - pxSocket->u.xTCP.xTCPWindow.tx.ulFirstSequenceNumber,
							ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER ) );
					}

					prvTCPReturnPacket( pxSocket, pxSocket->u.xTCP.pxAckMessage, ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER, ipconfigZERO_COPY_TX_DRIVER );
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	4619      	mov	r1, r3
 800b670:	2228      	movs	r2, #40	; 0x28
 800b672:	2301      	movs	r3, #1
 800b674:	f000 f8c4 	bl	800b800 <prvTCPReturnPacket>

					#if( ipconfigZERO_COPY_TX_DRIVER != 0 )
					{
						/* The ownership has been passed to the SEND routine,
						clear the pointer to it. */
						pxSocket->u.xTCP.pxAckMessage = NULL;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	2200      	movs	r2, #0
 800b67c:	67da      	str	r2, [r3, #124]	; 0x7c
					}
					#endif /* ipconfigZERO_COPY_TX_DRIVER */
				}
				if( prvTCPNextTimeout( pxSocket ) > 1 )
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f000 ffb0 	bl	800c5e4 <prvTCPNextTimeout>
 800b684:	4603      	mov	r3, r0
 800b686:	2b01      	cmp	r3, #1
 800b688:	d901      	bls.n	800b68e <xTCPSocketCheck+0x76>
				{
					/* Tell the code below that this function is ready. */
					xReady = pdTRUE;
 800b68a:	2301      	movs	r3, #1
 800b68c:	60bb      	str	r3, [r7, #8]
				/* The user wants to perform an active shutdown(), skip sending
				the	delayed	ACK.  The function prvTCPSendPacket() will send the
				FIN	along with the ACK's. */
			}

			if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b692:	2b00      	cmp	r3, #0
 800b694:	d007      	beq.n	800b6a6 <xTCPSocketCheck+0x8e>
			{
				vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b69a:	4618      	mov	r0, r3
 800b69c:	f7fd f8b8 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
				pxSocket->u.xTCP.pxAckMessage = NULL;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	67da      	str	r2, [r3, #124]	; 0x7c
			}
		}
	}
	#endif /* ipconfigUSE_TCP_WIN */

	if( xReady == pdFALSE )
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d113      	bne.n	800b6d4 <xTCPSocketCheck+0xbc>
	{
		/* The second task of this regular socket check is sending out data. */
		if( ( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED ) ||
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800b6b2:	2b04      	cmp	r3, #4
 800b6b4:	d804      	bhi.n	800b6c0 <xTCPSocketCheck+0xa8>
			( pxSocket->u.xTCP.ucTCPState == eCONNECT_SYN ) )
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
	#endif /* ipconfigUSE_TCP_WIN */

	if( xReady == pdFALSE )
	{
		/* The second task of this regular socket check is sending out data. */
		if( ( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED ) ||
 800b6bc:	2b02      	cmp	r3, #2
 800b6be:	d102      	bne.n	800b6c6 <xTCPSocketCheck+0xae>
			( pxSocket->u.xTCP.ucTCPState == eCONNECT_SYN ) )
		{
			prvTCPSendPacket( pxSocket );
 800b6c0:	6878      	ldr	r0, [r7, #4]
 800b6c2:	f000 f80f 	bl	800b6e4 <prvTCPSendPacket>
		}

		/* Set the time-out for the next wakeup for this socket. */
		prvTCPNextTimeout( pxSocket );
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f000 ff8c 	bl	800c5e4 <prvTCPNextTimeout>

		#if( ipconfigTCP_HANG_PROTECTION == 1 )
		{
			/* In all (non-connected) states in which keep-alive messages can not be sent
			the anti-hang protocol will close sockets that are 'hanging'. */
			xResult = prvTCPStatusAgeCheck( pxSocket );
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f7ff ff4d 	bl	800b56c <prvTCPStatusAgeCheck>
 800b6d2:	60f8      	str	r0, [r7, #12]
		}
		#endif
	}

	return xResult;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
}
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	3710      	adds	r7, #16
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	bd80      	pop	{r7, pc}
 800b6de:	bf00      	nop
 800b6e0:	2000c2cc 	.word	0x2000c2cc

0800b6e4 <prvTCPSendPacket>:
/*
 * prvTCPSendPacket() will be called when the socket time-out has been reached.
 * It is only called by xTCPSocketCheck().
 */
static int32_t prvTCPSendPacket( FreeRTOS_Socket_t *pxSocket )
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b086      	sub	sp, #24
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
int32_t lResult = 0;
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxOptionsLength;
TCPPacket_t *pxTCPPacket;
NetworkBufferDescriptor_t *pxNetworkBuffer;

	if( pxSocket->u.xTCP.ucTCPState != eCONNECT_SYN )
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800b6f6:	2b02      	cmp	r3, #2
 800b6f8:	d010      	beq.n	800b71c <prvTCPSendPacket+0x38>
	{
		/* The connection is in s state other than SYN. */
		pxNetworkBuffer = NULL;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	60bb      	str	r3, [r7, #8]

		/* prvTCPSendRepeated() will only create a network buffer if necessary,
		i.e. when data must be sent to the peer. */
		lResult = prvTCPSendRepeated( pxSocket, &pxNetworkBuffer );
 800b6fe:	f107 0308 	add.w	r3, r7, #8
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	4619      	mov	r1, r3
 800b706:	f000 f849 	bl	800b79c <prvTCPSendRepeated>
 800b70a:	6178      	str	r0, [r7, #20]

		if( pxNetworkBuffer != NULL )
 800b70c:	68bb      	ldr	r3, [r7, #8]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d03f      	beq.n	800b792 <prvTCPSendPacket+0xae>
		{
			vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	4618      	mov	r0, r3
 800b716:	f7fd f87b 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
 800b71a:	e03a      	b.n	800b792 <prvTCPSendPacket+0xae>
		}
	}
	else
	{
		if( pxSocket->u.xTCP.ucRepCount >= 3u )
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b722:	2b02      	cmp	r3, #2
 800b724:	d904      	bls.n	800b730 <prvTCPSendPacket+0x4c>
			to most 3 times.  When there is no response, the socket get the
			status 'eCLOSE_WAIT'. */
			FreeRTOS_debug_printf( ( "Connect: giving up %lxip:%u\n",
				pxSocket->u.xTCP.ulRemoteIP,		/* IP address of remote machine. */
				pxSocket->u.xTCP.usRemotePort ) );	/* Port on remote machine. */
			vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	2108      	movs	r1, #8
 800b72a:	f000 fcaf 	bl	800c08c <vTCPStateChange>
 800b72e:	e030      	b.n	800b792 <prvTCPSendPacket+0xae>
		}
		else if( ( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED ) || ( prvTCPPrepareConnect( pxSocket ) == pdTRUE ) )
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b736:	f003 0308 	and.w	r3, r3, #8
 800b73a:	b2db      	uxtb	r3, r3
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d105      	bne.n	800b74c <prvTCPSendPacket+0x68>
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f000 fa3d 	bl	800bbc0 <prvTCPPrepareConnect>
 800b746:	4603      	mov	r3, r0
 800b748:	2b01      	cmp	r3, #1
 800b74a:	d122      	bne.n	800b792 <prvTCPSendPacket+0xae>
		{
			/* Or else, if the connection has been prepared, or can be prepared
			now, proceed to send the packet with the SYN flag.
			prvTCPPrepareConnect() prepares 'xPacket' and returns pdTRUE if
			the Ethernet address of the peer or the gateway is found. */
			pxTCPPacket = ( TCPPacket_t * )pxSocket->u.xTCP.xPacket.u.ucLastPacket;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	3382      	adds	r3, #130	; 0x82
 800b750:	613b      	str	r3, [r7, #16]
			#endif

			/* About to send a SYN packet.  Call prvSetSynAckOptions() to set
			the proper options: The size of MSS and whether SACK's are
			allowed. */
			uxOptionsLength = prvSetSynAckOptions( pxSocket, pxTCPPacket );
 800b752:	6878      	ldr	r0, [r7, #4]
 800b754:	6939      	ldr	r1, [r7, #16]
 800b756:	f000 fc21 	bl	800bf9c <prvSetSynAckOptions>
 800b75a:	60f8      	str	r0, [r7, #12]

			/* Return the number of bytes to be sent. */
			lResult = ( BaseType_t ) ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + uxOptionsLength );
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	3328      	adds	r3, #40	; 0x28
 800b760:	617b      	str	r3, [r7, #20]

			/* Set the TCP offset field:  ipSIZE_OF_TCP_HEADER equals 20 and
			uxOptionsLength is always a multiple of 4.  The complete expression
			would be:
			ucTCPOffset = ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) / 4 ) << 4 */
			pxTCPPacket->xTCPHeader.ucTCPOffset = ( uint8_t )( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	b2db      	uxtb	r3, r3
 800b766:	3314      	adds	r3, #20
 800b768:	b2db      	uxtb	r3, r3
 800b76a:	009b      	lsls	r3, r3, #2
 800b76c:	b2da      	uxtb	r2, r3
 800b76e:	693b      	ldr	r3, [r7, #16]
 800b770:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

			/* Repeat Count is used for a connecting socket, to limit the number
			of tries. */
			pxSocket->u.xTCP.ucRepCount++;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b77a:	3301      	adds	r3, #1
 800b77c:	b2da      	uxtb	r2, r3
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

			/* Send the SYN message to make a connection.  The messages is
			stored in the socket field 'xPacket'.  It will be wrapped in a
			pseudo network buffer descriptor before it will be sent. */
			prvTCPReturnPacket( pxSocket, NULL, ( uint32_t ) lResult, pdFALSE );
 800b784:	697b      	ldr	r3, [r7, #20]
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	2100      	movs	r1, #0
 800b78a:	461a      	mov	r2, r3
 800b78c:	2300      	movs	r3, #0
 800b78e:	f000 f837 	bl	800b800 <prvTCPReturnPacket>
		}
	}

	/* Return the total number of bytes sent. */
	return lResult;
 800b792:	697b      	ldr	r3, [r7, #20]
}
 800b794:	4618      	mov	r0, r3
 800b796:	3718      	adds	r7, #24
 800b798:	46bd      	mov	sp, r7
 800b79a:	bd80      	pop	{r7, pc}

0800b79c <prvTCPSendRepeated>:
/*
 * prvTCPSendRepeated will try to send a series of messages, as long as there is
 * data to be sent and as long as the transmit window isn't full.
 */
static int32_t prvTCPSendRepeated( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t **ppxNetworkBuffer )
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b086      	sub	sp, #24
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
 800b7a4:	6039      	str	r1, [r7, #0]
UBaseType_t uxIndex;
int32_t lResult = 0;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	613b      	str	r3, [r7, #16]
UBaseType_t uxOptionsLength = 0u;
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	60fb      	str	r3, [r7, #12]
int32_t xSendLength;

	for( uxIndex = 0u; uxIndex < ( UBaseType_t ) SEND_REPEATED_COUNT; uxIndex++ )
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	617b      	str	r3, [r7, #20]
 800b7b2:	e01c      	b.n	800b7ee <prvTCPSendRepeated+0x52>
	{
		/* prvTCPPrepareSend() might allocate a network buffer if there is data
		to be sent. */
		xSendLength = prvTCPPrepareSend( pxSocket, ppxNetworkBuffer, uxOptionsLength );
 800b7b4:	6878      	ldr	r0, [r7, #4]
 800b7b6:	6839      	ldr	r1, [r7, #0]
 800b7b8:	68fa      	ldr	r2, [r7, #12]
 800b7ba:	f000 fda5 	bl	800c308 <prvTCPPrepareSend>
 800b7be:	60b8      	str	r0, [r7, #8]
		if( xSendLength <= 0 )
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	dc00      	bgt.n	800b7c8 <prvTCPSendRepeated+0x2c>
		{
			break;
 800b7c6:	e015      	b.n	800b7f4 <prvTCPSendRepeated+0x58>
		}

		/* And return the packet to the peer. */
		prvTCPReturnPacket( pxSocket, *ppxNetworkBuffer, ( uint32_t ) xSendLength, ipconfigZERO_COPY_TX_DRIVER );
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	681a      	ldr	r2, [r3, #0]
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	6878      	ldr	r0, [r7, #4]
 800b7d0:	4611      	mov	r1, r2
 800b7d2:	461a      	mov	r2, r3
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	f000 f813 	bl	800b800 <prvTCPReturnPacket>

		#if( ipconfigZERO_COPY_TX_DRIVER != 0 )
		{
			*ppxNetworkBuffer = NULL;
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	2200      	movs	r2, #0
 800b7de:	601a      	str	r2, [r3, #0]
		}
		#endif /* ipconfigZERO_COPY_TX_DRIVER */

		lResult += xSendLength;
 800b7e0:	693a      	ldr	r2, [r7, #16]
 800b7e2:	68bb      	ldr	r3, [r7, #8]
 800b7e4:	4413      	add	r3, r2
 800b7e6:	613b      	str	r3, [r7, #16]
UBaseType_t uxIndex;
int32_t lResult = 0;
UBaseType_t uxOptionsLength = 0u;
int32_t xSendLength;

	for( uxIndex = 0u; uxIndex < ( UBaseType_t ) SEND_REPEATED_COUNT; uxIndex++ )
 800b7e8:	697b      	ldr	r3, [r7, #20]
 800b7ea:	3301      	adds	r3, #1
 800b7ec:	617b      	str	r3, [r7, #20]
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	2b07      	cmp	r3, #7
 800b7f2:	d9df      	bls.n	800b7b4 <prvTCPSendRepeated+0x18>

		lResult += xSendLength;
	}

	/* Return the total number of bytes sent. */
	return lResult;
 800b7f4:	693b      	ldr	r3, [r7, #16]
}
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	3718      	adds	r7, #24
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}
 800b7fe:	bf00      	nop

0800b800 <prvTCPReturnPacket>:
 * which may either point to a real network buffer or to a TCP socket field
 * called 'xTCP.xPacket'.   A temporary xNetworkBuffer will be used to pass
 * the data to the NIC.
 */
static void prvTCPReturnPacket( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t *pxNetworkBuffer, uint32_t ulLen, BaseType_t xReleaseAfterSend )
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b098      	sub	sp, #96	; 0x60
 800b804:	af00      	add	r7, sp, #0
 800b806:	60f8      	str	r0, [r7, #12]
 800b808:	60b9      	str	r1, [r7, #8]
 800b80a:	607a      	str	r2, [r7, #4]
 800b80c:	603b      	str	r3, [r7, #0]
uint32_t ulFrontSpace, ulSpace, ulSourceAddress, ulWinSize;
TCPWindow_t *pxTCPWindow;
NetworkBufferDescriptor_t xTempBuffer;
/* For sending, a pseudo network buffer will be used, as explained above. */

	if( pxNetworkBuffer == NULL )
 800b80e:	68bb      	ldr	r3, [r7, #8]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d109      	bne.n	800b828 <prvTCPReturnPacket+0x28>
	{
		pxNetworkBuffer = &xTempBuffer;
 800b814:	f107 0310 	add.w	r3, r7, #16
 800b818:	60bb      	str	r3, [r7, #8]
		#if( ipconfigUSE_LINKED_RX_MESSAGES != 0 )
		{
			xTempBuffer.pxNextBuffer = NULL;
		}
		#endif
		xTempBuffer.pucEthernetBuffer = pxSocket->u.xTCP.xPacket.u.ucLastPacket;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	3382      	adds	r3, #130	; 0x82
 800b81e:	62bb      	str	r3, [r7, #40]	; 0x28
		xTempBuffer.xDataLength = sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket );
 800b820:	2346      	movs	r3, #70	; 0x46
 800b822:	62fb      	str	r3, [r7, #44]	; 0x2c
		xReleaseAfterSend = pdFALSE;
 800b824:	2300      	movs	r3, #0
 800b826:	603b      	str	r3, [r7, #0]
	}

	#if( ipconfigZERO_COPY_TX_DRIVER != 0 )
	{
		if( xReleaseAfterSend == pdFALSE )
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d108      	bne.n	800b840 <prvTCPReturnPacket+0x40>
		{
			pxNetworkBuffer = pxDuplicateNetworkBufferWithDescriptor( pxNetworkBuffer, ( BaseType_t ) pxNetworkBuffer->xDataLength );
 800b82e:	68bb      	ldr	r3, [r7, #8]
 800b830:	69db      	ldr	r3, [r3, #28]
 800b832:	68b8      	ldr	r0, [r7, #8]
 800b834:	4619      	mov	r1, r3
 800b836:	f7fd fa25 	bl	8008c84 <pxDuplicateNetworkBufferWithDescriptor>
 800b83a:	60b8      	str	r0, [r7, #8]
			if( pxNetworkBuffer == NULL )
			{
				FreeRTOS_debug_printf( ( "prvTCPReturnPacket: duplicate failed\n" ) );
			}
			xReleaseAfterSend = pdTRUE;
 800b83c:	2301      	movs	r3, #1
 800b83e:	603b      	str	r3, [r7, #0]
		}
	}
	#endif /* ipconfigZERO_COPY_TX_DRIVER */

	if( pxNetworkBuffer != NULL )
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	2b00      	cmp	r3, #0
 800b844:	f000 818c 	beq.w	800bb60 <prvTCPReturnPacket+0x360>
	{
		pxTCPPacket = ( TCPPacket_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	699b      	ldr	r3, [r3, #24]
 800b84c:	64fb      	str	r3, [r7, #76]	; 0x4c
		pxIPHeader = &pxTCPPacket->xIPHeader;
 800b84e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b850:	330e      	adds	r3, #14
 800b852:	64bb      	str	r3, [r7, #72]	; 0x48
		pxEthernetHeader = &pxTCPPacket->xEthernetHeader;
 800b854:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b856:	647b      	str	r3, [r7, #68]	; 0x44

		/* Fill the packet, using hton translations. */
		if( pxSocket != NULL )
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	f000 80ed 	beq.w	800ba3a <prvTCPReturnPacket+0x23a>
		{
			/* Calculate the space in the RX buffer in order to advertise the
			size of this socket's reception window. */
			pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	33dc      	adds	r3, #220	; 0xdc
 800b864:	643b      	str	r3, [r7, #64]	; 0x40

			if( pxSocket->u.xTCP.rxStream != NULL )
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d006      	beq.n	800b87c <prvTCPReturnPacket+0x7c>
			{
				/* An RX stream was created already, see how much space is
				available. */
				ulFrontSpace = ( uint32_t ) uxStreamBufferFrontSpace( pxSocket->u.xTCP.rxStream );
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b872:	4618      	mov	r0, r3
 800b874:	f7ff fdce 	bl	800b414 <uxStreamBufferFrontSpace>
 800b878:	65f8      	str	r0, [r7, #92]	; 0x5c
 800b87a:	e002      	b.n	800b882 <prvTCPReturnPacket+0x82>
			}
			else
			{
				/* No RX stream has been created, the full stream size is
				available. */
				ulFrontSpace = ( uint32_t ) pxSocket->u.xTCP.uxRxStreamSize;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b880:	65fb      	str	r3, [r7, #92]	; 0x5c
			}

			/* Take the minimum of the RX buffer space and the RX window size. */
			ulSpace = FreeRTOS_min_uint32( pxSocket->u.xTCP.ulRxCurWinSize, pxTCPWindow->xSize.ulRxWindowLength );
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800b888:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	4610      	mov	r0, r2
 800b88e:	4619      	mov	r1, r3
 800b890:	f7ff fd5e 	bl	800b350 <FreeRTOS_min_uint32>
 800b894:	65b8      	str	r0, [r7, #88]	; 0x58

			if( ( pxSocket->u.xTCP.bits.bLowWater != pdFALSE_UNSIGNED ) || ( pxSocket->u.xTCP.bits.bRxStopped != pdFALSE_UNSIGNED ) )
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b89c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b8a0:	b2db      	uxtb	r3, r3
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d107      	bne.n	800b8b6 <prvTCPReturnPacket+0xb6>
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b8ac:	f003 0304 	and.w	r3, r3, #4
 800b8b0:	b2db      	uxtb	r3, r3
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d001      	beq.n	800b8ba <prvTCPReturnPacket+0xba>
			{
				/* The low-water mark was reached, meaning there was little
				space left.  The socket will wait until the application has read
				or flushed the incoming data, and 'zero-window' will be
				advertised. */
				ulSpace = 0u;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	65bb      	str	r3, [r7, #88]	; 0x58
			}

			/* If possible, advertise an RX window size of at least 1 MSS, otherwise
			the peer might start 'zero window probing', i.e. sending small packets
			(1, 2, 4, 8... bytes). */
			if( ( ulSpace < pxSocket->u.xTCP.usCurMSS ) && ( ulFrontSpace >= pxSocket->u.xTCP.usCurMSS ) )
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800b8c0:	461a      	mov	r2, r3
 800b8c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b8c4:	429a      	cmp	r2, r3
 800b8c6:	d90a      	bls.n	800b8de <prvTCPReturnPacket+0xde>
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800b8ce:	461a      	mov	r2, r3
 800b8d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d803      	bhi.n	800b8de <prvTCPReturnPacket+0xde>
			{
				ulSpace = pxSocket->u.xTCP.usCurMSS;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800b8dc:	65bb      	str	r3, [r7, #88]	; 0x58
			}

			/* Avoid overflow of the 16-bit win field. */
			ulWinSize = ( ulSpace >> pxSocket->u.xTCP.ucMyWinScaleFactor );
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800b8e4:	461a      	mov	r2, r3
 800b8e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b8e8:	40d3      	lsrs	r3, r2
 800b8ea:	653b      	str	r3, [r7, #80]	; 0x50
			if( ulWinSize > 0xfffcUL )
 800b8ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8ee:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 800b8f2:	4293      	cmp	r3, r2
 800b8f4:	d902      	bls.n	800b8fc <prvTCPReturnPacket+0xfc>
			{
				ulWinSize = 0xfffcUL;
 800b8f6:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 800b8fa:	653b      	str	r3, [r7, #80]	; 0x50
			}

			pxTCPPacket->xTCPHeader.usWindow = FreeRTOS_htons( ( uint16_t ) ulWinSize );
 800b8fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8fe:	b29b      	uxth	r3, r3
 800b900:	021b      	lsls	r3, r3, #8
 800b902:	b29a      	uxth	r2, r3
 800b904:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b906:	b29b      	uxth	r3, r3
 800b908:	0a1b      	lsrs	r3, r3, #8
 800b90a:	b29b      	uxth	r3, r3
 800b90c:	b29b      	uxth	r3, r3
 800b90e:	4313      	orrs	r3, r2
 800b910:	b29b      	uxth	r3, r3
 800b912:	b29a      	uxth	r2, r3
 800b914:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b916:	861a      	strh	r2, [r3, #48]	; 0x30
				}
			}
			#endif /* ipconfigHAS_DEBUG_PRINTF != 0 */

			/* The new window size has been advertised, switch off the flag. */
			pxSocket->u.xTCP.bits.bWinChange = pdFALSE_UNSIGNED;
 800b918:	68fa      	ldr	r2, [r7, #12]
 800b91a:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800b91e:	f36f 0300 	bfc	r3, #0, #1
 800b922:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41

			/* Later on, when deciding to delay an ACK, a precise estimate is needed
			of the free RX space.  At this moment, 'ulHighestRxAllowed' would be the
			highest sequence number minus 1 that the socket will accept. */
			pxSocket->u.xTCP.ulHighestRxAllowed = pxTCPWindow->rx.ulCurrentSequenceNumber + ulSpace;
 800b926:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b928:	691a      	ldr	r2, [r3, #16]
 800b92a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b92c:	441a      	add	r2, r3
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	645a      	str	r2, [r3, #68]	; 0x44

			#if( ipconfigTCP_KEEP_ALIVE == 1 )
				if( pxSocket->u.xTCP.bits.bSendKeepAlive != pdFALSE_UNSIGNED )
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b938:	f003 0302 	and.w	r3, r3, #2
 800b93c:	b2db      	uxtb	r3, r3
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d02f      	beq.n	800b9a2 <prvTCPReturnPacket+0x1a2>
				{
					/* Sending a keep-alive packet, send the current sequence number
					minus 1, which will	be recognised as a keep-alive packet an
					responded to by acknowledging the last byte. */
					pxSocket->u.xTCP.bits.bSendKeepAlive = pdFALSE_UNSIGNED;
 800b942:	68fa      	ldr	r2, [r7, #12]
 800b944:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800b948:	f36f 0341 	bfc	r3, #1, #1
 800b94c:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
					pxSocket->u.xTCP.bits.bWaitKeepAlive = pdTRUE_UNSIGNED;
 800b950:	68fa      	ldr	r2, [r7, #12]
 800b952:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800b956:	f043 0304 	orr.w	r3, r3, #4
 800b95a:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41

					pxTCPPacket->xTCPHeader.ulSequenceNumber = pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber - 1UL;
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b964:	1e5a      	subs	r2, r3, #1
 800b966:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b968:	f8c3 2026 	str.w	r2, [r3, #38]	; 0x26
					pxTCPPacket->xTCPHeader.ulSequenceNumber = FreeRTOS_htonl( pxTCPPacket->xTCPHeader.ulSequenceNumber );
 800b96c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b96e:	f8d3 3026 	ldr.w	r3, [r3, #38]	; 0x26
 800b972:	061a      	lsls	r2, r3, #24
 800b974:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b976:	f8d3 3026 	ldr.w	r3, [r3, #38]	; 0x26
 800b97a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b97e:	021b      	lsls	r3, r3, #8
 800b980:	431a      	orrs	r2, r3
 800b982:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b984:	f8d3 3026 	ldr.w	r3, [r3, #38]	; 0x26
 800b988:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b98c:	0a1b      	lsrs	r3, r3, #8
 800b98e:	431a      	orrs	r2, r3
 800b990:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b992:	f8d3 3026 	ldr.w	r3, [r3, #38]	; 0x26
 800b996:	0e1b      	lsrs	r3, r3, #24
 800b998:	431a      	orrs	r2, r3
 800b99a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b99c:	f8c3 2026 	str.w	r2, [r3, #38]	; 0x26
 800b9a0:	e034      	b.n	800ba0c <prvTCPReturnPacket+0x20c>
				}
				else
			#endif
			{
				pxTCPPacket->xTCPHeader.ulSequenceNumber = FreeRTOS_htonl( pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber );
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b9a8:	061a      	lsls	r2, r3, #24
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b9b0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b9b4:	021b      	lsls	r3, r3, #8
 800b9b6:	431a      	orrs	r2, r3
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b9be:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b9c2:	0a1b      	lsrs	r3, r3, #8
 800b9c4:	431a      	orrs	r2, r3
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b9cc:	0e1b      	lsrs	r3, r3, #24
 800b9ce:	431a      	orrs	r2, r3
 800b9d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9d2:	f8c3 2026 	str.w	r2, [r3, #38]	; 0x26

				if( ( pxTCPPacket->xTCPHeader.ucTCPFlags & ( uint8_t ) ipTCP_FLAG_FIN ) != 0u )
 800b9d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9d8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b9dc:	f003 0301 	and.w	r3, r3, #1
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d013      	beq.n	800ba0c <prvTCPReturnPacket+0x20c>
				{
					/* Suppress FIN in case this packet carries earlier data to be
					retransmitted. */
					uint32_t ulDataLen = ( uint32_t ) ( ulLen - ( ipSIZE_OF_TCP_HEADER + ipSIZE_OF_IPv4_HEADER ) );
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	3b28      	subs	r3, #40	; 0x28
 800b9e8:	63fb      	str	r3, [r7, #60]	; 0x3c
					if( ( pxTCPWindow->ulOurSequenceNumber + ulDataLen ) != pxTCPWindow->tx.ulFINSequenceNumber )
 800b9ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9f0:	441a      	add	r2, r3
 800b9f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9f6:	429a      	cmp	r2, r3
 800b9f8:	d008      	beq.n	800ba0c <prvTCPReturnPacket+0x20c>
					{
						pxTCPPacket->xTCPHeader.ucTCPFlags &= ( ( uint8_t ) ~ipTCP_FLAG_FIN );
 800b9fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9fc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ba00:	f023 0301 	bic.w	r3, r3, #1
 800ba04:	b2da      	uxtb	r2, r3
 800ba06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba08:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
					}
				}
			}

			/* Tell which sequence number is expected next time */
			pxTCPPacket->xTCPHeader.ulAckNr = FreeRTOS_htonl( pxTCPWindow->rx.ulCurrentSequenceNumber );
 800ba0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba0e:	691b      	ldr	r3, [r3, #16]
 800ba10:	061a      	lsls	r2, r3, #24
 800ba12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba14:	691b      	ldr	r3, [r3, #16]
 800ba16:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ba1a:	021b      	lsls	r3, r3, #8
 800ba1c:	431a      	orrs	r2, r3
 800ba1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba20:	691b      	ldr	r3, [r3, #16]
 800ba22:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ba26:	0a1b      	lsrs	r3, r3, #8
 800ba28:	431a      	orrs	r2, r3
 800ba2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba2c:	691b      	ldr	r3, [r3, #16]
 800ba2e:	0e1b      	lsrs	r3, r3, #24
 800ba30:	431a      	orrs	r2, r3
 800ba32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba34:	f8c3 202a 	str.w	r2, [r3, #42]	; 0x2a
 800ba38:	e00d      	b.n	800ba56 <prvTCPReturnPacket+0x256>
		}
		else
		{
			/* Sending data without a socket, probably replying with a RST flag
			Just swap the two sequence numbers. */
			vFlip_32( pxTCPPacket->xTCPHeader.ulSequenceNumber, pxTCPPacket->xTCPHeader.ulAckNr );
 800ba3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba3c:	f8d3 3026 	ldr.w	r3, [r3, #38]	; 0x26
 800ba40:	63bb      	str	r3, [r7, #56]	; 0x38
 800ba42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba44:	f8d3 202a 	ldr.w	r2, [r3, #42]	; 0x2a
 800ba48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba4a:	f8c3 2026 	str.w	r2, [r3, #38]	; 0x26
 800ba4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ba52:	f8c3 202a 	str.w	r2, [r3, #42]	; 0x2a
		}

		pxIPHeader->ucTimeToLive           = ( uint8_t ) ipconfigTCP_TIME_TO_LIVE;
 800ba56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba58:	2280      	movs	r2, #128	; 0x80
 800ba5a:	721a      	strb	r2, [r3, #8]
		pxIPHeader->usLength               = FreeRTOS_htons( ulLen );
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	b29b      	uxth	r3, r3
 800ba60:	021b      	lsls	r3, r3, #8
 800ba62:	b29a      	uxth	r2, r3
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	0a1b      	lsrs	r3, r3, #8
 800ba68:	b29b      	uxth	r3, r3
 800ba6a:	4313      	orrs	r3, r2
 800ba6c:	b29a      	uxth	r2, r3
 800ba6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba70:	805a      	strh	r2, [r3, #2]
		if( ( pxSocket == NULL ) || ( *ipLOCAL_IP_ADDRESS_POINTER == 0ul ) )
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d003      	beq.n	800ba80 <prvTCPReturnPacket+0x280>
 800ba78:	4b3b      	ldr	r3, [pc, #236]	; (800bb68 <prvTCPReturnPacket+0x368>)
 800ba7a:	695b      	ldr	r3, [r3, #20]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d103      	bne.n	800ba88 <prvTCPReturnPacket+0x288>
		{
			/* When pxSocket is NULL, this function is called by prvTCPSendReset()
			and the IP-addresses must be swapped.
			Also swap the IP-addresses in case the IP-tack doesn't have an
			IP-address yet, i.e. when ( *ipLOCAL_IP_ADDRESS_POINTER == 0ul ). */
			ulSourceAddress = pxIPHeader->ulDestinationIPAddress;
 800ba80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba82:	691b      	ldr	r3, [r3, #16]
 800ba84:	657b      	str	r3, [r7, #84]	; 0x54
 800ba86:	e002      	b.n	800ba8e <prvTCPReturnPacket+0x28e>
		}
		else
		{
			ulSourceAddress = *ipLOCAL_IP_ADDRESS_POINTER;
 800ba88:	4b37      	ldr	r3, [pc, #220]	; (800bb68 <prvTCPReturnPacket+0x368>)
 800ba8a:	695b      	ldr	r3, [r3, #20]
 800ba8c:	657b      	str	r3, [r7, #84]	; 0x54
		}
		pxIPHeader->ulDestinationIPAddress = pxIPHeader->ulSourceIPAddress;
 800ba8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba90:	68da      	ldr	r2, [r3, #12]
 800ba92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba94:	611a      	str	r2, [r3, #16]
		pxIPHeader->ulSourceIPAddress = ulSourceAddress;
 800ba96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba98:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ba9a:	60da      	str	r2, [r3, #12]
		vFlip_16( pxTCPPacket->xTCPHeader.usSourcePort, pxTCPPacket->xTCPHeader.usDestinationPort );
 800ba9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba9e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800baa2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800baa6:	021b      	lsls	r3, r3, #8
 800baa8:	4313      	orrs	r3, r2
 800baaa:	86fb      	strh	r3, [r7, #54]	; 0x36
 800baac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800baae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800bab0:	b29a      	uxth	r2, r3
 800bab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bab4:	845a      	strh	r2, [r3, #34]	; 0x22
 800bab6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bab8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800baba:	849a      	strh	r2, [r3, #36]	; 0x24

		/* Just an increasing number. */
		pxIPHeader->usIdentification = FreeRTOS_htons( usPacketIdentifier );
 800babc:	4b2b      	ldr	r3, [pc, #172]	; (800bb6c <prvTCPReturnPacket+0x36c>)
 800babe:	881b      	ldrh	r3, [r3, #0]
 800bac0:	021b      	lsls	r3, r3, #8
 800bac2:	b29a      	uxth	r2, r3
 800bac4:	4b29      	ldr	r3, [pc, #164]	; (800bb6c <prvTCPReturnPacket+0x36c>)
 800bac6:	881b      	ldrh	r3, [r3, #0]
 800bac8:	0a1b      	lsrs	r3, r3, #8
 800baca:	b29b      	uxth	r3, r3
 800bacc:	b29b      	uxth	r3, r3
 800bace:	4313      	orrs	r3, r2
 800bad0:	b29b      	uxth	r3, r3
 800bad2:	b29a      	uxth	r2, r3
 800bad4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bad6:	809a      	strh	r2, [r3, #4]
		usPacketIdentifier++;
 800bad8:	4b24      	ldr	r3, [pc, #144]	; (800bb6c <prvTCPReturnPacket+0x36c>)
 800bada:	881b      	ldrh	r3, [r3, #0]
 800badc:	3301      	adds	r3, #1
 800bade:	b29a      	uxth	r2, r3
 800bae0:	4b22      	ldr	r3, [pc, #136]	; (800bb6c <prvTCPReturnPacket+0x36c>)
 800bae2:	801a      	strh	r2, [r3, #0]
		pxIPHeader->usFragmentOffset = 0u;
 800bae4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bae6:	2200      	movs	r2, #0
 800bae8:	719a      	strb	r2, [r3, #6]
 800baea:	2200      	movs	r2, #0
 800baec:	71da      	strb	r2, [r3, #7]
	#if( ipconfigUSE_LINKED_RX_MESSAGES != 0 )
		pxNetworkBuffer->pxNextBuffer = NULL;
	#endif

		/* Important: tell NIC driver how many bytes must be sent. */
		pxNetworkBuffer->xDataLength = ulLen + ipSIZE_OF_ETH_HEADER;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	f103 020e 	add.w	r2, r3, #14
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	61da      	str	r2, [r3, #28]

		/* Fill in the destination MAC addresses. */
		memcpy( ( void * ) &( pxEthernetHeader->xDestinationAddress ), ( void * ) &( pxEthernetHeader->xSourceAddress ),
 800baf8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bafa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bafc:	3306      	adds	r3, #6
 800bafe:	4610      	mov	r0, r2
 800bb00:	4619      	mov	r1, r3
 800bb02:	2206      	movs	r2, #6
 800bb04:	f005 faf4 	bl	80110f0 <memcpy>
			sizeof( pxEthernetHeader->xDestinationAddress ) );

		/* The source MAC addresses is fixed to 'ipLOCAL_MAC_ADDRESS'. */
		memcpy( ( void * ) &( pxEthernetHeader->xSourceAddress) , ( void * ) ipLOCAL_MAC_ADDRESS, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 800bb08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bb0a:	3306      	adds	r3, #6
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	4916      	ldr	r1, [pc, #88]	; (800bb68 <prvTCPReturnPacket+0x368>)
 800bb10:	2206      	movs	r2, #6
 800bb12:	f005 faed 	bl	80110f0 <memcpy>
			}
		}
		#endif

		/* Send! */
		xNetworkInterfaceOutput( pxNetworkBuffer, xReleaseAfterSend );
 800bb16:	68b8      	ldr	r0, [r7, #8]
 800bb18:	6839      	ldr	r1, [r7, #0]
 800bb1a:	f7fc f921 	bl	8007d60 <xNetworkInterfaceOutput>

		if( xReleaseAfterSend == pdFALSE )
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d11d      	bne.n	800bb60 <prvTCPReturnPacket+0x360>
		{
			/* Swap-back some fields, as pxBuffer probably points to a socket field
			containing the packet header. */
			vFlip_16( pxTCPPacket->xTCPHeader.usSourcePort, pxTCPPacket->xTCPHeader.usDestinationPort);
 800bb24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb26:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800bb2a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800bb2e:	021b      	lsls	r3, r3, #8
 800bb30:	4313      	orrs	r3, r2
 800bb32:	86bb      	strh	r3, [r7, #52]	; 0x34
 800bb34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb36:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800bb38:	b29a      	uxth	r2, r3
 800bb3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb3c:	845a      	strh	r2, [r3, #34]	; 0x22
 800bb3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb40:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800bb42:	849a      	strh	r2, [r3, #36]	; 0x24
			pxTCPPacket->xIPHeader.ulSourceIPAddress = pxTCPPacket->xIPHeader.ulDestinationIPAddress;
 800bb44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb46:	f8d3 201e 	ldr.w	r2, [r3, #30]
 800bb4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb4c:	f8c3 201a 	str.w	r2, [r3, #26]
			memcpy( pxEthernetHeader->xSourceAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 800bb50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bb52:	1d9a      	adds	r2, r3, #6
 800bb54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bb56:	4610      	mov	r0, r2
 800bb58:	4619      	mov	r1, r3
 800bb5a:	2206      	movs	r2, #6
 800bb5c:	f005 fac8 	bl	80110f0 <memcpy>
		else
		{
			/* Nothing to do: the buffer has been passed to DMA and will be released after use */
		}
	} /* if( pxNetworkBuffer != NULL ) */
}
 800bb60:	3760      	adds	r7, #96	; 0x60
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}
 800bb66:	bf00      	nop
 800bb68:	2000bb08 	.word	0x2000bb08
 800bb6c:	2000c1d8 	.word	0x2000c1d8

0800bb70 <prvTCPCreateWindow>:
 * random starting value, are being synchronised.  The sliding window manager
 * (in FreeRTOS_TCP_WIN.c) needs to know them, along with the Maximum Segment
 * Size (MSS) in use.
 */
static void prvTCPCreateWindow( FreeRTOS_Socket_t *pxSocket )
{
 800bb70:	b5b0      	push	{r4, r5, r7, lr}
 800bb72:	b084      	sub	sp, #16
 800bb74:	af02      	add	r7, sp, #8
 800bb76:	6078      	str	r0, [r7, #4]
		FreeRTOS_debug_printf( ( "Limits (using): TCP Win size %lu Water %lu <= %lu <= %lu\n",
			pxSocket->u.xTCP.uxRxWinSize * ipconfigTCP_MSS,
			pxSocket->u.xTCP.uxLittleSpace ,
			pxSocket->u.xTCP.uxEnoughSpace,
			pxSocket->u.xTCP.uxRxStreamSize ) );
	vTCPWindowCreate(
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f103 00dc 	add.w	r0, r3, #220	; 0xdc
		&pxSocket->u.xTCP.xTCPWindow,
		ipconfigTCP_MSS * pxSocket->u.xTCP.uxRxWinSize,
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800bb84:	f240 52b4 	movw	r2, #1460	; 0x5b4
 800bb88:	fb02 f103 	mul.w	r1, r2, r3
		ipconfigTCP_MSS * pxSocket->u.xTCP.uxTxWinSize,
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800bb92:	f240 52b4 	movw	r2, #1460	; 0x5b4
 800bb96:	fb02 f503 	mul.w	r5, r2, r3
		FreeRTOS_debug_printf( ( "Limits (using): TCP Win size %lu Water %lu <= %lu <= %lu\n",
			pxSocket->u.xTCP.uxRxWinSize * ipconfigTCP_MSS,
			pxSocket->u.xTCP.uxLittleSpace ,
			pxSocket->u.xTCP.uxEnoughSpace,
			pxSocket->u.xTCP.uxRxStreamSize ) );
	vTCPWindowCreate(
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	f8d3 40ec 	ldr.w	r4, [r3, #236]	; 0xec
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		&pxSocket->u.xTCP.xTCPWindow,
		ipconfigTCP_MSS * pxSocket->u.xTCP.uxRxWinSize,
		ipconfigTCP_MSS * pxSocket->u.xTCP.uxTxWinSize,
		pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber,
		pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber,
		( uint32_t ) pxSocket->u.xTCP.usInitMSS );
 800bba6:	687a      	ldr	r2, [r7, #4]
 800bba8:	f8b2 204c 	ldrh.w	r2, [r2, #76]	; 0x4c
		FreeRTOS_debug_printf( ( "Limits (using): TCP Win size %lu Water %lu <= %lu <= %lu\n",
			pxSocket->u.xTCP.uxRxWinSize * ipconfigTCP_MSS,
			pxSocket->u.xTCP.uxLittleSpace ,
			pxSocket->u.xTCP.uxEnoughSpace,
			pxSocket->u.xTCP.uxRxStreamSize ) );
	vTCPWindowCreate(
 800bbac:	9300      	str	r3, [sp, #0]
 800bbae:	9201      	str	r2, [sp, #4]
 800bbb0:	462a      	mov	r2, r5
 800bbb2:	4623      	mov	r3, r4
 800bbb4:	f002 f8b2 	bl	800dd1c <vTCPWindowCreate>
		ipconfigTCP_MSS * pxSocket->u.xTCP.uxRxWinSize,
		ipconfigTCP_MSS * pxSocket->u.xTCP.uxTxWinSize,
		pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber,
		pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber,
		( uint32_t ) pxSocket->u.xTCP.usInitMSS );
}
 800bbb8:	3708      	adds	r7, #8
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bdb0      	pop	{r4, r5, r7, pc}
 800bbbe:	bf00      	nop

0800bbc0 <prvTCPPrepareConnect>:
 * the Ethernet address of the target will be found using ARP.  In case the
 * target IP address is not within the netmask, the hardware address of the
 * gateway will be used.
 */
static BaseType_t prvTCPPrepareConnect( FreeRTOS_Socket_t *pxSocket )
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b08a      	sub	sp, #40	; 0x28
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
TCPPacket_t *pxTCPPacket;
IPHeader_t *pxIPHeader;
eARPLookupResult_t eReturned;
uint32_t ulRemoteIP;
MACAddress_t xEthAddress;
BaseType_t xReturn = pdTRUE;
 800bbc8:	2301      	movs	r3, #1
 800bbca:	627b      	str	r3, [r7, #36]	; 0x24

	#if( ipconfigHAS_PRINTF != 0 )
	{
		/* Only necessary for nicer logging. */
		memset( xEthAddress.ucBytes, '\0', sizeof( xEthAddress.ucBytes ) );
 800bbcc:	f107 030c 	add.w	r3, r7, #12
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	2100      	movs	r1, #0
 800bbd4:	2206      	movs	r2, #6
 800bbd6:	f005 fb8b 	bl	80112f0 <memset>
	}
	#endif /* ipconfigHAS_PRINTF != 0 */

	ulRemoteIP = FreeRTOS_htonl( pxSocket->u.xTCP.ulRemoteIP );
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbde:	061a      	lsls	r2, r3, #24
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbe4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bbe8:	021b      	lsls	r3, r3, #8
 800bbea:	431a      	orrs	r2, r3
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbf0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bbf4:	0a1b      	lsrs	r3, r3, #8
 800bbf6:	431a      	orrs	r2, r3
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbfc:	0e1b      	lsrs	r3, r3, #24
 800bbfe:	4313      	orrs	r3, r2
 800bc00:	617b      	str	r3, [r7, #20]

	/* Determine the ARP cache status for the requested IP address. */
	eReturned = eARPGetCacheEntry( &( ulRemoteIP ), &( xEthAddress ) );
 800bc02:	f107 0214 	add.w	r2, r7, #20
 800bc06:	f107 030c 	add.w	r3, r7, #12
 800bc0a:	4610      	mov	r0, r2
 800bc0c:	4619      	mov	r1, r3
 800bc0e:	f7fd fe41 	bl	8009894 <eARPGetCacheEntry>
 800bc12:	4603      	mov	r3, r0
 800bc14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	switch( eReturned )
 800bc18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bc1c:	2b01      	cmp	r3, #1
 800bc1e:	d00e      	beq.n	800bc3e <prvTCPPrepareConnect+0x7e>
		break;				/* We can now prepare the SYN packet. */
	case eARPCacheMiss:		/* An ARP table lookup did not find a valid entry. */
	case eCantSendPacket:	/* There is no IP address, or an ARP is still in progress. */
	default:
		/* Count the number of times it couldn't find the ARP address. */
		pxSocket->u.xTCP.ucRepCount++;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bc26:	3301      	adds	r3, #1
 800bc28:	b2da      	uxtb	r2, r3
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
			xEthAddress.ucBytes[ 3 ],
			xEthAddress.ucBytes[ 4 ],
			xEthAddress.ucBytes[ 5 ] ) );

		/* And issue a (new) ARP request */
		FreeRTOS_OutputARPRequest( ulRemoteIP );
 800bc30:	697b      	ldr	r3, [r7, #20]
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7fd ff64 	bl	8009b00 <FreeRTOS_OutputARPRequest>

		xReturn = pdFALSE;
 800bc38:	2300      	movs	r3, #0
 800bc3a:	627b      	str	r3, [r7, #36]	; 0x24
 800bc3c:	e000      	b.n	800bc40 <prvTCPPrepareConnect+0x80>
	eReturned = eARPGetCacheEntry( &( ulRemoteIP ), &( xEthAddress ) );

	switch( eReturned )
	{
	case eARPCacheHit:		/* An ARP table lookup found a valid entry. */
		break;				/* We can now prepare the SYN packet. */
 800bc3e:	bf00      	nop
		FreeRTOS_OutputARPRequest( ulRemoteIP );

		xReturn = pdFALSE;
	}

	if( xReturn != pdFALSE )
 800bc40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	f000 8091 	beq.w	800bd6a <prvTCPPrepareConnect+0x1aa>
	{
		/* The MAC-address of the peer (or gateway) has been found,
		now prepare the initial TCP packet and some fields in the socket. */
		pxTCPPacket = ( TCPPacket_t * )pxSocket->u.xTCP.xPacket.u.ucLastPacket;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	3382      	adds	r3, #130	; 0x82
 800bc4c:	61fb      	str	r3, [r7, #28]
		pxIPHeader = &pxTCPPacket->xIPHeader;
 800bc4e:	69fb      	ldr	r3, [r7, #28]
 800bc50:	330e      	adds	r3, #14
 800bc52:	61bb      	str	r3, [r7, #24]

		/* reset the retry counter to zero. */
		pxSocket->u.xTCP.ucRepCount = 0u;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2200      	movs	r2, #0
 800bc58:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

		/* And remember that the connect/SYN data are prepared. */
		pxSocket->u.xTCP.bits.bConnPrepared = pdTRUE_UNSIGNED;
 800bc5c:	687a      	ldr	r2, [r7, #4]
 800bc5e:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800bc62:	f043 0308 	orr.w	r3, r3, #8
 800bc66:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41

		/* Now that the Ethernet address is known, the initial packet can be
		prepared. */
		memset( pxSocket->u.xTCP.xPacket.u.ucLastPacket, '\0', sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) );
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	3382      	adds	r3, #130	; 0x82
 800bc6e:	4618      	mov	r0, r3
 800bc70:	2100      	movs	r1, #0
 800bc72:	2246      	movs	r2, #70	; 0x46
 800bc74:	f005 fb3c 	bl	80112f0 <memset>

		/* Write the Ethernet address in Source, because it will be swapped by
		prvTCPReturnPacket(). */
		memcpy( &pxTCPPacket->xEthernetHeader.xSourceAddress, &xEthAddress, sizeof( xEthAddress ) );
 800bc78:	69fb      	ldr	r3, [r7, #28]
 800bc7a:	1d9a      	adds	r2, r3, #6
 800bc7c:	f107 030c 	add.w	r3, r7, #12
 800bc80:	4610      	mov	r0, r2
 800bc82:	4619      	mov	r1, r3
 800bc84:	2206      	movs	r2, #6
 800bc86:	f005 fa33 	bl	80110f0 <memcpy>

		/* 'ipIPv4_FRAME_TYPE' is already in network-byte-order. */
		pxTCPPacket->xEthernetHeader.usFrameType = ipIPv4_FRAME_TYPE;
 800bc8a:	69fb      	ldr	r3, [r7, #28]
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	f042 0208 	orr.w	r2, r2, #8
 800bc92:	731a      	strb	r2, [r3, #12]
 800bc94:	2200      	movs	r2, #0
 800bc96:	735a      	strb	r2, [r3, #13]

		pxIPHeader->ucVersionHeaderLength = 0x45u;
 800bc98:	69bb      	ldr	r3, [r7, #24]
 800bc9a:	2245      	movs	r2, #69	; 0x45
 800bc9c:	701a      	strb	r2, [r3, #0]
		pxIPHeader->usLength = FreeRTOS_htons( sizeof( TCPPacket_t ) - sizeof( pxTCPPacket->xEthernetHeader ) );
 800bc9e:	69bb      	ldr	r3, [r7, #24]
 800bca0:	2200      	movs	r2, #0
 800bca2:	709a      	strb	r2, [r3, #2]
 800bca4:	2200      	movs	r2, #0
 800bca6:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800bcaa:	70da      	strb	r2, [r3, #3]
		pxIPHeader->ucTimeToLive = ( uint8_t ) ipconfigTCP_TIME_TO_LIVE;
 800bcac:	69bb      	ldr	r3, [r7, #24]
 800bcae:	2280      	movs	r2, #128	; 0x80
 800bcb0:	721a      	strb	r2, [r3, #8]

		pxIPHeader->ucProtocol = ( uint8_t ) ipPROTOCOL_TCP;
 800bcb2:	69bb      	ldr	r3, [r7, #24]
 800bcb4:	2206      	movs	r2, #6
 800bcb6:	725a      	strb	r2, [r3, #9]

		/* Addresses and ports will be stored swapped because prvTCPReturnPacket
		will swap them back while replying. */
		pxIPHeader->ulDestinationIPAddress = *ipLOCAL_IP_ADDRESS_POINTER;
 800bcb8:	4b2e      	ldr	r3, [pc, #184]	; (800bd74 <prvTCPPrepareConnect+0x1b4>)
 800bcba:	695a      	ldr	r2, [r3, #20]
 800bcbc:	69bb      	ldr	r3, [r7, #24]
 800bcbe:	611a      	str	r2, [r3, #16]
		pxIPHeader->ulSourceIPAddress = FreeRTOS_htonl( pxSocket->u.xTCP.ulRemoteIP );
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcc4:	061a      	lsls	r2, r3, #24
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bcce:	021b      	lsls	r3, r3, #8
 800bcd0:	431a      	orrs	r2, r3
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcd6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bcda:	0a1b      	lsrs	r3, r3, #8
 800bcdc:	431a      	orrs	r2, r3
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bce2:	0e1b      	lsrs	r3, r3, #24
 800bce4:	431a      	orrs	r2, r3
 800bce6:	69bb      	ldr	r3, [r7, #24]
 800bce8:	60da      	str	r2, [r3, #12]

		pxTCPPacket->xTCPHeader.usSourcePort = FreeRTOS_htons( pxSocket->u.xTCP.usRemotePort );
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800bcee:	021b      	lsls	r3, r3, #8
 800bcf0:	b29a      	uxth	r2, r3
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800bcf6:	0a1b      	lsrs	r3, r3, #8
 800bcf8:	b29b      	uxth	r3, r3
 800bcfa:	b29b      	uxth	r3, r3
 800bcfc:	4313      	orrs	r3, r2
 800bcfe:	b29b      	uxth	r3, r3
 800bd00:	b29a      	uxth	r2, r3
 800bd02:	69fb      	ldr	r3, [r7, #28]
 800bd04:	845a      	strh	r2, [r3, #34]	; 0x22
		pxTCPPacket->xTCPHeader.usDestinationPort = FreeRTOS_htons( pxSocket->usLocalPort );
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800bd0a:	021b      	lsls	r3, r3, #8
 800bd0c:	b29a      	uxth	r2, r3
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800bd12:	0a1b      	lsrs	r3, r3, #8
 800bd14:	b29b      	uxth	r3, r3
 800bd16:	b29b      	uxth	r3, r3
 800bd18:	4313      	orrs	r3, r2
 800bd1a:	b29b      	uxth	r3, r3
 800bd1c:	b29a      	uxth	r2, r3
 800bd1e:	69fb      	ldr	r3, [r7, #28]
 800bd20:	849a      	strh	r2, [r3, #36]	; 0x24

		/* We are actively connecting, so the peer's Initial Sequence Number (ISN)
		isn't known yet. */
		pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber = 0ul;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	2200      	movs	r2, #0
 800bd26:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

		/* Start with ISN (Initial Sequence Number). */
		pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber = ulNextInitialSequenceNumber;
 800bd2a:	4b13      	ldr	r3, [pc, #76]	; (800bd78 <prvTCPPrepareConnect+0x1b8>)
 800bd2c:	681a      	ldr	r2, [r3, #0]
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

		/* And increment it with 268 for the next new connection, which is
		recommended value. */
		ulNextInitialSequenceNumber += 0x102UL;
 800bd34:	4b10      	ldr	r3, [pc, #64]	; (800bd78 <prvTCPPrepareConnect+0x1b8>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	f503 7381 	add.w	r3, r3, #258	; 0x102
 800bd3c:	4a0e      	ldr	r2, [pc, #56]	; (800bd78 <prvTCPPrepareConnect+0x1b8>)
 800bd3e:	6013      	str	r3, [r2, #0]

		/* The TCP header size is 20 bytes, divided by 4 equals 5, which is put in
		the high nibble of the TCP offset field. */
		pxTCPPacket->xTCPHeader.ucTCPOffset = 0x50u;
 800bd40:	69fb      	ldr	r3, [r7, #28]
 800bd42:	2250      	movs	r2, #80	; 0x50
 800bd44:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

		/* Only set the SYN flag. */
		pxTCPPacket->xTCPHeader.ucTCPFlags = ipTCP_FLAG_SYN;
 800bd48:	69fb      	ldr	r3, [r7, #28]
 800bd4a:	2202      	movs	r2, #2
 800bd4c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

		/* Set the values of usInitMSS / usCurMSS for this socket. */
		prvSocketSetMSS( pxSocket );
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f001 faa3 	bl	800d29c <prvSocketSetMSS>

		/* For now this is also the advertised window size. */
		pxSocket->u.xTCP.ulRxCurWinSize = pxSocket->u.xTCP.usInitMSS;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 800bd5c:	461a      	mov	r2, r3
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

		/* The initial sequence numbers at our side are known.  Later
		vTCPWindowInit() will be called to fill in the peer's sequence numbers, but
		first wait for a SYN+ACK reply. */
		prvTCPCreateWindow( pxSocket );
 800bd64:	6878      	ldr	r0, [r7, #4]
 800bd66:	f7ff ff03 	bl	800bb70 <prvTCPCreateWindow>
	}

	return xReturn;
 800bd6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	3728      	adds	r7, #40	; 0x28
 800bd70:	46bd      	mov	sp, r7
 800bd72:	bd80      	pop	{r7, pc}
 800bd74:	2000bb08 	.word	0x2000bb08
 800bd78:	2000c2b0 	.word	0x2000c2b0

0800bd7c <prvCheckOptions>:
 * Parse the TCP option(s) received, if present.  It has already been verified
 * that: ((pxTCPHeader->ucTCPOffset & 0xf0) > 0x50), meaning that the TP header
 * is longer than the usual 20 (5 x 4) bytes.
 */
static void prvCheckOptions( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t *pxNetworkBuffer )
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b08e      	sub	sp, #56	; 0x38
 800bd80:	af02      	add	r7, sp, #8
 800bd82:	6078      	str	r0, [r7, #4]
 800bd84:	6039      	str	r1, [r7, #0]
const unsigned char *pucPtr;
const unsigned char *pucLast;
TCPWindow_t *pxTCPWindow;
UBaseType_t uxNewMSS;

	pxTCPPacket = ( TCPPacket_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	699b      	ldr	r3, [r3, #24]
 800bd8a:	627b      	str	r3, [r7, #36]	; 0x24
	pxTCPHeader = &pxTCPPacket->xTCPHeader;
 800bd8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd8e:	3322      	adds	r3, #34	; 0x22
 800bd90:	623b      	str	r3, [r7, #32]

	/* A character pointer to iterate through the option data */
	pucPtr = pxTCPHeader->ucOptdata;
 800bd92:	6a3b      	ldr	r3, [r7, #32]
 800bd94:	3314      	adds	r3, #20
 800bd96:	62fb      	str	r3, [r7, #44]	; 0x2c
	pucLast = pucPtr + (((pxTCPHeader->ucTCPOffset >> 4) - 5) << 2);
 800bd98:	6a3b      	ldr	r3, [r7, #32]
 800bd9a:	7b1b      	ldrb	r3, [r3, #12]
 800bd9c:	091b      	lsrs	r3, r3, #4
 800bd9e:	b2db      	uxtb	r3, r3
 800bda0:	3b05      	subs	r3, #5
 800bda2:	009b      	lsls	r3, r3, #2
 800bda4:	461a      	mov	r2, r3
 800bda6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bda8:	4413      	add	r3, r2
 800bdaa:	61fb      	str	r3, [r7, #28]
	pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	33dc      	adds	r3, #220	; 0xdc
 800bdb0:	61bb      	str	r3, [r7, #24]

	/* The comparison with pucLast is only necessary in case the option data are
	corrupted, we don't like to run into invalid memory and crash. */
	while( pucPtr < pucLast )
 800bdb2:	e0c9      	b.n	800bf48 <prvCheckOptions+0x1cc>
	{
		if( pucPtr[ 0 ] == TCP_OPT_END )
 800bdb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdb6:	781b      	ldrb	r3, [r3, #0]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d100      	bne.n	800bdbe <prvCheckOptions+0x42>
		{
			/* End of options. */
			return;
 800bdbc:	e0c9      	b.n	800bf52 <prvCheckOptions+0x1d6>
		}
		if( pucPtr[ 0 ] == TCP_OPT_NOOP)
 800bdbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdc0:	781b      	ldrb	r3, [r3, #0]
 800bdc2:	2b01      	cmp	r3, #1
 800bdc4:	d103      	bne.n	800bdce <prvCheckOptions+0x52>
		{
			pucPtr++;
 800bdc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdc8:	3301      	adds	r3, #1
 800bdca:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bdcc:	e0bc      	b.n	800bf48 <prvCheckOptions+0x1cc>

			/* NOP option, inserted to make the length a multiple of 4. */
		}
#if( ipconfigUSE_TCP_WIN != 0 )
		else if( ( pucPtr[ 0 ] == TCP_OPT_WSOPT ) && ( pucPtr[ 1 ] == TCP_OPT_WSOPT_LEN ) )
 800bdce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdd0:	781b      	ldrb	r3, [r3, #0]
 800bdd2:	2b03      	cmp	r3, #3
 800bdd4:	d114      	bne.n	800be00 <prvCheckOptions+0x84>
 800bdd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdd8:	3301      	adds	r3, #1
 800bdda:	781b      	ldrb	r3, [r3, #0]
 800bddc:	2b03      	cmp	r3, #3
 800bdde:	d10f      	bne.n	800be00 <prvCheckOptions+0x84>
		{
			pxSocket->u.xTCP.ucPeerWinScaleFactor = pucPtr[ 2 ];
 800bde0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bde2:	789a      	ldrb	r2, [r3, #2]
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
			pxSocket->u.xTCP.bits.bWinScaling = pdTRUE_UNSIGNED;
 800bdea:	687a      	ldr	r2, [r7, #4]
 800bdec:	f892 3042 	ldrb.w	r3, [r2, #66]	; 0x42
 800bdf0:	f043 0310 	orr.w	r3, r3, #16
 800bdf4:	f882 3042 	strb.w	r3, [r2, #66]	; 0x42
			pucPtr += TCP_OPT_WSOPT_LEN;
 800bdf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdfa:	3303      	adds	r3, #3
 800bdfc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bdfe:	e0a3      	b.n	800bf48 <prvCheckOptions+0x1cc>
		}
#endif	/* ipconfigUSE_TCP_WIN */
		else if( ( pucPtr[ 0 ] == TCP_OPT_MSS ) && ( pucPtr[ 1 ] == TCP_OPT_MSS_LEN ) )
 800be00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be02:	781b      	ldrb	r3, [r3, #0]
 800be04:	2b02      	cmp	r3, #2
 800be06:	d14a      	bne.n	800be9e <prvCheckOptions+0x122>
 800be08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be0a:	3301      	adds	r3, #1
 800be0c:	781b      	ldrb	r3, [r3, #0]
 800be0e:	2b04      	cmp	r3, #4
 800be10:	d145      	bne.n	800be9e <prvCheckOptions+0x122>
		{
			/* An MSS option with the correct option length.  FreeRTOS_htons()
			is not needed here because usChar2u16() already returns a host
			endian number. */
			uxNewMSS = usChar2u16( pucPtr + 2 );
 800be12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be14:	3302      	adds	r3, #2
 800be16:	4618      	mov	r0, r3
 800be18:	f7ff fb66 	bl	800b4e8 <usChar2u16>
 800be1c:	4603      	mov	r3, r0
 800be1e:	617b      	str	r3, [r7, #20]
			if( pxSocket->u.xTCP.usInitMSS != uxNewMSS )
			{
				FreeRTOS_debug_printf( ( "MSS change %u -> %lu\n", pxSocket->u.xTCP.usInitMSS, uxNewMSS ) );
			}

			if( pxSocket->u.xTCP.usInitMSS > uxNewMSS )
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 800be26:	461a      	mov	r2, r3
 800be28:	697b      	ldr	r3, [r7, #20]
 800be2a:	429a      	cmp	r2, r3
 800be2c:	d933      	bls.n	800be96 <prvCheckOptions+0x11a>
			{
				/* our MSS was bigger than the MSS of the other party: adapt it. */
				pxSocket->u.xTCP.bits.bMssChange = pdTRUE_UNSIGNED;
 800be2e:	687a      	ldr	r2, [r7, #4]
 800be30:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800be34:	f043 0301 	orr.w	r3, r3, #1
 800be38:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
				if( ( pxTCPWindow != NULL ) && ( pxSocket->u.xTCP.usCurMSS > uxNewMSS ) )
 800be3c:	69bb      	ldr	r3, [r7, #24]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d00b      	beq.n	800be5a <prvCheckOptions+0xde>
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800be48:	461a      	mov	r2, r3
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	429a      	cmp	r2, r3
 800be4e:	d904      	bls.n	800be5a <prvCheckOptions+0xde>
				{
					/* The peer advertises a smaller MSS than this socket was
					using.  Use that as well. */
					FreeRTOS_debug_printf( ( "Change mss %d => %lu\n", pxSocket->u.xTCP.usCurMSS, uxNewMSS ) );
					pxSocket->u.xTCP.usCurMSS = ( uint16_t ) uxNewMSS;
 800be50:	697b      	ldr	r3, [r7, #20]
 800be52:	b29a      	uxth	r2, r3
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
				}
				pxTCPWindow->xSize.ulRxWindowLength = ( ( uint32_t ) uxNewMSS ) * ( pxTCPWindow->xSize.ulRxWindowLength / ( ( uint32_t ) uxNewMSS ) );
 800be5a:	69bb      	ldr	r3, [r7, #24]
 800be5c:	685a      	ldr	r2, [r3, #4]
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	fbb2 f3f3 	udiv	r3, r2, r3
 800be64:	697a      	ldr	r2, [r7, #20]
 800be66:	fb02 f203 	mul.w	r2, r2, r3
 800be6a:	69bb      	ldr	r3, [r7, #24]
 800be6c:	605a      	str	r2, [r3, #4]
				pxTCPWindow->usMSSInit = ( uint16_t ) uxNewMSS;
 800be6e:	697b      	ldr	r3, [r7, #20]
 800be70:	b29a      	uxth	r2, r3
 800be72:	69bb      	ldr	r3, [r7, #24]
 800be74:	f8a3 20be 	strh.w	r2, [r3, #190]	; 0xbe
				pxTCPWindow->usMSS = ( uint16_t ) uxNewMSS;
 800be78:	697b      	ldr	r3, [r7, #20]
 800be7a:	b29a      	uxth	r2, r3
 800be7c:	69bb      	ldr	r3, [r7, #24]
 800be7e:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
				pxSocket->u.xTCP.usInitMSS = ( uint16_t ) uxNewMSS;
 800be82:	697b      	ldr	r3, [r7, #20]
 800be84:	b29a      	uxth	r2, r3
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
				pxSocket->u.xTCP.usCurMSS = ( uint16_t ) uxNewMSS;
 800be8c:	697b      	ldr	r3, [r7, #20]
 800be8e:	b29a      	uxth	r2, r3
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
			#if( ipconfigUSE_TCP_WIN != 1 )
				/* Without scaled windows, MSS is the only interesting option. */
				break;
			#else
				/* Or else we continue to check another option: selective ACK. */
				pucPtr += TCP_OPT_MSS_LEN;
 800be96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be98:	3304      	adds	r3, #4
 800be9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800be9c:	e054      	b.n	800bf48 <prvCheckOptions+0x1cc>
		}
		else
		{
			/* All other options have a length field, so that we easily
			can skip past them. */
			int len = ( int )pucPtr[ 1 ];
 800be9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bea0:	3301      	adds	r3, #1
 800bea2:	781b      	ldrb	r3, [r3, #0]
 800bea4:	62bb      	str	r3, [r7, #40]	; 0x28
			if( len == 0 )
 800bea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d100      	bne.n	800beae <prvCheckOptions+0x132>
			{
				/* If the length field is zero, the options are malformed
				and we don't process them further. */
				break;
 800beac:	e051      	b.n	800bf52 <prvCheckOptions+0x1d6>
			#if( ipconfigUSE_TCP_WIN == 1 )
			{
				/* Selective ACK: the peer has received a packet but it is missing earlier
				packets.  At least this packet does not need retransmission anymore
				ulTCPWindowTxSack( ) takes care of this administration. */
				if( pucPtr[0] == TCP_OPT_SACK_A )
 800beae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800beb0:	781b      	ldrb	r3, [r3, #0]
 800beb2:	2b05      	cmp	r3, #5
 800beb4:	d144      	bne.n	800bf40 <prvCheckOptions+0x1c4>
				{
					len -= 2;
 800beb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beb8:	3b02      	subs	r3, #2
 800beba:	62bb      	str	r3, [r7, #40]	; 0x28
					pucPtr += 2;
 800bebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bebe:	3302      	adds	r3, #2
 800bec0:	62fb      	str	r3, [r7, #44]	; 0x2c

					while( len >= 8 )
 800bec2:	e03a      	b.n	800bf3a <prvCheckOptions+0x1be>
					{
					uint32_t ulFirst = ulChar2u32( pucPtr );
 800bec4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bec6:	f7ff faf3 	bl	800b4b0 <ulChar2u32>
 800beca:	6138      	str	r0, [r7, #16]
					uint32_t ulLast  = ulChar2u32( pucPtr + 4 );
 800becc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bece:	3304      	adds	r3, #4
 800bed0:	4618      	mov	r0, r3
 800bed2:	f7ff faed 	bl	800b4b0 <ulChar2u32>
 800bed6:	60f8      	str	r0, [r7, #12]
					uint32_t ulCount = ulTCPWindowTxSack( &pxSocket->u.xTCP.xTCPWindow, ulFirst, ulLast );
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	33dc      	adds	r3, #220	; 0xdc
 800bedc:	4618      	mov	r0, r3
 800bede:	6939      	ldr	r1, [r7, #16]
 800bee0:	68fa      	ldr	r2, [r7, #12]
 800bee2:	f002 fc67 	bl	800e7b4 <ulTCPWindowTxSack>
 800bee6:	60b8      	str	r0, [r7, #8]
						/* ulTCPWindowTxSack( ) returns the number of bytes which have been acked
						starting from the head position.
						Advance the tail pointer in txStream. */
						if( ( pxSocket->u.xTCP.txStream  != NULL ) && ( ulCount > 0 ) )
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800beec:	2b00      	cmp	r3, #0
 800beee:	d01e      	beq.n	800bf2e <prvCheckOptions+0x1b2>
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d01b      	beq.n	800bf2e <prvCheckOptions+0x1b2>
						{
							/* Just advancing the tail index, 'ulCount' bytes have been confirmed. */
							uxStreamBufferGet( pxSocket->u.xTCP.txStream, 0, NULL, ( size_t ) ulCount, pdFALSE );
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800befa:	2300      	movs	r3, #0
 800befc:	9300      	str	r3, [sp, #0]
 800befe:	4610      	mov	r0, r2
 800bf00:	2100      	movs	r1, #0
 800bf02:	2200      	movs	r2, #0
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	f002 fda3 	bl	800ea50 <uxStreamBufferGet>
							pxSocket->xEventBits |= eSOCKET_SEND;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	f043 0202 	orr.w	r2, r3, #2
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	601a      	str	r2, [r3, #0]

							#if ipconfigSUPPORT_SELECT_FUNCTION == 1
							{
								if( pxSocket->xSelectBits & eSELECT_WRITE )
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf1a:	f003 0302 	and.w	r3, r3, #2
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d005      	beq.n	800bf2e <prvCheckOptions+0x1b2>
								{
									/* The field 'xEventBits' is used to store regular socket events (at most 8),
									as well as 'select events', which will be left-shifted */
									pxSocket->xEventBits |= ( eSELECT_WRITE << SOCKET_EVENT_BIT_COUNT );
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	601a      	str	r2, [r3, #0]
									pxSocket->u.xTCP.pxHandleSent( (Socket_t *)pxSocket, ulCount );
								}
							}
							#endif /* ipconfigUSE_CALLBACKS == 1  */
						}
						pucPtr += 8;
 800bf2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf30:	3308      	adds	r3, #8
 800bf32:	62fb      	str	r3, [r7, #44]	; 0x2c
						len -= 8;
 800bf34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf36:	3b08      	subs	r3, #8
 800bf38:	62bb      	str	r3, [r7, #40]	; 0x28
				if( pucPtr[0] == TCP_OPT_SACK_A )
				{
					len -= 2;
					pucPtr += 2;

					while( len >= 8 )
 800bf3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf3c:	2b07      	cmp	r3, #7
 800bf3e:	dcc1      	bgt.n	800bec4 <prvCheckOptions+0x148>
					}
				#endif	/* ipconfigUSE_TCP_TIMESTAMPS == 1 */
			}
			#endif	/* ipconfigUSE_TCP_WIN == 1 */

			pucPtr += len;
 800bf40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bf44:	4413      	add	r3, r2
 800bf46:	62fb      	str	r3, [r7, #44]	; 0x2c
	pucLast = pucPtr + (((pxTCPHeader->ucTCPOffset >> 4) - 5) << 2);
	pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;

	/* The comparison with pucLast is only necessary in case the option data are
	corrupted, we don't like to run into invalid memory and crash. */
	while( pucPtr < pucLast )
 800bf48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bf4a:	69fb      	ldr	r3, [r7, #28]
 800bf4c:	429a      	cmp	r2, r3
 800bf4e:	f4ff af31 	bcc.w	800bdb4 <prvCheckOptions+0x38>
			#endif	/* ipconfigUSE_TCP_WIN == 1 */

			pucPtr += len;
		}
	}
}
 800bf52:	3730      	adds	r7, #48	; 0x30
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bd80      	pop	{r7, pc}

0800bf58 <prvWinScaleFactor>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN != 0 )

	static uint8_t prvWinScaleFactor( FreeRTOS_Socket_t *pxSocket )
	{
 800bf58:	b480      	push	{r7}
 800bf5a:	b085      	sub	sp, #20
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
	size_t uxWinSize;
	uint8_t ucFactor;

		/* 'xTCP.uxRxWinSize' is the size of the reception window in units of MSS. */
		uxWinSize = pxSocket->u.xTCP.uxRxWinSize * ( size_t ) pxSocket->u.xTCP.usInitMSS;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800bf66:	687a      	ldr	r2, [r7, #4]
 800bf68:	f8b2 204c 	ldrh.w	r2, [r2, #76]	; 0x4c
 800bf6c:	fb02 f303 	mul.w	r3, r2, r3
 800bf70:	60fb      	str	r3, [r7, #12]
		ucFactor = 0u;
 800bf72:	2300      	movs	r3, #0
 800bf74:	72fb      	strb	r3, [r7, #11]
		while( uxWinSize > 0xfffful )
 800bf76:	e005      	b.n	800bf84 <prvWinScaleFactor+0x2c>
		{
			/* Divide by two and increase the binary factor by 1. */
			uxWinSize >>= 1;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	085b      	lsrs	r3, r3, #1
 800bf7c:	60fb      	str	r3, [r7, #12]
			ucFactor++;
 800bf7e:	7afb      	ldrb	r3, [r7, #11]
 800bf80:	3301      	adds	r3, #1
 800bf82:	72fb      	strb	r3, [r7, #11]
	uint8_t ucFactor;

		/* 'xTCP.uxRxWinSize' is the size of the reception window in units of MSS. */
		uxWinSize = pxSocket->u.xTCP.uxRxWinSize * ( size_t ) pxSocket->u.xTCP.usInitMSS;
		ucFactor = 0u;
		while( uxWinSize > 0xfffful )
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bf8a:	d2f5      	bcs.n	800bf78 <prvWinScaleFactor+0x20>
		FreeRTOS_debug_printf( ( "prvWinScaleFactor: uxRxWinSize %lu MSS %lu Factor %u\n",
			pxSocket->u.xTCP.uxRxWinSize,
			pxSocket->u.xTCP.usInitMSS,
			ucFactor ) );

		return ucFactor;
 800bf8c:	7afb      	ldrb	r3, [r7, #11]
	}
 800bf8e:	4618      	mov	r0, r3
 800bf90:	3714      	adds	r7, #20
 800bf92:	46bd      	mov	sp, r7
 800bf94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf98:	4770      	bx	lr
 800bf9a:	bf00      	nop

0800bf9c <prvSetSynAckOptions>:
 * When opening a TCP connection, while SYN's are being sent, the  parties may
 * communicate what MSS (Maximum Segment Size) they intend to use.   MSS is the
 * nett size of the payload, always smaller than MTU.
*/
static UBaseType_t prvSetSynAckOptions( FreeRTOS_Socket_t *pxSocket, TCPPacket_t * pxTCPPacket )
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b086      	sub	sp, #24
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
 800bfa4:	6039      	str	r1, [r7, #0]
TCPHeader_t *pxTCPHeader = &pxTCPPacket->xTCPHeader;
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	3322      	adds	r3, #34	; 0x22
 800bfaa:	617b      	str	r3, [r7, #20]
uint16_t usMSS = pxSocket->u.xTCP.usInitMSS;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 800bfb2:	827b      	strh	r3, [r7, #18]
	UBaseType_t uxOptionsLength;
#endif

	/* We send out the TCP Maximum Segment Size option with our SYN[+ACK]. */

	pxTCPHeader->ucOptdata[ 0 ] = ( uint8_t ) TCP_OPT_MSS;
 800bfb4:	697b      	ldr	r3, [r7, #20]
 800bfb6:	2202      	movs	r2, #2
 800bfb8:	751a      	strb	r2, [r3, #20]
	pxTCPHeader->ucOptdata[ 1 ] = ( uint8_t ) TCP_OPT_MSS_LEN;
 800bfba:	697b      	ldr	r3, [r7, #20]
 800bfbc:	2204      	movs	r2, #4
 800bfbe:	755a      	strb	r2, [r3, #21]
	pxTCPHeader->ucOptdata[ 2 ] = ( uint8_t ) ( usMSS >> 8 );
 800bfc0:	8a7b      	ldrh	r3, [r7, #18]
 800bfc2:	0a1b      	lsrs	r3, r3, #8
 800bfc4:	b29b      	uxth	r3, r3
 800bfc6:	b2da      	uxtb	r2, r3
 800bfc8:	697b      	ldr	r3, [r7, #20]
 800bfca:	759a      	strb	r2, [r3, #22]
	pxTCPHeader->ucOptdata[ 3 ] = ( uint8_t ) ( usMSS & 0xffu );
 800bfcc:	8a7b      	ldrh	r3, [r7, #18]
 800bfce:	b2da      	uxtb	r2, r3
 800bfd0:	697b      	ldr	r3, [r7, #20]
 800bfd2:	75da      	strb	r2, [r3, #23]

	#if( ipconfigUSE_TCP_WIN != 0 )
	{
		pxSocket->u.xTCP.ucMyWinScaleFactor = prvWinScaleFactor( pxSocket );
 800bfd4:	6878      	ldr	r0, [r7, #4]
 800bfd6:	f7ff ffbf 	bl	800bf58 <prvWinScaleFactor>
 800bfda:	4603      	mov	r3, r0
 800bfdc:	461a      	mov	r2, r3
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

		pxTCPHeader->ucOptdata[ 4 ] = TCP_OPT_NOOP;
 800bfe4:	697b      	ldr	r3, [r7, #20]
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	761a      	strb	r2, [r3, #24]
		pxTCPHeader->ucOptdata[ 5 ] = ( uint8_t ) ( TCP_OPT_WSOPT );
 800bfea:	697b      	ldr	r3, [r7, #20]
 800bfec:	2203      	movs	r2, #3
 800bfee:	765a      	strb	r2, [r3, #25]
		pxTCPHeader->ucOptdata[ 6 ] = ( uint8_t ) ( TCP_OPT_WSOPT_LEN );
 800bff0:	697b      	ldr	r3, [r7, #20]
 800bff2:	2203      	movs	r2, #3
 800bff4:	769a      	strb	r2, [r3, #26]
		pxTCPHeader->ucOptdata[ 7 ] = ( uint8_t ) pxSocket->u.xTCP.ucMyWinScaleFactor;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
 800bffc:	697b      	ldr	r3, [r7, #20]
 800bffe:	76da      	strb	r2, [r3, #27]
		uxOptionsLength = 8u;
 800c000:	2308      	movs	r3, #8
 800c002:	60fb      	str	r3, [r7, #12]
				uxOptionsLength += 2u;
			}
			else
		#endif
		{
			pxTCPHeader->ucOptdata[ uxOptionsLength + 0 ] = TCP_OPT_NOOP;
 800c004:	697a      	ldr	r2, [r7, #20]
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	4413      	add	r3, r2
 800c00a:	3310      	adds	r3, #16
 800c00c:	2201      	movs	r2, #1
 800c00e:	711a      	strb	r2, [r3, #4]
			pxTCPHeader->ucOptdata[ uxOptionsLength + 1 ] = TCP_OPT_NOOP;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	3301      	adds	r3, #1
 800c014:	697a      	ldr	r2, [r7, #20]
 800c016:	4413      	add	r3, r2
 800c018:	2201      	movs	r2, #1
 800c01a:	751a      	strb	r2, [r3, #20]
			pxTCPHeader->ucOptdata[ uxOptionsLength + 2 ] = TCP_OPT_SACK_P;	/* 4: Sack-Permitted Option. */
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	3302      	adds	r3, #2
 800c020:	697a      	ldr	r2, [r7, #20]
 800c022:	4413      	add	r3, r2
 800c024:	2204      	movs	r2, #4
 800c026:	751a      	strb	r2, [r3, #20]
			pxTCPHeader->ucOptdata[ uxOptionsLength + 3 ] = 2;	/* 2: length of this option. */
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	3303      	adds	r3, #3
 800c02c:	697a      	ldr	r2, [r7, #20]
 800c02e:	4413      	add	r3, r2
 800c030:	2202      	movs	r2, #2
 800c032:	751a      	strb	r2, [r3, #20]
			uxOptionsLength += 4u;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	3304      	adds	r3, #4
 800c038:	60fb      	str	r3, [r7, #12]
		}
		return uxOptionsLength; /* bytes, not words. */
 800c03a:	68fb      	ldr	r3, [r7, #12]
	}
	#endif	/* ipconfigUSE_TCP_WIN == 0 */
}
 800c03c:	4618      	mov	r0, r3
 800c03e:	3718      	adds	r7, #24
 800c040:	46bd      	mov	sp, r7
 800c042:	bd80      	pop	{r7, pc}

0800c044 <prvTCPTouchSocket>:
 * For anti-hanging protection and TCP keep-alive messages.  Called in two
 * places: after receiving a packet and after a state change.  The socket's
 * alive timer may be reset.
 */
static void prvTCPTouchSocket( FreeRTOS_Socket_t *pxSocket )
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b082      	sub	sp, #8
 800c048:	af00      	add	r7, sp, #0
 800c04a:	6078      	str	r0, [r7, #4]
	#if( ipconfigTCP_HANG_PROTECTION == 1 )
	{
		pxSocket->u.xTCP.xLastActTime = xTaskGetTickCount( );
 800c04c:	f7fa fab4 	bl	80065b8 <xTaskGetTickCount>
 800c050:	4602      	mov	r2, r0
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif

	#if( ipconfigTCP_KEEP_ALIVE == 1 )
	{
		pxSocket->u.xTCP.bits.bWaitKeepAlive = pdFALSE_UNSIGNED;
 800c056:	687a      	ldr	r2, [r7, #4]
 800c058:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800c05c:	f36f 0382 	bfc	r3, #2, #1
 800c060:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
		pxSocket->u.xTCP.bits.bSendKeepAlive = pdFALSE_UNSIGNED;
 800c064:	687a      	ldr	r2, [r7, #4]
 800c066:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800c06a:	f36f 0341 	bfc	r3, #1, #1
 800c06e:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
		pxSocket->u.xTCP.ucKeepRepCount = 0u;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	2200      	movs	r2, #0
 800c076:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		pxSocket->u.xTCP.xLastAliveTime = xTaskGetTickCount( );
 800c07a:	f7fa fa9d 	bl	80065b8 <xTaskGetTickCount>
 800c07e:	4602      	mov	r2, r0
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	65da      	str	r2, [r3, #92]	; 0x5c
	}
	#endif

	( void ) pxSocket;
}
 800c084:	3708      	adds	r7, #8
 800c086:	46bd      	mov	sp, r7
 800c088:	bd80      	pop	{r7, pc}
 800c08a:	bf00      	nop

0800c08c <vTCPStateChange>:
 * resetting the alive timer, calling the user's OnConnect handler to notify
 * that a socket has got (dis)connected, and setting bit to unblock a call to
 * FreeRTOS_select()
 */
void vTCPStateChange( FreeRTOS_Socket_t *pxSocket, enum eTCP_STATE eTCPState )
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b086      	sub	sp, #24
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
 800c094:	460b      	mov	r3, r1
 800c096:	70fb      	strb	r3, [r7, #3]
FreeRTOS_Socket_t *xParent = NULL;
 800c098:	2300      	movs	r3, #0
 800c09a:	617b      	str	r3, [r7, #20]
BaseType_t bBefore = ( BaseType_t ) NOW_CONNECTED( pxSocket->u.xTCP.ucTCPState );	/* Was it connected ? */
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800c0a2:	2b04      	cmp	r3, #4
 800c0a4:	d906      	bls.n	800c0b4 <vTCPStateChange+0x28>
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800c0ac:	2b08      	cmp	r3, #8
 800c0ae:	d001      	beq.n	800c0b4 <vTCPStateChange+0x28>
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	e000      	b.n	800c0b6 <vTCPStateChange+0x2a>
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	613b      	str	r3, [r7, #16]
BaseType_t bAfter  = ( BaseType_t ) NOW_CONNECTED( eTCPState );						/* Is it connected now ? */
 800c0b8:	78fb      	ldrb	r3, [r7, #3]
 800c0ba:	2b04      	cmp	r3, #4
 800c0bc:	d904      	bls.n	800c0c8 <vTCPStateChange+0x3c>
 800c0be:	78fb      	ldrb	r3, [r7, #3]
 800c0c0:	2b08      	cmp	r3, #8
 800c0c2:	d001      	beq.n	800c0c8 <vTCPStateChange+0x3c>
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	e000      	b.n	800c0ca <vTCPStateChange+0x3e>
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	60fb      	str	r3, [r7, #12]
#if( ipconfigUSE_CALLBACKS == 1 )
	FreeRTOS_Socket_t *xConnected = NULL;
#endif

	/* Has the connected status changed? */
	if( bBefore != bAfter )
 800c0cc:	693a      	ldr	r2, [r7, #16]
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	429a      	cmp	r2, r3
 800c0d2:	f000 8087 	beq.w	800c1e4 <vTCPStateChange+0x158>
	{
		/* Is the socket connected now ? */
		if( bAfter != pdFALSE )
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d063      	beq.n	800c1a4 <vTCPStateChange+0x118>
		{
			/* if bPassQueued is true, this socket is an orphan until it gets connected. */
			if( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED )
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c0e2:	f003 0304 	and.w	r3, r3, #4
 800c0e6:	b2db      	uxtb	r3, r3
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d048      	beq.n	800c17e <vTCPStateChange+0xf2>
			{
				/* Now that it is connected, find it's parent. */
				if( pxSocket->u.xTCP.bits.bReuseSocket != pdFALSE_UNSIGNED )
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c0f2:	f003 0308 	and.w	r3, r3, #8
 800c0f6:	b2db      	uxtb	r3, r3
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d002      	beq.n	800c102 <vTCPStateChange+0x76>
				{
					xParent = pxSocket;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	617b      	str	r3, [r7, #20]
 800c100:	e00f      	b.n	800c122 <vTCPStateChange+0x96>
				}
				else
				{
					xParent = pxSocket->u.xTCP.pxPeerSocket;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c106:	617b      	str	r3, [r7, #20]
					configASSERT( xParent != NULL );
 800c108:	697b      	ldr	r3, [r7, #20]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d109      	bne.n	800c122 <vTCPStateChange+0x96>
 800c10e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c112:	f383 8811 	msr	BASEPRI, r3
 800c116:	f3bf 8f6f 	isb	sy
 800c11a:	f3bf 8f4f 	dsb	sy
 800c11e:	60bb      	str	r3, [r7, #8]
 800c120:	e7fe      	b.n	800c120 <vTCPStateChange+0x94>
				}
				if( xParent != NULL )
 800c122:	697b      	ldr	r3, [r7, #20]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d018      	beq.n	800c15a <vTCPStateChange+0xce>
				{
					if( xParent->u.xTCP.pxPeerSocket == NULL )
 800c128:	697b      	ldr	r3, [r7, #20]
 800c12a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d102      	bne.n	800c136 <vTCPStateChange+0xaa>
					{
						xParent->u.xTCP.pxPeerSocket = pxSocket;
 800c130:	697b      	ldr	r3, [r7, #20]
 800c132:	687a      	ldr	r2, [r7, #4]
 800c134:	655a      	str	r2, [r3, #84]	; 0x54
					}

					xParent->xEventBits |= eSOCKET_ACCEPT;
 800c136:	697b      	ldr	r3, [r7, #20]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f043 0204 	orr.w	r2, r3, #4
 800c13e:	697b      	ldr	r3, [r7, #20]
 800c140:	601a      	str	r2, [r3, #0]

					#if( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
					{
						/* Library support FreeRTOS_select().  Receiving a new
						connection is being translated as a READ event. */
						if( ( xParent->xSelectBits & eSELECT_READ ) != 0 )
 800c142:	697b      	ldr	r3, [r7, #20]
 800c144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c146:	f003 0301 	and.w	r3, r3, #1
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d005      	beq.n	800c15a <vTCPStateChange+0xce>
						{
							xParent->xEventBits |= ( eSELECT_READ << SOCKET_EVENT_BIT_COUNT );
 800c14e:	697b      	ldr	r3, [r7, #20]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	601a      	str	r2, [r3, #0]
					#endif
				}

				/* Don't need to access the parent socket anymore, so the
				reference 'pxPeerSocket' may be cleared. */
				pxSocket->u.xTCP.pxPeerSocket = NULL;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2200      	movs	r2, #0
 800c15e:	655a      	str	r2, [r3, #84]	; 0x54
				pxSocket->u.xTCP.bits.bPassQueued = pdFALSE_UNSIGNED;
 800c160:	687a      	ldr	r2, [r7, #4]
 800c162:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800c166:	f36f 0382 	bfc	r3, #2, #1
 800c16a:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40

				/* When true, this socket may be returned in a call to accept(). */
				pxSocket->u.xTCP.bits.bPassAccept = pdTRUE_UNSIGNED;
 800c16e:	687a      	ldr	r2, [r7, #4]
 800c170:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800c174:	f043 0302 	orr.w	r3, r3, #2
 800c178:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
 800c17c:	e024      	b.n	800c1c8 <vTCPStateChange+0x13c>
			}
			else
			{
				pxSocket->xEventBits |= eSOCKET_CONNECT;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	f043 0208 	orr.w	r2, r3, #8
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	601a      	str	r2, [r3, #0]

				#if( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
				{
					if( pxSocket->xSelectBits & eSELECT_WRITE )
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c18e:	f003 0302 	and.w	r3, r3, #2
 800c192:	2b00      	cmp	r3, #0
 800c194:	d018      	beq.n	800c1c8 <vTCPStateChange+0x13c>
					{
						pxSocket->xEventBits |= ( eSELECT_WRITE << SOCKET_EVENT_BIT_COUNT );
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	601a      	str	r2, [r3, #0]
 800c1a2:	e011      	b.n	800c1c8 <vTCPStateChange+0x13c>
			}
		}
		else  /* bAfter == pdFALSE, connection is closed. */
		{
			/* Notify/wake-up the socket-owner by setting a semaphore. */
			pxSocket->xEventBits |= eSOCKET_CLOSED;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f043 0220 	orr.w	r2, r3, #32
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	601a      	str	r2, [r3, #0]

			#if( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
			{
				if( ( pxSocket->xSelectBits & eSELECT_EXCEPT ) != 0 )
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1b4:	f003 0304 	and.w	r3, r3, #4
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d005      	beq.n	800c1c8 <vTCPStateChange+0x13c>
				{
					pxSocket->xEventBits |= ( eSELECT_EXCEPT << SOCKET_EVENT_BIT_COUNT );
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	601a      	str	r2, [r3, #0]
				xConnected = pxSocket;
			}
		}
		#endif /* ipconfigUSE_CALLBACKS */

		if( prvTCPSocketIsActive( ( UBaseType_t ) pxSocket->u.xTCP.ucTCPState ) == pdFALSE )
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f7ff f9a0 	bl	800b514 <prvTCPSocketIsActive>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d122      	bne.n	800c220 <vTCPStateChange+0x194>
		{
			/* Now the socket isn't in an active state anymore so it
			won't need further attention of the IP-task.
			Setting time-out to zero means that the socket won't get checked during
			timer events. */
			pxSocket->u.xTCP.usTimeout = 0u;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800c1e2:	e01d      	b.n	800c220 <vTCPStateChange+0x194>
		}
	}
	else
	{
		if( eTCPState == eCLOSED )
 800c1e4:	78fb      	ldrb	r3, [r7, #3]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d11a      	bne.n	800c220 <vTCPStateChange+0x194>
		{
			/* Socket goes to status eCLOSED because of a RST.
			When nobody owns the socket yet, delete it. */
			if( ( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c1f0:	f003 0304 	and.w	r3, r3, #4
 800c1f4:	b2db      	uxtb	r3, r3
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d107      	bne.n	800c20a <vTCPStateChange+0x17e>
				( pxSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c200:	f003 0302 	and.w	r3, r3, #2
 800c204:	b2db      	uxtb	r3, r3
	{
		if( eTCPState == eCLOSED )
		{
			/* Socket goes to status eCLOSED because of a RST.
			When nobody owns the socket yet, delete it. */
			if( ( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800c206:	2b00      	cmp	r3, #0
 800c208:	d00a      	beq.n	800c220 <vTCPStateChange+0x194>
				( pxSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
			{
				FreeRTOS_debug_printf( ( "vTCPStateChange: Closing socket\n" ) );
				if( pxSocket->u.xTCP.bits.bReuseSocket == pdFALSE_UNSIGNED )
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c210:	f003 0308 	and.w	r3, r3, #8
 800c214:	b2db      	uxtb	r3, r3
 800c216:	2b00      	cmp	r3, #0
 800c218:	d102      	bne.n	800c220 <vTCPStateChange+0x194>
				{
					FreeRTOS_closesocket( pxSocket );
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	f7fe f824 	bl	800a268 <FreeRTOS_closesocket>
			}
		}
	}

	/* Fill in the new state. */
	pxSocket->u.xTCP.ucTCPState = ( uint8_t ) eTCPState;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	78fa      	ldrb	r2, [r7, #3]
 800c224:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53

	/* touch the alive timers because moving to another state. */
	prvTCPTouchSocket( pxSocket );
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f7ff ff0b 	bl	800c044 <prvTCPTouchSocket>
			/* The 'connected' state has changed, call the OnConnect handler of the parent. */
			xConnected->u.xTCP.pxHandleConnected( ( Socket_t * ) xConnected, bAfter );
		}
	}
	#endif
	if( xParent != NULL )
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d002      	beq.n	800c23a <vTCPStateChange+0x1ae>
	{
		vSocketWakeUpUser( xParent );
 800c234:	6978      	ldr	r0, [r7, #20]
 800c236:	f7fe fb0b 	bl	800a850 <vSocketWakeUpUser>
	}
}
 800c23a:	3718      	adds	r7, #24
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}

0800c240 <prvTCPBufferResize>:
/*-----------------------------------------------------------*/

static NetworkBufferDescriptor_t *prvTCPBufferResize( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t *pxNetworkBuffer,
	int32_t lDataLen, UBaseType_t uxOptionsLength )
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b088      	sub	sp, #32
 800c244:	af00      	add	r7, sp, #0
 800c246:	60f8      	str	r0, [r7, #12]
 800c248:	60b9      	str	r1, [r7, #8]
 800c24a:	607a      	str	r2, [r7, #4]
 800c24c:	603b      	str	r3, [r7, #0]
NetworkBufferDescriptor_t *pxReturn;
int32_t lNeeded;
BaseType_t xResize;

	if( xBufferAllocFixedSize != pdFALSE )
 800c24e:	4b2d      	ldr	r3, [pc, #180]	; (800c304 <prvTCPBufferResize+0xc4>)
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d00a      	beq.n	800c26c <prvTCPBufferResize+0x2c>
	{
		/* Network buffers are created with a fixed size and can hold the largest
		MTU. */
		lNeeded = ( int32_t ) ipTOTAL_ETHERNET_FRAME_SIZE;
 800c256:	f240 53f2 	movw	r3, #1522	; 0x5f2
 800c25a:	61bb      	str	r3, [r7, #24]
		/* and therefore, the buffer won't be too small.
		Only ask for a new network buffer in case none was supplied. */
		xResize = ( pxNetworkBuffer == NULL );
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	bf0c      	ite	eq
 800c262:	2301      	moveq	r3, #1
 800c264:	2300      	movne	r3, #0
 800c266:	b2db      	uxtb	r3, r3
 800c268:	617b      	str	r3, [r7, #20]
 800c26a:	e014      	b.n	800c296 <prvTCPBufferResize+0x56>
	else
	{
		/* Network buffers are created with a variable size. See if it must
		grow. */
		lNeeded = FreeRTOS_max_int32( ( int32_t ) sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ),
			( int32_t ) ( ipSIZE_OF_ETH_HEADER + ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + uxOptionsLength ) + lDataLen );
 800c26c:	687a      	ldr	r2, [r7, #4]
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	4413      	add	r3, r2
 800c272:	3336      	adds	r3, #54	; 0x36
	}
	else
	{
		/* Network buffers are created with a variable size. See if it must
		grow. */
		lNeeded = FreeRTOS_max_int32( ( int32_t ) sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ),
 800c274:	2046      	movs	r0, #70	; 0x46
 800c276:	4619      	mov	r1, r3
 800c278:	f7ff f84a 	bl	800b310 <FreeRTOS_max_int32>
 800c27c:	61b8      	str	r0, [r7, #24]
			( int32_t ) ( ipSIZE_OF_ETH_HEADER + ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + uxOptionsLength ) + lDataLen );
		/* In case we were called from a TCP timer event, a buffer must be
		created.  Otherwise, test 'xDataLength' of the provided buffer. */
		xResize = ( pxNetworkBuffer == NULL ) || ( pxNetworkBuffer->xDataLength < (size_t)lNeeded );
 800c27e:	68bb      	ldr	r3, [r7, #8]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d004      	beq.n	800c28e <prvTCPBufferResize+0x4e>
 800c284:	68bb      	ldr	r3, [r7, #8]
 800c286:	69da      	ldr	r2, [r3, #28]
 800c288:	69bb      	ldr	r3, [r7, #24]
 800c28a:	429a      	cmp	r2, r3
 800c28c:	d201      	bcs.n	800c292 <prvTCPBufferResize+0x52>
 800c28e:	2301      	movs	r3, #1
 800c290:	e000      	b.n	800c294 <prvTCPBufferResize+0x54>
 800c292:	2300      	movs	r3, #0
 800c294:	617b      	str	r3, [r7, #20]
	}

	if( xResize != pdFALSE )
 800c296:	697b      	ldr	r3, [r7, #20]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d024      	beq.n	800c2e6 <prvTCPBufferResize+0xa6>
	{
		/* The caller didn't provide a network buffer or the provided buffer is
		too small.  As we must send-out a data packet, a buffer will be created
		here. */
		pxReturn = pxGetNetworkBufferWithDescriptor( ( uint32_t ) lNeeded, 0u );
 800c29c:	69bb      	ldr	r3, [r7, #24]
 800c29e:	4618      	mov	r0, r3
 800c2a0:	2100      	movs	r1, #0
 800c2a2:	f7fc fa3b 	bl	800871c <pxGetNetworkBufferWithDescriptor>
 800c2a6:	61f8      	str	r0, [r7, #28]

		if( pxReturn != NULL )
 800c2a8:	69fb      	ldr	r3, [r7, #28]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d024      	beq.n	800c2f8 <prvTCPBufferResize+0xb8>
		{
			/* Copy the existing data to the new created buffer. */
			if( pxNetworkBuffer )
 800c2ae:	68bb      	ldr	r3, [r7, #8]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d00e      	beq.n	800c2d2 <prvTCPBufferResize+0x92>
			{
				/* Either from the previous buffer... */
				memcpy( pxReturn->pucEthernetBuffer, pxNetworkBuffer->pucEthernetBuffer, pxNetworkBuffer->xDataLength );
 800c2b4:	69fb      	ldr	r3, [r7, #28]
 800c2b6:	6999      	ldr	r1, [r3, #24]
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	699a      	ldr	r2, [r3, #24]
 800c2bc:	68bb      	ldr	r3, [r7, #8]
 800c2be:	69db      	ldr	r3, [r3, #28]
 800c2c0:	4608      	mov	r0, r1
 800c2c2:	4611      	mov	r1, r2
 800c2c4:	461a      	mov	r2, r3
 800c2c6:	f004 ff13 	bl	80110f0 <memcpy>

				/* ...and release it. */
				vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800c2ca:	68b8      	ldr	r0, [r7, #8]
 800c2cc:	f7fc faa0 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
 800c2d0:	e012      	b.n	800c2f8 <prvTCPBufferResize+0xb8>
			}
			else
			{
				/* Or from the socket field 'xTCP.xPacket'. */
				memcpy( pxReturn->pucEthernetBuffer, pxSocket->u.xTCP.xPacket.u.ucLastPacket, sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) );
 800c2d2:	69fb      	ldr	r3, [r7, #28]
 800c2d4:	699a      	ldr	r2, [r3, #24]
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	3382      	adds	r3, #130	; 0x82
 800c2da:	4610      	mov	r0, r2
 800c2dc:	4619      	mov	r1, r3
 800c2de:	2246      	movs	r2, #70	; 0x46
 800c2e0:	f004 ff06 	bl	80110f0 <memcpy>
 800c2e4:	e008      	b.n	800c2f8 <prvTCPBufferResize+0xb8>
		}
	}
	else
	{
		/* xResize is false, the network buffer provided was big enough. */
		pxReturn = pxNetworkBuffer;
 800c2e6:	68bb      	ldr	r3, [r7, #8]
 800c2e8:	61fb      	str	r3, [r7, #28]

		/* Thanks to Andrey Ivanov from swissEmbedded for reporting that the
		xDataLength member must get the correct length too! */
		pxNetworkBuffer->xDataLength = ( size_t ) ( ipSIZE_OF_ETH_HEADER + ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + uxOptionsLength ) + ( size_t ) lDataLen;
 800c2ea:	687a      	ldr	r2, [r7, #4]
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	4413      	add	r3, r2
 800c2f0:	f103 0236 	add.w	r2, r3, #54	; 0x36
 800c2f4:	68bb      	ldr	r3, [r7, #8]
 800c2f6:	61da      	str	r2, [r3, #28]
	}

	return pxReturn;
 800c2f8:	69fb      	ldr	r3, [r7, #28]
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	3720      	adds	r7, #32
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}
 800c302:	bf00      	nop
 800c304:	080146f4 	.word	0x080146f4

0800c308 <prvTCPPrepareSend>:

/*
 * Prepare an outgoing message, in case anything has to be sent.
 */
static int32_t prvTCPPrepareSend( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t **ppxNetworkBuffer, UBaseType_t uxOptionsLength )
{
 800c308:	b590      	push	{r4, r7, lr}
 800c30a:	b093      	sub	sp, #76	; 0x4c
 800c30c:	af02      	add	r7, sp, #8
 800c30e:	60f8      	str	r0, [r7, #12]
 800c310:	60b9      	str	r1, [r7, #8]
 800c312:	607a      	str	r2, [r7, #4]
uint32_t ulDataGot, ulDistance;
TCPWindow_t *pxTCPWindow;
NetworkBufferDescriptor_t *pxNewBuffer;
int32_t lStreamPos;

	if( ( *ppxNetworkBuffer ) != NULL )
 800c314:	68bb      	ldr	r3, [r7, #8]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d004      	beq.n	800c326 <prvTCPPrepareSend+0x1e>
	{
		/* A network buffer descriptor was already supplied */
		pucEthernetBuffer = ( *ppxNetworkBuffer )->pucEthernetBuffer;
 800c31c:	68bb      	ldr	r3, [r7, #8]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	699b      	ldr	r3, [r3, #24]
 800c322:	63bb      	str	r3, [r7, #56]	; 0x38
 800c324:	e002      	b.n	800c32c <prvTCPPrepareSend+0x24>
	}
	else
	{
		/* For now let it point to the last packet header */
		pucEthernetBuffer = pxSocket->u.xTCP.xPacket.u.ucLastPacket;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	3382      	adds	r3, #130	; 0x82
 800c32a:	63bb      	str	r3, [r7, #56]	; 0x38
	}

	pxTCPPacket = ( TCPPacket_t * ) ( pucEthernetBuffer );
 800c32c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c32e:	637b      	str	r3, [r7, #52]	; 0x34
	pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	33dc      	adds	r3, #220	; 0xdc
 800c334:	62fb      	str	r3, [r7, #44]	; 0x2c
	lDataLen = 0;
 800c336:	2300      	movs	r3, #0
 800c338:	63fb      	str	r3, [r7, #60]	; 0x3c
	lStreamPos = 0;
 800c33a:	2300      	movs	r3, #0
 800c33c:	613b      	str	r3, [r7, #16]
	pxTCPPacket->xTCPHeader.ucTCPFlags |= ipTCP_FLAG_ACK;
 800c33e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c340:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c344:	f043 0310 	orr.w	r3, r3, #16
 800c348:	b2da      	uxtb	r2, r3
 800c34a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c34c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	if( pxSocket->u.xTCP.txStream != NULL )
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c354:	2b00      	cmp	r3, #0
 800c356:	d07f      	beq.n	800c458 <prvTCPPrepareSend+0x150>
	{
		/* ulTCPWindowTxGet will return the amount of data which may be sent
		along with the position in the txStream.
		Why check for MSS > 1 ?
		Because some TCP-stacks (like uIP) use it for flow-control. */
		if( pxSocket->u.xTCP.usCurMSS > 1u )
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800c35e:	2b01      	cmp	r3, #1
 800c360:	d90b      	bls.n	800c37a <prvTCPPrepareSend+0x72>
		{
			lDataLen = ( int32_t ) ulTCPWindowTxGet( pxTCPWindow, pxSocket->u.xTCP.ulWindowSize, &lStreamPos );
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 800c368:	f107 0310 	add.w	r3, r7, #16
 800c36c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c36e:	4611      	mov	r1, r2
 800c370:	461a      	mov	r2, r3
 800c372:	f002 f815 	bl	800e3a0 <ulTCPWindowTxGet>
 800c376:	4603      	mov	r3, r0
 800c378:	63fb      	str	r3, [r7, #60]	; 0x3c
		}

		if( lDataLen > 0 )
 800c37a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	dd6b      	ble.n	800c458 <prvTCPPrepareSend+0x150>
		{
			/* Check if the current network buffer is big enough, if not,
			resize it. */
			pxNewBuffer = prvTCPBufferResize( pxSocket, *ppxNetworkBuffer, lDataLen, uxOptionsLength );
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	68f8      	ldr	r0, [r7, #12]
 800c386:	4619      	mov	r1, r3
 800c388:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	f7ff ff58 	bl	800c240 <prvTCPBufferResize>
 800c390:	62b8      	str	r0, [r7, #40]	; 0x28

			if( pxNewBuffer != NULL )
 800c392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c394:	2b00      	cmp	r3, #0
 800c396:	d05c      	beq.n	800c452 <prvTCPPrepareSend+0x14a>
			{
				*ppxNetworkBuffer = pxNewBuffer;
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c39c:	601a      	str	r2, [r3, #0]
				pucEthernetBuffer = pxNewBuffer->pucEthernetBuffer;
 800c39e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3a0:	699b      	ldr	r3, [r3, #24]
 800c3a2:	63bb      	str	r3, [r7, #56]	; 0x38
				pxTCPPacket = ( TCPPacket_t * ) ( pucEthernetBuffer );
 800c3a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3a6:	637b      	str	r3, [r7, #52]	; 0x34

				pucSendData = pucEthernetBuffer + ipSIZE_OF_ETH_HEADER + ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	3336      	adds	r3, #54	; 0x36
 800c3ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c3ae:	4413      	add	r3, r2
 800c3b0:	627b      	str	r3, [r7, #36]	; 0x24

				/* Translate the position in txStream to an offset from the tail
				marker. */
				uxOffset = uxStreamBufferDistance( pxSocket->u.xTCP.txStream, pxSocket->u.xTCP.txStream->uxTail, ( size_t ) lStreamPos );
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	6939      	ldr	r1, [r7, #16]
 800c3be:	460c      	mov	r4, r1
 800c3c0:	4610      	mov	r0, r2
 800c3c2:	4619      	mov	r1, r3
 800c3c4:	4622      	mov	r2, r4
 800c3c6:	f7fe fff3 	bl	800b3b0 <uxStreamBufferDistance>
 800c3ca:	6238      	str	r0, [r7, #32]

				/* Here data is copied from the txStream in 'peek' mode.  Only
				when the packets are acked, the tail marker will be updated. */
				ulDataGot = ( uint32_t ) uxStreamBufferGet( pxSocket->u.xTCP.txStream, uxOffset, pucSendData, ( size_t ) lDataLen, pdTRUE );
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800c3d0:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 800c3d2:	2301      	movs	r3, #1
 800c3d4:	9300      	str	r3, [sp, #0]
 800c3d6:	4610      	mov	r0, r2
 800c3d8:	6a39      	ldr	r1, [r7, #32]
 800c3da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c3dc:	4623      	mov	r3, r4
 800c3de:	f002 fb37 	bl	800ea50 <uxStreamBufferGet>
 800c3e2:	61f8      	str	r0, [r7, #28]
				}
				#endif

				/* If the owner of the socket requests a closure, add the FIN
				flag to the last packet. */
				if( ( pxSocket->u.xTCP.bits.bCloseRequested != pdFALSE_UNSIGNED ) && ( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED ) )
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c3ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3ee:	b2db      	uxtb	r3, r3
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d031      	beq.n	800c458 <prvTCPPrepareSend+0x150>
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c3fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3fe:	b2db      	uxtb	r3, r3
 800c400:	2b00      	cmp	r3, #0
 800c402:	d129      	bne.n	800c458 <prvTCPPrepareSend+0x150>
				{
					ulDistance = ( uint32_t ) uxStreamBufferDistance( pxSocket->u.xTCP.txStream, ( size_t ) lStreamPos, pxSocket->u.xTCP.txStream->uxHead );
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800c408:	693b      	ldr	r3, [r7, #16]
 800c40a:	4619      	mov	r1, r3
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c410:	689b      	ldr	r3, [r3, #8]
 800c412:	4610      	mov	r0, r2
 800c414:	461a      	mov	r2, r3
 800c416:	f7fe ffcb 	bl	800b3b0 <uxStreamBufferDistance>
 800c41a:	61b8      	str	r0, [r7, #24]

					if( ulDistance == ulDataGot )
 800c41c:	69ba      	ldr	r2, [r7, #24]
 800c41e:	69fb      	ldr	r3, [r7, #28]
 800c420:	429a      	cmp	r2, r3
 800c422:	d119      	bne.n	800c458 <prvTCPPrepareSend+0x150>
						}
						#endif
						/* Although the socket sends a FIN, it will stay in
						ESTABLISHED until all current data has been received or
						delivered. */
						pxTCPPacket->xTCPHeader.ucTCPFlags |= ipTCP_FLAG_FIN;
 800c424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c426:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c42a:	f043 0301 	orr.w	r3, r3, #1
 800c42e:	b2da      	uxtb	r2, r3
 800c430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c432:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->ulOurSequenceNumber + ( uint32_t ) lDataLen;
 800c436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c43a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c43c:	441a      	add	r2, r3
 800c43e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c440:	625a      	str	r2, [r3, #36]	; 0x24
						pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 800c442:	68fa      	ldr	r2, [r7, #12]
 800c444:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800c448:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c44c:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
 800c450:	e002      	b.n	800c458 <prvTCPPrepareSend+0x150>
					}
				}
			}
			else
			{
				lDataLen = -1;
 800c452:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c456:	63fb      	str	r3, [r7, #60]	; 0x3c
			}
		}
	}

	if( ( lDataLen >= 0 ) && ( pxSocket->u.xTCP.ucTCPState == eESTABLISHED ) )
 800c458:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	db7e      	blt.n	800c55c <prvTCPPrepareSend+0x254>
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800c464:	2b05      	cmp	r3, #5
 800c466:	d179      	bne.n	800c55c <prvTCPPrepareSend+0x254>
	{
		/* See if the socket owner wants to shutdown this connection. */
		if( ( pxSocket->u.xTCP.bits.bUserShutdown != pdFALSE_UNSIGNED ) &&
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c46e:	f003 0320 	and.w	r3, r3, #32
 800c472:	b2db      	uxtb	r3, r3
 800c474:	2b00      	cmp	r3, #0
 800c476:	d02b      	beq.n	800c4d0 <prvTCPPrepareSend+0x1c8>
			( xTCPWindowTxDone( pxTCPWindow ) != pdFALSE ) )
 800c478:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c47a:	f001 fed9 	bl	800e230 <xTCPWindowTxDone>
 800c47e:	4603      	mov	r3, r0
	}

	if( ( lDataLen >= 0 ) && ( pxSocket->u.xTCP.ucTCPState == eESTABLISHED ) )
	{
		/* See if the socket owner wants to shutdown this connection. */
		if( ( pxSocket->u.xTCP.bits.bUserShutdown != pdFALSE_UNSIGNED ) &&
 800c480:	2b00      	cmp	r3, #0
 800c482:	d025      	beq.n	800c4d0 <prvTCPPrepareSend+0x1c8>
			( xTCPWindowTxDone( pxTCPWindow ) != pdFALSE ) )
		{
			pxSocket->u.xTCP.bits.bUserShutdown = pdFALSE_UNSIGNED;
 800c484:	68fa      	ldr	r2, [r7, #12]
 800c486:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800c48a:	f36f 1345 	bfc	r3, #5, #1
 800c48e:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
			pxTCPPacket->xTCPHeader.ucTCPFlags |= ipTCP_FLAG_FIN;
 800c492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c494:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c498:	f043 0301 	orr.w	r3, r3, #1
 800c49c:	b2da      	uxtb	r2, r3
 800c49e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4a0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
			pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 800c4a4:	68fa      	ldr	r2, [r7, #12]
 800c4a6:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800c4aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4ae:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
			pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800c4b2:	68fa      	ldr	r2, [r7, #12]
 800c4b4:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800c4b8:	f043 0301 	orr.w	r3, r3, #1
 800c4bc:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
			pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800c4c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4c2:	6a1a      	ldr	r2, [r3, #32]
 800c4c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4c6:	625a      	str	r2, [r3, #36]	; 0x24
			vTCPStateChange( pxSocket, eFIN_WAIT_1 );
 800c4c8:	68f8      	ldr	r0, [r7, #12]
 800c4ca:	2106      	movs	r1, #6
 800c4cc:	f7ff fdde 	bl	800c08c <vTCPStateChange>
		}

		#if( ipconfigTCP_KEEP_ALIVE != 0 )
		{
			if( pxSocket->u.xTCP.ucKeepRepCount > 3u )
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800c4d6:	2b03      	cmp	r3, #3
 800c4d8:	d906      	bls.n	800c4e8 <prvTCPPrepareSend+0x1e0>
			{
				FreeRTOS_debug_printf( ( "keep-alive: giving up %lxip:%u\n",
					pxSocket->u.xTCP.ulRemoteIP,			/* IP address of remote machine. */
					pxSocket->u.xTCP.usRemotePort ) );	/* Port on remote machine. */
				vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800c4da:	68f8      	ldr	r0, [r7, #12]
 800c4dc:	2108      	movs	r1, #8
 800c4de:	f7ff fdd5 	bl	800c08c <vTCPStateChange>
				lDataLen = -1;
 800c4e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c4e6:	63fb      	str	r3, [r7, #60]	; 0x3c
			}
			if( ( lDataLen == 0 ) && ( pxSocket->u.xTCP.bits.bWinChange == pdFALSE_UNSIGNED ) )
 800c4e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d136      	bne.n	800c55c <prvTCPPrepareSend+0x254>
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c4f4:	f003 0301 	and.w	r3, r3, #1
 800c4f8:	b2db      	uxtb	r3, r3
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d12e      	bne.n	800c55c <prvTCPPrepareSend+0x254>
			{
				/* If there is no data to be sent, and no window-update message,
				we might want to send a keep-alive message. */
				TickType_t xAge = xTaskGetTickCount( ) - pxSocket->u.xTCP.xLastAliveTime;
 800c4fe:	f7fa f85b 	bl	80065b8 <xTaskGetTickCount>
 800c502:	4602      	mov	r2, r0
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c508:	1ad3      	subs	r3, r2, r3
 800c50a:	617b      	str	r3, [r7, #20]
				TickType_t xMax;
				xMax = ( ( TickType_t ) ipconfigTCP_KEEP_ALIVE_INTERVAL * configTICK_RATE_HZ );
 800c50c:	f644 6320 	movw	r3, #20000	; 0x4e20
 800c510:	633b      	str	r3, [r7, #48]	; 0x30
				if( pxSocket->u.xTCP.ucKeepRepCount )
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d002      	beq.n	800c522 <prvTCPPrepareSend+0x21a>
				{
					xMax = ( 3u * configTICK_RATE_HZ );
 800c51c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800c520:	633b      	str	r3, [r7, #48]	; 0x30
				}
				if( xAge > xMax )
 800c522:	697a      	ldr	r2, [r7, #20]
 800c524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c526:	429a      	cmp	r2, r3
 800c528:	d918      	bls.n	800c55c <prvTCPPrepareSend+0x254>
				{
					pxSocket->u.xTCP.xLastAliveTime = xTaskGetTickCount( );
 800c52a:	f7fa f845 	bl	80065b8 <xTaskGetTickCount>
 800c52e:	4602      	mov	r2, r0
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	65da      	str	r2, [r3, #92]	; 0x5c
					if( xTCPWindowLoggingLevel )
						FreeRTOS_debug_printf( ( "keep-alive: %lxip:%u count %u\n",
							pxSocket->u.xTCP.ulRemoteIP,
							pxSocket->u.xTCP.usRemotePort,
							pxSocket->u.xTCP.ucKeepRepCount ) );
					pxSocket->u.xTCP.bits.bSendKeepAlive = pdTRUE_UNSIGNED;
 800c534:	68fa      	ldr	r2, [r7, #12]
 800c536:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800c53a:	f043 0302 	orr.w	r3, r3, #2
 800c53e:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
					pxSocket->u.xTCP.usTimeout = ( ( uint16_t ) pdMS_TO_TICKS( 2500 ) );
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800c548:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
					pxSocket->u.xTCP.ucKeepRepCount++;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800c552:	3301      	adds	r3, #1
 800c554:	b2da      	uxtb	r2, r3
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		#endif /* ipconfigTCP_KEEP_ALIVE */
	}

	/* Anything to send, a change of the advertised window size, or maybe send a
	keep-alive message? */
	if( ( lDataLen > 0 ) ||
 800c55c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c55e:	2b00      	cmp	r3, #0
 800c560:	dc0f      	bgt.n	800c582 <prvTCPPrepareSend+0x27a>
		( pxSocket->u.xTCP.bits.bWinChange != pdFALSE_UNSIGNED ) ||
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c568:	f003 0301 	and.w	r3, r3, #1
 800c56c:	b2db      	uxtb	r3, r3
		#endif /* ipconfigTCP_KEEP_ALIVE */
	}

	/* Anything to send, a change of the advertised window size, or maybe send a
	keep-alive message? */
	if( ( lDataLen > 0 ) ||
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d107      	bne.n	800c582 <prvTCPPrepareSend+0x27a>
		( pxSocket->u.xTCP.bits.bWinChange != pdFALSE_UNSIGNED ) ||
		( pxSocket->u.xTCP.bits.bSendKeepAlive != pdFALSE_UNSIGNED ) )
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c578:	f003 0302 	and.w	r3, r3, #2
 800c57c:	b2db      	uxtb	r3, r3
	}

	/* Anything to send, a change of the advertised window size, or maybe send a
	keep-alive message? */
	if( ( lDataLen > 0 ) ||
		( pxSocket->u.xTCP.bits.bWinChange != pdFALSE_UNSIGNED ) ||
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d02b      	beq.n	800c5da <prvTCPPrepareSend+0x2d2>
		( pxSocket->u.xTCP.bits.bSendKeepAlive != pdFALSE_UNSIGNED ) )
	{
		pxTCPPacket->xTCPHeader.ucTCPFlags &= ( ( uint8_t ) ~ipTCP_FLAG_PSH );
 800c582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c584:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c588:	f023 0308 	bic.w	r3, r3, #8
 800c58c:	b2da      	uxtb	r2, r3
 800c58e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c590:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		pxTCPPacket->xTCPHeader.ucTCPOffset = ( uint8_t )( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	b2db      	uxtb	r3, r3
 800c598:	3314      	adds	r3, #20
 800c59a:	b2db      	uxtb	r3, r3
 800c59c:	009b      	lsls	r3, r3, #2
 800c59e:	b2da      	uxtb	r2, r3
 800c5a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5a2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

		pxTCPPacket->xTCPHeader.ucTCPFlags |= ( uint8_t ) ipTCP_FLAG_ACK;
 800c5a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5a8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c5ac:	f043 0310 	orr.w	r3, r3, #16
 800c5b0:	b2da      	uxtb	r2, r3
 800c5b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5b4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

		if( lDataLen != 0l )
 800c5b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d008      	beq.n	800c5d0 <prvTCPPrepareSend+0x2c8>
		{
			pxTCPPacket->xTCPHeader.ucTCPFlags |= ( uint8_t ) ipTCP_FLAG_PSH;
 800c5be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5c0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c5c4:	f043 0308 	orr.w	r3, r3, #8
 800c5c8:	b2da      	uxtb	r2, r3
 800c5ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5cc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				}
			}
		}
		#endif

		lDataLen += ( int32_t ) ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + uxOptionsLength );
 800c5d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	4413      	add	r3, r2
 800c5d6:	3328      	adds	r3, #40	; 0x28
 800c5d8:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	return lDataLen;
 800c5da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c5dc:	4618      	mov	r0, r3
 800c5de:	3744      	adds	r7, #68	; 0x44
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	bd90      	pop	{r4, r7, pc}

0800c5e4 <prvTCPNextTimeout>:

/*
 * Calculate after how much time this socket needs to be checked again.
 */
static TickType_t prvTCPNextTimeout ( FreeRTOS_Socket_t *pxSocket )
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b084      	sub	sp, #16
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
TickType_t ulDelayMs = ( TickType_t ) 20000;
 800c5ec:	f644 6320 	movw	r3, #20000	; 0x4e20
 800c5f0:	60bb      	str	r3, [r7, #8]

	if( pxSocket->u.xTCP.ucTCPState == eCONNECT_SYN )
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800c5f8:	2b02      	cmp	r3, #2
 800c5fa:	d135      	bne.n	800c668 <prvTCPNextTimeout+0x84>
	{
		/* The socket is actively connecting to a peer. */
		if( pxSocket->u.xTCP.bits.bConnPrepared )
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c602:	f003 0308 	and.w	r3, r3, #8
 800c606:	b2db      	uxtb	r3, r3
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d012      	beq.n	800c632 <prvTCPNextTimeout+0x4e>
		{
			/* Ethernet address has been found, use progressive timeout for
			active connect(). */
			if( pxSocket->u.xTCP.ucRepCount < 3u )
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c612:	2b02      	cmp	r3, #2
 800c614:	d809      	bhi.n	800c62a <prvTCPNextTimeout+0x46>
			{
				ulDelayMs = ( 3000UL << ( pxSocket->u.xTCP.ucRepCount - 1u ) );
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c61c:	3b01      	subs	r3, #1
 800c61e:	461a      	mov	r2, r3
 800c620:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800c624:	4093      	lsls	r3, r2
 800c626:	60bb      	str	r3, [r7, #8]
 800c628:	e006      	b.n	800c638 <prvTCPNextTimeout+0x54>
			}
			else
			{
				ulDelayMs = 11000UL;
 800c62a:	f642 23f8 	movw	r3, #11000	; 0x2af8
 800c62e:	60bb      	str	r3, [r7, #8]
 800c630:	e002      	b.n	800c638 <prvTCPNextTimeout+0x54>
			}
		}
		else
		{
			/* Still in the ARP phase: check every half second. */
			ulDelayMs = 500UL;
 800c632:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800c636:	60bb      	str	r3, [r7, #8]
		}

		FreeRTOS_debug_printf( ( "Connect[%lxip:%u]: next timeout %u: %lu ms\n",
			pxSocket->u.xTCP.ulRemoteIP, pxSocket->u.xTCP.usRemotePort,
			pxSocket->u.xTCP.ucRepCount, ulDelayMs ) );
		pxSocket->u.xTCP.usTimeout = ( uint16_t )pdMS_TO_MIN_TICKS( ulDelayMs );
 800c638:	68bb      	ldr	r3, [r7, #8]
 800c63a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c63e:	fb02 f303 	mul.w	r3, r2, r3
 800c642:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c646:	d30a      	bcc.n	800c65e <prvTCPNextTimeout+0x7a>
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c64e:	fb02 f303 	mul.w	r3, r2, r3
 800c652:	4a23      	ldr	r2, [pc, #140]	; (800c6e0 <prvTCPNextTimeout+0xfc>)
 800c654:	fba2 2303 	umull	r2, r3, r2, r3
 800c658:	099b      	lsrs	r3, r3, #6
 800c65a:	b29a      	uxth	r2, r3
 800c65c:	e000      	b.n	800c660 <prvTCPNextTimeout+0x7c>
 800c65e:	2201      	movs	r2, #1
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800c666:	e034      	b.n	800c6d2 <prvTCPNextTimeout+0xee>
	}
	else if( pxSocket->u.xTCP.usTimeout == 0u )
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d12f      	bne.n	800c6d2 <prvTCPNextTimeout+0xee>
	{
		/* Let the sliding window mechanism decide what time-out is appropriate. */
		BaseType_t xResult = xTCPWindowTxHasData( &pxSocket->u.xTCP.xTCPWindow, pxSocket->u.xTCP.ulWindowSize, &ulDelayMs );
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	f103 01dc 	add.w	r1, r3, #220	; 0xdc
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 800c67e:	f107 0308 	add.w	r3, r7, #8
 800c682:	4608      	mov	r0, r1
 800c684:	4611      	mov	r1, r2
 800c686:	461a      	mov	r2, r3
 800c688:	f001 fe2a 	bl	800e2e0 <xTCPWindowTxHasData>
 800c68c:	60f8      	str	r0, [r7, #12]
		if( ulDelayMs == 0u )
 800c68e:	68bb      	ldr	r3, [r7, #8]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d107      	bne.n	800c6a4 <prvTCPNextTimeout+0xc0>
		{
			ulDelayMs = xResult ? 1UL : 20000UL;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d001      	beq.n	800c69e <prvTCPNextTimeout+0xba>
 800c69a:	2301      	movs	r3, #1
 800c69c:	e001      	b.n	800c6a2 <prvTCPNextTimeout+0xbe>
 800c69e:	f644 6320 	movw	r3, #20000	; 0x4e20
 800c6a2:	60bb      	str	r3, [r7, #8]
		}
		else
		{
			/* ulDelayMs contains the time to wait before a re-transmission. */
		}
		pxSocket->u.xTCP.usTimeout = ( uint16_t )pdMS_TO_MIN_TICKS( ulDelayMs );
 800c6a4:	68bb      	ldr	r3, [r7, #8]
 800c6a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c6aa:	fb02 f303 	mul.w	r3, r2, r3
 800c6ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c6b2:	d30a      	bcc.n	800c6ca <prvTCPNextTimeout+0xe6>
 800c6b4:	68bb      	ldr	r3, [r7, #8]
 800c6b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c6ba:	fb02 f303 	mul.w	r3, r2, r3
 800c6be:	4a08      	ldr	r2, [pc, #32]	; (800c6e0 <prvTCPNextTimeout+0xfc>)
 800c6c0:	fba2 2303 	umull	r2, r3, r2, r3
 800c6c4:	099b      	lsrs	r3, r3, #6
 800c6c6:	b29a      	uxth	r2, r3
 800c6c8:	e000      	b.n	800c6cc <prvTCPNextTimeout+0xe8>
 800c6ca:	2201      	movs	r2, #1
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
		/* field '.usTimeout' has already been set (by the
		keep-alive/delayed-ACK mechanism). */
	}

	/* Return the number of clock ticks before the timer expires. */
	return ( TickType_t ) pxSocket->u.xTCP.usTimeout;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3710      	adds	r7, #16
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}
 800c6e0:	10624dd3 	.word	0x10624dd3

0800c6e4 <prvTCPAddTxData>:
/*-----------------------------------------------------------*/

static void prvTCPAddTxData( FreeRTOS_Socket_t *pxSocket )
{
 800c6e4:	b590      	push	{r4, r7, lr}
 800c6e6:	b085      	sub	sp, #20
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
	the sliding window.

	uxStreamBufferMidSpace() returns the distance between rxHead and rxMid.  It contains new
	Tx data which has not been passed to the sliding window yet.  The oldest
	data not-yet-confirmed can be found at rxTail. */
	lLength = ( int32_t ) uxStreamBufferMidSpace( pxSocket->u.xTCP.txStream );
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c6f0:	4618      	mov	r0, r3
 800c6f2:	f7fe fea3 	bl	800b43c <uxStreamBufferMidSpace>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	60fb      	str	r3, [r7, #12]

	if( lLength > 0 )
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	dd1a      	ble.n	800c736 <prvTCPAddTxData+0x52>
		window manager, so it can start transmitting them.

		Hand over the new data to the sliding window handler.  It will be
		split-up in chunks of 1460 bytes each (or less, depending on
		ipconfigTCP_MSS). */
		lCount = lTCPWindowTxAdd(	&pxSocket->u.xTCP.xTCPWindow,
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f103 01dc 	add.w	r1, r3, #220	; 0xdc
 800c706:	68fa      	ldr	r2, [r7, #12]
								( uint32_t ) lLength,
								( int32_t ) pxSocket->u.xTCP.txStream->uxMid,
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c70c:	685b      	ldr	r3, [r3, #4]
		window manager, so it can start transmitting them.

		Hand over the new data to the sliding window handler.  It will be
		split-up in chunks of 1460 bytes each (or less, depending on
		ipconfigTCP_MSS). */
		lCount = lTCPWindowTxAdd(	&pxSocket->u.xTCP.xTCPWindow,
 800c70e:	461c      	mov	r4, r3
								( uint32_t ) lLength,
								( int32_t ) pxSocket->u.xTCP.txStream->uxMid,
								( int32_t ) pxSocket->u.xTCP.txStream->LENGTH );
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c714:	691b      	ldr	r3, [r3, #16]
		window manager, so it can start transmitting them.

		Hand over the new data to the sliding window handler.  It will be
		split-up in chunks of 1460 bytes each (or less, depending on
		ipconfigTCP_MSS). */
		lCount = lTCPWindowTxAdd(	&pxSocket->u.xTCP.xTCPWindow,
 800c716:	4608      	mov	r0, r1
 800c718:	4611      	mov	r1, r2
 800c71a:	4622      	mov	r2, r4
 800c71c:	f001 fcd6 	bl	800e0cc <lTCPWindowTxAdd>
 800c720:	60b8      	str	r0, [r7, #8]
								( uint32_t ) lLength,
								( int32_t ) pxSocket->u.xTCP.txStream->uxMid,
								( int32_t ) pxSocket->u.xTCP.txStream->LENGTH );

		/* Move the rxMid pointer forward up to rxHead. */
		if( lCount > 0 )
 800c722:	68bb      	ldr	r3, [r7, #8]
 800c724:	2b00      	cmp	r3, #0
 800c726:	dd06      	ble.n	800c736 <prvTCPAddTxData+0x52>
		{
			vStreamBufferMoveMid( pxSocket->u.xTCP.txStream, ( size_t ) lCount );
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800c72c:	68bb      	ldr	r3, [r7, #8]
 800c72e:	4610      	mov	r0, r2
 800c730:	4619      	mov	r1, r3
 800c732:	f7fe fe97 	bl	800b464 <vStreamBufferMoveMid>
		}
	}
}
 800c736:	3714      	adds	r7, #20
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd90      	pop	{r4, r7, pc}

0800c73c <prvTCPHandleFin>:
 * Or when the socket has sent a FIN flag to the peer
 * Before being called, it has been checked that both reception and transmission
 * are complete.
 */
static BaseType_t prvTCPHandleFin( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t *pxNetworkBuffer )
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b088      	sub	sp, #32
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
 800c744:	6039      	str	r1, [r7, #0]
TCPPacket_t *pxTCPPacket = ( TCPPacket_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	699b      	ldr	r3, [r3, #24]
 800c74a:	61bb      	str	r3, [r7, #24]
TCPHeader_t *pxTCPHeader = &pxTCPPacket->xTCPHeader;
 800c74c:	69bb      	ldr	r3, [r7, #24]
 800c74e:	3322      	adds	r3, #34	; 0x22
 800c750:	617b      	str	r3, [r7, #20]
uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800c752:	697b      	ldr	r3, [r7, #20]
 800c754:	7b5b      	ldrb	r3, [r3, #13]
 800c756:	74fb      	strb	r3, [r7, #19]
TCPWindow_t *pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	33dc      	adds	r3, #220	; 0xdc
 800c75c:	60fb      	str	r3, [r7, #12]
BaseType_t xSendLength = 0;
 800c75e:	2300      	movs	r3, #0
 800c760:	61fb      	str	r3, [r7, #28]
uint32_t ulAckNr = FreeRTOS_ntohl( pxTCPHeader->ulAckNr );
 800c762:	697b      	ldr	r3, [r7, #20]
 800c764:	689b      	ldr	r3, [r3, #8]
 800c766:	061a      	lsls	r2, r3, #24
 800c768:	697b      	ldr	r3, [r7, #20]
 800c76a:	689b      	ldr	r3, [r3, #8]
 800c76c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c770:	021b      	lsls	r3, r3, #8
 800c772:	431a      	orrs	r2, r3
 800c774:	697b      	ldr	r3, [r7, #20]
 800c776:	689b      	ldr	r3, [r3, #8]
 800c778:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c77c:	0a1b      	lsrs	r3, r3, #8
 800c77e:	431a      	orrs	r2, r3
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	689b      	ldr	r3, [r3, #8]
 800c784:	0e1b      	lsrs	r3, r3, #24
 800c786:	4313      	orrs	r3, r2
 800c788:	60bb      	str	r3, [r7, #8]

	if( ( ucTCPFlags & ipTCP_FLAG_FIN ) != 0u )
 800c78a:	7cfb      	ldrb	r3, [r7, #19]
 800c78c:	f003 0301 	and.w	r3, r3, #1
 800c790:	2b00      	cmp	r3, #0
 800c792:	d004      	beq.n	800c79e <prvTCPHandleFin+0x62>
	{
		pxTCPWindow->rx.ulCurrentSequenceNumber = pxTCPWindow->rx.ulFINSequenceNumber + 1u;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	695b      	ldr	r3, [r3, #20]
 800c798:	1c5a      	adds	r2, r3, #1
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	611a      	str	r2, [r3, #16]
	}
	if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c7a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7a8:	b2db      	uxtb	r3, r3
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d10b      	bne.n	800c7c6 <prvTCPHandleFin+0x8a>
	{
		/* We haven't yet replied with a FIN, do so now. */
		pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	6a1a      	ldr	r2, [r3, #32]
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	625a      	str	r2, [r3, #36]	; 0x24
		pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 800c7b6:	687a      	ldr	r2, [r7, #4]
 800c7b8:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800c7bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c7c0:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
 800c7c4:	e00c      	b.n	800c7e0 <prvTCPHandleFin+0xa4>
	}
	else
	{
		/* We did send a FIN already, see if it's ACK'd. */
		if( ulAckNr == pxTCPWindow->tx.ulFINSequenceNumber + 1u )
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7ca:	1c5a      	adds	r2, r3, #1
 800c7cc:	68bb      	ldr	r3, [r7, #8]
 800c7ce:	429a      	cmp	r2, r3
 800c7d0:	d106      	bne.n	800c7e0 <prvTCPHandleFin+0xa4>
		{
			pxSocket->u.xTCP.bits.bFinAcked = pdTRUE_UNSIGNED;
 800c7d2:	687a      	ldr	r2, [r7, #4]
 800c7d4:	f892 3042 	ldrb.w	r3, [r2, #66]	; 0x42
 800c7d8:	f043 0301 	orr.w	r3, r3, #1
 800c7dc:	f882 3042 	strb.w	r3, [r2, #66]	; 0x42
		}
	}

	if( pxSocket->u.xTCP.bits.bFinAcked == pdFALSE_UNSIGNED )
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c7e6:	f003 0301 	and.w	r3, r3, #1
 800c7ea:	b2db      	uxtb	r3, r3
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d10b      	bne.n	800c808 <prvTCPHandleFin+0xcc>
	{
		pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	621a      	str	r2, [r3, #32]
		pxTCPHeader->ucTCPFlags = ipTCP_FLAG_ACK | ipTCP_FLAG_FIN;
 800c7f8:	697b      	ldr	r3, [r7, #20]
 800c7fa:	2211      	movs	r2, #17
 800c7fc:	735a      	strb	r2, [r3, #13]

		/* And wait for the final ACK. */
		vTCPStateChange( pxSocket, eLAST_ACK );
 800c7fe:	6878      	ldr	r0, [r7, #4]
 800c800:	210a      	movs	r1, #10
 800c802:	f7ff fc43 	bl	800c08c <vTCPStateChange>
 800c806:	e023      	b.n	800c850 <prvTCPHandleFin+0x114>
	}
	else
	{
		/* Our FIN has been ACK'd, the outgoing sequence number is now fixed. */
		pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber + 1u;
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c80c:	1c5a      	adds	r2, r3, #1
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	621a      	str	r2, [r3, #32]
		if( pxSocket->u.xTCP.bits.bFinRecv == pdFALSE_UNSIGNED )
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c818:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c81c:	b2db      	uxtb	r3, r3
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d103      	bne.n	800c82a <prvTCPHandleFin+0xee>
		{
			/* We have sent out a FIN but the peer hasn't replied with a FIN
			yet. Do nothing for the moment. */
			pxTCPHeader->ucTCPFlags = 0u;
 800c822:	697b      	ldr	r3, [r7, #20]
 800c824:	2200      	movs	r2, #0
 800c826:	735a      	strb	r2, [r3, #13]
 800c828:	e012      	b.n	800c850 <prvTCPHandleFin+0x114>
		}
		else
		{
			if( pxSocket->u.xTCP.bits.bFinLast == pdFALSE_UNSIGNED )
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c830:	f003 0302 	and.w	r3, r3, #2
 800c834:	b2db      	uxtb	r3, r3
 800c836:	2b00      	cmp	r3, #0
 800c838:	d103      	bne.n	800c842 <prvTCPHandleFin+0x106>
			{
				/* This is the third of the three-way hand shake: the last
				ACK. */
				pxTCPHeader->ucTCPFlags = ipTCP_FLAG_ACK;
 800c83a:	697b      	ldr	r3, [r7, #20]
 800c83c:	2210      	movs	r2, #16
 800c83e:	735a      	strb	r2, [r3, #13]
 800c840:	e002      	b.n	800c848 <prvTCPHandleFin+0x10c>
			}
			else
			{
				/* The other party started the closure, so we just wait for the
				last ACK. */
				pxTCPHeader->ucTCPFlags = 0u;
 800c842:	697b      	ldr	r3, [r7, #20]
 800c844:	2200      	movs	r2, #0
 800c846:	735a      	strb	r2, [r3, #13]
			}

			/* And wait for the user to close this socket. */
			vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800c848:	6878      	ldr	r0, [r7, #4]
 800c84a:	2108      	movs	r1, #8
 800c84c:	f7ff fc1e 	bl	800c08c <vTCPStateChange>
		}
	}

	pxTCPWindow->ulOurSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	6a1a      	ldr	r2, [r3, #32]
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	62da      	str	r2, [r3, #44]	; 0x2c

	if( pxTCPHeader->ucTCPFlags != 0u )
 800c858:	697b      	ldr	r3, [r7, #20]
 800c85a:	7b5b      	ldrb	r3, [r3, #13]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d004      	beq.n	800c86a <prvTCPHandleFin+0x12e>
	{
		xSendLength = ( BaseType_t ) ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + pxTCPWindow->ucOptionLength );
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c866:	3328      	adds	r3, #40	; 0x28
 800c868:	61fb      	str	r3, [r7, #28]
	}

	pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + pxTCPWindow->ucOptionLength ) << 2 );
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c870:	3314      	adds	r3, #20
 800c872:	b2db      	uxtb	r3, r3
 800c874:	009b      	lsls	r3, r3, #2
 800c876:	b2da      	uxtb	r2, r3
 800c878:	697b      	ldr	r3, [r7, #20]
 800c87a:	731a      	strb	r2, [r3, #12]
			pxTCPWindow->ulNextTxSequenceNumber - pxTCPWindow->tx.ulFirstSequenceNumber,
			pxTCPWindow->ulOurSequenceNumber - pxTCPWindow->tx.ulFirstSequenceNumber,
			pxTCPWindow->rx.ulCurrentSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber ) );
	}

	return xSendLength;
 800c87c:	69fb      	ldr	r3, [r7, #28]
}
 800c87e:	4618      	mov	r0, r3
 800c880:	3720      	adds	r7, #32
 800c882:	46bd      	mov	sp, r7
 800c884:	bd80      	pop	{r7, pc}
 800c886:	bf00      	nop

0800c888 <prvCheckRxData>:
 *
 * The first thing that will be done is find the TCP payload data
 * and check the length of this data.
 */
static BaseType_t prvCheckRxData( NetworkBufferDescriptor_t *pxNetworkBuffer, uint8_t **ppucRecvData )
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b088      	sub	sp, #32
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
 800c890:	6039      	str	r1, [r7, #0]
TCPPacket_t *pxTCPPacket = ( TCPPacket_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	699b      	ldr	r3, [r3, #24]
 800c896:	61bb      	str	r3, [r7, #24]
TCPHeader_t *pxTCPHeader = &( pxTCPPacket->xTCPHeader );
 800c898:	69bb      	ldr	r3, [r7, #24]
 800c89a:	3322      	adds	r3, #34	; 0x22
 800c89c:	617b      	str	r3, [r7, #20]
	node.

	The size of the TCP header is given in a multiple of 4-byte words (single
	byte, needs no ntoh() translation).  A shift-right 2: is the same as
	(offset >> 4) * 4. */
    lTCPHeaderLength = ( BaseType_t ) ( ( pxTCPHeader->ucTCPOffset & VALID_BITS_IN_TCP_OFFSET_BYTE ) >> 2 );
 800c89e:	697b      	ldr	r3, [r7, #20]
 800c8a0:	7b1b      	ldrb	r3, [r3, #12]
 800c8a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c8a6:	089b      	lsrs	r3, r3, #2
 800c8a8:	613b      	str	r3, [r7, #16]

	/* Let pucRecvData point to the first byte received. */
	*ppucRecvData = pxNetworkBuffer->pucEthernetBuffer + ipSIZE_OF_ETH_HEADER + ipSIZE_OF_IPv4_HEADER + lTCPHeaderLength;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	699a      	ldr	r2, [r3, #24]
 800c8ae:	693b      	ldr	r3, [r7, #16]
 800c8b0:	3322      	adds	r3, #34	; 0x22
 800c8b2:	441a      	add	r2, r3
 800c8b4:	683b      	ldr	r3, [r7, #0]
 800c8b6:	601a      	str	r2, [r3, #0]

	/* Calculate lReceiveLength - the length of the TCP data received.  This is
	equal to the total packet length minus:
	( LinkLayer length (14) + IP header length (20) + size of TCP header(20 +) ).*/
	lReceiveLength = ( ( int32_t ) pxNetworkBuffer->xDataLength ) - ( int32_t ) ipSIZE_OF_ETH_HEADER;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	69db      	ldr	r3, [r3, #28]
 800c8bc:	3b0e      	subs	r3, #14
 800c8be:	61fb      	str	r3, [r7, #28]
	lLength =  ( int32_t )FreeRTOS_htons( pxTCPPacket->xIPHeader.usLength );
 800c8c0:	69bb      	ldr	r3, [r7, #24]
 800c8c2:	8a1b      	ldrh	r3, [r3, #16]
 800c8c4:	b29b      	uxth	r3, r3
 800c8c6:	021b      	lsls	r3, r3, #8
 800c8c8:	b29a      	uxth	r2, r3
 800c8ca:	69bb      	ldr	r3, [r7, #24]
 800c8cc:	8a1b      	ldrh	r3, [r3, #16]
 800c8ce:	b29b      	uxth	r3, r3
 800c8d0:	0a1b      	lsrs	r3, r3, #8
 800c8d2:	b29b      	uxth	r3, r3
 800c8d4:	b29b      	uxth	r3, r3
 800c8d6:	4313      	orrs	r3, r2
 800c8d8:	b29b      	uxth	r3, r3
 800c8da:	b29b      	uxth	r3, r3
 800c8dc:	60fb      	str	r3, [r7, #12]

	if( lReceiveLength > lLength )
 800c8de:	69fa      	ldr	r2, [r7, #28]
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	429a      	cmp	r2, r3
 800c8e4:	dd01      	ble.n	800c8ea <prvCheckRxData+0x62>
	{
		/* More bytes were received than the reported length, often because of
		padding bytes at the end. */
		lReceiveLength = lLength;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	61fb      	str	r3, [r7, #28]
	}

	/* Subtract the size of the TCP and IP headers and the actual data size is
	known. */
	if( lReceiveLength > ( lTCPHeaderLength + ( int32_t ) ipSIZE_OF_IPv4_HEADER ) )
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	f103 0214 	add.w	r2, r3, #20
 800c8f0:	69fb      	ldr	r3, [r7, #28]
 800c8f2:	429a      	cmp	r2, r3
 800c8f4:	da07      	bge.n	800c906 <prvCheckRxData+0x7e>
	{
		lReceiveLength -= ( lTCPHeaderLength + ( int32_t ) ipSIZE_OF_IPv4_HEADER );
 800c8f6:	693a      	ldr	r2, [r7, #16]
 800c8f8:	f06f 0313 	mvn.w	r3, #19
 800c8fc:	1a9b      	subs	r3, r3, r2
 800c8fe:	69fa      	ldr	r2, [r7, #28]
 800c900:	4413      	add	r3, r2
 800c902:	61fb      	str	r3, [r7, #28]
 800c904:	e001      	b.n	800c90a <prvCheckRxData+0x82>
	}
	else
	{
		lReceiveLength = 0;
 800c906:	2300      	movs	r3, #0
 800c908:	61fb      	str	r3, [r7, #28]
	This field communicates the current value of the urgent pointer as a
	positive offset from the sequence number in this segment.  The urgent
	pointer points to the sequence number of the octet following the urgent
	data.  This field is only be interpreted in segments with the URG control
	bit set. */
	if( ( pxTCPHeader->ucTCPFlags & ipTCP_FLAG_URG ) != 0u )
 800c90a:	697b      	ldr	r3, [r7, #20]
 800c90c:	7b5b      	ldrb	r3, [r3, #13]
 800c90e:	f003 0320 	and.w	r3, r3, #32
 800c912:	2b00      	cmp	r3, #0
 800c914:	d01c      	beq.n	800c950 <prvCheckRxData+0xc8>
	{
		/* Although we ignore the urgent data, we have to skip it. */
		lUrgentLength = ( int32_t ) FreeRTOS_htons( pxTCPHeader->usUrgent );
 800c916:	697b      	ldr	r3, [r7, #20]
 800c918:	8a5b      	ldrh	r3, [r3, #18]
 800c91a:	b29b      	uxth	r3, r3
 800c91c:	021b      	lsls	r3, r3, #8
 800c91e:	b29a      	uxth	r2, r3
 800c920:	697b      	ldr	r3, [r7, #20]
 800c922:	8a5b      	ldrh	r3, [r3, #18]
 800c924:	b29b      	uxth	r3, r3
 800c926:	0a1b      	lsrs	r3, r3, #8
 800c928:	b29b      	uxth	r3, r3
 800c92a:	b29b      	uxth	r3, r3
 800c92c:	4313      	orrs	r3, r2
 800c92e:	b29b      	uxth	r3, r3
 800c930:	b29b      	uxth	r3, r3
 800c932:	60bb      	str	r3, [r7, #8]
		*ppucRecvData += lUrgentLength;
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	681a      	ldr	r2, [r3, #0]
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	441a      	add	r2, r3
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	601a      	str	r2, [r3, #0]
		lReceiveLength -= FreeRTOS_min_int32( lReceiveLength, lUrgentLength );
 800c940:	69f8      	ldr	r0, [r7, #28]
 800c942:	68b9      	ldr	r1, [r7, #8]
 800c944:	f7fe fcf4 	bl	800b330 <FreeRTOS_min_int32>
 800c948:	4602      	mov	r2, r0
 800c94a:	69fb      	ldr	r3, [r7, #28]
 800c94c:	1a9b      	subs	r3, r3, r2
 800c94e:	61fb      	str	r3, [r7, #28]
	}

	return ( BaseType_t ) lReceiveLength;
 800c950:	69fb      	ldr	r3, [r7, #28]
}
 800c952:	4618      	mov	r0, r3
 800c954:	3720      	adds	r7, #32
 800c956:	46bd      	mov	sp, r7
 800c958:	bd80      	pop	{r7, pc}
 800c95a:	bf00      	nop

0800c95c <prvStoreRxData>:
 * The second thing is to do is check if the payload data may be accepted
 * If so, they will be added to the reception queue.
 */
static BaseType_t prvStoreRxData( FreeRTOS_Socket_t *pxSocket, uint8_t *pucRecvData,
	NetworkBufferDescriptor_t *pxNetworkBuffer, uint32_t ulReceiveLength )
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	b08c      	sub	sp, #48	; 0x30
 800c960:	af00      	add	r7, sp, #0
 800c962:	60f8      	str	r0, [r7, #12]
 800c964:	60b9      	str	r1, [r7, #8]
 800c966:	607a      	str	r2, [r7, #4]
 800c968:	603b      	str	r3, [r7, #0]
TCPPacket_t *pxTCPPacket = ( TCPPacket_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	699b      	ldr	r3, [r3, #24]
 800c96e:	627b      	str	r3, [r7, #36]	; 0x24
TCPHeader_t *pxTCPHeader = &pxTCPPacket->xTCPHeader;
 800c970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c972:	3322      	adds	r3, #34	; 0x22
 800c974:	623b      	str	r3, [r7, #32]
TCPWindow_t *pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	33dc      	adds	r3, #220	; 0xdc
 800c97a:	61fb      	str	r3, [r7, #28]
uint32_t ulSequenceNumber, ulSpace;
int32_t lOffset, lStored;
BaseType_t xResult = 0;
 800c97c:	2300      	movs	r3, #0
 800c97e:	62bb      	str	r3, [r7, #40]	; 0x28

	ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800c980:	6a3b      	ldr	r3, [r7, #32]
 800c982:	685b      	ldr	r3, [r3, #4]
 800c984:	061a      	lsls	r2, r3, #24
 800c986:	6a3b      	ldr	r3, [r7, #32]
 800c988:	685b      	ldr	r3, [r3, #4]
 800c98a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c98e:	021b      	lsls	r3, r3, #8
 800c990:	431a      	orrs	r2, r3
 800c992:	6a3b      	ldr	r3, [r7, #32]
 800c994:	685b      	ldr	r3, [r3, #4]
 800c996:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c99a:	0a1b      	lsrs	r3, r3, #8
 800c99c:	431a      	orrs	r2, r3
 800c99e:	6a3b      	ldr	r3, [r7, #32]
 800c9a0:	685b      	ldr	r3, [r3, #4]
 800c9a2:	0e1b      	lsrs	r3, r3, #24
 800c9a4:	4313      	orrs	r3, r2
 800c9a6:	61bb      	str	r3, [r7, #24]

	if( ( ulReceiveLength > 0u ) && ( pxSocket->u.xTCP.ucTCPState >= eSYN_RECEIVED ) )
 800c9a8:	683b      	ldr	r3, [r7, #0]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d041      	beq.n	800ca32 <prvStoreRxData+0xd6>
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800c9b4:	2b03      	cmp	r3, #3
 800c9b6:	d93c      	bls.n	800ca32 <prvStoreRxData+0xd6>

		If it can't be "accept"ed it may have to be stored and send a selective
		ack (SACK) option to confirm it.  In that case, xTCPWindowRxStore() will be
		called later to store an out-of-order packet (in case lOffset is
		negative). */
		if ( pxSocket->u.xTCP.rxStream )
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d006      	beq.n	800c9ce <prvStoreRxData+0x72>
		{
			ulSpace = ( uint32_t )uxStreamBufferGetSpace ( pxSocket->u.xTCP.rxStream );
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	f7fe fd11 	bl	800b3ec <uxStreamBufferGetSpace>
 800c9ca:	62f8      	str	r0, [r7, #44]	; 0x2c
 800c9cc:	e002      	b.n	800c9d4 <prvStoreRxData+0x78>
		}
		else
		{
			ulSpace = ( uint32_t )pxSocket->u.xTCP.uxRxStreamSize;
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9d2:	62fb      	str	r3, [r7, #44]	; 0x2c
		}

		lOffset = lTCPWindowRxCheck( pxTCPWindow, ulSequenceNumber, ulReceiveLength, ulSpace );
 800c9d4:	69f8      	ldr	r0, [r7, #28]
 800c9d6:	69b9      	ldr	r1, [r7, #24]
 800c9d8:	683a      	ldr	r2, [r7, #0]
 800c9da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9dc:	f001 fa7c 	bl	800ded8 <lTCPWindowRxCheck>
 800c9e0:	6178      	str	r0, [r7, #20]

		if( lOffset >= 0 )
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	db11      	blt.n	800ca0c <prvStoreRxData+0xb0>
		{
			/* New data has arrived and may be made available to the user.  See
			if the head marker in rxStream may be advanced,	only if lOffset == 0.
			In case the low-water mark is reached, bLowWater will be set
			"low-water" here stands for "little space". */
			lStored = lTCPAddRxdata( pxSocket, ( uint32_t ) lOffset, pucRecvData, ulReceiveLength );
 800c9e8:	697b      	ldr	r3, [r7, #20]
 800c9ea:	68f8      	ldr	r0, [r7, #12]
 800c9ec:	4619      	mov	r1, r3
 800c9ee:	68ba      	ldr	r2, [r7, #8]
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	f7fe f87d 	bl	800aaf0 <lTCPAddRxdata>
 800c9f6:	6138      	str	r0, [r7, #16]

			if( lStored != ( int32_t ) ulReceiveLength )
 800c9f8:	683a      	ldr	r2, [r7, #0]
 800c9fa:	693b      	ldr	r3, [r7, #16]
 800c9fc:	429a      	cmp	r2, r3
 800c9fe:	d005      	beq.n	800ca0c <prvStoreRxData+0xb0>
				FreeRTOS_debug_printf( ( "lTCPAddRxdata: stored %ld / %lu bytes??\n", lStored, ulReceiveLength ) );

				/* Received data could not be stored.  The socket's flag
				bMallocError has been set.  The socket now has the status
				eCLOSE_WAIT and a RST packet will be sent back. */
				prvTCPSendReset( pxNetworkBuffer );
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f000 fc2d 	bl	800d260 <prvTCPSendReset>
				xResult = -1;
 800ca06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ca0a:	62bb      	str	r3, [r7, #40]	; 0x28
		#if( ipconfigUSE_TCP_WIN == 1 )
		{
			/* Now lTCPAddRxdata() will move the rxHead pointer forward
			so data becomes available to the user immediately
			In case the low-water mark is reached, bLowWater will be set. */
			if( ( xResult == 0 ) && ( pxTCPWindow->ulUserDataLength > 0 ) )
 800ca0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d10e      	bne.n	800ca30 <prvStoreRxData+0xd4>
 800ca12:	69fb      	ldr	r3, [r7, #28]
 800ca14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d00a      	beq.n	800ca30 <prvStoreRxData+0xd4>
			{
				lTCPAddRxdata( pxSocket, 0ul, NULL, pxTCPWindow->ulUserDataLength );
 800ca1a:	69fb      	ldr	r3, [r7, #28]
 800ca1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca1e:	68f8      	ldr	r0, [r7, #12]
 800ca20:	2100      	movs	r1, #0
 800ca22:	2200      	movs	r2, #0
 800ca24:	f7fe f864 	bl	800aaf0 <lTCPAddRxdata>
				pxTCPWindow->ulUserDataLength = 0;
 800ca28:	69fb      	ldr	r3, [r7, #28]
 800ca2a:	2200      	movs	r2, #0
 800ca2c:	631a      	str	r2, [r3, #48]	; 0x30
		#if( ipconfigUSE_TCP_WIN == 1 )
		{
			/* Now lTCPAddRxdata() will move the rxHead pointer forward
			so data becomes available to the user immediately
			In case the low-water mark is reached, bLowWater will be set. */
			if( ( xResult == 0 ) && ( pxTCPWindow->ulUserDataLength > 0 ) )
 800ca2e:	e004      	b.n	800ca3a <prvStoreRxData+0xde>
 800ca30:	e003      	b.n	800ca3a <prvStoreRxData+0xde>
		}
		#endif /* ipconfigUSE_TCP_WIN */
	}
	else
	{
		pxTCPWindow->ucOptionLength = 0u;
 800ca32:	69fb      	ldr	r3, [r7, #28]
 800ca34:	2200      	movs	r2, #0
 800ca36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	}

	return xResult;
 800ca3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	3730      	adds	r7, #48	; 0x30
 800ca40:	46bd      	mov	sp, r7
 800ca42:	bd80      	pop	{r7, pc}

0800ca44 <prvSetOptions>:
/*-----------------------------------------------------------*/

/* Set the TCP options (if any) for the outgoing packet. */
static UBaseType_t prvSetOptions( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t *pxNetworkBuffer )
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b086      	sub	sp, #24
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
 800ca4c:	6039      	str	r1, [r7, #0]
TCPPacket_t *pxTCPPacket = ( TCPPacket_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	699b      	ldr	r3, [r3, #24]
 800ca52:	613b      	str	r3, [r7, #16]
TCPHeader_t *pxTCPHeader = &pxTCPPacket->xTCPHeader;
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	3322      	adds	r3, #34	; 0x22
 800ca58:	60fb      	str	r3, [r7, #12]
TCPWindow_t *pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	33dc      	adds	r3, #220	; 0xdc
 800ca5e:	60bb      	str	r3, [r7, #8]
UBaseType_t uxOptionsLength = pxTCPWindow->ucOptionLength;
 800ca60:	68bb      	ldr	r3, [r7, #8]
 800ca62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ca66:	617b      	str	r3, [r7, #20]

	#if(	ipconfigUSE_TCP_WIN == 1 )
		if( uxOptionsLength != 0u )
 800ca68:	697b      	ldr	r3, [r7, #20]
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d012      	beq.n	800ca94 <prvSetOptions+0x50>
					pxSocket->usLocalPort,
					pxSocket->u.xTCP.usRemotePort,
					uxOptionsLength,
					FreeRTOS_ntohl( pxTCPWindow->ulOptionsData[ 1 ] ) - pxSocket->u.xTCP.xTCPWindow.rx.ulFirstSequenceNumber,
					FreeRTOS_ntohl( pxTCPWindow->ulOptionsData[ 2 ] ) - pxSocket->u.xTCP.xTCPWindow.rx.ulFirstSequenceNumber ) );
			memcpy( pxTCPHeader->ucOptdata, pxTCPWindow->ulOptionsData, ( size_t ) uxOptionsLength );
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	f103 0214 	add.w	r2, r3, #20
 800ca74:	68bb      	ldr	r3, [r7, #8]
 800ca76:	3380      	adds	r3, #128	; 0x80
 800ca78:	4610      	mov	r0, r2
 800ca7a:	4619      	mov	r1, r3
 800ca7c:	697a      	ldr	r2, [r7, #20]
 800ca7e:	f004 fb37 	bl	80110f0 <memcpy>

			/* The header length divided by 4, goes into the higher nibble,
			effectively a shift-left 2. */
			pxTCPHeader->ucTCPOffset = ( uint8_t )( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800ca82:	697b      	ldr	r3, [r7, #20]
 800ca84:	b2db      	uxtb	r3, r3
 800ca86:	3314      	adds	r3, #20
 800ca88:	b2db      	uxtb	r3, r3
 800ca8a:	009b      	lsls	r3, r3, #2
 800ca8c:	b2da      	uxtb	r2, r3
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	731a      	strb	r2, [r3, #12]
 800ca92:	e031      	b.n	800caf8 <prvSetOptions+0xb4>
		}
		else
	#endif	/* ipconfigUSE_TCP_WIN */
	if( ( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED ) && ( pxSocket->u.xTCP.bits.bMssChange != pdFALSE_UNSIGNED ) )
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800ca9a:	2b04      	cmp	r3, #4
 800ca9c:	d92c      	bls.n	800caf8 <prvSetOptions+0xb4>
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800caa4:	f003 0301 	and.w	r3, r3, #1
 800caa8:	b2db      	uxtb	r3, r3
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d024      	beq.n	800caf8 <prvSetOptions+0xb4>
	{
		/* TCP options must be sent because the MSS has changed. */
		pxSocket->u.xTCP.bits.bMssChange = pdFALSE_UNSIGNED;
 800caae:	687a      	ldr	r2, [r7, #4]
 800cab0:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800cab4:	f36f 0300 	bfc	r3, #0, #1
 800cab8:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
		if( xTCPWindowLoggingLevel >= 0 )
		{
			FreeRTOS_debug_printf( ( "MSS: sending %d\n", pxSocket->u.xTCP.usCurMSS ) );
		}

		pxTCPHeader->ucOptdata[ 0 ] = TCP_OPT_MSS;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	2202      	movs	r2, #2
 800cac0:	751a      	strb	r2, [r3, #20]
		pxTCPHeader->ucOptdata[ 1 ] = TCP_OPT_MSS_LEN;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	2204      	movs	r2, #4
 800cac6:	755a      	strb	r2, [r3, #21]
		pxTCPHeader->ucOptdata[ 2 ] = ( uint8_t ) ( ( pxSocket->u.xTCP.usCurMSS ) >> 8 );
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800cace:	0a1b      	lsrs	r3, r3, #8
 800cad0:	b29b      	uxth	r3, r3
 800cad2:	b2da      	uxtb	r2, r3
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	759a      	strb	r2, [r3, #22]
		pxTCPHeader->ucOptdata[ 3 ] = ( uint8_t ) ( ( pxSocket->u.xTCP.usCurMSS ) & 0xffu );
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800cade:	b2da      	uxtb	r2, r3
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	75da      	strb	r2, [r3, #23]
		uxOptionsLength = 4u;
 800cae4:	2304      	movs	r3, #4
 800cae6:	617b      	str	r3, [r7, #20]
		pxTCPHeader->ucTCPOffset = ( uint8_t )( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800cae8:	697b      	ldr	r3, [r7, #20]
 800caea:	b2db      	uxtb	r3, r3
 800caec:	3314      	adds	r3, #20
 800caee:	b2db      	uxtb	r3, r3
 800caf0:	009b      	lsls	r3, r3, #2
 800caf2:	b2da      	uxtb	r2, r3
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	731a      	strb	r2, [r3, #12]
			uxOptionsLength += prvTCPSetTimeStamp( xOptionsLength, pxSocket, pxTCPHeader );
		}
	}
	#endif	/* ipconfigUSE_TCP_TIMESTAMPS == 1 */

	return uxOptionsLength;
 800caf8:	697b      	ldr	r3, [r7, #20]
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	3718      	adds	r7, #24
 800cafe:	46bd      	mov	sp, r7
 800cb00:	bd80      	pop	{r7, pc}
 800cb02:	bf00      	nop

0800cb04 <prvHandleSynReceived>:
 * Called from the states: eSYN_RECEIVED and eCONNECT_SYN
 * If the flags received are correct, the socket will move to eESTABLISHED.
 */
static BaseType_t prvHandleSynReceived( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t **ppxNetworkBuffer,
	uint32_t ulReceiveLength, UBaseType_t uxOptionsLength )
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b08c      	sub	sp, #48	; 0x30
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	60f8      	str	r0, [r7, #12]
 800cb0c:	60b9      	str	r1, [r7, #8]
 800cb0e:	607a      	str	r2, [r7, #4]
 800cb10:	603b      	str	r3, [r7, #0]
TCPPacket_t *pxTCPPacket = ( TCPPacket_t * ) ( (*ppxNetworkBuffer)->pucEthernetBuffer );
 800cb12:	68bb      	ldr	r3, [r7, #8]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	699b      	ldr	r3, [r3, #24]
 800cb18:	627b      	str	r3, [r7, #36]	; 0x24
TCPHeader_t *pxTCPHeader = &pxTCPPacket->xTCPHeader;
 800cb1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb1c:	3322      	adds	r3, #34	; 0x22
 800cb1e:	623b      	str	r3, [r7, #32]
TCPWindow_t *pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	33dc      	adds	r3, #220	; 0xdc
 800cb24:	61fb      	str	r3, [r7, #28]
uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800cb26:	6a3b      	ldr	r3, [r7, #32]
 800cb28:	7b5b      	ldrb	r3, [r3, #13]
 800cb2a:	76fb      	strb	r3, [r7, #27]
uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800cb2c:	6a3b      	ldr	r3, [r7, #32]
 800cb2e:	685b      	ldr	r3, [r3, #4]
 800cb30:	061a      	lsls	r2, r3, #24
 800cb32:	6a3b      	ldr	r3, [r7, #32]
 800cb34:	685b      	ldr	r3, [r3, #4]
 800cb36:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cb3a:	021b      	lsls	r3, r3, #8
 800cb3c:	431a      	orrs	r2, r3
 800cb3e:	6a3b      	ldr	r3, [r7, #32]
 800cb40:	685b      	ldr	r3, [r3, #4]
 800cb42:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cb46:	0a1b      	lsrs	r3, r3, #8
 800cb48:	431a      	orrs	r2, r3
 800cb4a:	6a3b      	ldr	r3, [r7, #32]
 800cb4c:	685b      	ldr	r3, [r3, #4]
 800cb4e:	0e1b      	lsrs	r3, r3, #24
 800cb50:	4313      	orrs	r3, r2
 800cb52:	617b      	str	r3, [r7, #20]
BaseType_t xSendLength = 0;
 800cb54:	2300      	movs	r3, #0
 800cb56:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Either expect a ACK or a SYN+ACK. */
	uint16_t usExpect = ( uint16_t ) ipTCP_FLAG_ACK;
 800cb58:	2310      	movs	r3, #16
 800cb5a:	857b      	strh	r3, [r7, #42]	; 0x2a
	if( pxSocket->u.xTCP.ucTCPState == eCONNECT_SYN )
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800cb62:	2b02      	cmp	r3, #2
 800cb64:	d103      	bne.n	800cb6e <prvHandleSynReceived+0x6a>
	{
		usExpect |= ( uint16_t ) ipTCP_FLAG_SYN;
 800cb66:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800cb68:	f043 0302 	orr.w	r3, r3, #2
 800cb6c:	857b      	strh	r3, [r7, #42]	; 0x2a
	}

	if( ( ucTCPFlags & 0x17u ) != usExpect )
 800cb6e:	7efb      	ldrb	r3, [r7, #27]
 800cb70:	f003 0217 	and.w	r2, r3, #23
 800cb74:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800cb76:	429a      	cmp	r2, r3
 800cb78:	d016      	beq.n	800cba8 <prvHandleSynReceived+0xa4>
		/* eSYN_RECEIVED: flags 0010 expected, not 0002. */
		/* eSYN_RECEIVED: flags ACK  expected, not SYN. */
		FreeRTOS_debug_printf( ( "%s: flags %04X expected, not %04X\n",
			pxSocket->u.xTCP.ucTCPState == eSYN_RECEIVED ? "eSYN_RECEIVED" : "eCONNECT_SYN",
			usExpect, ucTCPFlags ) );
		vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800cb7a:	68f8      	ldr	r0, [r7, #12]
 800cb7c:	2108      	movs	r1, #8
 800cb7e:	f7ff fa85 	bl	800c08c <vTCPStateChange>
		pxTCPHeader->ucTCPFlags |= ipTCP_FLAG_RST;
 800cb82:	6a3b      	ldr	r3, [r7, #32]
 800cb84:	7b5b      	ldrb	r3, [r3, #13]
 800cb86:	f043 0304 	orr.w	r3, r3, #4
 800cb8a:	b2da      	uxtb	r2, r3
 800cb8c:	6a3b      	ldr	r3, [r7, #32]
 800cb8e:	735a      	strb	r2, [r3, #13]
		xSendLength = ( BaseType_t ) ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + uxOptionsLength );
 800cb90:	683b      	ldr	r3, [r7, #0]
 800cb92:	3328      	adds	r3, #40	; 0x28
 800cb94:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxTCPHeader->ucTCPOffset = ( uint8_t )( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800cb96:	683b      	ldr	r3, [r7, #0]
 800cb98:	b2db      	uxtb	r3, r3
 800cb9a:	3314      	adds	r3, #20
 800cb9c:	b2db      	uxtb	r3, r3
 800cb9e:	009b      	lsls	r3, r3, #2
 800cba0:	b2da      	uxtb	r2, r3
 800cba2:	6a3b      	ldr	r3, [r7, #32]
 800cba4:	731a      	strb	r2, [r3, #12]
 800cba6:	e06a      	b.n	800cc7e <prvHandleSynReceived+0x17a>
	}
	else
	{
		pxTCPWindow->usPeerPortNumber = pxSocket->u.xTCP.usRemotePort;
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 800cbac:	69fb      	ldr	r3, [r7, #28]
 800cbae:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
		pxTCPWindow->usOurPortNumber = pxSocket->usLocalPort;
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 800cbb6:	69fb      	ldr	r3, [r7, #28]
 800cbb8:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8

		if( pxSocket->u.xTCP.ucTCPState == eCONNECT_SYN )
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800cbc2:	2b02      	cmp	r3, #2
 800cbc4:	d126      	bne.n	800cc14 <prvHandleSynReceived+0x110>
		{
			TCPPacket_t *pxLastTCPPacket = ( TCPPacket_t * ) ( pxSocket->u.xTCP.xPacket.u.ucLastPacket );
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	3382      	adds	r3, #130	; 0x82
 800cbca:	613b      	str	r3, [r7, #16]

			/* Clear the SYN flag in lastPacket. */
			pxLastTCPPacket->xTCPHeader.ucTCPFlags = ipTCP_FLAG_ACK;
 800cbcc:	693b      	ldr	r3, [r7, #16]
 800cbce:	2210      	movs	r2, #16
 800cbd0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

			/* This socket was the one connecting actively so now perofmr the
			synchronisation. */
			vTCPWindowInit( &pxSocket->u.xTCP.xTCPWindow,
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	f103 01dc 	add.w	r1, r3, #220	; 0xdc
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
				ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber, ( uint32_t ) pxSocket->u.xTCP.usCurMSS );
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
			/* Clear the SYN flag in lastPacket. */
			pxLastTCPPacket->xTCPHeader.ucTCPFlags = ipTCP_FLAG_ACK;

			/* This socket was the one connecting actively so now perofmr the
			synchronisation. */
			vTCPWindowInit( &pxSocket->u.xTCP.xTCPWindow,
 800cbe6:	4608      	mov	r0, r1
 800cbe8:	6979      	ldr	r1, [r7, #20]
 800cbea:	f001 f8cf 	bl	800dd8c <vTCPWindowInit>
				ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber, ( uint32_t ) pxSocket->u.xTCP.usCurMSS );
			pxTCPWindow->rx.ulCurrentSequenceNumber = pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + 1u;
 800cbee:	697b      	ldr	r3, [r7, #20]
 800cbf0:	1c5a      	adds	r2, r3, #1
 800cbf2:	69fb      	ldr	r3, [r7, #28]
 800cbf4:	619a      	str	r2, [r3, #24]
 800cbf6:	69fb      	ldr	r3, [r7, #28]
 800cbf8:	699a      	ldr	r2, [r3, #24]
 800cbfa:	69fb      	ldr	r3, [r7, #28]
 800cbfc:	611a      	str	r2, [r3, #16]
			pxTCPWindow->tx.ulCurrentSequenceNumber++; /* because we send a TCP_SYN [ | TCP_ACK ]; */
 800cbfe:	69fb      	ldr	r3, [r7, #28]
 800cc00:	6a1b      	ldr	r3, [r3, #32]
 800cc02:	1c5a      	adds	r2, r3, #1
 800cc04:	69fb      	ldr	r3, [r7, #28]
 800cc06:	621a      	str	r2, [r3, #32]
			pxTCPWindow->ulNextTxSequenceNumber++;
 800cc08:	69fb      	ldr	r3, [r7, #28]
 800cc0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc0c:	1c5a      	adds	r2, r3, #1
 800cc0e:	69fb      	ldr	r3, [r7, #28]
 800cc10:	635a      	str	r2, [r3, #52]	; 0x34
 800cc12:	e005      	b.n	800cc20 <prvHandleSynReceived+0x11c>
		}
		else if( ulReceiveLength == 0u )
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d102      	bne.n	800cc20 <prvHandleSynReceived+0x11c>
		{
			pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber;
 800cc1a:	69fb      	ldr	r3, [r7, #28]
 800cc1c:	697a      	ldr	r2, [r7, #20]
 800cc1e:	611a      	str	r2, [r3, #16]
		}

		/* The SYN+ACK has been confirmed, increase the next sequence number by
		1. */
		pxTCPWindow->ulOurSequenceNumber = pxTCPWindow->tx.ulFirstSequenceNumber + 1u;
 800cc20:	69fb      	ldr	r3, [r7, #28]
 800cc22:	69db      	ldr	r3, [r3, #28]
 800cc24:	1c5a      	adds	r2, r3, #1
 800cc26:	69fb      	ldr	r3, [r7, #28]
 800cc28:	62da      	str	r2, [r3, #44]	; 0x2c
				pxSocket->u.xTCP.usRemotePort,
				( unsigned ) pxSocket->u.xTCP.bits.bWinScaling ) );
		}
		#endif /* ipconfigUSE_TCP_WIN */

		if( ( pxSocket->u.xTCP.ucTCPState == eCONNECT_SYN ) || ( ulReceiveLength != 0u ) )
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800cc30:	2b02      	cmp	r3, #2
 800cc32:	d002      	beq.n	800cc3a <prvHandleSynReceived+0x136>
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d00d      	beq.n	800cc56 <prvHandleSynReceived+0x152>
		{
			pxTCPHeader->ucTCPFlags = ipTCP_FLAG_ACK;
 800cc3a:	6a3b      	ldr	r3, [r7, #32]
 800cc3c:	2210      	movs	r2, #16
 800cc3e:	735a      	strb	r2, [r3, #13]
			xSendLength = ( BaseType_t ) ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + uxOptionsLength );
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	3328      	adds	r3, #40	; 0x28
 800cc44:	62fb      	str	r3, [r7, #44]	; 0x2c
			pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	b2db      	uxtb	r3, r3
 800cc4a:	3314      	adds	r3, #20
 800cc4c:	b2db      	uxtb	r3, r3
 800cc4e:	009b      	lsls	r3, r3, #2
 800cc50:	b2da      	uxtb	r2, r3
 800cc52:	6a3b      	ldr	r3, [r7, #32]
 800cc54:	731a      	strb	r2, [r3, #12]
		}

		if( pxSocket->u.xTCP.bits.bWinScaling == pdFALSE_UNSIGNED )
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cc5c:	f003 0310 	and.w	r3, r3, #16
 800cc60:	b2db      	uxtb	r3, r3
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d107      	bne.n	800cc76 <prvHandleSynReceived+0x172>
		{
			/* The other party did not send a scaling factor.
			A shifting factor in this side must be canceled. */
			pxSocket->u.xTCP.ucMyWinScaleFactor = 0;
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	2200      	movs	r2, #0
 800cc6a:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
			pxSocket->u.xTCP.ucPeerWinScaleFactor = 0;
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	2200      	movs	r2, #0
 800cc72:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
		}
		/* This was the third step of connecting: SYN, SYN+ACK, ACK	so now the
		connection is established. */
		vTCPStateChange( pxSocket, eESTABLISHED );
 800cc76:	68f8      	ldr	r0, [r7, #12]
 800cc78:	2105      	movs	r1, #5
 800cc7a:	f7ff fa07 	bl	800c08c <vTCPStateChange>
	}

	return xSendLength;
 800cc7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800cc80:	4618      	mov	r0, r3
 800cc82:	3730      	adds	r7, #48	; 0x30
 800cc84:	46bd      	mov	sp, r7
 800cc86:	bd80      	pop	{r7, pc}

0800cc88 <prvHandleEstablished>:
 * the code will check if it may be accepted, i.e. if all expected data has been
 * completely received.
 */
static BaseType_t prvHandleEstablished( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t **ppxNetworkBuffer,
	uint32_t ulReceiveLength, UBaseType_t uxOptionsLength )
{
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b092      	sub	sp, #72	; 0x48
 800cc8c:	af02      	add	r7, sp, #8
 800cc8e:	60f8      	str	r0, [r7, #12]
 800cc90:	60b9      	str	r1, [r7, #8]
 800cc92:	607a      	str	r2, [r7, #4]
 800cc94:	603b      	str	r3, [r7, #0]
TCPPacket_t *pxTCPPacket = ( TCPPacket_t * ) ( (*ppxNetworkBuffer)->pucEthernetBuffer );
 800cc96:	68bb      	ldr	r3, [r7, #8]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	699b      	ldr	r3, [r3, #24]
 800cc9c:	637b      	str	r3, [r7, #52]	; 0x34
TCPHeader_t *pxTCPHeader = &pxTCPPacket->xTCPHeader;
 800cc9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cca0:	3322      	adds	r3, #34	; 0x22
 800cca2:	633b      	str	r3, [r7, #48]	; 0x30
TCPWindow_t *pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	33dc      	adds	r3, #220	; 0xdc
 800cca8:	62fb      	str	r3, [r7, #44]	; 0x2c
uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800ccaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccac:	7b5b      	ldrb	r3, [r3, #13]
 800ccae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber ), ulCount;
 800ccb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccb4:	685b      	ldr	r3, [r3, #4]
 800ccb6:	061a      	lsls	r2, r3, #24
 800ccb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccba:	685b      	ldr	r3, [r3, #4]
 800ccbc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ccc0:	021b      	lsls	r3, r3, #8
 800ccc2:	431a      	orrs	r2, r3
 800ccc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccc6:	685b      	ldr	r3, [r3, #4]
 800ccc8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cccc:	0a1b      	lsrs	r3, r3, #8
 800ccce:	431a      	orrs	r2, r3
 800ccd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccd2:	685b      	ldr	r3, [r3, #4]
 800ccd4:	0e1b      	lsrs	r3, r3, #24
 800ccd6:	4313      	orrs	r3, r2
 800ccd8:	627b      	str	r3, [r7, #36]	; 0x24
BaseType_t xSendLength = 0, xMayClose = pdFALSE, bRxComplete, bTxDone;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ccde:	2300      	movs	r3, #0
 800cce0:	63bb      	str	r3, [r7, #56]	; 0x38
int32_t lDistance, lSendResult;

	/* Remember the window size the peer is advertising. */
	pxSocket->u.xTCP.ulWindowSize = FreeRTOS_ntohs( pxTCPHeader->usWindow );
 800cce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cce4:	89db      	ldrh	r3, [r3, #14]
 800cce6:	b29b      	uxth	r3, r3
 800cce8:	021b      	lsls	r3, r3, #8
 800ccea:	b29a      	uxth	r2, r3
 800ccec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccee:	89db      	ldrh	r3, [r3, #14]
 800ccf0:	b29b      	uxth	r3, r3
 800ccf2:	0a1b      	lsrs	r3, r3, #8
 800ccf4:	b29b      	uxth	r3, r3
 800ccf6:	b29b      	uxth	r3, r3
 800ccf8:	4313      	orrs	r3, r2
 800ccfa:	b29b      	uxth	r3, r3
 800ccfc:	b29b      	uxth	r3, r3
 800ccfe:	461a      	mov	r2, r3
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	pxSocket->u.xTCP.ulWindowSize =
		( pxSocket->u.xTCP.ulWindowSize << pxSocket->u.xTCP.ucPeerWinScaleFactor );
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800cd0c:	68fa      	ldr	r2, [r7, #12]
 800cd0e:	f892 20ca 	ldrb.w	r2, [r2, #202]	; 0xca
 800cd12:	fa03 f202 	lsl.w	r2, r3, r2
BaseType_t xSendLength = 0, xMayClose = pdFALSE, bRxComplete, bTxDone;
int32_t lDistance, lSendResult;

	/* Remember the window size the peer is advertising. */
	pxSocket->u.xTCP.ulWindowSize = FreeRTOS_ntohs( pxTCPHeader->usWindow );
	pxSocket->u.xTCP.ulWindowSize =
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		( pxSocket->u.xTCP.ulWindowSize << pxSocket->u.xTCP.ucPeerWinScaleFactor );

	if( ( ucTCPFlags & ( uint8_t ) ipTCP_FLAG_ACK ) != 0u )
 800cd1c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cd20:	f003 0310 	and.w	r3, r3, #16
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d041      	beq.n	800cdac <prvHandleEstablished+0x124>
	{
		ulCount = ulTCPWindowTxAck( pxTCPWindow, FreeRTOS_ntohl( pxTCPPacket->xTCPHeader.ulAckNr ) );
 800cd28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd2a:	f8d3 302a 	ldr.w	r3, [r3, #42]	; 0x2a
 800cd2e:	061a      	lsls	r2, r3, #24
 800cd30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd32:	f8d3 302a 	ldr.w	r3, [r3, #42]	; 0x2a
 800cd36:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cd3a:	021b      	lsls	r3, r3, #8
 800cd3c:	431a      	orrs	r2, r3
 800cd3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd40:	f8d3 302a 	ldr.w	r3, [r3, #42]	; 0x2a
 800cd44:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cd48:	0a1b      	lsrs	r3, r3, #8
 800cd4a:	431a      	orrs	r2, r3
 800cd4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd4e:	f8d3 302a 	ldr.w	r3, [r3, #42]	; 0x2a
 800cd52:	0e1b      	lsrs	r3, r3, #24
 800cd54:	4313      	orrs	r3, r2
 800cd56:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cd58:	4619      	mov	r1, r3
 800cd5a:	f001 fd0d 	bl	800e778 <ulTCPWindowTxAck>
 800cd5e:	6238      	str	r0, [r7, #32]

		/* ulTCPWindowTxAck() returns the number of bytes which have been acked,
		starting at 'tx.ulCurrentSequenceNumber'.  Advance the tail pointer in
		txStream. */
		if( ( pxSocket->u.xTCP.txStream != NULL ) && ( ulCount > 0u ) )
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d021      	beq.n	800cdac <prvHandleEstablished+0x124>
 800cd68:	6a3b      	ldr	r3, [r7, #32]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d01e      	beq.n	800cdac <prvHandleEstablished+0x124>
		{
			/* Just advancing the tail index, 'ulCount' bytes have been
			confirmed, and because there is new space in the txStream, the
			user/owner should be woken up. */
			/* _HT_ : only in case the socket's waiting? */
			if( uxStreamBufferGet( pxSocket->u.xTCP.txStream, 0u, NULL, ( size_t ) ulCount, pdFALSE ) != 0u )
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800cd72:	2300      	movs	r3, #0
 800cd74:	9300      	str	r3, [sp, #0]
 800cd76:	4610      	mov	r0, r2
 800cd78:	2100      	movs	r1, #0
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	6a3b      	ldr	r3, [r7, #32]
 800cd7e:	f001 fe67 	bl	800ea50 <uxStreamBufferGet>
 800cd82:	4603      	mov	r3, r0
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d011      	beq.n	800cdac <prvHandleEstablished+0x124>
			{
				pxSocket->xEventBits |= eSOCKET_SEND;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f043 0202 	orr.w	r2, r3, #2
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	601a      	str	r2, [r3, #0]

				#if ipconfigSUPPORT_SELECT_FUNCTION == 1
				{
					if( ( pxSocket->xSelectBits & eSELECT_WRITE ) != 0 )
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd98:	f003 0302 	and.w	r3, r3, #2
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d005      	beq.n	800cdac <prvHandleEstablished+0x124>
					{
						pxSocket->xEventBits |= ( eSELECT_WRITE << SOCKET_EVENT_BIT_COUNT );
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	601a      	str	r2, [r3, #0]
		}
	}

	/* If this socket has a stream for transmission, add the data to the
	outgoing segment(s). */
	if( pxSocket->u.xTCP.txStream != NULL )
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d002      	beq.n	800cdba <prvHandleEstablished+0x132>
	{
		prvTCPAddTxData( pxSocket );
 800cdb4:	68f8      	ldr	r0, [r7, #12]
 800cdb6:	f7ff fc95 	bl	800c6e4 <prvTCPAddTxData>
	}

	pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800cdba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdbc:	6a1a      	ldr	r2, [r3, #32]
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

	if( ( pxSocket->u.xTCP.bits.bFinAccepted != pdFALSE_UNSIGNED ) || ( ( ucTCPFlags & ( uint8_t ) ipTCP_FLAG_FIN ) != 0u ) )
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cdca:	f003 0320 	and.w	r3, r3, #32
 800cdce:	b2db      	uxtb	r3, r3
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d105      	bne.n	800cde0 <prvHandleEstablished+0x158>
 800cdd4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cdd8:	f003 0301 	and.w	r3, r3, #1
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d037      	beq.n	800ce50 <prvHandleEstablished+0x1c8>
	{
		/* Peer is requesting to stop, see if we're really finished. */
		xMayClose = pdTRUE;
 800cde0:	2301      	movs	r3, #1
 800cde2:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Checks are only necessary if we haven't sent a FIN yet. */
		if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cdea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cdee:	b2db      	uxtb	r3, r3
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d11c      	bne.n	800ce2e <prvHandleEstablished+0x1a6>
		{
			/* xTCPWindowTxDone returns true when all Tx queues are empty. */
			bRxComplete = xTCPWindowRxEmpty( pxTCPWindow );
 800cdf4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cdf6:	f000 fed9 	bl	800dbac <xTCPWindowRxEmpty>
 800cdfa:	61f8      	str	r0, [r7, #28]
			bTxDone     = xTCPWindowTxDone( pxTCPWindow );
 800cdfc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cdfe:	f001 fa17 	bl	800e230 <xTCPWindowTxDone>
 800ce02:	61b8      	str	r0, [r7, #24]

			if( ( bRxComplete == 0 ) || ( bTxDone == 0 ) )
 800ce04:	69fb      	ldr	r3, [r7, #28]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d002      	beq.n	800ce10 <prvHandleEstablished+0x188>
 800ce0a:	69bb      	ldr	r3, [r7, #24]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d102      	bne.n	800ce16 <prvHandleEstablished+0x18e>
				/* Refusing FIN: Rx incomp 1 optlen 4 tx done 1. */
				FreeRTOS_debug_printf( ( "Refusing FIN[%u,%u]: RxCompl %lu tx done %ld\n",
					pxSocket->usLocalPort,
					pxSocket->u.xTCP.usRemotePort,
					bRxComplete, bTxDone ) );
				xMayClose = pdFALSE;
 800ce10:	2300      	movs	r3, #0
 800ce12:	63bb      	str	r3, [r7, #56]	; 0x38
 800ce14:	e00b      	b.n	800ce2e <prvHandleEstablished+0x1a6>
			}
			else
			{
				lDistance = ( int32_t ) ( ulSequenceNumber + ulReceiveLength - pxTCPWindow->rx.ulCurrentSequenceNumber );
 800ce16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	441a      	add	r2, r3
 800ce1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce1e:	691b      	ldr	r3, [r3, #16]
 800ce20:	1ad3      	subs	r3, r2, r3
 800ce22:	617b      	str	r3, [r7, #20]

				if( lDistance > 1 )
 800ce24:	697b      	ldr	r3, [r7, #20]
 800ce26:	2b01      	cmp	r3, #1
 800ce28:	dd01      	ble.n	800ce2e <prvHandleEstablished+0x1a6>
				{
					FreeRTOS_debug_printf( ( "Refusing FIN: Rx not complete %ld (cur %lu high %lu)\n",
						lDistance, pxTCPWindow->rx.ulCurrentSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber,
						pxTCPWindow->rx.ulHighestSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber ) );

					xMayClose = pdFALSE;
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	63bb      	str	r3, [r7, #56]	; 0x38
			FreeRTOS_debug_printf( ( "TCP: FIN received, mayClose = %ld (Rx %lu Len %ld, Tx %lu)\n",
				xMayClose, ulSequenceNumber - pxSocket->u.xTCP.xTCPWindow.rx.ulFirstSequenceNumber, ulReceiveLength,
				pxTCPWindow->tx.ulCurrentSequenceNumber - pxSocket->u.xTCP.xTCPWindow.tx.ulFirstSequenceNumber ) );
		}

		if( xMayClose != pdFALSE )
 800ce2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d00d      	beq.n	800ce50 <prvHandleEstablished+0x1c8>
		{
			pxSocket->u.xTCP.bits.bFinAccepted = pdTRUE_UNSIGNED;
 800ce34:	68fa      	ldr	r2, [r7, #12]
 800ce36:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800ce3a:	f043 0320 	orr.w	r3, r3, #32
 800ce3e:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
			xSendLength = prvTCPHandleFin( pxSocket, *ppxNetworkBuffer );
 800ce42:	68bb      	ldr	r3, [r7, #8]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	68f8      	ldr	r0, [r7, #12]
 800ce48:	4619      	mov	r1, r3
 800ce4a:	f7ff fc77 	bl	800c73c <prvTCPHandleFin>
 800ce4e:	63f8      	str	r0, [r7, #60]	; 0x3c
		}
	}

	if( xMayClose == pdFALSE )
 800ce50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d12a      	bne.n	800ceac <prvHandleEstablished+0x224>
	{
		pxTCPHeader->ucTCPFlags = ipTCP_FLAG_ACK;
 800ce56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce58:	2210      	movs	r2, #16
 800ce5a:	735a      	strb	r2, [r3, #13]

		if( ulReceiveLength != 0u )
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d016      	beq.n	800ce90 <prvHandleEstablished+0x208>
		{
			xSendLength = ( BaseType_t ) ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + uxOptionsLength );
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	3328      	adds	r3, #40	; 0x28
 800ce66:	63fb      	str	r3, [r7, #60]	; 0x3c
			/* TCP-offsett equals '( ( length / 4 ) << 4 )', resulting in a shift-left 2 */
			pxTCPHeader->ucTCPOffset = ( uint8_t )( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	b2db      	uxtb	r3, r3
 800ce6c:	3314      	adds	r3, #20
 800ce6e:	b2db      	uxtb	r3, r3
 800ce70:	009b      	lsls	r3, r3, #2
 800ce72:	b2da      	uxtb	r2, r3
 800ce74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce76:	731a      	strb	r2, [r3, #12]

			if( pxSocket->u.xTCP.bits.bFinSent != pdFALSE_UNSIGNED )
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ce7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce82:	b2db      	uxtb	r3, r3
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d003      	beq.n	800ce90 <prvHandleEstablished+0x208>
			{
				pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber;
 800ce88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ce8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce8e:	621a      	str	r2, [r3, #32]
		/* Now get data to be transmitted. */
		/* _HT_ patch: since the MTU has be fixed at 1500 in stead of 1526, TCP
		can not	send-out both TCP options and also a full packet. Sending
		options (SACK) is always more urgent than sending data, which can be
		sent later. */
		if( uxOptionsLength == 0u )
 800ce90:	683b      	ldr	r3, [r7, #0]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d10a      	bne.n	800ceac <prvHandleEstablished+0x224>
		{
			/* prvTCPPrepareSend might allocate a bigger network buffer, if
			necessary. */
			lSendResult = prvTCPPrepareSend( pxSocket, ppxNetworkBuffer, uxOptionsLength );
 800ce96:	68f8      	ldr	r0, [r7, #12]
 800ce98:	68b9      	ldr	r1, [r7, #8]
 800ce9a:	683a      	ldr	r2, [r7, #0]
 800ce9c:	f7ff fa34 	bl	800c308 <prvTCPPrepareSend>
 800cea0:	6138      	str	r0, [r7, #16]
			if( lSendResult > 0 )
 800cea2:	693b      	ldr	r3, [r7, #16]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	dd01      	ble.n	800ceac <prvHandleEstablished+0x224>
			{
				xSendLength = ( BaseType_t ) lSendResult;
 800cea8:	693b      	ldr	r3, [r7, #16]
 800ceaa:	63fb      	str	r3, [r7, #60]	; 0x3c
			}
		}
	}

	return xSendLength;
 800ceac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ceae:	4618      	mov	r0, r3
 800ceb0:	3740      	adds	r7, #64	; 0x40
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	bd80      	pop	{r7, pc}
 800ceb6:	bf00      	nop

0800ceb8 <prvSendData>:
 * ipconfigUSE_TCP_WIN is defined, and if only an ACK must be sent, it will be
 * checked if it would better be postponed for efficiency.
 */
static BaseType_t prvSendData( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t **ppxNetworkBuffer,
	uint32_t ulReceiveLength, BaseType_t xSendLength )
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b08a      	sub	sp, #40	; 0x28
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	60f8      	str	r0, [r7, #12]
 800cec0:	60b9      	str	r1, [r7, #8]
 800cec2:	607a      	str	r2, [r7, #4]
 800cec4:	603b      	str	r3, [r7, #0]
TCPPacket_t *pxTCPPacket = ( TCPPacket_t * ) ( (*ppxNetworkBuffer)->pucEthernetBuffer );
 800cec6:	68bb      	ldr	r3, [r7, #8]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	699b      	ldr	r3, [r3, #24]
 800cecc:	623b      	str	r3, [r7, #32]
TCPHeader_t *pxTCPHeader = &pxTCPPacket->xTCPHeader;
 800cece:	6a3b      	ldr	r3, [r7, #32]
 800ced0:	3322      	adds	r3, #34	; 0x22
 800ced2:	61fb      	str	r3, [r7, #28]
TCPWindow_t *pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	33dc      	adds	r3, #220	; 0xdc
 800ced8:	61bb      	str	r3, [r7, #24]
		const int32_t lMinLength = 0;
	#else
		int32_t lMinLength;
	#endif
#endif
	pxSocket->u.xTCP.ulRxCurWinSize = pxTCPWindow->xSize.ulRxWindowLength -
 800ceda:	69bb      	ldr	r3, [r7, #24]
 800cedc:	685a      	ldr	r2, [r3, #4]
									 ( pxTCPWindow->rx.ulHighestSequenceNumber - pxTCPWindow->rx.ulCurrentSequenceNumber );
 800cede:	69bb      	ldr	r3, [r7, #24]
 800cee0:	6919      	ldr	r1, [r3, #16]
 800cee2:	69bb      	ldr	r3, [r7, #24]
 800cee4:	699b      	ldr	r3, [r3, #24]
 800cee6:	1acb      	subs	r3, r1, r3
		const int32_t lMinLength = 0;
	#else
		int32_t lMinLength;
	#endif
#endif
	pxSocket->u.xTCP.ulRxCurWinSize = pxTCPWindow->xSize.ulRxWindowLength -
 800cee8:	441a      	add	r2, r3
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
									 ( pxTCPWindow->rx.ulHighestSequenceNumber - pxTCPWindow->rx.ulCurrentSequenceNumber );

	/* Free space in rxStream. */
	if( pxSocket->u.xTCP.rxStream != NULL )
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d006      	beq.n	800cf06 <prvSendData+0x4e>
	{
		ulFrontSpace = ( uint32_t ) uxStreamBufferFrontSpace( pxSocket->u.xTCP.rxStream );
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cefc:	4618      	mov	r0, r3
 800cefe:	f7fe fa89 	bl	800b414 <uxStreamBufferFrontSpace>
 800cf02:	6278      	str	r0, [r7, #36]	; 0x24
 800cf04:	e002      	b.n	800cf0c <prvSendData+0x54>
	}
	else
	{
		ulFrontSpace = ( uint32_t ) pxSocket->u.xTCP.uxRxStreamSize;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cf0a:	627b      	str	r3, [r7, #36]	; 0x24
	}

	pxSocket->u.xTCP.ulRxCurWinSize = FreeRTOS_min_uint32( ulFrontSpace, pxSocket->u.xTCP.ulRxCurWinSize );
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800cf12:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cf14:	4619      	mov	r1, r3
 800cf16:	f7fe fa1b 	bl	800b350 <FreeRTOS_min_uint32>
 800cf1a:	4602      	mov	r2, r0
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

	/* Set the time-out field, so that we'll be called by the IP-task in case no
	next message will be received. */
	lRxSpace = (int32_t)( pxSocket->u.xTCP.ulHighestRxAllowed - pxTCPWindow->rx.ulCurrentSequenceNumber );
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf26:	69bb      	ldr	r3, [r7, #24]
 800cf28:	691b      	ldr	r3, [r3, #16]
 800cf2a:	1ad3      	subs	r3, r2, r3
 800cf2c:	617b      	str	r3, [r7, #20]
	#if ipconfigUSE_TCP_WIN == 1
	{

		#if( ipconfigTCP_ACK_EARLIER_PACKET != 0 )
		{
			lMinLength = ( ( int32_t ) 2 ) * ( ( int32_t ) pxSocket->u.xTCP.usCurMSS );
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800cf34:	005b      	lsls	r3, r3, #1
 800cf36:	613b      	str	r3, [r7, #16]
		}
		#endif /* ipconfigTCP_ACK_EARLIER_PACKET */

		/* In case we're receiving data continuously, we might postpone sending
		an ACK to gain performance. */
		if( ( ulReceiveLength > 0 ) &&							/* Data was sent to this socket. */
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d04f      	beq.n	800cfde <prvSendData+0x126>
 800cf3e:	697a      	ldr	r2, [r7, #20]
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	429a      	cmp	r2, r3
 800cf44:	db4b      	blt.n	800cfde <prvSendData+0x126>
			( lRxSpace >= lMinLength ) &&						/* There is Rx space for more data. */
			( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED ) &&	/* Not in a closure phase. */
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cf4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf50:	b2db      	uxtb	r3, r3
		#endif /* ipconfigTCP_ACK_EARLIER_PACKET */

		/* In case we're receiving data continuously, we might postpone sending
		an ACK to gain performance. */
		if( ( ulReceiveLength > 0 ) &&							/* Data was sent to this socket. */
			( lRxSpace >= lMinLength ) &&						/* There is Rx space for more data. */
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d143      	bne.n	800cfde <prvSendData+0x126>
			( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED ) &&	/* Not in a closure phase. */
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	2b28      	cmp	r3, #40	; 0x28
 800cf5a:	d140      	bne.n	800cfde <prvSendData+0x126>
			( xSendLength == ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER ) ) && /* No Tx data or options to be sent. */
			( pxSocket->u.xTCP.ucTCPState == eESTABLISHED ) &&	/* Connection established. */
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
		/* In case we're receiving data continuously, we might postpone sending
		an ACK to gain performance. */
		if( ( ulReceiveLength > 0 ) &&							/* Data was sent to this socket. */
			( lRxSpace >= lMinLength ) &&						/* There is Rx space for more data. */
			( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED ) &&	/* Not in a closure phase. */
			( xSendLength == ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER ) ) && /* No Tx data or options to be sent. */
 800cf62:	2b05      	cmp	r3, #5
 800cf64:	d13b      	bne.n	800cfde <prvSendData+0x126>
			( pxSocket->u.xTCP.ucTCPState == eESTABLISHED ) &&	/* Connection established. */
			( pxTCPHeader->ucTCPFlags == ipTCP_FLAG_ACK ) )		/* There are no other flags than an ACK. */
 800cf66:	69fb      	ldr	r3, [r7, #28]
 800cf68:	7b5b      	ldrb	r3, [r3, #13]
		an ACK to gain performance. */
		if( ( ulReceiveLength > 0 ) &&							/* Data was sent to this socket. */
			( lRxSpace >= lMinLength ) &&						/* There is Rx space for more data. */
			( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED ) &&	/* Not in a closure phase. */
			( xSendLength == ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER ) ) && /* No Tx data or options to be sent. */
			( pxSocket->u.xTCP.ucTCPState == eESTABLISHED ) &&	/* Connection established. */
 800cf6a:	2b10      	cmp	r3, #16
 800cf6c:	d137      	bne.n	800cfde <prvSendData+0x126>
			( pxTCPHeader->ucTCPFlags == ipTCP_FLAG_ACK ) )		/* There are no other flags than an ACK. */
		{
			if( pxSocket->u.xTCP.pxAckMessage != *ppxNetworkBuffer )
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	429a      	cmp	r2, r3
 800cf78:	d00c      	beq.n	800cf94 <prvSendData+0xdc>
			{
				/* There was still a delayed in queue, delete it. */
				if( pxSocket->u.xTCP.pxAckMessage != 0 )
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d004      	beq.n	800cf8c <prvSendData+0xd4>
				{
					vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cf86:	4618      	mov	r0, r3
 800cf88:	f7fb fc42 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
				}

				pxSocket->u.xTCP.pxAckMessage = *ppxNetworkBuffer;
 800cf8c:	68bb      	ldr	r3, [r7, #8]
 800cf8e:	681a      	ldr	r2, [r3, #0]
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	67da      	str	r2, [r3, #124]	; 0x7c
			}
			if( ( ulReceiveLength < ( uint32_t ) pxSocket->u.xTCP.usCurMSS ) ||	/* Received a small message. */
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800cf9a:	461a      	mov	r2, r3
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	429a      	cmp	r2, r3
 800cfa0:	d807      	bhi.n	800cfb2 <prvSendData+0xfa>
				( lRxSpace < ( int32_t ) ( 2U * pxSocket->u.xTCP.usCurMSS ) ) )	/* There are less than 2 x MSS space in the Rx buffer. */
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800cfa8:	005b      	lsls	r3, r3, #1
 800cfaa:	461a      	mov	r2, r3
					vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
				}

				pxSocket->u.xTCP.pxAckMessage = *ppxNetworkBuffer;
			}
			if( ( ulReceiveLength < ( uint32_t ) pxSocket->u.xTCP.usCurMSS ) ||	/* Received a small message. */
 800cfac:	697b      	ldr	r3, [r7, #20]
 800cfae:	429a      	cmp	r2, r3
 800cfb0:	dd04      	ble.n	800cfbc <prvSendData+0x104>
				( lRxSpace < ( int32_t ) ( 2U * pxSocket->u.xTCP.usCurMSS ) ) )	/* There are less than 2 x MSS space in the Rx buffer. */
			{
				pxSocket->u.xTCP.usTimeout = ( uint16_t ) pdMS_TO_MIN_TICKS( DELAYED_ACK_SHORT_DELAY_MS );
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	2202      	movs	r2, #2
 800cfb6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800cfba:	e003      	b.n	800cfc4 <prvSendData+0x10c>
			else
			{
				/* Normally a delayed ACK should wait 200 ms for a next incoming
				packet.  Only wait 20 ms here to gain performance.  A slow ACK
				for full-size message. */
				pxSocket->u.xTCP.usTimeout = ( uint16_t ) pdMS_TO_MIN_TICKS( DELAYED_ACK_LONGER_DELAY_MS );
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	2214      	movs	r2, #20
 800cfc0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
			}

			if( ( xTCPWindowLoggingLevel > 1 ) && ( ipconfigTCP_MAY_LOG_PORT( pxSocket->usLocalPort ) != pdFALSE ) )
 800cfc4:	4b1c      	ldr	r3, [pc, #112]	; (800d038 <prvSendData+0x180>)
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	2b01      	cmp	r3, #1
 800cfca:	dd02      	ble.n	800cfd2 <prvSendData+0x11a>
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800cfd0:	2b17      	cmp	r3, #23
					pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber - pxTCPWindow->tx.ulFirstSequenceNumber,
					xSendLength,
					pxSocket->u.xTCP.usTimeout, lRxSpace ) );
			}

			*ppxNetworkBuffer = NULL;
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	2200      	movs	r2, #0
 800cfd6:	601a      	str	r2, [r3, #0]
			xSendLength = 0;
 800cfd8:	2300      	movs	r3, #0
 800cfda:	603b      	str	r3, [r7, #0]
 800cfdc:	e011      	b.n	800d002 <prvSendData+0x14a>
		}
		else if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d00d      	beq.n	800d002 <prvSendData+0x14a>
		{
			/* As an ACK is not being delayed, remove any earlier delayed ACK
			message. */
			if( pxSocket->u.xTCP.pxAckMessage != *ppxNetworkBuffer )
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800cfea:	68bb      	ldr	r3, [r7, #8]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	429a      	cmp	r2, r3
 800cff0:	d004      	beq.n	800cffc <prvSendData+0x144>
			{
				vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cff6:	4618      	mov	r0, r3
 800cff8:	f7fb fc0a 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
			}

			pxSocket->u.xTCP.pxAckMessage = NULL;
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	2200      	movs	r2, #0
 800d000:	67da      	str	r2, [r3, #124]	; 0x7c
		( void ) pxTCPHeader;
		( void ) lRxSpace;
	}
	#endif /* ipconfigUSE_TCP_WIN */

	if( xSendLength != 0 )
 800d002:	683b      	ldr	r3, [r7, #0]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d012      	beq.n	800d02e <prvSendData+0x176>
	{
		if( ( xTCPWindowLoggingLevel > 1 ) && ( ipconfigTCP_MAY_LOG_PORT( pxSocket->usLocalPort ) != pdFALSE ) )
 800d008:	4b0b      	ldr	r3, [pc, #44]	; (800d038 <prvSendData+0x180>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	2b01      	cmp	r3, #1
 800d00e:	dd02      	ble.n	800d016 <prvSendData+0x15e>
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d014:	2b17      	cmp	r3, #23
				xSendLength ) );
		}

		/* Set the parameter 'xReleaseAfterSend' to the value of
		ipconfigZERO_COPY_TX_DRIVER. */
		prvTCPReturnPacket( pxSocket, *ppxNetworkBuffer, ( uint32_t ) xSendLength, ipconfigZERO_COPY_TX_DRIVER );
 800d016:	68bb      	ldr	r3, [r7, #8]
 800d018:	681a      	ldr	r2, [r3, #0]
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	68f8      	ldr	r0, [r7, #12]
 800d01e:	4611      	mov	r1, r2
 800d020:	461a      	mov	r2, r3
 800d022:	2301      	movs	r3, #1
 800d024:	f7fe fbec 	bl	800b800 <prvTCPReturnPacket>
		#if( ipconfigZERO_COPY_TX_DRIVER != 0 )
		{
			/* The driver has taken ownership of the Network Buffer. */
			*ppxNetworkBuffer = NULL;
 800d028:	68bb      	ldr	r3, [r7, #8]
 800d02a:	2200      	movs	r2, #0
 800d02c:	601a      	str	r2, [r3, #0]
		}
		#endif
	}

	return xSendLength;
 800d02e:	683b      	ldr	r3, [r7, #0]
}
 800d030:	4618      	mov	r0, r3
 800d032:	3728      	adds	r7, #40	; 0x28
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}
 800d038:	2000c2cc 	.word	0x2000c2cc

0800d03c <prvTCPHandleState>:
 *
 * As these functions are declared static, and they're called from one location
 * only, most compilers will inline them, thus avoiding a call and return.
 */
static BaseType_t prvTCPHandleState( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t **ppxNetworkBuffer )
{
 800d03c:	b580      	push	{r7, lr}
 800d03e:	b08c      	sub	sp, #48	; 0x30
 800d040:	af00      	add	r7, sp, #0
 800d042:	6078      	str	r0, [r7, #4]
 800d044:	6039      	str	r1, [r7, #0]
TCPPacket_t *pxTCPPacket = ( TCPPacket_t * ) ( (*ppxNetworkBuffer)->pucEthernetBuffer );
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	699b      	ldr	r3, [r3, #24]
 800d04c:	62bb      	str	r3, [r7, #40]	; 0x28
TCPHeader_t *pxTCPHeader = &( pxTCPPacket->xTCPHeader );
 800d04e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d050:	3322      	adds	r3, #34	; 0x22
 800d052:	627b      	str	r3, [r7, #36]	; 0x24
BaseType_t xSendLength = 0;
 800d054:	2300      	movs	r3, #0
 800d056:	62fb      	str	r3, [r7, #44]	; 0x2c
uint32_t ulReceiveLength;	/* Number of bytes contained in the TCP message. */
uint8_t *pucRecvData;
uint32_t ulSequenceNumber = FreeRTOS_ntohl (pxTCPHeader->ulSequenceNumber);
 800d058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d05a:	685b      	ldr	r3, [r3, #4]
 800d05c:	061a      	lsls	r2, r3, #24
 800d05e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d060:	685b      	ldr	r3, [r3, #4]
 800d062:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d066:	021b      	lsls	r3, r3, #8
 800d068:	431a      	orrs	r2, r3
 800d06a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d06c:	685b      	ldr	r3, [r3, #4]
 800d06e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d072:	0a1b      	lsrs	r3, r3, #8
 800d074:	431a      	orrs	r2, r3
 800d076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d078:	685b      	ldr	r3, [r3, #4]
 800d07a:	0e1b      	lsrs	r3, r3, #24
 800d07c:	4313      	orrs	r3, r2
 800d07e:	623b      	str	r3, [r7, #32]
	/* xOptionsLength: the size of the options to be sent (always a multiple of
	4 bytes)
	1. in the SYN phase, we shall communicate the MSS
	2. in case of a SACK, Selective ACK, ack a segment which comes in
	out-of-order. */
UBaseType_t uxOptionsLength = 0u;
 800d080:	2300      	movs	r3, #0
 800d082:	61fb      	str	r3, [r7, #28]
uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800d084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d086:	7b5b      	ldrb	r3, [r3, #13]
 800d088:	76fb      	strb	r3, [r7, #27]
TCPWindow_t *pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	33dc      	adds	r3, #220	; 0xdc
 800d08e:	617b      	str	r3, [r7, #20]

	/* First get the length and the position of the received data, if any.
	pucRecvData will point to the first byte of the TCP payload. */
	ulReceiveLength = ( uint32_t ) prvCheckRxData( *ppxNetworkBuffer, &pucRecvData );
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	681a      	ldr	r2, [r3, #0]
 800d094:	f107 030c 	add.w	r3, r7, #12
 800d098:	4610      	mov	r0, r2
 800d09a:	4619      	mov	r1, r3
 800d09c:	f7ff fbf4 	bl	800c888 <prvCheckRxData>
 800d0a0:	4603      	mov	r3, r0
 800d0a2:	613b      	str	r3, [r7, #16]

	if( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED )
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800d0aa:	2b04      	cmp	r3, #4
 800d0ac:	d90c      	bls.n	800d0c8 <prvTCPHandleState+0x8c>
	{
		if ( pxTCPWindow->rx.ulCurrentSequenceNumber == ulSequenceNumber + 1u )
 800d0ae:	697b      	ldr	r3, [r7, #20]
 800d0b0:	691a      	ldr	r2, [r3, #16]
 800d0b2:	6a3b      	ldr	r3, [r7, #32]
 800d0b4:	3301      	adds	r3, #1
 800d0b6:	429a      	cmp	r2, r3
 800d0b8:	d106      	bne.n	800d0c8 <prvTCPHandleState+0x8c>
		{
			/* This is most probably a keep-alive message from peer.  Setting
			'bWinChange' doesn't cause a window-size-change, the flag is used
			here to force sending an immediate ACK. */
			pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800d0ba:	687a      	ldr	r2, [r7, #4]
 800d0bc:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800d0c0:	f043 0301 	orr.w	r3, r3, #1
 800d0c4:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
		}
	}

	/* Keep track of the highest sequence number that might be expected within
	this connection. */
	if( ( ( int32_t ) ( ulSequenceNumber + ulReceiveLength - pxTCPWindow->rx.ulHighestSequenceNumber ) ) > 0 )
 800d0c8:	6a3a      	ldr	r2, [r7, #32]
 800d0ca:	693b      	ldr	r3, [r7, #16]
 800d0cc:	441a      	add	r2, r3
 800d0ce:	697b      	ldr	r3, [r7, #20]
 800d0d0:	699b      	ldr	r3, [r3, #24]
 800d0d2:	1ad3      	subs	r3, r2, r3
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	dd04      	ble.n	800d0e2 <prvTCPHandleState+0xa6>
	{
		pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + ulReceiveLength;
 800d0d8:	6a3a      	ldr	r2, [r7, #32]
 800d0da:	693b      	ldr	r3, [r7, #16]
 800d0dc:	441a      	add	r2, r3
 800d0de:	697b      	ldr	r3, [r7, #20]
 800d0e0:	619a      	str	r2, [r3, #24]
	}

	/* Storing data may result in a fatal error if malloc() fails. */
	if( prvStoreRxData( pxSocket, pucRecvData, *ppxNetworkBuffer, ulReceiveLength ) < 0 )
 800d0e2:	68fa      	ldr	r2, [r7, #12]
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	6878      	ldr	r0, [r7, #4]
 800d0ea:	4611      	mov	r1, r2
 800d0ec:	461a      	mov	r2, r3
 800d0ee:	693b      	ldr	r3, [r7, #16]
 800d0f0:	f7ff fc34 	bl	800c95c <prvStoreRxData>
 800d0f4:	4603      	mov	r3, r0
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	da03      	bge.n	800d102 <prvTCPHandleState+0xc6>
	{
		xSendLength = -1;
 800d0fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d0fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d100:	e09e      	b.n	800d240 <prvTCPHandleState+0x204>
	}
	else
	{
		uxOptionsLength = prvSetOptions( pxSocket, *ppxNetworkBuffer );
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	6878      	ldr	r0, [r7, #4]
 800d108:	4619      	mov	r1, r3
 800d10a:	f7ff fc9b 	bl	800ca44 <prvSetOptions>
 800d10e:	61f8      	str	r0, [r7, #28]

		if( ( pxSocket->u.xTCP.ucTCPState == eSYN_RECEIVED ) && ( ( ucTCPFlags & ipTCP_FLAG_CTRL ) == ipTCP_FLAG_SYN ) )
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800d116:	2b04      	cmp	r3, #4
 800d118:	d108      	bne.n	800d12c <prvTCPHandleState+0xf0>
 800d11a:	7efb      	ldrb	r3, [r7, #27]
 800d11c:	f003 031f 	and.w	r3, r3, #31
 800d120:	2b02      	cmp	r3, #2
 800d122:	d103      	bne.n	800d12c <prvTCPHandleState+0xf0>

			/* In eSYN_RECEIVED a simple ACK is expected, but apparently the
			'SYN+ACK' didn't arrive.  Step back to the previous state in which
			a first incoming SYN is handled.  The SYN was counted already so
			decrease it first. */
			vTCPStateChange( pxSocket, eSYN_FIRST );
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	2103      	movs	r1, #3
 800d128:	f7fe ffb0 	bl	800c08c <vTCPStateChange>
		}

		if( ( ( ucTCPFlags & ipTCP_FLAG_FIN ) != 0u ) && ( pxSocket->u.xTCP.bits.bFinRecv == pdFALSE_UNSIGNED ) )
 800d12c:	7efb      	ldrb	r3, [r7, #27]
 800d12e:	f003 0301 	and.w	r3, r3, #1
 800d132:	2b00      	cmp	r3, #0
 800d134:	d022      	beq.n	800d17c <prvTCPHandleState+0x140>
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d13c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d140:	b2db      	uxtb	r3, r3
 800d142:	2b00      	cmp	r3, #0
 800d144:	d11a      	bne.n	800d17c <prvTCPHandleState+0x140>
		{
			/* It's the first time a FIN has been received, remember its
			sequence number. */
			pxTCPWindow->rx.ulFINSequenceNumber = ulSequenceNumber + ulReceiveLength;
 800d146:	6a3a      	ldr	r2, [r7, #32]
 800d148:	693b      	ldr	r3, [r7, #16]
 800d14a:	441a      	add	r2, r3
 800d14c:	697b      	ldr	r3, [r7, #20]
 800d14e:	615a      	str	r2, [r3, #20]
			pxSocket->u.xTCP.bits.bFinRecv = pdTRUE_UNSIGNED;
 800d150:	687a      	ldr	r2, [r7, #4]
 800d152:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 800d156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d15a:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41

			/* Was peer the first one to send a FIN? */
			if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d168:	b2db      	uxtb	r3, r3
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d106      	bne.n	800d17c <prvTCPHandleState+0x140>
			{
				/* If so, don't send the-last-ACK. */
				pxSocket->u.xTCP.bits.bFinLast = pdTRUE_UNSIGNED;
 800d16e:	687a      	ldr	r2, [r7, #4]
 800d170:	f892 3042 	ldrb.w	r3, [r2, #66]	; 0x42
 800d174:	f043 0302 	orr.w	r3, r3, #2
 800d178:	f882 3042 	strb.w	r3, [r2, #66]	; 0x42
			}
		}

		switch (pxSocket->u.xTCP.ucTCPState)
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800d182:	2b0b      	cmp	r3, #11
 800d184:	d85b      	bhi.n	800d23e <prvTCPHandleState+0x202>
 800d186:	a201      	add	r2, pc, #4	; (adr r2, 800d18c <prvTCPHandleState+0x150>)
 800d188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d18c:	0800d23f 	.word	0x0800d23f
 800d190:	0800d23f 	.word	0x0800d23f
 800d194:	0800d20f 	.word	0x0800d20f
 800d198:	0800d1bd 	.word	0x0800d1bd
 800d19c:	0800d20f 	.word	0x0800d20f
 800d1a0:	0800d21f 	.word	0x0800d21f
 800d1a4:	0800d22f 	.word	0x0800d22f
 800d1a8:	0800d22f 	.word	0x0800d22f
 800d1ac:	0800d23f 	.word	0x0800d23f
 800d1b0:	0800d23f 	.word	0x0800d23f
 800d1b4:	0800d22f 	.word	0x0800d22f
 800d1b8:	0800d23f 	.word	0x0800d23f
							socket. */
			{
				/* A new socket has been created, reply with a SYN+ACK.
				Acknowledge with seq+1 because the SYN is seen as pseudo data
				with len = 1. */
				uxOptionsLength = prvSetSynAckOptions( pxSocket, pxTCPPacket );
 800d1bc:	6878      	ldr	r0, [r7, #4]
 800d1be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d1c0:	f7fe feec 	bl	800bf9c <prvSetSynAckOptions>
 800d1c4:	61f8      	str	r0, [r7, #28]
				pxTCPHeader->ucTCPFlags = ipTCP_FLAG_SYN | ipTCP_FLAG_ACK;
 800d1c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1c8:	2212      	movs	r2, #18
 800d1ca:	735a      	strb	r2, [r3, #13]

				xSendLength = ( BaseType_t ) ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + uxOptionsLength );
 800d1cc:	69fb      	ldr	r3, [r7, #28]
 800d1ce:	3328      	adds	r3, #40	; 0x28
 800d1d0:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* Set the TCP offset field:  ipSIZE_OF_TCP_HEADER equals 20 and
				xOptionsLength is a multiple of 4.  The complete expression is:
				ucTCPOffset = ( ( ipSIZE_OF_TCP_HEADER + xOptionsLength ) / 4 ) << 4 */
				pxTCPHeader->ucTCPOffset = ( uint8_t )( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800d1d2:	69fb      	ldr	r3, [r7, #28]
 800d1d4:	b2db      	uxtb	r3, r3
 800d1d6:	3314      	adds	r3, #20
 800d1d8:	b2db      	uxtb	r3, r3
 800d1da:	009b      	lsls	r3, r3, #2
 800d1dc:	b2da      	uxtb	r2, r3
 800d1de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1e0:	731a      	strb	r2, [r3, #12]
				vTCPStateChange( pxSocket, eSYN_RECEIVED );
 800d1e2:	6878      	ldr	r0, [r7, #4]
 800d1e4:	2104      	movs	r1, #4
 800d1e6:	f7fe ff51 	bl	800c08c <vTCPStateChange>

				pxTCPWindow->rx.ulCurrentSequenceNumber = pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + 1u;
 800d1ea:	6a3b      	ldr	r3, [r7, #32]
 800d1ec:	1c5a      	adds	r2, r3, #1
 800d1ee:	697b      	ldr	r3, [r7, #20]
 800d1f0:	619a      	str	r2, [r3, #24]
 800d1f2:	697b      	ldr	r3, [r7, #20]
 800d1f4:	699a      	ldr	r2, [r3, #24]
 800d1f6:	697b      	ldr	r3, [r7, #20]
 800d1f8:	611a      	str	r2, [r3, #16]
				pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->ulNextTxSequenceNumber = pxTCPWindow->tx.ulFirstSequenceNumber + 1u; /* because we send a TCP_SYN. */
 800d1fa:	697b      	ldr	r3, [r7, #20]
 800d1fc:	69db      	ldr	r3, [r3, #28]
 800d1fe:	1c5a      	adds	r2, r3, #1
 800d200:	697b      	ldr	r3, [r7, #20]
 800d202:	635a      	str	r2, [r3, #52]	; 0x34
 800d204:	697b      	ldr	r3, [r7, #20]
 800d206:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d208:	697b      	ldr	r3, [r7, #20]
 800d20a:	621a      	str	r2, [r3, #32]
			}
			break;
 800d20c:	e018      	b.n	800d240 <prvTCPHandleState+0x204>
		case eCONNECT_SYN:	/* (client) also called SYN_SENT: we've just send a
							SYN, expect	a SYN+ACK and send a ACK now. */
			/* Fall through */
		case eSYN_RECEIVED:	/* (server) we've had a SYN, replied with SYN+SCK
							expect a ACK and do nothing. */
			xSendLength = prvHandleSynReceived( pxSocket, ppxNetworkBuffer, ulReceiveLength, uxOptionsLength );
 800d20e:	6878      	ldr	r0, [r7, #4]
 800d210:	6839      	ldr	r1, [r7, #0]
 800d212:	693a      	ldr	r2, [r7, #16]
 800d214:	69fb      	ldr	r3, [r7, #28]
 800d216:	f7ff fc75 	bl	800cb04 <prvHandleSynReceived>
 800d21a:	62f8      	str	r0, [r7, #44]	; 0x2c
			break;
 800d21c:	e010      	b.n	800d240 <prvTCPHandleState+0x204>
		case eESTABLISHED:	/* (server + client) an open connection, data
							received can be	delivered to the user. The normal
							state for the data transfer phase of the connection
							The closing states are also handled here with the
							use of some flags. */
			xSendLength = prvHandleEstablished( pxSocket, ppxNetworkBuffer, ulReceiveLength, uxOptionsLength );
 800d21e:	6878      	ldr	r0, [r7, #4]
 800d220:	6839      	ldr	r1, [r7, #0]
 800d222:	693a      	ldr	r2, [r7, #16]
 800d224:	69fb      	ldr	r3, [r7, #28]
 800d226:	f7ff fd2f 	bl	800cc88 <prvHandleEstablished>
 800d22a:	62f8      	str	r0, [r7, #44]	; 0x2c
			break;
 800d22c:	e008      	b.n	800d240 <prvTCPHandleState+0x204>
			/* Fall through */
		case eFIN_WAIT_1:	/* (server + client) waiting for a connection termination request from the remote TCP,
							 * or an acknowledgement of the connection termination request previously sent. */
			/* Fall through */
		case eFIN_WAIT_2:	/* (server + client) waiting for a connection termination request from the remote TCP. */
			xSendLength = prvTCPHandleFin( pxSocket, *ppxNetworkBuffer );
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	6878      	ldr	r0, [r7, #4]
 800d234:	4619      	mov	r1, r3
 800d236:	f7ff fa81 	bl	800c73c <prvTCPHandleFin>
 800d23a:	62f8      	str	r0, [r7, #44]	; 0x2c
			break;
 800d23c:	e000      	b.n	800d240 <prvTCPHandleState+0x204>
							a MSL (maximum segment lifetime).]  These states are
							implemented implicitly by settings flags like
							'bFinSent', 'bFinRecv', and 'bFinAcked'. */
			break;
		default:
			break;
 800d23e:	bf00      	nop
		}
	}

	if( xSendLength > 0 )
 800d240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d242:	2b00      	cmp	r3, #0
 800d244:	dd06      	ble.n	800d254 <prvTCPHandleState+0x218>
	{
		xSendLength = prvSendData( pxSocket, ppxNetworkBuffer, ulReceiveLength, xSendLength );
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	6839      	ldr	r1, [r7, #0]
 800d24a:	693a      	ldr	r2, [r7, #16]
 800d24c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d24e:	f7ff fe33 	bl	800ceb8 <prvSendData>
 800d252:	62f8      	str	r0, [r7, #44]	; 0x2c
	}

	return xSendLength;
 800d254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800d256:	4618      	mov	r0, r3
 800d258:	3730      	adds	r7, #48	; 0x30
 800d25a:	46bd      	mov	sp, r7
 800d25c:	bd80      	pop	{r7, pc}
 800d25e:	bf00      	nop

0800d260 <prvTCPSendReset>:
/*-----------------------------------------------------------*/

static BaseType_t prvTCPSendReset( NetworkBufferDescriptor_t *pxNetworkBuffer )
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b084      	sub	sp, #16
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
	#if( ipconfigIGNORE_UNKNOWN_PACKETS == 0 )
	{
	TCPPacket_t *pxTCPPacket = ( TCPPacket_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	699b      	ldr	r3, [r3, #24]
 800d26c:	60fb      	str	r3, [r7, #12]
	const BaseType_t xSendLength = ( BaseType_t ) ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + 0u );	/* Plus 0 options. */
 800d26e:	2328      	movs	r3, #40	; 0x28
 800d270:	60bb      	str	r3, [r7, #8]

		pxTCPPacket->xTCPHeader.ucTCPFlags = ipTCP_FLAG_ACK | ipTCP_FLAG_RST;
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	2214      	movs	r2, #20
 800d276:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		pxTCPPacket->xTCPHeader.ucTCPOffset = ( ipSIZE_OF_TCP_HEADER + 0u ) << 2;
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	2250      	movs	r2, #80	; 0x50
 800d27e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

		prvTCPReturnPacket( NULL, pxNetworkBuffer, ( uint32_t ) xSendLength, pdFALSE );
 800d282:	68bb      	ldr	r3, [r7, #8]
 800d284:	2000      	movs	r0, #0
 800d286:	6879      	ldr	r1, [r7, #4]
 800d288:	461a      	mov	r2, r3
 800d28a:	2300      	movs	r3, #0
 800d28c:	f7fe fab8 	bl	800b800 <prvTCPReturnPacket>

	/* Remove compiler warnings if ipconfigIGNORE_UNKNOWN_PACKETS == 1. */
	( void ) pxNetworkBuffer;

	/* The packet was not consumed. */
	return pdFAIL;
 800d290:	2300      	movs	r3, #0
}
 800d292:	4618      	mov	r0, r3
 800d294:	3710      	adds	r7, #16
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}
 800d29a:	bf00      	nop

0800d29c <prvSocketSetMSS>:
/*-----------------------------------------------------------*/

static void prvSocketSetMSS( FreeRTOS_Socket_t *pxSocket )
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b084      	sub	sp, #16
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
uint32_t ulMSS = ipconfigTCP_MSS;
 800d2a4:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800d2a8:	60fb      	str	r3, [r7, #12]

	if( ( ( FreeRTOS_ntohl( pxSocket->u.xTCP.ulRemoteIP ) ^ *ipLOCAL_IP_ADDRESS_POINTER ) & xNetworkAddressing.ulNetMask ) != 0ul )
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2ae:	061a      	lsls	r2, r3, #24
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2b4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d2b8:	021b      	lsls	r3, r3, #8
 800d2ba:	431a      	orrs	r2, r3
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d2c4:	0a1b      	lsrs	r3, r3, #8
 800d2c6:	431a      	orrs	r2, r3
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2cc:	0e1b      	lsrs	r3, r3, #24
 800d2ce:	431a      	orrs	r2, r3
 800d2d0:	4b0d      	ldr	r3, [pc, #52]	; (800d308 <prvSocketSetMSS+0x6c>)
 800d2d2:	695b      	ldr	r3, [r3, #20]
 800d2d4:	405a      	eors	r2, r3
 800d2d6:	4b0d      	ldr	r3, [pc, #52]	; (800d30c <prvSocketSetMSS+0x70>)
 800d2d8:	685b      	ldr	r3, [r3, #4]
 800d2da:	4013      	ands	r3, r2
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d005      	beq.n	800d2ec <prvSocketSetMSS+0x50>
	{
		/* Data for this peer will pass through a router, and maybe through
		the internet.  Limit the MSS to 1400 bytes or less. */
		ulMSS = FreeRTOS_min_uint32( ( uint32_t ) REDUCED_MSS_THROUGH_INTERNET, ulMSS );
 800d2e0:	f44f 60af 	mov.w	r0, #1400	; 0x578
 800d2e4:	68f9      	ldr	r1, [r7, #12]
 800d2e6:	f7fe f833 	bl	800b350 <FreeRTOS_min_uint32>
 800d2ea:	60f8      	str	r0, [r7, #12]
	}

	FreeRTOS_debug_printf( ( "prvSocketSetMSS: %lu bytes for %lxip:%u\n", ulMSS, pxSocket->u.xTCP.ulRemoteIP, pxSocket->u.xTCP.usRemotePort ) );

	pxSocket->u.xTCP.usInitMSS = pxSocket->u.xTCP.usCurMSS = ( uint16_t ) ulMSS;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	b29a      	uxth	r2, r3
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
}
 800d302:	3710      	adds	r7, #16
 800d304:	46bd      	mov	sp, r7
 800d306:	bd80      	pop	{r7, pc}
 800d308:	2000bb08 	.word	0x2000bb08
 800d30c:	2000c1dc 	.word	0x2000c1dc

0800d310 <xProcessReceivedTCPPacket>:
 *		prvTCPSendRepeated()
 *			prvTCPReturnPacket()		// Prepare for returning
 *			xNetworkInterfaceOutput()	// Sends data to the NIC
*/
BaseType_t xProcessReceivedTCPPacket( NetworkBufferDescriptor_t *pxNetworkBuffer )
{
 800d310:	b580      	push	{r7, lr}
 800d312:	b08c      	sub	sp, #48	; 0x30
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
FreeRTOS_Socket_t *pxSocket;
TCPPacket_t * pxTCPPacket = ( TCPPacket_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	699b      	ldr	r3, [r3, #24]
 800d31c:	627b      	str	r3, [r7, #36]	; 0x24
uint16_t ucTCPFlags = pxTCPPacket->xTCPHeader.ucTCPFlags;
 800d31e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d320:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d324:	847b      	strh	r3, [r7, #34]	; 0x22
uint32_t ulLocalIP = FreeRTOS_htonl( pxTCPPacket->xIPHeader.ulDestinationIPAddress );
 800d326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d328:	f8d3 301e 	ldr.w	r3, [r3, #30]
 800d32c:	061a      	lsls	r2, r3, #24
 800d32e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d330:	f8d3 301e 	ldr.w	r3, [r3, #30]
 800d334:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d338:	021b      	lsls	r3, r3, #8
 800d33a:	431a      	orrs	r2, r3
 800d33c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d33e:	f8d3 301e 	ldr.w	r3, [r3, #30]
 800d342:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d346:	0a1b      	lsrs	r3, r3, #8
 800d348:	431a      	orrs	r2, r3
 800d34a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d34c:	f8d3 301e 	ldr.w	r3, [r3, #30]
 800d350:	0e1b      	lsrs	r3, r3, #24
 800d352:	4313      	orrs	r3, r2
 800d354:	61fb      	str	r3, [r7, #28]
uint16_t xLocalPort = FreeRTOS_htons( pxTCPPacket->xTCPHeader.usDestinationPort );
 800d356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d358:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d35a:	b29b      	uxth	r3, r3
 800d35c:	021b      	lsls	r3, r3, #8
 800d35e:	b29a      	uxth	r2, r3
 800d360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d362:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d364:	b29b      	uxth	r3, r3
 800d366:	0a1b      	lsrs	r3, r3, #8
 800d368:	b29b      	uxth	r3, r3
 800d36a:	b29b      	uxth	r3, r3
 800d36c:	4313      	orrs	r3, r2
 800d36e:	b29b      	uxth	r3, r3
 800d370:	837b      	strh	r3, [r7, #26]
uint32_t ulRemoteIP = FreeRTOS_htonl( pxTCPPacket->xIPHeader.ulSourceIPAddress );
 800d372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d374:	f8d3 301a 	ldr.w	r3, [r3, #26]
 800d378:	061a      	lsls	r2, r3, #24
 800d37a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d37c:	f8d3 301a 	ldr.w	r3, [r3, #26]
 800d380:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d384:	021b      	lsls	r3, r3, #8
 800d386:	431a      	orrs	r2, r3
 800d388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d38a:	f8d3 301a 	ldr.w	r3, [r3, #26]
 800d38e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d392:	0a1b      	lsrs	r3, r3, #8
 800d394:	431a      	orrs	r2, r3
 800d396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d398:	f8d3 301a 	ldr.w	r3, [r3, #26]
 800d39c:	0e1b      	lsrs	r3, r3, #24
 800d39e:	4313      	orrs	r3, r2
 800d3a0:	617b      	str	r3, [r7, #20]
uint16_t xRemotePort = FreeRTOS_htons( pxTCPPacket->xTCPHeader.usSourcePort );
 800d3a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3a4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800d3a6:	b29b      	uxth	r3, r3
 800d3a8:	021b      	lsls	r3, r3, #8
 800d3aa:	b29a      	uxth	r2, r3
 800d3ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3ae:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800d3b0:	b29b      	uxth	r3, r3
 800d3b2:	0a1b      	lsrs	r3, r3, #8
 800d3b4:	b29b      	uxth	r3, r3
 800d3b6:	b29b      	uxth	r3, r3
 800d3b8:	4313      	orrs	r3, r2
 800d3ba:	b29b      	uxth	r3, r3
 800d3bc:	827b      	strh	r3, [r7, #18]
BaseType_t xResult = pdPASS;
 800d3be:	2301      	movs	r3, #1
 800d3c0:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Find the destination socket, and if not found: return a socket listing to
	the destination PORT. */
	pxSocket = ( FreeRTOS_Socket_t * ) pxTCPSocketLookup( ulLocalIP, xLocalPort, ulRemoteIP, xRemotePort );
 800d3c2:	8b7a      	ldrh	r2, [r7, #26]
 800d3c4:	8a7b      	ldrh	r3, [r7, #18]
 800d3c6:	69f8      	ldr	r0, [r7, #28]
 800d3c8:	4611      	mov	r1, r2
 800d3ca:	697a      	ldr	r2, [r7, #20]
 800d3cc:	f7fd faec 	bl	800a9a8 <pxTCPSocketLookup>
 800d3d0:	62f8      	str	r0, [r7, #44]	; 0x2c

	if( ( pxSocket == NULL ) || ( prvTCPSocketIsActive( ( UBaseType_t ) pxSocket->u.xTCP.ucTCPState ) == pdFALSE ) )
 800d3d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d008      	beq.n	800d3ea <xProcessReceivedTCPPacket+0xda>
 800d3d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3da:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800d3de:	4618      	mov	r0, r3
 800d3e0:	f7fe f898 	bl	800b514 <prvTCPSocketIsActive>
 800d3e4:	4603      	mov	r3, r0
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d110      	bne.n	800d40c <xProcessReceivedTCPPacket+0xfc>
		the other party will get a ECONN error.  There are two exceptions:
		1) A packet that already has the RST flag set.
		2) A packet that only has the ACK flag set.
		A packet with only the ACK flag set might be the last ACK in
	 	a three-way hand-shake that closes a connection. */
		if( ( ( ucTCPFlags & ipTCP_FLAG_CTRL ) != ipTCP_FLAG_ACK ) &&
 800d3ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d3ec:	f003 031f 	and.w	r3, r3, #31
 800d3f0:	2b10      	cmp	r3, #16
 800d3f2:	d008      	beq.n	800d406 <xProcessReceivedTCPPacket+0xf6>
			( ( ucTCPFlags & ipTCP_FLAG_RST ) == 0u ) )
 800d3f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d3f6:	f003 0304 	and.w	r3, r3, #4
		the other party will get a ECONN error.  There are two exceptions:
		1) A packet that already has the RST flag set.
		2) A packet that only has the ACK flag set.
		A packet with only the ACK flag set might be the last ACK in
	 	a three-way hand-shake that closes a connection. */
		if( ( ( ucTCPFlags & ipTCP_FLAG_CTRL ) != ipTCP_FLAG_ACK ) &&
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d103      	bne.n	800d406 <xProcessReceivedTCPPacket+0xf6>
			( ( ucTCPFlags & ipTCP_FLAG_RST ) == 0u ) )
		{
			prvTCPSendReset( pxNetworkBuffer );
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	4618      	mov	r0, r3
 800d402:	f7ff ff2d 	bl	800d260 <prvTCPSendReset>
		}

		/* The packet can't be handled. */
		xResult = pdFAIL;
 800d406:	2300      	movs	r3, #0
 800d408:	62bb      	str	r3, [r7, #40]	; 0x28
 800d40a:	e04e      	b.n	800d4aa <xProcessReceivedTCPPacket+0x19a>
	}
	else
	{
		pxSocket->u.xTCP.ucRepCount = 0u;
 800d40c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d40e:	2200      	movs	r2, #0
 800d410:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

		if( pxSocket->u.xTCP.ucTCPState == eTCP_LISTEN )
 800d414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d416:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800d41a:	2b01      	cmp	r3, #1
 800d41c:	d11c      	bne.n	800d458 <xProcessReceivedTCPPacket+0x148>
		{
			/* The matching socket is in a listening state.  Test if the peer
			has set the SYN flag. */
			if( ( ucTCPFlags & ipTCP_FLAG_CTRL ) != ipTCP_FLAG_SYN )
 800d41e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d420:	f003 031f 	and.w	r3, r3, #31
 800d424:	2b02      	cmp	r3, #2
 800d426:	d00b      	beq.n	800d440 <xProcessReceivedTCPPacket+0x130>
				FreeRTOS_debug_printf( ( "TCP: Server can't handle flags: %s from %lxip:%u to port %u\n",
					prvTCPFlagMeaning( ( UBaseType_t ) ucTCPFlags ), ulRemoteIP, xRemotePort, xLocalPort ) );
				}
				#endif /* ipconfigHAS_DEBUG_PRINTF */

				if( ( ucTCPFlags & ipTCP_FLAG_RST ) == 0u )
 800d428:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d42a:	f003 0304 	and.w	r3, r3, #4
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d103      	bne.n	800d43a <xProcessReceivedTCPPacket+0x12a>
				{
					prvTCPSendReset( pxNetworkBuffer );
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	4618      	mov	r0, r3
 800d436:	f7ff ff13 	bl	800d260 <prvTCPSendReset>
				}
				xResult = pdFAIL;
 800d43a:	2300      	movs	r3, #0
 800d43c:	62bb      	str	r3, [r7, #40]	; 0x28
 800d43e:	e034      	b.n	800d4aa <xProcessReceivedTCPPacket+0x19a>
			else
			{
				/* prvHandleListen() will either return a newly created socket
				(if bReuseSocket is false), otherwise it returns the current
				socket which will later get connected. */
				pxSocket = prvHandleListen( pxSocket, pxNetworkBuffer );
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d444:	4619      	mov	r1, r3
 800d446:	f000 f87f 	bl	800d548 <prvHandleListen>
 800d44a:	62f8      	str	r0, [r7, #44]	; 0x2c

				if( pxSocket == NULL )
 800d44c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d12b      	bne.n	800d4aa <xProcessReceivedTCPPacket+0x19a>
				{
					xResult = pdFAIL;
 800d452:	2300      	movs	r3, #0
 800d454:	62bb      	str	r3, [r7, #40]	; 0x28
 800d456:	e028      	b.n	800d4aa <xProcessReceivedTCPPacket+0x19a>
		}	/* if( pxSocket->u.xTCP.ucTCPState == eTCP_LISTEN ). */
		else
		{
			/* This is not a socket in listening mode. Check for the RST
			flag. */
			if( ( ucTCPFlags & ipTCP_FLAG_RST ) != 0u )
 800d458:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d45a:	f003 0304 	and.w	r3, r3, #4
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d006      	beq.n	800d470 <xProcessReceivedTCPPacket+0x160>
			{
				/* The target socket is not in a listening state, any RST packet
				will cause the socket to be closed. */
				FreeRTOS_debug_printf( ( "TCP: RST received from %lxip:%u for %u\n", ulRemoteIP, xRemotePort, xLocalPort ) );
				vTCPStateChange( pxSocket, eCLOSED );
 800d462:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d464:	2100      	movs	r1, #0
 800d466:	f7fe fe11 	bl	800c08c <vTCPStateChange>

				/* The packet cannot be handled. */
				xResult = pdFAIL;
 800d46a:	2300      	movs	r3, #0
 800d46c:	62bb      	str	r3, [r7, #40]	; 0x28
 800d46e:	e01c      	b.n	800d4aa <xProcessReceivedTCPPacket+0x19a>
			}
			else if( ( ( ucTCPFlags & ipTCP_FLAG_CTRL ) == ipTCP_FLAG_SYN ) && ( pxSocket->u.xTCP.ucTCPState >= eESTABLISHED ) )
 800d470:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d472:	f003 031f 	and.w	r3, r3, #31
 800d476:	2b02      	cmp	r3, #2
 800d478:	d107      	bne.n	800d48a <xProcessReceivedTCPPacket+0x17a>
 800d47a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d47c:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800d480:	2b04      	cmp	r3, #4
 800d482:	d902      	bls.n	800d48a <xProcessReceivedTCPPacket+0x17a>
			{
				/* SYN flag while this socket is already connected. */
				FreeRTOS_debug_printf( ( "TCP: SYN unexpected from %lxip:%u\n", ulRemoteIP, xRemotePort ) );

				/* The packet cannot be handled. */
				xResult = pdFAIL;
 800d484:	2300      	movs	r3, #0
 800d486:	62bb      	str	r3, [r7, #40]	; 0x28
 800d488:	e00f      	b.n	800d4aa <xProcessReceivedTCPPacket+0x19a>
			else
			{
				/* Update the copy of the TCP header only (skipping eth and IP
				headers).  It might be used later on, whenever data must be sent
				to the peer. */
				const BaseType_t lOffset = ( BaseType_t ) ( ipSIZE_OF_ETH_HEADER + ipSIZE_OF_IPv4_HEADER );
 800d48a:	2322      	movs	r3, #34	; 0x22
 800d48c:	60fb      	str	r3, [r7, #12]
				memcpy( pxSocket->u.xTCP.xPacket.u.ucLastPacket + lOffset, pxNetworkBuffer->pucEthernetBuffer + lOffset, ipSIZE_OF_TCP_HEADER );
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	3380      	adds	r3, #128	; 0x80
 800d492:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d494:	4413      	add	r3, r2
 800d496:	1c99      	adds	r1, r3, #2
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	699a      	ldr	r2, [r3, #24]
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	4413      	add	r3, r2
 800d4a0:	4608      	mov	r0, r1
 800d4a2:	4619      	mov	r1, r3
 800d4a4:	2214      	movs	r2, #20
 800d4a6:	f003 fe23 	bl	80110f0 <memcpy>
			}
		}
	}

	if( xResult != pdFAIL )
 800d4aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d046      	beq.n	800d53e <xProcessReceivedTCPPacket+0x22e>
	{
		/* Touch the alive timers because we received a message	for this
		socket. */
		prvTCPTouchSocket( pxSocket );
 800d4b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d4b2:	f7fe fdc7 	bl	800c044 <prvTCPTouchSocket>
		/* _HT_ : if we're in the SYN phase, and peer does not send a MSS option,
		then we MUST assume an MSS size of 536 bytes for backward compatibility. */

		/* When there are no TCP options, the TCP offset equals 20 bytes, which is stored as
		the number 5 (words) in the higher niblle of the TCP-offset byte. */
		if( ( pxTCPPacket->xTCPHeader.ucTCPOffset & TCP_OFFSET_LENGTH_BITS ) > TCP_OFFSET_STANDARD_LENGTH )
 800d4b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4b8:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800d4bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d4c0:	2b50      	cmp	r3, #80	; 0x50
 800d4c2:	d904      	bls.n	800d4ce <xProcessReceivedTCPPacket+0x1be>
		{
			prvCheckOptions( pxSocket, pxNetworkBuffer );
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d4c8:	4619      	mov	r1, r3
 800d4ca:	f7fe fc57 	bl	800bd7c <prvCheckOptions>
		}


		#if( ipconfigUSE_TCP_WIN == 1 )
		{
			pxSocket->u.xTCP.ulWindowSize = FreeRTOS_ntohs( pxTCPPacket->xTCPHeader.usWindow );
 800d4ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4d0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800d4d2:	b29b      	uxth	r3, r3
 800d4d4:	021b      	lsls	r3, r3, #8
 800d4d6:	b29a      	uxth	r2, r3
 800d4d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4da:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800d4dc:	b29b      	uxth	r3, r3
 800d4de:	0a1b      	lsrs	r3, r3, #8
 800d4e0:	b29b      	uxth	r3, r3
 800d4e2:	b29b      	uxth	r3, r3
 800d4e4:	4313      	orrs	r3, r2
 800d4e6:	b29b      	uxth	r3, r3
 800d4e8:	b29b      	uxth	r3, r3
 800d4ea:	461a      	mov	r2, r3
 800d4ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4ee:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
			pxSocket->u.xTCP.ulWindowSize =
				( pxSocket->u.xTCP.ulWindowSize << pxSocket->u.xTCP.ucPeerWinScaleFactor );
 800d4f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4f4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800d4f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d4fa:	f892 20ca 	ldrb.w	r2, [r2, #202]	; 0xca
 800d4fe:	fa03 f202 	lsl.w	r2, r3, r2


		#if( ipconfigUSE_TCP_WIN == 1 )
		{
			pxSocket->u.xTCP.ulWindowSize = FreeRTOS_ntohs( pxTCPPacket->xTCPHeader.usWindow );
			pxSocket->u.xTCP.ulWindowSize =
 800d502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d504:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		}
		#endif

		/* In prvTCPHandleState() the incoming messages will be handled
		depending on the current state of the connection. */
		if( prvTCPHandleState( pxSocket, &pxNetworkBuffer ) > 0 )
 800d508:	1d3b      	adds	r3, r7, #4
 800d50a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d50c:	4619      	mov	r1, r3
 800d50e:	f7ff fd95 	bl	800d03c <prvTCPHandleState>
 800d512:	4603      	mov	r3, r0
 800d514:	2b00      	cmp	r3, #0
 800d516:	dd04      	ble.n	800d522 <xProcessReceivedTCPPacket+0x212>
		{
			/* prvTCPHandleState() has sent a message, see if there are more to
			be transmitted. */
			#if( ipconfigUSE_TCP_WIN == 1 )
			{
				prvTCPSendRepeated( pxSocket, &pxNetworkBuffer );
 800d518:	1d3b      	adds	r3, r7, #4
 800d51a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d51c:	4619      	mov	r1, r3
 800d51e:	f7fe f93d 	bl	800b79c <prvTCPSendRepeated>
			}
			#endif /* ipconfigUSE_TCP_WIN */
		}

		if( pxNetworkBuffer != NULL )
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d005      	beq.n	800d534 <xProcessReceivedTCPPacket+0x224>
		{
			/* We must check if the buffer is unequal to NULL, because the
			socket might keep a reference to it in case a delayed ACK must be
			sent. */
			vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	4618      	mov	r0, r3
 800d52c:	f7fb f970 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
			pxNetworkBuffer = NULL;
 800d530:	2300      	movs	r3, #0
 800d532:	607b      	str	r3, [r7, #4]
		}

		/* And finally, calculate when this socket wants to be woken up. */
		prvTCPNextTimeout ( pxSocket );
 800d534:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d536:	f7ff f855 	bl	800c5e4 <prvTCPNextTimeout>
		/* Return pdPASS to tell that the network buffer is 'consumed'. */
		xResult = pdPASS;
 800d53a:	2301      	movs	r3, #1
 800d53c:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	/* pdPASS being returned means the buffer has been consumed. */
	return xResult;
 800d53e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800d540:	4618      	mov	r0, r3
 800d542:	3730      	adds	r7, #48	; 0x30
 800d544:	46bd      	mov	sp, r7
 800d546:	bd80      	pop	{r7, pc}

0800d548 <prvHandleListen>:
/*-----------------------------------------------------------*/

static FreeRTOS_Socket_t *prvHandleListen( FreeRTOS_Socket_t *pxSocket, NetworkBufferDescriptor_t *pxNetworkBuffer )
{
 800d548:	b590      	push	{r4, r7, lr}
 800d54a:	b089      	sub	sp, #36	; 0x24
 800d54c:	af02      	add	r7, sp, #8
 800d54e:	6078      	str	r0, [r7, #4]
 800d550:	6039      	str	r1, [r7, #0]
TCPPacket_t * pxTCPPacket = ( TCPPacket_t * ) ( pxNetworkBuffer->pucEthernetBuffer );
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	699b      	ldr	r3, [r3, #24]
 800d556:	613b      	str	r3, [r7, #16]
FreeRTOS_Socket_t *pxReturn;

	/* A pure SYN (without ACK) has come in, create a new socket to answer
	it. */
	if( pxSocket->u.xTCP.bits.bReuseSocket != pdFALSE_UNSIGNED )
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d55e:	f003 0308 	and.w	r3, r3, #8
 800d562:	b2db      	uxtb	r3, r3
 800d564:	2b00      	cmp	r3, #0
 800d566:	d00c      	beq.n	800d582 <prvHandleListen+0x3a>
	{
		/* The flag bReuseSocket indicates that the same instance of the
		listening socket should be used for the connection. */
		pxReturn = pxSocket;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	617b      	str	r3, [r7, #20]
		pxSocket->u.xTCP.bits.bPassQueued = pdTRUE_UNSIGNED;
 800d56c:	687a      	ldr	r2, [r7, #4]
 800d56e:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800d572:	f043 0304 	orr.w	r3, r3, #4
 800d576:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
		pxSocket->u.xTCP.pxPeerSocket = pxSocket;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	687a      	ldr	r2, [r7, #4]
 800d57e:	655a      	str	r2, [r3, #84]	; 0x54
 800d580:	e03f      	b.n	800d602 <prvHandleListen+0xba>
	}
	else
	{
		/* The socket does not have the bReuseSocket flag set meaning create a
		new socket when a connection comes in. */
		pxReturn = NULL;
 800d582:	2300      	movs	r3, #0
 800d584:	617b      	str	r3, [r7, #20]

		if( pxSocket->u.xTCP.usChildCount >= pxSocket->u.xTCP.usBacklog )
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d592:	429a      	cmp	r2, r3
 800d594:	d31b      	bcc.n	800d5ce <prvHandleListen+0x86>
		{
			FreeRTOS_printf( ( "Check: Socket %u already has %u / %u child%s\n",
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d59a:	4619      	mov	r1, r3
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 800d5a2:	461a      	mov	r2, r3
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d5aa:	461c      	mov	r4, r3
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 800d5b2:	2b01      	cmp	r3, #1
 800d5b4:	d101      	bne.n	800d5ba <prvHandleListen+0x72>
 800d5b6:	4b48      	ldr	r3, [pc, #288]	; (800d6d8 <prvHandleListen+0x190>)
 800d5b8:	e000      	b.n	800d5bc <prvHandleListen+0x74>
 800d5ba:	4b48      	ldr	r3, [pc, #288]	; (800d6dc <prvHandleListen+0x194>)
 800d5bc:	9300      	str	r3, [sp, #0]
 800d5be:	4848      	ldr	r0, [pc, #288]	; (800d6e0 <prvHandleListen+0x198>)
 800d5c0:	4623      	mov	r3, r4
 800d5c2:	f002 fcab 	bl	800ff1c <lUDPLoggingPrintf>
				pxSocket->usLocalPort,
				pxSocket->u.xTCP.usChildCount,
				pxSocket->u.xTCP.usBacklog,
				pxSocket->u.xTCP.usChildCount == 1 ? "" : "ren" ) );
			prvTCPSendReset( pxNetworkBuffer );
 800d5c6:	6838      	ldr	r0, [r7, #0]
 800d5c8:	f7ff fe4a 	bl	800d260 <prvTCPSendReset>
 800d5cc:	e019      	b.n	800d602 <prvHandleListen+0xba>
		}
		else
		{
			FreeRTOS_Socket_t *pxNewSocket = (FreeRTOS_Socket_t *)
 800d5ce:	2002      	movs	r0, #2
 800d5d0:	2101      	movs	r1, #1
 800d5d2:	2206      	movs	r2, #6
 800d5d4:	f7fc fc20 	bl	8009e18 <FreeRTOS_socket>
 800d5d8:	60f8      	str	r0, [r7, #12]
				FreeRTOS_socket( FREERTOS_AF_INET, FREERTOS_SOCK_STREAM, FREERTOS_IPPROTO_TCP );

			if( ( pxNewSocket == NULL ) || ( pxNewSocket == FREERTOS_INVALID_SOCKET ) )
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d003      	beq.n	800d5e8 <prvHandleListen+0xa0>
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d5e6:	d103      	bne.n	800d5f0 <prvHandleListen+0xa8>
			{
				FreeRTOS_debug_printf( ( "TCP: Listen: new socket failed\n" ) );
				prvTCPSendReset( pxNetworkBuffer );
 800d5e8:	6838      	ldr	r0, [r7, #0]
 800d5ea:	f7ff fe39 	bl	800d260 <prvTCPSendReset>
 800d5ee:	e008      	b.n	800d602 <prvHandleListen+0xba>
			}
			else if( prvTCPSocketCopy( pxNewSocket, pxSocket ) != pdFALSE )
 800d5f0:	68f8      	ldr	r0, [r7, #12]
 800d5f2:	6879      	ldr	r1, [r7, #4]
 800d5f4:	f000 f878 	bl	800d6e8 <prvTCPSocketCopy>
 800d5f8:	4603      	mov	r3, r0
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d001      	beq.n	800d602 <prvHandleListen+0xba>
			{
				/* The socket will be connected immediately, no time for the
				owner to setsockopt's, therefore copy properties of the server
				socket to the new socket.  Only the binding might fail (due to
				lack of resources). */
				pxReturn = pxNewSocket;
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	617b      	str	r3, [r7, #20]
			}
		}
	}

	if( pxReturn != NULL )
 800d602:	697b      	ldr	r3, [r7, #20]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d061      	beq.n	800d6cc <prvHandleListen+0x184>
	{
		pxReturn->u.xTCP.usRemotePort = FreeRTOS_htons( pxTCPPacket->xTCPHeader.usSourcePort );
 800d608:	693b      	ldr	r3, [r7, #16]
 800d60a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800d60c:	b29b      	uxth	r3, r3
 800d60e:	021b      	lsls	r3, r3, #8
 800d610:	b29a      	uxth	r2, r3
 800d612:	693b      	ldr	r3, [r7, #16]
 800d614:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800d616:	b29b      	uxth	r3, r3
 800d618:	0a1b      	lsrs	r3, r3, #8
 800d61a:	b29b      	uxth	r3, r3
 800d61c:	b29b      	uxth	r3, r3
 800d61e:	4313      	orrs	r3, r2
 800d620:	b29b      	uxth	r3, r3
 800d622:	b29a      	uxth	r2, r3
 800d624:	697b      	ldr	r3, [r7, #20]
 800d626:	879a      	strh	r2, [r3, #60]	; 0x3c
		pxReturn->u.xTCP.ulRemoteIP = FreeRTOS_htonl( pxTCPPacket->xIPHeader.ulSourceIPAddress );
 800d628:	693b      	ldr	r3, [r7, #16]
 800d62a:	f8d3 301a 	ldr.w	r3, [r3, #26]
 800d62e:	061a      	lsls	r2, r3, #24
 800d630:	693b      	ldr	r3, [r7, #16]
 800d632:	f8d3 301a 	ldr.w	r3, [r3, #26]
 800d636:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d63a:	021b      	lsls	r3, r3, #8
 800d63c:	431a      	orrs	r2, r3
 800d63e:	693b      	ldr	r3, [r7, #16]
 800d640:	f8d3 301a 	ldr.w	r3, [r3, #26]
 800d644:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d648:	0a1b      	lsrs	r3, r3, #8
 800d64a:	431a      	orrs	r2, r3
 800d64c:	693b      	ldr	r3, [r7, #16]
 800d64e:	f8d3 301a 	ldr.w	r3, [r3, #26]
 800d652:	0e1b      	lsrs	r3, r3, #24
 800d654:	431a      	orrs	r2, r3
 800d656:	697b      	ldr	r3, [r7, #20]
 800d658:	639a      	str	r2, [r3, #56]	; 0x38
		pxReturn->u.xTCP.xTCPWindow.ulOurSequenceNumber = ulNextInitialSequenceNumber;
 800d65a:	4b22      	ldr	r3, [pc, #136]	; (800d6e4 <prvHandleListen+0x19c>)
 800d65c:	681a      	ldr	r2, [r3, #0]
 800d65e:	697b      	ldr	r3, [r7, #20]
 800d660:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

		/* Here is the SYN action. */
		pxReturn->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber = FreeRTOS_ntohl( pxTCPPacket->xTCPHeader.ulSequenceNumber );
 800d664:	693b      	ldr	r3, [r7, #16]
 800d666:	f8d3 3026 	ldr.w	r3, [r3, #38]	; 0x26
 800d66a:	061a      	lsls	r2, r3, #24
 800d66c:	693b      	ldr	r3, [r7, #16]
 800d66e:	f8d3 3026 	ldr.w	r3, [r3, #38]	; 0x26
 800d672:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d676:	021b      	lsls	r3, r3, #8
 800d678:	431a      	orrs	r2, r3
 800d67a:	693b      	ldr	r3, [r7, #16]
 800d67c:	f8d3 3026 	ldr.w	r3, [r3, #38]	; 0x26
 800d680:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d684:	0a1b      	lsrs	r3, r3, #8
 800d686:	431a      	orrs	r2, r3
 800d688:	693b      	ldr	r3, [r7, #16]
 800d68a:	f8d3 3026 	ldr.w	r3, [r3, #38]	; 0x26
 800d68e:	0e1b      	lsrs	r3, r3, #24
 800d690:	431a      	orrs	r2, r3
 800d692:	697b      	ldr	r3, [r7, #20]
 800d694:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
		prvSocketSetMSS( pxReturn );
 800d698:	6978      	ldr	r0, [r7, #20]
 800d69a:	f7ff fdff 	bl	800d29c <prvSocketSetMSS>

		prvTCPCreateWindow( pxReturn );
 800d69e:	6978      	ldr	r0, [r7, #20]
 800d6a0:	f7fe fa66 	bl	800bb70 <prvTCPCreateWindow>

		/* It is recommended to increase the ISS for each new connection with a value of 0x102. */
		ulNextInitialSequenceNumber += INITIAL_SEQUENCE_NUMBER_INCREMENT;
 800d6a4:	4b0f      	ldr	r3, [pc, #60]	; (800d6e4 <prvHandleListen+0x19c>)
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f503 7381 	add.w	r3, r3, #258	; 0x102
 800d6ac:	4a0d      	ldr	r2, [pc, #52]	; (800d6e4 <prvHandleListen+0x19c>)
 800d6ae:	6013      	str	r3, [r2, #0]

		vTCPStateChange( pxReturn, eSYN_FIRST );
 800d6b0:	6978      	ldr	r0, [r7, #20]
 800d6b2:	2103      	movs	r1, #3
 800d6b4:	f7fe fcea 	bl	800c08c <vTCPStateChange>

		/* Make a copy of the header up to the TCP header.  It is needed later
		on, whenever data must be sent to the peer. */
		memcpy( pxReturn->u.xTCP.xPacket.u.ucLastPacket, pxNetworkBuffer->pucEthernetBuffer, sizeof( pxReturn->u.xTCP.xPacket.u.ucLastPacket ) );
 800d6b8:	697b      	ldr	r3, [r7, #20]
 800d6ba:	f103 0282 	add.w	r2, r3, #130	; 0x82
 800d6be:	683b      	ldr	r3, [r7, #0]
 800d6c0:	699b      	ldr	r3, [r3, #24]
 800d6c2:	4610      	mov	r0, r2
 800d6c4:	4619      	mov	r1, r3
 800d6c6:	2246      	movs	r2, #70	; 0x46
 800d6c8:	f003 fd12 	bl	80110f0 <memcpy>
	}
	return pxReturn;
 800d6cc:	697b      	ldr	r3, [r7, #20]
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	371c      	adds	r7, #28
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd90      	pop	{r4, r7, pc}
 800d6d6:	bf00      	nop
 800d6d8:	08014484 	.word	0x08014484
 800d6dc:	08014488 	.word	0x08014488
 800d6e0:	0801448c 	.word	0x0801448c
 800d6e4:	2000c2b0 	.word	0x2000c2b0

0800d6e8 <prvTCPSocketCopy>:

/*
 * Duplicates a socket after a listening socket receives a connection.
 */
static BaseType_t prvTCPSocketCopy( FreeRTOS_Socket_t *pxNewSocket, FreeRTOS_Socket_t *pxSocket )
{
 800d6e8:	b580      	push	{r7, lr}
 800d6ea:	b084      	sub	sp, #16
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]
 800d6f0:	6039      	str	r1, [r7, #0]
struct freertos_sockaddr xAddress;

	pxNewSocket->xReceiveBlockTime = pxSocket->xReceiveBlockTime;
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	69da      	ldr	r2, [r3, #28]
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	61da      	str	r2, [r3, #28]
	pxNewSocket->xSendBlockTime = pxSocket->xSendBlockTime;
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	6a1a      	ldr	r2, [r3, #32]
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	621a      	str	r2, [r3, #32]
	pxNewSocket->ucSocketOptions = pxSocket->ucSocketOptions;
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	pxNewSocket->u.xTCP.uxRxStreamSize = pxSocket->u.xTCP.uxRxStreamSize;
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	66da      	str	r2, [r3, #108]	; 0x6c
	pxNewSocket->u.xTCP.uxTxStreamSize = pxSocket->u.xTCP.uxTxStreamSize;
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	671a      	str	r2, [r3, #112]	; 0x70
	pxNewSocket->u.xTCP.uxLittleSpace = pxSocket->u.xTCP.uxLittleSpace;
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	665a      	str	r2, [r3, #100]	; 0x64
	pxNewSocket->u.xTCP.uxEnoughSpace = pxSocket->u.xTCP.uxEnoughSpace;
 800d726:	683b      	ldr	r3, [r7, #0]
 800d728:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	669a      	str	r2, [r3, #104]	; 0x68
	pxNewSocket->u.xTCP.uxRxWinSize  = pxSocket->u.xTCP.uxRxWinSize;
 800d72e:	683b      	ldr	r3, [r7, #0]
 800d730:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	pxNewSocket->u.xTCP.uxTxWinSize  = pxSocket->u.xTCP.uxTxWinSize;
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

	#if( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
	{
		/* Child socket of listening sockets will inherit the Socket Set
		Otherwise the owner has no chance of including it into the set. */
		if( pxSocket->pxSocketSet )
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d009      	beq.n	800d762 <prvTCPSocketCopy+0x7a>
		{
			pxNewSocket->pxSocketSet = pxSocket->pxSocketSet;
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	629a      	str	r2, [r3, #40]	; 0x28
			pxNewSocket->xSelectBits = pxSocket->xSelectBits | eSELECT_READ | eSELECT_EXCEPT;
 800d756:	683b      	ldr	r3, [r7, #0]
 800d758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d75a:	f043 0205 	orr.w	r2, r3, #5
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	#endif /* ipconfigSUPPORT_SELECT_FUNCTION */

	/* And bind it to the same local port as its parent. */
	xAddress.sin_addr = *ipLOCAL_IP_ADDRESS_POINTER;
 800d762:	4b1b      	ldr	r3, [pc, #108]	; (800d7d0 <prvTCPSocketCopy+0xe8>)
 800d764:	695b      	ldr	r3, [r3, #20]
 800d766:	60fb      	str	r3, [r7, #12]
	xAddress.sin_port = FreeRTOS_htons( pxSocket->usLocalPort );
 800d768:	683b      	ldr	r3, [r7, #0]
 800d76a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d76c:	021b      	lsls	r3, r3, #8
 800d76e:	b29a      	uxth	r2, r3
 800d770:	683b      	ldr	r3, [r7, #0]
 800d772:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d774:	0a1b      	lsrs	r3, r3, #8
 800d776:	b29b      	uxth	r3, r3
 800d778:	b29b      	uxth	r3, r3
 800d77a:	4313      	orrs	r3, r2
 800d77c:	b29b      	uxth	r3, r3
 800d77e:	b29b      	uxth	r3, r3
 800d780:	817b      	strh	r3, [r7, #10]
		orphan temporarily.  Once this socket is really connected, the owner of
		the server socket will be notified. */

		/* When bPassQueued is true, the socket is an orphan until it gets
		connected. */
		pxNewSocket->u.xTCP.bits.bPassQueued = pdTRUE_UNSIGNED;
 800d782:	687a      	ldr	r2, [r7, #4]
 800d784:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
 800d788:	f043 0304 	orr.w	r3, r3, #4
 800d78c:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
		pxNewSocket->u.xTCP.pxPeerSocket = pxSocket;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	683a      	ldr	r2, [r7, #0]
 800d794:	655a      	str	r2, [r3, #84]	; 0x54
			pxSocket->u.xTCP.pxPeerSocket = pxNewSocket;
		}
	}
	#endif

	pxSocket->u.xTCP.usChildCount++;
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 800d79c:	3301      	adds	r3, #1
 800d79e:	b29a      	uxth	r2, r3
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
		pxSocket->u.xTCP.usChildCount,
		pxSocket->u.xTCP.usBacklog,
		pxSocket->u.xTCP.usChildCount == 1u ? "" : "ren" ) );

	/* Now bind the child socket to the same port as the listening socket. */
	if( vSocketBind ( pxNewSocket, &xAddress, sizeof( xAddress ), pdTRUE ) != 0 )
 800d7a6:	f107 0308 	add.w	r3, r7, #8
 800d7aa:	6878      	ldr	r0, [r7, #4]
 800d7ac:	4619      	mov	r1, r3
 800d7ae:	2208      	movs	r2, #8
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	f7fc fcc9 	bl	800a148 <vSocketBind>
 800d7b6:	4603      	mov	r3, r0
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d004      	beq.n	800d7c6 <prvTCPSocketCopy+0xde>
	{
		FreeRTOS_debug_printf( ( "TCP: Listen: new socket bind error\n" ) );
		vSocketClose( pxNewSocket );
 800d7bc:	6878      	ldr	r0, [r7, #4]
 800d7be:	f7fc fd79 	bl	800a2b4 <vSocketClose>
		return pdFALSE;
 800d7c2:	2300      	movs	r3, #0
 800d7c4:	e000      	b.n	800d7c8 <prvTCPSocketCopy+0xe0>
	}

	return pdTRUE;
 800d7c6:	2301      	movs	r3, #1
}
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	3710      	adds	r7, #16
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	bd80      	pop	{r7, pc}
 800d7d0:	2000bb08 	.word	0x2000bb08

0800d7d4 <FreeRTOS_GetTCPStateName>:
/*-----------------------------------------------------------*/

#if( ( ipconfigHAS_DEBUG_PRINTF != 0 ) || ( ipconfigHAS_PRINTF != 0 ) )

	const char *FreeRTOS_GetTCPStateName( UBaseType_t ulState )
	{
 800d7d4:	b480      	push	{r7}
 800d7d6:	b083      	sub	sp, #12
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	6078      	str	r0, [r7, #4]
		if( ulState >= ( UBaseType_t ) ARRAY_SIZE( pcStateNames ) )
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	2b0c      	cmp	r3, #12
 800d7e0:	d901      	bls.n	800d7e6 <FreeRTOS_GetTCPStateName+0x12>
		{
			ulState = ( UBaseType_t ) ARRAY_SIZE( pcStateNames ) - 1u;
 800d7e2:	230c      	movs	r3, #12
 800d7e4:	607b      	str	r3, [r7, #4]
		}
		return pcStateNames[ ulState ];
 800d7e6:	4a05      	ldr	r2, [pc, #20]	; (800d7fc <FreeRTOS_GetTCPStateName+0x28>)
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	}
 800d7ee:	4618      	mov	r0, r3
 800d7f0:	370c      	adds	r7, #12
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f8:	4770      	bx	lr
 800d7fa:	bf00      	nop
 800d7fc:	2000bb20 	.word	0x2000bb20

0800d800 <xTCPCheckNewClient>:
/*
 * In the API accept(), the user asks is there is a new client?  As API's can
 * not walk through the xBoundTCPSocketsList the IP-task will do this.
 */
BaseType_t xTCPCheckNewClient( FreeRTOS_Socket_t *pxSocket )
{
 800d800:	b480      	push	{r7}
 800d802:	b087      	sub	sp, #28
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
TickType_t xLocalPort = FreeRTOS_htons( pxSocket->usLocalPort );
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d80c:	021b      	lsls	r3, r3, #8
 800d80e:	b29a      	uxth	r2, r3
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d814:	0a1b      	lsrs	r3, r3, #8
 800d816:	b29b      	uxth	r3, r3
 800d818:	b29b      	uxth	r3, r3
 800d81a:	4313      	orrs	r3, r2
 800d81c:	b29b      	uxth	r3, r3
 800d81e:	b29b      	uxth	r3, r3
 800d820:	60fb      	str	r3, [r7, #12]
ListItem_t *pxIterator;
FreeRTOS_Socket_t *pxFound;
BaseType_t xResult = pdFALSE;
 800d822:	2300      	movs	r3, #0
 800d824:	613b      	str	r3, [r7, #16]

	/* Here xBoundTCPSocketsList can be accessed safely IP-task is the only one
	who has access. */
	for( pxIterator = ( ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800d826:	4b16      	ldr	r3, [pc, #88]	; (800d880 <xTCPCheckNewClient+0x80>)
 800d828:	68db      	ldr	r3, [r3, #12]
 800d82a:	617b      	str	r3, [r7, #20]
 800d82c:	e01d      	b.n	800d86a <xTCPCheckNewClient+0x6a>
		pxIterator != ( ListItem_t * ) listGET_END_MARKER( &xBoundTCPSocketsList );
		pxIterator = ( ListItem_t * ) listGET_NEXT( pxIterator ) )
	{
		if( listGET_LIST_ITEM_VALUE( pxIterator ) == xLocalPort )
 800d82e:	697b      	ldr	r3, [r7, #20]
 800d830:	681a      	ldr	r2, [r3, #0]
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	429a      	cmp	r2, r3
 800d836:	d115      	bne.n	800d864 <xTCPCheckNewClient+0x64>
		{
			pxFound = ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
 800d838:	697b      	ldr	r3, [r7, #20]
 800d83a:	68db      	ldr	r3, [r3, #12]
 800d83c:	60bb      	str	r3, [r7, #8]
			if( ( pxFound->ucProtocol == FREERTOS_IPPROTO_TCP ) && ( pxFound->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800d83e:	68bb      	ldr	r3, [r7, #8]
 800d840:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800d844:	2b06      	cmp	r3, #6
 800d846:	d10d      	bne.n	800d864 <xTCPCheckNewClient+0x64>
 800d848:	68bb      	ldr	r3, [r7, #8]
 800d84a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d84e:	f003 0302 	and.w	r3, r3, #2
 800d852:	b2db      	uxtb	r3, r3
 800d854:	2b00      	cmp	r3, #0
 800d856:	d005      	beq.n	800d864 <xTCPCheckNewClient+0x64>
			{
				pxSocket->u.xTCP.pxPeerSocket = pxFound;
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	68ba      	ldr	r2, [r7, #8]
 800d85c:	655a      	str	r2, [r3, #84]	; 0x54
				FreeRTOS_debug_printf( ( "xTCPCheckNewClient[0]: client on port %u\n", pxSocket->usLocalPort ) );
				xResult = pdTRUE;
 800d85e:	2301      	movs	r3, #1
 800d860:	613b      	str	r3, [r7, #16]
				break;
 800d862:	e006      	b.n	800d872 <xTCPCheckNewClient+0x72>

	/* Here xBoundTCPSocketsList can be accessed safely IP-task is the only one
	who has access. */
	for( pxIterator = ( ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
		pxIterator != ( ListItem_t * ) listGET_END_MARKER( &xBoundTCPSocketsList );
		pxIterator = ( ListItem_t * ) listGET_NEXT( pxIterator ) )
 800d864:	697b      	ldr	r3, [r7, #20]
 800d866:	685b      	ldr	r3, [r3, #4]
 800d868:	617b      	str	r3, [r7, #20]
FreeRTOS_Socket_t *pxFound;
BaseType_t xResult = pdFALSE;

	/* Here xBoundTCPSocketsList can be accessed safely IP-task is the only one
	who has access. */
	for( pxIterator = ( ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800d86a:	697b      	ldr	r3, [r7, #20]
 800d86c:	4a05      	ldr	r2, [pc, #20]	; (800d884 <xTCPCheckNewClient+0x84>)
 800d86e:	4293      	cmp	r3, r2
 800d870:	d1dd      	bne.n	800d82e <xTCPCheckNewClient+0x2e>
				xResult = pdTRUE;
				break;
			}
		}
	}
	return xResult;
 800d872:	693b      	ldr	r3, [r7, #16]
}
 800d874:	4618      	mov	r0, r3
 800d876:	371c      	adds	r7, #28
 800d878:	46bd      	mov	sp, r7
 800d87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d87e:	4770      	bx	lr
 800d880:	2000d0cc 	.word	0x2000d0cc
 800d884:	2000d0d4 	.word	0x2000d0d4

0800d888 <FreeRTOS_min_int32>:
	static portINLINE UBaseType_t  	FreeRTOS_min_UBaseType (UBaseType_t  a, UBaseType_t  b);


	static portINLINE int32_t  FreeRTOS_max_int32  (int32_t  a, int32_t  b) { return a >= b ? a : b; }
	static portINLINE uint32_t FreeRTOS_max_uint32 (uint32_t a, uint32_t b) { return a >= b ? a : b; }
	static portINLINE int32_t  FreeRTOS_min_int32  (int32_t  a, int32_t  b) { return a <= b ? a : b; }
 800d888:	b480      	push	{r7}
 800d88a:	b083      	sub	sp, #12
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	6078      	str	r0, [r7, #4]
 800d890:	6039      	str	r1, [r7, #0]
 800d892:	687a      	ldr	r2, [r7, #4]
 800d894:	683b      	ldr	r3, [r7, #0]
 800d896:	4293      	cmp	r3, r2
 800d898:	bfa8      	it	ge
 800d89a:	4613      	movge	r3, r2
 800d89c:	4618      	mov	r0, r3
 800d89e:	370c      	adds	r7, #12
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a6:	4770      	bx	lr

0800d8a8 <FreeRTOS_min_uint32>:
	static portINLINE uint32_t FreeRTOS_min_uint32 (uint32_t a, uint32_t b) { return a <= b ? a : b; }
 800d8a8:	b480      	push	{r7}
 800d8aa:	b083      	sub	sp, #12
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
 800d8b0:	6039      	str	r1, [r7, #0]
 800d8b2:	687a      	ldr	r2, [r7, #4]
 800d8b4:	683b      	ldr	r3, [r7, #0]
 800d8b6:	4293      	cmp	r3, r2
 800d8b8:	bf28      	it	cs
 800d8ba:	4613      	movcs	r3, r2
 800d8bc:	4618      	mov	r0, r3
 800d8be:	370c      	adds	r7, #12
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c6:	4770      	bx	lr

0800d8c8 <xSequenceLessThanOrEqual>:

#if( ipconfigUSE_TCP_WIN == 1 )
	/* Some 32-bit arithmetic: comparing sequence numbers */
	static portINLINE BaseType_t xSequenceLessThanOrEqual( uint32_t a, uint32_t b );
	static portINLINE BaseType_t xSequenceLessThanOrEqual( uint32_t a, uint32_t b )
	{
 800d8c8:	b480      	push	{r7}
 800d8ca:	b083      	sub	sp, #12
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
 800d8d0:	6039      	str	r1, [r7, #0]
		/* Test if a <= b
		Return true if the unsigned subtraction of (b-a) doesn't generate an
		arithmetic overflow. */
		return ( ( b - a ) & 0x80000000UL ) == 0UL;
 800d8d2:	683a      	ldr	r2, [r7, #0]
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	1ad3      	subs	r3, r2, r3
 800d8d8:	43db      	mvns	r3, r3
 800d8da:	0fdb      	lsrs	r3, r3, #31
 800d8dc:	b2db      	uxtb	r3, r3
	}
 800d8de:	4618      	mov	r0, r3
 800d8e0:	370c      	adds	r7, #12
 800d8e2:	46bd      	mov	sp, r7
 800d8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e8:	4770      	bx	lr
 800d8ea:	bf00      	nop

0800d8ec <xSequenceLessThan>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )
	static portINLINE BaseType_t xSequenceLessThan( uint32_t a, uint32_t b );
	static portINLINE BaseType_t xSequenceLessThan( uint32_t a, uint32_t b )
	{
 800d8ec:	b480      	push	{r7}
 800d8ee:	b083      	sub	sp, #12
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
 800d8f4:	6039      	str	r1, [r7, #0]
		/* Test if a < b */
		return ( ( b - a - 1UL ) & 0x80000000UL ) == 0UL;
 800d8f6:	683a      	ldr	r2, [r7, #0]
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	1ad3      	subs	r3, r2, r3
 800d8fc:	3b01      	subs	r3, #1
 800d8fe:	43db      	mvns	r3, r3
 800d900:	0fdb      	lsrs	r3, r3, #31
 800d902:	b2db      	uxtb	r3, r3
	}
 800d904:	4618      	mov	r0, r3
 800d906:	370c      	adds	r7, #12
 800d908:	46bd      	mov	sp, r7
 800d90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90e:	4770      	bx	lr

0800d910 <xSequenceGreaterThan>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )
	static portINLINE BaseType_t xSequenceGreaterThan( uint32_t a, uint32_t b );
	static portINLINE BaseType_t xSequenceGreaterThan( uint32_t a, uint32_t b )
	{
 800d910:	b480      	push	{r7}
 800d912:	b083      	sub	sp, #12
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
 800d918:	6039      	str	r1, [r7, #0]
		/* Test if a > b */
		return ( ( a - b - 1UL ) & 0x80000000UL ) == 0UL;
 800d91a:	687a      	ldr	r2, [r7, #4]
 800d91c:	683b      	ldr	r3, [r7, #0]
 800d91e:	1ad3      	subs	r3, r2, r3
 800d920:	3b01      	subs	r3, #1
 800d922:	43db      	mvns	r3, r3
 800d924:	0fdb      	lsrs	r3, r3, #31
 800d926:	b2db      	uxtb	r3, r3
	}
 800d928:	4618      	mov	r0, r3
 800d92a:	370c      	adds	r7, #12
 800d92c:	46bd      	mov	sp, r7
 800d92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d932:	4770      	bx	lr

0800d934 <xSequenceGreaterThanOrEqual>:
#endif /* ipconfigUSE_TCP_WIN */

/*-----------------------------------------------------------*/
static portINLINE BaseType_t xSequenceGreaterThanOrEqual( uint32_t a, uint32_t b );
static portINLINE BaseType_t xSequenceGreaterThanOrEqual( uint32_t a, uint32_t b )
{
 800d934:	b480      	push	{r7}
 800d936:	b083      	sub	sp, #12
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
 800d93c:	6039      	str	r1, [r7, #0]
	/* Test if a >= b */
	return ( ( a - b ) & 0x80000000UL ) == 0UL;
 800d93e:	687a      	ldr	r2, [r7, #4]
 800d940:	683b      	ldr	r3, [r7, #0]
 800d942:	1ad3      	subs	r3, r2, r3
 800d944:	43db      	mvns	r3, r3
 800d946:	0fdb      	lsrs	r3, r3, #31
 800d948:	b2db      	uxtb	r3, r3
}
 800d94a:	4618      	mov	r0, r3
 800d94c:	370c      	adds	r7, #12
 800d94e:	46bd      	mov	sp, r7
 800d950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d954:	4770      	bx	lr
 800d956:	bf00      	nop

0800d958 <vListInsertFifo>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )
	static portINLINE void vListInsertFifo( List_t * const pxList, ListItem_t * const pxNewListItem );
	static portINLINE void vListInsertFifo( List_t * const pxList, ListItem_t * const pxNewListItem )
	{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b082      	sub	sp, #8
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
 800d960:	6039      	str	r1, [r7, #0]
		vListInsertGeneric( pxList, pxNewListItem, &pxList->xListEnd );
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	3308      	adds	r3, #8
 800d966:	6878      	ldr	r0, [r7, #4]
 800d968:	6839      	ldr	r1, [r7, #0]
 800d96a:	461a      	mov	r2, r3
 800d96c:	f000 f81e 	bl	800d9ac <vListInsertGeneric>
	}
 800d970:	3708      	adds	r7, #8
 800d972:	46bd      	mov	sp, r7
 800d974:	bd80      	pop	{r7, pc}
 800d976:	bf00      	nop

0800d978 <vTCPTimerSet>:
#endif
/*-----------------------------------------------------------*/

static portINLINE void vTCPTimerSet( TCPTimer_t *pxTimer );
static portINLINE void vTCPTimerSet( TCPTimer_t *pxTimer )
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b082      	sub	sp, #8
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
	pxTimer->ulBorn = xTaskGetTickCount ( );
 800d980:	f7f8 fe1a 	bl	80065b8 <xTaskGetTickCount>
 800d984:	4602      	mov	r2, r0
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	601a      	str	r2, [r3, #0]
}
 800d98a:	3708      	adds	r7, #8
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}

0800d990 <ulTimerGetAge>:
/*-----------------------------------------------------------*/

static portINLINE uint32_t ulTimerGetAge( TCPTimer_t *pxTimer );
static portINLINE uint32_t ulTimerGetAge( TCPTimer_t *pxTimer )
{
 800d990:	b580      	push	{r7, lr}
 800d992:	b082      	sub	sp, #8
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
	return ( ( xTaskGetTickCount() - pxTimer->ulBorn ) * portTICK_PERIOD_MS );
 800d998:	f7f8 fe0e 	bl	80065b8 <xTaskGetTickCount>
 800d99c:	4602      	mov	r2, r0
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	1ad3      	subs	r3, r2, r3
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	3708      	adds	r7, #8
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}

0800d9ac <vListInsertGeneric>:
preceded by a prototype. Later this prototype will be located in list.h? */

extern void vListInsertGeneric( List_t * const pxList, ListItem_t * const pxNewListItem, MiniListItem_t * const pxWhere );

void vListInsertGeneric( List_t * const pxList, ListItem_t * const pxNewListItem, MiniListItem_t * const pxWhere )
{
 800d9ac:	b480      	push	{r7}
 800d9ae:	b085      	sub	sp, #20
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	60f8      	str	r0, [r7, #12]
 800d9b4:	60b9      	str	r1, [r7, #8]
 800d9b6:	607a      	str	r2, [r7, #4]
	/* Insert a new list item into pxList, it does not sort the list,
	but it puts the item just before xListEnd, so it will be the last item
	returned by listGET_HEAD_ENTRY() */
	pxNewListItem->pxNext = (struct xLIST_ITEM * configLIST_VOLATILE)pxWhere;
 800d9b8:	68bb      	ldr	r3, [r7, #8]
 800d9ba:	687a      	ldr	r2, [r7, #4]
 800d9bc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxWhere->pxPrevious;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	689a      	ldr	r2, [r3, #8]
 800d9c2:	68bb      	ldr	r3, [r7, #8]
 800d9c4:	609a      	str	r2, [r3, #8]
	pxWhere->pxPrevious->pxNext = pxNewListItem;
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	689b      	ldr	r3, [r3, #8]
 800d9ca:	68ba      	ldr	r2, [r7, #8]
 800d9cc:	605a      	str	r2, [r3, #4]
	pxWhere->pxPrevious = pxNewListItem;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	68ba      	ldr	r2, [r7, #8]
 800d9d2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800d9d4:	68bb      	ldr	r3, [r7, #8]
 800d9d6:	68fa      	ldr	r2, [r7, #12]
 800d9d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	1c5a      	adds	r2, r3, #1
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	601a      	str	r2, [r3, #0]
}
 800d9e4:	3714      	adds	r7, #20
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ec:	4770      	bx	lr
 800d9ee:	bf00      	nop

0800d9f0 <prvCreateSectors>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	static BaseType_t prvCreateSectors( void )
	{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b082      	sub	sp, #8
 800d9f4:	af00      	add	r7, sp, #0
	BaseType_t xIndex, xReturn;

		/* Allocate space for 'xTCPSegments' and store them in 'xSegmentList'. */

		vListInitialise( &xSegmentList );
 800d9f6:	4824      	ldr	r0, [pc, #144]	; (800da88 <prvCreateSectors+0x98>)
 800d9f8:	f7f7 f8aa 	bl	8004b50 <vListInitialise>
		xTCPSegments = ( TCPSegment_t * ) pvPortMallocLarge( ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) );
 800d9fc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800da00:	f7f7 fb6e 	bl	80050e0 <pvPortMalloc>
 800da04:	4602      	mov	r2, r0
 800da06:	4b21      	ldr	r3, [pc, #132]	; (800da8c <prvCreateSectors+0x9c>)
 800da08:	601a      	str	r2, [r3, #0]

		if( xTCPSegments == NULL )
 800da0a:	4b20      	ldr	r3, [pc, #128]	; (800da8c <prvCreateSectors+0x9c>)
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d102      	bne.n	800da18 <prvCreateSectors+0x28>
		{
			FreeRTOS_debug_printf( ( "prvCreateSectors: malloc %lu failed\n",
				ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) ) );

			xReturn = pdFAIL;
 800da12:	2300      	movs	r3, #0
 800da14:	603b      	str	r3, [r7, #0]
 800da16:	e032      	b.n	800da7e <prvCreateSectors+0x8e>
		}
		else
		{
			/* Clear the allocated space. */
			memset( xTCPSegments, '\0', ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) );
 800da18:	4b1c      	ldr	r3, [pc, #112]	; (800da8c <prvCreateSectors+0x9c>)
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	4618      	mov	r0, r3
 800da1e:	2100      	movs	r1, #0
 800da20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800da24:	f003 fc64 	bl	80112f0 <memset>

			for( xIndex = 0; xIndex < ipconfigTCP_WIN_SEG_COUNT; xIndex++ )
 800da28:	2300      	movs	r3, #0
 800da2a:	607b      	str	r3, [r7, #4]
 800da2c:	e022      	b.n	800da74 <prvCreateSectors+0x84>
			{
				/* Could call vListInitialiseItem here but all data has been
				nulled already.  Set the owner to a segment descriptor. */
				listSET_LIST_ITEM_OWNER( &( xTCPSegments[ xIndex ].xListItem ), ( void* ) &( xTCPSegments[ xIndex ] ) );
 800da2e:	4b17      	ldr	r3, [pc, #92]	; (800da8c <prvCreateSectors+0x9c>)
 800da30:	681a      	ldr	r2, [r3, #0]
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	019b      	lsls	r3, r3, #6
 800da36:	4413      	add	r3, r2
 800da38:	4a14      	ldr	r2, [pc, #80]	; (800da8c <prvCreateSectors+0x9c>)
 800da3a:	6811      	ldr	r1, [r2, #0]
 800da3c:	687a      	ldr	r2, [r7, #4]
 800da3e:	0192      	lsls	r2, r2, #6
 800da40:	440a      	add	r2, r1
 800da42:	639a      	str	r2, [r3, #56]	; 0x38
				listSET_LIST_ITEM_OWNER( &( xTCPSegments[ xIndex ].xQueueItem ), ( void* ) &( xTCPSegments[ xIndex ] ) );
 800da44:	4b11      	ldr	r3, [pc, #68]	; (800da8c <prvCreateSectors+0x9c>)
 800da46:	681a      	ldr	r2, [r3, #0]
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	019b      	lsls	r3, r3, #6
 800da4c:	4413      	add	r3, r2
 800da4e:	4a0f      	ldr	r2, [pc, #60]	; (800da8c <prvCreateSectors+0x9c>)
 800da50:	6811      	ldr	r1, [r2, #0]
 800da52:	687a      	ldr	r2, [r7, #4]
 800da54:	0192      	lsls	r2, r2, #6
 800da56:	440a      	add	r2, r1
 800da58:	625a      	str	r2, [r3, #36]	; 0x24

				/* And add it to the pool of available segments */
				vListInsertFifo( &xSegmentList, &( xTCPSegments[xIndex].xListItem ) );
 800da5a:	4b0c      	ldr	r3, [pc, #48]	; (800da8c <prvCreateSectors+0x9c>)
 800da5c:	681a      	ldr	r2, [r3, #0]
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	019b      	lsls	r3, r3, #6
 800da62:	4413      	add	r3, r2
 800da64:	332c      	adds	r3, #44	; 0x2c
 800da66:	4808      	ldr	r0, [pc, #32]	; (800da88 <prvCreateSectors+0x98>)
 800da68:	4619      	mov	r1, r3
 800da6a:	f7ff ff75 	bl	800d958 <vListInsertFifo>
		else
		{
			/* Clear the allocated space. */
			memset( xTCPSegments, '\0', ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) );

			for( xIndex = 0; xIndex < ipconfigTCP_WIN_SEG_COUNT; xIndex++ )
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	3301      	adds	r3, #1
 800da72:	607b      	str	r3, [r7, #4]
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	2b3f      	cmp	r3, #63	; 0x3f
 800da78:	ddd9      	ble.n	800da2e <prvCreateSectors+0x3e>

				/* And add it to the pool of available segments */
				vListInsertFifo( &xSegmentList, &( xTCPSegments[xIndex].xListItem ) );
			}

			xReturn = pdPASS;
 800da7a:	2301      	movs	r3, #1
 800da7c:	603b      	str	r3, [r7, #0]
		}

		return xReturn;
 800da7e:	683b      	ldr	r3, [r7, #0]
	}
 800da80:	4618      	mov	r0, r3
 800da82:	3708      	adds	r7, #8
 800da84:	46bd      	mov	sp, r7
 800da86:	bd80      	pop	{r7, pc}
 800da88:	2000c2b8 	.word	0x2000c2b8
 800da8c:	2000c2b4 	.word	0x2000c2b4

0800da90 <xTCPWindowRxFind>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	static TCPSegment_t *xTCPWindowRxFind( TCPWindow_t *pxWindow, uint32_t ulSequenceNumber )
	{
 800da90:	b480      	push	{r7}
 800da92:	b087      	sub	sp, #28
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]
 800da98:	6039      	str	r1, [r7, #0]
	const ListItem_t *pxIterator;
	const MiniListItem_t* pxEnd;
	TCPSegment_t *pxSegment, *pxReturn = NULL;
 800da9a:	2300      	movs	r3, #0
 800da9c:	613b      	str	r3, [r7, #16]

		/* Find a segment with a given sequence number in the list of received
		segments. */

		pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( &pxWindow->xRxSegments );
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	33ac      	adds	r3, #172	; 0xac
 800daa2:	60fb      	str	r3, [r7, #12]

		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	685b      	ldr	r3, [r3, #4]
 800daa8:	617b      	str	r3, [r7, #20]
 800daaa:	e00d      	b.n	800dac8 <xTCPWindowRxFind+0x38>
			 pxIterator != ( const ListItem_t * ) pxEnd;
			 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
		{
			pxSegment = ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
 800daac:	697b      	ldr	r3, [r7, #20]
 800daae:	68db      	ldr	r3, [r3, #12]
 800dab0:	60bb      	str	r3, [r7, #8]

			if( pxSegment->ulSequenceNumber == ulSequenceNumber )
 800dab2:	68bb      	ldr	r3, [r7, #8]
 800dab4:	681a      	ldr	r2, [r3, #0]
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	429a      	cmp	r2, r3
 800daba:	d102      	bne.n	800dac2 <xTCPWindowRxFind+0x32>
			{
				pxReturn = pxSegment;
 800dabc:	68bb      	ldr	r3, [r7, #8]
 800dabe:	613b      	str	r3, [r7, #16]
				break;
 800dac0:	e006      	b.n	800dad0 <xTCPWindowRxFind+0x40>

		pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( &pxWindow->xRxSegments );

		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
			 pxIterator != ( const ListItem_t * ) pxEnd;
			 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 800dac2:	697b      	ldr	r3, [r7, #20]
 800dac4:	685b      	ldr	r3, [r3, #4]
 800dac6:	617b      	str	r3, [r7, #20]
		/* Find a segment with a given sequence number in the list of received
		segments. */

		pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( &pxWindow->xRxSegments );

		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
 800dac8:	697a      	ldr	r2, [r7, #20]
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	429a      	cmp	r2, r3
 800dace:	d1ed      	bne.n	800daac <xTCPWindowRxFind+0x1c>
				pxReturn = pxSegment;
				break;
			}
		}

		return pxReturn;
 800dad0:	693b      	ldr	r3, [r7, #16]
	}
 800dad2:	4618      	mov	r0, r3
 800dad4:	371c      	adds	r7, #28
 800dad6:	46bd      	mov	sp, r7
 800dad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dadc:	4770      	bx	lr
 800dade:	bf00      	nop

0800dae0 <xTCPWindowNew>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	static TCPSegment_t *xTCPWindowNew( TCPWindow_t *pxWindow, uint32_t ulSequenceNumber, int32_t lCount, BaseType_t xIsForRx )
	{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b088      	sub	sp, #32
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	60f8      	str	r0, [r7, #12]
 800dae8:	60b9      	str	r1, [r7, #8]
 800daea:	607a      	str	r2, [r7, #4]
 800daec:	603b      	str	r3, [r7, #0]
	TCPSegment_t *pxSegment;
	ListItem_t * pxItem;

		/* Allocate a new segment.  The socket will borrow all segments from a
		common pool: 'xSegmentList', which is a list of 'TCPSegment_t' */
		if( listLIST_IS_EMPTY( &xSegmentList ) != pdFALSE )
 800daee:	4b2e      	ldr	r3, [pc, #184]	; (800dba8 <xTCPWindowNew+0xc8>)
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d101      	bne.n	800dafa <xTCPWindowNew+0x1a>
 800daf6:	2301      	movs	r3, #1
 800daf8:	e000      	b.n	800dafc <xTCPWindowNew+0x1c>
 800dafa:	2300      	movs	r3, #0
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d002      	beq.n	800db06 <xTCPWindowNew+0x26>
		{
			/* If the TCP-stack runs out of segments, you might consider
			increasing 'ipconfigTCP_WIN_SEG_COUNT'. */
			FreeRTOS_debug_printf( ( "xTCPWindow%cxNew: Error: all segments occupied\n", xIsForRx ? 'R' : 'T' ) );
			pxSegment = NULL;
 800db00:	2300      	movs	r3, #0
 800db02:	61fb      	str	r3, [r7, #28]
 800db04:	e04a      	b.n	800db9c <xTCPWindowNew+0xbc>
		}
		else
		{
			/* Pop the item at the head of the list.  Semaphore protection is
			not required as only the IP task will call these functions.  */
			pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( &xSegmentList );
 800db06:	4b28      	ldr	r3, [pc, #160]	; (800dba8 <xTCPWindowNew+0xc8>)
 800db08:	68db      	ldr	r3, [r3, #12]
 800db0a:	61bb      	str	r3, [r7, #24]
			pxSegment = ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem );
 800db0c:	69bb      	ldr	r3, [r7, #24]
 800db0e:	68db      	ldr	r3, [r3, #12]
 800db10:	61fb      	str	r3, [r7, #28]

			configASSERT( pxItem != NULL );
 800db12:	69bb      	ldr	r3, [r7, #24]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d109      	bne.n	800db2c <xTCPWindowNew+0x4c>
 800db18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db1c:	f383 8811 	msr	BASEPRI, r3
 800db20:	f3bf 8f6f 	isb	sy
 800db24:	f3bf 8f4f 	dsb	sy
 800db28:	617b      	str	r3, [r7, #20]
 800db2a:	e7fe      	b.n	800db2a <xTCPWindowNew+0x4a>
			configASSERT( pxSegment != NULL );
 800db2c:	69fb      	ldr	r3, [r7, #28]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d109      	bne.n	800db46 <xTCPWindowNew+0x66>
 800db32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db36:	f383 8811 	msr	BASEPRI, r3
 800db3a:	f3bf 8f6f 	isb	sy
 800db3e:	f3bf 8f4f 	dsb	sy
 800db42:	613b      	str	r3, [r7, #16]
 800db44:	e7fe      	b.n	800db44 <xTCPWindowNew+0x64>

			/* Remove the item from xSegmentList. */
			uxListRemove( pxItem );
 800db46:	69b8      	ldr	r0, [r7, #24]
 800db48:	f7f7 f88a 	bl	8004c60 <uxListRemove>

			/* Add it to either the connections' Rx or Tx queue. */
			vListInsertFifo( xIsForRx ? &pxWindow->xRxSegments : &pxWindow->xTxSegments, pxItem );
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d002      	beq.n	800db58 <xTCPWindowNew+0x78>
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	33a4      	adds	r3, #164	; 0xa4
 800db56:	e001      	b.n	800db5c <xTCPWindowNew+0x7c>
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	3390      	adds	r3, #144	; 0x90
 800db5c:	4618      	mov	r0, r3
 800db5e:	69b9      	ldr	r1, [r7, #24]
 800db60:	f7ff fefa 	bl	800d958 <vListInsertFifo>

			/* And set the segment's timer to zero */
			vTCPTimerSet( &pxSegment->xTransmitTimer );
 800db64:	69fb      	ldr	r3, [r7, #28]
 800db66:	3310      	adds	r3, #16
 800db68:	4618      	mov	r0, r3
 800db6a:	f7ff ff05 	bl	800d978 <vTCPTimerSet>

			pxSegment->u.ulFlags = 0;
 800db6e:	69fb      	ldr	r3, [r7, #28]
 800db70:	2200      	movs	r2, #0
 800db72:	615a      	str	r2, [r3, #20]
			pxSegment->u.bits.bIsForRx = ( xIsForRx != 0 );
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	2b00      	cmp	r3, #0
 800db78:	bf14      	ite	ne
 800db7a:	2301      	movne	r3, #1
 800db7c:	2300      	moveq	r3, #0
 800db7e:	b2d9      	uxtb	r1, r3
 800db80:	69fa      	ldr	r2, [r7, #28]
 800db82:	7d93      	ldrb	r3, [r2, #22]
 800db84:	f361 0382 	bfi	r3, r1, #2, #1
 800db88:	7593      	strb	r3, [r2, #22]
			pxSegment->lMaxLength = lCount;
 800db8a:	69fb      	ldr	r3, [r7, #28]
 800db8c:	687a      	ldr	r2, [r7, #4]
 800db8e:	605a      	str	r2, [r3, #4]
			pxSegment->lDataLength = lCount;
 800db90:	69fb      	ldr	r3, [r7, #28]
 800db92:	687a      	ldr	r2, [r7, #4]
 800db94:	609a      	str	r2, [r3, #8]
			pxSegment->ulSequenceNumber = ulSequenceNumber;
 800db96:	69fb      	ldr	r3, [r7, #28]
 800db98:	68ba      	ldr	r2, [r7, #8]
 800db9a:	601a      	str	r2, [r3, #0]
				}
			}
			#endif /* ipconfigHAS_DEBUG_PRINTF */
		}

		return pxSegment;
 800db9c:	69fb      	ldr	r3, [r7, #28]
	}
 800db9e:	4618      	mov	r0, r3
 800dba0:	3720      	adds	r7, #32
 800dba2:	46bd      	mov	sp, r7
 800dba4:	bd80      	pop	{r7, pc}
 800dba6:	bf00      	nop
 800dba8:	2000c2b8 	.word	0x2000c2b8

0800dbac <xTCPWindowRxEmpty>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	BaseType_t xTCPWindowRxEmpty( TCPWindow_t *pxWindow )
	{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b084      	sub	sp, #16
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	6078      	str	r0, [r7, #4]
		/* When the peer has a close request (FIN flag), the driver will check
		if there are missing packets in the Rx-queue.  It will accept the
		closure of the connection if both conditions are true:
		  - the Rx-queue is empty
		  - the highest Rx sequence number has been ACK'ed */
		if( listLIST_IS_EMPTY( ( &pxWindow->xRxSegments ) ) == pdFALSE )
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d002      	beq.n	800dbc4 <xTCPWindowRxEmpty+0x18>
		{
			/* Rx data has been stored while earlier packets were missing. */
			xReturn = pdFALSE;
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	60fb      	str	r3, [r7, #12]
 800dbc2:	e00f      	b.n	800dbe4 <xTCPWindowRxEmpty+0x38>
		}
		else if( xSequenceGreaterThanOrEqual( pxWindow->rx.ulCurrentSequenceNumber, pxWindow->rx.ulHighestSequenceNumber ) != pdFALSE )
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	691a      	ldr	r2, [r3, #16]
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	699b      	ldr	r3, [r3, #24]
 800dbcc:	4610      	mov	r0, r2
 800dbce:	4619      	mov	r1, r3
 800dbd0:	f7ff feb0 	bl	800d934 <xSequenceGreaterThanOrEqual>
 800dbd4:	4603      	mov	r3, r0
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d002      	beq.n	800dbe0 <xTCPWindowRxEmpty+0x34>
		{
			/* No Rx packets are being stored and the highest sequence number
			that has been received has been ACKed. */
			xReturn = pdTRUE;
 800dbda:	2301      	movs	r3, #1
 800dbdc:	60fb      	str	r3, [r7, #12]
 800dbde:	e001      	b.n	800dbe4 <xTCPWindowRxEmpty+0x38>
		else
		{
			FreeRTOS_debug_printf( ( "xTCPWindowRxEmpty: cur %lu highest %lu (empty)\n",
				( pxWindow->rx.ulCurrentSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ),
				( pxWindow->rx.ulHighestSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ) ) );
			xReturn = pdFALSE;
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	60fb      	str	r3, [r7, #12]
		}

		return xReturn;
 800dbe4:	68fb      	ldr	r3, [r7, #12]
	}
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	3710      	adds	r7, #16
 800dbea:	46bd      	mov	sp, r7
 800dbec:	bd80      	pop	{r7, pc}
 800dbee:	bf00      	nop

0800dbf0 <xTCPWindowGetHead>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	static TCPSegment_t *xTCPWindowGetHead( List_t *pxList )
	{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b084      	sub	sp, #16
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
	TCPSegment_t *pxSegment;
	ListItem_t * pxItem;

		/* Detaches and returns the head of a queue. */
		if( listLIST_IS_EMPTY( pxList ) != pdFALSE )
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d101      	bne.n	800dc04 <xTCPWindowGetHead+0x14>
 800dc00:	2301      	movs	r3, #1
 800dc02:	e000      	b.n	800dc06 <xTCPWindowGetHead+0x16>
 800dc04:	2300      	movs	r3, #0
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d002      	beq.n	800dc10 <xTCPWindowGetHead+0x20>
		{
			pxSegment = NULL;
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	60fb      	str	r3, [r7, #12]
 800dc0e:	e008      	b.n	800dc22 <xTCPWindowGetHead+0x32>
		}
		else
		{
			pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( pxList );
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	68db      	ldr	r3, [r3, #12]
 800dc14:	60bb      	str	r3, [r7, #8]
			pxSegment = ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem );
 800dc16:	68bb      	ldr	r3, [r7, #8]
 800dc18:	68db      	ldr	r3, [r3, #12]
 800dc1a:	60fb      	str	r3, [r7, #12]

			uxListRemove( pxItem );
 800dc1c:	68b8      	ldr	r0, [r7, #8]
 800dc1e:	f7f7 f81f 	bl	8004c60 <uxListRemove>
		}

		return pxSegment;
 800dc22:	68fb      	ldr	r3, [r7, #12]
	}
 800dc24:	4618      	mov	r0, r3
 800dc26:	3710      	adds	r7, #16
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	bd80      	pop	{r7, pc}

0800dc2c <xTCPWindowPeekHead>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	static TCPSegment_t *xTCPWindowPeekHead( List_t *pxList )
	{
 800dc2c:	b480      	push	{r7}
 800dc2e:	b085      	sub	sp, #20
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	6078      	str	r0, [r7, #4]
	ListItem_t *pxItem;
	TCPSegment_t *pxReturn;

		/* Returns the head of a queue but it won't be detached. */
		if( listLIST_IS_EMPTY( pxList ) != pdFALSE )
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d101      	bne.n	800dc40 <xTCPWindowPeekHead+0x14>
 800dc3c:	2301      	movs	r3, #1
 800dc3e:	e000      	b.n	800dc42 <xTCPWindowPeekHead+0x16>
 800dc40:	2300      	movs	r3, #0
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d002      	beq.n	800dc4c <xTCPWindowPeekHead+0x20>
		{
			pxReturn = NULL;
 800dc46:	2300      	movs	r3, #0
 800dc48:	60fb      	str	r3, [r7, #12]
 800dc4a:	e005      	b.n	800dc58 <xTCPWindowPeekHead+0x2c>
		}
		else
		{
			pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( pxList );
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	68db      	ldr	r3, [r3, #12]
 800dc50:	60bb      	str	r3, [r7, #8]
			pxReturn = ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem );
 800dc52:	68bb      	ldr	r3, [r7, #8]
 800dc54:	68db      	ldr	r3, [r3, #12]
 800dc56:	60fb      	str	r3, [r7, #12]
		}

		return pxReturn;
 800dc58:	68fb      	ldr	r3, [r7, #12]
	}
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	3714      	adds	r7, #20
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc64:	4770      	bx	lr
 800dc66:	bf00      	nop

0800dc68 <vTCPWindowFree>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	static void vTCPWindowFree( TCPSegment_t *pxSegment )
	{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b082      	sub	sp, #8
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
		/*  Free entry pxSegment because it's not used any more.  The ownership
		will be passed back to the segment pool.

		Unlink it from one of the queues, if any. */
		if( listLIST_ITEM_CONTAINER( &( pxSegment->xQueueItem ) ) != NULL )
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d004      	beq.n	800dc82 <vTCPWindowFree+0x1a>
		{
			uxListRemove( &( pxSegment->xQueueItem ) );
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	3318      	adds	r3, #24
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	f7f6 ffef 	bl	8004c60 <uxListRemove>
		}

		pxSegment->ulSequenceNumber = 0u;
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	2200      	movs	r2, #0
 800dc86:	601a      	str	r2, [r3, #0]
		pxSegment->lDataLength = 0l;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2200      	movs	r2, #0
 800dc8c:	609a      	str	r2, [r3, #8]
		pxSegment->u.ulFlags = 0u;
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	2200      	movs	r2, #0
 800dc92:	615a      	str	r2, [r3, #20]

		/* Take it out of xRxSegments/xTxSegments */
		if( listLIST_ITEM_CONTAINER( &( pxSegment->xListItem ) ) != NULL )
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d004      	beq.n	800dca6 <vTCPWindowFree+0x3e>
		{
			uxListRemove( &( pxSegment->xListItem ) );
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	332c      	adds	r3, #44	; 0x2c
 800dca0:	4618      	mov	r0, r3
 800dca2:	f7f6 ffdd 	bl	8004c60 <uxListRemove>
		}

		/* Return it to xSegmentList */
		vListInsertFifo( &xSegmentList, &( pxSegment->xListItem ) );
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	332c      	adds	r3, #44	; 0x2c
 800dcaa:	4803      	ldr	r0, [pc, #12]	; (800dcb8 <vTCPWindowFree+0x50>)
 800dcac:	4619      	mov	r1, r3
 800dcae:	f7ff fe53 	bl	800d958 <vListInsertFifo>
	}
 800dcb2:	3708      	adds	r7, #8
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	bd80      	pop	{r7, pc}
 800dcb8:	2000c2b8 	.word	0x2000c2b8

0800dcbc <vTCPWindowDestroy>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	void vTCPWindowDestroy( TCPWindow_t *pxWindow )
	{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b086      	sub	sp, #24
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	6078      	str	r0, [r7, #4]

		/*  Destroy a window.  A TCP window doesn't serve any more.  Return all
		owned segments to the pool.  In order to save code, it will make 2 rounds,
		one to remove the segments from xRxSegments, and a second round to clear
		xTxSegments*/
		for( xRound = 0; xRound < 2; xRound++ )
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	613b      	str	r3, [r7, #16]
 800dcc8:	e022      	b.n	800dd10 <vTCPWindowDestroy+0x54>
		{
			if( xRound != 0 )
 800dcca:	693b      	ldr	r3, [r7, #16]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d003      	beq.n	800dcd8 <vTCPWindowDestroy+0x1c>
			{
				pxSegments = &( pxWindow->xRxSegments );
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	33a4      	adds	r3, #164	; 0xa4
 800dcd4:	617b      	str	r3, [r7, #20]
 800dcd6:	e002      	b.n	800dcde <vTCPWindowDestroy+0x22>
			}
			else
			{
				pxSegments = &( pxWindow->xTxSegments );
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	3390      	adds	r3, #144	; 0x90
 800dcdc:	617b      	str	r3, [r7, #20]
			}

			if( listLIST_IS_INITIALISED( pxSegments ) != pdFALSE )
 800dcde:	697b      	ldr	r3, [r7, #20]
 800dce0:	689b      	ldr	r3, [r3, #8]
 800dce2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dce6:	d101      	bne.n	800dcec <vTCPWindowDestroy+0x30>
 800dce8:	2301      	movs	r3, #1
 800dcea:	e000      	b.n	800dcee <vTCPWindowDestroy+0x32>
 800dcec:	2300      	movs	r3, #0
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d00b      	beq.n	800dd0a <vTCPWindowDestroy+0x4e>
			{
				while( listCURRENT_LIST_LENGTH( pxSegments ) > 0U )
 800dcf2:	e006      	b.n	800dd02 <vTCPWindowDestroy+0x46>
				{
					pxSegment = ( TCPSegment_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxSegments );
 800dcf4:	697b      	ldr	r3, [r7, #20]
 800dcf6:	68db      	ldr	r3, [r3, #12]
 800dcf8:	68db      	ldr	r3, [r3, #12]
 800dcfa:	60fb      	str	r3, [r7, #12]
					vTCPWindowFree( pxSegment );
 800dcfc:	68f8      	ldr	r0, [r7, #12]
 800dcfe:	f7ff ffb3 	bl	800dc68 <vTCPWindowFree>
				pxSegments = &( pxWindow->xTxSegments );
			}

			if( listLIST_IS_INITIALISED( pxSegments ) != pdFALSE )
			{
				while( listCURRENT_LIST_LENGTH( pxSegments ) > 0U )
 800dd02:	697b      	ldr	r3, [r7, #20]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d1f4      	bne.n	800dcf4 <vTCPWindowDestroy+0x38>

		/*  Destroy a window.  A TCP window doesn't serve any more.  Return all
		owned segments to the pool.  In order to save code, it will make 2 rounds,
		one to remove the segments from xRxSegments, and a second round to clear
		xTxSegments*/
		for( xRound = 0; xRound < 2; xRound++ )
 800dd0a:	693b      	ldr	r3, [r7, #16]
 800dd0c:	3301      	adds	r3, #1
 800dd0e:	613b      	str	r3, [r7, #16]
 800dd10:	693b      	ldr	r3, [r7, #16]
 800dd12:	2b01      	cmp	r3, #1
 800dd14:	ddd9      	ble.n	800dcca <vTCPWindowDestroy+0xe>
					pxSegment = ( TCPSegment_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxSegments );
					vTCPWindowFree( pxSegment );
				}
			}
		}
	}
 800dd16:	3718      	adds	r7, #24
 800dd18:	46bd      	mov	sp, r7
 800dd1a:	bd80      	pop	{r7, pc}

0800dd1c <vTCPWindowCreate>:
#endif /* ipconfigUSE_TCP_WIN == 1 */
/*-----------------------------------------------------------*/

void vTCPWindowCreate( TCPWindow_t *pxWindow, uint32_t ulRxWindowLength,
	uint32_t ulTxWindowLength, uint32_t ulAckNumber, uint32_t ulSequenceNumber, uint32_t ulMSS )
{
 800dd1c:	b580      	push	{r7, lr}
 800dd1e:	b084      	sub	sp, #16
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	60f8      	str	r0, [r7, #12]
 800dd24:	60b9      	str	r1, [r7, #8]
 800dd26:	607a      	str	r2, [r7, #4]
 800dd28:	603b      	str	r3, [r7, #0]
	/* Create and initialize a window. */

	#if( ipconfigUSE_TCP_WIN == 1 )
	{
		if( xTCPSegments == NULL )
 800dd2a:	4b17      	ldr	r3, [pc, #92]	; (800dd88 <vTCPWindowCreate+0x6c>)
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d101      	bne.n	800dd36 <vTCPWindowCreate+0x1a>
		{
			prvCreateSectors();
 800dd32:	f7ff fe5d 	bl	800d9f0 <prvCreateSectors>
		}

		vListInitialise( &pxWindow->xTxSegments );
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	3390      	adds	r3, #144	; 0x90
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	f7f6 ff08 	bl	8004b50 <vListInitialise>
		vListInitialise( &pxWindow->xRxSegments );
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	33a4      	adds	r3, #164	; 0xa4
 800dd44:	4618      	mov	r0, r3
 800dd46:	f7f6 ff03 	bl	8004b50 <vListInitialise>

		vListInitialise( &pxWindow->xPriorityQueue );			/* Priority queue: segments which must be sent immediately */
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	3340      	adds	r3, #64	; 0x40
 800dd4e:	4618      	mov	r0, r3
 800dd50:	f7f6 fefe 	bl	8004b50 <vListInitialise>
		vListInitialise( &pxWindow->xTxQueue   );			/* Transmit queue: segments queued for transmission */
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	3354      	adds	r3, #84	; 0x54
 800dd58:	4618      	mov	r0, r3
 800dd5a:	f7f6 fef9 	bl	8004b50 <vListInitialise>
		vListInitialise( &pxWindow->xWaitQueue );			/* Waiting queue:  outstanding segments */
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	3368      	adds	r3, #104	; 0x68
 800dd62:	4618      	mov	r0, r3
 800dd64:	f7f6 fef4 	bl	8004b50 <vListInitialise>
	{
		FreeRTOS_debug_printf( ( "vTCPWindowCreate: for WinLen = Rx/Tx: %lu/%lu\n",
			ulRxWindowLength, ulTxWindowLength ) );
	}

	pxWindow->xSize.ulRxWindowLength = ulRxWindowLength;
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	68ba      	ldr	r2, [r7, #8]
 800dd6c:	605a      	str	r2, [r3, #4]
	pxWindow->xSize.ulTxWindowLength = ulTxWindowLength;
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	687a      	ldr	r2, [r7, #4]
 800dd72:	609a      	str	r2, [r3, #8]

	vTCPWindowInit( pxWindow, ulAckNumber, ulSequenceNumber, ulMSS );
 800dd74:	68f8      	ldr	r0, [r7, #12]
 800dd76:	6839      	ldr	r1, [r7, #0]
 800dd78:	69ba      	ldr	r2, [r7, #24]
 800dd7a:	69fb      	ldr	r3, [r7, #28]
 800dd7c:	f000 f806 	bl	800dd8c <vTCPWindowInit>
}
 800dd80:	3710      	adds	r7, #16
 800dd82:	46bd      	mov	sp, r7
 800dd84:	bd80      	pop	{r7, pc}
 800dd86:	bf00      	nop
 800dd88:	2000c2b4 	.word	0x2000c2b4

0800dd8c <vTCPWindowInit>:
/*-----------------------------------------------------------*/

void vTCPWindowInit( TCPWindow_t *pxWindow, uint32_t ulAckNumber, uint32_t ulSequenceNumber, uint32_t ulMSS )
{
 800dd8c:	b480      	push	{r7}
 800dd8e:	b087      	sub	sp, #28
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	60f8      	str	r0, [r7, #12]
 800dd94:	60b9      	str	r1, [r7, #8]
 800dd96:	607a      	str	r2, [r7, #4]
 800dd98:	603b      	str	r3, [r7, #0]
const int32_t l500ms = 500;
 800dd9a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800dd9e:	617b      	str	r3, [r7, #20]

	pxWindow->u.ulFlags = 0ul;
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	2200      	movs	r2, #0
 800dda4:	601a      	str	r2, [r3, #0]
	pxWindow->u.bits.bHasInit = pdTRUE_UNSIGNED;
 800dda6:	68fa      	ldr	r2, [r7, #12]
 800dda8:	7813      	ldrb	r3, [r2, #0]
 800ddaa:	f043 0301 	orr.w	r3, r3, #1
 800ddae:	7013      	strb	r3, [r2, #0]

	if( ulMSS != 0ul )
 800ddb0:	683b      	ldr	r3, [r7, #0]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d024      	beq.n	800de00 <vTCPWindowInit+0x74>
	{
		if( pxWindow->usMSSInit != 0u )
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d004      	beq.n	800ddca <vTCPWindowInit+0x3e>
		{
			pxWindow->usMSSInit = ( uint16_t ) ulMSS;
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	b29a      	uxth	r2, r3
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	f8a3 20be 	strh.w	r2, [r3, #190]	; 0xbe
		}

		if( ( ulMSS < ( uint32_t ) pxWindow->usMSS ) || ( pxWindow->usMSS == 0u ) )
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 800ddd0:	461a      	mov	r2, r3
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	429a      	cmp	r2, r3
 800ddd6:	d804      	bhi.n	800dde2 <vTCPWindowInit+0x56>
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d10e      	bne.n	800de00 <vTCPWindowInit+0x74>
		{
			pxWindow->xSize.ulRxWindowLength = ( pxWindow->xSize.ulRxWindowLength / ulMSS ) * ulMSS;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	685a      	ldr	r2, [r3, #4]
 800dde6:	683b      	ldr	r3, [r7, #0]
 800dde8:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddec:	683a      	ldr	r2, [r7, #0]
 800ddee:	fb02 f203 	mul.w	r2, r2, r3
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	605a      	str	r2, [r3, #4]
			pxWindow->usMSS = ( uint16_t ) ulMSS;
 800ddf6:	683b      	ldr	r3, [r7, #0]
 800ddf8:	b29a      	uxth	r2, r3
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
		pxWindow->xTxSegment.lMaxLength = ( int32_t ) pxWindow->usMSS;
	}
	#endif /* ipconfigUSE_TCP_WIN == 1 */

	/*Start with a timeout of 2 * 500 ms (1 sec). */
	pxWindow->lSRTT = l500ms;
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	697a      	ldr	r2, [r7, #20]
 800de04:	639a      	str	r2, [r3, #56]	; 0x38

	/* Just for logging, to print relative sequence numbers. */
	pxWindow->rx.ulFirstSequenceNumber = ulAckNumber;
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	68ba      	ldr	r2, [r7, #8]
 800de0a:	60da      	str	r2, [r3, #12]

	/* The segment asked for in the next transmission. */
	pxWindow->rx.ulCurrentSequenceNumber = ulAckNumber;
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	68ba      	ldr	r2, [r7, #8]
 800de10:	611a      	str	r2, [r3, #16]

	/* The right-hand side of the receive window. */
	pxWindow->rx.ulHighestSequenceNumber = ulAckNumber;
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	68ba      	ldr	r2, [r7, #8]
 800de16:	619a      	str	r2, [r3, #24]

	pxWindow->tx.ulFirstSequenceNumber = ulSequenceNumber;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	687a      	ldr	r2, [r7, #4]
 800de1c:	61da      	str	r2, [r3, #28]

	/* The segment asked for in next transmission. */
	pxWindow->tx.ulCurrentSequenceNumber = ulSequenceNumber;
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	687a      	ldr	r2, [r7, #4]
 800de22:	621a      	str	r2, [r3, #32]

	/* The sequence number given to the next outgoing byte to be added is
	maintained by lTCPWindowTxAdd(). */
	pxWindow->ulNextTxSequenceNumber = ulSequenceNumber;
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	687a      	ldr	r2, [r7, #4]
 800de28:	635a      	str	r2, [r3, #52]	; 0x34

	/* The right-hand side of the transmit window. */
	pxWindow->tx.ulHighestSequenceNumber = ulSequenceNumber;
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	687a      	ldr	r2, [r7, #4]
 800de2e:	629a      	str	r2, [r3, #40]	; 0x28
	pxWindow->ulOurSequenceNumber = ulSequenceNumber;
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	687a      	ldr	r2, [r7, #4]
 800de34:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800de36:	371c      	adds	r7, #28
 800de38:	46bd      	mov	sp, r7
 800de3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3e:	4770      	bx	lr

0800de40 <xTCPWindowRxConfirm>:
 *=============================================================================*/

#if( ipconfigUSE_TCP_WIN == 1 )

	static TCPSegment_t *xTCPWindowRxConfirm( TCPWindow_t *pxWindow, uint32_t ulSequenceNumber, uint32_t ulLength )
	{
 800de40:	b580      	push	{r7, lr}
 800de42:	b08a      	sub	sp, #40	; 0x28
 800de44:	af00      	add	r7, sp, #0
 800de46:	60f8      	str	r0, [r7, #12]
 800de48:	60b9      	str	r1, [r7, #8]
 800de4a:	607a      	str	r2, [r7, #4]
	TCPSegment_t *pxBest = NULL;
 800de4c:	2300      	movs	r3, #0
 800de4e:	627b      	str	r3, [r7, #36]	; 0x24
	const ListItem_t *pxIterator;
	uint32_t ulNextSequenceNumber = ulSequenceNumber + ulLength;
 800de50:	68ba      	ldr	r2, [r7, #8]
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	4413      	add	r3, r2
 800de56:	61fb      	str	r3, [r7, #28]
	const MiniListItem_t* pxEnd = ( const MiniListItem_t* ) listGET_END_MARKER( &pxWindow->xRxSegments );
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	33ac      	adds	r3, #172	; 0xac
 800de5c:	61bb      	str	r3, [r7, #24]
		and (ulSequenceNumber+ulLength).  Normally none will be found, because
		the next RX segment should have a sequence number equal to
		'(ulSequenceNumber+ulLength)'. */

		/* Iterate through all RX segments that are stored: */
		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
 800de5e:	69bb      	ldr	r3, [r7, #24]
 800de60:	685b      	ldr	r3, [r3, #4]
 800de62:	623b      	str	r3, [r7, #32]
 800de64:	e027      	b.n	800deb6 <xTCPWindowRxConfirm+0x76>
			 pxIterator != ( const ListItem_t * ) pxEnd;
			 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
		{
			pxSegment = ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
 800de66:	6a3b      	ldr	r3, [r7, #32]
 800de68:	68db      	ldr	r3, [r3, #12]
 800de6a:	617b      	str	r3, [r7, #20]
			/* And see if there is a segment for which:
			'ulSequenceNumber' <= 'pxSegment->ulSequenceNumber' < 'ulNextSequenceNumber'
			If there are more matching segments, the one with the lowest sequence number
			shall be taken */
			if( ( xSequenceGreaterThanOrEqual( pxSegment->ulSequenceNumber, ulSequenceNumber ) != 0 ) &&
 800de6c:	697b      	ldr	r3, [r7, #20]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	4618      	mov	r0, r3
 800de72:	68b9      	ldr	r1, [r7, #8]
 800de74:	f7ff fd5e 	bl	800d934 <xSequenceGreaterThanOrEqual>
 800de78:	4603      	mov	r3, r0
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d018      	beq.n	800deb0 <xTCPWindowRxConfirm+0x70>
				( xSequenceLessThan( pxSegment->ulSequenceNumber, ulNextSequenceNumber ) != 0 ) )
 800de7e:	697b      	ldr	r3, [r7, #20]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	4618      	mov	r0, r3
 800de84:	69f9      	ldr	r1, [r7, #28]
 800de86:	f7ff fd31 	bl	800d8ec <xSequenceLessThan>
 800de8a:	4603      	mov	r3, r0
			pxSegment = ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
			/* And see if there is a segment for which:
			'ulSequenceNumber' <= 'pxSegment->ulSequenceNumber' < 'ulNextSequenceNumber'
			If there are more matching segments, the one with the lowest sequence number
			shall be taken */
			if( ( xSequenceGreaterThanOrEqual( pxSegment->ulSequenceNumber, ulSequenceNumber ) != 0 ) &&
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d00f      	beq.n	800deb0 <xTCPWindowRxConfirm+0x70>
				( xSequenceLessThan( pxSegment->ulSequenceNumber, ulNextSequenceNumber ) != 0 ) )
			{
				if( ( pxBest == NULL ) || ( xSequenceLessThan( pxSegment->ulSequenceNumber, pxBest->ulSequenceNumber ) != 0 ) )
 800de90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de92:	2b00      	cmp	r3, #0
 800de94:	d00a      	beq.n	800deac <xTCPWindowRxConfirm+0x6c>
 800de96:	697b      	ldr	r3, [r7, #20]
 800de98:	681a      	ldr	r2, [r3, #0]
 800de9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	4610      	mov	r0, r2
 800dea0:	4619      	mov	r1, r3
 800dea2:	f7ff fd23 	bl	800d8ec <xSequenceLessThan>
 800dea6:	4603      	mov	r3, r0
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d001      	beq.n	800deb0 <xTCPWindowRxConfirm+0x70>
				{
					pxBest = pxSegment;
 800deac:	697b      	ldr	r3, [r7, #20]
 800deae:	627b      	str	r3, [r7, #36]	; 0x24
		'(ulSequenceNumber+ulLength)'. */

		/* Iterate through all RX segments that are stored: */
		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
			 pxIterator != ( const ListItem_t * ) pxEnd;
			 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 800deb0:	6a3b      	ldr	r3, [r7, #32]
 800deb2:	685b      	ldr	r3, [r3, #4]
 800deb4:	623b      	str	r3, [r7, #32]
		and (ulSequenceNumber+ulLength).  Normally none will be found, because
		the next RX segment should have a sequence number equal to
		'(ulSequenceNumber+ulLength)'. */

		/* Iterate through all RX segments that are stored: */
		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
 800deb6:	6a3a      	ldr	r2, [r7, #32]
 800deb8:	69bb      	ldr	r3, [r7, #24]
 800deba:	429a      	cmp	r2, r3
 800debc:	d1d3      	bne.n	800de66 <xTCPWindowRxConfirm+0x26>
					pxBest = pxSegment;
				}
			}
		}

		if( ( pxBest != NULL ) &&
 800debe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d003      	beq.n	800decc <xTCPWindowRxConfirm+0x8c>
			( ( pxBest->ulSequenceNumber != ulSequenceNumber ) || ( pxBest->lDataLength != ( int32_t ) ulLength ) ) )
 800dec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dec6:	681a      	ldr	r2, [r3, #0]
					pxBest = pxSegment;
				}
			}
		}

		if( ( pxBest != NULL ) &&
 800dec8:	68bb      	ldr	r3, [r7, #8]
 800deca:	429a      	cmp	r2, r3
				pxBest->ulSequenceNumber - pxWindow->rx.ulFirstSequenceNumber,
				pxBest->lDataLength,
				pxBest->ulSequenceNumber + ( ( uint32_t ) pxBest->lDataLength ) - pxWindow->rx.ulFirstSequenceNumber ) );
		}

		return pxBest;
 800decc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800dece:	4618      	mov	r0, r3
 800ded0:	3728      	adds	r7, #40	; 0x28
 800ded2:	46bd      	mov	sp, r7
 800ded4:	bd80      	pop	{r7, pc}
 800ded6:	bf00      	nop

0800ded8 <lTCPWindowRxCheck>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	int32_t lTCPWindowRxCheck( TCPWindow_t *pxWindow, uint32_t ulSequenceNumber, uint32_t ulLength, uint32_t ulSpace )
	{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b08a      	sub	sp, #40	; 0x28
 800dedc:	af00      	add	r7, sp, #0
 800dede:	60f8      	str	r0, [r7, #12]
 800dee0:	60b9      	str	r1, [r7, #8]
 800dee2:	607a      	str	r2, [r7, #4]
 800dee4:	603b      	str	r3, [r7, #0]
		or there is not enough space.

		As a side-effect, pxWindow->ulUserDataLength will get set to non-zero,
		if more Rx data may be passed to the user after this packet. */

		ulCurrentSequenceNumber = pxWindow->rx.ulCurrentSequenceNumber;
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	691b      	ldr	r3, [r3, #16]
 800deea:	627b      	str	r3, [r7, #36]	; 0x24

		/* For Selective Ack (SACK), used when out-of-sequence data come in. */
		pxWindow->ucOptionLength = 0u;
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	2200      	movs	r2, #0
 800def0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

		/* Non-zero if TCP-windows contains data which must be popped. */
		pxWindow->ulUserDataLength = 0ul;
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	2200      	movs	r2, #0
 800def8:	631a      	str	r2, [r3, #48]	; 0x30

		if( ulCurrentSequenceNumber == ulSequenceNumber )
 800defa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800defc:	68bb      	ldr	r3, [r7, #8]
 800defe:	429a      	cmp	r2, r3
 800df00:	d145      	bne.n	800df8e <lTCPWindowRxCheck+0xb6>
		{
			/* This is the packet with the lowest sequence number we're waiting
			for.  It can be passed directly to the rx stream. */
			if( ulLength > ulSpace )
 800df02:	687a      	ldr	r2, [r7, #4]
 800df04:	683b      	ldr	r3, [r7, #0]
 800df06:	429a      	cmp	r2, r3
 800df08:	d903      	bls.n	800df12 <lTCPWindowRxCheck+0x3a>
			{
				FreeRTOS_debug_printf( ( "lTCPWindowRxCheck: Refuse %lu bytes, due to lack of space (%lu)\n", ulLength, ulSpace ) );
				lReturn = -1;
 800df0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800df0e:	61fb      	str	r3, [r7, #28]
 800df10:	e0bb      	b.n	800e08a <lTCPWindowRxCheck+0x1b2>
			}
			else
			{
				ulCurrentSequenceNumber += ulLength;
 800df12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	4413      	add	r3, r2
 800df18:	627b      	str	r3, [r7, #36]	; 0x24

				if( listCURRENT_LIST_LENGTH( &( pxWindow->xRxSegments ) ) != 0 )
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800df20:	2b00      	cmp	r3, #0
 800df22:	d02e      	beq.n	800df82 <lTCPWindowRxCheck+0xaa>
				{
					ulSavedSequenceNumber = ulCurrentSequenceNumber;
 800df24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df26:	61bb      	str	r3, [r7, #24]

					/* See if (part of) this segment has been stored already,
					but this rarely happens. */
					pxFound = xTCPWindowRxConfirm( pxWindow, ulSequenceNumber, ulLength );
 800df28:	68f8      	ldr	r0, [r7, #12]
 800df2a:	68b9      	ldr	r1, [r7, #8]
 800df2c:	687a      	ldr	r2, [r7, #4]
 800df2e:	f7ff ff87 	bl	800de40 <xTCPWindowRxConfirm>
 800df32:	6178      	str	r0, [r7, #20]
					if( pxFound != NULL )
 800df34:	697b      	ldr	r3, [r7, #20]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d008      	beq.n	800df4c <lTCPWindowRxCheck+0x74>
					{
						ulCurrentSequenceNumber = pxFound->ulSequenceNumber + ( ( uint32_t ) pxFound->lDataLength );
 800df3a:	697b      	ldr	r3, [r7, #20]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	697a      	ldr	r2, [r7, #20]
 800df40:	6892      	ldr	r2, [r2, #8]
 800df42:	4413      	add	r3, r2
 800df44:	627b      	str	r3, [r7, #36]	; 0x24

						/* Remove it because it will be passed to user directly. */
						vTCPWindowFree( pxFound );
 800df46:	6978      	ldr	r0, [r7, #20]
 800df48:	f7ff fe8e 	bl	800dc68 <vTCPWindowFree>
					}

					/*  Check for following segments that are already in the
					queue and increment ulCurrentSequenceNumber. */
					while( ( pxFound = xTCPWindowRxFind( pxWindow, ulCurrentSequenceNumber ) ) != NULL )
 800df4c:	e008      	b.n	800df60 <lTCPWindowRxCheck+0x88>
					{
						ulCurrentSequenceNumber += ( uint32_t ) pxFound->lDataLength;
 800df4e:	697b      	ldr	r3, [r7, #20]
 800df50:	689b      	ldr	r3, [r3, #8]
 800df52:	461a      	mov	r2, r3
 800df54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df56:	4413      	add	r3, r2
 800df58:	627b      	str	r3, [r7, #36]	; 0x24

						/* As all packet below this one have been passed to the
						user it can be discarded. */
						vTCPWindowFree( pxFound );
 800df5a:	6978      	ldr	r0, [r7, #20]
 800df5c:	f7ff fe84 	bl	800dc68 <vTCPWindowFree>
						vTCPWindowFree( pxFound );
					}

					/*  Check for following segments that are already in the
					queue and increment ulCurrentSequenceNumber. */
					while( ( pxFound = xTCPWindowRxFind( pxWindow, ulCurrentSequenceNumber ) ) != NULL )
 800df60:	68f8      	ldr	r0, [r7, #12]
 800df62:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800df64:	f7ff fd94 	bl	800da90 <xTCPWindowRxFind>
 800df68:	6178      	str	r0, [r7, #20]
 800df6a:	697b      	ldr	r3, [r7, #20]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d1ee      	bne.n	800df4e <lTCPWindowRxCheck+0x76>
						/* As all packet below this one have been passed to the
						user it can be discarded. */
						vTCPWindowFree( pxFound );
					}

					if( ulSavedSequenceNumber != ulCurrentSequenceNumber )
 800df70:	69ba      	ldr	r2, [r7, #24]
 800df72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df74:	429a      	cmp	r2, r3
 800df76:	d004      	beq.n	800df82 <lTCPWindowRxCheck+0xaa>
					{
						/*  After the current data-package, there is more data
						to be popped. */
						pxWindow->ulUserDataLength = ulCurrentSequenceNumber - ulSavedSequenceNumber;
 800df78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df7a:	69bb      	ldr	r3, [r7, #24]
 800df7c:	1ad2      	subs	r2, r2, r3
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	631a      	str	r2, [r3, #48]	; 0x30
								listCURRENT_LIST_LENGTH( &pxWindow->xRxSegments ) ) );
						}
					}
				}

				pxWindow->rx.ulCurrentSequenceNumber = ulCurrentSequenceNumber;
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df86:	611a      	str	r2, [r3, #16]

				/* Packet was expected, may be passed directly to the socket
				buffer or application.  Store the packet at offset 0. */
				lReturn = 0;
 800df88:	2300      	movs	r3, #0
 800df8a:	61fb      	str	r3, [r7, #28]
 800df8c:	e07d      	b.n	800e08a <lTCPWindowRxCheck+0x1b2>
			}
		}
		else if( ulCurrentSequenceNumber == ( ulSequenceNumber + 1UL ) )
 800df8e:	68bb      	ldr	r3, [r7, #8]
 800df90:	1c5a      	adds	r2, r3, #1
 800df92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df94:	429a      	cmp	r2, r3
 800df96:	d103      	bne.n	800dfa0 <lTCPWindowRxCheck+0xc8>
		{
			/* Looks like a TCP keep-alive message.  Do not accept/store Rx data
			ulUserDataLength = 0. Not packet out-of-sync.  Just reply to it. */
			lReturn = -1;
 800df98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800df9c:	61fb      	str	r3, [r7, #28]
 800df9e:	e074      	b.n	800e08a <lTCPWindowRxCheck+0x1b2>
			/* The packet is not the one expected.  See if it falls within the Rx
			window so it can be stored. */

			/*  An "out-of-sequence" segment was received, must have missed one.
			Prepare a SACK (Selective ACK). */
			ulLast = ulSequenceNumber + ulLength;
 800dfa0:	68ba      	ldr	r2, [r7, #8]
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	4413      	add	r3, r2
 800dfa6:	623b      	str	r3, [r7, #32]
			lDistance = ( int32_t ) ( ulLast - ulCurrentSequenceNumber );
 800dfa8:	6a3a      	ldr	r2, [r7, #32]
 800dfaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfac:	1ad3      	subs	r3, r2, r3
 800dfae:	613b      	str	r3, [r7, #16]

			if( lDistance <= 0 )
 800dfb0:	693b      	ldr	r3, [r7, #16]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	dc03      	bgt.n	800dfbe <lTCPWindowRxCheck+0xe6>
			{
				/* An earlier has been received, must be a retransmission of a
				packet that has been accepted already.  No need to send out a
				Selective ACK (SACK). */
				lReturn = -1;
 800dfb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dfba:	61fb      	str	r3, [r7, #28]
 800dfbc:	e065      	b.n	800e08a <lTCPWindowRxCheck+0x1b2>
			}
			else if( lDistance > ( int32_t ) ulSpace )
 800dfbe:	683a      	ldr	r2, [r7, #0]
 800dfc0:	693b      	ldr	r3, [r7, #16]
 800dfc2:	429a      	cmp	r2, r3
 800dfc4:	da03      	bge.n	800dfce <lTCPWindowRxCheck+0xf6>
			{
				/* The new segment is ahead of rx.ulCurrentSequenceNumber.  The
				sequence number of this packet is too far ahead, ignore it. */
				FreeRTOS_debug_printf( ( "lTCPWindowRxCheck: Refuse %lu+%lu bytes, due to lack of space (%lu)\n", lDistance, ulLength, ulSpace ) );
				lReturn = -1;
 800dfc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dfca:	61fb      	str	r3, [r7, #28]
 800dfcc:	e05d      	b.n	800e08a <lTCPWindowRxCheck+0x1b2>

				/* TODO: SACK's may also be delayed for a short period
				 * This is useful because subsequent packets will be SACK'd with
				 * single one message
				 */
				while( ( pxFound = xTCPWindowRxFind( pxWindow, ulLast ) ) != NULL )
 800dfce:	e005      	b.n	800dfdc <lTCPWindowRxCheck+0x104>
				{
					ulLast += ( uint32_t ) pxFound->lDataLength;
 800dfd0:	697b      	ldr	r3, [r7, #20]
 800dfd2:	689b      	ldr	r3, [r3, #8]
 800dfd4:	461a      	mov	r2, r3
 800dfd6:	6a3b      	ldr	r3, [r7, #32]
 800dfd8:	4413      	add	r3, r2
 800dfda:	623b      	str	r3, [r7, #32]

				/* TODO: SACK's may also be delayed for a short period
				 * This is useful because subsequent packets will be SACK'd with
				 * single one message
				 */
				while( ( pxFound = xTCPWindowRxFind( pxWindow, ulLast ) ) != NULL )
 800dfdc:	68f8      	ldr	r0, [r7, #12]
 800dfde:	6a39      	ldr	r1, [r7, #32]
 800dfe0:	f7ff fd56 	bl	800da90 <xTCPWindowRxFind>
 800dfe4:	6178      	str	r0, [r7, #20]
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d1f1      	bne.n	800dfd0 <lTCPWindowRxCheck+0xf8>
						ulLast - pxWindow->rx.ulFirstSequenceNumber ) );
				}

				/* Now prepare the SACK message.
				Code OPTION_CODE_SINGLE_SACK already in network byte order. */
				pxWindow->ulOptionsData[0] = OPTION_CODE_SINGLE_SACK;
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	4a29      	ldr	r2, [pc, #164]	; (800e094 <lTCPWindowRxCheck+0x1bc>)
 800dff0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

				/* First sequence number that we received. */
				pxWindow->ulOptionsData[1] = FreeRTOS_htonl( ulSequenceNumber );
 800dff4:	68bb      	ldr	r3, [r7, #8]
 800dff6:	061a      	lsls	r2, r3, #24
 800dff8:	68bb      	ldr	r3, [r7, #8]
 800dffa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dffe:	021b      	lsls	r3, r3, #8
 800e000:	431a      	orrs	r2, r3
 800e002:	68bb      	ldr	r3, [r7, #8]
 800e004:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e008:	0a1b      	lsrs	r3, r3, #8
 800e00a:	431a      	orrs	r2, r3
 800e00c:	68bb      	ldr	r3, [r7, #8]
 800e00e:	0e1b      	lsrs	r3, r3, #24
 800e010:	431a      	orrs	r2, r3
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

				/* Last + 1 */
				pxWindow->ulOptionsData[2] = FreeRTOS_htonl( ulLast );
 800e018:	6a3b      	ldr	r3, [r7, #32]
 800e01a:	061a      	lsls	r2, r3, #24
 800e01c:	6a3b      	ldr	r3, [r7, #32]
 800e01e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e022:	021b      	lsls	r3, r3, #8
 800e024:	431a      	orrs	r2, r3
 800e026:	6a3b      	ldr	r3, [r7, #32]
 800e028:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e02c:	0a1b      	lsrs	r3, r3, #8
 800e02e:	431a      	orrs	r2, r3
 800e030:	6a3b      	ldr	r3, [r7, #32]
 800e032:	0e1b      	lsrs	r3, r3, #24
 800e034:	431a      	orrs	r2, r3
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

				/* Which make 12 (3*4) option bytes. */
				pxWindow->ucOptionLength = 3 * sizeof( pxWindow->ulOptionsData[ 0 ] );
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	220c      	movs	r2, #12
 800e040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

				pxFound = xTCPWindowRxFind( pxWindow, ulSequenceNumber );
 800e044:	68f8      	ldr	r0, [r7, #12]
 800e046:	68b9      	ldr	r1, [r7, #8]
 800e048:	f7ff fd22 	bl	800da90 <xTCPWindowRxFind>
 800e04c:	6178      	str	r0, [r7, #20]

				if( pxFound != NULL )
 800e04e:	697b      	ldr	r3, [r7, #20]
 800e050:	2b00      	cmp	r3, #0
 800e052:	d003      	beq.n	800e05c <lTCPWindowRxCheck+0x184>
				{
					/* This out-of-sequence packet has been received for a
					second time.  It is already stored but do send a SACK
					again. */
					lReturn = -1;
 800e054:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e058:	61fb      	str	r3, [r7, #28]
 800e05a:	e016      	b.n	800e08a <lTCPWindowRxCheck+0x1b2>
				}
				else
				{
					pxFound = xTCPWindowRxNew( pxWindow, ulSequenceNumber, ( int32_t ) ulLength );
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	68f8      	ldr	r0, [r7, #12]
 800e060:	68b9      	ldr	r1, [r7, #8]
 800e062:	461a      	mov	r2, r3
 800e064:	2301      	movs	r3, #1
 800e066:	f7ff fd3b 	bl	800dae0 <xTCPWindowNew>
 800e06a:	6178      	str	r0, [r7, #20]

					if( pxFound == NULL )
 800e06c:	697b      	ldr	r3, [r7, #20]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d107      	bne.n	800e082 <lTCPWindowRxCheck+0x1aa>
					{
						/* Can not send a SACK, because the segment cannot be
						stored. */
						pxWindow->ucOptionLength = 0u;
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	2200      	movs	r2, #0
 800e076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

						/* Needs to be stored but there is no segment
						available. */
						lReturn = -1;
 800e07a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e07e:	61fb      	str	r3, [r7, #28]
 800e080:	e003      	b.n	800e08a <lTCPWindowRxCheck+0x1b2>
							FreeRTOS_flush_logging( );
						}

						/* Return a positive value.  The packet may be accepted
						and stored but an earlier packet is still missing. */
						lReturn = ( int32_t ) ( ulSequenceNumber - ulCurrentSequenceNumber );
 800e082:	68ba      	ldr	r2, [r7, #8]
 800e084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e086:	1ad3      	subs	r3, r2, r3
 800e088:	61fb      	str	r3, [r7, #28]
					}
				}
			}
		}

		return lReturn;
 800e08a:	69fb      	ldr	r3, [r7, #28]
	}
 800e08c:	4618      	mov	r0, r3
 800e08e:	3728      	adds	r7, #40	; 0x28
 800e090:	46bd      	mov	sp, r7
 800e092:	bd80      	pop	{r7, pc}
 800e094:	0a050101 	.word	0x0a050101

0800e098 <lTCPIncrementTxPosition>:
 *=============================================================================*/

#if( ipconfigUSE_TCP_WIN == 1 )

	static int32_t lTCPIncrementTxPosition( int32_t lPosition, int32_t lMax, int32_t lCount )
	{
 800e098:	b480      	push	{r7}
 800e09a:	b085      	sub	sp, #20
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	60f8      	str	r0, [r7, #12]
 800e0a0:	60b9      	str	r1, [r7, #8]
 800e0a2:	607a      	str	r2, [r7, #4]
		/* +TCP stores data in circular buffers.  Calculate the next position to
		store. */
		lPosition += lCount;
 800e0a4:	68fa      	ldr	r2, [r7, #12]
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	4413      	add	r3, r2
 800e0aa:	60fb      	str	r3, [r7, #12]
		if( lPosition >= lMax )
 800e0ac:	68fa      	ldr	r2, [r7, #12]
 800e0ae:	68bb      	ldr	r3, [r7, #8]
 800e0b0:	429a      	cmp	r2, r3
 800e0b2:	db03      	blt.n	800e0bc <lTCPIncrementTxPosition+0x24>
		{
			lPosition -= lMax;
 800e0b4:	68fa      	ldr	r2, [r7, #12]
 800e0b6:	68bb      	ldr	r3, [r7, #8]
 800e0b8:	1ad3      	subs	r3, r2, r3
 800e0ba:	60fb      	str	r3, [r7, #12]
		}

		return lPosition;
 800e0bc:	68fb      	ldr	r3, [r7, #12]
	}
 800e0be:	4618      	mov	r0, r3
 800e0c0:	3714      	adds	r7, #20
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c8:	4770      	bx	lr
 800e0ca:	bf00      	nop

0800e0cc <lTCPWindowTxAdd>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	int32_t lTCPWindowTxAdd( TCPWindow_t *pxWindow, uint32_t ulLength, int32_t lPosition, int32_t lMax )
	{
 800e0cc:	b580      	push	{r7, lr}
 800e0ce:	b088      	sub	sp, #32
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	60f8      	str	r0, [r7, #12]
 800e0d4:	60b9      	str	r1, [r7, #8]
 800e0d6:	607a      	str	r2, [r7, #4]
 800e0d8:	603b      	str	r3, [r7, #0]
	int32_t lBytesLeft = ( int32_t ) ulLength, lToWrite;
 800e0da:	68bb      	ldr	r3, [r7, #8]
 800e0dc:	61fb      	str	r3, [r7, #28]
	int32_t lDone = 0;
 800e0de:	2300      	movs	r3, #0
 800e0e0:	61bb      	str	r3, [r7, #24]
	TCPSegment_t *pxSegment = pxWindow->pxHeadSegment;
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0e6:	617b      	str	r3, [r7, #20]

		/* Puts a message in the Tx-window (after buffer size has been
		verified). */
		if( pxSegment != NULL )
 800e0e8:	697b      	ldr	r3, [r7, #20]
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d040      	beq.n	800e170 <lTCPWindowTxAdd+0xa4>
		{
			if( pxSegment->lDataLength < pxSegment->lMaxLength )
 800e0ee:	697b      	ldr	r3, [r7, #20]
 800e0f0:	689a      	ldr	r2, [r3, #8]
 800e0f2:	697b      	ldr	r3, [r7, #20]
 800e0f4:	685b      	ldr	r3, [r3, #4]
 800e0f6:	429a      	cmp	r2, r3
 800e0f8:	da3a      	bge.n	800e170 <lTCPWindowTxAdd+0xa4>
			{
				if( ( pxSegment->u.bits.bOutstanding == pdFALSE_UNSIGNED ) && ( pxSegment->lDataLength != 0 ) )
 800e0fa:	697b      	ldr	r3, [r7, #20]
 800e0fc:	7d9b      	ldrb	r3, [r3, #22]
 800e0fe:	f003 0301 	and.w	r3, r3, #1
 800e102:	b2db      	uxtb	r3, r3
 800e104:	2b00      	cmp	r3, #0
 800e106:	d133      	bne.n	800e170 <lTCPWindowTxAdd+0xa4>
 800e108:	697b      	ldr	r3, [r7, #20]
 800e10a:	689b      	ldr	r3, [r3, #8]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d02f      	beq.n	800e170 <lTCPWindowTxAdd+0xa4>
				{
					/* Adding data to a segment that was already in the TX queue.  It
					will be filled-up to a maximum of MSS (maximum segment size). */
					lToWrite = FreeRTOS_min_int32( lBytesLeft, pxSegment->lMaxLength - pxSegment->lDataLength );
 800e110:	697b      	ldr	r3, [r7, #20]
 800e112:	685a      	ldr	r2, [r3, #4]
 800e114:	697b      	ldr	r3, [r7, #20]
 800e116:	689b      	ldr	r3, [r3, #8]
 800e118:	1ad3      	subs	r3, r2, r3
 800e11a:	69f8      	ldr	r0, [r7, #28]
 800e11c:	4619      	mov	r1, r3
 800e11e:	f7ff fbb3 	bl	800d888 <FreeRTOS_min_int32>
 800e122:	6138      	str	r0, [r7, #16]

					pxSegment->lDataLength += lToWrite;
 800e124:	697b      	ldr	r3, [r7, #20]
 800e126:	689a      	ldr	r2, [r3, #8]
 800e128:	693b      	ldr	r3, [r7, #16]
 800e12a:	441a      	add	r2, r3
 800e12c:	697b      	ldr	r3, [r7, #20]
 800e12e:	609a      	str	r2, [r3, #8]

					if( pxSegment->lDataLength >= pxSegment->lMaxLength )
 800e130:	697b      	ldr	r3, [r7, #20]
 800e132:	689a      	ldr	r2, [r3, #8]
 800e134:	697b      	ldr	r3, [r7, #20]
 800e136:	685b      	ldr	r3, [r3, #4]
 800e138:	429a      	cmp	r2, r3
 800e13a:	db02      	blt.n	800e142 <lTCPWindowTxAdd+0x76>
					{
						/* This segment is full, don't add more bytes. */
						pxWindow->pxHeadSegment = NULL;
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	2200      	movs	r2, #0
 800e140:	67da      	str	r2, [r3, #124]	; 0x7c
					}

					lBytesLeft -= lToWrite;
 800e142:	69fa      	ldr	r2, [r7, #28]
 800e144:	693b      	ldr	r3, [r7, #16]
 800e146:	1ad3      	subs	r3, r2, r3
 800e148:	61fb      	str	r3, [r7, #28]

					/* ulNextTxSequenceNumber is the sequence number of the next byte to
					be stored for transmission. */
					pxWindow->ulNextTxSequenceNumber += ( uint32_t ) lToWrite;
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e14e:	693b      	ldr	r3, [r7, #16]
 800e150:	441a      	add	r2, r3
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	635a      	str	r2, [r3, #52]	; 0x34

					/* Increased the return value. */
					lDone += lToWrite;
 800e156:	69ba      	ldr	r2, [r7, #24]
 800e158:	693b      	ldr	r3, [r7, #16]
 800e15a:	4413      	add	r3, r2
 800e15c:	61bb      	str	r3, [r7, #24]

					/* Some detailed logging, for those who're interested. */
					if( ( xTCPWindowLoggingLevel >= 2 ) && ( ipconfigTCP_MAY_LOG_PORT( pxWindow->usOurPortNumber ) != 0 ) )
 800e15e:	4b33      	ldr	r3, [pc, #204]	; (800e22c <lTCPWindowTxAdd+0x160>)
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	2b01      	cmp	r3, #1
						FreeRTOS_flush_logging( );
					}

					/* Calculate the next position in the circular data buffer, knowing
					its maximum length 'lMax'. */
					lPosition = lTCPIncrementTxPosition( lPosition, lMax, lToWrite );
 800e164:	6878      	ldr	r0, [r7, #4]
 800e166:	6839      	ldr	r1, [r7, #0]
 800e168:	693a      	ldr	r2, [r7, #16]
 800e16a:	f7ff ff95 	bl	800e098 <lTCPIncrementTxPosition>
 800e16e:	6078      	str	r0, [r7, #4]
				}
			}
		}

		while( lBytesLeft > 0 )
 800e170:	e053      	b.n	800e21a <lTCPWindowTxAdd+0x14e>
		{
			/* The current transmission segment is full, create new segments as
			needed. */
			pxSegment = xTCPWindowTxNew( pxWindow, pxWindow->ulNextTxSequenceNumber, pxWindow->usMSS );
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 800e17c:	68f8      	ldr	r0, [r7, #12]
 800e17e:	4611      	mov	r1, r2
 800e180:	461a      	mov	r2, r3
 800e182:	2300      	movs	r3, #0
 800e184:	f7ff fcac 	bl	800dae0 <xTCPWindowNew>
 800e188:	6178      	str	r0, [r7, #20]

			if( pxSegment != NULL )
 800e18a:	697b      	ldr	r3, [r7, #20]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d043      	beq.n	800e218 <lTCPWindowTxAdd+0x14c>
			{
				/* Store as many as needed, but no more than the maximum
				(MSS). */
				lToWrite = FreeRTOS_min_int32( lBytesLeft, pxSegment->lMaxLength );
 800e190:	697b      	ldr	r3, [r7, #20]
 800e192:	685b      	ldr	r3, [r3, #4]
 800e194:	69f8      	ldr	r0, [r7, #28]
 800e196:	4619      	mov	r1, r3
 800e198:	f7ff fb76 	bl	800d888 <FreeRTOS_min_int32>
 800e19c:	6138      	str	r0, [r7, #16]

				pxSegment->lDataLength = lToWrite;
 800e19e:	697b      	ldr	r3, [r7, #20]
 800e1a0:	693a      	ldr	r2, [r7, #16]
 800e1a2:	609a      	str	r2, [r3, #8]
				pxSegment->lStreamPos = lPosition;
 800e1a4:	697b      	ldr	r3, [r7, #20]
 800e1a6:	687a      	ldr	r2, [r7, #4]
 800e1a8:	60da      	str	r2, [r3, #12]
				lBytesLeft -= lToWrite;
 800e1aa:	69fa      	ldr	r2, [r7, #28]
 800e1ac:	693b      	ldr	r3, [r7, #16]
 800e1ae:	1ad3      	subs	r3, r2, r3
 800e1b0:	61fb      	str	r3, [r7, #28]
				lPosition = lTCPIncrementTxPosition( lPosition, lMax, lToWrite );
 800e1b2:	6878      	ldr	r0, [r7, #4]
 800e1b4:	6839      	ldr	r1, [r7, #0]
 800e1b6:	693a      	ldr	r2, [r7, #16]
 800e1b8:	f7ff ff6e 	bl	800e098 <lTCPIncrementTxPosition>
 800e1bc:	6078      	str	r0, [r7, #4]
				pxWindow->ulNextTxSequenceNumber += ( uint32_t ) lToWrite;
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e1c2:	693b      	ldr	r3, [r7, #16]
 800e1c4:	441a      	add	r2, r3
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	635a      	str	r2, [r3, #52]	; 0x34
				lDone += lToWrite;
 800e1ca:	69ba      	ldr	r2, [r7, #24]
 800e1cc:	693b      	ldr	r3, [r7, #16]
 800e1ce:	4413      	add	r3, r2
 800e1d0:	61bb      	str	r3, [r7, #24]

				/* Link this segment in the Tx-Queue. */
				vListInsertFifo( &( pxWindow->xTxQueue ), &( pxSegment->xQueueItem ) );
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	f103 0254 	add.w	r2, r3, #84	; 0x54
 800e1d8:	697b      	ldr	r3, [r7, #20]
 800e1da:	3318      	adds	r3, #24
 800e1dc:	4610      	mov	r0, r2
 800e1de:	4619      	mov	r1, r3
 800e1e0:	f7ff fbba 	bl	800d958 <vListInsertFifo>

				/* Let 'pxHeadSegment' point to this segment if there is still
				space. */
				if( pxSegment->lDataLength < pxSegment->lMaxLength )
 800e1e4:	697b      	ldr	r3, [r7, #20]
 800e1e6:	689a      	ldr	r2, [r3, #8]
 800e1e8:	697b      	ldr	r3, [r7, #20]
 800e1ea:	685b      	ldr	r3, [r3, #4]
 800e1ec:	429a      	cmp	r2, r3
 800e1ee:	da03      	bge.n	800e1f8 <lTCPWindowTxAdd+0x12c>
				{
					pxWindow->pxHeadSegment = pxSegment;
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	697a      	ldr	r2, [r7, #20]
 800e1f4:	67da      	str	r2, [r3, #124]	; 0x7c
 800e1f6:	e002      	b.n	800e1fe <lTCPWindowTxAdd+0x132>
				}
				else
				{
					pxWindow->pxHeadSegment = NULL;
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	2200      	movs	r2, #0
 800e1fc:	67da      	str	r2, [r3, #124]	; 0x7c
				}

				if( ipconfigTCP_MAY_LOG_PORT( pxWindow->usOurPortNumber ) != 0 )
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800e204:	2b17      	cmp	r3, #23
 800e206:	d008      	beq.n	800e21a <lTCPWindowTxAdd+0x14e>
				{
					if( ( xTCPWindowLoggingLevel >= 3 ) ||
 800e208:	4b08      	ldr	r3, [pc, #32]	; (800e22c <lTCPWindowTxAdd+0x160>)
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	2b02      	cmp	r3, #2
 800e20e:	dc04      	bgt.n	800e21a <lTCPWindowTxAdd+0x14e>
						( ( xTCPWindowLoggingLevel >= 2 ) && ( pxWindow->pxHeadSegment != NULL ) ) )
 800e210:	4b06      	ldr	r3, [pc, #24]	; (800e22c <lTCPWindowTxAdd+0x160>)
 800e212:	681b      	ldr	r3, [r3, #0]
					pxWindow->pxHeadSegment = NULL;
				}

				if( ipconfigTCP_MAY_LOG_PORT( pxWindow->usOurPortNumber ) != 0 )
				{
					if( ( xTCPWindowLoggingLevel >= 3 ) ||
 800e214:	2b01      	cmp	r3, #1
 800e216:	e000      	b.n	800e21a <lTCPWindowTxAdd+0x14e>
				No more data can be sent at the moment. */
				if( lDone != 0 )
				{
					FreeRTOS_debug_printf( ( "lTCPWindowTxAdd: Sorry all buffers full (cancel %ld bytes)\n", lBytesLeft ) );
				}
				break;
 800e218:	e002      	b.n	800e220 <lTCPWindowTxAdd+0x154>
					lPosition = lTCPIncrementTxPosition( lPosition, lMax, lToWrite );
				}
			}
		}

		while( lBytesLeft > 0 )
 800e21a:	69fb      	ldr	r3, [r7, #28]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	dca8      	bgt.n	800e172 <lTCPWindowTxAdd+0xa6>
				}
				break;
			}
		}

		return lDone;
 800e220:	69bb      	ldr	r3, [r7, #24]
	}
 800e222:	4618      	mov	r0, r3
 800e224:	3720      	adds	r7, #32
 800e226:	46bd      	mov	sp, r7
 800e228:	bd80      	pop	{r7, pc}
 800e22a:	bf00      	nop
 800e22c:	2000c2cc 	.word	0x2000c2cc

0800e230 <xTCPWindowTxDone>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	BaseType_t xTCPWindowTxDone( TCPWindow_t *pxWindow )
	{
 800e230:	b480      	push	{r7}
 800e232:	b083      	sub	sp, #12
 800e234:	af00      	add	r7, sp, #0
 800e236:	6078      	str	r0, [r7, #4]
		return listLIST_IS_EMPTY( ( &pxWindow->xTxSegments) );
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e23e:	2b00      	cmp	r3, #0
 800e240:	bf0c      	ite	eq
 800e242:	2301      	moveq	r3, #1
 800e244:	2300      	movne	r3, #0
 800e246:	b2db      	uxtb	r3, r3
	}
 800e248:	4618      	mov	r0, r3
 800e24a:	370c      	adds	r7, #12
 800e24c:	46bd      	mov	sp, r7
 800e24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e252:	4770      	bx	lr

0800e254 <prvTCPWindowTxHasSpace>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	static BaseType_t prvTCPWindowTxHasSpace( TCPWindow_t *pxWindow, uint32_t ulWindowSize )
	{
 800e254:	b580      	push	{r7, lr}
 800e256:	b086      	sub	sp, #24
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
 800e25c:	6039      	str	r1, [r7, #0]
	TCPSegment_t *pxSegment;

		/* This function will look if there is new transmission data.  It will
		return true if there is data to be sent. */

		pxSegment = xTCPWindowPeekHead( &( pxWindow->xTxQueue ) );
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	3354      	adds	r3, #84	; 0x54
 800e262:	4618      	mov	r0, r3
 800e264:	f7ff fce2 	bl	800dc2c <xTCPWindowPeekHead>
 800e268:	60f8      	str	r0, [r7, #12]

		if( pxSegment == NULL )
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d102      	bne.n	800e276 <prvTCPWindowTxHasSpace+0x22>
		{
			xHasSpace = pdFALSE;
 800e270:	2300      	movs	r3, #0
 800e272:	613b      	str	r3, [r7, #16]
 800e274:	e02f      	b.n	800e2d6 <prvTCPWindowTxHasSpace+0x82>
		}
		else
		{
			/* How much data is outstanding, i.e. how much data has been sent
			but not yet acknowledged ? */
			if( pxWindow->tx.ulHighestSequenceNumber >= pxWindow->tx.ulCurrentSequenceNumber )
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6a1b      	ldr	r3, [r3, #32]
 800e27e:	429a      	cmp	r2, r3
 800e280:	d306      	bcc.n	800e290 <prvTCPWindowTxHasSpace+0x3c>
			{
				ulTxOutstanding = pxWindow->tx.ulHighestSequenceNumber - pxWindow->tx.ulCurrentSequenceNumber;
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	6a1b      	ldr	r3, [r3, #32]
 800e28a:	1ad3      	subs	r3, r2, r3
 800e28c:	617b      	str	r3, [r7, #20]
 800e28e:	e001      	b.n	800e294 <prvTCPWindowTxHasSpace+0x40>
			}
			else
			{
				ulTxOutstanding = 0UL;
 800e290:	2300      	movs	r3, #0
 800e292:	617b      	str	r3, [r7, #20]
			}

			/* Subtract this from the peer's space. */
			ulWindowSize -= FreeRTOS_min_uint32( ulWindowSize, ulTxOutstanding );
 800e294:	6838      	ldr	r0, [r7, #0]
 800e296:	6979      	ldr	r1, [r7, #20]
 800e298:	f7ff fb06 	bl	800d8a8 <FreeRTOS_min_uint32>
 800e29c:	4602      	mov	r2, r0
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	1a9b      	subs	r3, r3, r2
 800e2a2:	603b      	str	r3, [r7, #0]

			/* See if the next segment may be sent. */
			if( ulWindowSize >= ( uint32_t ) pxSegment->lDataLength )
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	689b      	ldr	r3, [r3, #8]
 800e2a8:	461a      	mov	r2, r3
 800e2aa:	683b      	ldr	r3, [r7, #0]
 800e2ac:	429a      	cmp	r2, r3
 800e2ae:	d802      	bhi.n	800e2b6 <prvTCPWindowTxHasSpace+0x62>
			{
				xHasSpace = pdTRUE;
 800e2b0:	2301      	movs	r3, #1
 800e2b2:	613b      	str	r3, [r7, #16]
 800e2b4:	e001      	b.n	800e2ba <prvTCPWindowTxHasSpace+0x66>
			}
			else
			{
				xHasSpace = pdFALSE;
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	613b      	str	r3, [r7, #16]

			/* If 'xHasSpace', it looks like the peer has at least space for 1
			more new segment of size MSS.  xSize.ulTxWindowLength is the self-imposed
			limitation of the transmission window (in case of many resends it
			may be decreased). */
			if( ( ulTxOutstanding != 0UL ) && ( pxWindow->xSize.ulTxWindowLength < ulTxOutstanding + ( ( uint32_t ) pxSegment->lDataLength ) ) )
 800e2ba:	697b      	ldr	r3, [r7, #20]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d00a      	beq.n	800e2d6 <prvTCPWindowTxHasSpace+0x82>
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	689a      	ldr	r2, [r3, #8]
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	689b      	ldr	r3, [r3, #8]
 800e2c8:	4619      	mov	r1, r3
 800e2ca:	697b      	ldr	r3, [r7, #20]
 800e2cc:	440b      	add	r3, r1
 800e2ce:	429a      	cmp	r2, r3
 800e2d0:	d201      	bcs.n	800e2d6 <prvTCPWindowTxHasSpace+0x82>
			{
				xHasSpace = pdFALSE;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	613b      	str	r3, [r7, #16]
			}
		}

		return xHasSpace;
 800e2d6:	693b      	ldr	r3, [r7, #16]
	}
 800e2d8:	4618      	mov	r0, r3
 800e2da:	3718      	adds	r7, #24
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	bd80      	pop	{r7, pc}

0800e2e0 <xTCPWindowTxHasData>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	BaseType_t xTCPWindowTxHasData( TCPWindow_t *pxWindow, uint32_t ulWindowSize, TickType_t *pulDelay )
	{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b088      	sub	sp, #32
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	60f8      	str	r0, [r7, #12]
 800e2e8:	60b9      	str	r1, [r7, #8]
 800e2ea:	607a      	str	r2, [r7, #4]
	TCPSegment_t *pxSegment;
	BaseType_t xReturn;
	TickType_t ulAge, ulMaxAge;

		*pulDelay = 0u;
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	2200      	movs	r2, #0
 800e2f0:	601a      	str	r2, [r3, #0]

		if( listLIST_IS_EMPTY( &pxWindow->xPriorityQueue ) == pdFALSE )
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d002      	beq.n	800e300 <xTCPWindowTxHasData+0x20>
		{
			/* No need to look at retransmissions or new transmission as long as
			there are priority segments.  *pulDelay equals zero, meaning it must
			be sent out immediately. */
			xReturn = pdTRUE;
 800e2fa:	2301      	movs	r3, #1
 800e2fc:	61fb      	str	r3, [r7, #28]
 800e2fe:	e04a      	b.n	800e396 <xTCPWindowTxHasData+0xb6>
		}
		else
		{
			pxSegment = xTCPWindowPeekHead( &( pxWindow->xWaitQueue ) );
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	3368      	adds	r3, #104	; 0x68
 800e304:	4618      	mov	r0, r3
 800e306:	f7ff fc91 	bl	800dc2c <xTCPWindowPeekHead>
 800e30a:	61b8      	str	r0, [r7, #24]

			if( pxSegment != NULL )
 800e30c:	69bb      	ldr	r3, [r7, #24]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d019      	beq.n	800e346 <xTCPWindowTxHasData+0x66>
			{
				/* There is an outstanding segment, see if it is time to resend
				it. */
				ulAge = ulTimerGetAge( &pxSegment->xTransmitTimer );
 800e312:	69bb      	ldr	r3, [r7, #24]
 800e314:	3310      	adds	r3, #16
 800e316:	4618      	mov	r0, r3
 800e318:	f7ff fb3a 	bl	800d990 <ulTimerGetAge>
 800e31c:	6178      	str	r0, [r7, #20]

				/* After a packet has been sent for the first time, it will wait
				'1 * lSRTT' ms for an ACK. A second time it will wait '2 * lSRTT' ms,
				each time doubling the time-out */
				ulMaxAge = ( 1u << pxSegment->u.bits.ucTransmitCount ) * ( ( uint32_t ) pxWindow->lSRTT );
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e322:	461a      	mov	r2, r3
 800e324:	69bb      	ldr	r3, [r7, #24]
 800e326:	7d1b      	ldrb	r3, [r3, #20]
 800e328:	fa02 f303 	lsl.w	r3, r2, r3
 800e32c:	613b      	str	r3, [r7, #16]

				if( ulMaxAge > ulAge )
 800e32e:	693a      	ldr	r2, [r7, #16]
 800e330:	697b      	ldr	r3, [r7, #20]
 800e332:	429a      	cmp	r2, r3
 800e334:	d904      	bls.n	800e340 <xTCPWindowTxHasData+0x60>
				{
					/* A segment must be sent after this amount of msecs */
					*pulDelay = ulMaxAge - ulAge;
 800e336:	693a      	ldr	r2, [r7, #16]
 800e338:	697b      	ldr	r3, [r7, #20]
 800e33a:	1ad2      	subs	r2, r2, r3
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	601a      	str	r2, [r3, #0]
				}

				xReturn = pdTRUE;
 800e340:	2301      	movs	r3, #1
 800e342:	61fb      	str	r3, [r7, #28]
 800e344:	e027      	b.n	800e396 <xTCPWindowTxHasData+0xb6>
			}
			else
			{
				/* No priority segment, no outstanding data, see if there is new
				transmission data. */
				pxSegment = xTCPWindowPeekHead( &pxWindow->xTxQueue );
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	3354      	adds	r3, #84	; 0x54
 800e34a:	4618      	mov	r0, r3
 800e34c:	f7ff fc6e 	bl	800dc2c <xTCPWindowPeekHead>
 800e350:	61b8      	str	r0, [r7, #24]

				/* See if it fits in the peer's reception window. */
				if( pxSegment == NULL )
 800e352:	69bb      	ldr	r3, [r7, #24]
 800e354:	2b00      	cmp	r3, #0
 800e356:	d102      	bne.n	800e35e <xTCPWindowTxHasData+0x7e>
				{
					xReturn = pdFALSE;
 800e358:	2300      	movs	r3, #0
 800e35a:	61fb      	str	r3, [r7, #28]
 800e35c:	e01b      	b.n	800e396 <xTCPWindowTxHasData+0xb6>
				}
				else if( prvTCPWindowTxHasSpace( pxWindow, ulWindowSize ) == pdFALSE )
 800e35e:	68f8      	ldr	r0, [r7, #12]
 800e360:	68b9      	ldr	r1, [r7, #8]
 800e362:	f7ff ff77 	bl	800e254 <prvTCPWindowTxHasSpace>
 800e366:	4603      	mov	r3, r0
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d102      	bne.n	800e372 <xTCPWindowTxHasData+0x92>
				{
					/* Too many outstanding messages. */
					xReturn = pdFALSE;
 800e36c:	2300      	movs	r3, #0
 800e36e:	61fb      	str	r3, [r7, #28]
 800e370:	e011      	b.n	800e396 <xTCPWindowTxHasData+0xb6>
				}
				else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) && ( pxSegment->lDataLength < pxSegment->lMaxLength ) )
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	781b      	ldrb	r3, [r3, #0]
 800e376:	f003 0302 	and.w	r3, r3, #2
 800e37a:	b2db      	uxtb	r3, r3
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d008      	beq.n	800e392 <xTCPWindowTxHasData+0xb2>
 800e380:	69bb      	ldr	r3, [r7, #24]
 800e382:	689a      	ldr	r2, [r3, #8]
 800e384:	69bb      	ldr	r3, [r7, #24]
 800e386:	685b      	ldr	r3, [r3, #4]
 800e388:	429a      	cmp	r2, r3
 800e38a:	da02      	bge.n	800e392 <xTCPWindowTxHasData+0xb2>
				{
					/* 'bSendFullSize' is a special optimisation.  If true, the
					driver will only sent completely filled packets (of MSS
					bytes). */
					xReturn = pdFALSE;
 800e38c:	2300      	movs	r3, #0
 800e38e:	61fb      	str	r3, [r7, #28]
 800e390:	e001      	b.n	800e396 <xTCPWindowTxHasData+0xb6>
				}
				else
				{
					xReturn = pdTRUE;
 800e392:	2301      	movs	r3, #1
 800e394:	61fb      	str	r3, [r7, #28]
				}
			}
		}

		return xReturn;
 800e396:	69fb      	ldr	r3, [r7, #28]
	}
 800e398:	4618      	mov	r0, r3
 800e39a:	3720      	adds	r7, #32
 800e39c:	46bd      	mov	sp, r7
 800e39e:	bd80      	pop	{r7, pc}

0800e3a0 <ulTCPWindowTxGet>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	uint32_t ulTCPWindowTxGet( TCPWindow_t *pxWindow, uint32_t ulWindowSize, int32_t *plPosition )
	{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b088      	sub	sp, #32
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	60f8      	str	r0, [r7, #12]
 800e3a8:	60b9      	str	r1, [r7, #8]
 800e3aa:	607a      	str	r2, [r7, #4]
	TCPSegment_t *pxSegment;
	uint32_t ulMaxTime;
	uint32_t ulReturn  = ~0UL;
 800e3ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e3b0:	61bb      	str	r3, [r7, #24]

		/* Fetches data to be sent-out now.

		Priority messages: segments with a resend need no check current sliding
		window size. */
		pxSegment = xTCPWindowGetHead( &( pxWindow->xPriorityQueue ) );
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	3340      	adds	r3, #64	; 0x40
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f7ff fc1a 	bl	800dbf0 <xTCPWindowGetHead>
 800e3bc:	61f8      	str	r0, [r7, #28]
		pxWindow->ulOurSequenceNumber = pxWindow->tx.ulHighestSequenceNumber;
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	62da      	str	r2, [r3, #44]	; 0x2c

		if( pxSegment == NULL )
 800e3c6:	69fb      	ldr	r3, [r7, #28]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d16e      	bne.n	800e4aa <ulTCPWindowTxGet+0x10a>
		{
			/* Waiting messages: outstanding messages with a running timer
			neither check peer's reception window size because these packets
			have been sent earlier. */
			pxSegment = xTCPWindowPeekHead( &( pxWindow->xWaitQueue ) );
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	3368      	adds	r3, #104	; 0x68
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	f7ff fc2b 	bl	800dc2c <xTCPWindowPeekHead>
 800e3d6:	61f8      	str	r0, [r7, #28]

			if( pxSegment != NULL )
 800e3d8:	69fb      	ldr	r3, [r7, #28]
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d01f      	beq.n	800e41e <ulTCPWindowTxGet+0x7e>
			{
				/* Do check the timing. */
				ulMaxTime = ( 1u << pxSegment->u.bits.ucTransmitCount ) * ( ( uint32_t ) pxWindow->lSRTT );
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3e2:	461a      	mov	r2, r3
 800e3e4:	69fb      	ldr	r3, [r7, #28]
 800e3e6:	7d1b      	ldrb	r3, [r3, #20]
 800e3e8:	fa02 f303 	lsl.w	r3, r2, r3
 800e3ec:	617b      	str	r3, [r7, #20]

				if( ulTimerGetAge( &pxSegment->xTransmitTimer ) > ulMaxTime )
 800e3ee:	69fb      	ldr	r3, [r7, #28]
 800e3f0:	3310      	adds	r3, #16
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	f7ff facc 	bl	800d990 <ulTimerGetAge>
 800e3f8:	4602      	mov	r2, r0
 800e3fa:	697b      	ldr	r3, [r7, #20]
 800e3fc:	429a      	cmp	r2, r3
 800e3fe:	d90c      	bls.n	800e41a <ulTCPWindowTxGet+0x7a>
				{
					/* A normal (non-fast) retransmission.  Move it from the
					head of the waiting queue. */
					pxSegment = xTCPWindowGetHead( &( pxWindow->xWaitQueue ) );
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	3368      	adds	r3, #104	; 0x68
 800e404:	4618      	mov	r0, r3
 800e406:	f7ff fbf3 	bl	800dbf0 <xTCPWindowGetHead>
 800e40a:	61f8      	str	r0, [r7, #28]
					pxSegment->u.bits.ucDupAckCount = pdFALSE_UNSIGNED;
 800e40c:	69fb      	ldr	r3, [r7, #28]
 800e40e:	2200      	movs	r2, #0
 800e410:	755a      	strb	r2, [r3, #21]

					/* Some detailed logging. */
					if( ( xTCPWindowLoggingLevel != 0 ) && ( ipconfigTCP_MAY_LOG_PORT( pxWindow->usOurPortNumber ) != 0 ) )
 800e412:	4b4c      	ldr	r3, [pc, #304]	; (800e544 <ulTCPWindowTxGet+0x1a4>)
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	2b00      	cmp	r3, #0
 800e418:	e001      	b.n	800e41e <ulTCPWindowTxGet+0x7e>
						FreeRTOS_flush_logging( );
					}
				}
				else
				{
					pxSegment = NULL;
 800e41a:	2300      	movs	r3, #0
 800e41c:	61fb      	str	r3, [r7, #28]
				}
			}

			if( pxSegment == NULL )
 800e41e:	69fb      	ldr	r3, [r7, #28]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d142      	bne.n	800e4aa <ulTCPWindowTxGet+0x10a>
			{
				/* New messages: sent-out for the first time.  Check current
				sliding window size of peer. */
				pxSegment = xTCPWindowPeekHead( &( pxWindow->xTxQueue ) );
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	3354      	adds	r3, #84	; 0x54
 800e428:	4618      	mov	r0, r3
 800e42a:	f7ff fbff 	bl	800dc2c <xTCPWindowPeekHead>
 800e42e:	61f8      	str	r0, [r7, #28]

				if( pxSegment == NULL )
 800e430:	69fb      	ldr	r3, [r7, #28]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d102      	bne.n	800e43c <ulTCPWindowTxGet+0x9c>
				{
					/* No segments queued. */
					ulReturn = 0UL;
 800e436:	2300      	movs	r3, #0
 800e438:	61bb      	str	r3, [r7, #24]
 800e43a:	e036      	b.n	800e4aa <ulTCPWindowTxGet+0x10a>
				}
				else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) && ( pxSegment->lDataLength < pxSegment->lMaxLength ) )
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	781b      	ldrb	r3, [r3, #0]
 800e440:	f003 0302 	and.w	r3, r3, #2
 800e444:	b2db      	uxtb	r3, r3
 800e446:	2b00      	cmp	r3, #0
 800e448:	d008      	beq.n	800e45c <ulTCPWindowTxGet+0xbc>
 800e44a:	69fb      	ldr	r3, [r7, #28]
 800e44c:	689a      	ldr	r2, [r3, #8]
 800e44e:	69fb      	ldr	r3, [r7, #28]
 800e450:	685b      	ldr	r3, [r3, #4]
 800e452:	429a      	cmp	r2, r3
 800e454:	da02      	bge.n	800e45c <ulTCPWindowTxGet+0xbc>
				{
					/* A segment has been queued but the driver waits until it
					has a full size of MSS. */
					ulReturn = 0;
 800e456:	2300      	movs	r3, #0
 800e458:	61bb      	str	r3, [r7, #24]
 800e45a:	e026      	b.n	800e4aa <ulTCPWindowTxGet+0x10a>
				}
				else if( prvTCPWindowTxHasSpace( pxWindow, ulWindowSize ) == pdFALSE )
 800e45c:	68f8      	ldr	r0, [r7, #12]
 800e45e:	68b9      	ldr	r1, [r7, #8]
 800e460:	f7ff fef8 	bl	800e254 <prvTCPWindowTxHasSpace>
 800e464:	4603      	mov	r3, r0
 800e466:	2b00      	cmp	r3, #0
 800e468:	d102      	bne.n	800e470 <ulTCPWindowTxGet+0xd0>
				{
					/* Peer has no more space at this moment. */
					ulReturn = 0;
 800e46a:	2300      	movs	r3, #0
 800e46c:	61bb      	str	r3, [r7, #24]
 800e46e:	e01c      	b.n	800e4aa <ulTCPWindowTxGet+0x10a>
				}
				else
				{
					/* Move it out of the Tx queue. */
					pxSegment = xTCPWindowGetHead( &( pxWindow->xTxQueue ) );
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	3354      	adds	r3, #84	; 0x54
 800e474:	4618      	mov	r0, r3
 800e476:	f7ff fbbb 	bl	800dbf0 <xTCPWindowGetHead>
 800e47a:	61f8      	str	r0, [r7, #28]

					/* Don't let pxHeadSegment point to this segment any more,
					so no more data will be added. */
					if( pxWindow->pxHeadSegment == pxSegment )
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800e480:	69fb      	ldr	r3, [r7, #28]
 800e482:	429a      	cmp	r2, r3
 800e484:	d102      	bne.n	800e48c <ulTCPWindowTxGet+0xec>
					{
						pxWindow->pxHeadSegment = NULL;
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	2200      	movs	r2, #0
 800e48a:	67da      	str	r2, [r3, #124]	; 0x7c
					}

					/* pxWindow->tx.highest registers the highest sequence
					number in our transmission window. */
					pxWindow->tx.ulHighestSequenceNumber = pxSegment->ulSequenceNumber + ( ( uint32_t ) pxSegment->lDataLength );
 800e48c:	69fb      	ldr	r3, [r7, #28]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	69fa      	ldr	r2, [r7, #28]
 800e492:	6892      	ldr	r2, [r2, #8]
 800e494:	441a      	add	r2, r3
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	629a      	str	r2, [r3, #40]	; 0x28

					/* ...and more detailed logging */
					if( ( xTCPWindowLoggingLevel >= 2 ) && ( ipconfigTCP_MAY_LOG_PORT( pxWindow->usOurPortNumber ) != pdFALSE ) )
 800e49a:	4b2a      	ldr	r3, [pc, #168]	; (800e544 <ulTCPWindowTxGet+0x1a4>)
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	2b01      	cmp	r3, #1
 800e4a0:	dd03      	ble.n	800e4aa <ulTCPWindowTxGet+0x10a>
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800e4a8:	2b17      	cmp	r3, #23
				FreeRTOS_flush_logging( );
			}
		}

		/* See if it has already been determined to return 0. */
		if( ulReturn != 0UL )
 800e4aa:	69bb      	ldr	r3, [r7, #24]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d043      	beq.n	800e538 <ulTCPWindowTxGet+0x198>
		{
			configASSERT( listLIST_ITEM_CONTAINER( &(pxSegment->xQueueItem ) ) == NULL );
 800e4b0:	69fb      	ldr	r3, [r7, #28]
 800e4b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d009      	beq.n	800e4cc <ulTCPWindowTxGet+0x12c>
 800e4b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4bc:	f383 8811 	msr	BASEPRI, r3
 800e4c0:	f3bf 8f6f 	isb	sy
 800e4c4:	f3bf 8f4f 	dsb	sy
 800e4c8:	613b      	str	r3, [r7, #16]
 800e4ca:	e7fe      	b.n	800e4ca <ulTCPWindowTxGet+0x12a>

			/* Now that the segment will be transmitted, add it to the tail of
			the waiting queue. */
			vListInsertFifo( &pxWindow->xWaitQueue, &pxSegment->xQueueItem );
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800e4d2:	69fb      	ldr	r3, [r7, #28]
 800e4d4:	3318      	adds	r3, #24
 800e4d6:	4610      	mov	r0, r2
 800e4d8:	4619      	mov	r1, r3
 800e4da:	f7ff fa3d 	bl	800d958 <vListInsertFifo>

			/* And mark it as outstanding. */
			pxSegment->u.bits.bOutstanding = pdTRUE_UNSIGNED;
 800e4de:	69fa      	ldr	r2, [r7, #28]
 800e4e0:	7d93      	ldrb	r3, [r2, #22]
 800e4e2:	f043 0301 	orr.w	r3, r3, #1
 800e4e6:	7593      	strb	r3, [r2, #22]

			/* Administer the transmit count, needed for fast
			retransmissions. */
			( pxSegment->u.bits.ucTransmitCount )++;
 800e4e8:	69fb      	ldr	r3, [r7, #28]
 800e4ea:	7d1b      	ldrb	r3, [r3, #20]
 800e4ec:	3301      	adds	r3, #1
 800e4ee:	b2da      	uxtb	r2, r3
 800e4f0:	69fb      	ldr	r3, [r7, #28]
 800e4f2:	751a      	strb	r2, [r3, #20]

			/* If there have been several retransmissions (4), decrease the
			size of the transmission window to at most 2 times MSS. */
			if( pxSegment->u.bits.ucTransmitCount == MAX_TRANSMIT_COUNT_USING_LARGE_WINDOW )
 800e4f4:	69fb      	ldr	r3, [r7, #28]
 800e4f6:	7d1b      	ldrb	r3, [r3, #20]
 800e4f8:	2b04      	cmp	r3, #4
 800e4fa:	d10d      	bne.n	800e518 <ulTCPWindowTxGet+0x178>
			{
				if( pxWindow->xSize.ulTxWindowLength > ( 2U * pxWindow->usMSS ) )
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	689a      	ldr	r2, [r3, #8]
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 800e506:	005b      	lsls	r3, r3, #1
 800e508:	429a      	cmp	r2, r3
 800e50a:	d905      	bls.n	800e518 <ulTCPWindowTxGet+0x178>
				{
					FreeRTOS_debug_printf( ( "ulTCPWindowTxGet[%u - %d]: Change Tx window: %lu -> %u\n",
						pxWindow->usPeerPortNumber, pxWindow->usOurPortNumber,
						pxWindow->xSize.ulTxWindowLength, 2 * pxWindow->usMSS ) );
					pxWindow->xSize.ulTxWindowLength = ( 2UL * pxWindow->usMSS );
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 800e512:	005a      	lsls	r2, r3, #1
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	609a      	str	r2, [r3, #8]
				}
			}

			/* Clear the transmit timer. */
			vTCPTimerSet( &( pxSegment->xTransmitTimer ) );
 800e518:	69fb      	ldr	r3, [r7, #28]
 800e51a:	3310      	adds	r3, #16
 800e51c:	4618      	mov	r0, r3
 800e51e:	f7ff fa2b 	bl	800d978 <vTCPTimerSet>

			pxWindow->ulOurSequenceNumber = pxSegment->ulSequenceNumber;
 800e522:	69fb      	ldr	r3, [r7, #28]
 800e524:	681a      	ldr	r2, [r3, #0]
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	62da      	str	r2, [r3, #44]	; 0x2c

			/* Inform the caller where to find the data within the queue. */
			*plPosition = pxSegment->lStreamPos;
 800e52a:	69fb      	ldr	r3, [r7, #28]
 800e52c:	68da      	ldr	r2, [r3, #12]
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	601a      	str	r2, [r3, #0]

			/* And return the length of the data segment */
			ulReturn = ( uint32_t ) pxSegment->lDataLength;
 800e532:	69fb      	ldr	r3, [r7, #28]
 800e534:	689b      	ldr	r3, [r3, #8]
 800e536:	61bb      	str	r3, [r7, #24]
		}

		return ulReturn;
 800e538:	69bb      	ldr	r3, [r7, #24]
	}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3720      	adds	r7, #32
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}
 800e542:	bf00      	nop
 800e544:	2000c2cc 	.word	0x2000c2cc

0800e548 <prvTCPWindowTxCheckAck>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	static uint32_t prvTCPWindowTxCheckAck( TCPWindow_t *pxWindow, uint32_t ulFirst, uint32_t ulLast )
	{
 800e548:	b580      	push	{r7, lr}
 800e54a:	b08c      	sub	sp, #48	; 0x30
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	60f8      	str	r0, [r7, #12]
 800e550:	60b9      	str	r1, [r7, #8]
 800e552:	607a      	str	r2, [r7, #4]
	uint32_t ulBytesConfirmed = 0u;
 800e554:	2300      	movs	r3, #0
 800e556:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t ulSequenceNumber = ulFirst, ulDataLength;
 800e558:	68bb      	ldr	r3, [r7, #8]
 800e55a:	62bb      	str	r3, [r7, #40]	; 0x28
	const ListItem_t *pxIterator;
	const MiniListItem_t *pxEnd = ( const MiniListItem_t* )listGET_END_MARKER( &pxWindow->xTxSegments );
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	3398      	adds	r3, #152	; 0x98
 800e560:	61fb      	str	r3, [r7, #28]

		 A Smoothed RTT will increase quickly, but it is conservative when
		 becoming smaller. */

		for(
				pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
 800e562:	69fb      	ldr	r3, [r7, #28]
 800e564:	685b      	ldr	r3, [r3, #4]
 800e566:	627b      	str	r3, [r7, #36]	; 0x24
		  RTO is Retransmit timeout

		 A Smoothed RTT will increase quickly, but it is conservative when
		 becoming smaller. */

		for(
 800e568:	e09c      	b.n	800e6a4 <prvTCPWindowTxCheckAck+0x15c>
				pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
				( pxIterator != ( const ListItem_t * ) pxEnd ) && ( xSequenceLessThan( ulSequenceNumber, ulLast ) != 0 );
			)
		{
			xDoUnlink = pdFALSE;
 800e56a:	2300      	movs	r3, #0
 800e56c:	623b      	str	r3, [r7, #32]
			pxSegment = ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
 800e56e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e570:	68db      	ldr	r3, [r3, #12]
 800e572:	61bb      	str	r3, [r7, #24]

			/* Move to the next item because the current item might get
			removed. */
			pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 800e574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e576:	685b      	ldr	r3, [r3, #4]
 800e578:	627b      	str	r3, [r7, #36]	; 0x24

			/* Continue if this segment does not fall within the ACK'd range. */
			if( xSequenceGreaterThan( ulSequenceNumber, pxSegment->ulSequenceNumber ) != pdFALSE )
 800e57a:	69bb      	ldr	r3, [r7, #24]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e580:	4619      	mov	r1, r3
 800e582:	f7ff f9c5 	bl	800d910 <xSequenceGreaterThan>
 800e586:	4603      	mov	r3, r0
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d000      	beq.n	800e58e <prvTCPWindowTxCheckAck+0x46>
			{
				continue;
 800e58c:	e08a      	b.n	800e6a4 <prvTCPWindowTxCheckAck+0x15c>
			}

			/* Is it ready? */
			if( ulSequenceNumber != pxSegment->ulSequenceNumber )
 800e58e:	69bb      	ldr	r3, [r7, #24]
 800e590:	681a      	ldr	r2, [r3, #0]
 800e592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e594:	429a      	cmp	r2, r3
 800e596:	d000      	beq.n	800e59a <prvTCPWindowTxCheckAck+0x52>
			{
				break;
 800e598:	e090      	b.n	800e6bc <prvTCPWindowTxCheckAck+0x174>
			}

			ulDataLength = ( uint32_t ) pxSegment->lDataLength;
 800e59a:	69bb      	ldr	r3, [r7, #24]
 800e59c:	689b      	ldr	r3, [r3, #8]
 800e59e:	617b      	str	r3, [r7, #20]

			if( pxSegment->u.bits.bAcked == pdFALSE_UNSIGNED )
 800e5a0:	69bb      	ldr	r3, [r7, #24]
 800e5a2:	7d9b      	ldrb	r3, [r3, #22]
 800e5a4:	f003 0302 	and.w	r3, r3, #2
 800e5a8:	b2db      	uxtb	r3, r3
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d14e      	bne.n	800e64c <prvTCPWindowTxCheckAck+0x104>
			{
				if( xSequenceGreaterThan( pxSegment->ulSequenceNumber + ( uint32_t )ulDataLength, ulLast ) != pdFALSE )
 800e5ae:	69bb      	ldr	r3, [r7, #24]
 800e5b0:	681a      	ldr	r2, [r3, #0]
 800e5b2:	697b      	ldr	r3, [r7, #20]
 800e5b4:	4413      	add	r3, r2
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	6879      	ldr	r1, [r7, #4]
 800e5ba:	f7ff f9a9 	bl	800d910 <xSequenceGreaterThan>
 800e5be:	4603      	mov	r3, r0
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d000      	beq.n	800e5c6 <prvTCPWindowTxCheckAck+0x7e>
							ulFirstSeq - pxWindow->tx.ulFirstSequenceNumber,
							ulLast - pxWindow->tx.ulFirstSequenceNumber,
							ulFirstSeq, ulFirstSeq + ulDataLength ) );
					}
					#endif /* ipconfigHAS_DEBUG_PRINTF */
					break;
 800e5c4:	e07a      	b.n	800e6bc <prvTCPWindowTxCheckAck+0x174>
				}

				/* This segment is fully ACK'd, set the flag. */
				pxSegment->u.bits.bAcked = pdTRUE_UNSIGNED;
 800e5c6:	69ba      	ldr	r2, [r7, #24]
 800e5c8:	7d93      	ldrb	r3, [r2, #22]
 800e5ca:	f043 0302 	orr.w	r3, r3, #2
 800e5ce:	7593      	strb	r3, [r2, #22]

				/* Calculate the RTT only if the segment was sent-out for the
				first time and if this is the last ACK'd segment in a range. */
				if( ( pxSegment->u.bits.ucTransmitCount == 1 ) && ( ( pxSegment->ulSequenceNumber + ulDataLength ) == ulLast ) )
 800e5d0:	69bb      	ldr	r3, [r7, #24]
 800e5d2:	7d1b      	ldrb	r3, [r3, #20]
 800e5d4:	2b01      	cmp	r3, #1
 800e5d6:	d137      	bne.n	800e648 <prvTCPWindowTxCheckAck+0x100>
 800e5d8:	69bb      	ldr	r3, [r7, #24]
 800e5da:	681a      	ldr	r2, [r3, #0]
 800e5dc:	697b      	ldr	r3, [r7, #20]
 800e5de:	441a      	add	r2, r3
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	429a      	cmp	r2, r3
 800e5e4:	d130      	bne.n	800e648 <prvTCPWindowTxCheckAck+0x100>
				{
					int32_t mS = ( int32_t ) ulTimerGetAge( &( pxSegment->xTransmitTimer ) );
 800e5e6:	69bb      	ldr	r3, [r7, #24]
 800e5e8:	3310      	adds	r3, #16
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	f7ff f9d0 	bl	800d990 <ulTimerGetAge>
 800e5f0:	4603      	mov	r3, r0
 800e5f2:	613b      	str	r3, [r7, #16]

					if( pxWindow->lSRTT >= mS )
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e5f8:	693b      	ldr	r3, [r7, #16]
 800e5fa:	429a      	cmp	r2, r3
 800e5fc:	db0e      	blt.n	800e61c <prvTCPWindowTxCheckAck+0xd4>
					{
						/* RTT becomes smaller: adapt slowly. */
						pxWindow->lSRTT = ( ( winSRTT_DECREMENT_NEW * mS ) + ( winSRTT_DECREMENT_CURRENT * pxWindow->lSRTT ) ) / ( winSRTT_DECREMENT_NEW + winSRTT_DECREMENT_CURRENT );
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e602:	4613      	mov	r3, r2
 800e604:	00db      	lsls	r3, r3, #3
 800e606:	1a9a      	subs	r2, r3, r2
 800e608:	693b      	ldr	r3, [r7, #16]
 800e60a:	4413      	add	r3, r2
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	da00      	bge.n	800e612 <prvTCPWindowTxCheckAck+0xca>
 800e610:	3307      	adds	r3, #7
 800e612:	10db      	asrs	r3, r3, #3
 800e614:	461a      	mov	r2, r3
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	639a      	str	r2, [r3, #56]	; 0x38
 800e61a:	e00e      	b.n	800e63a <prvTCPWindowTxCheckAck+0xf2>
					}
					else
					{
						/* RTT becomes larger: adapt quicker */
						pxWindow->lSRTT = ( ( winSRTT_INCREMENT_NEW * mS ) + ( winSRTT_INCREMENT_CURRENT * pxWindow->lSRTT ) ) / ( winSRTT_INCREMENT_NEW + winSRTT_INCREMENT_CURRENT );
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e620:	4613      	mov	r3, r2
 800e622:	005b      	lsls	r3, r3, #1
 800e624:	441a      	add	r2, r3
 800e626:	693b      	ldr	r3, [r7, #16]
 800e628:	4413      	add	r3, r2
 800e62a:	005b      	lsls	r3, r3, #1
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	da00      	bge.n	800e632 <prvTCPWindowTxCheckAck+0xea>
 800e630:	3307      	adds	r3, #7
 800e632:	10db      	asrs	r3, r3, #3
 800e634:	461a      	mov	r2, r3
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	639a      	str	r2, [r3, #56]	; 0x38
					}

					/* Cap to the minimum of 50ms. */
					if( pxWindow->lSRTT < winSRTT_CAP_mS )
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e63e:	2b31      	cmp	r3, #49	; 0x31
 800e640:	dc02      	bgt.n	800e648 <prvTCPWindowTxCheckAck+0x100>
					{
						pxWindow->lSRTT = winSRTT_CAP_mS;
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	2232      	movs	r2, #50	; 0x32
 800e646:	639a      	str	r2, [r3, #56]	; 0x38
					}
				}

				/* Unlink it from the 3 queues, but do not destroy it (yet). */
				xDoUnlink = pdTRUE;
 800e648:	2301      	movs	r3, #1
 800e64a:	623b      	str	r3, [r7, #32]
			}

			/* pxSegment->u.bits.bAcked is now true.  Is it located at the left
			side of the transmission queue?  If so, it may be freed. */
			if( ulSequenceNumber == pxWindow->tx.ulCurrentSequenceNumber )
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	6a1a      	ldr	r2, [r3, #32]
 800e650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e652:	429a      	cmp	r2, r3
 800e654:	d116      	bne.n	800e684 <prvTCPWindowTxCheckAck+0x13c>
			{
				if( ( xTCPWindowLoggingLevel >= 2 ) && ( ipconfigTCP_MAY_LOG_PORT( pxWindow->usOurPortNumber ) != pdFALSE ) )
 800e656:	4b1c      	ldr	r3, [pc, #112]	; (800e6c8 <prvTCPWindowTxCheckAck+0x180>)
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	2b01      	cmp	r3, #1
 800e65c:	dd03      	ble.n	800e666 <prvTCPWindowTxCheckAck+0x11e>
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800e664:	2b17      	cmp	r3, #23
						ulLast - pxWindow->tx.ulFirstSequenceNumber,
						pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ) );
				}

				/* Increase the left-hand value of the transmission window. */
				pxWindow->tx.ulCurrentSequenceNumber += ulDataLength;
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	6a1a      	ldr	r2, [r3, #32]
 800e66a:	697b      	ldr	r3, [r7, #20]
 800e66c:	441a      	add	r2, r3
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	621a      	str	r2, [r3, #32]

				/* This function will return the number of bytes that the tail
				of txStream may be advanced. */
				ulBytesConfirmed += ulDataLength;
 800e672:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e674:	697b      	ldr	r3, [r7, #20]
 800e676:	4413      	add	r3, r2
 800e678:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* All segments below tx.ulCurrentSequenceNumber may be freed. */
				vTCPWindowFree( pxSegment );
 800e67a:	69b8      	ldr	r0, [r7, #24]
 800e67c:	f7ff faf4 	bl	800dc68 <vTCPWindowFree>

				/* No need to unlink it any more. */
				xDoUnlink = pdFALSE;
 800e680:	2300      	movs	r3, #0
 800e682:	623b      	str	r3, [r7, #32]
			}

			if( ( xDoUnlink != pdFALSE ) && ( listLIST_ITEM_CONTAINER( &( pxSegment->xQueueItem ) ) != NULL ) )
 800e684:	6a3b      	ldr	r3, [r7, #32]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d008      	beq.n	800e69c <prvTCPWindowTxCheckAck+0x154>
 800e68a:	69bb      	ldr	r3, [r7, #24]
 800e68c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d004      	beq.n	800e69c <prvTCPWindowTxCheckAck+0x154>
			{
				/* Remove item from its queues. */
				uxListRemove( &pxSegment->xQueueItem );
 800e692:	69bb      	ldr	r3, [r7, #24]
 800e694:	3318      	adds	r3, #24
 800e696:	4618      	mov	r0, r3
 800e698:	f7f6 fae2 	bl	8004c60 <uxListRemove>
			}

			ulSequenceNumber += ulDataLength;
 800e69c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e69e:	697b      	ldr	r3, [r7, #20]
 800e6a0:	4413      	add	r3, r2
 800e6a2:	62bb      	str	r3, [r7, #40]	; 0x28
		  RTO is Retransmit timeout

		 A Smoothed RTT will increase quickly, but it is conservative when
		 becoming smaller. */

		for(
 800e6a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e6a6:	69fb      	ldr	r3, [r7, #28]
 800e6a8:	429a      	cmp	r2, r3
 800e6aa:	d007      	beq.n	800e6bc <prvTCPWindowTxCheckAck+0x174>
				pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
				( pxIterator != ( const ListItem_t * ) pxEnd ) && ( xSequenceLessThan( ulSequenceNumber, ulLast ) != 0 );
 800e6ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6ae:	6879      	ldr	r1, [r7, #4]
 800e6b0:	f7ff f91c 	bl	800d8ec <xSequenceLessThan>
 800e6b4:	4603      	mov	r3, r0
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	f47f af57 	bne.w	800e56a <prvTCPWindowTxCheckAck+0x22>
			}

			ulSequenceNumber += ulDataLength;
		}

		return ulBytesConfirmed;
 800e6bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800e6be:	4618      	mov	r0, r3
 800e6c0:	3730      	adds	r7, #48	; 0x30
 800e6c2:	46bd      	mov	sp, r7
 800e6c4:	bd80      	pop	{r7, pc}
 800e6c6:	bf00      	nop
 800e6c8:	2000c2cc 	.word	0x2000c2cc

0800e6cc <prvTCPWindowFastRetransmit>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	static uint32_t prvTCPWindowFastRetransmit( TCPWindow_t *pxWindow, uint32_t ulFirst )
	{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b086      	sub	sp, #24
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	6078      	str	r0, [r7, #4]
 800e6d4:	6039      	str	r1, [r7, #0]
	const ListItem_t *pxIterator;
	const MiniListItem_t* pxEnd;
	TCPSegment_t *pxSegment;
	uint32_t ulCount = 0UL;
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	613b      	str	r3, [r7, #16]

		/* A higher Tx block has been acknowledged.  Now iterate through the
		 xWaitQueue to find a possible condition for a FAST retransmission. */

		pxEnd = ( const MiniListItem_t* ) listGET_END_MARKER( &( pxWindow->xWaitQueue ) );
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	3370      	adds	r3, #112	; 0x70
 800e6de:	60fb      	str	r3, [r7, #12]

		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	685b      	ldr	r3, [r3, #4]
 800e6e4:	617b      	str	r3, [r7, #20]
 800e6e6:	e03b      	b.n	800e760 <prvTCPWindowFastRetransmit+0x94>
			 pxIterator != ( const ListItem_t * ) pxEnd; )
		{
			/* Get the owner, which is a TCP segment. */
			pxSegment = ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
 800e6e8:	697b      	ldr	r3, [r7, #20]
 800e6ea:	68db      	ldr	r3, [r3, #12]
 800e6ec:	60bb      	str	r3, [r7, #8]

			/* Hop to the next item before the current gets unlinked. */
			pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 800e6ee:	697b      	ldr	r3, [r7, #20]
 800e6f0:	685b      	ldr	r3, [r3, #4]
 800e6f2:	617b      	str	r3, [r7, #20]

			/* Fast retransmission:
			When 3 packets with a higher sequence number have been acknowledged
			by the peer, it is very unlikely a current packet will ever arrive.
			It will be retransmitted far before the RTO. */
			if( ( pxSegment->u.bits.bAcked == pdFALSE_UNSIGNED ) &&
 800e6f4:	68bb      	ldr	r3, [r7, #8]
 800e6f6:	7d9b      	ldrb	r3, [r3, #22]
 800e6f8:	f003 0302 	and.w	r3, r3, #2
 800e6fc:	b2db      	uxtb	r3, r3
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d12e      	bne.n	800e760 <prvTCPWindowFastRetransmit+0x94>
				( xSequenceLessThan( pxSegment->ulSequenceNumber, ulFirst ) != pdFALSE ) &&
 800e702:	68bb      	ldr	r3, [r7, #8]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	4618      	mov	r0, r3
 800e708:	6839      	ldr	r1, [r7, #0]
 800e70a:	f7ff f8ef 	bl	800d8ec <xSequenceLessThan>
 800e70e:	4603      	mov	r3, r0

			/* Fast retransmission:
			When 3 packets with a higher sequence number have been acknowledged
			by the peer, it is very unlikely a current packet will ever arrive.
			It will be retransmitted far before the RTO. */
			if( ( pxSegment->u.bits.bAcked == pdFALSE_UNSIGNED ) &&
 800e710:	2b00      	cmp	r3, #0
 800e712:	d025      	beq.n	800e760 <prvTCPWindowFastRetransmit+0x94>
				( xSequenceLessThan( pxSegment->ulSequenceNumber, ulFirst ) != pdFALSE ) &&
				( ++( pxSegment->u.bits.ucDupAckCount ) == DUPLICATE_ACKS_BEFORE_FAST_RETRANSMIT ) )
 800e714:	68bb      	ldr	r3, [r7, #8]
 800e716:	7d5b      	ldrb	r3, [r3, #21]
 800e718:	3301      	adds	r3, #1
 800e71a:	b2da      	uxtb	r2, r3
			/* Fast retransmission:
			When 3 packets with a higher sequence number have been acknowledged
			by the peer, it is very unlikely a current packet will ever arrive.
			It will be retransmitted far before the RTO. */
			if( ( pxSegment->u.bits.bAcked == pdFALSE_UNSIGNED ) &&
				( xSequenceLessThan( pxSegment->ulSequenceNumber, ulFirst ) != pdFALSE ) &&
 800e71c:	68bb      	ldr	r3, [r7, #8]
 800e71e:	755a      	strb	r2, [r3, #21]
				( ++( pxSegment->u.bits.ucDupAckCount ) == DUPLICATE_ACKS_BEFORE_FAST_RETRANSMIT ) )
 800e720:	68bb      	ldr	r3, [r7, #8]
 800e722:	7d5b      	ldrb	r3, [r3, #21]
			/* Fast retransmission:
			When 3 packets with a higher sequence number have been acknowledged
			by the peer, it is very unlikely a current packet will ever arrive.
			It will be retransmitted far before the RTO. */
			if( ( pxSegment->u.bits.bAcked == pdFALSE_UNSIGNED ) &&
				( xSequenceLessThan( pxSegment->ulSequenceNumber, ulFirst ) != pdFALSE ) &&
 800e724:	2b03      	cmp	r3, #3
 800e726:	d11b      	bne.n	800e760 <prvTCPWindowFastRetransmit+0x94>
				( ++( pxSegment->u.bits.ucDupAckCount ) == DUPLICATE_ACKS_BEFORE_FAST_RETRANSMIT ) )
			{
				pxSegment->u.bits.ucTransmitCount = pdFALSE_UNSIGNED;
 800e728:	68bb      	ldr	r3, [r7, #8]
 800e72a:	2200      	movs	r2, #0
 800e72c:	751a      	strb	r2, [r3, #20]

				/* Not clearing 'ucDupAckCount' yet as more SACK's might come in
				which might lead to a second fast rexmit. */
				if( ( xTCPWindowLoggingLevel >= 0 ) && ( ipconfigTCP_MAY_LOG_PORT( pxWindow->usOurPortNumber ) != pdFALSE ) )
 800e72e:	4b11      	ldr	r3, [pc, #68]	; (800e774 <prvTCPWindowFastRetransmit+0xa8>)
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	2b00      	cmp	r3, #0
 800e734:	db03      	blt.n	800e73e <prvTCPWindowFastRetransmit+0x72>
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800e73c:	2b17      	cmp	r3, #23
						ulFirst - pxWindow->tx.ulFirstSequenceNumber ) );
					FreeRTOS_flush_logging( );
				}

				/* Remove it from xWaitQueue. */
				uxListRemove( &pxSegment->xQueueItem );
 800e73e:	68bb      	ldr	r3, [r7, #8]
 800e740:	3318      	adds	r3, #24
 800e742:	4618      	mov	r0, r3
 800e744:	f7f6 fa8c 	bl	8004c60 <uxListRemove>

				/* Add this segment to the priority queue so it gets
				retransmitted immediately. */
				vListInsertFifo( &( pxWindow->xPriorityQueue ), &( pxSegment->xQueueItem ) );
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800e74e:	68bb      	ldr	r3, [r7, #8]
 800e750:	3318      	adds	r3, #24
 800e752:	4610      	mov	r0, r2
 800e754:	4619      	mov	r1, r3
 800e756:	f7ff f8ff 	bl	800d958 <vListInsertFifo>
				ulCount++;
 800e75a:	693b      	ldr	r3, [r7, #16]
 800e75c:	3301      	adds	r3, #1
 800e75e:	613b      	str	r3, [r7, #16]
		/* A higher Tx block has been acknowledged.  Now iterate through the
		 xWaitQueue to find a possible condition for a FAST retransmission. */

		pxEnd = ( const MiniListItem_t* ) listGET_END_MARKER( &( pxWindow->xWaitQueue ) );

		for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxEnd );
 800e760:	697a      	ldr	r2, [r7, #20]
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	429a      	cmp	r2, r3
 800e766:	d1bf      	bne.n	800e6e8 <prvTCPWindowFastRetransmit+0x1c>
				vListInsertFifo( &( pxWindow->xPriorityQueue ), &( pxSegment->xQueueItem ) );
				ulCount++;
			}
		}

		return ulCount;
 800e768:	693b      	ldr	r3, [r7, #16]
	}
 800e76a:	4618      	mov	r0, r3
 800e76c:	3718      	adds	r7, #24
 800e76e:	46bd      	mov	sp, r7
 800e770:	bd80      	pop	{r7, pc}
 800e772:	bf00      	nop
 800e774:	2000c2cc 	.word	0x2000c2cc

0800e778 <ulTCPWindowTxAck>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	uint32_t ulTCPWindowTxAck( TCPWindow_t *pxWindow, uint32_t ulSequenceNumber )
	{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b084      	sub	sp, #16
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
 800e780:	6039      	str	r1, [r7, #0]
	uint32_t ulFirstSequence, ulReturn;

		/* Receive a normal ACK. */

		ulFirstSequence = pxWindow->tx.ulCurrentSequenceNumber;
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	6a1b      	ldr	r3, [r3, #32]
 800e786:	60bb      	str	r3, [r7, #8]

		if( xSequenceLessThanOrEqual( ulSequenceNumber, ulFirstSequence ) != pdFALSE )
 800e788:	6838      	ldr	r0, [r7, #0]
 800e78a:	68b9      	ldr	r1, [r7, #8]
 800e78c:	f7ff f89c 	bl	800d8c8 <xSequenceLessThanOrEqual>
 800e790:	4603      	mov	r3, r0
 800e792:	2b00      	cmp	r3, #0
 800e794:	d002      	beq.n	800e79c <ulTCPWindowTxAck+0x24>
		{
			ulReturn = 0UL;
 800e796:	2300      	movs	r3, #0
 800e798:	60fb      	str	r3, [r7, #12]
 800e79a:	e005      	b.n	800e7a8 <ulTCPWindowTxAck+0x30>
		}
		else
		{
			ulReturn = prvTCPWindowTxCheckAck( pxWindow, ulFirstSequence, ulSequenceNumber );
 800e79c:	6878      	ldr	r0, [r7, #4]
 800e79e:	68b9      	ldr	r1, [r7, #8]
 800e7a0:	683a      	ldr	r2, [r7, #0]
 800e7a2:	f7ff fed1 	bl	800e548 <prvTCPWindowTxCheckAck>
 800e7a6:	60f8      	str	r0, [r7, #12]
		}

		return ulReturn;
 800e7a8:	68fb      	ldr	r3, [r7, #12]
	}
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	3710      	adds	r7, #16
 800e7ae:	46bd      	mov	sp, r7
 800e7b0:	bd80      	pop	{r7, pc}
 800e7b2:	bf00      	nop

0800e7b4 <ulTCPWindowTxSack>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_TCP_WIN == 1 )

	uint32_t ulTCPWindowTxSack( TCPWindow_t *pxWindow, uint32_t ulFirst, uint32_t ulLast )
	{
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	b086      	sub	sp, #24
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	60f8      	str	r0, [r7, #12]
 800e7bc:	60b9      	str	r1, [r7, #8]
 800e7be:	607a      	str	r2, [r7, #4]
	uint32_t ulAckCount = 0UL;
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	617b      	str	r3, [r7, #20]
	uint32_t ulCurrentSequenceNumber = pxWindow->tx.ulCurrentSequenceNumber;
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	6a1b      	ldr	r3, [r3, #32]
 800e7c8:	613b      	str	r3, [r7, #16]

		/* Receive a SACK option. */
		ulAckCount = prvTCPWindowTxCheckAck( pxWindow, ulFirst, ulLast );
 800e7ca:	68f8      	ldr	r0, [r7, #12]
 800e7cc:	68b9      	ldr	r1, [r7, #8]
 800e7ce:	687a      	ldr	r2, [r7, #4]
 800e7d0:	f7ff feba 	bl	800e548 <prvTCPWindowTxCheckAck>
 800e7d4:	6178      	str	r0, [r7, #20]
		prvTCPWindowFastRetransmit( pxWindow, ulFirst );
 800e7d6:	68f8      	ldr	r0, [r7, #12]
 800e7d8:	68b9      	ldr	r1, [r7, #8]
 800e7da:	f7ff ff77 	bl	800e6cc <prvTCPWindowFastRetransmit>

		if( ( xTCPWindowLoggingLevel >= 1 ) && ( xSequenceGreaterThan( ulFirst, ulCurrentSequenceNumber ) != pdFALSE ) )
 800e7de:	4b06      	ldr	r3, [pc, #24]	; (800e7f8 <ulTCPWindowTxSack+0x44>)
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	dd03      	ble.n	800e7ee <ulTCPWindowTxSack+0x3a>
 800e7e6:	68b8      	ldr	r0, [r7, #8]
 800e7e8:	6939      	ldr	r1, [r7, #16]
 800e7ea:	f7ff f891 	bl	800d910 <xSequenceGreaterThan>
				ulLast - pxWindow->tx.ulFirstSequenceNumber,
				pxWindow->tx.ulCurrentSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ) );
			FreeRTOS_flush_logging( );
		}

		return ulAckCount;
 800e7ee:	697b      	ldr	r3, [r7, #20]
	}
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	3718      	adds	r7, #24
 800e7f4:	46bd      	mov	sp, r7
 800e7f6:	bd80      	pop	{r7, pc}
 800e7f8:	2000c2cc 	.word	0x2000c2cc

0800e7fc <FreeRTOS_min_uint32>:
 800e7fc:	b480      	push	{r7}
 800e7fe:	b083      	sub	sp, #12
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
 800e804:	6039      	str	r1, [r7, #0]
 800e806:	687a      	ldr	r2, [r7, #4]
 800e808:	683b      	ldr	r3, [r7, #0]
 800e80a:	4293      	cmp	r3, r2
 800e80c:	bf28      	it	cs
 800e80e:	4613      	movcs	r3, r2
 800e810:	4618      	mov	r0, r3
 800e812:	370c      	adds	r7, #12
 800e814:	46bd      	mov	sp, r7
 800e816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e81a:	4770      	bx	lr

0800e81c <uxStreamBufferSpace>:
}
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferSpace( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper );
static portINLINE size_t uxStreamBufferSpace( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper )
{
 800e81c:	b480      	push	{r7}
 800e81e:	b087      	sub	sp, #28
 800e820:	af00      	add	r7, sp, #0
 800e822:	60f8      	str	r0, [r7, #12]
 800e824:	60b9      	str	r1, [r7, #8]
 800e826:	607a      	str	r2, [r7, #4]
/* Returns the space between uxLower and uxUpper, which equals to the distance minus 1 */
size_t uxCount;

	uxCount = pxBuffer->LENGTH + uxUpper - uxLower - 1u;
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	691a      	ldr	r2, [r3, #16]
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	441a      	add	r2, r3
 800e830:	68bb      	ldr	r3, [r7, #8]
 800e832:	1ad3      	subs	r3, r2, r3
 800e834:	3b01      	subs	r3, #1
 800e836:	617b      	str	r3, [r7, #20]
	if( uxCount >= pxBuffer->LENGTH )
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	691a      	ldr	r2, [r3, #16]
 800e83c:	697b      	ldr	r3, [r7, #20]
 800e83e:	429a      	cmp	r2, r3
 800e840:	d804      	bhi.n	800e84c <uxStreamBufferSpace+0x30>
	{
		uxCount -= pxBuffer->LENGTH;
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	691b      	ldr	r3, [r3, #16]
 800e846:	697a      	ldr	r2, [r7, #20]
 800e848:	1ad3      	subs	r3, r2, r3
 800e84a:	617b      	str	r3, [r7, #20]
	}

	return uxCount;
 800e84c:	697b      	ldr	r3, [r7, #20]
}
 800e84e:	4618      	mov	r0, r3
 800e850:	371c      	adds	r7, #28
 800e852:	46bd      	mov	sp, r7
 800e854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e858:	4770      	bx	lr
 800e85a:	bf00      	nop

0800e85c <uxStreamBufferDistance>:
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferDistance( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper );
static portINLINE size_t uxStreamBufferDistance( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper )
{
 800e85c:	b480      	push	{r7}
 800e85e:	b087      	sub	sp, #28
 800e860:	af00      	add	r7, sp, #0
 800e862:	60f8      	str	r0, [r7, #12]
 800e864:	60b9      	str	r1, [r7, #8]
 800e866:	607a      	str	r2, [r7, #4]
/* Returns the distance between uxLower and uxUpper */
size_t uxCount;

	uxCount = pxBuffer->LENGTH + uxUpper - uxLower;
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	691a      	ldr	r2, [r3, #16]
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	441a      	add	r2, r3
 800e870:	68bb      	ldr	r3, [r7, #8]
 800e872:	1ad3      	subs	r3, r2, r3
 800e874:	617b      	str	r3, [r7, #20]
	if ( uxCount >= pxBuffer->LENGTH )
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	691a      	ldr	r2, [r3, #16]
 800e87a:	697b      	ldr	r3, [r7, #20]
 800e87c:	429a      	cmp	r2, r3
 800e87e:	d804      	bhi.n	800e88a <uxStreamBufferDistance+0x2e>
	{
		uxCount -= pxBuffer->LENGTH;
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	691b      	ldr	r3, [r3, #16]
 800e884:	697a      	ldr	r2, [r7, #20]
 800e886:	1ad3      	subs	r3, r2, r3
 800e888:	617b      	str	r3, [r7, #20]
	}

	return uxCount;
 800e88a:	697b      	ldr	r3, [r7, #20]
}
 800e88c:	4618      	mov	r0, r3
 800e88e:	371c      	adds	r7, #28
 800e890:	46bd      	mov	sp, r7
 800e892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e896:	4770      	bx	lr

0800e898 <uxStreamBufferGetSpace>:
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferGetSpace( const StreamBuffer_t *pxBuffer );
static portINLINE size_t uxStreamBufferGetSpace( const StreamBuffer_t *pxBuffer )
{
 800e898:	b580      	push	{r7, lr}
 800e89a:	b084      	sub	sp, #16
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
/* Returns the number of items which can still be added to uxHead
before hitting on uxTail */
size_t uxHead = pxBuffer->uxHead;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	689b      	ldr	r3, [r3, #8]
 800e8a4:	60fb      	str	r3, [r7, #12]
size_t uxTail = pxBuffer->uxTail;
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	60bb      	str	r3, [r7, #8]

	return uxStreamBufferSpace( pxBuffer, uxHead, uxTail );
 800e8ac:	6878      	ldr	r0, [r7, #4]
 800e8ae:	68f9      	ldr	r1, [r7, #12]
 800e8b0:	68ba      	ldr	r2, [r7, #8]
 800e8b2:	f7ff ffb3 	bl	800e81c <uxStreamBufferSpace>
 800e8b6:	4603      	mov	r3, r0
}
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	3710      	adds	r7, #16
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	bd80      	pop	{r7, pc}

0800e8c0 <uxStreamBufferGetSize>:
}
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferGetSize( const StreamBuffer_t *pxBuffer );
static portINLINE size_t uxStreamBufferGetSize( const StreamBuffer_t *pxBuffer )
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b084      	sub	sp, #16
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	6078      	str	r0, [r7, #4]
/* Returns the number of items which can be read from uxTail
before reaching uxHead */
size_t uxHead = pxBuffer->uxHead;
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	689b      	ldr	r3, [r3, #8]
 800e8cc:	60fb      	str	r3, [r7, #12]
size_t uxTail = pxBuffer->uxTail;
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	60bb      	str	r3, [r7, #8]

	return uxStreamBufferDistance( pxBuffer, uxTail, uxHead );
 800e8d4:	6878      	ldr	r0, [r7, #4]
 800e8d6:	68b9      	ldr	r1, [r7, #8]
 800e8d8:	68fa      	ldr	r2, [r7, #12]
 800e8da:	f7ff ffbf 	bl	800e85c <uxStreamBufferDistance>
 800e8de:	4603      	mov	r3, r0
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	3710      	adds	r7, #16
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	bd80      	pop	{r7, pc}

0800e8e8 <xStreamBufferLessThenEqual>:
}
/*-----------------------------------------------------------*/

static portINLINE BaseType_t xStreamBufferLessThenEqual( const StreamBuffer_t *pxBuffer, const size_t uxLeft, const size_t uxRight );
static portINLINE BaseType_t xStreamBufferLessThenEqual( const StreamBuffer_t *pxBuffer, const size_t uxLeft, const size_t uxRight )
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b087      	sub	sp, #28
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	60f8      	str	r0, [r7, #12]
 800e8f0:	60b9      	str	r1, [r7, #8]
 800e8f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
size_t uxTail = pxBuffer->uxTail;
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	613b      	str	r3, [r7, #16]

	/* Returns true if ( uxLeft < uxRight ) */
	if( ( uxLeft < uxTail ) ^ ( uxRight < uxTail ) )
 800e8fa:	68ba      	ldr	r2, [r7, #8]
 800e8fc:	693b      	ldr	r3, [r7, #16]
 800e8fe:	429a      	cmp	r2, r3
 800e900:	bf34      	ite	cc
 800e902:	2301      	movcc	r3, #1
 800e904:	2300      	movcs	r3, #0
 800e906:	b2da      	uxtb	r2, r3
 800e908:	6879      	ldr	r1, [r7, #4]
 800e90a:	693b      	ldr	r3, [r7, #16]
 800e90c:	4299      	cmp	r1, r3
 800e90e:	bf34      	ite	cc
 800e910:	2301      	movcc	r3, #1
 800e912:	2300      	movcs	r3, #0
 800e914:	b2db      	uxtb	r3, r3
 800e916:	4053      	eors	r3, r2
 800e918:	b2db      	uxtb	r3, r3
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d009      	beq.n	800e932 <xStreamBufferLessThenEqual+0x4a>
	{
		if( uxRight < uxTail )
 800e91e:	687a      	ldr	r2, [r7, #4]
 800e920:	693b      	ldr	r3, [r7, #16]
 800e922:	429a      	cmp	r2, r3
 800e924:	d202      	bcs.n	800e92c <xStreamBufferLessThenEqual+0x44>
		{
			xReturn = pdTRUE;
 800e926:	2301      	movs	r3, #1
 800e928:	617b      	str	r3, [r7, #20]
 800e92a:	e00b      	b.n	800e944 <xStreamBufferLessThenEqual+0x5c>
		}
		else
		{
			xReturn = pdFALSE;
 800e92c:	2300      	movs	r3, #0
 800e92e:	617b      	str	r3, [r7, #20]
 800e930:	e008      	b.n	800e944 <xStreamBufferLessThenEqual+0x5c>
		}
	}
	else
	{
		if( uxLeft <= uxRight )
 800e932:	68ba      	ldr	r2, [r7, #8]
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	429a      	cmp	r2, r3
 800e938:	d802      	bhi.n	800e940 <xStreamBufferLessThenEqual+0x58>
		{
			xReturn = pdTRUE;
 800e93a:	2301      	movs	r3, #1
 800e93c:	617b      	str	r3, [r7, #20]
 800e93e:	e001      	b.n	800e944 <xStreamBufferLessThenEqual+0x5c>
		}
		else
		{
			xReturn = pdFALSE;
 800e940:	2300      	movs	r3, #0
 800e942:	617b      	str	r3, [r7, #20]
		}
	}
	return xReturn;
 800e944:	697b      	ldr	r3, [r7, #20]
}
 800e946:	4618      	mov	r0, r3
 800e948:	371c      	adds	r7, #28
 800e94a:	46bd      	mov	sp, r7
 800e94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e950:	4770      	bx	lr
 800e952:	bf00      	nop

0800e954 <uxStreamBufferAdd>:
 * an offset from uxHead while uxHead will not be moved yet.  This possibility
 * will be used when TCP data is received while earlier data is still missing.
 * If 'pucData' equals NULL, the function is called to advance 'uxHead' only.
 */
size_t uxStreamBufferAdd( StreamBuffer_t *pxBuffer, size_t uxOffset, const uint8_t *pucData, size_t uxCount )
{
 800e954:	b580      	push	{r7, lr}
 800e956:	b088      	sub	sp, #32
 800e958:	af00      	add	r7, sp, #0
 800e95a:	60f8      	str	r0, [r7, #12]
 800e95c:	60b9      	str	r1, [r7, #8]
 800e95e:	607a      	str	r2, [r7, #4]
 800e960:	603b      	str	r3, [r7, #0]
size_t uxSpace, uxNextHead, uxFirst;

	uxSpace = uxStreamBufferGetSpace( pxBuffer );
 800e962:	68f8      	ldr	r0, [r7, #12]
 800e964:	f7ff ff98 	bl	800e898 <uxStreamBufferGetSpace>
 800e968:	61f8      	str	r0, [r7, #28]

	/* If uxOffset > 0, items can be placed in front of uxHead */
	if( uxSpace > uxOffset )
 800e96a:	69fa      	ldr	r2, [r7, #28]
 800e96c:	68bb      	ldr	r3, [r7, #8]
 800e96e:	429a      	cmp	r2, r3
 800e970:	d904      	bls.n	800e97c <uxStreamBufferAdd+0x28>
	{
		uxSpace -= uxOffset;
 800e972:	69fa      	ldr	r2, [r7, #28]
 800e974:	68bb      	ldr	r3, [r7, #8]
 800e976:	1ad3      	subs	r3, r2, r3
 800e978:	61fb      	str	r3, [r7, #28]
 800e97a:	e001      	b.n	800e980 <uxStreamBufferAdd+0x2c>
	}
	else
	{
		uxSpace = 0u;
 800e97c:	2300      	movs	r3, #0
 800e97e:	61fb      	str	r3, [r7, #28]
	}

	/* The number of bytes that can be written is the minimum of the number of
	bytes requested and the number available. */
	uxCount = FreeRTOS_min_uint32( uxSpace, uxCount );
 800e980:	69f8      	ldr	r0, [r7, #28]
 800e982:	6839      	ldr	r1, [r7, #0]
 800e984:	f7ff ff3a 	bl	800e7fc <FreeRTOS_min_uint32>
 800e988:	6038      	str	r0, [r7, #0]

	if( uxCount != 0u )
 800e98a:	683b      	ldr	r3, [r7, #0]
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d05a      	beq.n	800ea46 <uxStreamBufferAdd+0xf2>
	{
		uxNextHead = pxBuffer->uxHead;
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	689b      	ldr	r3, [r3, #8]
 800e994:	61bb      	str	r3, [r7, #24]

		if( uxOffset != 0u )
 800e996:	68bb      	ldr	r3, [r7, #8]
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d00d      	beq.n	800e9b8 <uxStreamBufferAdd+0x64>
		{
			/* ( uxOffset > 0 ) means: write in front if the uxHead marker */
			uxNextHead += uxOffset;
 800e99c:	69ba      	ldr	r2, [r7, #24]
 800e99e:	68bb      	ldr	r3, [r7, #8]
 800e9a0:	4413      	add	r3, r2
 800e9a2:	61bb      	str	r3, [r7, #24]
			if( uxNextHead >= pxBuffer->LENGTH )
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	691a      	ldr	r2, [r3, #16]
 800e9a8:	69bb      	ldr	r3, [r7, #24]
 800e9aa:	429a      	cmp	r2, r3
 800e9ac:	d804      	bhi.n	800e9b8 <uxStreamBufferAdd+0x64>
			{
				uxNextHead -= pxBuffer->LENGTH;
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	691b      	ldr	r3, [r3, #16]
 800e9b2:	69ba      	ldr	r2, [r7, #24]
 800e9b4:	1ad3      	subs	r3, r2, r3
 800e9b6:	61bb      	str	r3, [r7, #24]
			}
		}

		if( pucData != NULL )
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d022      	beq.n	800ea04 <uxStreamBufferAdd+0xb0>
		{
			/* Calculate the number of bytes that can be added in the first
			write - which may be less than the total number of bytes that need
			to be added if the buffer will wrap back to the beginning. */
			uxFirst = FreeRTOS_min_uint32( pxBuffer->LENGTH - uxNextHead, uxCount );
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	691a      	ldr	r2, [r3, #16]
 800e9c2:	69bb      	ldr	r3, [r7, #24]
 800e9c4:	1ad3      	subs	r3, r2, r3
 800e9c6:	4618      	mov	r0, r3
 800e9c8:	6839      	ldr	r1, [r7, #0]
 800e9ca:	f7ff ff17 	bl	800e7fc <FreeRTOS_min_uint32>
 800e9ce:	6178      	str	r0, [r7, #20]

			/* Write as many bytes as can be written in the first write. */
			memcpy( ( void* ) ( pxBuffer->ucArray + uxNextHead ), pucData, uxFirst );
 800e9d0:	69bb      	ldr	r3, [r7, #24]
 800e9d2:	3310      	adds	r3, #16
 800e9d4:	68fa      	ldr	r2, [r7, #12]
 800e9d6:	4413      	add	r3, r2
 800e9d8:	3304      	adds	r3, #4
 800e9da:	4618      	mov	r0, r3
 800e9dc:	6879      	ldr	r1, [r7, #4]
 800e9de:	697a      	ldr	r2, [r7, #20]
 800e9e0:	f002 fb86 	bl	80110f0 <memcpy>

			/* If the number of bytes written was less than the number that
			could be written in the first write... */
			if( uxCount > uxFirst )
 800e9e4:	683a      	ldr	r2, [r7, #0]
 800e9e6:	697b      	ldr	r3, [r7, #20]
 800e9e8:	429a      	cmp	r2, r3
 800e9ea:	d90b      	bls.n	800ea04 <uxStreamBufferAdd+0xb0>
			{
				/* ...then write the remaining bytes to the start of the
				buffer. */
				memcpy( ( void * )pxBuffer->ucArray, pucData + uxFirst, uxCount - uxFirst );
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	f103 0014 	add.w	r0, r3, #20
 800e9f2:	687a      	ldr	r2, [r7, #4]
 800e9f4:	697b      	ldr	r3, [r7, #20]
 800e9f6:	18d1      	adds	r1, r2, r3
 800e9f8:	683a      	ldr	r2, [r7, #0]
 800e9fa:	697b      	ldr	r3, [r7, #20]
 800e9fc:	1ad3      	subs	r3, r2, r3
 800e9fe:	461a      	mov	r2, r3
 800ea00:	f002 fb76 	bl	80110f0 <memcpy>
			}
		}

		if( uxOffset == 0u )
 800ea04:	68bb      	ldr	r3, [r7, #8]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d110      	bne.n	800ea2c <uxStreamBufferAdd+0xd8>
		{
			/* ( uxOffset == 0 ) means: write at uxHead position */
			uxNextHead += uxCount;
 800ea0a:	69ba      	ldr	r2, [r7, #24]
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	4413      	add	r3, r2
 800ea10:	61bb      	str	r3, [r7, #24]
			if( uxNextHead >= pxBuffer->LENGTH )
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	691a      	ldr	r2, [r3, #16]
 800ea16:	69bb      	ldr	r3, [r7, #24]
 800ea18:	429a      	cmp	r2, r3
 800ea1a:	d804      	bhi.n	800ea26 <uxStreamBufferAdd+0xd2>
			{
				uxNextHead -= pxBuffer->LENGTH;
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	691b      	ldr	r3, [r3, #16]
 800ea20:	69ba      	ldr	r2, [r7, #24]
 800ea22:	1ad3      	subs	r3, r2, r3
 800ea24:	61bb      	str	r3, [r7, #24]
			}
			pxBuffer->uxHead = uxNextHead;
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	69ba      	ldr	r2, [r7, #24]
 800ea2a:	609a      	str	r2, [r3, #8]
		}

		if( xStreamBufferLessThenEqual( pxBuffer, pxBuffer->uxFront, uxNextHead ) != pdFALSE )
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	68db      	ldr	r3, [r3, #12]
 800ea30:	68f8      	ldr	r0, [r7, #12]
 800ea32:	4619      	mov	r1, r3
 800ea34:	69ba      	ldr	r2, [r7, #24]
 800ea36:	f7ff ff57 	bl	800e8e8 <xStreamBufferLessThenEqual>
 800ea3a:	4603      	mov	r3, r0
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d002      	beq.n	800ea46 <uxStreamBufferAdd+0xf2>
		{
			/* Advance the front pointer */
			pxBuffer->uxFront = uxNextHead;
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	69ba      	ldr	r2, [r7, #24]
 800ea44:	60da      	str	r2, [r3, #12]
		}
	}

	return uxCount;
 800ea46:	683b      	ldr	r3, [r7, #0]
}
 800ea48:	4618      	mov	r0, r3
 800ea4a:	3720      	adds	r7, #32
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	bd80      	pop	{r7, pc}

0800ea50 <uxStreamBufferGet>:
 * If 'pucData' equals NULL, the function is called to advance 'lTail' only.
 * if 'xPeek' is pdTRUE, or if 'uxOffset' is non-zero, the 'lTail' pointer will
 * not be advanced.
 */
size_t uxStreamBufferGet( StreamBuffer_t *pxBuffer, size_t uxOffset, uint8_t *pucData, size_t uxMaxCount, BaseType_t xPeek )
{
 800ea50:	b580      	push	{r7, lr}
 800ea52:	b088      	sub	sp, #32
 800ea54:	af00      	add	r7, sp, #0
 800ea56:	60f8      	str	r0, [r7, #12]
 800ea58:	60b9      	str	r1, [r7, #8]
 800ea5a:	607a      	str	r2, [r7, #4]
 800ea5c:	603b      	str	r3, [r7, #0]
size_t uxSize, uxCount, uxFirst, uxNextTail;

	/* How much data is available? */
	uxSize = uxStreamBufferGetSize( pxBuffer );
 800ea5e:	68f8      	ldr	r0, [r7, #12]
 800ea60:	f7ff ff2e 	bl	800e8c0 <uxStreamBufferGetSize>
 800ea64:	61f8      	str	r0, [r7, #28]

	if( uxSize > uxOffset )
 800ea66:	69fa      	ldr	r2, [r7, #28]
 800ea68:	68bb      	ldr	r3, [r7, #8]
 800ea6a:	429a      	cmp	r2, r3
 800ea6c:	d904      	bls.n	800ea78 <uxStreamBufferGet+0x28>
	{
		uxSize -= uxOffset;
 800ea6e:	69fa      	ldr	r2, [r7, #28]
 800ea70:	68bb      	ldr	r3, [r7, #8]
 800ea72:	1ad3      	subs	r3, r2, r3
 800ea74:	61fb      	str	r3, [r7, #28]
 800ea76:	e001      	b.n	800ea7c <uxStreamBufferGet+0x2c>
	}
	else
	{
		uxSize = 0u;
 800ea78:	2300      	movs	r3, #0
 800ea7a:	61fb      	str	r3, [r7, #28]
	}

	/* Use the minimum of the wanted bytes and the available bytes. */
	uxCount = FreeRTOS_min_uint32( uxSize, uxMaxCount );
 800ea7c:	69f8      	ldr	r0, [r7, #28]
 800ea7e:	6839      	ldr	r1, [r7, #0]
 800ea80:	f7ff febc 	bl	800e7fc <FreeRTOS_min_uint32>
 800ea84:	6178      	str	r0, [r7, #20]

	if( uxCount > 0u )
 800ea86:	697b      	ldr	r3, [r7, #20]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d050      	beq.n	800eb2e <uxStreamBufferGet+0xde>
	{
		uxNextTail = pxBuffer->uxTail;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	61bb      	str	r3, [r7, #24]

		if( uxOffset != 0u )
 800ea92:	68bb      	ldr	r3, [r7, #8]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d00d      	beq.n	800eab4 <uxStreamBufferGet+0x64>
		{
			uxNextTail += uxOffset;
 800ea98:	69ba      	ldr	r2, [r7, #24]
 800ea9a:	68bb      	ldr	r3, [r7, #8]
 800ea9c:	4413      	add	r3, r2
 800ea9e:	61bb      	str	r3, [r7, #24]
			if( uxNextTail >= pxBuffer->LENGTH )
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	691a      	ldr	r2, [r3, #16]
 800eaa4:	69bb      	ldr	r3, [r7, #24]
 800eaa6:	429a      	cmp	r2, r3
 800eaa8:	d804      	bhi.n	800eab4 <uxStreamBufferGet+0x64>
			{
				uxNextTail -= pxBuffer->LENGTH;
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	691b      	ldr	r3, [r3, #16]
 800eaae:	69ba      	ldr	r2, [r7, #24]
 800eab0:	1ad3      	subs	r3, r2, r3
 800eab2:	61bb      	str	r3, [r7, #24]
			}
		}

		if( pucData != NULL )
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d022      	beq.n	800eb00 <uxStreamBufferGet+0xb0>
		{
			/* Calculate the number of bytes that can be read - which may be
			less than the number wanted if the data wraps around to the start of
			the buffer. */
			uxFirst = FreeRTOS_min_uint32( pxBuffer->LENGTH - uxNextTail, uxCount );
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	691a      	ldr	r2, [r3, #16]
 800eabe:	69bb      	ldr	r3, [r7, #24]
 800eac0:	1ad3      	subs	r3, r2, r3
 800eac2:	4618      	mov	r0, r3
 800eac4:	6979      	ldr	r1, [r7, #20]
 800eac6:	f7ff fe99 	bl	800e7fc <FreeRTOS_min_uint32>
 800eaca:	6138      	str	r0, [r7, #16]

			/* Obtain the number of bytes it is possible to obtain in the first
			read. */
			memcpy( pucData, pxBuffer->ucArray + uxNextTail, uxFirst );
 800eacc:	69bb      	ldr	r3, [r7, #24]
 800eace:	3310      	adds	r3, #16
 800ead0:	68fa      	ldr	r2, [r7, #12]
 800ead2:	4413      	add	r3, r2
 800ead4:	3304      	adds	r3, #4
 800ead6:	6878      	ldr	r0, [r7, #4]
 800ead8:	4619      	mov	r1, r3
 800eada:	693a      	ldr	r2, [r7, #16]
 800eadc:	f002 fb08 	bl	80110f0 <memcpy>

			/* If the total number of wanted bytes is greater than the number
			that could be read in the first read... */
			if( uxCount > uxFirst )
 800eae0:	697a      	ldr	r2, [r7, #20]
 800eae2:	693b      	ldr	r3, [r7, #16]
 800eae4:	429a      	cmp	r2, r3
 800eae6:	d90b      	bls.n	800eb00 <uxStreamBufferGet+0xb0>
			{
				/*...then read the remaining bytes from the start of the buffer. */
				memcpy( pucData + uxFirst, pxBuffer->ucArray, uxCount - uxFirst );
 800eae8:	687a      	ldr	r2, [r7, #4]
 800eaea:	693b      	ldr	r3, [r7, #16]
 800eaec:	18d0      	adds	r0, r2, r3
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	f103 0114 	add.w	r1, r3, #20
 800eaf4:	697a      	ldr	r2, [r7, #20]
 800eaf6:	693b      	ldr	r3, [r7, #16]
 800eaf8:	1ad3      	subs	r3, r2, r3
 800eafa:	461a      	mov	r2, r3
 800eafc:	f002 faf8 	bl	80110f0 <memcpy>
			}
		}

		if( ( xPeek == pdFALSE ) && ( uxOffset == 0UL ) )
 800eb00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d113      	bne.n	800eb2e <uxStreamBufferGet+0xde>
 800eb06:	68bb      	ldr	r3, [r7, #8]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d110      	bne.n	800eb2e <uxStreamBufferGet+0xde>
		{
			/* Move the tail pointer to effecively remove the data read from
			the buffer. */
			uxNextTail += uxCount;
 800eb0c:	69ba      	ldr	r2, [r7, #24]
 800eb0e:	697b      	ldr	r3, [r7, #20]
 800eb10:	4413      	add	r3, r2
 800eb12:	61bb      	str	r3, [r7, #24]

			if( uxNextTail >= pxBuffer->LENGTH )
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	691a      	ldr	r2, [r3, #16]
 800eb18:	69bb      	ldr	r3, [r7, #24]
 800eb1a:	429a      	cmp	r2, r3
 800eb1c:	d804      	bhi.n	800eb28 <uxStreamBufferGet+0xd8>
			{
				uxNextTail -= pxBuffer->LENGTH;
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	691b      	ldr	r3, [r3, #16]
 800eb22:	69ba      	ldr	r2, [r7, #24]
 800eb24:	1ad3      	subs	r3, r2, r3
 800eb26:	61bb      	str	r3, [r7, #24]
			}

			pxBuffer->uxTail = uxNextTail;
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	69ba      	ldr	r2, [r7, #24]
 800eb2c:	601a      	str	r2, [r3, #0]
		}
	}

	return uxCount;
 800eb2e:	697b      	ldr	r3, [r7, #20]
}
 800eb30:	4618      	mov	r0, r3
 800eb32:	3720      	adds	r7, #32
 800eb34:	46bd      	mov	sp, r7
 800eb36:	bd80      	pop	{r7, pc}

0800eb38 <usChar2u16>:
			( ( ( uint32_t )apChr[3] ) );
}

static portINLINE uint16_t usChar2u16 (const uint8_t *apChr);
static portINLINE uint16_t usChar2u16 (const uint8_t *apChr)
{
 800eb38:	b480      	push	{r7}
 800eb3a:	b083      	sub	sp, #12
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	6078      	str	r0, [r7, #4]
	return ( uint16_t )
			( ( ( ( uint32_t )apChr[0] ) << 8) |
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	781b      	ldrb	r3, [r3, #0]
}

static portINLINE uint16_t usChar2u16 (const uint8_t *apChr);
static portINLINE uint16_t usChar2u16 (const uint8_t *apChr)
{
	return ( uint16_t )
 800eb44:	b29b      	uxth	r3, r3
 800eb46:	021b      	lsls	r3, r3, #8
 800eb48:	b29a      	uxth	r2, r3
			( ( ( ( uint32_t )apChr[0] ) << 8) |
			  ( ( ( uint32_t )apChr[1] ) ) );
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	3301      	adds	r3, #1
 800eb4e:	781b      	ldrb	r3, [r3, #0]
}

static portINLINE uint16_t usChar2u16 (const uint8_t *apChr);
static portINLINE uint16_t usChar2u16 (const uint8_t *apChr)
{
	return ( uint16_t )
 800eb50:	b29b      	uxth	r3, r3
 800eb52:	4313      	orrs	r3, r2
 800eb54:	b29b      	uxth	r3, r3
			( ( ( ( uint32_t )apChr[0] ) << 8) |
			  ( ( ( uint32_t )apChr[1] ) ) );
}
 800eb56:	4618      	mov	r0, r3
 800eb58:	370c      	adds	r7, #12
 800eb5a:	46bd      	mov	sp, r7
 800eb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb60:	4770      	bx	lr
 800eb62:	bf00      	nop

0800eb64 <vDNSInitialise>:
	/*-----------------------------------------------------------*/

	/* Initialise the list of call-back structures. */
	void vDNSInitialise( void );
	void vDNSInitialise( void )
	{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	af00      	add	r7, sp, #0
		vListInitialise( &xCallbackList );
 800eb68:	4801      	ldr	r0, [pc, #4]	; (800eb70 <vDNSInitialise+0xc>)
 800eb6a:	f7f5 fff1 	bl	8004b50 <vListInitialise>
	}
 800eb6e:	bd80      	pop	{r7, pc}
 800eb70:	2000c330 	.word	0x2000c330

0800eb74 <vDNSCheckCallBack>:
	As soon as the list hase become empty, the DNS timer will be stopped
	In case pvSearchID is supplied, the user wants to cancel a DNS request
	*/
	void vDNSCheckCallBack( void *pvSearchID );
	void vDNSCheckCallBack( void *pvSearchID )
	{
 800eb74:	b580      	push	{r7, lr}
 800eb76:	b086      	sub	sp, #24
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	6078      	str	r0, [r7, #4]
	const ListItem_t *pxIterator;
	const MiniListItem_t* xEnd = ( const MiniListItem_t* )listGET_END_MARKER( &xCallbackList );
 800eb7c:	4b26      	ldr	r3, [pc, #152]	; (800ec18 <vDNSCheckCallBack+0xa4>)
 800eb7e:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 800eb80:	f7f7 fc6a 	bl	8006458 <vTaskSuspendAll>
		{
			for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( xEnd );
 800eb84:	693b      	ldr	r3, [r7, #16]
 800eb86:	685b      	ldr	r3, [r3, #4]
 800eb88:	617b      	str	r3, [r7, #20]
 800eb8a:	e034      	b.n	800ebf6 <vDNSCheckCallBack+0x82>
				 pxIterator != ( const ListItem_t * ) xEnd;
				  )
			{
				DNSCallback_t *pxCallback = ( DNSCallback_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
 800eb8c:	697b      	ldr	r3, [r7, #20]
 800eb8e:	68db      	ldr	r3, [r3, #12]
 800eb90:	60fb      	str	r3, [r7, #12]
				/* Move to the next item because we might remove this item */
				pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 800eb92:	697b      	ldr	r3, [r7, #20]
 800eb94:	685b      	ldr	r3, [r3, #4]
 800eb96:	617b      	str	r3, [r7, #20]
				if( ( pvSearchID != NULL ) && ( pvSearchID == pxCallback->pvSearchID ) )
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d00d      	beq.n	800ebba <vDNSCheckCallBack+0x46>
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	691a      	ldr	r2, [r3, #16]
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	429a      	cmp	r2, r3
 800eba6:	d108      	bne.n	800ebba <vDNSCheckCallBack+0x46>
				{
					uxListRemove( &pxCallback->xListItem );
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	3314      	adds	r3, #20
 800ebac:	4618      	mov	r0, r3
 800ebae:	f7f6 f857 	bl	8004c60 <uxListRemove>
					vPortFree( pxCallback );
 800ebb2:	68f8      	ldr	r0, [r7, #12]
 800ebb4:	f7f6 fb34 	bl	8005220 <vPortFree>
 800ebb8:	e01d      	b.n	800ebf6 <vDNSCheckCallBack+0x82>
				}
				else if( xTaskCheckForTimeOut( &pxCallback->xTimeoutState, &pxCallback->xRemaningTime ) != pdFALSE )
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	f103 0208 	add.w	r2, r3, #8
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	4610      	mov	r0, r2
 800ebc4:	4619      	mov	r1, r3
 800ebc6:	f7f8 f809 	bl	8006bdc <xTaskCheckForTimeOut>
 800ebca:	4603      	mov	r3, r0
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d012      	beq.n	800ebf6 <vDNSCheckCallBack+0x82>
				{
					pxCallback->pCallbackFunction( pxCallback->pcName, pxCallback->pvSearchID, 0 );
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	685b      	ldr	r3, [r3, #4]
 800ebd4:	68fa      	ldr	r2, [r7, #12]
 800ebd6:	f102 0128 	add.w	r1, r2, #40	; 0x28
 800ebda:	68fa      	ldr	r2, [r7, #12]
 800ebdc:	6912      	ldr	r2, [r2, #16]
 800ebde:	4608      	mov	r0, r1
 800ebe0:	4611      	mov	r1, r2
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	4798      	blx	r3
					uxListRemove( &pxCallback->xListItem );
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	3314      	adds	r3, #20
 800ebea:	4618      	mov	r0, r3
 800ebec:	f7f6 f838 	bl	8004c60 <uxListRemove>
					vPortFree( ( void * ) pxCallback );
 800ebf0:	68f8      	ldr	r0, [r7, #12]
 800ebf2:	f7f6 fb15 	bl	8005220 <vPortFree>
	const ListItem_t *pxIterator;
	const MiniListItem_t* xEnd = ( const MiniListItem_t* )listGET_END_MARKER( &xCallbackList );

		vTaskSuspendAll();
		{
			for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( xEnd );
 800ebf6:	697a      	ldr	r2, [r7, #20]
 800ebf8:	693b      	ldr	r3, [r7, #16]
 800ebfa:	429a      	cmp	r2, r3
 800ebfc:	d1c6      	bne.n	800eb8c <vDNSCheckCallBack+0x18>
					uxListRemove( &pxCallback->xListItem );
					vPortFree( ( void * ) pxCallback );
				}
			}
		}
		xTaskResumeAll();
 800ebfe:	f7f7 fc39 	bl	8006474 <xTaskResumeAll>

		if( listLIST_IS_EMPTY( &xCallbackList ) )
 800ec02:	4b06      	ldr	r3, [pc, #24]	; (800ec1c <vDNSCheckCallBack+0xa8>)
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d102      	bne.n	800ec10 <vDNSCheckCallBack+0x9c>
		{
			vIPSetDnsTimerEnableState( pdFALSE );
 800ec0a:	2000      	movs	r0, #0
 800ec0c:	f7fa fca0 	bl	8009550 <vIPSetDnsTimerEnableState>
		}
	}
 800ec10:	3718      	adds	r7, #24
 800ec12:	46bd      	mov	sp, r7
 800ec14:	bd80      	pop	{r7, pc}
 800ec16:	bf00      	nop
 800ec18:	2000c338 	.word	0x2000c338
 800ec1c:	2000c330 	.word	0x2000c330

0800ec20 <vDNSDoCallback>:

	/* A DNS reply was received, see if there is any matching entry and
	call the handler. */
	static void vDNSDoCallback( TickType_t xIdentifier, const char *pcName, uint32_t ulIPAddress );
	static void vDNSDoCallback( TickType_t xIdentifier, const char *pcName, uint32_t ulIPAddress )
	{
 800ec20:	b580      	push	{r7, lr}
 800ec22:	b088      	sub	sp, #32
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	60f8      	str	r0, [r7, #12]
 800ec28:	60b9      	str	r1, [r7, #8]
 800ec2a:	607a      	str	r2, [r7, #4]
		const ListItem_t *pxIterator;
		const MiniListItem_t* xEnd = ( const MiniListItem_t* )listGET_END_MARKER( &xCallbackList );
 800ec2c:	4b1a      	ldr	r3, [pc, #104]	; (800ec98 <vDNSDoCallback+0x78>)
 800ec2e:	61bb      	str	r3, [r7, #24]

		vTaskSuspendAll();
 800ec30:	f7f7 fc12 	bl	8006458 <vTaskSuspendAll>
		{
			for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( xEnd );
 800ec34:	69bb      	ldr	r3, [r7, #24]
 800ec36:	685b      	ldr	r3, [r3, #4]
 800ec38:	61fb      	str	r3, [r7, #28]
 800ec3a:	e023      	b.n	800ec84 <vDNSDoCallback+0x64>
				 pxIterator != ( const ListItem_t * ) xEnd;
				 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
			{
				if( listGET_LIST_ITEM_VALUE( pxIterator ) == xIdentifier )
 800ec3c:	69fb      	ldr	r3, [r7, #28]
 800ec3e:	681a      	ldr	r2, [r3, #0]
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	429a      	cmp	r2, r3
 800ec44:	d11b      	bne.n	800ec7e <vDNSDoCallback+0x5e>
				{
					DNSCallback_t *pxCallback = ( DNSCallback_t * ) listGET_LIST_ITEM_OWNER( pxIterator );
 800ec46:	69fb      	ldr	r3, [r7, #28]
 800ec48:	68db      	ldr	r3, [r3, #12]
 800ec4a:	617b      	str	r3, [r7, #20]
					pxCallback->pCallbackFunction( pcName, pxCallback->pvSearchID, ulIPAddress );
 800ec4c:	697b      	ldr	r3, [r7, #20]
 800ec4e:	685b      	ldr	r3, [r3, #4]
 800ec50:	697a      	ldr	r2, [r7, #20]
 800ec52:	6912      	ldr	r2, [r2, #16]
 800ec54:	68b8      	ldr	r0, [r7, #8]
 800ec56:	4611      	mov	r1, r2
 800ec58:	687a      	ldr	r2, [r7, #4]
 800ec5a:	4798      	blx	r3
					uxListRemove( &pxCallback->xListItem );
 800ec5c:	697b      	ldr	r3, [r7, #20]
 800ec5e:	3314      	adds	r3, #20
 800ec60:	4618      	mov	r0, r3
 800ec62:	f7f5 fffd 	bl	8004c60 <uxListRemove>
					vPortFree( pxCallback );
 800ec66:	6978      	ldr	r0, [r7, #20]
 800ec68:	f7f6 fada 	bl	8005220 <vPortFree>
					if( listLIST_IS_EMPTY( &xCallbackList ) )
 800ec6c:	4b0b      	ldr	r3, [pc, #44]	; (800ec9c <vDNSDoCallback+0x7c>)
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d103      	bne.n	800ec7c <vDNSDoCallback+0x5c>
					{
						vIPSetDnsTimerEnableState( pdFALSE );
 800ec74:	2000      	movs	r0, #0
 800ec76:	f7fa fc6b 	bl	8009550 <vIPSetDnsTimerEnableState>
					}
					break;
 800ec7a:	e007      	b.n	800ec8c <vDNSDoCallback+0x6c>
 800ec7c:	e006      	b.n	800ec8c <vDNSDoCallback+0x6c>

		vTaskSuspendAll();
		{
			for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( xEnd );
				 pxIterator != ( const ListItem_t * ) xEnd;
				 pxIterator  = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 800ec7e:	69fb      	ldr	r3, [r7, #28]
 800ec80:	685b      	ldr	r3, [r3, #4]
 800ec82:	61fb      	str	r3, [r7, #28]
		const ListItem_t *pxIterator;
		const MiniListItem_t* xEnd = ( const MiniListItem_t* )listGET_END_MARKER( &xCallbackList );

		vTaskSuspendAll();
		{
			for( pxIterator  = ( const ListItem_t * ) listGET_NEXT( xEnd );
 800ec84:	69fa      	ldr	r2, [r7, #28]
 800ec86:	69bb      	ldr	r3, [r7, #24]
 800ec88:	429a      	cmp	r2, r3
 800ec8a:	d1d7      	bne.n	800ec3c <vDNSDoCallback+0x1c>
					}
					break;
				}
			}
		}
		xTaskResumeAll();
 800ec8c:	f7f7 fbf2 	bl	8006474 <xTaskResumeAll>
	}
 800ec90:	3720      	adds	r7, #32
 800ec92:	46bd      	mov	sp, r7
 800ec94:	bd80      	pop	{r7, pc}
 800ec96:	bf00      	nop
 800ec98:	2000c338 	.word	0x2000c338
 800ec9c:	2000c330 	.word	0x2000c330

0800eca0 <prvReadNameField>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_DNS_CACHE == 1 )

	static uint8_t *prvReadNameField( uint8_t *pucByte, char *pcName, BaseType_t xLen )
	{
 800eca0:	b480      	push	{r7}
 800eca2:	b087      	sub	sp, #28
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	60f8      	str	r0, [r7, #12]
 800eca8:	60b9      	str	r1, [r7, #8]
 800ecaa:	607a      	str	r2, [r7, #4]
	BaseType_t xNameLen = 0;
 800ecac:	2300      	movs	r3, #0
 800ecae:	617b      	str	r3, [r7, #20]
		/* Determine if the name is the fully coded name, or an offset to the name
		elsewhere in the message. */
		if( ( *pucByte & dnsNAME_IS_OFFSET ) == dnsNAME_IS_OFFSET )
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	781b      	ldrb	r3, [r3, #0]
 800ecb4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ecb8:	2bc0      	cmp	r3, #192	; 0xc0
 800ecba:	d103      	bne.n	800ecc4 <prvReadNameField+0x24>
		{
			/* Jump over the two byte offset. */
			pucByte += sizeof( uint16_t );
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	3302      	adds	r3, #2
 800ecc0:	60fb      	str	r3, [r7, #12]
 800ecc2:	e033      	b.n	800ed2c <prvReadNameField+0x8c>

		}
		else
		{
			/* pucByte points to the full name.  Walk over the string. */
			while( *pucByte != 0x00 )
 800ecc4:	e02b      	b.n	800ed1e <prvReadNameField+0x7e>
			{
				BaseType_t xCount;
				if( xNameLen && xNameLen < xLen - 1 )
 800ecc6:	697b      	ldr	r3, [r7, #20]
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d00c      	beq.n	800ece6 <prvReadNameField+0x46>
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	1e5a      	subs	r2, r3, #1
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	429a      	cmp	r2, r3
 800ecd4:	dd07      	ble.n	800ece6 <prvReadNameField+0x46>
					pcName[xNameLen++] = '.';
 800ecd6:	697b      	ldr	r3, [r7, #20]
 800ecd8:	1c5a      	adds	r2, r3, #1
 800ecda:	617a      	str	r2, [r7, #20]
 800ecdc:	461a      	mov	r2, r3
 800ecde:	68bb      	ldr	r3, [r7, #8]
 800ece0:	4413      	add	r3, r2
 800ece2:	222e      	movs	r2, #46	; 0x2e
 800ece4:	701a      	strb	r2, [r3, #0]
				for( xCount = *(pucByte++); xCount--; pucByte++ )
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	1c5a      	adds	r2, r3, #1
 800ecea:	60fa      	str	r2, [r7, #12]
 800ecec:	781b      	ldrb	r3, [r3, #0]
 800ecee:	613b      	str	r3, [r7, #16]
 800ecf0:	e010      	b.n	800ed14 <prvReadNameField+0x74>
				{
					if( xNameLen < xLen - 1 )
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	1e5a      	subs	r2, r3, #1
 800ecf6:	697b      	ldr	r3, [r7, #20]
 800ecf8:	429a      	cmp	r2, r3
 800ecfa:	dd08      	ble.n	800ed0e <prvReadNameField+0x6e>
						pcName[xNameLen++] = *( ( char * ) pucByte );
 800ecfc:	697b      	ldr	r3, [r7, #20]
 800ecfe:	1c5a      	adds	r2, r3, #1
 800ed00:	617a      	str	r2, [r7, #20]
 800ed02:	461a      	mov	r2, r3
 800ed04:	68bb      	ldr	r3, [r7, #8]
 800ed06:	4413      	add	r3, r2
 800ed08:	68fa      	ldr	r2, [r7, #12]
 800ed0a:	7812      	ldrb	r2, [r2, #0]
 800ed0c:	701a      	strb	r2, [r3, #0]
			while( *pucByte != 0x00 )
			{
				BaseType_t xCount;
				if( xNameLen && xNameLen < xLen - 1 )
					pcName[xNameLen++] = '.';
				for( xCount = *(pucByte++); xCount--; pucByte++ )
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	3301      	adds	r3, #1
 800ed12:	60fb      	str	r3, [r7, #12]
 800ed14:	693b      	ldr	r3, [r7, #16]
 800ed16:	1e5a      	subs	r2, r3, #1
 800ed18:	613a      	str	r2, [r7, #16]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d1e9      	bne.n	800ecf2 <prvReadNameField+0x52>

		}
		else
		{
			/* pucByte points to the full name.  Walk over the string. */
			while( *pucByte != 0x00 )
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	781b      	ldrb	r3, [r3, #0]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d1cf      	bne.n	800ecc6 <prvReadNameField+0x26>
					if( xNameLen < xLen - 1 )
						pcName[xNameLen++] = *( ( char * ) pucByte );
				}
			}

			pucByte++;
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	3301      	adds	r3, #1
 800ed2a:	60fb      	str	r3, [r7, #12]
		}

		return pucByte;
 800ed2c:	68fb      	ldr	r3, [r7, #12]
	}
 800ed2e:	4618      	mov	r0, r3
 800ed30:	371c      	adds	r7, #28
 800ed32:	46bd      	mov	sp, r7
 800ed34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed38:	4770      	bx	lr
 800ed3a:	bf00      	nop

0800ed3c <prvSkipNameField>:
#endif	/* ipconfigUSE_DNS_CACHE == 1 */
/*-----------------------------------------------------------*/

static uint8_t *prvSkipNameField( uint8_t *pucByte )
{
 800ed3c:	b480      	push	{r7}
 800ed3e:	b083      	sub	sp, #12
 800ed40:	af00      	add	r7, sp, #0
 800ed42:	6078      	str	r0, [r7, #4]
	/* Determine if the name is the fully coded name, or an offset to the name
	elsewhere in the message. */
	if( ( *pucByte & dnsNAME_IS_OFFSET ) == dnsNAME_IS_OFFSET )
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	781b      	ldrb	r3, [r3, #0]
 800ed48:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ed4c:	2bc0      	cmp	r3, #192	; 0xc0
 800ed4e:	d103      	bne.n	800ed58 <prvSkipNameField+0x1c>
	{
		/* Jump over the two byte offset. */
		pucByte += sizeof( uint16_t );
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	3302      	adds	r3, #2
 800ed54:	607b      	str	r3, [r7, #4]
 800ed56:	e00d      	b.n	800ed74 <prvSkipNameField+0x38>

	}
	else
	{
		/* pucByte points to the full name.  Walk over the string. */
		while( *pucByte != 0x00 )
 800ed58:	e005      	b.n	800ed66 <prvSkipNameField+0x2a>
		{
			/* The number of bytes to jump for each name section is stored in the byte
			before the name section. */
			pucByte += ( *pucByte + 1 );
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	781b      	ldrb	r3, [r3, #0]
 800ed5e:	3301      	adds	r3, #1
 800ed60:	687a      	ldr	r2, [r7, #4]
 800ed62:	4413      	add	r3, r2
 800ed64:	607b      	str	r3, [r7, #4]

	}
	else
	{
		/* pucByte points to the full name.  Walk over the string. */
		while( *pucByte != 0x00 )
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	781b      	ldrb	r3, [r3, #0]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d1f5      	bne.n	800ed5a <prvSkipNameField+0x1e>
			/* The number of bytes to jump for each name section is stored in the byte
			before the name section. */
			pucByte += ( *pucByte + 1 );
		}

		pucByte++;
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	3301      	adds	r3, #1
 800ed72:	607b      	str	r3, [r7, #4]
	}

	return pucByte;
 800ed74:	687b      	ldr	r3, [r7, #4]
}
 800ed76:	4618      	mov	r0, r3
 800ed78:	370c      	adds	r7, #12
 800ed7a:	46bd      	mov	sp, r7
 800ed7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed80:	4770      	bx	lr
 800ed82:	bf00      	nop

0800ed84 <ulDNSHandlePacket>:
/*-----------------------------------------------------------*/

uint32_t ulDNSHandlePacket( NetworkBufferDescriptor_t *pxNetworkBuffer )
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b084      	sub	sp, #16
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
uint8_t *pucUDPPayloadBuffer = pxNetworkBuffer->pucEthernetBuffer + sizeof( UDPPacket_t );
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	699b      	ldr	r3, [r3, #24]
 800ed90:	332a      	adds	r3, #42	; 0x2a
 800ed92:	60fb      	str	r3, [r7, #12]
DNSMessage_t *pxDNSMessageHeader = ( DNSMessage_t * ) pucUDPPayloadBuffer;
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	60bb      	str	r3, [r7, #8]

	prvParseDNSReply( pucUDPPayloadBuffer, ( uint32_t ) pxDNSMessageHeader->usIdentifier );
 800ed98:	68bb      	ldr	r3, [r7, #8]
 800ed9a:	881b      	ldrh	r3, [r3, #0]
 800ed9c:	b29b      	uxth	r3, r3
 800ed9e:	68f8      	ldr	r0, [r7, #12]
 800eda0:	4619      	mov	r1, r3
 800eda2:	f000 f805 	bl	800edb0 <prvParseDNSReply>

	/* The packet was not consumed. */
	return pdFAIL;
 800eda6:	2300      	movs	r3, #0
}
 800eda8:	4618      	mov	r0, r3
 800edaa:	3710      	adds	r7, #16
 800edac:	46bd      	mov	sp, r7
 800edae:	bd80      	pop	{r7, pc}

0800edb0 <prvParseDNSReply>:

#endif /* ipconfigUSE_NBNS */
/*-----------------------------------------------------------*/

static uint32_t prvParseDNSReply( uint8_t *pucUDPPayloadBuffer, TickType_t xIdentifier )
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b0b2      	sub	sp, #200	; 0xc8
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
 800edb8:	6039      	str	r1, [r7, #0]
DNSMessage_t *pxDNSMessageHeader;
uint32_t ulIPAddress = 0UL;
 800edba:	2300      	movs	r3, #0
 800edbc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
#if( ipconfigUSE_LLMNR == 1 )
	char *pcRequestedName = NULL;
 800edc0:	2300      	movs	r3, #0
 800edc2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
#endif
uint8_t *pucByte;
uint16_t x, usDataLength, usQuestions;
#if( ipconfigUSE_LLMNR == 1 )
	uint16_t usType = 0, usClass = 0;
 800edc6:	2300      	movs	r3, #0
 800edc8:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
 800edcc:	2300      	movs	r3, #0
 800edce:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
#endif
#if( ipconfigUSE_DNS_CACHE == 1 )
	char pcName[128] = ""; /*_RB_ What is the significance of 128?  Probably too big to go on the stack for a small MCU but don't know how else it could be made re-entrant.  Might be necessary. */
 800edd2:	2300      	movs	r3, #0
 800edd4:	60fb      	str	r3, [r7, #12]
 800edd6:	f107 0310 	add.w	r3, r7, #16
 800edda:	227c      	movs	r2, #124	; 0x7c
 800eddc:	4618      	mov	r0, r3
 800edde:	2100      	movs	r1, #0
 800ede0:	f002 fa86 	bl	80112f0 <memset>
#endif

	pxDNSMessageHeader = ( DNSMessage_t * ) pucUDPPayloadBuffer;
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

	if( pxDNSMessageHeader->usIdentifier == ( uint16_t ) xIdentifier )
 800edea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800edee:	881b      	ldrh	r3, [r3, #0]
 800edf0:	b29a      	uxth	r2, r3
 800edf2:	683b      	ldr	r3, [r7, #0]
 800edf4:	b29b      	uxth	r3, r3
 800edf6:	429a      	cmp	r2, r3
 800edf8:	f040 8230 	bne.w	800f25c <prvParseDNSReply+0x4ac>
	{
		/* Start at the first byte after the header. */
		pucByte = pucUDPPayloadBuffer + sizeof( DNSMessage_t );
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	330c      	adds	r3, #12
 800ee00:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Skip any question records. */
		usQuestions = FreeRTOS_ntohs( pxDNSMessageHeader->usQuestions );
 800ee04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ee08:	889b      	ldrh	r3, [r3, #4]
 800ee0a:	b29b      	uxth	r3, r3
 800ee0c:	021b      	lsls	r3, r3, #8
 800ee0e:	b29a      	uxth	r2, r3
 800ee10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ee14:	889b      	ldrh	r3, [r3, #4]
 800ee16:	b29b      	uxth	r3, r3
 800ee18:	0a1b      	lsrs	r3, r3, #8
 800ee1a:	b29b      	uxth	r3, r3
 800ee1c:	b29b      	uxth	r3, r3
 800ee1e:	4313      	orrs	r3, r2
 800ee20:	b29b      	uxth	r3, r3
 800ee22:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
		for( x = 0; x < usQuestions; x++ )
 800ee26:	2300      	movs	r3, #0
 800ee28:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
 800ee2c:	e036      	b.n	800ee9c <prvParseDNSReply+0xec>
		{
			#if( ipconfigUSE_LLMNR == 1 )
			{
				if( x == 0 )
 800ee2e:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d103      	bne.n	800ee3e <prvParseDNSReply+0x8e>
				{
					pcRequestedName = ( char * ) pucByte;
 800ee36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ee3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
				}
			}
			#endif

#if( ipconfigUSE_DNS_CACHE == 1 )
			if( x == 0 )
 800ee3e:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d10a      	bne.n	800ee5c <prvParseDNSReply+0xac>
			{
				pucByte = prvReadNameField( pucByte, pcName, sizeof( pcName ) );
 800ee46:	f107 030c 	add.w	r3, r7, #12
 800ee4a:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 800ee4e:	4619      	mov	r1, r3
 800ee50:	2280      	movs	r2, #128	; 0x80
 800ee52:	f7ff ff25 	bl	800eca0 <prvReadNameField>
 800ee56:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
 800ee5a:	e005      	b.n	800ee68 <prvParseDNSReply+0xb8>
			}
			else
#endif /* ipconfigUSE_DNS_CACHE */
			{
				/* Skip the variable length pcName field. */
				pucByte = prvSkipNameField( pucByte );
 800ee5c:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 800ee60:	f7ff ff6c 	bl	800ed3c <prvSkipNameField>
 800ee64:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
			}

			#if( ipconfigUSE_LLMNR == 1 )
			{
				/* usChar2u16 returns value in host endianness */
				usType = usChar2u16( pucByte );
 800ee68:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 800ee6c:	f7ff fe64 	bl	800eb38 <usChar2u16>
 800ee70:	4603      	mov	r3, r0
 800ee72:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
				usClass = usChar2u16( pucByte + 2 );
 800ee76:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ee7a:	3302      	adds	r3, #2
 800ee7c:	4618      	mov	r0, r3
 800ee7e:	f7ff fe5b 	bl	800eb38 <usChar2u16>
 800ee82:	4603      	mov	r3, r0
 800ee84:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
			}
			#endif /* ipconfigUSE_LLMNR */

			/* Skip the type and class fields. */
			pucByte += sizeof( uint32_t );
 800ee88:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ee8c:	3304      	adds	r3, #4
 800ee8e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
		/* Start at the first byte after the header. */
		pucByte = pucUDPPayloadBuffer + sizeof( DNSMessage_t );

		/* Skip any question records. */
		usQuestions = FreeRTOS_ntohs( pxDNSMessageHeader->usQuestions );
		for( x = 0; x < usQuestions; x++ )
 800ee92:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 800ee96:	3301      	adds	r3, #1
 800ee98:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
 800ee9c:	f8b7 20ba 	ldrh.w	r2, [r7, #186]	; 0xba
 800eea0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800eea4:	429a      	cmp	r2, r3
 800eea6:	d3c2      	bcc.n	800ee2e <prvParseDNSReply+0x7e>
			/* Skip the type and class fields. */
			pucByte += sizeof( uint32_t );
		}

		/* Search through the answers records. */
		pxDNSMessageHeader->usAnswers = FreeRTOS_ntohs( pxDNSMessageHeader->usAnswers );
 800eea8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800eeac:	88db      	ldrh	r3, [r3, #6]
 800eeae:	b29b      	uxth	r3, r3
 800eeb0:	021b      	lsls	r3, r3, #8
 800eeb2:	b29a      	uxth	r2, r3
 800eeb4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800eeb8:	88db      	ldrh	r3, [r3, #6]
 800eeba:	b29b      	uxth	r3, r3
 800eebc:	0a1b      	lsrs	r3, r3, #8
 800eebe:	b29b      	uxth	r3, r3
 800eec0:	b29b      	uxth	r3, r3
 800eec2:	4313      	orrs	r3, r2
 800eec4:	b29b      	uxth	r3, r3
 800eec6:	b29a      	uxth	r2, r3
 800eec8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800eecc:	80da      	strh	r2, [r3, #6]

		if( ( pxDNSMessageHeader->usFlags & dnsRX_FLAGS_MASK ) == dnsEXPECTED_RX_FLAGS )
 800eece:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800eed2:	885b      	ldrh	r3, [r3, #2]
 800eed4:	b29b      	uxth	r3, r3
 800eed6:	f403 6378 	and.w	r3, r3, #3968	; 0xf80
 800eeda:	2b80      	cmp	r3, #128	; 0x80
 800eedc:	d172      	bne.n	800efc4 <prvParseDNSReply+0x214>
		{
			for( x = 0; x < pxDNSMessageHeader->usAnswers; x++ )
 800eede:	2300      	movs	r3, #0
 800eee0:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
 800eee4:	e064      	b.n	800efb0 <prvParseDNSReply+0x200>
			{
				pucByte = prvSkipNameField( pucByte );
 800eee6:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 800eeea:	f7ff ff27 	bl	800ed3c <prvSkipNameField>
 800eeee:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc

				/* Is the type field that of an A record? */
				if( usChar2u16( pucByte ) == dnsTYPE_A_HOST )
 800eef2:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 800eef6:	f7ff fe1f 	bl	800eb38 <usChar2u16>
 800eefa:	4603      	mov	r3, r0
 800eefc:	2b01      	cmp	r3, #1
 800eefe:	d12f      	bne.n	800ef60 <prvParseDNSReply+0x1b0>
				{
					/* This is the required record.  Skip the type, class, and
					time to live fields, plus the first byte of the data
					length. */
					pucByte += ( sizeof( uint32_t ) + sizeof( uint32_t ) + sizeof( uint8_t ) );
 800ef00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ef04:	3309      	adds	r3, #9
 800ef06:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

					/* Sanity check the data length. */
					if( ( size_t ) *pucByte == sizeof( uint32_t ) )
 800ef0a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ef0e:	781b      	ldrb	r3, [r3, #0]
 800ef10:	2b04      	cmp	r3, #4
 800ef12:	d124      	bne.n	800ef5e <prvParseDNSReply+0x1ae>
					{
						/* Skip the second byte of the length. */
						pucByte++;
 800ef14:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ef18:	3301      	adds	r3, #1
 800ef1a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

						/* Copy the IP address out of the record. */
						memcpy( ( void * ) &ulIPAddress, ( void * ) pucByte, sizeof( uint32_t ) );
 800ef1e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800ef22:	4618      	mov	r0, r3
 800ef24:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800ef28:	2204      	movs	r2, #4
 800ef2a:	f002 f8e1 	bl	80110f0 <memcpy>

						#if( ipconfigUSE_DNS_CACHE == 1 )
						{
							prvProcessDNSCache( pcName, &ulIPAddress, pdFALSE );
 800ef2e:	f107 020c 	add.w	r2, r7, #12
 800ef32:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800ef36:	4610      	mov	r0, r2
 800ef38:	4619      	mov	r1, r3
 800ef3a:	2200      	movs	r2, #0
 800ef3c:	f000 fa02 	bl	800f344 <prvProcessDNSCache>
						}
						#endif /* ipconfigUSE_DNS_CACHE */
						#if( ipconfigDNS_USE_CALLBACKS != 0 )
						{
							/* See if any asynchronous call was made to FreeRTOS_gethostbyname_a() */
							vDNSDoCallback( ( TickType_t ) pxDNSMessageHeader->usIdentifier, pcName, ulIPAddress );
 800ef40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ef44:	881b      	ldrh	r3, [r3, #0]
 800ef46:	b29b      	uxth	r3, r3
 800ef48:	4619      	mov	r1, r3
 800ef4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ef4e:	f107 020c 	add.w	r2, r7, #12
 800ef52:	4608      	mov	r0, r1
 800ef54:	4611      	mov	r1, r2
 800ef56:	461a      	mov	r2, r3
 800ef58:	f7ff fe62 	bl	800ec20 <vDNSDoCallback>
						}
						#endif	/* ipconfigDNS_USE_CALLBACKS != 0 */
					}

					break;
 800ef5c:	e031      	b.n	800efc2 <prvParseDNSReply+0x212>
 800ef5e:	e030      	b.n	800efc2 <prvParseDNSReply+0x212>
				}
				else
				{
					/* Skip the type, class and time to live fields. */
					pucByte += ( sizeof( uint32_t ) + sizeof( uint32_t ) );
 800ef60:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ef64:	3308      	adds	r3, #8
 800ef66:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

					/* Determine the length of the data in the field. */
					memcpy( ( void * ) &usDataLength, ( void * ) pucByte, sizeof( uint16_t ) );
 800ef6a:	f107 038e 	add.w	r3, r7, #142	; 0x8e
 800ef6e:	4618      	mov	r0, r3
 800ef70:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800ef74:	2202      	movs	r2, #2
 800ef76:	f002 f8bb 	bl	80110f0 <memcpy>
					usDataLength = FreeRTOS_ntohs( usDataLength );
 800ef7a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800ef7e:	021b      	lsls	r3, r3, #8
 800ef80:	b29a      	uxth	r2, r3
 800ef82:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800ef86:	0a1b      	lsrs	r3, r3, #8
 800ef88:	b29b      	uxth	r3, r3
 800ef8a:	b29b      	uxth	r3, r3
 800ef8c:	4313      	orrs	r3, r2
 800ef8e:	b29b      	uxth	r3, r3
 800ef90:	b29b      	uxth	r3, r3
 800ef92:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e

					/* Jump over the data length bytes, and the data itself. */
					pucByte += usDataLength + sizeof( uint16_t );
 800ef96:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800ef9a:	3302      	adds	r3, #2
 800ef9c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800efa0:	4413      	add	r3, r2
 800efa2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
		/* Search through the answers records. */
		pxDNSMessageHeader->usAnswers = FreeRTOS_ntohs( pxDNSMessageHeader->usAnswers );

		if( ( pxDNSMessageHeader->usFlags & dnsRX_FLAGS_MASK ) == dnsEXPECTED_RX_FLAGS )
		{
			for( x = 0; x < pxDNSMessageHeader->usAnswers; x++ )
 800efa6:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 800efaa:	3301      	adds	r3, #1
 800efac:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
 800efb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800efb4:	88db      	ldrh	r3, [r3, #6]
 800efb6:	b29b      	uxth	r3, r3
 800efb8:	f8b7 20ba 	ldrh.w	r2, [r7, #186]	; 0xba
 800efbc:	429a      	cmp	r2, r3
 800efbe:	d392      	bcc.n	800eee6 <prvParseDNSReply+0x136>
 800efc0:	e14c      	b.n	800f25c <prvParseDNSReply+0x4ac>
 800efc2:	e14b      	b.n	800f25c <prvParseDNSReply+0x4ac>
					pucByte += usDataLength + sizeof( uint16_t );
				}
			}
		}
#if( ipconfigUSE_LLMNR == 1 )
		else if( usQuestions && ( usType == dnsTYPE_A_HOST ) && ( usClass == dnsCLASS_IN ) )
 800efc4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800efc8:	2b00      	cmp	r3, #0
 800efca:	f000 8147 	beq.w	800f25c <prvParseDNSReply+0x4ac>
 800efce:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 800efd2:	2b01      	cmp	r3, #1
 800efd4:	f040 8142 	bne.w	800f25c <prvParseDNSReply+0x4ac>
 800efd8:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800efdc:	2b01      	cmp	r3, #1
 800efde:	f040 813d 	bne.w	800f25c <prvParseDNSReply+0x4ac>
		{
			/* If this is not a reply to our DNS request, it might an LLMNR
			request. */
			if( xApplicationDNSQueryHook ( ( pcRequestedName + 1 ) ) )
 800efe2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800efe6:	3301      	adds	r3, #1
 800efe8:	4618      	mov	r0, r3
 800efea:	f001 fabd 	bl	8010568 <xApplicationDNSQueryHook>
 800efee:	4603      	mov	r3, r0
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	f000 8133 	beq.w	800f25c <prvParseDNSReply+0x4ac>
			{
			int16_t usLength;
			NetworkBufferDescriptor_t *pxNewBuffer = NULL;
 800eff6:	2300      	movs	r3, #0
 800eff8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
			NetworkBufferDescriptor_t *pxNetworkBuffer = pxUDPPayloadBuffer_to_NetworkBuffer( pucUDPPayloadBuffer );
 800effc:	6878      	ldr	r0, [r7, #4]
 800effe:	f7f9 fe8d 	bl	8008d1c <pxUDPPayloadBuffer_to_NetworkBuffer>
 800f002:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
			LLMNRAnswer_t *pxAnswer;

				if( ( xBufferAllocFixedSize == pdFALSE ) && ( pxNetworkBuffer != NULL ) )
 800f006:	4b98      	ldr	r3, [pc, #608]	; (800f268 <prvParseDNSReply+0x4b8>)
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d144      	bne.n	800f098 <prvParseDNSReply+0x2e8>
 800f00e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f012:	2b00      	cmp	r3, #0
 800f014:	d040      	beq.n	800f098 <prvParseDNSReply+0x2e8>
				{
				BaseType_t xDataLength = pxNetworkBuffer->xDataLength + sizeof( UDPHeader_t ) +
 800f016:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f01a:	69db      	ldr	r3, [r3, #28]
					sizeof( EthernetHeader_t ) + sizeof( IPHeader_t );
 800f01c:	332a      	adds	r3, #42	; 0x2a
			NetworkBufferDescriptor_t *pxNetworkBuffer = pxUDPPayloadBuffer_to_NetworkBuffer( pucUDPPayloadBuffer );
			LLMNRAnswer_t *pxAnswer;

				if( ( xBufferAllocFixedSize == pdFALSE ) && ( pxNetworkBuffer != NULL ) )
				{
				BaseType_t xDataLength = pxNetworkBuffer->xDataLength + sizeof( UDPHeader_t ) +
 800f01e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					sizeof( EthernetHeader_t ) + sizeof( IPHeader_t );

					/* The field xDataLength was set to the length of the UDP payload.
					The answer (reply) will be longer than the request, so the packet
					must be duplicaed into a bigger buffer */
					pxNetworkBuffer->xDataLength = xDataLength;
 800f022:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800f026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f02a:	61da      	str	r2, [r3, #28]
					pxNewBuffer = pxDuplicateNetworkBufferWithDescriptor( pxNetworkBuffer, xDataLength + 16 );
 800f02c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f030:	3310      	adds	r3, #16
 800f032:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 800f036:	4619      	mov	r1, r3
 800f038:	f7f9 fe24 	bl	8008c84 <pxDuplicateNetworkBufferWithDescriptor>
 800f03c:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
					if( pxNewBuffer != NULL )
 800f040:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800f044:	2b00      	cmp	r3, #0
 800f046:	d024      	beq.n	800f092 <prvParseDNSReply+0x2e2>
					{
					BaseType_t xOffset1, xOffset2;

						xOffset1 = ( BaseType_t ) ( pucByte - pucUDPPayloadBuffer );
 800f048:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	1ad3      	subs	r3, r2, r3
 800f050:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						xOffset2 = ( BaseType_t ) ( ( ( uint8_t * ) pcRequestedName ) - pucUDPPayloadBuffer );
 800f054:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	1ad3      	subs	r3, r2, r3
 800f05c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

						pxNetworkBuffer = pxNewBuffer;
 800f060:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800f064:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
						pucUDPPayloadBuffer = pxNetworkBuffer->pucEthernetBuffer + ipUDP_PAYLOAD_OFFSET_IPv4;
 800f068:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f06c:	699b      	ldr	r3, [r3, #24]
 800f06e:	332a      	adds	r3, #42	; 0x2a
 800f070:	607b      	str	r3, [r7, #4]

						pucByte = pucUDPPayloadBuffer + xOffset1;
 800f072:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f076:	687a      	ldr	r2, [r7, #4]
 800f078:	4413      	add	r3, r2
 800f07a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
						pcRequestedName = ( char * ) ( pucUDPPayloadBuffer + xOffset2 );
 800f07e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f082:	687a      	ldr	r2, [r7, #4]
 800f084:	4413      	add	r3, r2
 800f086:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
						pxDNSMessageHeader = ( DNSMessage_t * ) pucUDPPayloadBuffer;
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f090:	e002      	b.n	800f098 <prvParseDNSReply+0x2e8>

					}
					else
					{
						/* Just to indicate that the message may not be answered. */
						pxNetworkBuffer = NULL;
 800f092:	2300      	movs	r3, #0
 800f094:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
					}
				}
				if( pxNetworkBuffer != NULL )
 800f098:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	f000 80dd 	beq.w	800f25c <prvParseDNSReply+0x4ac>
				{
					pxAnswer = (LLMNRAnswer_t *)pucByte;
 800f0a2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800f0a6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

					/* We leave 'usIdentifier' and 'usQuestions' untouched */
					vSetField16( pxDNSMessageHeader, DNSMessage_t, usFlags, dnsLLMNR_FLAGS_IS_REPONSE );	/* Set the response flag */
 800f0aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f0ae:	3302      	adds	r3, #2
 800f0b0:	2280      	movs	r2, #128	; 0x80
 800f0b2:	701a      	strb	r2, [r3, #0]
 800f0b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f0b8:	3303      	adds	r3, #3
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	701a      	strb	r2, [r3, #0]
					vSetField16( pxDNSMessageHeader, DNSMessage_t, usAnswers, 1 );	/* Provide a single answer */
 800f0be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f0c2:	3306      	adds	r3, #6
 800f0c4:	2200      	movs	r2, #0
 800f0c6:	701a      	strb	r2, [r3, #0]
 800f0c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f0cc:	3307      	adds	r3, #7
 800f0ce:	2201      	movs	r2, #1
 800f0d0:	701a      	strb	r2, [r3, #0]
					vSetField16( pxDNSMessageHeader, DNSMessage_t, usAuthorityRRs, 0 );	/* No authority */
 800f0d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f0d6:	3308      	adds	r3, #8
 800f0d8:	2200      	movs	r2, #0
 800f0da:	701a      	strb	r2, [r3, #0]
 800f0dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f0e0:	3309      	adds	r3, #9
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	701a      	strb	r2, [r3, #0]
					vSetField16( pxDNSMessageHeader, DNSMessage_t, usAdditionalRRs, 0 );	/* No additional info */
 800f0e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f0ea:	330a      	adds	r3, #10
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	701a      	strb	r2, [r3, #0]
 800f0f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f0f4:	330b      	adds	r3, #11
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	701a      	strb	r2, [r3, #0]

					pxAnswer->ucNameCode = dnsNAME_IS_OFFSET;
 800f0fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f0fe:	22c0      	movs	r2, #192	; 0xc0
 800f100:	701a      	strb	r2, [r3, #0]
					pxAnswer->ucNameOffset = ( uint8_t )( pcRequestedName - ( char * ) pucUDPPayloadBuffer );
 800f102:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	1ad3      	subs	r3, r2, r3
 800f10a:	b2da      	uxtb	r2, r3
 800f10c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f110:	705a      	strb	r2, [r3, #1]

					vSetField16( pxAnswer, LLMNRAnswer_t, usType, dnsTYPE_A_HOST );	/* Type A: host */
 800f112:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f116:	3302      	adds	r3, #2
 800f118:	2200      	movs	r2, #0
 800f11a:	701a      	strb	r2, [r3, #0]
 800f11c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f120:	3303      	adds	r3, #3
 800f122:	2201      	movs	r2, #1
 800f124:	701a      	strb	r2, [r3, #0]
					vSetField16( pxAnswer, LLMNRAnswer_t, usClass, dnsCLASS_IN );	/* 1: Class IN */
 800f126:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f12a:	3304      	adds	r3, #4
 800f12c:	2200      	movs	r2, #0
 800f12e:	701a      	strb	r2, [r3, #0]
 800f130:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f134:	3305      	adds	r3, #5
 800f136:	2201      	movs	r2, #1
 800f138:	701a      	strb	r2, [r3, #0]
					vSetField32( pxAnswer, LLMNRAnswer_t, ulTTL, dnsLLMNR_TTL_VALUE );
 800f13a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f13e:	3306      	adds	r3, #6
 800f140:	2200      	movs	r2, #0
 800f142:	701a      	strb	r2, [r3, #0]
 800f144:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f148:	3307      	adds	r3, #7
 800f14a:	2204      	movs	r2, #4
 800f14c:	701a      	strb	r2, [r3, #0]
 800f14e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f152:	3308      	adds	r3, #8
 800f154:	2293      	movs	r2, #147	; 0x93
 800f156:	701a      	strb	r2, [r3, #0]
 800f158:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f15c:	3309      	adds	r3, #9
 800f15e:	22e0      	movs	r2, #224	; 0xe0
 800f160:	701a      	strb	r2, [r3, #0]
					vSetField16( pxAnswer, LLMNRAnswer_t, usDataLength, 4 );
 800f162:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f166:	330a      	adds	r3, #10
 800f168:	2200      	movs	r2, #0
 800f16a:	701a      	strb	r2, [r3, #0]
 800f16c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f170:	330b      	adds	r3, #11
 800f172:	2204      	movs	r2, #4
 800f174:	701a      	strb	r2, [r3, #0]
					vSetField32( pxAnswer, LLMNRAnswer_t, ulIPAddress, FreeRTOS_ntohl( *ipLOCAL_IP_ADDRESS_POINTER ) );
 800f176:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f17a:	330c      	adds	r3, #12
 800f17c:	4a3b      	ldr	r2, [pc, #236]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f17e:	6952      	ldr	r2, [r2, #20]
 800f180:	0611      	lsls	r1, r2, #24
 800f182:	4a3a      	ldr	r2, [pc, #232]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f184:	6952      	ldr	r2, [r2, #20]
 800f186:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
 800f18a:	0212      	lsls	r2, r2, #8
 800f18c:	4311      	orrs	r1, r2
 800f18e:	4a37      	ldr	r2, [pc, #220]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f190:	6952      	ldr	r2, [r2, #20]
 800f192:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 800f196:	0a12      	lsrs	r2, r2, #8
 800f198:	4311      	orrs	r1, r2
 800f19a:	4a34      	ldr	r2, [pc, #208]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f19c:	6952      	ldr	r2, [r2, #20]
 800f19e:	0e12      	lsrs	r2, r2, #24
 800f1a0:	430a      	orrs	r2, r1
 800f1a2:	0e12      	lsrs	r2, r2, #24
 800f1a4:	b2d2      	uxtb	r2, r2
 800f1a6:	701a      	strb	r2, [r3, #0]
 800f1a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f1ac:	330d      	adds	r3, #13
 800f1ae:	4a2f      	ldr	r2, [pc, #188]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f1b0:	6952      	ldr	r2, [r2, #20]
 800f1b2:	0611      	lsls	r1, r2, #24
 800f1b4:	4a2d      	ldr	r2, [pc, #180]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f1b6:	6952      	ldr	r2, [r2, #20]
 800f1b8:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
 800f1bc:	0212      	lsls	r2, r2, #8
 800f1be:	4311      	orrs	r1, r2
 800f1c0:	4a2a      	ldr	r2, [pc, #168]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f1c2:	6952      	ldr	r2, [r2, #20]
 800f1c4:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 800f1c8:	0a12      	lsrs	r2, r2, #8
 800f1ca:	4311      	orrs	r1, r2
 800f1cc:	4a27      	ldr	r2, [pc, #156]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f1ce:	6952      	ldr	r2, [r2, #20]
 800f1d0:	0e12      	lsrs	r2, r2, #24
 800f1d2:	430a      	orrs	r2, r1
 800f1d4:	0c12      	lsrs	r2, r2, #16
 800f1d6:	b2d2      	uxtb	r2, r2
 800f1d8:	701a      	strb	r2, [r3, #0]
 800f1da:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f1de:	330e      	adds	r3, #14
 800f1e0:	4a22      	ldr	r2, [pc, #136]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f1e2:	6952      	ldr	r2, [r2, #20]
 800f1e4:	0611      	lsls	r1, r2, #24
 800f1e6:	4a21      	ldr	r2, [pc, #132]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f1e8:	6952      	ldr	r2, [r2, #20]
 800f1ea:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
 800f1ee:	0212      	lsls	r2, r2, #8
 800f1f0:	4311      	orrs	r1, r2
 800f1f2:	4a1e      	ldr	r2, [pc, #120]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f1f4:	6952      	ldr	r2, [r2, #20]
 800f1f6:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 800f1fa:	0a12      	lsrs	r2, r2, #8
 800f1fc:	4311      	orrs	r1, r2
 800f1fe:	4a1b      	ldr	r2, [pc, #108]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f200:	6952      	ldr	r2, [r2, #20]
 800f202:	0e12      	lsrs	r2, r2, #24
 800f204:	430a      	orrs	r2, r1
 800f206:	0a12      	lsrs	r2, r2, #8
 800f208:	b2d2      	uxtb	r2, r2
 800f20a:	701a      	strb	r2, [r3, #0]
 800f20c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f210:	330f      	adds	r3, #15
 800f212:	4a16      	ldr	r2, [pc, #88]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f214:	6952      	ldr	r2, [r2, #20]
 800f216:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 800f21a:	0a12      	lsrs	r2, r2, #8
 800f21c:	b2d1      	uxtb	r1, r2
 800f21e:	4a13      	ldr	r2, [pc, #76]	; (800f26c <prvParseDNSReply+0x4bc>)
 800f220:	6952      	ldr	r2, [r2, #20]
 800f222:	0e12      	lsrs	r2, r2, #24
 800f224:	b2d2      	uxtb	r2, r2
 800f226:	430a      	orrs	r2, r1
 800f228:	b2d2      	uxtb	r2, r2
 800f22a:	701a      	strb	r2, [r3, #0]

					usLength = ( int16_t ) ( sizeof( *pxAnswer ) + ( size_t ) ( pucByte - pucUDPPayloadBuffer ) );
 800f22c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	1ad3      	subs	r3, r2, r3
 800f234:	b29b      	uxth	r3, r3
 800f236:	3310      	adds	r3, #16
 800f238:	b29b      	uxth	r3, r3
 800f23a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

					prvReplyDNSMessage( pxNetworkBuffer, usLength );
 800f23e:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	; 0x96
 800f242:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 800f246:	4619      	mov	r1, r3
 800f248:	f000 f812 	bl	800f270 <prvReplyDNSMessage>

					if( pxNewBuffer != NULL )
 800f24c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800f250:	2b00      	cmp	r3, #0
 800f252:	d003      	beq.n	800f25c <prvParseDNSReply+0x4ac>
					{
						vReleaseNetworkBufferAndDescriptor( pxNewBuffer );
 800f254:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 800f258:	f7f9 fada 	bl	8008810 <vReleaseNetworkBufferAndDescriptor>
			}
		}
#endif /* ipconfigUSE_LLMNR == 1 */
	}

	return ulIPAddress;
 800f25c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 800f260:	4618      	mov	r0, r3
 800f262:	37c8      	adds	r7, #200	; 0xc8
 800f264:	46bd      	mov	sp, r7
 800f266:	bd80      	pop	{r7, pc}
 800f268:	080146f4 	.word	0x080146f4
 800f26c:	2000bb08 	.word	0x2000bb08

0800f270 <prvReplyDNSMessage>:
/*-----------------------------------------------------------*/

#if( ( ipconfigUSE_NBNS == 1 ) || ( ipconfigUSE_LLMNR == 1 ) )

	static void prvReplyDNSMessage( NetworkBufferDescriptor_t *pxNetworkBuffer, BaseType_t lNetLength )
	{
 800f270:	b580      	push	{r7, lr}
 800f272:	b086      	sub	sp, #24
 800f274:	af00      	add	r7, sp, #0
 800f276:	6078      	str	r0, [r7, #4]
 800f278:	6039      	str	r1, [r7, #0]
	UDPPacket_t *pxUDPPacket;
	IPHeader_t *pxIPHeader;
	UDPHeader_t *pxUDPHeader;

		pxUDPPacket = (UDPPacket_t *) pxNetworkBuffer->pucEthernetBuffer;
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	699b      	ldr	r3, [r3, #24]
 800f27e:	617b      	str	r3, [r7, #20]
		pxIPHeader = &pxUDPPacket->xIPHeader;
 800f280:	697b      	ldr	r3, [r7, #20]
 800f282:	330e      	adds	r3, #14
 800f284:	613b      	str	r3, [r7, #16]
		pxUDPHeader = &pxUDPPacket->xUDPHeader;
 800f286:	697b      	ldr	r3, [r7, #20]
 800f288:	3322      	adds	r3, #34	; 0x22
 800f28a:	60fb      	str	r3, [r7, #12]
		/* HT: started using defines like 'ipSIZE_OF_xxx' */
		pxIPHeader->usLength               = FreeRTOS_htons( lNetLength + ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_UDP_HEADER );
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	b29b      	uxth	r3, r3
 800f290:	331c      	adds	r3, #28
 800f292:	b29b      	uxth	r3, r3
 800f294:	021b      	lsls	r3, r3, #8
 800f296:	b29a      	uxth	r2, r3
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	331c      	adds	r3, #28
 800f29c:	0a1b      	lsrs	r3, r3, #8
 800f29e:	b29b      	uxth	r3, r3
 800f2a0:	4313      	orrs	r3, r2
 800f2a2:	b29a      	uxth	r2, r3
 800f2a4:	693b      	ldr	r3, [r7, #16]
 800f2a6:	805a      	strh	r2, [r3, #2]
		/* HT:endian: should not be translated, copying from packet to packet */
		pxIPHeader->ulDestinationIPAddress = pxIPHeader->ulSourceIPAddress;
 800f2a8:	693b      	ldr	r3, [r7, #16]
 800f2aa:	68da      	ldr	r2, [r3, #12]
 800f2ac:	693b      	ldr	r3, [r7, #16]
 800f2ae:	611a      	str	r2, [r3, #16]
		pxIPHeader->ulSourceIPAddress      = *ipLOCAL_IP_ADDRESS_POINTER;
 800f2b0:	4b22      	ldr	r3, [pc, #136]	; (800f33c <prvReplyDNSMessage+0xcc>)
 800f2b2:	695a      	ldr	r2, [r3, #20]
 800f2b4:	693b      	ldr	r3, [r7, #16]
 800f2b6:	60da      	str	r2, [r3, #12]
		pxIPHeader->ucTimeToLive           = ipconfigUDP_TIME_TO_LIVE;
 800f2b8:	693b      	ldr	r3, [r7, #16]
 800f2ba:	2280      	movs	r2, #128	; 0x80
 800f2bc:	721a      	strb	r2, [r3, #8]
		pxIPHeader->usIdentification       = FreeRTOS_htons( usPacketIdentifier );
 800f2be:	4b20      	ldr	r3, [pc, #128]	; (800f340 <prvReplyDNSMessage+0xd0>)
 800f2c0:	881b      	ldrh	r3, [r3, #0]
 800f2c2:	021b      	lsls	r3, r3, #8
 800f2c4:	b29a      	uxth	r2, r3
 800f2c6:	4b1e      	ldr	r3, [pc, #120]	; (800f340 <prvReplyDNSMessage+0xd0>)
 800f2c8:	881b      	ldrh	r3, [r3, #0]
 800f2ca:	0a1b      	lsrs	r3, r3, #8
 800f2cc:	b29b      	uxth	r3, r3
 800f2ce:	b29b      	uxth	r3, r3
 800f2d0:	4313      	orrs	r3, r2
 800f2d2:	b29b      	uxth	r3, r3
 800f2d4:	b29a      	uxth	r2, r3
 800f2d6:	693b      	ldr	r3, [r7, #16]
 800f2d8:	809a      	strh	r2, [r3, #4]
		usPacketIdentifier++;
 800f2da:	4b19      	ldr	r3, [pc, #100]	; (800f340 <prvReplyDNSMessage+0xd0>)
 800f2dc:	881b      	ldrh	r3, [r3, #0]
 800f2de:	3301      	adds	r3, #1
 800f2e0:	b29a      	uxth	r2, r3
 800f2e2:	4b17      	ldr	r3, [pc, #92]	; (800f340 <prvReplyDNSMessage+0xd0>)
 800f2e4:	801a      	strh	r2, [r3, #0]
		pxUDPHeader->usLength              = FreeRTOS_htons( lNetLength + ipSIZE_OF_UDP_HEADER );
 800f2e6:	683b      	ldr	r3, [r7, #0]
 800f2e8:	b29b      	uxth	r3, r3
 800f2ea:	3308      	adds	r3, #8
 800f2ec:	b29b      	uxth	r3, r3
 800f2ee:	021b      	lsls	r3, r3, #8
 800f2f0:	b29a      	uxth	r2, r3
 800f2f2:	683b      	ldr	r3, [r7, #0]
 800f2f4:	3308      	adds	r3, #8
 800f2f6:	0a1b      	lsrs	r3, r3, #8
 800f2f8:	b29b      	uxth	r3, r3
 800f2fa:	4313      	orrs	r3, r2
 800f2fc:	b29a      	uxth	r2, r3
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	809a      	strh	r2, [r3, #4]
		vFlip_16( pxUDPPacket->xUDPHeader.usSourcePort, pxUDPPacket->xUDPHeader.usDestinationPort );
 800f302:	697b      	ldr	r3, [r7, #20]
 800f304:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800f308:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800f30c:	021b      	lsls	r3, r3, #8
 800f30e:	4313      	orrs	r3, r2
 800f310:	817b      	strh	r3, [r7, #10]
 800f312:	697b      	ldr	r3, [r7, #20]
 800f314:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f316:	b29a      	uxth	r2, r3
 800f318:	697b      	ldr	r3, [r7, #20]
 800f31a:	845a      	strh	r2, [r3, #34]	; 0x22
 800f31c:	697b      	ldr	r3, [r7, #20]
 800f31e:	897a      	ldrh	r2, [r7, #10]
 800f320:	849a      	strh	r2, [r3, #36]	; 0x24
			usGenerateProtocolChecksum( ( uint8_t* ) pxUDPPacket, pdTRUE );
		}
		#endif

		/* Important: tell NIC driver how many bytes must be sent */
		pxNetworkBuffer->xDataLength = ( size_t ) ( lNetLength + ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_UDP_HEADER + ipSIZE_OF_ETH_HEADER );
 800f322:	683b      	ldr	r3, [r7, #0]
 800f324:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	61da      	str	r2, [r3, #28]

		/* This function will fill in the eth addresses and send the packet */
		vReturnEthernetFrame( pxNetworkBuffer, pdFALSE );
 800f32c:	6878      	ldr	r0, [r7, #4]
 800f32e:	2100      	movs	r1, #0
 800f330:	f7fa f8d0 	bl	80094d4 <vReturnEthernetFrame>
	}
 800f334:	3718      	adds	r7, #24
 800f336:	46bd      	mov	sp, r7
 800f338:	bd80      	pop	{r7, pc}
 800f33a:	bf00      	nop
 800f33c:	2000bb08 	.word	0x2000bb08
 800f340:	2000c1d8 	.word	0x2000c1d8

0800f344 <prvProcessDNSCache>:
/*-----------------------------------------------------------*/

#if( ipconfigUSE_DNS_CACHE == 1 )

	static void prvProcessDNSCache( const char *pcName, uint32_t *pulIP, BaseType_t xLookUp )
	{
 800f344:	b580      	push	{r7, lr}
 800f346:	b086      	sub	sp, #24
 800f348:	af00      	add	r7, sp, #0
 800f34a:	60f8      	str	r0, [r7, #12]
 800f34c:	60b9      	str	r1, [r7, #8]
 800f34e:	607a      	str	r2, [r7, #4]
	BaseType_t x;
	BaseType_t xFound = pdFALSE;
 800f350:	2300      	movs	r3, #0
 800f352:	613b      	str	r3, [r7, #16]
	static BaseType_t xFreeEntry = 0;

		/* For each entry in the DNS cache table. */
		for( x = 0; x < ipconfigDNS_CACHE_ENTRIES; x++ )
 800f354:	2300      	movs	r3, #0
 800f356:	617b      	str	r3, [r7, #20]
 800f358:	e038      	b.n	800f3cc <prvProcessDNSCache+0x88>
		{
			if( xDNSCache[ x ].pcName[ 0 ] == 0 )
 800f35a:	4938      	ldr	r1, [pc, #224]	; (800f43c <prvProcessDNSCache+0xf8>)
 800f35c:	697a      	ldr	r2, [r7, #20]
 800f35e:	4613      	mov	r3, r2
 800f360:	005b      	lsls	r3, r3, #1
 800f362:	4413      	add	r3, r2
 800f364:	00db      	lsls	r3, r3, #3
 800f366:	440b      	add	r3, r1
 800f368:	791b      	ldrb	r3, [r3, #4]
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d100      	bne.n	800f370 <prvProcessDNSCache+0x2c>
			{
				break;
 800f36e:	e030      	b.n	800f3d2 <prvProcessDNSCache+0x8e>
			}

			if( strncmp( xDNSCache[ x ].pcName, pcName, sizeof( xDNSCache[ x ].pcName ) ) == 0 )
 800f370:	697a      	ldr	r2, [r7, #20]
 800f372:	4613      	mov	r3, r2
 800f374:	005b      	lsls	r3, r3, #1
 800f376:	4413      	add	r3, r2
 800f378:	00db      	lsls	r3, r3, #3
 800f37a:	4a30      	ldr	r2, [pc, #192]	; (800f43c <prvProcessDNSCache+0xf8>)
 800f37c:	4413      	add	r3, r2
 800f37e:	3304      	adds	r3, #4
 800f380:	4618      	mov	r0, r3
 800f382:	68f9      	ldr	r1, [r7, #12]
 800f384:	2210      	movs	r2, #16
 800f386:	f004 fe85 	bl	8014094 <strncmp>
 800f38a:	4603      	mov	r3, r0
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d11a      	bne.n	800f3c6 <prvProcessDNSCache+0x82>
			{
				/* Is this function called for a lookup or to add/update an IP address? */
				if( xLookUp != pdFALSE )
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	2b00      	cmp	r3, #0
 800f394:	d00a      	beq.n	800f3ac <prvProcessDNSCache+0x68>
				{
					*pulIP = xDNSCache[ x ].ulIPAddress;
 800f396:	4929      	ldr	r1, [pc, #164]	; (800f43c <prvProcessDNSCache+0xf8>)
 800f398:	697a      	ldr	r2, [r7, #20]
 800f39a:	4613      	mov	r3, r2
 800f39c:	005b      	lsls	r3, r3, #1
 800f39e:	4413      	add	r3, r2
 800f3a0:	00db      	lsls	r3, r3, #3
 800f3a2:	440b      	add	r3, r1
 800f3a4:	681a      	ldr	r2, [r3, #0]
 800f3a6:	68bb      	ldr	r3, [r7, #8]
 800f3a8:	601a      	str	r2, [r3, #0]
 800f3aa:	e009      	b.n	800f3c0 <prvProcessDNSCache+0x7c>
				}
				else
				{
					xDNSCache[ x ].ulIPAddress = *pulIP;
 800f3ac:	68bb      	ldr	r3, [r7, #8]
 800f3ae:	6819      	ldr	r1, [r3, #0]
 800f3b0:	4822      	ldr	r0, [pc, #136]	; (800f43c <prvProcessDNSCache+0xf8>)
 800f3b2:	697a      	ldr	r2, [r7, #20]
 800f3b4:	4613      	mov	r3, r2
 800f3b6:	005b      	lsls	r3, r3, #1
 800f3b8:	4413      	add	r3, r2
 800f3ba:	00db      	lsls	r3, r3, #3
 800f3bc:	4403      	add	r3, r0
 800f3be:	6019      	str	r1, [r3, #0]
				}

				xFound = pdTRUE;
 800f3c0:	2301      	movs	r3, #1
 800f3c2:	613b      	str	r3, [r7, #16]
				break;
 800f3c4:	e005      	b.n	800f3d2 <prvProcessDNSCache+0x8e>
	BaseType_t x;
	BaseType_t xFound = pdFALSE;
	static BaseType_t xFreeEntry = 0;

		/* For each entry in the DNS cache table. */
		for( x = 0; x < ipconfigDNS_CACHE_ENTRIES; x++ )
 800f3c6:	697b      	ldr	r3, [r7, #20]
 800f3c8:	3301      	adds	r3, #1
 800f3ca:	617b      	str	r3, [r7, #20]
 800f3cc:	697b      	ldr	r3, [r7, #20]
 800f3ce:	2b03      	cmp	r3, #3
 800f3d0:	ddc3      	ble.n	800f35a <prvProcessDNSCache+0x16>
				xFound = pdTRUE;
				break;
			}
		}

		if( xFound == pdFALSE )
 800f3d2:	693b      	ldr	r3, [r7, #16]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d12b      	bne.n	800f430 <prvProcessDNSCache+0xec>
		{
			if( xLookUp != pdFALSE )
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d003      	beq.n	800f3e6 <prvProcessDNSCache+0xa2>
			{
				*pulIP = 0;
 800f3de:	68bb      	ldr	r3, [r7, #8]
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	601a      	str	r2, [r3, #0]
 800f3e4:	e024      	b.n	800f430 <prvProcessDNSCache+0xec>
			}
			else
			{
				/* Called to add or update an item */
				strncpy( xDNSCache[ xFreeEntry ].pcName, pcName, sizeof( xDNSCache[ xFreeEntry ].pcName ) );
 800f3e6:	4b16      	ldr	r3, [pc, #88]	; (800f440 <prvProcessDNSCache+0xfc>)
 800f3e8:	681a      	ldr	r2, [r3, #0]
 800f3ea:	4613      	mov	r3, r2
 800f3ec:	005b      	lsls	r3, r3, #1
 800f3ee:	4413      	add	r3, r2
 800f3f0:	00db      	lsls	r3, r3, #3
 800f3f2:	4a12      	ldr	r2, [pc, #72]	; (800f43c <prvProcessDNSCache+0xf8>)
 800f3f4:	4413      	add	r3, r2
 800f3f6:	3304      	adds	r3, #4
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	68f9      	ldr	r1, [r7, #12]
 800f3fc:	2210      	movs	r2, #16
 800f3fe:	f004 fe62 	bl	80140c6 <strncpy>
				xDNSCache[ xFreeEntry ].ulIPAddress = *pulIP;
 800f402:	4b0f      	ldr	r3, [pc, #60]	; (800f440 <prvProcessDNSCache+0xfc>)
 800f404:	681a      	ldr	r2, [r3, #0]
 800f406:	68bb      	ldr	r3, [r7, #8]
 800f408:	6819      	ldr	r1, [r3, #0]
 800f40a:	480c      	ldr	r0, [pc, #48]	; (800f43c <prvProcessDNSCache+0xf8>)
 800f40c:	4613      	mov	r3, r2
 800f40e:	005b      	lsls	r3, r3, #1
 800f410:	4413      	add	r3, r2
 800f412:	00db      	lsls	r3, r3, #3
 800f414:	4403      	add	r3, r0
 800f416:	6019      	str	r1, [r3, #0]

				xFreeEntry++;
 800f418:	4b09      	ldr	r3, [pc, #36]	; (800f440 <prvProcessDNSCache+0xfc>)
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	3301      	adds	r3, #1
 800f41e:	4a08      	ldr	r2, [pc, #32]	; (800f440 <prvProcessDNSCache+0xfc>)
 800f420:	6013      	str	r3, [r2, #0]
				if( xFreeEntry == ipconfigDNS_CACHE_ENTRIES )
 800f422:	4b07      	ldr	r3, [pc, #28]	; (800f440 <prvProcessDNSCache+0xfc>)
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	2b04      	cmp	r3, #4
 800f428:	d102      	bne.n	800f430 <prvProcessDNSCache+0xec>
				{
					xFreeEntry = 0;
 800f42a:	4b05      	ldr	r3, [pc, #20]	; (800f440 <prvProcessDNSCache+0xfc>)
 800f42c:	2200      	movs	r2, #0
 800f42e:	601a      	str	r2, [r3, #0]
				}
			}
		}

		if( ( xLookUp == 0 ) || ( *pulIP != 0 ) )
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	2b00      	cmp	r3, #0
		{
			FreeRTOS_debug_printf( ( "prvProcessDNSCache: %s: '%s' @ %lxip\n", xLookUp ? "look-up" : "add", pcName, FreeRTOS_ntohl( *pulIP ) ) );
		}
	}
 800f434:	3718      	adds	r7, #24
 800f436:	46bd      	mov	sp, r7
 800f438:	bd80      	pop	{r7, pc}
 800f43a:	bf00      	nop
 800f43c:	2000c2d0 	.word	0x2000c2d0
 800f440:	2000c344 	.word	0x2000c344

0800f444 <strbuf_init>:
	int curLen;
	struct xPrintFlags flags;
};

static void strbuf_init( struct SStringBuf *apStr, char *apBuf, const char *apMaxStr )
{
 800f444:	b580      	push	{r7, lr}
 800f446:	b084      	sub	sp, #16
 800f448:	af00      	add	r7, sp, #0
 800f44a:	60f8      	str	r0, [r7, #12]
 800f44c:	60b9      	str	r1, [r7, #8]
 800f44e:	607a      	str	r2, [r7, #4]
	apStr->str = apBuf;
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	68ba      	ldr	r2, [r7, #8]
 800f454:	601a      	str	r2, [r3, #0]
	apStr->orgStr = apBuf;
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	68ba      	ldr	r2, [r7, #8]
 800f45a:	605a      	str	r2, [r3, #4]
	apStr->nulPos = apMaxStr-1;
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	1e5a      	subs	r2, r3, #1
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	609a      	str	r2, [r3, #8]
	apStr->curLen = 0;
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	2200      	movs	r2, #0
 800f468:	60da      	str	r2, [r3, #12]

	memset( &apStr->flags, '\0', sizeof( apStr->flags ) );
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	3310      	adds	r3, #16
 800f46e:	4618      	mov	r0, r3
 800f470:	2100      	movs	r1, #0
 800f472:	2210      	movs	r2, #16
 800f474:	f001 ff3c 	bl	80112f0 <memset>
}
 800f478:	3710      	adds	r7, #16
 800f47a:	46bd      	mov	sp, r7
 800f47c:	bd80      	pop	{r7, pc}
 800f47e:	bf00      	nop

0800f480 <strbuf_printchar>:
/*-----------------------------------------------------------*/

static BaseType_t strbuf_printchar( struct SStringBuf *apStr, int c )
{
 800f480:	b580      	push	{r7, lr}
 800f482:	b082      	sub	sp, #8
 800f484:	af00      	add	r7, sp, #0
 800f486:	6078      	str	r0, [r7, #4]
 800f488:	6039      	str	r1, [r7, #0]
	if( apStr->str == NULL )
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d10d      	bne.n	800f4ae <strbuf_printchar+0x2e>
	{
		vOutputChar( ( char ) c, xTicksToWait );
 800f492:	683b      	ldr	r3, [r7, #0]
 800f494:	b2db      	uxtb	r3, r3
 800f496:	2214      	movs	r2, #20
 800f498:	4618      	mov	r0, r3
 800f49a:	4611      	mov	r1, r2
 800f49c:	f001 f84e 	bl	801053c <vOutputChar>
		apStr->curLen++;
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	68db      	ldr	r3, [r3, #12]
 800f4a4:	1c5a      	adds	r2, r3, #1
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	60da      	str	r2, [r3, #12]
		return pdTRUE;
 800f4aa:	2301      	movs	r3, #1
 800f4ac:	e022      	b.n	800f4f4 <strbuf_printchar+0x74>
	}
	if( apStr->str < apStr->nulPos )
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	681a      	ldr	r2, [r3, #0]
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	689b      	ldr	r3, [r3, #8]
 800f4b6:	429a      	cmp	r2, r3
 800f4b8:	d20e      	bcs.n	800f4d8 <strbuf_printchar+0x58>
	{
		*( apStr->str++ ) = c;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	1c59      	adds	r1, r3, #1
 800f4c0:	687a      	ldr	r2, [r7, #4]
 800f4c2:	6011      	str	r1, [r2, #0]
 800f4c4:	683a      	ldr	r2, [r7, #0]
 800f4c6:	b2d2      	uxtb	r2, r2
 800f4c8:	701a      	strb	r2, [r3, #0]
		apStr->curLen++;
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	68db      	ldr	r3, [r3, #12]
 800f4ce:	1c5a      	adds	r2, r3, #1
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	60da      	str	r2, [r3, #12]
		return pdTRUE;
 800f4d4:	2301      	movs	r3, #1
 800f4d6:	e00d      	b.n	800f4f4 <strbuf_printchar+0x74>
	}
	if( apStr->str == apStr->nulPos )
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681a      	ldr	r2, [r3, #0]
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	689b      	ldr	r3, [r3, #8]
 800f4e0:	429a      	cmp	r2, r3
 800f4e2:	d106      	bne.n	800f4f2 <strbuf_printchar+0x72>
	{
		*( apStr->str++ ) = '\0';
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	1c59      	adds	r1, r3, #1
 800f4ea:	687a      	ldr	r2, [r7, #4]
 800f4ec:	6011      	str	r1, [r2, #0]
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	701a      	strb	r2, [r3, #0]
	}
	return pdFALSE;
 800f4f2:	2300      	movs	r3, #0
}
 800f4f4:	4618      	mov	r0, r3
 800f4f6:	3708      	adds	r7, #8
 800f4f8:	46bd      	mov	sp, r7
 800f4fa:	bd80      	pop	{r7, pc}

0800f4fc <strbuf_printchar_inline>:
/*-----------------------------------------------------------*/

static portINLINE BaseType_t strbuf_printchar_inline( struct SStringBuf *apStr, int c )
{
 800f4fc:	b580      	push	{r7, lr}
 800f4fe:	b082      	sub	sp, #8
 800f500:	af00      	add	r7, sp, #0
 800f502:	6078      	str	r0, [r7, #4]
 800f504:	6039      	str	r1, [r7, #0]
	if( apStr->str == NULL )
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d112      	bne.n	800f534 <strbuf_printchar_inline+0x38>
	{
		vOutputChar( ( char ) c, xTicksToWait );
 800f50e:	683b      	ldr	r3, [r7, #0]
 800f510:	b2db      	uxtb	r3, r3
 800f512:	2214      	movs	r2, #20
 800f514:	4618      	mov	r0, r3
 800f516:	4611      	mov	r1, r2
 800f518:	f001 f810 	bl	801053c <vOutputChar>
		if( c == 0 )
 800f51c:	683b      	ldr	r3, [r7, #0]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d101      	bne.n	800f526 <strbuf_printchar_inline+0x2a>
		{
			return pdFALSE;
 800f522:	2300      	movs	r3, #0
 800f524:	e02e      	b.n	800f584 <strbuf_printchar_inline+0x88>
		}
		apStr->curLen++;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	68db      	ldr	r3, [r3, #12]
 800f52a:	1c5a      	adds	r2, r3, #1
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	60da      	str	r2, [r3, #12]
		return pdTRUE;
 800f530:	2301      	movs	r3, #1
 800f532:	e027      	b.n	800f584 <strbuf_printchar_inline+0x88>
	}
	if( apStr->str < apStr->nulPos )
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	681a      	ldr	r2, [r3, #0]
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	689b      	ldr	r3, [r3, #8]
 800f53c:	429a      	cmp	r2, r3
 800f53e:	d213      	bcs.n	800f568 <strbuf_printchar_inline+0x6c>
	{
		*(apStr->str++) = c;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	1c59      	adds	r1, r3, #1
 800f546:	687a      	ldr	r2, [r7, #4]
 800f548:	6011      	str	r1, [r2, #0]
 800f54a:	683a      	ldr	r2, [r7, #0]
 800f54c:	b2d2      	uxtb	r2, r2
 800f54e:	701a      	strb	r2, [r3, #0]
		if( c == 0 )
 800f550:	683b      	ldr	r3, [r7, #0]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d101      	bne.n	800f55a <strbuf_printchar_inline+0x5e>
		{
			return pdFALSE;
 800f556:	2300      	movs	r3, #0
 800f558:	e014      	b.n	800f584 <strbuf_printchar_inline+0x88>
		}
		apStr->curLen++;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	68db      	ldr	r3, [r3, #12]
 800f55e:	1c5a      	adds	r2, r3, #1
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	60da      	str	r2, [r3, #12]
		return pdTRUE;
 800f564:	2301      	movs	r3, #1
 800f566:	e00d      	b.n	800f584 <strbuf_printchar_inline+0x88>
	}
	if( apStr->str == apStr->nulPos )
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681a      	ldr	r2, [r3, #0]
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	689b      	ldr	r3, [r3, #8]
 800f570:	429a      	cmp	r2, r3
 800f572:	d106      	bne.n	800f582 <strbuf_printchar_inline+0x86>
	{
		*( apStr->str++ ) = '\0';
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	1c59      	adds	r1, r3, #1
 800f57a:	687a      	ldr	r2, [r7, #4]
 800f57c:	6011      	str	r1, [r2, #0]
 800f57e:	2200      	movs	r2, #0
 800f580:	701a      	strb	r2, [r3, #0]
	}
	return pdFALSE;
 800f582:	2300      	movs	r3, #0
}
 800f584:	4618      	mov	r0, r3
 800f586:	3708      	adds	r7, #8
 800f588:	46bd      	mov	sp, r7
 800f58a:	bd80      	pop	{r7, pc}

0800f58c <prints>:
	return iResult;
}
/*-----------------------------------------------------------*/

static BaseType_t prints(struct SStringBuf *apBuf, const char *apString )
{
 800f58c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f58e:	b085      	sub	sp, #20
 800f590:	af00      	add	r7, sp, #0
 800f592:	6078      	str	r0, [r7, #4]
 800f594:	6039      	str	r1, [r7, #0]
	register int padchar = ' ';
 800f596:	2620      	movs	r6, #32
	int i,len;

	if( apBuf->flags.width > 0 )
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	695b      	ldr	r3, [r3, #20]
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	dd1b      	ble.n	800f5d8 <prints+0x4c>
	{
		register int len = 0;
 800f5a0:	2400      	movs	r4, #0
		register const char *ptr;
		for( ptr = apString; *ptr; ++ptr )
 800f5a2:	683d      	ldr	r5, [r7, #0]
 800f5a4:	e001      	b.n	800f5aa <prints+0x1e>
		{
			++len;
 800f5a6:	3401      	adds	r4, #1

	if( apBuf->flags.width > 0 )
	{
		register int len = 0;
		register const char *ptr;
		for( ptr = apString; *ptr; ++ptr )
 800f5a8:	3501      	adds	r5, #1
 800f5aa:	782b      	ldrb	r3, [r5, #0]
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d1fa      	bne.n	800f5a6 <prints+0x1a>
		{
			++len;
		}

		if( len >= apBuf->flags.width )
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	695b      	ldr	r3, [r3, #20]
 800f5b4:	42a3      	cmp	r3, r4
 800f5b6:	dc03      	bgt.n	800f5c0 <prints+0x34>
		{
			apBuf->flags.width = 0;
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	615a      	str	r2, [r3, #20]
 800f5be:	e004      	b.n	800f5ca <prints+0x3e>
		}
		else
		{
			apBuf->flags.width -= len;
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	695b      	ldr	r3, [r3, #20]
 800f5c4:	1b1a      	subs	r2, r3, r4
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	615a      	str	r2, [r3, #20]
		}

		if( apBuf->flags.pad & PAD_ZERO )
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	7f1b      	ldrb	r3, [r3, #28]
 800f5ce:	f003 0302 	and.w	r3, r3, #2
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d000      	beq.n	800f5d8 <prints+0x4c>
		{
			padchar = '0';
 800f5d6:	2630      	movs	r6, #48	; 0x30
		}
	}
	if( ( apBuf->flags.pad & PAD_RIGHT ) == 0 )
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	7f1b      	ldrb	r3, [r3, #28]
 800f5dc:	f003 0301 	and.w	r3, r3, #1
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d112      	bne.n	800f60a <prints+0x7e>
	{
		for( ; apBuf->flags.width > 0; --apBuf->flags.width )
 800f5e4:	e00d      	b.n	800f602 <prints+0x76>
		{
			if( strbuf_printchar( apBuf, padchar ) == 0 )
 800f5e6:	6878      	ldr	r0, [r7, #4]
 800f5e8:	4631      	mov	r1, r6
 800f5ea:	f7ff ff49 	bl	800f480 <strbuf_printchar>
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d101      	bne.n	800f5f8 <prints+0x6c>
			{
				return pdFALSE;
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	e062      	b.n	800f6be <prints+0x132>
			padchar = '0';
		}
	}
	if( ( apBuf->flags.pad & PAD_RIGHT ) == 0 )
	{
		for( ; apBuf->flags.width > 0; --apBuf->flags.width )
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	695b      	ldr	r3, [r3, #20]
 800f5fc:	1e5a      	subs	r2, r3, #1
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	615a      	str	r2, [r3, #20]
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	695b      	ldr	r3, [r3, #20]
 800f606:	2b00      	cmp	r3, #0
 800f608:	dced      	bgt.n	800f5e6 <prints+0x5a>
			{
				return pdFALSE;
			}
		}
	}
	if( ( apBuf->flags.isNumber == pdTRUE ) && ( apBuf->flags.pad == pdTRUE ) )
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	7f9b      	ldrb	r3, [r3, #30]
 800f60e:	f003 0302 	and.w	r3, r3, #2
 800f612:	b2db      	uxtb	r3, r3
 800f614:	2b00      	cmp	r3, #0
 800f616:	d022      	beq.n	800f65e <prints+0xd2>
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	7f1b      	ldrb	r3, [r3, #28]
 800f61c:	2b01      	cmp	r3, #1
 800f61e:	d11e      	bne.n	800f65e <prints+0xd2>
		/* The string to print represents an integer number.
		 * In this case, printLimit is the min number of digits to print
		 * If the length of the number to print is less than the min nb of i
		 * digits to display, we add 0 before printing the number
		 */
		len = strlen( apString );
 800f620:	6838      	ldr	r0, [r7, #0]
 800f622:	f004 fd2f 	bl	8014084 <strlen>
 800f626:	4603      	mov	r3, r0
 800f628:	60bb      	str	r3, [r7, #8]

		if( len < apBuf->flags.printLimit )
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	699a      	ldr	r2, [r3, #24]
 800f62e:	68bb      	ldr	r3, [r7, #8]
 800f630:	429a      	cmp	r2, r3
 800f632:	dd14      	ble.n	800f65e <prints+0xd2>
		{
			i = apBuf->flags.printLimit - len;
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	699a      	ldr	r2, [r3, #24]
 800f638:	68bb      	ldr	r3, [r7, #8]
 800f63a:	1ad3      	subs	r3, r2, r3
 800f63c:	60fb      	str	r3, [r7, #12]
			for( ; i; i-- )
 800f63e:	e00b      	b.n	800f658 <prints+0xcc>
			{
				if( strbuf_printchar( apBuf, '0' )  == 0 )
 800f640:	6878      	ldr	r0, [r7, #4]
 800f642:	2130      	movs	r1, #48	; 0x30
 800f644:	f7ff ff1c 	bl	800f480 <strbuf_printchar>
 800f648:	4603      	mov	r3, r0
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d101      	bne.n	800f652 <prints+0xc6>
				{
					return pdFALSE;
 800f64e:	2300      	movs	r3, #0
 800f650:	e035      	b.n	800f6be <prints+0x132>
		len = strlen( apString );

		if( len < apBuf->flags.printLimit )
		{
			i = apBuf->flags.printLimit - len;
			for( ; i; i-- )
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	3b01      	subs	r3, #1
 800f656:	60fb      	str	r3, [r7, #12]
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d1f0      	bne.n	800f640 <prints+0xb4>
		}
	}
	/* The string to print is not the result of a number conversion to ascii.
	 * For a string, printLimit is the max number of characters to display
	 */
	for( ; apBuf->flags.printLimit && *apString ; ++apString, --apBuf->flags.printLimit )
 800f65e:	e012      	b.n	800f686 <prints+0xfa>
	{
		if( !strbuf_printchar( apBuf, *apString ) )
 800f660:	683b      	ldr	r3, [r7, #0]
 800f662:	781b      	ldrb	r3, [r3, #0]
 800f664:	6878      	ldr	r0, [r7, #4]
 800f666:	4619      	mov	r1, r3
 800f668:	f7ff ff0a 	bl	800f480 <strbuf_printchar>
 800f66c:	4603      	mov	r3, r0
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d101      	bne.n	800f676 <prints+0xea>
		{
			return pdFALSE;
 800f672:	2300      	movs	r3, #0
 800f674:	e023      	b.n	800f6be <prints+0x132>
		}
	}
	/* The string to print is not the result of a number conversion to ascii.
	 * For a string, printLimit is the max number of characters to display
	 */
	for( ; apBuf->flags.printLimit && *apString ; ++apString, --apBuf->flags.printLimit )
 800f676:	683b      	ldr	r3, [r7, #0]
 800f678:	3301      	adds	r3, #1
 800f67a:	603b      	str	r3, [r7, #0]
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	699b      	ldr	r3, [r3, #24]
 800f680:	1e5a      	subs	r2, r3, #1
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	619a      	str	r2, [r3, #24]
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	699b      	ldr	r3, [r3, #24]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d003      	beq.n	800f696 <prints+0x10a>
 800f68e:	683b      	ldr	r3, [r7, #0]
 800f690:	781b      	ldrb	r3, [r3, #0]
 800f692:	2b00      	cmp	r3, #0
 800f694:	d1e4      	bne.n	800f660 <prints+0xd4>
		{
			return pdFALSE;
		}
	}

	for( ; apBuf->flags.width > 0; --apBuf->flags.width )
 800f696:	e00d      	b.n	800f6b4 <prints+0x128>
	{
		if( !strbuf_printchar( apBuf, padchar ) )
 800f698:	6878      	ldr	r0, [r7, #4]
 800f69a:	4631      	mov	r1, r6
 800f69c:	f7ff fef0 	bl	800f480 <strbuf_printchar>
 800f6a0:	4603      	mov	r3, r0
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d101      	bne.n	800f6aa <prints+0x11e>
		{
			return pdFALSE;
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	e009      	b.n	800f6be <prints+0x132>
		{
			return pdFALSE;
		}
	}

	for( ; apBuf->flags.width > 0; --apBuf->flags.width )
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	695b      	ldr	r3, [r3, #20]
 800f6ae:	1e5a      	subs	r2, r3, #1
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	615a      	str	r2, [r3, #20]
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	695b      	ldr	r3, [r3, #20]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	dced      	bgt.n	800f698 <prints+0x10c>
		{
			return pdFALSE;
		}
	}

	return pdTRUE;
 800f6bc:	2301      	movs	r3, #1
}
 800f6be:	4618      	mov	r0, r3
 800f6c0:	3714      	adds	r7, #20
 800f6c2:	46bd      	mov	sp, r7
 800f6c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f6c6:	bf00      	nop

0800f6c8 <printi>:
}
#endif	/* SPRINTF_LONG_LONG */
/*-----------------------------------------------------------*/

static BaseType_t printi( struct SStringBuf *apBuf, int i )
{
 800f6c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f6cc:	b087      	sub	sp, #28
 800f6ce:	af00      	add	r7, sp, #0
 800f6d0:	6078      	str	r0, [r7, #4]
 800f6d2:	6039      	str	r1, [r7, #0]
	char print_buf[ PRINT_BUF_LEN ];
	register char *s;
	register int t, neg = 0;
 800f6d4:	f04f 0900 	mov.w	r9, #0
	register unsigned int u = i;
 800f6d8:	683d      	ldr	r5, [r7, #0]
	register unsigned base = apBuf->flags.base;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	691b      	ldr	r3, [r3, #16]
 800f6de:	461e      	mov	r6, r3

	apBuf->flags.isNumber = pdTRUE;	/* Parameter for prints */
 800f6e0:	687a      	ldr	r2, [r7, #4]
 800f6e2:	7f93      	ldrb	r3, [r2, #30]
 800f6e4:	f043 0302 	orr.w	r3, r3, #2
 800f6e8:	7793      	strb	r3, [r2, #30]

	if( i == 0 )
 800f6ea:	683b      	ldr	r3, [r7, #0]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d10b      	bne.n	800f708 <printi+0x40>
	{
		print_buf[ 0 ] = '0';
 800f6f0:	2330      	movs	r3, #48	; 0x30
 800f6f2:	733b      	strb	r3, [r7, #12]
		print_buf[ 1 ] = '\0';
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	737b      	strb	r3, [r7, #13]
		return prints( apBuf, print_buf );
 800f6f8:	f107 030c 	add.w	r3, r7, #12
 800f6fc:	6878      	ldr	r0, [r7, #4]
 800f6fe:	4619      	mov	r1, r3
 800f700:	f7ff ff44 	bl	800f58c <prints>
 800f704:	4603      	mov	r3, r0
 800f706:	e065      	b.n	800f7d4 <printi+0x10c>
	}

	if( ( apBuf->flags.isSigned == pdTRUE ) && ( base == 10 ) && ( i < 0 ) )
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	7f9b      	ldrb	r3, [r3, #30]
 800f70c:	f003 0301 	and.w	r3, r3, #1
 800f710:	b2db      	uxtb	r3, r3
 800f712:	2b00      	cmp	r3, #0
 800f714:	d009      	beq.n	800f72a <printi+0x62>
 800f716:	2e0a      	cmp	r6, #10
 800f718:	d107      	bne.n	800f72a <printi+0x62>
 800f71a:	683b      	ldr	r3, [r7, #0]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	da04      	bge.n	800f72a <printi+0x62>
	{
		neg = 1;
 800f720:	f04f 0901 	mov.w	r9, #1
		u = -i;
 800f724:	683b      	ldr	r3, [r7, #0]
 800f726:	425b      	negs	r3, r3
 800f728:	461d      	mov	r5, r3
	}

	s = print_buf + sizeof( print_buf ) - 1;
 800f72a:	f107 040c 	add.w	r4, r7, #12
 800f72e:	340b      	adds	r4, #11

	*s = '\0';
 800f730:	2300      	movs	r3, #0
 800f732:	7023      	strb	r3, [r4, #0]
	switch( base )
 800f734:	2e0a      	cmp	r6, #10
 800f736:	d026      	beq.n	800f786 <printi+0xbe>
 800f738:	2e10      	cmp	r6, #16
 800f73a:	d013      	beq.n	800f764 <printi+0x9c>
 800f73c:	2e08      	cmp	r6, #8
 800f73e:	d022      	beq.n	800f786 <printi+0xbe>
 800f740:	e024      	b.n	800f78c <printi+0xc4>
	{
	case 16:
		while( u != 0 )
		{
			t = u & 0xF;
 800f742:	462b      	mov	r3, r5
 800f744:	f003 080f 	and.w	r8, r3, #15
			if( t >= 10 )
 800f748:	f1b8 0f09 	cmp.w	r8, #9
 800f74c:	dd03      	ble.n	800f756 <printi+0x8e>
			{
				t += apBuf->flags.letBase - '0' - 10;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	7f5b      	ldrb	r3, [r3, #29]
 800f752:	3b3a      	subs	r3, #58	; 0x3a
 800f754:	4498      	add	r8, r3
			}
			*( --s ) = t + '0';
 800f756:	3c01      	subs	r4, #1
 800f758:	fa5f f388 	uxtb.w	r3, r8
 800f75c:	3330      	adds	r3, #48	; 0x30
 800f75e:	b2db      	uxtb	r3, r3
 800f760:	7023      	strb	r3, [r4, #0]
			u >>= 4;
 800f762:	092d      	lsrs	r5, r5, #4

	*s = '\0';
	switch( base )
	{
	case 16:
		while( u != 0 )
 800f764:	2d00      	cmp	r5, #0
 800f766:	d1ec      	bne.n	800f742 <printi+0x7a>
				t += apBuf->flags.letBase - '0' - 10;
			}
			*( --s ) = t + '0';
			u >>= 4;
		}
		break;
 800f768:	e010      	b.n	800f78c <printi+0xc4>
	case 8:
	case 10:
		/* GCC compiles very efficient */
		while( u )
		{
			t = u % base;
 800f76a:	fbb5 f3f6 	udiv	r3, r5, r6
 800f76e:	fb06 f303 	mul.w	r3, r6, r3
 800f772:	1aeb      	subs	r3, r5, r3
 800f774:	4698      	mov	r8, r3
			*( --s ) = t + '0';
 800f776:	3c01      	subs	r4, #1
 800f778:	fa5f f388 	uxtb.w	r3, r8
 800f77c:	3330      	adds	r3, #48	; 0x30
 800f77e:	b2db      	uxtb	r3, r3
 800f780:	7023      	strb	r3, [r4, #0]
			u /= base;
 800f782:	fbb5 f5f6 	udiv	r5, r5, r6
		break;

	case 8:
	case 10:
		/* GCC compiles very efficient */
		while( u )
 800f786:	2d00      	cmp	r5, #0
 800f788:	d1ef      	bne.n	800f76a <printi+0xa2>
		{
			t = u % base;
			*( --s ) = t + '0';
			u /= base;
		}
		break;
 800f78a:	bf00      	nop
		}
		break;
*/
	}

	if( neg != 0 )
 800f78c:	f1b9 0f00 	cmp.w	r9, #0
 800f790:	d01b      	beq.n	800f7ca <printi+0x102>
	{
		if( apBuf->flags.width && (apBuf->flags.pad & PAD_ZERO ) )
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	695b      	ldr	r3, [r3, #20]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d014      	beq.n	800f7c4 <printi+0xfc>
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	7f1b      	ldrb	r3, [r3, #28]
 800f79e:	f003 0302 	and.w	r3, r3, #2
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d00e      	beq.n	800f7c4 <printi+0xfc>
		{
			if( strbuf_printchar( apBuf, '-' ) == 0 )
 800f7a6:	6878      	ldr	r0, [r7, #4]
 800f7a8:	212d      	movs	r1, #45	; 0x2d
 800f7aa:	f7ff fe69 	bl	800f480 <strbuf_printchar>
 800f7ae:	4603      	mov	r3, r0
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d101      	bne.n	800f7b8 <printi+0xf0>
			{
				return pdFALSE;
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	e00d      	b.n	800f7d4 <printi+0x10c>
			}
			--apBuf->flags.width;
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	695b      	ldr	r3, [r3, #20]
 800f7bc:	1e5a      	subs	r2, r3, #1
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	615a      	str	r2, [r3, #20]
 800f7c2:	e002      	b.n	800f7ca <printi+0x102>
		}
		else
		{
			*( --s ) = '-';
 800f7c4:	3c01      	subs	r4, #1
 800f7c6:	232d      	movs	r3, #45	; 0x2d
 800f7c8:	7023      	strb	r3, [r4, #0]
		}
	}

	return prints( apBuf, s );
 800f7ca:	6878      	ldr	r0, [r7, #4]
 800f7cc:	4621      	mov	r1, r4
 800f7ce:	f7ff fedd 	bl	800f58c <prints>
 800f7d2:	4603      	mov	r3, r0
}
 800f7d4:	4618      	mov	r0, r3
 800f7d6:	371c      	adds	r7, #28
 800f7d8:	46bd      	mov	sp, r7
 800f7da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f7de:	bf00      	nop

0800f7e0 <printIp>:
/*-----------------------------------------------------------*/

static BaseType_t printIp(struct SStringBuf *apBuf, unsigned i )
{
 800f7e0:	b5b0      	push	{r4, r5, r7, lr}
 800f7e2:	b088      	sub	sp, #32
 800f7e4:	af02      	add	r7, sp, #8
 800f7e6:	6078      	str	r0, [r7, #4]
 800f7e8:	6039      	str	r1, [r7, #0]
	char print_buf[16];

	sprintf( print_buf, "%u.%u.%u.%u",
 800f7ea:	683b      	ldr	r3, [r7, #0]
 800f7ec:	0e1d      	lsrs	r5, r3, #24
		i >> 24,
		( i >> 16 ) & 0xff,
 800f7ee:	683b      	ldr	r3, [r7, #0]
 800f7f0:	0c1b      	lsrs	r3, r3, #16

static BaseType_t printIp(struct SStringBuf *apBuf, unsigned i )
{
	char print_buf[16];

	sprintf( print_buf, "%u.%u.%u.%u",
 800f7f2:	b2dc      	uxtb	r4, r3
		i >> 24,
		( i >> 16 ) & 0xff,
		( i >> 8 ) & 0xff,
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	0a1b      	lsrs	r3, r3, #8

static BaseType_t printIp(struct SStringBuf *apBuf, unsigned i )
{
	char print_buf[16];

	sprintf( print_buf, "%u.%u.%u.%u",
 800f7f8:	b2da      	uxtb	r2, r3
 800f7fa:	683b      	ldr	r3, [r7, #0]
 800f7fc:	b2db      	uxtb	r3, r3
 800f7fe:	f107 0108 	add.w	r1, r7, #8
 800f802:	9200      	str	r2, [sp, #0]
 800f804:	9301      	str	r3, [sp, #4]
 800f806:	4608      	mov	r0, r1
 800f808:	490a      	ldr	r1, [pc, #40]	; (800f834 <printIp+0x54>)
 800f80a:	462a      	mov	r2, r5
 800f80c:	4623      	mov	r3, r4
 800f80e:	f000 f9c5 	bl	800fb9c <sprintf>
		i >> 24,
		( i >> 16 ) & 0xff,
		( i >> 8 ) & 0xff,
		i & 0xff );
	apBuf->flags.isNumber = pdTRUE;	/* Parameter for prints */
 800f812:	687a      	ldr	r2, [r7, #4]
 800f814:	7f93      	ldrb	r3, [r2, #30]
 800f816:	f043 0302 	orr.w	r3, r3, #2
 800f81a:	7793      	strb	r3, [r2, #30]
	prints( apBuf, print_buf );
 800f81c:	f107 0308 	add.w	r3, r7, #8
 800f820:	6878      	ldr	r0, [r7, #4]
 800f822:	4619      	mov	r1, r3
 800f824:	f7ff feb2 	bl	800f58c <prints>

	return pdTRUE;
 800f828:	2301      	movs	r3, #1
}
 800f82a:	4618      	mov	r0, r3
 800f82c:	3718      	adds	r7, #24
 800f82e:	46bd      	mov	sp, r7
 800f830:	bdb0      	pop	{r4, r5, r7, pc}
 800f832:	bf00      	nop
 800f834:	080144bc 	.word	0x080144bc

0800f838 <tiny_print>:
/*-----------------------------------------------------------*/

static void tiny_print( struct SStringBuf *apBuf, const char *format, va_list args )
{
 800f838:	b590      	push	{r4, r7, lr}
 800f83a:	b087      	sub	sp, #28
 800f83c:	af00      	add	r7, sp, #0
 800f83e:	60f8      	str	r0, [r7, #12]
 800f840:	60b9      	str	r1, [r7, #8]
 800f842:	607a      	str	r2, [r7, #4]
	char scr[2];

	for( ; ; )
	{
		int ch = *( format++ );
 800f844:	68bb      	ldr	r3, [r7, #8]
 800f846:	1c5a      	adds	r2, r3, #1
 800f848:	60ba      	str	r2, [r7, #8]
 800f84a:	781b      	ldrb	r3, [r3, #0]
 800f84c:	617b      	str	r3, [r7, #20]

		if( ch != '%' )
 800f84e:	697b      	ldr	r3, [r7, #20]
 800f850:	2b25      	cmp	r3, #37	; 0x25
 800f852:	d00f      	beq.n	800f874 <tiny_print+0x3c>
		{
			do
			{
				/* Put the most like flow in a small loop */
				if( strbuf_printchar_inline( apBuf, ch ) == 0 )
 800f854:	68f8      	ldr	r0, [r7, #12]
 800f856:	6979      	ldr	r1, [r7, #20]
 800f858:	f7ff fe50 	bl	800f4fc <strbuf_printchar_inline>
 800f85c:	4603      	mov	r3, r0
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d100      	bne.n	800f864 <tiny_print+0x2c>
				{
					return;
 800f862:	e156      	b.n	800fb12 <tiny_print+0x2da>
				}
				ch = *( format++ );
 800f864:	68bb      	ldr	r3, [r7, #8]
 800f866:	1c5a      	adds	r2, r3, #1
 800f868:	60ba      	str	r2, [r7, #8]
 800f86a:	781b      	ldrb	r3, [r3, #0]
 800f86c:	617b      	str	r3, [r7, #20]
			} while( ch != '%' );
 800f86e:	697b      	ldr	r3, [r7, #20]
 800f870:	2b25      	cmp	r3, #37	; 0x25
 800f872:	d1ef      	bne.n	800f854 <tiny_print+0x1c>
		}
		ch = *( format++ );
 800f874:	68bb      	ldr	r3, [r7, #8]
 800f876:	1c5a      	adds	r2, r3, #1
 800f878:	60ba      	str	r2, [r7, #8]
 800f87a:	781b      	ldrb	r3, [r3, #0]
 800f87c:	617b      	str	r3, [r7, #20]
		/* Now ch has character after '%', format pointing to next */

		if( ch == '\0' )
 800f87e:	697b      	ldr	r3, [r7, #20]
 800f880:	2b00      	cmp	r3, #0
 800f882:	d100      	bne.n	800f886 <tiny_print+0x4e>
		{
			break;
 800f884:	e141      	b.n	800fb0a <tiny_print+0x2d2>
		}
		if( ch == '%' )
 800f886:	697b      	ldr	r3, [r7, #20]
 800f888:	2b25      	cmp	r3, #37	; 0x25
 800f88a:	d108      	bne.n	800f89e <tiny_print+0x66>
		{
			if( strbuf_printchar( apBuf, ch ) == 0 )
 800f88c:	68f8      	ldr	r0, [r7, #12]
 800f88e:	6979      	ldr	r1, [r7, #20]
 800f890:	f7ff fdf6 	bl	800f480 <strbuf_printchar>
 800f894:	4603      	mov	r3, r0
 800f896:	2b00      	cmp	r3, #0
 800f898:	d100      	bne.n	800f89c <tiny_print+0x64>
			{
				return;
 800f89a:	e13a      	b.n	800fb12 <tiny_print+0x2da>
			}
			continue;
 800f89c:	e134      	b.n	800fb08 <tiny_print+0x2d0>
		}
		memset( &apBuf->flags, '\0', sizeof( apBuf->flags ) );
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	3310      	adds	r3, #16
 800f8a2:	4618      	mov	r0, r3
 800f8a4:	2100      	movs	r1, #0
 800f8a6:	2210      	movs	r2, #16
 800f8a8:	f001 fd22 	bl	80112f0 <memset>

		if( ch == '-' )
 800f8ac:	697b      	ldr	r3, [r7, #20]
 800f8ae:	2b2d      	cmp	r3, #45	; 0x2d
 800f8b0:	d107      	bne.n	800f8c2 <tiny_print+0x8a>
		{
			ch = *( format++ );
 800f8b2:	68bb      	ldr	r3, [r7, #8]
 800f8b4:	1c5a      	adds	r2, r3, #1
 800f8b6:	60ba      	str	r2, [r7, #8]
 800f8b8:	781b      	ldrb	r3, [r3, #0]
 800f8ba:	617b      	str	r3, [r7, #20]
			apBuf->flags.pad = PAD_RIGHT;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	2201      	movs	r2, #1
 800f8c0:	771a      	strb	r2, [r3, #28]
		}
		while( ch == '0' )
 800f8c2:	e00b      	b.n	800f8dc <tiny_print+0xa4>
		{
			ch = *( format++ );
 800f8c4:	68bb      	ldr	r3, [r7, #8]
 800f8c6:	1c5a      	adds	r2, r3, #1
 800f8c8:	60ba      	str	r2, [r7, #8]
 800f8ca:	781b      	ldrb	r3, [r3, #0]
 800f8cc:	617b      	str	r3, [r7, #20]
			apBuf->flags.pad |= PAD_ZERO;
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	7f1b      	ldrb	r3, [r3, #28]
 800f8d2:	f043 0302 	orr.w	r3, r3, #2
 800f8d6:	b2da      	uxtb	r2, r3
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	771a      	strb	r2, [r3, #28]
		if( ch == '-' )
		{
			ch = *( format++ );
			apBuf->flags.pad = PAD_RIGHT;
		}
		while( ch == '0' )
 800f8dc:	697b      	ldr	r3, [r7, #20]
 800f8de:	2b30      	cmp	r3, #48	; 0x30
 800f8e0:	d0f0      	beq.n	800f8c4 <tiny_print+0x8c>
		{
			ch = *( format++ );
			apBuf->flags.pad |= PAD_ZERO;
		}
		if( ch == '*' )
 800f8e2:	697b      	ldr	r3, [r7, #20]
 800f8e4:	2b2a      	cmp	r3, #42	; 0x2a
 800f8e6:	d10b      	bne.n	800f900 <tiny_print+0xc8>
		{
			ch = *( format++ );
 800f8e8:	68bb      	ldr	r3, [r7, #8]
 800f8ea:	1c5a      	adds	r2, r3, #1
 800f8ec:	60ba      	str	r2, [r7, #8]
 800f8ee:	781b      	ldrb	r3, [r3, #0]
 800f8f0:	617b      	str	r3, [r7, #20]
			apBuf->flags.width = va_arg( args, int );
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	1d1a      	adds	r2, r3, #4
 800f8f6:	607a      	str	r2, [r7, #4]
 800f8f8:	681a      	ldr	r2, [r3, #0]
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	615a      	str	r2, [r3, #20]
 800f8fe:	e01b      	b.n	800f938 <tiny_print+0x100>
		}
		else
		{
			while( ch >= '0' && ch <= '9' )
 800f900:	e014      	b.n	800f92c <tiny_print+0xf4>
			{
				apBuf->flags.width *= 10;
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	695a      	ldr	r2, [r3, #20]
 800f906:	4613      	mov	r3, r2
 800f908:	009b      	lsls	r3, r3, #2
 800f90a:	4413      	add	r3, r2
 800f90c:	005b      	lsls	r3, r3, #1
 800f90e:	461a      	mov	r2, r3
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	615a      	str	r2, [r3, #20]
				apBuf->flags.width += ch - '0';
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	695a      	ldr	r2, [r3, #20]
 800f918:	697b      	ldr	r3, [r7, #20]
 800f91a:	3b30      	subs	r3, #48	; 0x30
 800f91c:	441a      	add	r2, r3
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	615a      	str	r2, [r3, #20]
				ch = *( format++ );
 800f922:	68bb      	ldr	r3, [r7, #8]
 800f924:	1c5a      	adds	r2, r3, #1
 800f926:	60ba      	str	r2, [r7, #8]
 800f928:	781b      	ldrb	r3, [r3, #0]
 800f92a:	617b      	str	r3, [r7, #20]
			ch = *( format++ );
			apBuf->flags.width = va_arg( args, int );
		}
		else
		{
			while( ch >= '0' && ch <= '9' )
 800f92c:	697b      	ldr	r3, [r7, #20]
 800f92e:	2b2f      	cmp	r3, #47	; 0x2f
 800f930:	dd02      	ble.n	800f938 <tiny_print+0x100>
 800f932:	697b      	ldr	r3, [r7, #20]
 800f934:	2b39      	cmp	r3, #57	; 0x39
 800f936:	dde4      	ble.n	800f902 <tiny_print+0xca>
				apBuf->flags.width *= 10;
				apBuf->flags.width += ch - '0';
				ch = *( format++ );
			}
		}
		if( ch == '.' )
 800f938:	697b      	ldr	r3, [r7, #20]
 800f93a:	2b2e      	cmp	r3, #46	; 0x2e
 800f93c:	d12f      	bne.n	800f99e <tiny_print+0x166>
		{
			ch = *( format++ );
 800f93e:	68bb      	ldr	r3, [r7, #8]
 800f940:	1c5a      	adds	r2, r3, #1
 800f942:	60ba      	str	r2, [r7, #8]
 800f944:	781b      	ldrb	r3, [r3, #0]
 800f946:	617b      	str	r3, [r7, #20]
			if( ch == '*' )
 800f948:	697b      	ldr	r3, [r7, #20]
 800f94a:	2b2a      	cmp	r3, #42	; 0x2a
 800f94c:	d10b      	bne.n	800f966 <tiny_print+0x12e>
			{
				apBuf->flags.printLimit = va_arg( args, int );
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	1d1a      	adds	r2, r3, #4
 800f952:	607a      	str	r2, [r7, #4]
 800f954:	681a      	ldr	r2, [r3, #0]
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	619a      	str	r2, [r3, #24]
				ch = *( format++ );
 800f95a:	68bb      	ldr	r3, [r7, #8]
 800f95c:	1c5a      	adds	r2, r3, #1
 800f95e:	60ba      	str	r2, [r7, #8]
 800f960:	781b      	ldrb	r3, [r3, #0]
 800f962:	617b      	str	r3, [r7, #20]
 800f964:	e01b      	b.n	800f99e <tiny_print+0x166>
			}
			else
			{
				while( ch >= '0' && ch <= '9' )
 800f966:	e014      	b.n	800f992 <tiny_print+0x15a>
				{
					apBuf->flags.printLimit *= 10;
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	699a      	ldr	r2, [r3, #24]
 800f96c:	4613      	mov	r3, r2
 800f96e:	009b      	lsls	r3, r3, #2
 800f970:	4413      	add	r3, r2
 800f972:	005b      	lsls	r3, r3, #1
 800f974:	461a      	mov	r2, r3
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	619a      	str	r2, [r3, #24]
					apBuf->flags.printLimit += ch - '0';
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	699a      	ldr	r2, [r3, #24]
 800f97e:	697b      	ldr	r3, [r7, #20]
 800f980:	3b30      	subs	r3, #48	; 0x30
 800f982:	441a      	add	r2, r3
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	619a      	str	r2, [r3, #24]
					ch = *( format++ );
 800f988:	68bb      	ldr	r3, [r7, #8]
 800f98a:	1c5a      	adds	r2, r3, #1
 800f98c:	60ba      	str	r2, [r7, #8]
 800f98e:	781b      	ldrb	r3, [r3, #0]
 800f990:	617b      	str	r3, [r7, #20]
				apBuf->flags.printLimit = va_arg( args, int );
				ch = *( format++ );
			}
			else
			{
				while( ch >= '0' && ch <= '9' )
 800f992:	697b      	ldr	r3, [r7, #20]
 800f994:	2b2f      	cmp	r3, #47	; 0x2f
 800f996:	dd02      	ble.n	800f99e <tiny_print+0x166>
 800f998:	697b      	ldr	r3, [r7, #20]
 800f99a:	2b39      	cmp	r3, #57	; 0x39
 800f99c:	dde4      	ble.n	800f968 <tiny_print+0x130>
					apBuf->flags.printLimit += ch - '0';
					ch = *( format++ );
				}
			}
		}
		if( apBuf->flags.printLimit == 0 )
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	699b      	ldr	r3, [r3, #24]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d104      	bne.n	800f9b0 <tiny_print+0x178>
		{
			apBuf->flags.printLimit--;  /* -1: make it unlimited */
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	699b      	ldr	r3, [r3, #24]
 800f9aa:	1e5a      	subs	r2, r3, #1
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	619a      	str	r2, [r3, #24]
		}
		if( ch == 's' )
 800f9b0:	697b      	ldr	r3, [r7, #20]
 800f9b2:	2b73      	cmp	r3, #115	; 0x73
 800f9b4:	d112      	bne.n	800f9dc <tiny_print+0x1a4>
		{
			register char *s = ( char * )va_arg( args, int );
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	1d1a      	adds	r2, r3, #4
 800f9ba:	607a      	str	r2, [r7, #4]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	461c      	mov	r4, r3
			if( prints( apBuf, s ? s : "(null)" ) == 0 )
 800f9c0:	2c00      	cmp	r4, #0
 800f9c2:	d001      	beq.n	800f9c8 <tiny_print+0x190>
 800f9c4:	4623      	mov	r3, r4
 800f9c6:	e000      	b.n	800f9ca <tiny_print+0x192>
 800f9c8:	4b53      	ldr	r3, [pc, #332]	; (800fb18 <tiny_print+0x2e0>)
 800f9ca:	68f8      	ldr	r0, [r7, #12]
 800f9cc:	4619      	mov	r1, r3
 800f9ce:	f7ff fddd 	bl	800f58c <prints>
 800f9d2:	4603      	mov	r3, r0
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d100      	bne.n	800f9da <tiny_print+0x1a2>
			{
				break;
 800f9d8:	e097      	b.n	800fb0a <tiny_print+0x2d2>
			}
			continue;
 800f9da:	e095      	b.n	800fb08 <tiny_print+0x2d0>
		}
		if( ch == 'c' )
 800f9dc:	697b      	ldr	r3, [r7, #20]
 800f9de:	2b63      	cmp	r3, #99	; 0x63
 800f9e0:	d10f      	bne.n	800fa02 <tiny_print+0x1ca>
		{
			/* char are converted to int then pushed on the stack */
			scr[0] = ( char ) va_arg( args, int );
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	1d1a      	adds	r2, r3, #4
 800f9e6:	607a      	str	r2, [r7, #4]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	b2db      	uxtb	r3, r3
 800f9ec:	743b      	strb	r3, [r7, #16]

			if( strbuf_printchar( apBuf, scr[0] )  == 0 )
 800f9ee:	7c3b      	ldrb	r3, [r7, #16]
 800f9f0:	68f8      	ldr	r0, [r7, #12]
 800f9f2:	4619      	mov	r1, r3
 800f9f4:	f7ff fd44 	bl	800f480 <strbuf_printchar>
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d100      	bne.n	800fa00 <tiny_print+0x1c8>
			{
				return;
 800f9fe:	e088      	b.n	800fb12 <tiny_print+0x2da>
			}

			continue;
 800fa00:	e082      	b.n	800fb08 <tiny_print+0x2d0>
		}
		if( ch == 'l' )
 800fa02:	697b      	ldr	r3, [r7, #20]
 800fa04:	2b6c      	cmp	r3, #108	; 0x6c
 800fa06:	d109      	bne.n	800fa1c <tiny_print+0x1e4>
		{
			ch = *( format++ );
 800fa08:	68bb      	ldr	r3, [r7, #8]
 800fa0a:	1c5a      	adds	r2, r3, #1
 800fa0c:	60ba      	str	r2, [r7, #8]
 800fa0e:	781b      	ldrb	r3, [r3, #0]
 800fa10:	617b      	str	r3, [r7, #20]
			apBuf->flags.long32 = 1;
 800fa12:	68fa      	ldr	r2, [r7, #12]
 800fa14:	7f93      	ldrb	r3, [r2, #30]
 800fa16:	f043 0304 	orr.w	r3, r3, #4
 800fa1a:	7793      	strb	r3, [r2, #30]
			/* Makes not difference as u32 == long */
		}
		if( ch == 'L' )
 800fa1c:	697b      	ldr	r3, [r7, #20]
 800fa1e:	2b4c      	cmp	r3, #76	; 0x4c
 800fa20:	d109      	bne.n	800fa36 <tiny_print+0x1fe>
		{
			ch = *( format++ );
 800fa22:	68bb      	ldr	r3, [r7, #8]
 800fa24:	1c5a      	adds	r2, r3, #1
 800fa26:	60ba      	str	r2, [r7, #8]
 800fa28:	781b      	ldrb	r3, [r3, #0]
 800fa2a:	617b      	str	r3, [r7, #20]
			apBuf->flags.long64 = 1;
 800fa2c:	68fa      	ldr	r2, [r7, #12]
 800fa2e:	7f93      	ldrb	r3, [r2, #30]
 800fa30:	f043 0308 	orr.w	r3, r3, #8
 800fa34:	7793      	strb	r3, [r2, #30]
			/* Does make a difference */
		}
		apBuf->flags.base = 10;
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	220a      	movs	r2, #10
 800fa3a:	611a      	str	r2, [r3, #16]
		apBuf->flags.letBase = 'a';
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	2261      	movs	r2, #97	; 0x61
 800fa40:	775a      	strb	r2, [r3, #29]

		if( ch == 'd' || ch == 'u' )
 800fa42:	697b      	ldr	r3, [r7, #20]
 800fa44:	2b64      	cmp	r3, #100	; 0x64
 800fa46:	d002      	beq.n	800fa4e <tiny_print+0x216>
 800fa48:	697b      	ldr	r3, [r7, #20]
 800fa4a:	2b75      	cmp	r3, #117	; 0x75
 800fa4c:	d117      	bne.n	800fa7e <tiny_print+0x246>
		{
			apBuf->flags.isSigned = ( ch == 'd' );
 800fa4e:	697b      	ldr	r3, [r7, #20]
 800fa50:	2b64      	cmp	r3, #100	; 0x64
 800fa52:	bf0c      	ite	eq
 800fa54:	2301      	moveq	r3, #1
 800fa56:	2300      	movne	r3, #0
 800fa58:	b2d9      	uxtb	r1, r3
 800fa5a:	68fa      	ldr	r2, [r7, #12]
 800fa5c:	7f93      	ldrb	r3, [r2, #30]
 800fa5e:	f361 0300 	bfi	r3, r1, #0, #1
 800fa62:	7793      	strb	r3, [r2, #30]
				{
					break;
				}
			} else
#endif	/* SPRINTF_LONG_LONG */
			if( printi( apBuf, va_arg( args, int ) ) == 0 )
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	1d1a      	adds	r2, r3, #4
 800fa68:	607a      	str	r2, [r7, #4]
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	68f8      	ldr	r0, [r7, #12]
 800fa6e:	4619      	mov	r1, r3
 800fa70:	f7ff fe2a 	bl	800f6c8 <printi>
 800fa74:	4603      	mov	r3, r0
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d100      	bne.n	800fa7c <tiny_print+0x244>
			{
				break;
 800fa7a:	e046      	b.n	800fb0a <tiny_print+0x2d2>
			}
			continue;
 800fa7c:	e044      	b.n	800fb08 <tiny_print+0x2d0>
		}

		apBuf->flags.base = 16;		/* From here all hexadecimal */
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	2210      	movs	r2, #16
 800fa82:	611a      	str	r2, [r3, #16]

		if( ch == 'x' && format[0] == 'i' && format[1] == 'p' )
 800fa84:	697b      	ldr	r3, [r7, #20]
 800fa86:	2b78      	cmp	r3, #120	; 0x78
 800fa88:	d118      	bne.n	800fabc <tiny_print+0x284>
 800fa8a:	68bb      	ldr	r3, [r7, #8]
 800fa8c:	781b      	ldrb	r3, [r3, #0]
 800fa8e:	2b69      	cmp	r3, #105	; 0x69
 800fa90:	d114      	bne.n	800fabc <tiny_print+0x284>
 800fa92:	68bb      	ldr	r3, [r7, #8]
 800fa94:	3301      	adds	r3, #1
 800fa96:	781b      	ldrb	r3, [r3, #0]
 800fa98:	2b70      	cmp	r3, #112	; 0x70
 800fa9a:	d10f      	bne.n	800fabc <tiny_print+0x284>
		{
			format += 2;	/* eat the "xi" of "xip" */
 800fa9c:	68bb      	ldr	r3, [r7, #8]
 800fa9e:	3302      	adds	r3, #2
 800faa0:	60bb      	str	r3, [r7, #8]
			/* Will use base 10 again */
			if( printIp( apBuf, va_arg( args, int ) ) == 0 )
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	1d1a      	adds	r2, r3, #4
 800faa6:	607a      	str	r2, [r7, #4]
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	68f8      	ldr	r0, [r7, #12]
 800faac:	4619      	mov	r1, r3
 800faae:	f7ff fe97 	bl	800f7e0 <printIp>
 800fab2:	4603      	mov	r3, r0
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d100      	bne.n	800faba <tiny_print+0x282>
			{
				break;
 800fab8:	e027      	b.n	800fb0a <tiny_print+0x2d2>
			}
			continue;
 800faba:	e025      	b.n	800fb08 <tiny_print+0x2d0>
		}
		if( ch == 'x' || ch == 'X' || ch == 'p' || ch == 'o' )
 800fabc:	697b      	ldr	r3, [r7, #20]
 800fabe:	2b78      	cmp	r3, #120	; 0x78
 800fac0:	d008      	beq.n	800fad4 <tiny_print+0x29c>
 800fac2:	697b      	ldr	r3, [r7, #20]
 800fac4:	2b58      	cmp	r3, #88	; 0x58
 800fac6:	d005      	beq.n	800fad4 <tiny_print+0x29c>
 800fac8:	697b      	ldr	r3, [r7, #20]
 800faca:	2b70      	cmp	r3, #112	; 0x70
 800facc:	d002      	beq.n	800fad4 <tiny_print+0x29c>
 800face:	697b      	ldr	r3, [r7, #20]
 800fad0:	2b6f      	cmp	r3, #111	; 0x6f
 800fad2:	d119      	bne.n	800fb08 <tiny_print+0x2d0>
		{
			if( ch == 'X' )
 800fad4:	697b      	ldr	r3, [r7, #20]
 800fad6:	2b58      	cmp	r3, #88	; 0x58
 800fad8:	d103      	bne.n	800fae2 <tiny_print+0x2aa>
			{
				apBuf->flags.letBase = 'A';
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	2241      	movs	r2, #65	; 0x41
 800fade:	775a      	strb	r2, [r3, #29]
 800fae0:	e005      	b.n	800faee <tiny_print+0x2b6>
			}
			else if( ch == 'o' )
 800fae2:	697b      	ldr	r3, [r7, #20]
 800fae4:	2b6f      	cmp	r3, #111	; 0x6f
 800fae6:	d102      	bne.n	800faee <tiny_print+0x2b6>
			{
				apBuf->flags.base = 8;
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	2208      	movs	r2, #8
 800faec:	611a      	str	r2, [r3, #16]
				{
					break;
				}
			} else
#endif	/* SPRINTF_LONG_LONG */
			if( printi( apBuf, va_arg( args, int ) ) == 0 )
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	1d1a      	adds	r2, r3, #4
 800faf2:	607a      	str	r2, [r7, #4]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	68f8      	ldr	r0, [r7, #12]
 800faf8:	4619      	mov	r1, r3
 800fafa:	f7ff fde5 	bl	800f6c8 <printi>
 800fafe:	4603      	mov	r3, r0
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d100      	bne.n	800fb06 <tiny_print+0x2ce>
			{
				break;
 800fb04:	e001      	b.n	800fb0a <tiny_print+0x2d2>
			}
			continue;
 800fb06:	bf00      	nop
		}
	}
 800fb08:	e69c      	b.n	800f844 <tiny_print+0xc>
	strbuf_printchar( apBuf, '\0' );
 800fb0a:	68f8      	ldr	r0, [r7, #12]
 800fb0c:	2100      	movs	r1, #0
 800fb0e:	f7ff fcb7 	bl	800f480 <strbuf_printchar>
}
 800fb12:	371c      	adds	r7, #28
 800fb14:	46bd      	mov	sp, r7
 800fb16:	bd90      	pop	{r4, r7, pc}
 800fb18:	080144c8 	.word	0x080144c8

0800fb1c <vsnprintf>:
	return strBuf.curLen;
}
/*-----------------------------------------------------------*/

int vsnprintf( char *apBuf, size_t aMaxLen, const char *apFmt, va_list args )
{
 800fb1c:	b580      	push	{r7, lr}
 800fb1e:	b08c      	sub	sp, #48	; 0x30
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	60f8      	str	r0, [r7, #12]
 800fb24:	60b9      	str	r1, [r7, #8]
 800fb26:	607a      	str	r2, [r7, #4]
 800fb28:	603b      	str	r3, [r7, #0]
	struct SStringBuf strBuf;
	strbuf_init( &strBuf, apBuf, ( const char* )apBuf + aMaxLen );
 800fb2a:	68fa      	ldr	r2, [r7, #12]
 800fb2c:	68bb      	ldr	r3, [r7, #8]
 800fb2e:	4413      	add	r3, r2
 800fb30:	f107 0210 	add.w	r2, r7, #16
 800fb34:	4610      	mov	r0, r2
 800fb36:	68f9      	ldr	r1, [r7, #12]
 800fb38:	461a      	mov	r2, r3
 800fb3a:	f7ff fc83 	bl	800f444 <strbuf_init>
	tiny_print( &strBuf, apFmt, args );
 800fb3e:	f107 0310 	add.w	r3, r7, #16
 800fb42:	4618      	mov	r0, r3
 800fb44:	6879      	ldr	r1, [r7, #4]
 800fb46:	683a      	ldr	r2, [r7, #0]
 800fb48:	f7ff fe76 	bl	800f838 <tiny_print>

	return strBuf.curLen;
 800fb4c:	69fb      	ldr	r3, [r7, #28]
}
 800fb4e:	4618      	mov	r0, r3
 800fb50:	3730      	adds	r7, #48	; 0x30
 800fb52:	46bd      	mov	sp, r7
 800fb54:	bd80      	pop	{r7, pc}
 800fb56:	bf00      	nop

0800fb58 <snprintf>:
/*-----------------------------------------------------------*/

int snprintf( char *apBuf, size_t aMaxLen, const char *apFmt, ... )
{
 800fb58:	b40c      	push	{r2, r3}
 800fb5a:	b580      	push	{r7, lr}
 800fb5c:	b08c      	sub	sp, #48	; 0x30
 800fb5e:	af00      	add	r7, sp, #0
 800fb60:	6078      	str	r0, [r7, #4]
 800fb62:	6039      	str	r1, [r7, #0]
	va_list args;

	va_start( args,  apFmt );
 800fb64:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800fb68:	62fb      	str	r3, [r7, #44]	; 0x2c
	struct SStringBuf strBuf;
	strbuf_init( &strBuf, apBuf, ( const char* )apBuf + aMaxLen );
 800fb6a:	687a      	ldr	r2, [r7, #4]
 800fb6c:	683b      	ldr	r3, [r7, #0]
 800fb6e:	4413      	add	r3, r2
 800fb70:	f107 020c 	add.w	r2, r7, #12
 800fb74:	4610      	mov	r0, r2
 800fb76:	6879      	ldr	r1, [r7, #4]
 800fb78:	461a      	mov	r2, r3
 800fb7a:	f7ff fc63 	bl	800f444 <strbuf_init>
	tiny_print( &strBuf, apFmt, args );
 800fb7e:	f107 030c 	add.w	r3, r7, #12
 800fb82:	4618      	mov	r0, r3
 800fb84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fb86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fb88:	f7ff fe56 	bl	800f838 <tiny_print>
	va_end( args );

	return strBuf.curLen;
 800fb8c:	69bb      	ldr	r3, [r7, #24]
}
 800fb8e:	4618      	mov	r0, r3
 800fb90:	3730      	adds	r7, #48	; 0x30
 800fb92:	46bd      	mov	sp, r7
 800fb94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fb98:	b002      	add	sp, #8
 800fb9a:	4770      	bx	lr

0800fb9c <sprintf>:
/*-----------------------------------------------------------*/

int sprintf( char *apBuf, const char *apFmt, ... )
{
 800fb9c:	b40e      	push	{r1, r2, r3}
 800fb9e:	b580      	push	{r7, lr}
 800fba0:	b08d      	sub	sp, #52	; 0x34
 800fba2:	af00      	add	r7, sp, #0
 800fba4:	6078      	str	r0, [r7, #4]
	va_list args;

	va_start( args,  apFmt );
 800fba6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800fbaa:	62fb      	str	r3, [r7, #44]	; 0x2c
	struct SStringBuf strBuf;
	strbuf_init( &strBuf, apBuf, ( const char * )apBuf + 1024 );
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800fbb2:	f107 020c 	add.w	r2, r7, #12
 800fbb6:	4610      	mov	r0, r2
 800fbb8:	6879      	ldr	r1, [r7, #4]
 800fbba:	461a      	mov	r2, r3
 800fbbc:	f7ff fc42 	bl	800f444 <strbuf_init>
	tiny_print( &strBuf, apFmt, args );
 800fbc0:	f107 030c 	add.w	r3, r7, #12
 800fbc4:	4618      	mov	r0, r3
 800fbc6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fbc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fbca:	f7ff fe35 	bl	800f838 <tiny_print>
	va_end( args );

	return strBuf.curLen;
 800fbce:	69bb      	ldr	r3, [r7, #24]
}
 800fbd0:	4618      	mov	r0, r3
 800fbd2:	3734      	adds	r7, #52	; 0x34
 800fbd4:	46bd      	mov	sp, r7
 800fbd6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fbda:	b003      	add	sp, #12
 800fbdc:	4770      	bx	lr
 800fbde:	bf00      	nop

0800fbe0 <uxStreamBufferSpace>:
}
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferSpace( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper );
static portINLINE size_t uxStreamBufferSpace( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper )
{
 800fbe0:	b480      	push	{r7}
 800fbe2:	b087      	sub	sp, #28
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	60f8      	str	r0, [r7, #12]
 800fbe8:	60b9      	str	r1, [r7, #8]
 800fbea:	607a      	str	r2, [r7, #4]
/* Returns the space between uxLower and uxUpper, which equals to the distance minus 1 */
size_t uxCount;

	uxCount = pxBuffer->LENGTH + uxUpper - uxLower - 1u;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	691a      	ldr	r2, [r3, #16]
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	441a      	add	r2, r3
 800fbf4:	68bb      	ldr	r3, [r7, #8]
 800fbf6:	1ad3      	subs	r3, r2, r3
 800fbf8:	3b01      	subs	r3, #1
 800fbfa:	617b      	str	r3, [r7, #20]
	if( uxCount >= pxBuffer->LENGTH )
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	691a      	ldr	r2, [r3, #16]
 800fc00:	697b      	ldr	r3, [r7, #20]
 800fc02:	429a      	cmp	r2, r3
 800fc04:	d804      	bhi.n	800fc10 <uxStreamBufferSpace+0x30>
	{
		uxCount -= pxBuffer->LENGTH;
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	691b      	ldr	r3, [r3, #16]
 800fc0a:	697a      	ldr	r2, [r7, #20]
 800fc0c:	1ad3      	subs	r3, r2, r3
 800fc0e:	617b      	str	r3, [r7, #20]
	}

	return uxCount;
 800fc10:	697b      	ldr	r3, [r7, #20]
}
 800fc12:	4618      	mov	r0, r3
 800fc14:	371c      	adds	r7, #28
 800fc16:	46bd      	mov	sp, r7
 800fc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc1c:	4770      	bx	lr
 800fc1e:	bf00      	nop

0800fc20 <uxStreamBufferDistance>:
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferDistance( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper );
static portINLINE size_t uxStreamBufferDistance( const StreamBuffer_t *pxBuffer, const size_t uxLower, const size_t uxUpper )
{
 800fc20:	b480      	push	{r7}
 800fc22:	b087      	sub	sp, #28
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	60f8      	str	r0, [r7, #12]
 800fc28:	60b9      	str	r1, [r7, #8]
 800fc2a:	607a      	str	r2, [r7, #4]
/* Returns the distance between uxLower and uxUpper */
size_t uxCount;

	uxCount = pxBuffer->LENGTH + uxUpper - uxLower;
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	691a      	ldr	r2, [r3, #16]
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	441a      	add	r2, r3
 800fc34:	68bb      	ldr	r3, [r7, #8]
 800fc36:	1ad3      	subs	r3, r2, r3
 800fc38:	617b      	str	r3, [r7, #20]
	if ( uxCount >= pxBuffer->LENGTH )
 800fc3a:	68fb      	ldr	r3, [r7, #12]
 800fc3c:	691a      	ldr	r2, [r3, #16]
 800fc3e:	697b      	ldr	r3, [r7, #20]
 800fc40:	429a      	cmp	r2, r3
 800fc42:	d804      	bhi.n	800fc4e <uxStreamBufferDistance+0x2e>
	{
		uxCount -= pxBuffer->LENGTH;
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	691b      	ldr	r3, [r3, #16]
 800fc48:	697a      	ldr	r2, [r7, #20]
 800fc4a:	1ad3      	subs	r3, r2, r3
 800fc4c:	617b      	str	r3, [r7, #20]
	}

	return uxCount;
 800fc4e:	697b      	ldr	r3, [r7, #20]
}
 800fc50:	4618      	mov	r0, r3
 800fc52:	371c      	adds	r7, #28
 800fc54:	46bd      	mov	sp, r7
 800fc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc5a:	4770      	bx	lr

0800fc5c <uxStreamBufferGetSpace>:
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferGetSpace( const StreamBuffer_t *pxBuffer );
static portINLINE size_t uxStreamBufferGetSpace( const StreamBuffer_t *pxBuffer )
{
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b084      	sub	sp, #16
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]
/* Returns the number of items which can still be added to uxHead
before hitting on uxTail */
size_t uxHead = pxBuffer->uxHead;
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	689b      	ldr	r3, [r3, #8]
 800fc68:	60fb      	str	r3, [r7, #12]
size_t uxTail = pxBuffer->uxTail;
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	60bb      	str	r3, [r7, #8]

	return uxStreamBufferSpace( pxBuffer, uxHead, uxTail );
 800fc70:	6878      	ldr	r0, [r7, #4]
 800fc72:	68f9      	ldr	r1, [r7, #12]
 800fc74:	68ba      	ldr	r2, [r7, #8]
 800fc76:	f7ff ffb3 	bl	800fbe0 <uxStreamBufferSpace>
 800fc7a:	4603      	mov	r3, r0
}
 800fc7c:	4618      	mov	r0, r3
 800fc7e:	3710      	adds	r7, #16
 800fc80:	46bd      	mov	sp, r7
 800fc82:	bd80      	pop	{r7, pc}

0800fc84 <uxStreamBufferGetSize>:
}
/*-----------------------------------------------------------*/

static portINLINE size_t uxStreamBufferGetSize( const StreamBuffer_t *pxBuffer );
static portINLINE size_t uxStreamBufferGetSize( const StreamBuffer_t *pxBuffer )
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b084      	sub	sp, #16
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	6078      	str	r0, [r7, #4]
/* Returns the number of items which can be read from uxTail
before reaching uxHead */
size_t uxHead = pxBuffer->uxHead;
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	689b      	ldr	r3, [r3, #8]
 800fc90:	60fb      	str	r3, [r7, #12]
size_t uxTail = pxBuffer->uxTail;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	60bb      	str	r3, [r7, #8]

	return uxStreamBufferDistance( pxBuffer, uxTail, uxHead );
 800fc98:	6878      	ldr	r0, [r7, #4]
 800fc9a:	68b9      	ldr	r1, [r7, #8]
 800fc9c:	68fa      	ldr	r2, [r7, #12]
 800fc9e:	f7ff ffbf 	bl	800fc20 <uxStreamBufferDistance>
 800fca2:	4603      	mov	r3, r0
}
 800fca4:	4618      	mov	r0, r3
 800fca6:	3710      	adds	r7, #16
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	bd80      	pop	{r7, pc}

0800fcac <prvInitialiseLogging>:
static xSocket_t xUDPLoggingSocket = FREERTOS_INVALID_SOCKET;

/*-----------------------------------------------------------*/

static BaseType_t prvInitialiseLogging( void )
{
 800fcac:	b580      	push	{r7, lr}
 800fcae:	b082      	sub	sp, #8
 800fcb0:	af00      	add	r7, sp, #0
size_t xSize;
static BaseType_t xLoggingInitialised = pdFALSE;

	if( xLoggingInitialised == pdFALSE )
 800fcb2:	4b15      	ldr	r3, [pc, #84]	; (800fd08 <prvInitialiseLogging+0x5c>)
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d120      	bne.n	800fcfc <prvInitialiseLogging+0x50>
	{
		/* Don't attempt to log unless the scheduler is running. */
		if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800fcba:	f7f7 f8cf 	bl	8006e5c <xTaskGetSchedulerState>
 800fcbe:	4603      	mov	r3, r0
 800fcc0:	2b02      	cmp	r3, #2
 800fcc2:	d11b      	bne.n	800fcfc <prvInitialiseLogging+0x50>
		{
			/* Create a stream buffer large enough for the maximum number of
			bytes + 1. */ /*_RB_ Why is the size of pxStreamBuffer->ucArray
			subtracted here? */
			xSize = sizeof( StreamBuffer_t ) - sizeof( pxStreamBuffer->ucArray ) + logMESSAGE_BUFFER_SIZE_BYTES + 1;
 800fcc4:	f640 73b5 	movw	r3, #4021	; 0xfb5
 800fcc8:	607b      	str	r3, [r7, #4]
			pxStreamBuffer = pvPortMalloc( xSize );
 800fcca:	6878      	ldr	r0, [r7, #4]
 800fccc:	f7f5 fa08 	bl	80050e0 <pvPortMalloc>
 800fcd0:	4602      	mov	r2, r0
 800fcd2:	4b0e      	ldr	r3, [pc, #56]	; (800fd0c <prvInitialiseLogging+0x60>)
 800fcd4:	601a      	str	r2, [r3, #0]

			if( pxStreamBuffer != NULL )
 800fcd6:	4b0d      	ldr	r3, [pc, #52]	; (800fd0c <prvInitialiseLogging+0x60>)
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d00e      	beq.n	800fcfc <prvInitialiseLogging+0x50>
			{
				memset( pxStreamBuffer, '\0', xSize );
 800fcde:	4b0b      	ldr	r3, [pc, #44]	; (800fd0c <prvInitialiseLogging+0x60>)
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	4618      	mov	r0, r3
 800fce4:	2100      	movs	r1, #0
 800fce6:	687a      	ldr	r2, [r7, #4]
 800fce8:	f001 fb02 	bl	80112f0 <memset>
				pxStreamBuffer->LENGTH = logMESSAGE_BUFFER_SIZE_BYTES + 1;
 800fcec:	4b07      	ldr	r3, [pc, #28]	; (800fd0c <prvInitialiseLogging+0x60>)
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	f640 72a1 	movw	r2, #4001	; 0xfa1
 800fcf4:	611a      	str	r2, [r3, #16]

				xLoggingInitialised = pdTRUE;
 800fcf6:	4b04      	ldr	r3, [pc, #16]	; (800fd08 <prvInitialiseLogging+0x5c>)
 800fcf8:	2201      	movs	r2, #1
 800fcfa:	601a      	str	r2, [r3, #0]
			}
		}
	}

	return xLoggingInitialised;
 800fcfc:	4b02      	ldr	r3, [pc, #8]	; (800fd08 <prvInitialiseLogging+0x5c>)
 800fcfe:	681b      	ldr	r3, [r3, #0]
}
 800fd00:	4618      	mov	r0, r3
 800fd02:	3708      	adds	r7, #8
 800fd04:	46bd      	mov	sp, r7
 800fd06:	bd80      	pop	{r7, pc}
 800fd08:	2000c424 	.word	0x2000c424
 800fd0c:	2000c41c 	.word	0x2000c41c

0800fd10 <prvGetMessageFromStreamBuffer>:
/*-----------------------------------------------------------*/

static size_t prvGetMessageFromStreamBuffer( char* pcBuffer, size_t xBufferLength )
{
 800fd10:	b590      	push	{r4, r7, lr}
 800fd12:	b087      	sub	sp, #28
 800fd14:	af02      	add	r7, sp, #8
 800fd16:	6078      	str	r0, [r7, #4]
 800fd18:	6039      	str	r1, [r7, #0]
size_t uxLength;
size_t xMessageLength = 0;
 800fd1a:	2300      	movs	r3, #0
 800fd1c:	60bb      	str	r3, [r7, #8]

	if( pxStreamBuffer != NULL )
 800fd1e:	4b27      	ldr	r3, [pc, #156]	; (800fdbc <prvGetMessageFromStreamBuffer+0xac>)
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d044      	beq.n	800fdb0 <prvGetMessageFromStreamBuffer+0xa0>
	{
		/* Is there data in the stream buffer? */
		uxLength = uxStreamBufferGetSize( pxStreamBuffer );
 800fd26:	4b25      	ldr	r3, [pc, #148]	; (800fdbc <prvGetMessageFromStreamBuffer+0xac>)
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f7ff ffaa 	bl	800fc84 <uxStreamBufferGetSize>
 800fd30:	60f8      	str	r0, [r7, #12]
		if( uxLength > sizeof( size_t ) )
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	2b04      	cmp	r3, #4
 800fd36:	d93b      	bls.n	800fdb0 <prvGetMessageFromStreamBuffer+0xa0>
		{
			/* Avoid concurrent access to the buffer. */
			vTaskSuspendAll();
 800fd38:	f7f6 fb8e 	bl	8006458 <vTaskSuspendAll>
			{
				/* Every message is stored as a length followed by the string.
				Obtain the length of the data first. */
				uxStreamBufferGet( pxStreamBuffer, 0, ( uint8_t * ) &xMessageLength, sizeof( xMessageLength ), pdFALSE );
 800fd3c:	4b1f      	ldr	r3, [pc, #124]	; (800fdbc <prvGetMessageFromStreamBuffer+0xac>)
 800fd3e:	6819      	ldr	r1, [r3, #0]
 800fd40:	f107 0208 	add.w	r2, r7, #8
 800fd44:	2300      	movs	r3, #0
 800fd46:	9300      	str	r3, [sp, #0]
 800fd48:	4608      	mov	r0, r1
 800fd4a:	2100      	movs	r1, #0
 800fd4c:	2304      	movs	r3, #4
 800fd4e:	f7fe fe7f 	bl	800ea50 <uxStreamBufferGet>

				if( xBufferLength < xMessageLength )
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	683a      	ldr	r2, [r7, #0]
 800fd56:	429a      	cmp	r2, r3
 800fd58:	d218      	bcs.n	800fd8c <prvGetMessageFromStreamBuffer+0x7c>
				{
					/* The 'pcBuffer' provided by the caller is too small.  Load
					the message first into 'xLogEntry.message', and then copy
					as much as possible to 'pcBuffer'. */
					uxStreamBufferGet( pxStreamBuffer, 0, ( uint8_t * ) xLogEntry.cMessage, xMessageLength, pdFALSE );
 800fd5a:	4b18      	ldr	r3, [pc, #96]	; (800fdbc <prvGetMessageFromStreamBuffer+0xac>)
 800fd5c:	681a      	ldr	r2, [r3, #0]
 800fd5e:	68bc      	ldr	r4, [r7, #8]
 800fd60:	2300      	movs	r3, #0
 800fd62:	9300      	str	r3, [sp, #0]
 800fd64:	4610      	mov	r0, r2
 800fd66:	2100      	movs	r1, #0
 800fd68:	4a15      	ldr	r2, [pc, #84]	; (800fdc0 <prvGetMessageFromStreamBuffer+0xb0>)
 800fd6a:	4623      	mov	r3, r4
 800fd6c:	f7fe fe70 	bl	800ea50 <uxStreamBufferGet>
					memcpy( pcBuffer, xLogEntry.cMessage, xBufferLength );
 800fd70:	6878      	ldr	r0, [r7, #4]
 800fd72:	4913      	ldr	r1, [pc, #76]	; (800fdc0 <prvGetMessageFromStreamBuffer+0xb0>)
 800fd74:	683a      	ldr	r2, [r7, #0]
 800fd76:	f001 f9bb 	bl	80110f0 <memcpy>
					xMessageLength = xBufferLength;
 800fd7a:	683b      	ldr	r3, [r7, #0]
 800fd7c:	60bb      	str	r3, [r7, #8]

					/* Terminate the string at the very end of the buffer. */
					pcBuffer[ xBufferLength - 1 ] = 0x00;
 800fd7e:	683b      	ldr	r3, [r7, #0]
 800fd80:	3b01      	subs	r3, #1
 800fd82:	687a      	ldr	r2, [r7, #4]
 800fd84:	4413      	add	r3, r2
 800fd86:	2200      	movs	r2, #0
 800fd88:	701a      	strb	r2, [r3, #0]
 800fd8a:	e00f      	b.n	800fdac <prvGetMessageFromStreamBuffer+0x9c>
				}
				else
				{
					/* The 'pcBuffer' provided by the caller is big enough. */
					uxStreamBufferGet( pxStreamBuffer, 0, ( uint8_t * ) pcBuffer, xMessageLength, pdFALSE );
 800fd8c:	4b0b      	ldr	r3, [pc, #44]	; (800fdbc <prvGetMessageFromStreamBuffer+0xac>)
 800fd8e:	681a      	ldr	r2, [r3, #0]
 800fd90:	68bc      	ldr	r4, [r7, #8]
 800fd92:	2300      	movs	r3, #0
 800fd94:	9300      	str	r3, [sp, #0]
 800fd96:	4610      	mov	r0, r2
 800fd98:	2100      	movs	r1, #0
 800fd9a:	687a      	ldr	r2, [r7, #4]
 800fd9c:	4623      	mov	r3, r4
 800fd9e:	f7fe fe57 	bl	800ea50 <uxStreamBufferGet>

					/* Terminate the string after the string's last character. */
					pcBuffer[ xMessageLength ] = 0x00;
 800fda2:	68bb      	ldr	r3, [r7, #8]
 800fda4:	687a      	ldr	r2, [r7, #4]
 800fda6:	4413      	add	r3, r2
 800fda8:	2200      	movs	r2, #0
 800fdaa:	701a      	strb	r2, [r3, #0]
				}
			}
			xTaskResumeAll();
 800fdac:	f7f6 fb62 	bl	8006474 <xTaskResumeAll>
		}
	}

	return xMessageLength;
 800fdb0:	68bb      	ldr	r3, [r7, #8]
}
 800fdb2:	4618      	mov	r0, r3
 800fdb4:	3714      	adds	r7, #20
 800fdb6:	46bd      	mov	sp, r7
 800fdb8:	bd90      	pop	{r4, r7, pc}
 800fdba:	bf00      	nop
 800fdbc:	2000c41c 	.word	0x2000c41c
 800fdc0:	2000c354 	.word	0x2000c354

0800fdc4 <prvBufferFormattedString>:
/*-----------------------------------------------------------*/

static size_t prvBufferFormattedString( const char *pcFormatString, va_list xArgs )
{
 800fdc4:	b580      	push	{r7, lr}
 800fdc6:	b08e      	sub	sp, #56	; 0x38
 800fdc8:	af04      	add	r7, sp, #16
 800fdca:	6078      	str	r0, [r7, #4]
 800fdcc:	6039      	str	r1, [r7, #0]
size_t xLength, xSpace;
uint64_t ullCurrentTime;
uint32_t ulSeconds, ulMilliSeconds, ulMicroSeconds;

	/* Sanity check. */
	configASSERT( pxStreamBuffer );
 800fdce:	4b4d      	ldr	r3, [pc, #308]	; (800ff04 <prvBufferFormattedString+0x140>)
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d109      	bne.n	800fdea <prvBufferFormattedString+0x26>
 800fdd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdda:	f383 8811 	msr	BASEPRI, r3
 800fdde:	f3bf 8f6f 	isb	sy
 800fde2:	f3bf 8f4f 	dsb	sy
 800fde6:	60fb      	str	r3, [r7, #12]
 800fde8:	e7fe      	b.n	800fde8 <prvBufferFormattedString+0x24>

	vTaskSuspendAll();
 800fdea:	f7f6 fb35 	bl	8006458 <vTaskSuspendAll>
	{
		ullCurrentTime = ullGetHighResolutionTime();
 800fdee:	f001 fb75 	bl	80114dc <ullGetHighResolutionTime>
 800fdf2:	e9c7 0108 	strd	r0, r1, [r7, #32]
		ulSeconds = ( uint32_t ) ( ullCurrentTime / 1000000ull );
 800fdf6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800fdfa:	4610      	mov	r0, r2
 800fdfc:	4619      	mov	r1, r3
 800fdfe:	4a42      	ldr	r2, [pc, #264]	; (800ff08 <prvBufferFormattedString+0x144>)
 800fe00:	f04f 0300 	mov.w	r3, #0
 800fe04:	f7f0 fa2a 	bl	800025c <__aeabi_uldivmod>
 800fe08:	4602      	mov	r2, r0
 800fe0a:	460b      	mov	r3, r1
 800fe0c:	4613      	mov	r3, r2
 800fe0e:	61fb      	str	r3, [r7, #28]
		ullCurrentTime = ullCurrentTime % 1000000ull;
 800fe10:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800fe14:	4610      	mov	r0, r2
 800fe16:	4619      	mov	r1, r3
 800fe18:	4a3b      	ldr	r2, [pc, #236]	; (800ff08 <prvBufferFormattedString+0x144>)
 800fe1a:	f04f 0300 	mov.w	r3, #0
 800fe1e:	f7f0 fa1d 	bl	800025c <__aeabi_uldivmod>
 800fe22:	e9c7 2308 	strd	r2, r3, [r7, #32]
		ulMilliSeconds = ( uint32_t ) ( ullCurrentTime / 1000ull );
 800fe26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800fe2a:	4610      	mov	r0, r2
 800fe2c:	4619      	mov	r1, r3
 800fe2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800fe32:	f04f 0300 	mov.w	r3, #0
 800fe36:	f7f0 fa11 	bl	800025c <__aeabi_uldivmod>
 800fe3a:	4602      	mov	r2, r0
 800fe3c:	460b      	mov	r3, r1
 800fe3e:	4613      	mov	r3, r2
 800fe40:	61bb      	str	r3, [r7, #24]
		ulMicroSeconds = ( uint32_t ) ( ullCurrentTime % 1000ull );
 800fe42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800fe46:	4610      	mov	r0, r2
 800fe48:	4619      	mov	r1, r3
 800fe4a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800fe4e:	f04f 0300 	mov.w	r3, #0
 800fe52:	f7f0 fa03 	bl	800025c <__aeabi_uldivmod>
 800fe56:	4613      	mov	r3, r2
 800fe58:	617b      	str	r3, [r7, #20]

		xLength = ( size_t ) snprintf( xLogEntry.cMessage, sizeof( xLogEntry.cMessage ), "%4u.%03u.%03u [%-10s] ",
 800fe5a:	2000      	movs	r0, #0
 800fe5c:	f7f6 fbce 	bl	80065fc <pcTaskGetName>
 800fe60:	4602      	mov	r2, r0
 800fe62:	69bb      	ldr	r3, [r7, #24]
 800fe64:	9300      	str	r3, [sp, #0]
 800fe66:	697b      	ldr	r3, [r7, #20]
 800fe68:	9301      	str	r3, [sp, #4]
 800fe6a:	9202      	str	r2, [sp, #8]
 800fe6c:	4827      	ldr	r0, [pc, #156]	; (800ff0c <prvBufferFormattedString+0x148>)
 800fe6e:	21c8      	movs	r1, #200	; 0xc8
 800fe70:	4a27      	ldr	r2, [pc, #156]	; (800ff10 <prvBufferFormattedString+0x14c>)
 800fe72:	69fb      	ldr	r3, [r7, #28]
 800fe74:	f7ff fe70 	bl	800fb58 <snprintf>
 800fe78:	4603      	mov	r3, r0
 800fe7a:	60bb      	str	r3, [r7, #8]
			( unsigned int ) ulSeconds, ( unsigned int ) ulMilliSeconds, ( unsigned int ) ulMicroSeconds, pcTaskGetTaskName( NULL ) );
		xLength += ( size_t ) vsnprintf( xLogEntry.cMessage + xLength, sizeof( xLogEntry.cMessage ) - xLength, pcFormatString, xArgs );
 800fe7c:	68bb      	ldr	r3, [r7, #8]
 800fe7e:	3308      	adds	r3, #8
 800fe80:	4a24      	ldr	r2, [pc, #144]	; (800ff14 <prvBufferFormattedString+0x150>)
 800fe82:	4413      	add	r3, r2
 800fe84:	1d1a      	adds	r2, r3, #4
 800fe86:	68bb      	ldr	r3, [r7, #8]
 800fe88:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 800fe8c:	4610      	mov	r0, r2
 800fe8e:	4619      	mov	r1, r3
 800fe90:	687a      	ldr	r2, [r7, #4]
 800fe92:	683b      	ldr	r3, [r7, #0]
 800fe94:	f7ff fe42 	bl	800fb1c <vsnprintf>
 800fe98:	4603      	mov	r3, r0
 800fe9a:	461a      	mov	r2, r3
 800fe9c:	68bb      	ldr	r3, [r7, #8]
 800fe9e:	4413      	add	r3, r2
 800fea0:	60bb      	str	r3, [r7, #8]

		xSpace = uxStreamBufferGetSpace( pxStreamBuffer );
 800fea2:	4b18      	ldr	r3, [pc, #96]	; (800ff04 <prvBufferFormattedString+0x140>)
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	4618      	mov	r0, r3
 800fea8:	f7ff fed8 	bl	800fc5c <uxStreamBufferGetSpace>
 800feac:	6138      	str	r0, [r7, #16]

		if( xSpace > ( xLength + sizeof( BaseType_t ) ) )
 800feae:	68bb      	ldr	r3, [r7, #8]
 800feb0:	1d1a      	adds	r2, r3, #4
 800feb2:	693b      	ldr	r3, [r7, #16]
 800feb4:	429a      	cmp	r2, r3
 800feb6:	d211      	bcs.n	800fedc <prvBufferFormattedString+0x118>
		{
			uxStreamBufferAdd( pxStreamBuffer, 0, ( const uint8_t * ) &xLength, sizeof( xLength ) );
 800feb8:	4b12      	ldr	r3, [pc, #72]	; (800ff04 <prvBufferFormattedString+0x140>)
 800feba:	681a      	ldr	r2, [r3, #0]
 800febc:	f107 0308 	add.w	r3, r7, #8
 800fec0:	4610      	mov	r0, r2
 800fec2:	2100      	movs	r1, #0
 800fec4:	461a      	mov	r2, r3
 800fec6:	2304      	movs	r3, #4
 800fec8:	f7fe fd44 	bl	800e954 <uxStreamBufferAdd>
			uxStreamBufferAdd( pxStreamBuffer, 0, ( const uint8_t * ) ( xLogEntry.cMessage ), xLength );
 800fecc:	4b0d      	ldr	r3, [pc, #52]	; (800ff04 <prvBufferFormattedString+0x140>)
 800fece:	681a      	ldr	r2, [r3, #0]
 800fed0:	68bb      	ldr	r3, [r7, #8]
 800fed2:	4610      	mov	r0, r2
 800fed4:	2100      	movs	r1, #0
 800fed6:	4a0d      	ldr	r2, [pc, #52]	; (800ff0c <prvBufferFormattedString+0x148>)
 800fed8:	f7fe fd3c 	bl	800e954 <uxStreamBufferAdd>
		}
	}
	xTaskResumeAll();
 800fedc:	f7f6 faca 	bl	8006474 <xTaskResumeAll>

	if( xLoggingTask != NULL )
 800fee0:	4b0d      	ldr	r3, [pc, #52]	; (800ff18 <prvBufferFormattedString+0x154>)
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d007      	beq.n	800fef8 <prvBufferFormattedString+0x134>
	{
		/* Unblock the logging task so it can output the message. */
		xTaskNotifyGive( xLoggingTask );
 800fee8:	4b0b      	ldr	r3, [pc, #44]	; (800ff18 <prvBufferFormattedString+0x154>)
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	4618      	mov	r0, r3
 800feee:	2100      	movs	r1, #0
 800fef0:	2202      	movs	r2, #2
 800fef2:	2300      	movs	r3, #0
 800fef4:	f7f7 f950 	bl	8007198 <xTaskGenericNotify>
	}

	return xLength;
 800fef8:	68bb      	ldr	r3, [r7, #8]
}
 800fefa:	4618      	mov	r0, r3
 800fefc:	3728      	adds	r7, #40	; 0x28
 800fefe:	46bd      	mov	sp, r7
 800ff00:	bd80      	pop	{r7, pc}
 800ff02:	bf00      	nop
 800ff04:	2000c41c 	.word	0x2000c41c
 800ff08:	000f4240 	.word	0x000f4240
 800ff0c:	2000c354 	.word	0x2000c354
 800ff10:	08014500 	.word	0x08014500
 800ff14:	2000c348 	.word	0x2000c348
 800ff18:	2000c420 	.word	0x2000c420

0800ff1c <lUDPLoggingPrintf>:
/*-----------------------------------------------------------*/

int lUDPLoggingPrintf( const char *pcFormatString, ... )
{
 800ff1c:	b40f      	push	{r0, r1, r2, r3}
 800ff1e:	b580      	push	{r7, lr}
 800ff20:	b082      	sub	sp, #8
 800ff22:	af00      	add	r7, sp, #0
size_t xLength;

	if( prvInitialiseLogging() != pdFALSE )
 800ff24:	f7ff fec2 	bl	800fcac <prvInitialiseLogging>
 800ff28:	4603      	mov	r3, r0
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d008      	beq.n	800ff40 <lUDPLoggingPrintf+0x24>
	{
		va_list args;
		va_start (args, pcFormatString);
 800ff2e:	f107 0314 	add.w	r3, r7, #20
 800ff32:	603b      	str	r3, [r7, #0]
		xLength = prvBufferFormattedString (pcFormatString, args);
 800ff34:	6938      	ldr	r0, [r7, #16]
 800ff36:	6839      	ldr	r1, [r7, #0]
 800ff38:	f7ff ff44 	bl	800fdc4 <prvBufferFormattedString>
 800ff3c:	6078      	str	r0, [r7, #4]
 800ff3e:	e001      	b.n	800ff44 <lUDPLoggingPrintf+0x28>
		va_end (args);
	}
	else
	{
		xLength = 0;
 800ff40:	2300      	movs	r3, #0
 800ff42:	607b      	str	r3, [r7, #4]
	}

	return ( int ) xLength;
 800ff44:	687b      	ldr	r3, [r7, #4]
}
 800ff46:	4618      	mov	r0, r3
 800ff48:	3708      	adds	r7, #8
 800ff4a:	46bd      	mov	sp, r7
 800ff4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ff50:	b004      	add	sp, #16
 800ff52:	4770      	bx	lr

0800ff54 <vUDPLoggingTaskCreate>:
/*-----------------------------------------------------------*/

void vUDPLoggingTaskCreate( void )
{
 800ff54:	b580      	push	{r7, lr}
 800ff56:	b082      	sub	sp, #8
 800ff58:	af02      	add	r7, sp, #8
	/* Start a task which will send out the logging lines to a UDP address. */
	xTaskCreate( prvLoggingTask, "LogTask", configUDP_LOGGING_TASK_STACK_SIZE, NULL, configUDP_LOGGING_TASK_PRIORITY, &xLoggingTask );
 800ff5a:	2301      	movs	r3, #1
 800ff5c:	9300      	str	r3, [sp, #0]
 800ff5e:	4b05      	ldr	r3, [pc, #20]	; (800ff74 <vUDPLoggingTaskCreate+0x20>)
 800ff60:	9301      	str	r3, [sp, #4]
 800ff62:	4805      	ldr	r0, [pc, #20]	; (800ff78 <vUDPLoggingTaskCreate+0x24>)
 800ff64:	4905      	ldr	r1, [pc, #20]	; (800ff7c <vUDPLoggingTaskCreate+0x28>)
 800ff66:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	f7f5 fffc 	bl	8005f68 <xTaskCreate>
}
 800ff70:	46bd      	mov	sp, r7
 800ff72:	bd80      	pop	{r7, pc}
 800ff74:	2000c420 	.word	0x2000c420
 800ff78:	0800ff81 	.word	0x0800ff81
 800ff7c:	08014518 	.word	0x08014518

0800ff80 <prvLoggingTask>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void prvLoggingTask( void *pvParameters )
{
 800ff80:	b590      	push	{r4, r7, lr}
 800ff82:	b091      	sub	sp, #68	; 0x44
 800ff84:	af02      	add	r7, sp, #8
 800ff86:	6078      	str	r0, [r7, #4]
TickType_t xBlockingTime = pdMS_TO_TICKS( logUDP_LOGGING_BLOCK_TIME_MS );
 800ff88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ff8c:	627b      	str	r3, [r7, #36]	; 0x24
struct freertos_sockaddr xLocalAddress, xRemoteAddress;
BaseType_t xSendTimeOut;
int32_t lLines;
size_t xCount;
static char cLoggingLine[ configUDP_LOGGING_STRING_LENGTH ];
const TickType_t xResolveDelay = pdMS_TO_TICKS( ( TickType_t ) 250 );
 800ff8e:	23fa      	movs	r3, #250	; 0xfa
 800ff90:	623b      	str	r3, [r7, #32]
	( void ) pvParameters;

	/* A possibility to set some additional task properties. */
	iptraceUDP_LOGGING_TASK_STARTING();

	xRemoteAddress.sin_port = FreeRTOS_htons( configUDP_LOGGING_PORT_REMOTE );
 800ff92:	f64d 4305 	movw	r3, #56325	; 0xdc05
 800ff96:	827b      	strh	r3, [r7, #18]
	#if defined( configUDP_LOGGING_ADDR0 )
	{
		/* Use a fixed address to where the logging will be sent. */
		xRemoteAddress.sin_addr = FreeRTOS_inet_addr_quick( configUDP_LOGGING_ADDR0,
 800ff98:	4b53      	ldr	r3, [pc, #332]	; (80100e8 <prvLoggingTask+0x168>)
 800ff9a:	617b      	str	r3, [r7, #20]
	#endif

	/* Loop until a socket is created. */
	do
	{
		vTaskDelay( xBlockingTime );
 800ff9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ff9e:	f7f6 f9e1 	bl	8006364 <vTaskDelay>
		xUDPLoggingSocket = FreeRTOS_socket( FREERTOS_AF_INET, FREERTOS_SOCK_DGRAM, FREERTOS_IPPROTO_UDP );
 800ffa2:	2002      	movs	r0, #2
 800ffa4:	2102      	movs	r1, #2
 800ffa6:	2211      	movs	r2, #17
 800ffa8:	f7f9 ff36 	bl	8009e18 <FreeRTOS_socket>
 800ffac:	4602      	mov	r2, r0
 800ffae:	4b4f      	ldr	r3, [pc, #316]	; (80100ec <prvLoggingTask+0x16c>)
 800ffb0:	601a      	str	r2, [r3, #0]
	} while( xUDPLoggingSocket == FREERTOS_INVALID_SOCKET );
 800ffb2:	4b4e      	ldr	r3, [pc, #312]	; (80100ec <prvLoggingTask+0x16c>)
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ffba:	d0ef      	beq.n	800ff9c <prvLoggingTask+0x1c>

	xLocalAddress.sin_port = FreeRTOS_htons( configUDP_LOGGING_PORT_LOCAL );
 800ffbc:	f64d 3305 	movw	r3, #56069	; 0xdb05
 800ffc0:	837b      	strh	r3, [r7, #26]
	xLocalAddress.sin_addr = FreeRTOS_GetIPAddress();
 800ffc2:	f7f9 fab9 	bl	8009538 <FreeRTOS_GetIPAddress>
 800ffc6:	4603      	mov	r3, r0
 800ffc8:	61fb      	str	r3, [r7, #28]

	FreeRTOS_bind( xUDPLoggingSocket, &xLocalAddress, sizeof( xLocalAddress ) );
 800ffca:	4b48      	ldr	r3, [pc, #288]	; (80100ec <prvLoggingTask+0x16c>)
 800ffcc:	681a      	ldr	r2, [r3, #0]
 800ffce:	f107 0318 	add.w	r3, r7, #24
 800ffd2:	4610      	mov	r0, r2
 800ffd4:	4619      	mov	r1, r3
 800ffd6:	2208      	movs	r2, #8
 800ffd8:	f7fa f856 	bl	800a088 <FreeRTOS_bind>

	xSendTimeOut = xBlockingTime;
 800ffdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffde:	60fb      	str	r3, [r7, #12]
	FreeRTOS_setsockopt( xUDPLoggingSocket, 0, FREERTOS_SO_SNDTIMEO, &xSendTimeOut, sizeof( xSendTimeOut ) );
 800ffe0:	4b42      	ldr	r3, [pc, #264]	; (80100ec <prvLoggingTask+0x16c>)
 800ffe2:	681a      	ldr	r2, [r3, #0]
 800ffe4:	f107 040c 	add.w	r4, r7, #12
 800ffe8:	2304      	movs	r3, #4
 800ffea:	9300      	str	r3, [sp, #0]
 800ffec:	4610      	mov	r0, r2
 800ffee:	2100      	movs	r1, #0
 800fff0:	2201      	movs	r2, #1
 800fff2:	4623      	mov	r3, r4
 800fff4:	f7fa f9f4 	bl	800a3e0 <FreeRTOS_setsockopt>

	/* Send a dummy message to resolve the IP address before sending the logging 
	messages. */
	snprintf( cLoggingLine, configUDP_LOGGING_STRING_LENGTH, "Logging Probe\n" );
 800fff8:	483d      	ldr	r0, [pc, #244]	; (80100f0 <prvLoggingTask+0x170>)
 800fffa:	21c8      	movs	r1, #200	; 0xc8
 800fffc:	4a3d      	ldr	r2, [pc, #244]	; (80100f4 <prvLoggingTask+0x174>)
 800fffe:	f7ff fdab 	bl	800fb58 <snprintf>
	FreeRTOS_sendto( xUDPLoggingSocket, ( void * ) cLoggingLine, strlen( cLoggingLine ), 0, &xRemoteAddress, sizeof( xRemoteAddress ) );
 8010002:	4b3a      	ldr	r3, [pc, #232]	; (80100ec <prvLoggingTask+0x16c>)
 8010004:	681c      	ldr	r4, [r3, #0]
 8010006:	483a      	ldr	r0, [pc, #232]	; (80100f0 <prvLoggingTask+0x170>)
 8010008:	f004 f83c 	bl	8014084 <strlen>
 801000c:	4602      	mov	r2, r0
 801000e:	f107 0310 	add.w	r3, r7, #16
 8010012:	9300      	str	r3, [sp, #0]
 8010014:	2308      	movs	r3, #8
 8010016:	9301      	str	r3, [sp, #4]
 8010018:	4620      	mov	r0, r4
 801001a:	4935      	ldr	r1, [pc, #212]	; (80100f0 <prvLoggingTask+0x170>)
 801001c:	2300      	movs	r3, #0
 801001e:	f7f9 ff95 	bl	8009f4c <FreeRTOS_sendto>
	vTaskDelay( xResolveDelay );
 8010022:	6a38      	ldr	r0, [r7, #32]
 8010024:	f7f6 f99e 	bl	8006364 <vTaskDelay>

	for( ;; )
	{
		/* Wait for another message to be placed into the stream buffer. */
		ulTaskNotifyTake( pdTRUE, xBlockingTime );
 8010028:	2001      	movs	r0, #1
 801002a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801002c:	f7f7 f866 	bl	80070fc <ulTaskNotifyTake>

		if( xGetPhyLinkStatus() != pdFALSE )
 8010030:	f7f8 f9f0 	bl	8008414 <xGetPhyLinkStatus>
 8010034:	4603      	mov	r3, r0
 8010036:	2b00      	cmp	r3, #0
 8010038:	d054      	beq.n	80100e4 <prvLoggingTask+0x164>
		{
			/* Check for messages in the buffer. */
			for( lLines = 0; lLines < configUDP_LOGGING_MAX_MESSAGES_IN_BUFFER; lLines++ )
 801003a:	2300      	movs	r3, #0
 801003c:	637b      	str	r3, [r7, #52]	; 0x34
 801003e:	e04e      	b.n	80100de <prvLoggingTask+0x15e>
			{
				xCount = prvGetMessageFromStreamBuffer ( cLoggingLine, sizeof( cLoggingLine ) );
 8010040:	482b      	ldr	r0, [pc, #172]	; (80100f0 <prvLoggingTask+0x170>)
 8010042:	21c8      	movs	r1, #200	; 0xc8
 8010044:	f7ff fe64 	bl	800fd10 <prvGetMessageFromStreamBuffer>
 8010048:	6338      	str	r0, [r7, #48]	; 0x30

				if( xCount <= 0 )
 801004a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801004c:	2b00      	cmp	r3, #0
 801004e:	d100      	bne.n	8010052 <prvLoggingTask+0xd2>
				{
					break;
 8010050:	e048      	b.n	80100e4 <prvLoggingTask+0x164>
				const char *pcSource;

					/* Within the code, a single "\n" is used to denote	a
					newline.  If 'configUDP_LOGGING_NEEDS_CR_LF' is defined as non-zero,
					every "\n" will be translated into a "\r\n". */
					pcTarget = cLoggingLine;
 8010052:	4b27      	ldr	r3, [pc, #156]	; (80100f0 <prvLoggingTask+0x170>)
 8010054:	62fb      	str	r3, [r7, #44]	; 0x2c
					pcSource = cLoggingLine;
 8010056:	4b26      	ldr	r3, [pc, #152]	; (80100f0 <prvLoggingTask+0x170>)
 8010058:	62bb      	str	r3, [r7, #40]	; 0x28

					while( ( *pcSource != 0x00 ) && ( pcSource < ( cLoggingLine + xCount ) ) )
 801005a:	e026      	b.n	80100aa <prvLoggingTask+0x12a>
					{
						*pcTarget = *pcSource;
 801005c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801005e:	781a      	ldrb	r2, [r3, #0]
 8010060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010062:	701a      	strb	r2, [r3, #0]

						if( ( ( pcSource == cLoggingLine ) || ( pcSource[ -1 ] != logASCII_CR ) ) && ( pcSource[ 0 ] == logASCII_NL ) )
 8010064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010066:	4a22      	ldr	r2, [pc, #136]	; (80100f0 <prvLoggingTask+0x170>)
 8010068:	4293      	cmp	r3, r2
 801006a:	d004      	beq.n	8010076 <prvLoggingTask+0xf6>
 801006c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801006e:	3b01      	subs	r3, #1
 8010070:	781b      	ldrb	r3, [r3, #0]
 8010072:	2b0d      	cmp	r3, #13
 8010074:	d013      	beq.n	801009e <prvLoggingTask+0x11e>
 8010076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010078:	781b      	ldrb	r3, [r3, #0]
 801007a:	2b0a      	cmp	r3, #10
 801007c:	d10f      	bne.n	801009e <prvLoggingTask+0x11e>
						{
							pcTarget[ 0 ] = logASCII_CR;
 801007e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010080:	220d      	movs	r2, #13
 8010082:	701a      	strb	r2, [r3, #0]
							pcTarget[ 1 ] = logASCII_NL;
 8010084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010086:	3301      	adds	r3, #1
 8010088:	220a      	movs	r2, #10
 801008a:	701a      	strb	r2, [r3, #0]

							if( xCount < ( sizeof( cLoggingLine ) - 1 ) )
 801008c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801008e:	2bc6      	cmp	r3, #198	; 0xc6
 8010090:	d805      	bhi.n	801009e <prvLoggingTask+0x11e>
							{
								xCount++;
 8010092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010094:	3301      	adds	r3, #1
 8010096:	633b      	str	r3, [r7, #48]	; 0x30
								pcTarget++;
 8010098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801009a:	3301      	adds	r3, #1
 801009c:	62fb      	str	r3, [r7, #44]	; 0x2c
							}
						}

						pcTarget++;
 801009e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80100a0:	3301      	adds	r3, #1
 80100a2:	62fb      	str	r3, [r7, #44]	; 0x2c
						pcSource++;
 80100a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100a6:	3301      	adds	r3, #1
 80100a8:	62bb      	str	r3, [r7, #40]	; 0x28
					newline.  If 'configUDP_LOGGING_NEEDS_CR_LF' is defined as non-zero,
					every "\n" will be translated into a "\r\n". */
					pcTarget = cLoggingLine;
					pcSource = cLoggingLine;

					while( ( *pcSource != 0x00 ) && ( pcSource < ( cLoggingLine + xCount ) ) )
 80100aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100ac:	781b      	ldrb	r3, [r3, #0]
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d005      	beq.n	80100be <prvLoggingTask+0x13e>
 80100b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100b4:	4a0e      	ldr	r2, [pc, #56]	; (80100f0 <prvLoggingTask+0x170>)
 80100b6:	441a      	add	r2, r3
 80100b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100ba:	429a      	cmp	r2, r3
 80100bc:	d8ce      	bhi.n	801005c <prvLoggingTask+0xdc>
						pcSource++;
					}
				}
				#endif

				FreeRTOS_sendto( xUDPLoggingSocket, ( void * ) cLoggingLine, xCount, 0, &xRemoteAddress, sizeof( xRemoteAddress ) );
 80100be:	4b0b      	ldr	r3, [pc, #44]	; (80100ec <prvLoggingTask+0x16c>)
 80100c0:	681a      	ldr	r2, [r3, #0]
 80100c2:	f107 0310 	add.w	r3, r7, #16
 80100c6:	9300      	str	r3, [sp, #0]
 80100c8:	2308      	movs	r3, #8
 80100ca:	9301      	str	r3, [sp, #4]
 80100cc:	4610      	mov	r0, r2
 80100ce:	4908      	ldr	r1, [pc, #32]	; (80100f0 <prvLoggingTask+0x170>)
 80100d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80100d2:	2300      	movs	r3, #0
 80100d4:	f7f9 ff3a 	bl	8009f4c <FreeRTOS_sendto>
		ulTaskNotifyTake( pdTRUE, xBlockingTime );

		if( xGetPhyLinkStatus() != pdFALSE )
		{
			/* Check for messages in the buffer. */
			for( lLines = 0; lLines < configUDP_LOGGING_MAX_MESSAGES_IN_BUFFER; lLines++ )
 80100d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100da:	3301      	adds	r3, #1
 80100dc:	637b      	str	r3, [r7, #52]	; 0x34
 80100de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100e0:	2b13      	cmp	r3, #19
 80100e2:	ddad      	ble.n	8010040 <prvLoggingTask+0xc0>
				#endif

				FreeRTOS_sendto( xUDPLoggingSocket, ( void * ) cLoggingLine, xCount, 0, &xRemoteAddress, sizeof( xRemoteAddress ) );
			}
		}
	}
 80100e4:	e7a0      	b.n	8010028 <prvLoggingTask+0xa8>
 80100e6:	bf00      	nop
 80100e8:	6e01a8c0 	.word	0x6e01a8c0
 80100ec:	2000bb54 	.word	0x2000bb54
 80100f0:	2000c428 	.word	0x2000c428
 80100f4:	08014520 	.word	0x08014520

080100f8 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80100f8:	b480      	push	{r7}
 80100fa:	af00      	add	r7, sp, #0
 80100fc:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8010100:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8010104:	4b08      	ldr	r3, [pc, #32]	; (8010128 <SCB_EnableICache+0x30>)
 8010106:	2200      	movs	r2, #0
 8010108:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 801010c:	4a06      	ldr	r2, [pc, #24]	; (8010128 <SCB_EnableICache+0x30>)
 801010e:	4b06      	ldr	r3, [pc, #24]	; (8010128 <SCB_EnableICache+0x30>)
 8010110:	695b      	ldr	r3, [r3, #20]
 8010112:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010116:	6153      	str	r3, [r2, #20]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8010118:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 801011c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8010120:	46bd      	mov	sp, r7
 8010122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010126:	4770      	bx	lr
 8010128:	e000ed00 	.word	0xe000ed00

0801012c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 801012c:	b480      	push	{r7}
 801012e:	b085      	sub	sp, #20
 8010130:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
 8010132:	4b1d      	ldr	r3, [pc, #116]	; (80101a8 <SCB_EnableDCache+0x7c>)
 8010134:	2200      	movs	r2, #0
 8010136:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 801013a:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 801013e:	4b1a      	ldr	r3, [pc, #104]	; (80101a8 <SCB_EnableDCache+0x7c>)
 8010140:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010144:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8010146:	687a      	ldr	r2, [r7, #4]
 8010148:	4b18      	ldr	r3, [pc, #96]	; (80101ac <SCB_EnableDCache+0x80>)
 801014a:	4013      	ands	r3, r2
 801014c:	0b5b      	lsrs	r3, r3, #13
 801014e:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8010150:	687a      	ldr	r2, [r7, #4]
 8010152:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8010156:	4013      	ands	r3, r2
 8010158:	08db      	lsrs	r3, r3, #3
 801015a:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 801015c:	4912      	ldr	r1, [pc, #72]	; (80101a8 <SCB_EnableDCache+0x7c>)
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	015a      	lsls	r2, r3, #5
 8010162:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8010166:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8010168:	68ba      	ldr	r2, [r7, #8]
 801016a:	0792      	lsls	r2, r2, #30
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 801016c:	4313      	orrs	r3, r2
 801016e:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways--);
 8010172:	68bb      	ldr	r3, [r7, #8]
 8010174:	1e5a      	subs	r2, r3, #1
 8010176:	60ba      	str	r2, [r7, #8]
 8010178:	2b00      	cmp	r3, #0
 801017a:	d1ef      	bne.n	801015c <SCB_EnableDCache+0x30>
    } while(sets--);
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	1e5a      	subs	r2, r3, #1
 8010180:	60fa      	str	r2, [r7, #12]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d1e4      	bne.n	8010150 <SCB_EnableDCache+0x24>
 8010186:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 801018a:	4a07      	ldr	r2, [pc, #28]	; (80101a8 <SCB_EnableDCache+0x7c>)
 801018c:	4b06      	ldr	r3, [pc, #24]	; (80101a8 <SCB_EnableDCache+0x7c>)
 801018e:	695b      	ldr	r3, [r3, #20]
 8010190:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010194:	6153      	str	r3, [r2, #20]
 8010196:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 801019a:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 801019e:	3714      	adds	r7, #20
 80101a0:	46bd      	mov	sp, r7
 80101a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a6:	4770      	bx	lr
 80101a8:	e000ed00 	.word	0xe000ed00
 80101ac:	0fffe000 	.word	0x0fffe000

080101b0 <blink_task>:


/* Private functions ---------------------------------------------------------*/

void blink_task(void *pvParameters)
{
 80101b0:	b580      	push	{r7, lr}
 80101b2:	b082      	sub	sp, #8
 80101b4:	af00      	add	r7, sp, #0
 80101b6:	6078      	str	r0, [r7, #4]
	/*just to remove compiler warning*/
	(void) pvParameters;
	while(1){
		BSP_LED_Toggle(LED2);	// Debugging, watch Calculation Time
 80101b8:	2001      	movs	r0, #1
 80101ba:	f001 fdf1 	bl	8011da0 <BSP_LED_Toggle>
		vTaskDelay(500);
 80101be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80101c2:	f7f6 f8cf 	bl	8006364 <vTaskDelay>
		FreeRTOS_printf( ( "In the Blink_Task" ) );
 80101c6:	4802      	ldr	r0, [pc, #8]	; (80101d0 <blink_task+0x20>)
 80101c8:	f7ff fea8 	bl	800ff1c <lUDPLoggingPrintf>
	}
 80101cc:	e7f4      	b.n	80101b8 <blink_task+0x8>
 80101ce:	bf00      	nop
 80101d0:	08014530 	.word	0x08014530

080101d4 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	b082      	sub	sp, #8
 80101d8:	af02      	add	r7, sp, #8
  /* Enable the CPU Cache */
  CPU_CACHE_Enable();
 80101da:	f000 ff81 	bl	80110e0 <CPU_CACHE_Enable>
       - Configure the Flash ART accelerator on ITCM interface
       - Configure the Systick to generate an interrupt each 1 msec
       - Set NVIC Group Priority to 4
       - Global MSP (MCU Support Package) initialization
     */
  HAL_Init();
 80101de:	f7f0 faed 	bl	80007bc <HAL_Init>

    /* Configure the system clock to 200 MHz */
  SystemClock_Config(); 
 80101e2:	f000 fa8f 	bl	8010704 <SystemClock_Config>
  
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80101e6:	f000 fb8d 	bl	8010904 <MX_GPIO_Init>
  MX_RTC_Init();  
 80101ea:	f000 fb23 	bl	8010834 <MX_RTC_Init>
  MX_FMC_Init();
 80101ee:	f000 fb45 	bl	801087c <MX_FMC_Init>
  
  SEGGER_SYSVIEW_Conf();
 80101f2:	f001 fb43 	bl	801187c <SEGGER_SYSVIEW_Conf>

  /* Miscellaneous initialisation including preparing the logging and seeding
  the random number generator. */
  prvMiscInitialisation();
 80101f6:	f000 f837 	bl	8010268 <prvMiscInitialisation>
  ***NOTE*** Tasks that use the network are created in the network event hook
  when the network is connected and ready for use (see the definition of
  vApplicationIPNetworkEventHook() below).  The address values passed in here
  are used if ipconfigUSE_DHCP is set to 0, or if ipconfigUSE_DHCP is set to 1
  but a DHCP server cannot be	contacted. */
  FreeRTOS_printf( ( "FreeRTOS_IPInit\n" ) );
 80101fa:	4811      	ldr	r0, [pc, #68]	; (8010240 <main+0x6c>)
 80101fc:	f7ff fe8e 	bl	800ff1c <lUDPLoggingPrintf>
  FreeRTOS_IPInit( ucIPAddress, ucNetMask, ucGatewayAddress, ucDNSServerAddress, ucMACAddress );
 8010200:	4b10      	ldr	r3, [pc, #64]	; (8010244 <main+0x70>)
 8010202:	9300      	str	r3, [sp, #0]
 8010204:	4810      	ldr	r0, [pc, #64]	; (8010248 <main+0x74>)
 8010206:	4911      	ldr	r1, [pc, #68]	; (801024c <main+0x78>)
 8010208:	4a11      	ldr	r2, [pc, #68]	; (8010250 <main+0x7c>)
 801020a:	4b12      	ldr	r3, [pc, #72]	; (8010254 <main+0x80>)
 801020c:	f7f8 fda8 	bl	8008d60 <FreeRTOS_IPInit>




  xTaskCreate(blink_task, "Blink_task", configMINIMAL_STACK_SIZE, NULL, 1, ( TaskHandle_t * )NULL);
 8010210:	2301      	movs	r3, #1
 8010212:	9300      	str	r3, [sp, #0]
 8010214:	2300      	movs	r3, #0
 8010216:	9301      	str	r3, [sp, #4]
 8010218:	480f      	ldr	r0, [pc, #60]	; (8010258 <main+0x84>)
 801021a:	4910      	ldr	r1, [pc, #64]	; (801025c <main+0x88>)
 801021c:	2280      	movs	r2, #128	; 0x80
 801021e:	2300      	movs	r3, #0
 8010220:	f7f5 fea2 	bl	8005f68 <xTaskCreate>
  xTaskCreate(BSP_Config_task, "BSP_Config", configMINIMAL_STACK_SIZE*2, NULL, 1, ( TaskHandle_t * )NULL);
 8010224:	2301      	movs	r3, #1
 8010226:	9300      	str	r3, [sp, #0]
 8010228:	2300      	movs	r3, #0
 801022a:	9301      	str	r3, [sp, #4]
 801022c:	480c      	ldr	r0, [pc, #48]	; (8010260 <main+0x8c>)
 801022e:	490d      	ldr	r1, [pc, #52]	; (8010264 <main+0x90>)
 8010230:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010234:	2300      	movs	r3, #0
 8010236:	f7f5 fe97 	bl	8005f68 <xTaskCreate>

  //BSP_Config();
  vTaskStartScheduler();
 801023a:	f7f6 f8c9 	bl	80063d0 <vTaskStartScheduler>

  
  /* We should never get here as control is now taken by the scheduler */
  for( ;; );
 801023e:	e7fe      	b.n	801023e <main+0x6a>
 8010240:	08014544 	.word	0x08014544
 8010244:	08014748 	.word	0x08014748
 8010248:	08014738 	.word	0x08014738
 801024c:	0801473c 	.word	0x0801473c
 8010250:	08014740 	.word	0x08014740
 8010254:	08014744 	.word	0x08014744
 8010258:	080101b1 	.word	0x080101b1
 801025c:	08014558 	.word	0x08014558
 8010260:	080106dd 	.word	0x080106dd
 8010264:	08014564 	.word	0x08014564

08010268 <prvMiscInitialisation>:
}


static void prvMiscInitialisation( void )
{
 8010268:	b580      	push	{r7, lr}
 801026a:	af00      	add	r7, sp, #0
	/* Heap_5 is used so the maximum heap size available can be calculated and
	configured at run time. */
	prvInitialiseHeap();
 801026c:	f000 f93e 	bl	80104ec <prvInitialiseHeap>

	/* Timer2 initialization function.
	ullGetHighResolutionTime() will be used to get the running time in uS. */
	vStartHighResolutionTimer();
 8010270:	f001 f8ee 	bl	8011450 <vStartHighResolutionTimer>
}
 8010274:	bd80      	pop	{r7, pc}
 8010276:	bf00      	nop

08010278 <vApplicationIdleHook>:

void vApplicationIdleHook( void )
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b082      	sub	sp, #8
 801027c:	af00      	add	r7, sp, #0
const TickType_t xToggleRate = pdMS_TO_TICKS( 2000UL );
 801027e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8010282:	607b      	str	r3, [r7, #4]
static TickType_t xLastToggle = 0, xTimeNow;

	xTimeNow = xTaskGetTickCount();
 8010284:	f7f6 f998 	bl	80065b8 <xTaskGetTickCount>
 8010288:	4602      	mov	r2, r0
 801028a:	4b0c      	ldr	r3, [pc, #48]	; (80102bc <vApplicationIdleHook+0x44>)
 801028c:	601a      	str	r2, [r3, #0]

	/* As there is not Timer task, toggle the LED 'manually'.  Doing this from
	the Idle task will also provide visual feedback of the processor load. */
	if( ( xTimeNow - xLastToggle ) >= xToggleRate )
 801028e:	4b0b      	ldr	r3, [pc, #44]	; (80102bc <vApplicationIdleHook+0x44>)
 8010290:	681a      	ldr	r2, [r3, #0]
 8010292:	4b0b      	ldr	r3, [pc, #44]	; (80102c0 <vApplicationIdleHook+0x48>)
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	1ad2      	subs	r2, r2, r3
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	429a      	cmp	r2, r3
 801029c:	d30b      	bcc.n	80102b6 <vApplicationIdleHook+0x3e>
	{
		BSP_LED_Toggle(LED1);
 801029e:	2000      	movs	r0, #0
 80102a0:	f001 fd7e 	bl	8011da0 <BSP_LED_Toggle>
		xLastToggle += xToggleRate;
 80102a4:	4b06      	ldr	r3, [pc, #24]	; (80102c0 <vApplicationIdleHook+0x48>)
 80102a6:	681a      	ldr	r2, [r3, #0]
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	4413      	add	r3, r2
 80102ac:	4a04      	ldr	r2, [pc, #16]	; (80102c0 <vApplicationIdleHook+0x48>)
 80102ae:	6013      	str	r3, [r2, #0]
		FreeRTOS_printf( ( "In the IDEL TASK") );
 80102b0:	4804      	ldr	r0, [pc, #16]	; (80102c4 <vApplicationIdleHook+0x4c>)
 80102b2:	f7ff fe33 	bl	800ff1c <lUDPLoggingPrintf>
	}
}
 80102b6:	3708      	adds	r7, #8
 80102b8:	46bd      	mov	sp, r7
 80102ba:	bd80      	pop	{r7, pc}
 80102bc:	2000c4f4 	.word	0x2000c4f4
 80102c0:	2000c4f8 	.word	0x2000c4f8
 80102c4:	08014570 	.word	0x08014570

080102c8 <vApplicationIPNetworkEventHook>:

/* Called by FreeRTOS+TCP when the network connects or disconnects.  Disconnect
events are only received if implemented in the MAC driver. */
void vApplicationIPNetworkEventHook( eIPCallbackEvent_t eNetworkEvent )
{
 80102c8:	b5b0      	push	{r4, r5, r7, lr}
 80102ca:	b08c      	sub	sp, #48	; 0x30
 80102cc:	af02      	add	r7, sp, #8
 80102ce:	4603      	mov	r3, r0
 80102d0:	71fb      	strb	r3, [r7, #7]
uint32_t ulIPAddress, ulNetMask, ulGatewayAddress, ulDNSServerAddress;
char cBuffer[ 16 ];
static BaseType_t xTasksAlreadyCreated = pdFALSE;

	FreeRTOS_printf( ( "vApplicationIPNetworkEventHook: event %ld\n", eNetworkEvent ) );
 80102d2:	79fb      	ldrb	r3, [r7, #7]
 80102d4:	4842      	ldr	r0, [pc, #264]	; (80103e0 <vApplicationIPNetworkEventHook+0x118>)
 80102d6:	4619      	mov	r1, r3
 80102d8:	f7ff fe20 	bl	800ff1c <lUDPLoggingPrintf>

	/* If the network has just come up...*/
	if( eNetworkEvent == eNetworkUp )
 80102dc:	79fb      	ldrb	r3, [r7, #7]
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d17a      	bne.n	80103d8 <vApplicationIPNetworkEventHook+0x110>
	{
		/* Create the tasks that use the IP stack if they have not already been
		created. */
		if( xTasksAlreadyCreated == pdFALSE )
 80102e2:	4b40      	ldr	r3, [pc, #256]	; (80103e4 <vApplicationIPNetworkEventHook+0x11c>)
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d104      	bne.n	80102f4 <vApplicationIPNetworkEventHook+0x2c>
			/* Tasks that use the TCP/IP stack can be created here. */

			/* Start a new task to fetch logging lines and send them out. */
			#if( mainCREATE_UDP_LOGGING_TASK == 1 )
			{
				vUDPLoggingTaskCreate();
 80102ea:	f7ff fe33 	bl	800ff54 <vUDPLoggingTaskCreate>
				vRegisterTCPCLICommands();
				vStartUDPCommandInterpreterTask( mainUDP_CLI_TASK_STACK_SIZE, mainUDP_CLI_PORT_NUMBER, mainUDP_CLI_TASK_PRIORITY );
			}
			#endif

			xTasksAlreadyCreated = pdTRUE;
 80102ee:	4b3d      	ldr	r3, [pc, #244]	; (80103e4 <vApplicationIPNetworkEventHook+0x11c>)
 80102f0:	2201      	movs	r2, #1
 80102f2:	601a      	str	r2, [r3, #0]
		}

		/* Print out the network configuration, which may have come from a DHCP
		server. */
		FreeRTOS_GetAddressConfiguration( &ulIPAddress, &ulNetMask, &ulGatewayAddress, &ulDNSServerAddress );
 80102f4:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80102f8:	f107 0120 	add.w	r1, r7, #32
 80102fc:	f107 021c 	add.w	r2, r7, #28
 8010300:	f107 0318 	add.w	r3, r7, #24
 8010304:	f7f8 fe2c 	bl	8008f60 <FreeRTOS_GetAddressConfiguration>
		FreeRTOS_inet_ntoa( ulIPAddress, cBuffer );
 8010308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801030a:	b2dd      	uxtb	r5, r3
 801030c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801030e:	0a1b      	lsrs	r3, r3, #8
 8010310:	b2dc      	uxtb	r4, r3
 8010312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010314:	0c1b      	lsrs	r3, r3, #16
 8010316:	b2da      	uxtb	r2, r3
 8010318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801031a:	0e1b      	lsrs	r3, r3, #24
 801031c:	f107 0108 	add.w	r1, r7, #8
 8010320:	9200      	str	r2, [sp, #0]
 8010322:	9301      	str	r3, [sp, #4]
 8010324:	4608      	mov	r0, r1
 8010326:	4930      	ldr	r1, [pc, #192]	; (80103e8 <vApplicationIPNetworkEventHook+0x120>)
 8010328:	462a      	mov	r2, r5
 801032a:	4623      	mov	r3, r4
 801032c:	f7ff fc36 	bl	800fb9c <sprintf>
		FreeRTOS_printf( ( "IP Address: %s\n", cBuffer ) );
 8010330:	f107 0308 	add.w	r3, r7, #8
 8010334:	482d      	ldr	r0, [pc, #180]	; (80103ec <vApplicationIPNetworkEventHook+0x124>)
 8010336:	4619      	mov	r1, r3
 8010338:	f7ff fdf0 	bl	800ff1c <lUDPLoggingPrintf>

		FreeRTOS_inet_ntoa( ulNetMask, cBuffer );
 801033c:	6a3b      	ldr	r3, [r7, #32]
 801033e:	b2dd      	uxtb	r5, r3
 8010340:	6a3b      	ldr	r3, [r7, #32]
 8010342:	0a1b      	lsrs	r3, r3, #8
 8010344:	b2dc      	uxtb	r4, r3
 8010346:	6a3b      	ldr	r3, [r7, #32]
 8010348:	0c1b      	lsrs	r3, r3, #16
 801034a:	b2da      	uxtb	r2, r3
 801034c:	6a3b      	ldr	r3, [r7, #32]
 801034e:	0e1b      	lsrs	r3, r3, #24
 8010350:	f107 0108 	add.w	r1, r7, #8
 8010354:	9200      	str	r2, [sp, #0]
 8010356:	9301      	str	r3, [sp, #4]
 8010358:	4608      	mov	r0, r1
 801035a:	4923      	ldr	r1, [pc, #140]	; (80103e8 <vApplicationIPNetworkEventHook+0x120>)
 801035c:	462a      	mov	r2, r5
 801035e:	4623      	mov	r3, r4
 8010360:	f7ff fc1c 	bl	800fb9c <sprintf>
		FreeRTOS_printf( ( "Subnet Mask: %s\n", cBuffer ) );
 8010364:	f107 0308 	add.w	r3, r7, #8
 8010368:	4821      	ldr	r0, [pc, #132]	; (80103f0 <vApplicationIPNetworkEventHook+0x128>)
 801036a:	4619      	mov	r1, r3
 801036c:	f7ff fdd6 	bl	800ff1c <lUDPLoggingPrintf>

		FreeRTOS_inet_ntoa( ulGatewayAddress, cBuffer );
 8010370:	69fb      	ldr	r3, [r7, #28]
 8010372:	b2dd      	uxtb	r5, r3
 8010374:	69fb      	ldr	r3, [r7, #28]
 8010376:	0a1b      	lsrs	r3, r3, #8
 8010378:	b2dc      	uxtb	r4, r3
 801037a:	69fb      	ldr	r3, [r7, #28]
 801037c:	0c1b      	lsrs	r3, r3, #16
 801037e:	b2da      	uxtb	r2, r3
 8010380:	69fb      	ldr	r3, [r7, #28]
 8010382:	0e1b      	lsrs	r3, r3, #24
 8010384:	f107 0108 	add.w	r1, r7, #8
 8010388:	9200      	str	r2, [sp, #0]
 801038a:	9301      	str	r3, [sp, #4]
 801038c:	4608      	mov	r0, r1
 801038e:	4916      	ldr	r1, [pc, #88]	; (80103e8 <vApplicationIPNetworkEventHook+0x120>)
 8010390:	462a      	mov	r2, r5
 8010392:	4623      	mov	r3, r4
 8010394:	f7ff fc02 	bl	800fb9c <sprintf>
		FreeRTOS_printf( ( "Gateway Address: %s\n", cBuffer ) );
 8010398:	f107 0308 	add.w	r3, r7, #8
 801039c:	4815      	ldr	r0, [pc, #84]	; (80103f4 <vApplicationIPNetworkEventHook+0x12c>)
 801039e:	4619      	mov	r1, r3
 80103a0:	f7ff fdbc 	bl	800ff1c <lUDPLoggingPrintf>

		FreeRTOS_inet_ntoa( ulDNSServerAddress, cBuffer );
 80103a4:	69bb      	ldr	r3, [r7, #24]
 80103a6:	b2dd      	uxtb	r5, r3
 80103a8:	69bb      	ldr	r3, [r7, #24]
 80103aa:	0a1b      	lsrs	r3, r3, #8
 80103ac:	b2dc      	uxtb	r4, r3
 80103ae:	69bb      	ldr	r3, [r7, #24]
 80103b0:	0c1b      	lsrs	r3, r3, #16
 80103b2:	b2da      	uxtb	r2, r3
 80103b4:	69bb      	ldr	r3, [r7, #24]
 80103b6:	0e1b      	lsrs	r3, r3, #24
 80103b8:	f107 0108 	add.w	r1, r7, #8
 80103bc:	9200      	str	r2, [sp, #0]
 80103be:	9301      	str	r3, [sp, #4]
 80103c0:	4608      	mov	r0, r1
 80103c2:	4909      	ldr	r1, [pc, #36]	; (80103e8 <vApplicationIPNetworkEventHook+0x120>)
 80103c4:	462a      	mov	r2, r5
 80103c6:	4623      	mov	r3, r4
 80103c8:	f7ff fbe8 	bl	800fb9c <sprintf>
		FreeRTOS_printf( ( "DNS Server Address: %s\n", cBuffer ) );
 80103cc:	f107 0308 	add.w	r3, r7, #8
 80103d0:	4809      	ldr	r0, [pc, #36]	; (80103f8 <vApplicationIPNetworkEventHook+0x130>)
 80103d2:	4619      	mov	r1, r3
 80103d4:	f7ff fda2 	bl	800ff1c <lUDPLoggingPrintf>
	}
}
 80103d8:	3728      	adds	r7, #40	; 0x28
 80103da:	46bd      	mov	sp, r7
 80103dc:	bdb0      	pop	{r4, r5, r7, pc}
 80103de:	bf00      	nop
 80103e0:	08014584 	.word	0x08014584
 80103e4:	2000c4fc 	.word	0x2000c4fc
 80103e8:	080145b0 	.word	0x080145b0
 80103ec:	080145bc 	.word	0x080145bc
 80103f0:	080145cc 	.word	0x080145cc
 80103f4:	080145e0 	.word	0x080145e0
 80103f8:	080145f8 	.word	0x080145f8

080103fc <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
 80103fc:	b480      	push	{r7}
 80103fe:	b083      	sub	sp, #12
 8010400:	af00      	add	r7, sp, #0
volatile uint32_t ulMallocFailures = 0;
 8010402:	2300      	movs	r3, #0
 8010404:	607b      	str	r3, [r7, #4]
	/* Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	ulMallocFailures++;
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	3301      	adds	r3, #1
 801040a:	607b      	str	r3, [r7, #4]
}
 801040c:	370c      	adds	r7, #12
 801040e:	46bd      	mov	sp, r7
 8010410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010414:	4770      	bx	lr
 8010416:	bf00      	nop

08010418 <vApplicationStackOverflowHook>:
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 8010418:	b480      	push	{r7}
 801041a:	b085      	sub	sp, #20
 801041c:	af00      	add	r7, sp, #0
 801041e:	6078      	str	r0, [r7, #4]
 8010420:	6039      	str	r1, [r7, #0]
 8010422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010426:	f383 8811 	msr	BASEPRI, r3
 801042a:	f3bf 8f6f 	isb	sy
 801042e:	f3bf 8f4f 	dsb	sy
 8010432:	60fb      	str	r3, [r7, #12]

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
	for( ;; );
 8010434:	e7fe      	b.n	8010434 <vApplicationStackOverflowHook+0x1c>
 8010436:	bf00      	nop

08010438 <uxRand>:
}
/*-----------------------------------------------------------*/

UBaseType_t uxRand( void )
{
 8010438:	b580      	push	{r7, lr}
 801043a:	b086      	sub	sp, #24
 801043c:	af00      	add	r7, sp, #0
const uint32_t ulMultiplier = 0x015a4e35UL, ulIncrement = 1UL;
 801043e:	4b1a      	ldr	r3, [pc, #104]	; (80104a8 <uxRand+0x70>)
 8010440:	617b      	str	r3, [r7, #20]
 8010442:	2301      	movs	r3, #1
 8010444:	613b      	str	r3, [r7, #16]
static BaseType_t xInitialised = pdFALSE;

	/* Don't initialise until the scheduler is running, as the timeout in the
	random number generator uses the tick count. */
	if( xInitialised == pdFALSE )
 8010446:	4b19      	ldr	r3, [pc, #100]	; (80104ac <uxRand+0x74>)
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d119      	bne.n	8010482 <uxRand+0x4a>
	{
		if( xTaskGetSchedulerState() !=  taskSCHEDULER_NOT_STARTED )
 801044e:	f7f6 fd05 	bl	8006e5c <xTaskGetSchedulerState>
 8010452:	4603      	mov	r3, r0
 8010454:	2b01      	cmp	r3, #1
 8010456:	d014      	beq.n	8010482 <uxRand+0x4a>
		RNG_HandleTypeDef xRND;
		uint32_t ulSeed;

			/* Generate a random number with which to seed the local pseudo random
			number generating function. */
			HAL_RNG_Init( &xRND );
 8010458:	1d3b      	adds	r3, r7, #4
 801045a:	4618      	mov	r0, r3
 801045c:	f7f3 fd10 	bl	8003e80 <HAL_RNG_Init>
			HAL_RNG_MspInit(&xRND);
 8010460:	1d3b      	adds	r3, r7, #4
 8010462:	4618      	mov	r0, r3
 8010464:	f001 f8ea 	bl	801163c <HAL_RNG_MspInit>
			HAL_RNG_GenerateRandomNumber( &xRND, &ulSeed );
 8010468:	1d3a      	adds	r2, r7, #4
 801046a:	463b      	mov	r3, r7
 801046c:	4610      	mov	r0, r2
 801046e:	4619      	mov	r1, r3
 8010470:	f7f3 fd3a 	bl	8003ee8 <HAL_RNG_GenerateRandomNumber>
			prvSRand( ulSeed );
 8010474:	683b      	ldr	r3, [r7, #0]
 8010476:	4618      	mov	r0, r3
 8010478:	f000 f81c 	bl	80104b4 <prvSRand>
			xInitialised = pdTRUE;
 801047c:	4b0b      	ldr	r3, [pc, #44]	; (80104ac <uxRand+0x74>)
 801047e:	2201      	movs	r2, #1
 8010480:	601a      	str	r2, [r3, #0]
		}
	}

	/* Utility function to generate a pseudo random number. */

	ulNextRand = ( ulMultiplier * ulNextRand ) + ulIncrement;
 8010482:	4b0b      	ldr	r3, [pc, #44]	; (80104b0 <uxRand+0x78>)
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	697a      	ldr	r2, [r7, #20]
 8010488:	fb02 f203 	mul.w	r2, r2, r3
 801048c:	693b      	ldr	r3, [r7, #16]
 801048e:	4413      	add	r3, r2
 8010490:	4a07      	ldr	r2, [pc, #28]	; (80104b0 <uxRand+0x78>)
 8010492:	6013      	str	r3, [r2, #0]
	return( ( int ) ( ulNextRand >> 16UL ) & 0x7fffUL );
 8010494:	4b06      	ldr	r3, [pc, #24]	; (80104b0 <uxRand+0x78>)
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	0c1b      	lsrs	r3, r3, #16
 801049a:	f3c3 030e 	ubfx	r3, r3, #0, #15
}
 801049e:	4618      	mov	r0, r3
 80104a0:	3718      	adds	r7, #24
 80104a2:	46bd      	mov	sp, r7
 80104a4:	bd80      	pop	{r7, pc}
 80104a6:	bf00      	nop
 80104a8:	015a4e35 	.word	0x015a4e35
 80104ac:	2000c500 	.word	0x2000c500
 80104b0:	2000c4f0 	.word	0x2000c4f0

080104b4 <prvSRand>:
/*-----------------------------------------------------------*/

static void prvSRand( UBaseType_t ulSeed )
{
 80104b4:	b480      	push	{r7}
 80104b6:	b083      	sub	sp, #12
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	6078      	str	r0, [r7, #4]
	/* Utility function to seed the pseudo random number generator. */
	ulNextRand = ulSeed;
 80104bc:	4a03      	ldr	r2, [pc, #12]	; (80104cc <prvSRand+0x18>)
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	6013      	str	r3, [r2, #0]
}
 80104c2:	370c      	adds	r7, #12
 80104c4:	46bd      	mov	sp, r7
 80104c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ca:	4770      	bx	lr
 80104cc:	2000c4f0 	.word	0x2000c4f0

080104d0 <vApplicationPingReplyHook>:
/*-----------------------------------------------------------*/

void vApplicationPingReplyHook( ePingReplyStatus_t eStatus, uint16_t usIdentifier )
{
 80104d0:	b480      	push	{r7}
 80104d2:	b083      	sub	sp, #12
 80104d4:	af00      	add	r7, sp, #0
 80104d6:	4603      	mov	r3, r0
 80104d8:	460a      	mov	r2, r1
 80104da:	71fb      	strb	r3, [r7, #7]
 80104dc:	4613      	mov	r3, r2
 80104de:	80bb      	strh	r3, [r7, #4]
}
 80104e0:	370c      	adds	r7, #12
 80104e2:	46bd      	mov	sp, r7
 80104e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e8:	4770      	bx	lr
 80104ea:	bf00      	nop

080104ec <prvInitialiseHeap>:
/*-----------------------------------------------------------*/

static void prvInitialiseHeap( void )
{
 80104ec:	b580      	push	{r7, lr}
 80104ee:	b086      	sub	sp, #24
 80104f0:	af00      	add	r7, sp, #0
volatile uint32_t ulHeapSize;
volatile uint8_t *pucHeapStart;

	/* Heap_5 is used so the maximum heap size can be calculated and initialised
	at run time. */
	pucHeapStart = ( uint8_t * ) ( ( ( ( uint32_t ) &HEAP_START ) + 7 ) & ~0x07ul );
 80104f2:	4b10      	ldr	r3, [pc, #64]	; (8010534 <prvInitialiseHeap+0x48>)
 80104f4:	3307      	adds	r3, #7
 80104f6:	f023 0307 	bic.w	r3, r3, #7
 80104fa:	617b      	str	r3, [r7, #20]

	ulHeapSize = ( uint32_t ) ( &HEAP_END - &HEAP_START );
 80104fc:	4a0e      	ldr	r2, [pc, #56]	; (8010538 <prvInitialiseHeap+0x4c>)
 80104fe:	4b0d      	ldr	r3, [pc, #52]	; (8010534 <prvInitialiseHeap+0x48>)
 8010500:	1ad3      	subs	r3, r2, r3
 8010502:	613b      	str	r3, [r7, #16]
	ulHeapSize &= ~0x07ul;
 8010504:	693b      	ldr	r3, [r7, #16]
 8010506:	f023 0307 	bic.w	r3, r3, #7
 801050a:	613b      	str	r3, [r7, #16]
	ulHeapSize -= 1024;
 801050c:	693b      	ldr	r3, [r7, #16]
 801050e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8010512:	613b      	str	r3, [r7, #16]

	HeapRegion_t xHeapRegions[] =
 8010514:	697b      	ldr	r3, [r7, #20]
 8010516:	603b      	str	r3, [r7, #0]
 8010518:	693b      	ldr	r3, [r7, #16]
 801051a:	607b      	str	r3, [r7, #4]
 801051c:	2300      	movs	r3, #0
 801051e:	60bb      	str	r3, [r7, #8]
 8010520:	2300      	movs	r3, #0
 8010522:	60fb      	str	r3, [r7, #12]
	{
		{ ( unsigned char *) pucHeapStart, ulHeapSize },
		{ NULL, 0 }
 	};

	vPortDefineHeapRegions( xHeapRegions );
 8010524:	463b      	mov	r3, r7
 8010526:	4618      	mov	r0, r3
 8010528:	f7f4 ff2a 	bl	8005380 <vPortDefineHeapRegions>
}
 801052c:	3718      	adds	r7, #24
 801052e:	46bd      	mov	sp, r7
 8010530:	bd80      	pop	{r7, pc}
 8010532:	bf00      	nop
 8010534:	2000d3bc 	.word	0x2000d3bc
 8010538:	20080000 	.word	0x20080000

0801053c <vOutputChar>:
/*-----------------------------------------------------------*/

void vOutputChar( const char cChar, const TickType_t xTicksToWait  )
{
 801053c:	b480      	push	{r7}
 801053e:	b083      	sub	sp, #12
 8010540:	af00      	add	r7, sp, #0
 8010542:	4603      	mov	r3, r0
 8010544:	6039      	str	r1, [r7, #0]
 8010546:	71fb      	strb	r3, [r7, #7]
	/* Not doing anything - just required for printf-stdarg.c to link. */
}
 8010548:	370c      	adds	r7, #12
 801054a:	46bd      	mov	sp, r7
 801054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010550:	4770      	bx	lr
 8010552:	bf00      	nop

08010554 <pcApplicationHostnameHook>:
/*-----------------------------------------------------------*/

const char *pcApplicationHostnameHook( void )
{
 8010554:	b480      	push	{r7}
 8010556:	af00      	add	r7, sp, #0
	/* Assign the name "rtosdemo" to this network node.  This function will be
	called during the DHCP: the machine will be registered with an IP address
	plus this name. */
	return mainHOST_NAME;
 8010558:	4b02      	ldr	r3, [pc, #8]	; (8010564 <pcApplicationHostnameHook+0x10>)
}
 801055a:	4618      	mov	r0, r3
 801055c:	46bd      	mov	sp, r7
 801055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010562:	4770      	bx	lr
 8010564:	08014610 	.word	0x08014610

08010568 <xApplicationDNSQueryHook>:
/*-----------------------------------------------------------*/


BaseType_t xApplicationDNSQueryHook( const char *pcName )
{
 8010568:	b580      	push	{r7, lr}
 801056a:	b084      	sub	sp, #16
 801056c:	af00      	add	r7, sp, #0
 801056e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	/* Determine if a name lookup is for this node.  Two names are given
	to this node: that returned by pcApplicationHostnameHook() and that set
	by mainDEVICE_NICK_NAME. */
	if( strcasecmp( pcName, pcApplicationHostnameHook() ) == 0 )
 8010570:	f7ff fff0 	bl	8010554 <pcApplicationHostnameHook>
 8010574:	4603      	mov	r3, r0
 8010576:	6878      	ldr	r0, [r7, #4]
 8010578:	4619      	mov	r1, r3
 801057a:	f003 fd5d 	bl	8014038 <strcasecmp>
 801057e:	4603      	mov	r3, r0
 8010580:	2b00      	cmp	r3, #0
 8010582:	d102      	bne.n	801058a <xApplicationDNSQueryHook+0x22>
	{
		xReturn = pdPASS;
 8010584:	2301      	movs	r3, #1
 8010586:	60fb      	str	r3, [r7, #12]
 8010588:	e00b      	b.n	80105a2 <xApplicationDNSQueryHook+0x3a>
	}
	else if( strcasecmp( pcName, mainDEVICE_NICK_NAME ) == 0 )
 801058a:	6878      	ldr	r0, [r7, #4]
 801058c:	4907      	ldr	r1, [pc, #28]	; (80105ac <xApplicationDNSQueryHook+0x44>)
 801058e:	f003 fd53 	bl	8014038 <strcasecmp>
 8010592:	4603      	mov	r3, r0
 8010594:	2b00      	cmp	r3, #0
 8010596:	d102      	bne.n	801059e <xApplicationDNSQueryHook+0x36>
	{
		xReturn = pdPASS;
 8010598:	2301      	movs	r3, #1
 801059a:	60fb      	str	r3, [r7, #12]
 801059c:	e001      	b.n	80105a2 <xApplicationDNSQueryHook+0x3a>
	}
	else
	{
		xReturn = pdFAIL;
 801059e:	2300      	movs	r3, #0
 80105a0:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80105a2:	68fb      	ldr	r3, [r7, #12]
}
 80105a4:	4618      	mov	r0, r3
 80105a6:	3710      	adds	r7, #16
 80105a8:	46bd      	mov	sp, r7
 80105aa:	bd80      	pop	{r7, pc}
 80105ac:	0801461c 	.word	0x0801461c

080105b0 <xGetRunTimeCounterValue>:
/*-----------------------------------------------------------*/

uint32_t xGetRunTimeCounterValue( void )
{
 80105b0:	b580      	push	{r7, lr}
 80105b2:	af00      	add	r7, sp, #0
static uint64_t ullHiresTime = 0; /* Is always 0? */

	return ( uint32_t ) ( ullGetHighResolutionTime() - ullHiresTime );
 80105b4:	f000 ff92 	bl	80114dc <ullGetHighResolutionTime>
 80105b8:	4602      	mov	r2, r0
 80105ba:	460b      	mov	r3, r1
 80105bc:	4611      	mov	r1, r2
 80105be:	4b03      	ldr	r3, [pc, #12]	; (80105cc <xGetRunTimeCounterValue+0x1c>)
 80105c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105c4:	4613      	mov	r3, r2
 80105c6:	1acb      	subs	r3, r1, r3
}
 80105c8:	4618      	mov	r0, r3
 80105ca:	bd80      	pop	{r7, pc}
 80105cc:	2000c508 	.word	0x2000c508

080105d0 <vApplicationTickHook>:
/*-----------------------------------------------------------*/

void vApplicationTickHook( void )
{
 80105d0:	b580      	push	{r7, lr}
 80105d2:	af00      	add	r7, sp, #0
	/* Call the ST HAL tick function. */
	HAL_IncTick();
 80105d4:	f7f0 f908 	bl	80007e8 <HAL_IncTick>
}
 80105d8:	bd80      	pop	{r7, pc}
 80105da:	bf00      	nop

080105dc <HAL_ETH_MspInit>:
  * @brief  Initializes the ETH MSP.
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)
{
 80105dc:	b580      	push	{r7, lr}
 80105de:	b08e      	sub	sp, #56	; 0x38
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable GPIOs clocks */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80105e4:	4a39      	ldr	r2, [pc, #228]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 80105e6:	4b39      	ldr	r3, [pc, #228]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 80105e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80105ea:	f043 0301 	orr.w	r3, r3, #1
 80105ee:	6313      	str	r3, [r2, #48]	; 0x30
 80105f0:	4b36      	ldr	r3, [pc, #216]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 80105f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80105f4:	f003 0301 	and.w	r3, r3, #1
 80105f8:	623b      	str	r3, [r7, #32]
 80105fa:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80105fc:	4a33      	ldr	r2, [pc, #204]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 80105fe:	4b33      	ldr	r3, [pc, #204]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 8010600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010602:	f043 0304 	orr.w	r3, r3, #4
 8010606:	6313      	str	r3, [r2, #48]	; 0x30
 8010608:	4b30      	ldr	r3, [pc, #192]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 801060a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801060c:	f003 0304 	and.w	r3, r3, #4
 8010610:	61fb      	str	r3, [r7, #28]
 8010612:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8010614:	4a2d      	ldr	r2, [pc, #180]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 8010616:	4b2d      	ldr	r3, [pc, #180]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 8010618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801061a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801061e:	6313      	str	r3, [r2, #48]	; 0x30
 8010620:	4b2a      	ldr	r3, [pc, #168]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 8010622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010628:	61bb      	str	r3, [r7, #24]
 801062a:	69bb      	ldr	r3, [r7, #24]
        RMII_MII_TXD0 ---------------------> PG13
        RMII_MII_TXD1 ---------------------> PG14
  */

  /* Configure PA1, PA2 and PA7 */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 801062c:	2303      	movs	r3, #3
 801062e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8010630:	2302      	movs	r3, #2
 8010632:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8010634:	2300      	movs	r3, #0
 8010636:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Alternate = GPIO_AF11_ETH;
 8010638:	230b      	movs	r3, #11
 801063a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_7;
 801063c:	2386      	movs	r3, #134	; 0x86
 801063e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8010640:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010644:	4822      	ldr	r0, [pc, #136]	; (80106d0 <HAL_ETH_MspInit+0xf4>)
 8010646:	4619      	mov	r1, r3
 8010648:	f7f1 f84a 	bl	80016e0 <HAL_GPIO_Init>

  /* Configure PC1, PC4 and PC5 */
  GPIO_InitStructure.Pin = GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5;
 801064c:	2332      	movs	r3, #50	; 0x32
 801064e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8010650:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010654:	481f      	ldr	r0, [pc, #124]	; (80106d4 <HAL_ETH_MspInit+0xf8>)
 8010656:	4619      	mov	r1, r3
 8010658:	f7f1 f842 	bl	80016e0 <HAL_GPIO_Init>

  /* Configure PG2, PG11, PG13 and PG14 */
  GPIO_InitStructure.Pin =  GPIO_PIN_2 | GPIO_PIN_11 | GPIO_PIN_13 | GPIO_PIN_14;
 801065c:	f646 0304 	movw	r3, #26628	; 0x6804
 8010660:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8010662:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010666:	481c      	ldr	r0, [pc, #112]	; (80106d8 <HAL_ETH_MspInit+0xfc>)
 8010668:	4619      	mov	r1, r3
 801066a:	f7f1 f839 	bl	80016e0 <HAL_GPIO_Init>

  /* Enable the Ethernet global Interrupt */
  HAL_NVIC_SetPriority(ETH_IRQn, 0x7, 0);
 801066e:	203d      	movs	r0, #61	; 0x3d
 8010670:	2107      	movs	r1, #7
 8010672:	2200      	movs	r2, #0
 8010674:	f7f0 f9ba 	bl	80009ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ETH_IRQn);
 8010678:	203d      	movs	r0, #61	; 0x3d
 801067a:	f7f0 f9d3 	bl	8000a24 <HAL_NVIC_EnableIRQ>

  /* Enable ETHERNET clock  */
  __HAL_RCC_ETH_CLK_ENABLE();
 801067e:	4a13      	ldr	r2, [pc, #76]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 8010680:	4b12      	ldr	r3, [pc, #72]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 8010682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010684:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8010688:	6313      	str	r3, [r2, #48]	; 0x30
 801068a:	4b10      	ldr	r3, [pc, #64]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 801068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801068e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010692:	617b      	str	r3, [r7, #20]
 8010694:	697b      	ldr	r3, [r7, #20]
 8010696:	4a0d      	ldr	r2, [pc, #52]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 8010698:	4b0c      	ldr	r3, [pc, #48]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 801069a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801069c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80106a0:	6313      	str	r3, [r2, #48]	; 0x30
 80106a2:	4b0a      	ldr	r3, [pc, #40]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 80106a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106a6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80106aa:	613b      	str	r3, [r7, #16]
 80106ac:	693b      	ldr	r3, [r7, #16]
 80106ae:	4a07      	ldr	r2, [pc, #28]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 80106b0:	4b06      	ldr	r3, [pc, #24]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 80106b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106b4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80106b8:	6313      	str	r3, [r2, #48]	; 0x30
 80106ba:	4b04      	ldr	r3, [pc, #16]	; (80106cc <HAL_ETH_MspInit+0xf0>)
 80106bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80106c2:	60fb      	str	r3, [r7, #12]
 80106c4:	68fb      	ldr	r3, [r7, #12]
}
 80106c6:	3738      	adds	r7, #56	; 0x38
 80106c8:	46bd      	mov	sp, r7
 80106ca:	bd80      	pop	{r7, pc}
 80106cc:	40023800 	.word	0x40023800
 80106d0:	40020000 	.word	0x40020000
 80106d4:	40020800 	.word	0x40020800
 80106d8:	40021800 	.word	0x40021800

080106dc <BSP_Config_task>:
  * @brief  Initializes the STM32F769I-DISOVERY's LCD and LEDs resources.
  * @param  None
  * @retval None
  */
static void BSP_Config_task(void *pvParameters)
{
 80106dc:	b580      	push	{r7, lr}
 80106de:	b082      	sub	sp, #8
 80106e0:	af00      	add	r7, sp, #0
 80106e2:	6078      	str	r0, [r7, #4]
  (void) pvParameters;
  /* Configure LED1 and LED2 */
  BSP_LED_Init(LED1);
 80106e4:	2000      	movs	r0, #0
 80106e6:	f001 fb2b 	bl	8011d40 <BSP_LED_Init>
  BSP_LED_Init(LED2);
 80106ea:	2001      	movs	r0, #1
 80106ec:	f001 fb28 	bl	8011d40 <BSP_LED_Init>

  /* Initialize the LCD */
  BSP_LCD_Init();
 80106f0:	f001 fb7a 	bl	8011de8 <BSP_LCD_Init>
  //LCD_LOG_SetFooter((uint8_t *)"STM32F769I-DISOVERY board");
  
  //LCD_UsrLog ("  Blink LED BLINK!!!...\n");

  while(1){
      vTaskDelay(1000);
 80106f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80106f8:	f7f5 fe34 	bl	8006364 <vTaskDelay>
	  //HAL_Delay(100);
	  //vTaskSuspend(NULL);
	  vTaskDelete(NULL);
 80106fc:	2000      	movs	r0, #0
 80106fe:	f7f5 fd9b 	bl	8006238 <vTaskDelete>
  }
 8010702:	e7f7      	b.n	80106f4 <BSP_Config_task+0x18>

08010704 <SystemClock_Config>:


/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8010704:	b580      	push	{r7, lr}
 8010706:	b0b8      	sub	sp, #224	; 0xe0
 8010708:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 801070a:	4a47      	ldr	r2, [pc, #284]	; (8010828 <SystemClock_Config+0x124>)
 801070c:	4b46      	ldr	r3, [pc, #280]	; (8010828 <SystemClock_Config+0x124>)
 801070e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010710:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010714:	6413      	str	r3, [r2, #64]	; 0x40
 8010716:	4b44      	ldr	r3, [pc, #272]	; (8010828 <SystemClock_Config+0x124>)
 8010718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801071a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801071e:	607b      	str	r3, [r7, #4]
 8010720:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8010722:	4a42      	ldr	r2, [pc, #264]	; (801082c <SystemClock_Config+0x128>)
 8010724:	4b41      	ldr	r3, [pc, #260]	; (801082c <SystemClock_Config+0x128>)
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801072c:	6013      	str	r3, [r2, #0]
 801072e:	4b3f      	ldr	r3, [pc, #252]	; (801082c <SystemClock_Config+0x128>)
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8010736:	603b      	str	r3, [r7, #0]
 8010738:	683b      	ldr	r3, [r7, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 801073a:	2305      	movs	r3, #5
 801073c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8010740:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8010744:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8010748:	2301      	movs	r3, #1
 801074a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 801074e:	2302      	movs	r3, #2
 8010750:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8010754:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8010758:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 25;
 801075c:	2319      	movs	r3, #25
 801075e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 400;
 8010762:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8010766:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 801076a:	2302      	movs	r3, #2
 801076c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8010770:	2304      	movs	r3, #4
 8010772:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8010776:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 801077a:	4618      	mov	r0, r3
 801077c:	f7f1 fb04 	bl	8001d88 <HAL_RCC_OscConfig>
 8010780:	4603      	mov	r3, r0
 8010782:	2b00      	cmp	r3, #0
 8010784:	d001      	beq.n	801078a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8010786:	f000 fca7 	bl	80110d8 <Error_Handler>
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 801078a:	f7f1 faaf 	bl	8001cec <HAL_PWREx_EnableOverDrive>
 801078e:	4603      	mov	r3, r0
 8010790:	2b00      	cmp	r3, #0
 8010792:	d001      	beq.n	8010798 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8010794:	f000 fca0 	bl	80110d8 <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8010798:	230f      	movs	r3, #15
 801079a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 801079e:	2302      	movs	r3, #2
 80107a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80107a4:	2300      	movs	r3, #0
 80107a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80107aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80107ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80107b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80107b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80107ba:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80107be:	4618      	mov	r0, r3
 80107c0:	2106      	movs	r1, #6
 80107c2:	f7f1 fd79 	bl	80022b8 <HAL_RCC_ClockConfig>
 80107c6:	4603      	mov	r3, r0
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d001      	beq.n	80107d0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80107cc:	f000 fc84 	bl	80110d8 <Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80107d0:	2320      	movs	r3, #32
 80107d2:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80107d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80107d8:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80107da:	f107 0308 	add.w	r3, r7, #8
 80107de:	4618      	mov	r0, r3
 80107e0:	f7f1 ff46 	bl	8002670 <HAL_RCCEx_PeriphCLKConfig>
 80107e4:	4603      	mov	r3, r0
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d001      	beq.n	80107ee <SystemClock_Config+0xea>
  {
    Error_Handler();
 80107ea:	f000 fc75 	bl	80110d8 <Error_Handler>
  }

    /**Configure LSE Drive Capability 
    */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80107ee:	4a0e      	ldr	r2, [pc, #56]	; (8010828 <SystemClock_Config+0x124>)
 80107f0:	4b0d      	ldr	r3, [pc, #52]	; (8010828 <SystemClock_Config+0x124>)
 80107f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80107f4:	f023 0318 	bic.w	r3, r3, #24
 80107f8:	6713      	str	r3, [r2, #112]	; 0x70

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80107fa:	f7f1 fedb 	bl	80025b4 <HAL_RCC_GetHCLKFreq>
 80107fe:	4602      	mov	r2, r0
 8010800:	4b0b      	ldr	r3, [pc, #44]	; (8010830 <SystemClock_Config+0x12c>)
 8010802:	fba3 2302 	umull	r2, r3, r3, r2
 8010806:	099b      	lsrs	r3, r3, #6
 8010808:	4618      	mov	r0, r3
 801080a:	f7f0 f919 	bl	8000a40 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 801080e:	2004      	movs	r0, #4
 8010810:	f7f0 f922 	bl	8000a58 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8010814:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010818:	210f      	movs	r1, #15
 801081a:	2200      	movs	r2, #0
 801081c:	f7f0 f8e6 	bl	80009ec <HAL_NVIC_SetPriority>
}
 8010820:	37e0      	adds	r7, #224	; 0xe0
 8010822:	46bd      	mov	sp, r7
 8010824:	bd80      	pop	{r7, pc}
 8010826:	bf00      	nop
 8010828:	40023800 	.word	0x40023800
 801082c:	40007000 	.word	0x40007000
 8010830:	10624dd3 	.word	0x10624dd3

08010834 <MX_RTC_Init>:

/* RTC init function */
static void MX_RTC_Init(void)
{
 8010834:	b580      	push	{r7, lr}
 8010836:	af00      	add	r7, sp, #0

    /**Initialize RTC Only 
    */
  hrtc.Instance = RTC;
 8010838:	4b0e      	ldr	r3, [pc, #56]	; (8010874 <MX_RTC_Init+0x40>)
 801083a:	4a0f      	ldr	r2, [pc, #60]	; (8010878 <MX_RTC_Init+0x44>)
 801083c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 801083e:	4b0d      	ldr	r3, [pc, #52]	; (8010874 <MX_RTC_Init+0x40>)
 8010840:	2200      	movs	r2, #0
 8010842:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8010844:	4b0b      	ldr	r3, [pc, #44]	; (8010874 <MX_RTC_Init+0x40>)
 8010846:	227f      	movs	r2, #127	; 0x7f
 8010848:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 801084a:	4b0a      	ldr	r3, [pc, #40]	; (8010874 <MX_RTC_Init+0x40>)
 801084c:	22ff      	movs	r2, #255	; 0xff
 801084e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8010850:	4b08      	ldr	r3, [pc, #32]	; (8010874 <MX_RTC_Init+0x40>)
 8010852:	2200      	movs	r2, #0
 8010854:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8010856:	4b07      	ldr	r3, [pc, #28]	; (8010874 <MX_RTC_Init+0x40>)
 8010858:	2200      	movs	r2, #0
 801085a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 801085c:	4b05      	ldr	r3, [pc, #20]	; (8010874 <MX_RTC_Init+0x40>)
 801085e:	2200      	movs	r2, #0
 8010860:	619a      	str	r2, [r3, #24]

  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8010862:	4804      	ldr	r0, [pc, #16]	; (8010874 <MX_RTC_Init+0x40>)
 8010864:	f7f3 fa64 	bl	8003d30 <HAL_RTC_Init>
 8010868:	4603      	mov	r3, r0
 801086a:	2b00      	cmp	r3, #0
 801086c:	d001      	beq.n	8010872 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 801086e:	f000 fc33 	bl	80110d8 <Error_Handler>
  }


}
 8010872:	bd80      	pop	{r7, pc}
 8010874:	2000d0f4 	.word	0x2000d0f4
 8010878:	40002800 	.word	0x40002800

0801087c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 801087c:	b580      	push	{r7, lr}
 801087e:	b088      	sub	sp, #32
 8010880:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming;

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8010882:	4b1e      	ldr	r3, [pc, #120]	; (80108fc <MX_FMC_Init+0x80>)
 8010884:	4a1e      	ldr	r2, [pc, #120]	; (8010900 <MX_FMC_Init+0x84>)
 8010886:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8010888:	4b1c      	ldr	r3, [pc, #112]	; (80108fc <MX_FMC_Init+0x80>)
 801088a:	2200      	movs	r2, #0
 801088c:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 801088e:	4b1b      	ldr	r3, [pc, #108]	; (80108fc <MX_FMC_Init+0x80>)
 8010890:	2200      	movs	r2, #0
 8010892:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8010894:	4b19      	ldr	r3, [pc, #100]	; (80108fc <MX_FMC_Init+0x80>)
 8010896:	2208      	movs	r2, #8
 8010898:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 801089a:	4b18      	ldr	r3, [pc, #96]	; (80108fc <MX_FMC_Init+0x80>)
 801089c:	2220      	movs	r2, #32
 801089e:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80108a0:	4b16      	ldr	r3, [pc, #88]	; (80108fc <MX_FMC_Init+0x80>)
 80108a2:	2240      	movs	r2, #64	; 0x40
 80108a4:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 80108a6:	4b15      	ldr	r3, [pc, #84]	; (80108fc <MX_FMC_Init+0x80>)
 80108a8:	2280      	movs	r2, #128	; 0x80
 80108aa:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80108ac:	4b13      	ldr	r3, [pc, #76]	; (80108fc <MX_FMC_Init+0x80>)
 80108ae:	2200      	movs	r2, #0
 80108b0:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 80108b2:	4b12      	ldr	r3, [pc, #72]	; (80108fc <MX_FMC_Init+0x80>)
 80108b4:	2200      	movs	r2, #0
 80108b6:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80108b8:	4b10      	ldr	r3, [pc, #64]	; (80108fc <MX_FMC_Init+0x80>)
 80108ba:	2200      	movs	r2, #0
 80108bc:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80108be:	4b0f      	ldr	r3, [pc, #60]	; (80108fc <MX_FMC_Init+0x80>)
 80108c0:	2200      	movs	r2, #0
 80108c2:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 80108c4:	2310      	movs	r3, #16
 80108c6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 80108c8:	2310      	movs	r3, #16
 80108ca:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 80108cc:	2310      	movs	r3, #16
 80108ce:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 80108d0:	2310      	movs	r3, #16
 80108d2:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 80108d4:	2310      	movs	r3, #16
 80108d6:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 80108d8:	2310      	movs	r3, #16
 80108da:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 80108dc:	2310      	movs	r3, #16
 80108de:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80108e0:	1d3b      	adds	r3, r7, #4
 80108e2:	4806      	ldr	r0, [pc, #24]	; (80108fc <MX_FMC_Init+0x80>)
 80108e4:	4619      	mov	r1, r3
 80108e6:	f7f2 fe05 	bl	80034f4 <HAL_SDRAM_Init>
 80108ea:	4603      	mov	r3, r0
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d001      	beq.n	80108f4 <MX_FMC_Init+0x78>
  {
    Error_Handler();
 80108f0:	f000 fbf2 	bl	80110d8 <Error_Handler>
  }

}
 80108f4:	3720      	adds	r7, #32
 80108f6:	46bd      	mov	sp, r7
 80108f8:	bd80      	pop	{r7, pc}
 80108fa:	bf00      	nop
 80108fc:	2000d114 	.word	0x2000d114
 8010900:	a0000140 	.word	0xa0000140

08010904 <MX_GPIO_Init>:
     PB11   ------> USB_OTG_HS_ULPI_D4
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
*/
static void MX_GPIO_Init(void)
{
 8010904:	b580      	push	{r7, lr}
 8010906:	b090      	sub	sp, #64	; 0x40
 8010908:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 801090a:	4aac      	ldr	r2, [pc, #688]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 801090c:	4bab      	ldr	r3, [pc, #684]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 801090e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010910:	f043 0310 	orr.w	r3, r3, #16
 8010914:	6313      	str	r3, [r2, #48]	; 0x30
 8010916:	4ba9      	ldr	r3, [pc, #676]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801091a:	f003 0310 	and.w	r3, r3, #16
 801091e:	62bb      	str	r3, [r7, #40]	; 0x28
 8010920:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8010922:	4aa6      	ldr	r2, [pc, #664]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010924:	4ba5      	ldr	r3, [pc, #660]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801092c:	6313      	str	r3, [r2, #48]	; 0x30
 801092e:	4ba3      	ldr	r3, [pc, #652]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010936:	627b      	str	r3, [r7, #36]	; 0x24
 8010938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 801093a:	4aa0      	ldr	r2, [pc, #640]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 801093c:	4b9f      	ldr	r3, [pc, #636]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 801093e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010940:	f043 0302 	orr.w	r3, r3, #2
 8010944:	6313      	str	r3, [r2, #48]	; 0x30
 8010946:	4b9d      	ldr	r3, [pc, #628]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801094a:	f003 0302 	and.w	r3, r3, #2
 801094e:	623b      	str	r3, [r7, #32]
 8010950:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8010952:	4a9a      	ldr	r2, [pc, #616]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010954:	4b99      	ldr	r3, [pc, #612]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010958:	f043 0308 	orr.w	r3, r3, #8
 801095c:	6313      	str	r3, [r2, #48]	; 0x30
 801095e:	4b97      	ldr	r3, [pc, #604]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010962:	f003 0308 	and.w	r3, r3, #8
 8010966:	61fb      	str	r3, [r7, #28]
 8010968:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 801096a:	4a94      	ldr	r2, [pc, #592]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 801096c:	4b93      	ldr	r3, [pc, #588]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 801096e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010970:	f043 0304 	orr.w	r3, r3, #4
 8010974:	6313      	str	r3, [r2, #48]	; 0x30
 8010976:	4b91      	ldr	r3, [pc, #580]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801097a:	f003 0304 	and.w	r3, r3, #4
 801097e:	61bb      	str	r3, [r7, #24]
 8010980:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8010982:	4a8e      	ldr	r2, [pc, #568]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010984:	4b8d      	ldr	r3, [pc, #564]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010988:	f043 0301 	orr.w	r3, r3, #1
 801098c:	6313      	str	r3, [r2, #48]	; 0x30
 801098e:	4b8b      	ldr	r3, [pc, #556]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010992:	f003 0301 	and.w	r3, r3, #1
 8010996:	617b      	str	r3, [r7, #20]
 8010998:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 801099a:	4a88      	ldr	r2, [pc, #544]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 801099c:	4b87      	ldr	r3, [pc, #540]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 801099e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80109a4:	6313      	str	r3, [r2, #48]	; 0x30
 80109a6:	4b85      	ldr	r3, [pc, #532]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80109ae:	613b      	str	r3, [r7, #16]
 80109b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80109b2:	4a82      	ldr	r2, [pc, #520]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109b4:	4b81      	ldr	r3, [pc, #516]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80109bc:	6313      	str	r3, [r2, #48]	; 0x30
 80109be:	4b7f      	ldr	r3, [pc, #508]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80109c6:	60fb      	str	r3, [r7, #12]
 80109c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80109ca:	4a7c      	ldr	r2, [pc, #496]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109cc:	4b7b      	ldr	r3, [pc, #492]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109d0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80109d4:	6313      	str	r3, [r2, #48]	; 0x30
 80109d6:	4b79      	ldr	r3, [pc, #484]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80109de:	60bb      	str	r3, [r7, #8]
 80109e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80109e2:	4a76      	ldr	r2, [pc, #472]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109e4:	4b75      	ldr	r3, [pc, #468]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109e8:	f043 0320 	orr.w	r3, r3, #32
 80109ec:	6313      	str	r3, [r2, #48]	; 0x30
 80109ee:	4b73      	ldr	r3, [pc, #460]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109f2:	f003 0320 	and.w	r3, r3, #32
 80109f6:	607b      	str	r3, [r7, #4]
 80109f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80109fa:	4a70      	ldr	r2, [pc, #448]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109fc:	4b6f      	ldr	r3, [pc, #444]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 80109fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010a00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a04:	6313      	str	r3, [r2, #48]	; 0x30
 8010a06:	4b6d      	ldr	r3, [pc, #436]	; (8010bbc <MX_GPIO_Init+0x2b8>)
 8010a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010a0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010a0e:	603b      	str	r3, [r7, #0]
 8010a10:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : SAI1_FSA_Pin SAI1_SDB_Pin SAI1_SCKA_Pin SAI1_SDA_Pin */
  GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_SDB_Pin|SAI1_SCKA_Pin|SAI1_SDA_Pin;
 8010a12:	2378      	movs	r3, #120	; 0x78
 8010a14:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010a16:	2302      	movs	r3, #2
 8010a18:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010a1e:	2300      	movs	r3, #0
 8010a20:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8010a22:	2306      	movs	r3, #6
 8010a24:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8010a26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010a2a:	4865      	ldr	r0, [pc, #404]	; (8010bc0 <MX_GPIO_Init+0x2bc>)
 8010a2c:	4619      	mov	r1, r3
 8010a2e:	f7f0 fe57 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8010a32:	2304      	movs	r3, #4
 8010a34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010a36:	2302      	movs	r3, #2
 8010a38:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a3a:	2300      	movs	r3, #0
 8010a3c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010a3e:	2303      	movs	r3, #3
 8010a40:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8010a42:	2309      	movs	r3, #9
 8010a44:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8010a46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010a4a:	485d      	ldr	r0, [pc, #372]	; (8010bc0 <MX_GPIO_Init+0x2bc>)
 8010a4c:	4619      	mov	r1, r3
 8010a4e:	f7f0 fe47 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8010a52:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8010a56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010a58:	2302      	movs	r3, #2
 8010a5a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a5c:	2300      	movs	r3, #0
 8010a5e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010a60:	2303      	movs	r3, #3
 8010a62:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8010a64:	230b      	movs	r3, #11
 8010a66:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8010a68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010a6c:	4855      	ldr	r0, [pc, #340]	; (8010bc4 <MX_GPIO_Init+0x2c0>)
 8010a6e:	4619      	mov	r1, r3
 8010a70:	f7f0 fe36 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8010a74:	f44f 7340 	mov.w	r3, #768	; 0x300
 8010a78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8010a7a:	2312      	movs	r3, #18
 8010a7c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010a7e:	2301      	movs	r3, #1
 8010a80:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010a82:	2300      	movs	r3, #0
 8010a84:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8010a86:	2304      	movs	r3, #4
 8010a88:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010a8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010a8e:	484e      	ldr	r0, [pc, #312]	; (8010bc8 <MX_GPIO_Init+0x2c4>)
 8010a90:	4619      	mov	r1, r3
 8010a92:	f7f0 fe25 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin 
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin 
 8010a96:	f643 4323 	movw	r3, #15395	; 0x3c23
 8010a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010a9c:	2302      	movs	r3, #2
 8010a9e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010aa0:	2300      	movs	r3, #0
 8010aa2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010aa4:	2303      	movs	r3, #3
 8010aa6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8010aa8:	230a      	movs	r3, #10
 8010aaa:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010aac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010ab0:	4845      	ldr	r0, [pc, #276]	; (8010bc8 <MX_GPIO_Init+0x2c4>)
 8010ab2:	4619      	mov	r1, r3
 8010ab4:	f7f0 fe14 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : uSD_D3_Pin uSD_D2_Pin */
  GPIO_InitStruct.Pin = uSD_D3_Pin|uSD_D2_Pin;
 8010ab8:	2318      	movs	r3, #24
 8010aba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010abc:	2302      	movs	r3, #2
 8010abe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010ac4:	2303      	movs	r3, #3
 8010ac6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 8010ac8:	230a      	movs	r3, #10
 8010aca:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010acc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010ad0:	483d      	ldr	r0, [pc, #244]	; (8010bc8 <MX_GPIO_Init+0x2c4>)
 8010ad2:	4619      	mov	r1, r3
 8010ad4:	f7f0 fe04 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : uSD_CMD_Pin uSD_CLK_Pin */
  GPIO_InitStruct.Pin = uSD_CMD_Pin|uSD_CLK_Pin;
 8010ad8:	23c0      	movs	r3, #192	; 0xc0
 8010ada:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010adc:	2302      	movs	r3, #2
 8010ade:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010ae4:	2303      	movs	r3, #3
 8010ae6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8010ae8:	230b      	movs	r3, #11
 8010aea:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8010aec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010af0:	4836      	ldr	r0, [pc, #216]	; (8010bcc <MX_GPIO_Init+0x2c8>)
 8010af2:	4619      	mov	r1, r3
 8010af4:	f7f0 fdf4 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_RX_Pin */
  GPIO_InitStruct.Pin = WIFI_RX_Pin;
 8010af8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010afc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010afe:	2302      	movs	r3, #2
 8010b00:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b02:	2300      	movs	r3, #0
 8010b04:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010b06:	2303      	movs	r3, #3
 8010b08:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8010b0a:	2308      	movs	r3, #8
 8010b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(WIFI_RX_GPIO_Port, &GPIO_InitStruct);
 8010b0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010b12:	482f      	ldr	r0, [pc, #188]	; (8010bd0 <MX_GPIO_Init+0x2cc>)
 8010b14:	4619      	mov	r1, r3
 8010b16:	f7f0 fde3 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CEC_Pin */
  GPIO_InitStruct.Pin = CEC_Pin;
 8010b1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8010b20:	2312      	movs	r3, #18
 8010b22:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b24:	2300      	movs	r3, #0
 8010b26:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010b28:	2300      	movs	r3, #0
 8010b2a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_CEC;
 8010b2c:	2304      	movs	r3, #4
 8010b2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(CEC_GPIO_Port, &GPIO_InitStruct);
 8010b30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010b34:	4827      	ldr	r0, [pc, #156]	; (8010bd4 <MX_GPIO_Init+0x2d0>)
 8010b36:	4619      	mov	r1, r3
 8010b38:	f7f0 fdd2 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_SDA_Pin */
  GPIO_InitStruct.Pin = AUDIO_SDA_Pin;
 8010b3c:	2380      	movs	r3, #128	; 0x80
 8010b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8010b40:	2312      	movs	r3, #18
 8010b42:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010b44:	2301      	movs	r3, #1
 8010b46:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010b48:	2303      	movs	r3, #3
 8010b4a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_I2C4;
 8010b4c:	230b      	movs	r3, #11
 8010b4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(AUDIO_SDA_GPIO_Port, &GPIO_InitStruct);
 8010b50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010b54:	481c      	ldr	r0, [pc, #112]	; (8010bc8 <MX_GPIO_Init+0x2c4>)
 8010b56:	4619      	mov	r1, r3
 8010b58:	f7f0 fdc2 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8010b5c:	2340      	movs	r3, #64	; 0x40
 8010b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010b60:	2302      	movs	r3, #2
 8010b62:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b64:	2300      	movs	r3, #0
 8010b66:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010b68:	2303      	movs	r3, #3
 8010b6a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8010b6c:	230a      	movs	r3, #10
 8010b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8010b70:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010b74:	4814      	ldr	r0, [pc, #80]	; (8010bc8 <MX_GPIO_Init+0x2c4>)
 8010b76:	4619      	mov	r1, r3
 8010b78:	f7f0 fdb2 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD_USER1_Pin Audio_INT_Pin WIFI_RST_Pin DSI_RESET_Pin 
                           ARD_D8_Pin LD_USER2_Pin ARD_D7_Pin ARD_D4_Pin 
                           ARD_D2_Pin */
  GPIO_InitStruct.Pin = LD_USER1_Pin|Audio_INT_Pin|WIFI_RST_Pin|DSI_RESET_Pin 
 8010b7c:	f24f 033b 	movw	r3, #61499	; 0xf03b
 8010b80:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ARD_D8_Pin|LD_USER2_Pin|ARD_D7_Pin|ARD_D4_Pin 
                          |ARD_D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010b82:	2300      	movs	r3, #0
 8010b84:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b86:	2300      	movs	r3, #0
 8010b88:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8010b8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010b8e:	4812      	ldr	r0, [pc, #72]	; (8010bd8 <MX_GPIO_Init+0x2d4>)
 8010b90:	4619      	mov	r1, r3
 8010b92:	f7f0 fda5 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM_DATIN5_Pin DFSDM_DATIN1_Pin */
  GPIO_InitStruct.Pin = DFSDM_DATIN5_Pin|DFSDM_DATIN1_Pin;
 8010b96:	f640 0308 	movw	r3, #2056	; 0x808
 8010b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010b9c:	2302      	movs	r3, #2
 8010b9e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ba0:	2300      	movs	r3, #0
 8010ba2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010ba4:	2300      	movs	r3, #0
 8010ba6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 8010ba8:	2303      	movs	r3, #3
 8010baa:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010bac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010bb0:	4807      	ldr	r0, [pc, #28]	; (8010bd0 <MX_GPIO_Init+0x2cc>)
 8010bb2:	4619      	mov	r1, r3
 8010bb4:	f7f0 fd94 	bl	80016e0 <HAL_GPIO_Init>
 8010bb8:	e010      	b.n	8010bdc <MX_GPIO_Init+0x2d8>
 8010bba:	bf00      	nop
 8010bbc:	40023800 	.word	0x40023800
 8010bc0:	40021000 	.word	0x40021000
 8010bc4:	40021800 	.word	0x40021800
 8010bc8:	40020400 	.word	0x40020400
 8010bcc:	40020c00 	.word	0x40020c00
 8010bd0:	40020800 	.word	0x40020800
 8010bd4:	40020000 	.word	0x40020000
 8010bd8:	40022400 	.word	0x40022400

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D0_Pin;
 8010bdc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8010be0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010be2:	2302      	movs	r3, #2
 8010be4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010be6:	2300      	movs	r3, #0
 8010be8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010bea:	2303      	movs	r3, #3
 8010bec:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8010bee:	2309      	movs	r3, #9
 8010bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010bf2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010bf6:	48ba      	ldr	r0, [pc, #744]	; (8010ee0 <MX_GPIO_Init+0x5dc>)
 8010bf8:	4619      	mov	r1, r3
 8010bfa:	f7f0 fd71 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D13_SCK_Pin */
  GPIO_InitStruct.Pin = ARD_D13_SCK_Pin;
 8010bfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010c04:	2302      	movs	r3, #2
 8010c06:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c08:	2300      	movs	r3, #0
 8010c0a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8010c10:	2305      	movs	r3, #5
 8010c12:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARD_D13_SCK_GPIO_Port, &GPIO_InitStruct);
 8010c14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010c18:	48b2      	ldr	r0, [pc, #712]	; (8010ee4 <MX_GPIO_Init+0x5e0>)
 8010c1a:	4619      	mov	r1, r3
 8010c1c:	f7f0 fd60 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : NC4_Pin NC5_Pin uSD_Detect_Pin LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = NC4_Pin|NC5_Pin|uSD_Detect_Pin|LCD_BL_CTRL_Pin;
 8010c20:	f44f 4351 	mov.w	r3, #53504	; 0xd100
 8010c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010c26:	2300      	movs	r3, #0
 8010c28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8010c2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010c32:	48ad      	ldr	r0, [pc, #692]	; (8010ee8 <MX_GPIO_Init+0x5e4>)
 8010c34:	4619      	mov	r1, r3
 8010c36:	f7f0 fd53 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : NC3_Pin NC2_Pin NC1_Pin NC8_Pin 
                           NC7_Pin */
  GPIO_InitStruct.Pin = NC3_Pin|NC2_Pin|NC1_Pin|NC8_Pin 
 8010c3a:	23f8      	movs	r3, #248	; 0xf8
 8010c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |NC7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010c3e:	2300      	movs	r3, #0
 8010c40:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c42:	2300      	movs	r3, #0
 8010c44:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8010c46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010c4a:	48a8      	ldr	r0, [pc, #672]	; (8010eec <MX_GPIO_Init+0x5e8>)
 8010c4c:	4619      	mov	r1, r3
 8010c4e:	f7f0 fd47 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX_Pin;
 8010c52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010c56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010c58:	2302      	movs	r3, #2
 8010c5a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c5c:	2300      	movs	r3, #0
 8010c5e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010c60:	2300      	movs	r3, #0
 8010c62:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_SPDIFRX;
 8010c64:	2307      	movs	r3, #7
 8010c66:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX_GPIO_Port, &GPIO_InitStruct);
 8010c68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010c6c:	48a0      	ldr	r0, [pc, #640]	; (8010ef0 <MX_GPIO_Init+0x5ec>)
 8010c6e:	4619      	mov	r1, r3
 8010c70:	f7f0 fd36 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : uSD_D1_Pin uSD_D0_Pin */
  GPIO_InitStruct.Pin = uSD_D1_Pin|uSD_D0_Pin;
 8010c74:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8010c78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010c7a:	2302      	movs	r3, #2
 8010c7c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c7e:	2300      	movs	r3, #0
 8010c80:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010c82:	2303      	movs	r3, #3
 8010c84:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8010c86:	230b      	movs	r3, #11
 8010c88:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8010c8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010c8e:	4898      	ldr	r0, [pc, #608]	; (8010ef0 <MX_GPIO_Init+0x5ec>)
 8010c90:	4619      	mov	r1, r3
 8010c92:	f7f0 fd25 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_RXER_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin|OTG_FS_OverCurrent_Pin;
 8010c96:	2330      	movs	r3, #48	; 0x30
 8010c98:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c9e:	2300      	movs	r3, #0
 8010ca0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8010ca2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010ca6:	4893      	ldr	r0, [pc, #588]	; (8010ef4 <MX_GPIO_Init+0x5f0>)
 8010ca8:	4619      	mov	r1, r3
 8010caa:	f7f0 fd19 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM_CKOUT_Pin;
 8010cae:	2308      	movs	r3, #8
 8010cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010cb2:	2302      	movs	r3, #2
 8010cb4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010cba:	2300      	movs	r3, #0
 8010cbc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 8010cbe:	2303      	movs	r3, #3
 8010cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DFSDM_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8010cc2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010cc6:	488b      	ldr	r0, [pc, #556]	; (8010ef4 <MX_GPIO_Init+0x5f0>)
 8010cc8:	4619      	mov	r1, r3
 8010cca:	f7f0 fd09 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_NSS_Pin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 8010cce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010cd4:	2302      	movs	r3, #2
 8010cd6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010cd8:	2300      	movs	r3, #0
 8010cda:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010cdc:	2303      	movs	r3, #3
 8010cde:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8010ce0:	2305      	movs	r3, #5
 8010ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 8010ce4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010ce8:	487e      	ldr	r0, [pc, #504]	; (8010ee4 <MX_GPIO_Init+0x5e0>)
 8010cea:	4619      	mov	r1, r3
 8010cec:	f7f0 fcf8 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_TX_Pin */
  GPIO_InitStruct.Pin = WIFI_TX_Pin;
 8010cf0:	2304      	movs	r3, #4
 8010cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010cf4:	2302      	movs	r3, #2
 8010cf6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010cf8:	2300      	movs	r3, #0
 8010cfa:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010cfc:	2303      	movs	r3, #3
 8010cfe:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8010d00:	2308      	movs	r3, #8
 8010d02:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(WIFI_TX_GPIO_Port, &GPIO_InitStruct);
 8010d04:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010d08:	487a      	ldr	r0, [pc, #488]	; (8010ef4 <MX_GPIO_Init+0x5f0>)
 8010d0a:	4619      	mov	r1, r3
 8010d0c:	f7f0 fce8 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_RX_Pin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 8010d10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010d14:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010d16:	2302      	movs	r3, #2
 8010d18:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d1a:	2300      	movs	r3, #0
 8010d1c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010d1e:	2303      	movs	r3, #3
 8010d20:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8010d22:	2307      	movs	r3, #7
 8010d24:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8010d26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010d2a:	486e      	ldr	r0, [pc, #440]	; (8010ee4 <MX_GPIO_Init+0x5e0>)
 8010d2c:	4619      	mov	r1, r3
 8010d2e:	f7f0 fcd7 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_TX_Pin */
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 8010d32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010d36:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010d38:	2302      	movs	r3, #2
 8010d3a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d3c:	2300      	movs	r3, #0
 8010d3e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010d40:	2300      	movs	r3, #0
 8010d42:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8010d44:	2307      	movs	r3, #7
 8010d46:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8010d48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010d4c:	4865      	ldr	r0, [pc, #404]	; (8010ee4 <MX_GPIO_Init+0x5e0>)
 8010d4e:	4619      	mov	r1, r3
 8010d50:	f7f0 fcc6 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_DIR_Pin;
 8010d54:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010d58:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010d5a:	2302      	movs	r3, #2
 8010d5c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d5e:	2300      	movs	r3, #0
 8010d60:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010d62:	2303      	movs	r3, #3
 8010d64:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8010d66:	230a      	movs	r3, #10
 8010d68:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_DIR_GPIO_Port, &GPIO_InitStruct);
 8010d6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010d6e:	485e      	ldr	r0, [pc, #376]	; (8010ee8 <MX_GPIO_Init+0x5e4>)
 8010d70:	4619      	mov	r1, r3
 8010d72:	f7f0 fcb5 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CEC_CLK_Pin */
  GPIO_InitStruct.Pin = CEC_CLK_Pin;
 8010d76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010d7c:	2302      	movs	r3, #2
 8010d7e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d80:	2300      	movs	r3, #0
 8010d82:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010d84:	2300      	movs	r3, #0
 8010d86:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8010d88:	2300      	movs	r3, #0
 8010d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(CEC_CLK_GPIO_Port, &GPIO_InitStruct);
 8010d8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010d90:	4854      	ldr	r0, [pc, #336]	; (8010ee4 <MX_GPIO_Init+0x5e0>)
 8010d92:	4619      	mov	r1, r3
 8010d94:	f7f0 fca4 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8010d98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8010d9e:	4b56      	ldr	r3, [pc, #344]	; (8010ef8 <MX_GPIO_Init+0x5f4>)
 8010da0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010da2:	2300      	movs	r3, #0
 8010da4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8010da6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010daa:	484f      	ldr	r0, [pc, #316]	; (8010ee8 <MX_GPIO_Init+0x5e4>)
 8010dac:	4619      	mov	r1, r3
 8010dae:	f7f0 fc97 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_PWM_Pin */
  GPIO_InitStruct.Pin = ARD_D5_PWM_Pin;
 8010db2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010db6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010db8:	2302      	movs	r3, #2
 8010dba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010dc0:	2300      	movs	r3, #0
 8010dc2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8010dc4:	2302      	movs	r3, #2
 8010dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARD_D5_PWM_GPIO_Port, &GPIO_InitStruct);
 8010dc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010dcc:	4844      	ldr	r0, [pc, #272]	; (8010ee0 <MX_GPIO_Init+0x5dc>)
 8010dce:	4619      	mov	r1, r3
 8010dd0:	f7f0 fc86 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_RX_Pin ARDUINO_TX_D1_Pin */
  GPIO_InitStruct.Pin = ARD_D0_RX_Pin|ARDUINO_TX_D1_Pin;
 8010dd4:	23c0      	movs	r3, #192	; 0xc0
 8010dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010dd8:	2302      	movs	r3, #2
 8010dda:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ddc:	2300      	movs	r3, #0
 8010dde:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010de0:	2303      	movs	r3, #3
 8010de2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8010de4:	2308      	movs	r3, #8
 8010de6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010de8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010dec:	483c      	ldr	r0, [pc, #240]	; (8010ee0 <MX_GPIO_Init+0x5dc>)
 8010dee:	4619      	mov	r1, r3
 8010df0:	f7f0 fc76 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8010df4:	2310      	movs	r3, #16
 8010df6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010df8:	2302      	movs	r3, #2
 8010dfa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010dfc:	2300      	movs	r3, #0
 8010dfe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010e00:	2303      	movs	r3, #3
 8010e02:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8010e04:	230a      	movs	r3, #10
 8010e06:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8010e08:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010e0c:	483b      	ldr	r0, [pc, #236]	; (8010efc <MX_GPIO_Init+0x5f8>)
 8010e0e:	4619      	mov	r1, r3
 8010e10:	f7f0 fc66 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI1_MCLKA_Pin */
  GPIO_InitStruct.Pin = SAI1_MCLKA_Pin;
 8010e14:	2380      	movs	r3, #128	; 0x80
 8010e16:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010e18:	2302      	movs	r3, #2
 8010e1a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010e20:	2300      	movs	r3, #0
 8010e22:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8010e24:	2306      	movs	r3, #6
 8010e26:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI1_MCLKA_GPIO_Port, &GPIO_InitStruct);
 8010e28:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010e2c:	4830      	ldr	r0, [pc, #192]	; (8010ef0 <MX_GPIO_Init+0x5ec>)
 8010e2e:	4619      	mov	r1, r3
 8010e30:	f7f0 fc56 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_SDA_Pin EXT_SCL_Pin */
  GPIO_InitStruct.Pin = EXT_SDA_Pin|EXT_SCL_Pin;
 8010e34:	2348      	movs	r3, #72	; 0x48
 8010e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010e38:	2300      	movs	r3, #0
 8010e3a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8010e40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010e44:	482a      	ldr	r0, [pc, #168]	; (8010ef0 <MX_GPIO_Init+0x5ec>)
 8010e46:	4619      	mov	r1, r3
 8010e48:	f7f0 fc4a 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_PWM_Pin */
  GPIO_InitStruct.Pin = ARD_D6_PWM_Pin;
 8010e4c:	2380      	movs	r3, #128	; 0x80
 8010e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010e50:	2302      	movs	r3, #2
 8010e52:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e54:	2300      	movs	r3, #0
 8010e56:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010e58:	2300      	movs	r3, #0
 8010e5a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8010e5c:	2303      	movs	r3, #3
 8010e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARD_D6_PWM_GPIO_Port, &GPIO_InitStruct);
 8010e60:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010e64:	4826      	ldr	r0, [pc, #152]	; (8010f00 <MX_GPIO_Init+0x5fc>)
 8010e66:	4619      	mov	r1, r3
 8010e68:	f7f0 fc3a 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_PWM_Pin */
  GPIO_InitStruct.Pin = ARD_D3_PWM_Pin;
 8010e6c:	2340      	movs	r3, #64	; 0x40
 8010e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010e70:	2302      	movs	r3, #2
 8010e72:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e74:	2300      	movs	r3, #0
 8010e76:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010e78:	2300      	movs	r3, #0
 8010e7a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8010e7c:	2303      	movs	r3, #3
 8010e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARD_D3_PWM_GPIO_Port, &GPIO_InitStruct);
 8010e80:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010e84:	481e      	ldr	r0, [pc, #120]	; (8010f00 <MX_GPIO_Init+0x5fc>)
 8010e86:	4619      	mov	r1, r3
 8010e88:	f7f0 fc2a 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A1_Pin ARDUINO_A2_Pin ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A1_Pin|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 8010e8c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8010e90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010e92:	2303      	movs	r3, #3
 8010e94:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e96:	2300      	movs	r3, #0
 8010e98:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8010e9a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010e9e:	4818      	ldr	r0, [pc, #96]	; (8010f00 <MX_GPIO_Init+0x5fc>)
 8010ea0:	4619      	mov	r1, r3
 8010ea2:	f7f0 fc1d 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_STP_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin;
 8010ea6:	2301      	movs	r3, #1
 8010ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010eaa:	2302      	movs	r3, #2
 8010eac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010eae:	2300      	movs	r3, #0
 8010eb0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010eb2:	2303      	movs	r3, #3
 8010eb4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8010eb6:	230a      	movs	r3, #10
 8010eb8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_STP_GPIO_Port, &GPIO_InitStruct);
 8010eba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010ebe:	4808      	ldr	r0, [pc, #32]	; (8010ee0 <MX_GPIO_Init+0x5dc>)
 8010ec0:	4619      	mov	r1, r3
 8010ec2:	f7f0 fc0d 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8010ec6:	2332      	movs	r3, #50	; 0x32
 8010ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010eca:	2302      	movs	r3, #2
 8010ecc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ece:	2300      	movs	r3, #0
 8010ed0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010ed2:	2303      	movs	r3, #3
 8010ed4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8010ed6:	230b      	movs	r3, #11
 8010ed8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010eda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010ede:	e011      	b.n	8010f04 <MX_GPIO_Init+0x600>
 8010ee0:	40020800 	.word	0x40020800
 8010ee4:	40020000 	.word	0x40020000
 8010ee8:	40022000 	.word	0x40022000
 8010eec:	40022800 	.word	0x40022800
 8010ef0:	40021800 	.word	0x40021800
 8010ef4:	40020c00 	.word	0x40020c00
 8010ef8:	10120000 	.word	0x10120000
 8010efc:	40021c00 	.word	0x40021c00
 8010f00:	40021400 	.word	0x40021400
 8010f04:	4865      	ldr	r0, [pc, #404]	; (801109c <MX_GPIO_Init+0x798>)
 8010f06:	4619      	mov	r1, r3
 8010f08:	f7f0 fbea 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_A2_Pin */
  GPIO_InitStruct.Pin = ARD_A2_Pin;
 8010f0c:	2304      	movs	r3, #4
 8010f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010f10:	2303      	movs	r3, #3
 8010f12:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f14:	2300      	movs	r3, #0
 8010f16:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_A2_GPIO_Port, &GPIO_InitStruct);
 8010f18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010f1c:	485f      	ldr	r0, [pc, #380]	; (801109c <MX_GPIO_Init+0x798>)
 8010f1e:	4619      	mov	r1, r3
 8010f20:	f7f0 fbde 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8010f24:	2304      	movs	r3, #4
 8010f26:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010f28:	2302      	movs	r3, #2
 8010f2a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010f30:	2303      	movs	r3, #3
 8010f32:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8010f34:	2309      	movs	r3, #9
 8010f36:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010f38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010f3c:	4858      	ldr	r0, [pc, #352]	; (80110a0 <MX_GPIO_Init+0x79c>)
 8010f3e:	4619      	mov	r1, r3
 8010f40:	f7f0 fbce 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_SCL_Pin */
  GPIO_InitStruct.Pin = AUDIO_SCL_Pin;
 8010f44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010f48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8010f4a:	2312      	movs	r3, #18
 8010f4c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010f4e:	2301      	movs	r3, #1
 8010f50:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010f52:	2303      	movs	r3, #3
 8010f54:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8010f56:	2304      	movs	r3, #4
 8010f58:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(AUDIO_SCL_GPIO_Port, &GPIO_InitStruct);
 8010f5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010f5e:	4851      	ldr	r0, [pc, #324]	; (80110a4 <MX_GPIO_Init+0x7a0>)
 8010f60:	4619      	mov	r1, r3
 8010f62:	f7f0 fbbd 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D3_Pin */
  GPIO_InitStruct.Pin = QSPI_D3_Pin;
 8010f66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010f6c:	2302      	movs	r3, #2
 8010f6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f70:	2300      	movs	r3, #0
 8010f72:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010f74:	2303      	movs	r3, #3
 8010f76:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8010f78:	2309      	movs	r3, #9
 8010f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D3_GPIO_Port, &GPIO_InitStruct);
 8010f7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010f80:	4848      	ldr	r0, [pc, #288]	; (80110a4 <MX_GPIO_Init+0x7a0>)
 8010f82:	4619      	mov	r1, r3
 8010f84:	f7f0 fbac 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8010f88:	2386      	movs	r3, #134	; 0x86
 8010f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010f8c:	2302      	movs	r3, #2
 8010f8e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f90:	2300      	movs	r3, #0
 8010f92:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010f94:	2303      	movs	r3, #3
 8010f96:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8010f98:	230b      	movs	r3, #11
 8010f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010f9c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010fa0:	4841      	ldr	r0, [pc, #260]	; (80110a8 <MX_GPIO_Init+0x7a4>)
 8010fa2:	4619      	mov	r1, r3
 8010fa4:	f7f0 fb9c 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B_USER_Pin */
  GPIO_InitStruct.Pin = B_USER_Pin;
 8010fa8:	2301      	movs	r3, #1
 8010faa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8010fac:	4b3f      	ldr	r3, [pc, #252]	; (80110ac <MX_GPIO_Init+0x7a8>)
 8010fae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010fb0:	2300      	movs	r3, #0
 8010fb2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 8010fb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010fb8:	483b      	ldr	r0, [pc, #236]	; (80110a8 <MX_GPIO_Init+0x7a4>)
 8010fba:	4619      	mov	r1, r3
 8010fbc:	f7f0 fb90 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A0_Pin;
 8010fc0:	2350      	movs	r3, #80	; 0x50
 8010fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010fc4:	2303      	movs	r3, #3
 8010fc6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010fc8:	2300      	movs	r3, #0
 8010fca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010fcc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010fd0:	4835      	ldr	r0, [pc, #212]	; (80110a8 <MX_GPIO_Init+0x7a4>)
 8010fd2:	4619      	mov	r1, r3
 8010fd4:	f7f0 fb84 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_TX_Pin */
  GPIO_InitStruct.Pin = SPDIF_TX_Pin;
 8010fd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010fde:	2302      	movs	r3, #2
 8010fe0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010fe2:	2300      	movs	r3, #0
 8010fe4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010fe6:	2300      	movs	r3, #0
 8010fe8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8010fea:	230a      	movs	r3, #10
 8010fec:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_TX_GPIO_Port, &GPIO_InitStruct);
 8010fee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010ff2:	482c      	ldr	r0, [pc, #176]	; (80110a4 <MX_GPIO_Init+0x7a0>)
 8010ff4:	4619      	mov	r1, r3
 8010ff6:	f7f0 fb73 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_RST_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin;
 8010ffa:	2380      	movs	r3, #128	; 0x80
 8010ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010ffe:	2300      	movs	r3, #0
 8011000:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011002:	2300      	movs	r3, #0
 8011004:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 8011006:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801100a:	4829      	ldr	r0, [pc, #164]	; (80110b0 <MX_GPIO_Init+0x7ac>)
 801100c:	4619      	mov	r1, r3
 801100e:	f7f0 fb67 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8011012:	2328      	movs	r3, #40	; 0x28
 8011014:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011016:	2302      	movs	r3, #2
 8011018:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801101a:	2300      	movs	r3, #0
 801101c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801101e:	2303      	movs	r3, #3
 8011020:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8011022:	230a      	movs	r3, #10
 8011024:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011026:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801102a:	481f      	ldr	r0, [pc, #124]	; (80110a8 <MX_GPIO_Init+0x7a4>)
 801102c:	4619      	mov	r1, r3
 801102e:	f7f0 fb57 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DSIHOST_TE_Pin */
  GPIO_InitStruct.Pin = DSIHOST_TE_Pin;
 8011032:	2304      	movs	r3, #4
 8011034:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011036:	2302      	movs	r3, #2
 8011038:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801103a:	2300      	movs	r3, #0
 801103c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801103e:	2303      	movs	r3, #3
 8011040:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 8011042:	230d      	movs	r3, #13
 8011044:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DSIHOST_TE_GPIO_Port, &GPIO_InitStruct);
 8011046:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801104a:	481a      	ldr	r0, [pc, #104]	; (80110b4 <MX_GPIO_Init+0x7b0>)
 801104c:	4619      	mov	r1, r3
 801104e:	f7f0 fb47 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8011052:	2340      	movs	r3, #64	; 0x40
 8011054:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011056:	2302      	movs	r3, #2
 8011058:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801105a:	2300      	movs	r3, #0
 801105c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801105e:	2300      	movs	r3, #0
 8011060:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8011062:	2309      	movs	r3, #9
 8011064:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8011066:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801106a:	4811      	ldr	r0, [pc, #68]	; (80110b0 <MX_GPIO_Init+0x7ac>)
 801106c:	4619      	mov	r1, r3
 801106e:	f7f0 fb37 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8011072:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8011076:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011078:	2302      	movs	r3, #2
 801107a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801107c:	2300      	movs	r3, #0
 801107e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011080:	2300      	movs	r3, #0
 8011082:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8011084:	2305      	movs	r3, #5
 8011086:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011088:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801108c:	4804      	ldr	r0, [pc, #16]	; (80110a0 <MX_GPIO_Init+0x79c>)
 801108e:	4619      	mov	r1, r3
 8011090:	f7f0 fb26 	bl	80016e0 <HAL_GPIO_Init>

}
 8011094:	3740      	adds	r7, #64	; 0x40
 8011096:	46bd      	mov	sp, r7
 8011098:	bd80      	pop	{r7, pc}
 801109a:	bf00      	nop
 801109c:	40020800 	.word	0x40020800
 80110a0:	40020400 	.word	0x40020400
 80110a4:	40020c00 	.word	0x40020c00
 80110a8:	40020000 	.word	0x40020000
 80110ac:	10110000 	.word	0x10110000
 80110b0:	40021c00 	.word	0x40021c00
 80110b4:	40022400 	.word	0x40022400

080110b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	b082      	sub	sp, #8
 80110bc:	af00      	add	r7, sp, #0
 80110be:	6078      	str	r0, [r7, #4]

  if (htim->Instance == TIM13) {
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	4a03      	ldr	r2, [pc, #12]	; (80110d4 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 80110c6:	4293      	cmp	r3, r2
 80110c8:	d101      	bne.n	80110ce <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80110ca:	f7ef fb8d 	bl	80007e8 <HAL_IncTick>
  }

}
 80110ce:	3708      	adds	r7, #8
 80110d0:	46bd      	mov	sp, r7
 80110d2:	bd80      	pop	{r7, pc}
 80110d4:	40001c00 	.word	0x40001c00

080110d8 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 80110d8:	b480      	push	{r7}
 80110da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
  }
 80110dc:	e7fe      	b.n	80110dc <Error_Handler+0x4>
 80110de:	bf00      	nop

080110e0 <CPU_CACHE_Enable>:
  * @brief  CPU L1-Cache enable.
  * @param  None
  * @retval None
  */
static void CPU_CACHE_Enable(void)
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	af00      	add	r7, sp, #0
  /* Enable I-Cache */
  SCB_EnableICache();
 80110e4:	f7ff f808 	bl	80100f8 <SCB_EnableICache>

  /* Enable D-Cache */
  SCB_EnableDCache();
 80110e8:	f7ff f820 	bl	801012c <SCB_EnableDCache>
}
 80110ec:	bd80      	pop	{r7, pc}
 80110ee:	bf00      	nop

080110f0 <memcpy>:
};


#if( SIMPLE_MEMCPY == 0 )
void *memcpy( void *pvDest, const void *pvSource, size_t ulBytes )
{
 80110f0:	b480      	push	{r7}
 80110f2:	b08d      	sub	sp, #52	; 0x34
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	60f8      	str	r0, [r7, #12]
 80110f8:	60b9      	str	r1, [r7, #8]
 80110fa:	607a      	str	r2, [r7, #4]
union xPointer pxDestination;
union xPointer pxSource;
union xPointer pxLastSource;
uint32_t ulAlignBits;

	pxDestination.u8 = ( uint8_t * ) pvDest;
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	61bb      	str	r3, [r7, #24]
	pxSource.u8 = ( uint8_t * ) pvSource;
 8011100:	68bb      	ldr	r3, [r7, #8]
 8011102:	617b      	str	r3, [r7, #20]
	pxLastSource.u8 = pxSource.u8 + ulBytes;
 8011104:	697a      	ldr	r2, [r7, #20]
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	4413      	add	r3, r2
 801110a:	613b      	str	r3, [r7, #16]

	ulAlignBits = ( pxDestination.uint32 & 0x03 ) ^ ( pxSource.uint32 & 0x03 );
 801110c:	69bb      	ldr	r3, [r7, #24]
 801110e:	f003 0203 	and.w	r2, r3, #3
 8011112:	697b      	ldr	r3, [r7, #20]
 8011114:	f003 0303 	and.w	r3, r3, #3
 8011118:	4053      	eors	r3, r2
 801111a:	627b      	str	r3, [r7, #36]	; 0x24

	if( ( ulAlignBits & 0x01 ) == 0 )
 801111c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801111e:	f003 0301 	and.w	r3, r3, #1
 8011122:	2b00      	cmp	r3, #0
 8011124:	f040 8096 	bne.w	8011254 <memcpy+0x164>
	{
		if( ( ( pxSource.uint32 & 1 ) != 0 ) && ( pxSource.u8 < pxLastSource.u8 ) )
 8011128:	697b      	ldr	r3, [r7, #20]
 801112a:	f003 0301 	and.w	r3, r3, #1
 801112e:	2b00      	cmp	r3, #0
 8011130:	d00b      	beq.n	801114a <memcpy+0x5a>
 8011132:	697a      	ldr	r2, [r7, #20]
 8011134:	693b      	ldr	r3, [r7, #16]
 8011136:	429a      	cmp	r2, r3
 8011138:	d207      	bcs.n	801114a <memcpy+0x5a>
		{
			*( pxDestination.u8++ ) = *( pxSource.u8++) ;
 801113a:	69bb      	ldr	r3, [r7, #24]
 801113c:	1c5a      	adds	r2, r3, #1
 801113e:	61ba      	str	r2, [r7, #24]
 8011140:	697a      	ldr	r2, [r7, #20]
 8011142:	1c51      	adds	r1, r2, #1
 8011144:	6179      	str	r1, [r7, #20]
 8011146:	7812      	ldrb	r2, [r2, #0]
 8011148:	701a      	strb	r2, [r3, #0]
		}
		/* 16-bit aligned here */
		if( ( ulAlignBits & 0x02 ) != 0 )
 801114a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801114c:	f003 0302 	and.w	r3, r3, #2
 8011150:	2b00      	cmp	r3, #0
 8011152:	d019      	beq.n	8011188 <memcpy+0x98>
		{
			uint32_t extra = pxLastSource.uint32 & 0x01ul;
 8011154:	693b      	ldr	r3, [r7, #16]
 8011156:	f003 0301 	and.w	r3, r3, #1
 801115a:	623b      	str	r3, [r7, #32]

			pxLastSource.uint32 &= ~0x01ul;
 801115c:	693b      	ldr	r3, [r7, #16]
 801115e:	f023 0301 	bic.w	r3, r3, #1
 8011162:	613b      	str	r3, [r7, #16]

			while( pxSource.u16 < pxLastSource.u16 )
 8011164:	e007      	b.n	8011176 <memcpy+0x86>
			{
				*( pxDestination.u16++ ) = *( pxSource.u16++) ;
 8011166:	69bb      	ldr	r3, [r7, #24]
 8011168:	1c9a      	adds	r2, r3, #2
 801116a:	61ba      	str	r2, [r7, #24]
 801116c:	697a      	ldr	r2, [r7, #20]
 801116e:	1c91      	adds	r1, r2, #2
 8011170:	6179      	str	r1, [r7, #20]
 8011172:	8812      	ldrh	r2, [r2, #0]
 8011174:	801a      	strh	r2, [r3, #0]
		{
			uint32_t extra = pxLastSource.uint32 & 0x01ul;

			pxLastSource.uint32 &= ~0x01ul;

			while( pxSource.u16 < pxLastSource.u16 )
 8011176:	697a      	ldr	r2, [r7, #20]
 8011178:	693b      	ldr	r3, [r7, #16]
 801117a:	429a      	cmp	r2, r3
 801117c:	d3f3      	bcc.n	8011166 <memcpy+0x76>
			{
				*( pxDestination.u16++ ) = *( pxSource.u16++) ;
			}

			pxLastSource.uint32 |= extra;
 801117e:	693a      	ldr	r2, [r7, #16]
 8011180:	6a3b      	ldr	r3, [r7, #32]
 8011182:	4313      	orrs	r3, r2
 8011184:	613b      	str	r3, [r7, #16]
 8011186:	e09e      	b.n	80112c6 <memcpy+0x1d6>
		else
		{
			int iCount;
			uint32_t extra;

			if( ( ( pxSource.uint32 & 2 ) != 0 ) && ( pxSource.u8 < pxLastSource.u8 - 1 ) )
 8011188:	697b      	ldr	r3, [r7, #20]
 801118a:	f003 0302 	and.w	r3, r3, #2
 801118e:	2b00      	cmp	r3, #0
 8011190:	d00c      	beq.n	80111ac <memcpy+0xbc>
 8011192:	697a      	ldr	r2, [r7, #20]
 8011194:	693b      	ldr	r3, [r7, #16]
 8011196:	3b01      	subs	r3, #1
 8011198:	429a      	cmp	r2, r3
 801119a:	d207      	bcs.n	80111ac <memcpy+0xbc>
			{
				*( pxDestination.u16++ ) = *( pxSource.u16++) ;
 801119c:	69bb      	ldr	r3, [r7, #24]
 801119e:	1c9a      	adds	r2, r3, #2
 80111a0:	61ba      	str	r2, [r7, #24]
 80111a2:	697a      	ldr	r2, [r7, #20]
 80111a4:	1c91      	adds	r1, r2, #2
 80111a6:	6179      	str	r1, [r7, #20]
 80111a8:	8812      	ldrh	r2, [r2, #0]
 80111aa:	801a      	strh	r2, [r3, #0]
			}
			// 32-bit aligned
			extra = pxLastSource.uint32 & 0x03ul;
 80111ac:	693b      	ldr	r3, [r7, #16]
 80111ae:	f003 0303 	and.w	r3, r3, #3
 80111b2:	61fb      	str	r3, [r7, #28]

			pxLastSource.uint32 &= ~0x03ul;
 80111b4:	693b      	ldr	r3, [r7, #16]
 80111b6:	f023 0303 	bic.w	r3, r3, #3
 80111ba:	613b      	str	r3, [r7, #16]
			iCount = pxLastSource.u32 - pxSource.u32;
 80111bc:	693b      	ldr	r3, [r7, #16]
 80111be:	461a      	mov	r2, r3
 80111c0:	697b      	ldr	r3, [r7, #20]
 80111c2:	1ad3      	subs	r3, r2, r3
 80111c4:	109b      	asrs	r3, r3, #2
 80111c6:	62fb      	str	r3, [r7, #44]	; 0x2c
			while( iCount > 8 )
 80111c8:	e02f      	b.n	801122a <memcpy+0x13a>
			{
				/* Copy 32 bytes */
				/* Normally it doesn't make sense to make this list much longer because
				the indexes will get too big, and therefore longer instructions are needed. */
				pxDestination.u32[ 0 ] = pxSource.u32[ 0 ];
 80111ca:	69bb      	ldr	r3, [r7, #24]
 80111cc:	697a      	ldr	r2, [r7, #20]
 80111ce:	6812      	ldr	r2, [r2, #0]
 80111d0:	601a      	str	r2, [r3, #0]
				pxDestination.u32[ 1 ] = pxSource.u32[ 1 ];
 80111d2:	69bb      	ldr	r3, [r7, #24]
 80111d4:	3304      	adds	r3, #4
 80111d6:	697a      	ldr	r2, [r7, #20]
 80111d8:	6852      	ldr	r2, [r2, #4]
 80111da:	601a      	str	r2, [r3, #0]
				pxDestination.u32[ 2 ] = pxSource.u32[ 2 ];
 80111dc:	69bb      	ldr	r3, [r7, #24]
 80111de:	3308      	adds	r3, #8
 80111e0:	697a      	ldr	r2, [r7, #20]
 80111e2:	6892      	ldr	r2, [r2, #8]
 80111e4:	601a      	str	r2, [r3, #0]
				pxDestination.u32[ 3 ] = pxSource.u32[ 3 ];
 80111e6:	69bb      	ldr	r3, [r7, #24]
 80111e8:	330c      	adds	r3, #12
 80111ea:	697a      	ldr	r2, [r7, #20]
 80111ec:	68d2      	ldr	r2, [r2, #12]
 80111ee:	601a      	str	r2, [r3, #0]
				pxDestination.u32[ 4 ] = pxSource.u32[ 4 ];
 80111f0:	69bb      	ldr	r3, [r7, #24]
 80111f2:	3310      	adds	r3, #16
 80111f4:	697a      	ldr	r2, [r7, #20]
 80111f6:	6912      	ldr	r2, [r2, #16]
 80111f8:	601a      	str	r2, [r3, #0]
				pxDestination.u32[ 5 ] = pxSource.u32[ 5 ];
 80111fa:	69bb      	ldr	r3, [r7, #24]
 80111fc:	3314      	adds	r3, #20
 80111fe:	697a      	ldr	r2, [r7, #20]
 8011200:	6952      	ldr	r2, [r2, #20]
 8011202:	601a      	str	r2, [r3, #0]
				pxDestination.u32[ 6 ] = pxSource.u32[ 6 ];
 8011204:	69bb      	ldr	r3, [r7, #24]
 8011206:	3318      	adds	r3, #24
 8011208:	697a      	ldr	r2, [r7, #20]
 801120a:	6992      	ldr	r2, [r2, #24]
 801120c:	601a      	str	r2, [r3, #0]
				pxDestination.u32[ 7 ] = pxSource.u32[ 7 ];
 801120e:	69bb      	ldr	r3, [r7, #24]
 8011210:	331c      	adds	r3, #28
 8011212:	697a      	ldr	r2, [r7, #20]
 8011214:	69d2      	ldr	r2, [r2, #28]
 8011216:	601a      	str	r2, [r3, #0]
				pxDestination.u32 += 8;
 8011218:	69bb      	ldr	r3, [r7, #24]
 801121a:	3320      	adds	r3, #32
 801121c:	61bb      	str	r3, [r7, #24]
				pxSource.u32 += 8;
 801121e:	697b      	ldr	r3, [r7, #20]
 8011220:	3320      	adds	r3, #32
 8011222:	617b      	str	r3, [r7, #20]
				iCount -= 8;
 8011224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011226:	3b08      	subs	r3, #8
 8011228:	62fb      	str	r3, [r7, #44]	; 0x2c
			// 32-bit aligned
			extra = pxLastSource.uint32 & 0x03ul;

			pxLastSource.uint32 &= ~0x03ul;
			iCount = pxLastSource.u32 - pxSource.u32;
			while( iCount > 8 )
 801122a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801122c:	2b08      	cmp	r3, #8
 801122e:	dccc      	bgt.n	80111ca <memcpy+0xda>
				pxDestination.u32 += 8;
				pxSource.u32 += 8;
				iCount -= 8;
			}

			while( pxSource.u32 < pxLastSource.u32 )
 8011230:	e007      	b.n	8011242 <memcpy+0x152>
			{
				*( pxDestination.u32++ ) = *( pxSource.u32++) ;
 8011232:	69bb      	ldr	r3, [r7, #24]
 8011234:	1d1a      	adds	r2, r3, #4
 8011236:	61ba      	str	r2, [r7, #24]
 8011238:	697a      	ldr	r2, [r7, #20]
 801123a:	1d11      	adds	r1, r2, #4
 801123c:	6179      	str	r1, [r7, #20]
 801123e:	6812      	ldr	r2, [r2, #0]
 8011240:	601a      	str	r2, [r3, #0]
				pxDestination.u32 += 8;
				pxSource.u32 += 8;
				iCount -= 8;
			}

			while( pxSource.u32 < pxLastSource.u32 )
 8011242:	697a      	ldr	r2, [r7, #20]
 8011244:	693b      	ldr	r3, [r7, #16]
 8011246:	429a      	cmp	r2, r3
 8011248:	d3f3      	bcc.n	8011232 <memcpy+0x142>
			{
				*( pxDestination.u32++ ) = *( pxSource.u32++) ;
			}

			pxLastSource.uint32 |= extra;
 801124a:	693a      	ldr	r2, [r7, #16]
 801124c:	69fb      	ldr	r3, [r7, #28]
 801124e:	4313      	orrs	r3, r2
 8011250:	613b      	str	r3, [r7, #16]
 8011252:	e041      	b.n	80112d8 <memcpy+0x1e8>
	}
	else
	{
		/* This it the worst alignment, e.g. 0x80000 and 0xA0001,
		only 8-bits copying is possible. */
		int iCount = pxLastSource.u8 - pxSource.u8;
 8011254:	693b      	ldr	r3, [r7, #16]
 8011256:	461a      	mov	r2, r3
 8011258:	697b      	ldr	r3, [r7, #20]
 801125a:	1ad3      	subs	r3, r2, r3
 801125c:	62bb      	str	r3, [r7, #40]	; 0x28
		while( iCount > 8 )
 801125e:	e02f      	b.n	80112c0 <memcpy+0x1d0>
		{
			/* Copy 8 bytes the hard way */
			pxDestination.u8[ 0 ] = pxSource.u8[ 0 ];
 8011260:	69bb      	ldr	r3, [r7, #24]
 8011262:	697a      	ldr	r2, [r7, #20]
 8011264:	7812      	ldrb	r2, [r2, #0]
 8011266:	701a      	strb	r2, [r3, #0]
			pxDestination.u8[ 1 ] = pxSource.u8[ 1 ];
 8011268:	69bb      	ldr	r3, [r7, #24]
 801126a:	3301      	adds	r3, #1
 801126c:	697a      	ldr	r2, [r7, #20]
 801126e:	7852      	ldrb	r2, [r2, #1]
 8011270:	701a      	strb	r2, [r3, #0]
			pxDestination.u8[ 2 ] = pxSource.u8[ 2 ];
 8011272:	69bb      	ldr	r3, [r7, #24]
 8011274:	3302      	adds	r3, #2
 8011276:	697a      	ldr	r2, [r7, #20]
 8011278:	7892      	ldrb	r2, [r2, #2]
 801127a:	701a      	strb	r2, [r3, #0]
			pxDestination.u8[ 3 ] = pxSource.u8[ 3 ];
 801127c:	69bb      	ldr	r3, [r7, #24]
 801127e:	3303      	adds	r3, #3
 8011280:	697a      	ldr	r2, [r7, #20]
 8011282:	78d2      	ldrb	r2, [r2, #3]
 8011284:	701a      	strb	r2, [r3, #0]
			pxDestination.u8[ 4 ] = pxSource.u8[ 4 ];
 8011286:	69bb      	ldr	r3, [r7, #24]
 8011288:	3304      	adds	r3, #4
 801128a:	697a      	ldr	r2, [r7, #20]
 801128c:	7912      	ldrb	r2, [r2, #4]
 801128e:	701a      	strb	r2, [r3, #0]
			pxDestination.u8[ 5 ] = pxSource.u8[ 5 ];
 8011290:	69bb      	ldr	r3, [r7, #24]
 8011292:	3305      	adds	r3, #5
 8011294:	697a      	ldr	r2, [r7, #20]
 8011296:	7952      	ldrb	r2, [r2, #5]
 8011298:	701a      	strb	r2, [r3, #0]
			pxDestination.u8[ 6 ] = pxSource.u8[ 6 ];
 801129a:	69bb      	ldr	r3, [r7, #24]
 801129c:	3306      	adds	r3, #6
 801129e:	697a      	ldr	r2, [r7, #20]
 80112a0:	7992      	ldrb	r2, [r2, #6]
 80112a2:	701a      	strb	r2, [r3, #0]
			pxDestination.u8[ 7 ] = pxSource.u8[ 7 ];
 80112a4:	69bb      	ldr	r3, [r7, #24]
 80112a6:	3307      	adds	r3, #7
 80112a8:	697a      	ldr	r2, [r7, #20]
 80112aa:	79d2      	ldrb	r2, [r2, #7]
 80112ac:	701a      	strb	r2, [r3, #0]
			pxDestination.u8 += 8;
 80112ae:	69bb      	ldr	r3, [r7, #24]
 80112b0:	3308      	adds	r3, #8
 80112b2:	61bb      	str	r3, [r7, #24]
			pxSource.u8 += 8;
 80112b4:	697b      	ldr	r3, [r7, #20]
 80112b6:	3308      	adds	r3, #8
 80112b8:	617b      	str	r3, [r7, #20]
			iCount -= 8;
 80112ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112bc:	3b08      	subs	r3, #8
 80112be:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		/* This it the worst alignment, e.g. 0x80000 and 0xA0001,
		only 8-bits copying is possible. */
		int iCount = pxLastSource.u8 - pxSource.u8;
		while( iCount > 8 )
 80112c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112c2:	2b08      	cmp	r3, #8
 80112c4:	dccc      	bgt.n	8011260 <memcpy+0x170>
			pxDestination.u8 += 8;
			pxSource.u8 += 8;
			iCount -= 8;
		}
	}
	while( pxSource.u8 < pxLastSource.u8 )
 80112c6:	e007      	b.n	80112d8 <memcpy+0x1e8>
	{
		*( pxDestination.u8++ ) = *( pxSource.u8++ );
 80112c8:	69bb      	ldr	r3, [r7, #24]
 80112ca:	1c5a      	adds	r2, r3, #1
 80112cc:	61ba      	str	r2, [r7, #24]
 80112ce:	697a      	ldr	r2, [r7, #20]
 80112d0:	1c51      	adds	r1, r2, #1
 80112d2:	6179      	str	r1, [r7, #20]
 80112d4:	7812      	ldrb	r2, [r2, #0]
 80112d6:	701a      	strb	r2, [r3, #0]
			pxDestination.u8 += 8;
			pxSource.u8 += 8;
			iCount -= 8;
		}
	}
	while( pxSource.u8 < pxLastSource.u8 )
 80112d8:	697a      	ldr	r2, [r7, #20]
 80112da:	693b      	ldr	r3, [r7, #16]
 80112dc:	429a      	cmp	r2, r3
 80112de:	d3f3      	bcc.n	80112c8 <memcpy+0x1d8>
	{
		*( pxDestination.u8++ ) = *( pxSource.u8++ );
	}
	return pvDest;
 80112e0:	68fb      	ldr	r3, [r7, #12]
}
 80112e2:	4618      	mov	r0, r3
 80112e4:	3734      	adds	r7, #52	; 0x34
 80112e6:	46bd      	mov	sp, r7
 80112e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ec:	4770      	bx	lr
 80112ee:	bf00      	nop

080112f0 <memset>:
/*-----------------------------------------------------------*/


#if( SIMPLE_MEMSET == 0 )
void *memset(void *pvDest, int iValue, size_t ulBytes)
{
 80112f0:	b480      	push	{r7}
 80112f2:	b08b      	sub	sp, #44	; 0x2c
 80112f4:	af00      	add	r7, sp, #0
 80112f6:	60f8      	str	r0, [r7, #12]
 80112f8:	60b9      	str	r1, [r7, #8]
 80112fa:	607a      	str	r2, [r7, #4]
union xPointer pxDestination;
union xPointer pxLast;
uint32_t ulPattern;

	pxDestination.u8 = ( unsigned char * ) pvDest;
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	617b      	str	r3, [r7, #20]
	pxLast.u8 = pxDestination.u8 + ulBytes;
 8011300:	697a      	ldr	r2, [r7, #20]
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	4413      	add	r3, r2
 8011306:	613b      	str	r3, [r7, #16]

	if( ulBytes >= 8 )
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	2b07      	cmp	r3, #7
 801130c:	d96a      	bls.n	80113e4 <memset+0xf4>
	{
	uint32_t ulAlignBits;
	uint32_t ulExtra;
	int iCount;

		ulPattern = iValue & 0xff;
 801130e:	68bb      	ldr	r3, [r7, #8]
 8011310:	b2db      	uxtb	r3, r3
 8011312:	61fb      	str	r3, [r7, #28]
		ulPattern |= ( ulPattern << 8 ) | ( ulPattern << 16 ) | ( ulPattern << 24 );
 8011314:	69fb      	ldr	r3, [r7, #28]
 8011316:	021a      	lsls	r2, r3, #8
 8011318:	69fb      	ldr	r3, [r7, #28]
 801131a:	041b      	lsls	r3, r3, #16
 801131c:	431a      	orrs	r2, r3
 801131e:	69fb      	ldr	r3, [r7, #28]
 8011320:	061b      	lsls	r3, r3, #24
 8011322:	4313      	orrs	r3, r2
 8011324:	69fa      	ldr	r2, [r7, #28]
 8011326:	4313      	orrs	r3, r2
 8011328:	61fb      	str	r3, [r7, #28]
		ulAlignBits = ( pxDestination.uint32 & 0x03 );
 801132a:	697b      	ldr	r3, [r7, #20]
 801132c:	f003 0303 	and.w	r3, r3, #3
 8011330:	627b      	str	r3, [r7, #36]	; 0x24
		if( ulAlignBits != 0 )
 8011332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011334:	2b00      	cmp	r3, #0
 8011336:	d010      	beq.n	801135a <memset+0x6a>
		{
			ulAlignBits = 4 - ulAlignBits;
 8011338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801133a:	f1c3 0304 	rsb	r3, r3, #4
 801133e:	627b      	str	r3, [r7, #36]	; 0x24
			while( ulAlignBits-- > 0 )
 8011340:	e006      	b.n	8011350 <memset+0x60>
			{
				pxDestination.u8[ 0 ] = ( unsigned char )iValue;
 8011342:	697b      	ldr	r3, [r7, #20]
 8011344:	68ba      	ldr	r2, [r7, #8]
 8011346:	b2d2      	uxtb	r2, r2
 8011348:	701a      	strb	r2, [r3, #0]
				pxDestination.u8++;
 801134a:	697b      	ldr	r3, [r7, #20]
 801134c:	3301      	adds	r3, #1
 801134e:	617b      	str	r3, [r7, #20]
		ulPattern |= ( ulPattern << 8 ) | ( ulPattern << 16 ) | ( ulPattern << 24 );
		ulAlignBits = ( pxDestination.uint32 & 0x03 );
		if( ulAlignBits != 0 )
		{
			ulAlignBits = 4 - ulAlignBits;
			while( ulAlignBits-- > 0 )
 8011350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011352:	1e5a      	subs	r2, r3, #1
 8011354:	627a      	str	r2, [r7, #36]	; 0x24
 8011356:	2b00      	cmp	r3, #0
 8011358:	d1f3      	bne.n	8011342 <memset+0x52>
				pxDestination.u8++;
			}
		}
		/* Strip-off the last 1 up-to 3 bytes because they can not be set in a 32-bit
		memory instruction. */
		ulExtra = pxLast.uint32 & 0x03ul;
 801135a:	693b      	ldr	r3, [r7, #16]
 801135c:	f003 0303 	and.w	r3, r3, #3
 8011360:	61bb      	str	r3, [r7, #24]

		pxLast.uint32 &= ~0x03ul;
 8011362:	693b      	ldr	r3, [r7, #16]
 8011364:	f023 0303 	bic.w	r3, r3, #3
 8011368:	613b      	str	r3, [r7, #16]
		iCount = ( int ) ( pxLast.u32 - pxDestination.u32 );
 801136a:	693b      	ldr	r3, [r7, #16]
 801136c:	461a      	mov	r2, r3
 801136e:	697b      	ldr	r3, [r7, #20]
 8011370:	1ad3      	subs	r3, r2, r3
 8011372:	109b      	asrs	r3, r3, #2
 8011374:	623b      	str	r3, [r7, #32]
		while( iCount > 8 )
 8011376:	e024      	b.n	80113c2 <memset+0xd2>
		{
			/* Set 8 * 4 bytes and save some increments */
			/* It won't make sense to make this list much longer than 8 assignments. */
			pxDestination.u32[ 0 ] = ulPattern;
 8011378:	697b      	ldr	r3, [r7, #20]
 801137a:	69fa      	ldr	r2, [r7, #28]
 801137c:	601a      	str	r2, [r3, #0]
			pxDestination.u32[ 1 ] = ulPattern;
 801137e:	697b      	ldr	r3, [r7, #20]
 8011380:	3304      	adds	r3, #4
 8011382:	69fa      	ldr	r2, [r7, #28]
 8011384:	601a      	str	r2, [r3, #0]
			pxDestination.u32[ 2 ] = ulPattern;
 8011386:	697b      	ldr	r3, [r7, #20]
 8011388:	3308      	adds	r3, #8
 801138a:	69fa      	ldr	r2, [r7, #28]
 801138c:	601a      	str	r2, [r3, #0]
			pxDestination.u32[ 3 ] = ulPattern;
 801138e:	697b      	ldr	r3, [r7, #20]
 8011390:	330c      	adds	r3, #12
 8011392:	69fa      	ldr	r2, [r7, #28]
 8011394:	601a      	str	r2, [r3, #0]
			pxDestination.u32[ 4 ] = ulPattern;
 8011396:	697b      	ldr	r3, [r7, #20]
 8011398:	3310      	adds	r3, #16
 801139a:	69fa      	ldr	r2, [r7, #28]
 801139c:	601a      	str	r2, [r3, #0]
			pxDestination.u32[ 5 ] = ulPattern;
 801139e:	697b      	ldr	r3, [r7, #20]
 80113a0:	3314      	adds	r3, #20
 80113a2:	69fa      	ldr	r2, [r7, #28]
 80113a4:	601a      	str	r2, [r3, #0]
			pxDestination.u32[ 6 ] = ulPattern;
 80113a6:	697b      	ldr	r3, [r7, #20]
 80113a8:	3318      	adds	r3, #24
 80113aa:	69fa      	ldr	r2, [r7, #28]
 80113ac:	601a      	str	r2, [r3, #0]
			pxDestination.u32[ 7 ] = ulPattern;
 80113ae:	697b      	ldr	r3, [r7, #20]
 80113b0:	331c      	adds	r3, #28
 80113b2:	69fa      	ldr	r2, [r7, #28]
 80113b4:	601a      	str	r2, [r3, #0]
			pxDestination.u32 += 8;
 80113b6:	697b      	ldr	r3, [r7, #20]
 80113b8:	3320      	adds	r3, #32
 80113ba:	617b      	str	r3, [r7, #20]
			iCount -= 8;
 80113bc:	6a3b      	ldr	r3, [r7, #32]
 80113be:	3b08      	subs	r3, #8
 80113c0:	623b      	str	r3, [r7, #32]
		memory instruction. */
		ulExtra = pxLast.uint32 & 0x03ul;

		pxLast.uint32 &= ~0x03ul;
		iCount = ( int ) ( pxLast.u32 - pxDestination.u32 );
		while( iCount > 8 )
 80113c2:	6a3b      	ldr	r3, [r7, #32]
 80113c4:	2b08      	cmp	r3, #8
 80113c6:	dcd7      	bgt.n	8011378 <memset+0x88>
			pxDestination.u32[ 7 ] = ulPattern;
			pxDestination.u32 += 8;
			iCount -= 8;
		}

		while( pxDestination.u32 < pxLast.u32 )
 80113c8:	e004      	b.n	80113d4 <memset+0xe4>
		{
			*( pxDestination.u32++ ) = ulPattern;
 80113ca:	697b      	ldr	r3, [r7, #20]
 80113cc:	1d1a      	adds	r2, r3, #4
 80113ce:	617a      	str	r2, [r7, #20]
 80113d0:	69fa      	ldr	r2, [r7, #28]
 80113d2:	601a      	str	r2, [r3, #0]
			pxDestination.u32[ 7 ] = ulPattern;
			pxDestination.u32 += 8;
			iCount -= 8;
		}

		while( pxDestination.u32 < pxLast.u32 )
 80113d4:	697a      	ldr	r2, [r7, #20]
 80113d6:	693b      	ldr	r3, [r7, #16]
 80113d8:	429a      	cmp	r2, r3
 80113da:	d3f6      	bcc.n	80113ca <memset+0xda>
		{
			*( pxDestination.u32++ ) = ulPattern;
		}

		pxLast.uint32 |= ulExtra;
 80113dc:	693a      	ldr	r2, [r7, #16]
 80113de:	69bb      	ldr	r3, [r7, #24]
 80113e0:	4313      	orrs	r3, r2
 80113e2:	613b      	str	r3, [r7, #16]
	}

	while( pxDestination.u8 < pxLast.u8 )
 80113e4:	e006      	b.n	80113f4 <memset+0x104>
	{
		pxDestination.u8[ 0 ] = ( unsigned char ) iValue;
 80113e6:	697b      	ldr	r3, [r7, #20]
 80113e8:	68ba      	ldr	r2, [r7, #8]
 80113ea:	b2d2      	uxtb	r2, r2
 80113ec:	701a      	strb	r2, [r3, #0]
		pxDestination.u8++;
 80113ee:	697b      	ldr	r3, [r7, #20]
 80113f0:	3301      	adds	r3, #1
 80113f2:	617b      	str	r3, [r7, #20]
		}

		pxLast.uint32 |= ulExtra;
	}

	while( pxDestination.u8 < pxLast.u8 )
 80113f4:	697a      	ldr	r2, [r7, #20]
 80113f6:	693b      	ldr	r3, [r7, #16]
 80113f8:	429a      	cmp	r2, r3
 80113fa:	d3f4      	bcc.n	80113e6 <memset+0xf6>
	{
		pxDestination.u8[ 0 ] = ( unsigned char ) iValue;
		pxDestination.u8++;
	}

	return pvDest;
 80113fc:	68fb      	ldr	r3, [r7, #12]
}
 80113fe:	4618      	mov	r0, r3
 8011400:	372c      	adds	r7, #44	; 0x2c
 8011402:	46bd      	mov	sp, r7
 8011404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011408:	4770      	bx	lr
 801140a:	bf00      	nop

0801140c <TIM2_IRQHandler>:

static uint32_t ulInterruptCount = 0;

uint32_t ulTimer2Flags;
void TIM2_IRQHandler(void)
{
 801140c:	b480      	push	{r7}
 801140e:	af00      	add	r7, sp, #0
	ulTimer2Flags = tim2_handle.Instance->SR;
 8011410:	4b0c      	ldr	r3, [pc, #48]	; (8011444 <TIM2_IRQHandler+0x38>)
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	691b      	ldr	r3, [r3, #16]
 8011416:	4a0c      	ldr	r2, [pc, #48]	; (8011448 <TIM2_IRQHandler+0x3c>)
 8011418:	6013      	str	r3, [r2, #0]
	if( ( ulTimer2Flags & TIM_FLAG_UPDATE ) != 0 )
 801141a:	4b0b      	ldr	r3, [pc, #44]	; (8011448 <TIM2_IRQHandler+0x3c>)
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	f003 0301 	and.w	r3, r3, #1
 8011422:	2b00      	cmp	r3, #0
 8011424:	d009      	beq.n	801143a <TIM2_IRQHandler+0x2e>
	{
		__HAL_TIM_CLEAR_FLAG( &tim2_handle, TIM_FLAG_UPDATE );
 8011426:	4b07      	ldr	r3, [pc, #28]	; (8011444 <TIM2_IRQHandler+0x38>)
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	f06f 0201 	mvn.w	r2, #1
 801142e:	611a      	str	r2, [r3, #16]
		ulInterruptCount++;
 8011430:	4b06      	ldr	r3, [pc, #24]	; (801144c <TIM2_IRQHandler+0x40>)
 8011432:	681b      	ldr	r3, [r3, #0]
 8011434:	3301      	adds	r3, #1
 8011436:	4a05      	ldr	r2, [pc, #20]	; (801144c <TIM2_IRQHandler+0x40>)
 8011438:	6013      	str	r3, [r2, #0]
	}
}
 801143a:	46bd      	mov	sp, r7
 801143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011440:	4770      	bx	lr
 8011442:	bf00      	nop
 8011444:	2000d14c 	.word	0x2000d14c
 8011448:	2000d148 	.word	0x2000d148
 801144c:	2000c510 	.word	0x2000c510

08011450 <vStartHighResolutionTimer>:


/* Timer2 initialization function */
void vStartHighResolutionTimer( void )
{
 8011450:	b580      	push	{r7, lr}
 8011452:	b082      	sub	sp, #8
 8011454:	af00      	add	r7, sp, #0
	/* TIM2 clock enable */
	__HAL_RCC_TIM2_CLK_ENABLE();
 8011456:	4a1d      	ldr	r2, [pc, #116]	; (80114cc <vStartHighResolutionTimer+0x7c>)
 8011458:	4b1c      	ldr	r3, [pc, #112]	; (80114cc <vStartHighResolutionTimer+0x7c>)
 801145a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801145c:	f043 0301 	orr.w	r3, r3, #1
 8011460:	6413      	str	r3, [r2, #64]	; 0x40
 8011462:	4b1a      	ldr	r3, [pc, #104]	; (80114cc <vStartHighResolutionTimer+0x7c>)
 8011464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011466:	f003 0301 	and.w	r3, r3, #1
 801146a:	607b      	str	r3, [r7, #4]
 801146c:	687b      	ldr	r3, [r7, #4]

	tim2_handle.Instance = TIM2;     /* Register base address             */
 801146e:	4b18      	ldr	r3, [pc, #96]	; (80114d0 <vStartHighResolutionTimer+0x80>)
 8011470:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8011474:	601a      	str	r2, [r3, #0]

	tim2_handle.Init.Prescaler = ( ulPrescale - 1ul );			/* Specifies the prescaler value used to divide the TIM clock. */
 8011476:	2354      	movs	r3, #84	; 0x54
 8011478:	3b01      	subs	r3, #1
 801147a:	4a15      	ldr	r2, [pc, #84]	; (80114d0 <vStartHighResolutionTimer+0x80>)
 801147c:	6053      	str	r3, [r2, #4]
	tim2_handle.Init.CounterMode = TIM_COUNTERMODE_UP;			/* Specifies the counter mode. */
 801147e:	4b14      	ldr	r3, [pc, #80]	; (80114d0 <vStartHighResolutionTimer+0x80>)
 8011480:	2200      	movs	r2, #0
 8011482:	609a      	str	r2, [r3, #8]
	tim2_handle.Init.Period = ( ulReloadCount - 1ul );			/* Specifies the period value to be loaded into the active. */
 8011484:	4b13      	ldr	r3, [pc, #76]	; (80114d4 <vStartHighResolutionTimer+0x84>)
 8011486:	3b01      	subs	r3, #1
 8011488:	4a11      	ldr	r2, [pc, #68]	; (80114d0 <vStartHighResolutionTimer+0x80>)
 801148a:	60d3      	str	r3, [r2, #12]
	tim2_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;	/* Specifies the clock division. */
 801148c:	4b10      	ldr	r3, [pc, #64]	; (80114d0 <vStartHighResolutionTimer+0x80>)
 801148e:	2200      	movs	r2, #0
 8011490:	611a      	str	r2, [r3, #16]
	tim2_handle.Init.RepetitionCounter = 0ul;					/* Specifies the repetition counter value. */
 8011492:	4b0f      	ldr	r3, [pc, #60]	; (80114d0 <vStartHighResolutionTimer+0x80>)
 8011494:	2200      	movs	r2, #0
 8011496:	615a      	str	r2, [r3, #20]
	tim2_handle.Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011498:	4b0d      	ldr	r3, [pc, #52]	; (80114d0 <vStartHighResolutionTimer+0x80>)
 801149a:	2201      	movs	r2, #1
 801149c:	761a      	strb	r2, [r3, #24]

	/* NVIC configuration for DMA transfer complete interrupt */
	HAL_NVIC_SetPriority( TIM2_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 1, 0 );
 801149e:	201c      	movs	r0, #28
 80114a0:	2106      	movs	r1, #6
 80114a2:	2200      	movs	r2, #0
 80114a4:	f7ef faa2 	bl	80009ec <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ( TIM2_IRQn );
 80114a8:	201c      	movs	r0, #28
 80114aa:	f7ef fabb 	bl	8000a24 <HAL_NVIC_EnableIRQ>


	HAL_TIM_Base_Init( &tim2_handle );
 80114ae:	4808      	ldr	r0, [pc, #32]	; (80114d0 <vStartHighResolutionTimer+0x80>)
 80114b0:	f7f2 f8ac 	bl	800360c <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT( &tim2_handle );
 80114b4:	4806      	ldr	r0, [pc, #24]	; (80114d0 <vStartHighResolutionTimer+0x80>)
 80114b6:	f7f2 f8db 	bl	8003670 <HAL_TIM_Base_Start_IT>
	ulTimer2Flags = tim2_handle.Instance->SR;
 80114ba:	4b05      	ldr	r3, [pc, #20]	; (80114d0 <vStartHighResolutionTimer+0x80>)
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	691b      	ldr	r3, [r3, #16]
 80114c0:	4a05      	ldr	r2, [pc, #20]	; (80114d8 <vStartHighResolutionTimer+0x88>)
 80114c2:	6013      	str	r3, [r2, #0]
}
 80114c4:	3708      	adds	r7, #8
 80114c6:	46bd      	mov	sp, r7
 80114c8:	bd80      	pop	{r7, pc}
 80114ca:	bf00      	nop
 80114cc:	40023800 	.word	0x40023800
 80114d0:	2000d14c 	.word	0x2000d14c
 80114d4:	00989680 	.word	0x00989680
 80114d8:	2000d148 	.word	0x2000d148

080114dc <ullGetHighResolutionTime>:

uint64_t ullGetHighResolutionTime()
{
 80114dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80114e0:	b086      	sub	sp, #24
 80114e2:	af00      	add	r7, sp, #0
uint64_t ullReturn;
	if( tim2_handle.Instance == NULL )
 80114e4:	4b2e      	ldr	r3, [pc, #184]	; (80115a0 <ullGetHighResolutionTime+0xc4>)
 80114e6:	681b      	ldr	r3, [r3, #0]
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d124      	bne.n	8011536 <ullGetHighResolutionTime+0x5a>
	{
		ullReturn = 1000ull * xTaskGetTickCount();
 80114ec:	f7f5 f864 	bl	80065b8 <xTaskGetTickCount>
 80114f0:	4603      	mov	r3, r0
 80114f2:	4618      	mov	r0, r3
 80114f4:	f04f 0100 	mov.w	r1, #0
 80114f8:	4602      	mov	r2, r0
 80114fa:	460b      	mov	r3, r1
 80114fc:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8011500:	ea4b 7b92 	orr.w	fp, fp, r2, lsr #30
 8011504:	ea4f 0a82 	mov.w	sl, r2, lsl #2
 8011508:	4652      	mov	r2, sl
 801150a:	465b      	mov	r3, fp
 801150c:	015d      	lsls	r5, r3, #5
 801150e:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8011512:	0154      	lsls	r4, r2, #5
 8011514:	1aa4      	subs	r4, r4, r2
 8011516:	eb65 0503 	sbc.w	r5, r5, r3
 801151a:	1824      	adds	r4, r4, r0
 801151c:	eb45 0501 	adc.w	r5, r5, r1
 8011520:	ea4f 09c5 	mov.w	r9, r5, lsl #3
 8011524:	ea49 7954 	orr.w	r9, r9, r4, lsr #29
 8011528:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 801152c:	4644      	mov	r4, r8
 801152e:	464d      	mov	r5, r9
 8011530:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8011534:	e02b      	b.n	801158e <ullGetHighResolutionTime+0xb2>
	uint32_t ulCounts[2];
	uint32_t ulSlowCount;

		for( ;; )
		{
			ulCounts[ 0 ] = tim2_handle.Instance->CNT;
 8011536:	4b1a      	ldr	r3, [pc, #104]	; (80115a0 <ullGetHighResolutionTime+0xc4>)
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801153c:	607b      	str	r3, [r7, #4]
			ulSlowCount = ulInterruptCount;
 801153e:	4b19      	ldr	r3, [pc, #100]	; (80115a4 <ullGetHighResolutionTime+0xc8>)
 8011540:	681b      	ldr	r3, [r3, #0]
 8011542:	60fb      	str	r3, [r7, #12]
			ulCounts[ 1 ] = tim2_handle.Instance->CNT;
 8011544:	4b16      	ldr	r3, [pc, #88]	; (80115a0 <ullGetHighResolutionTime+0xc4>)
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801154a:	60bb      	str	r3, [r7, #8]
			if( ulCounts[ 1 ] >= ulCounts[ 0 ] )
 801154c:	68ba      	ldr	r2, [r7, #8]
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	429a      	cmp	r2, r3
 8011552:	d31b      	bcc.n	801158c <ullGetHighResolutionTime+0xb0>
			{
				/* TIM2_IRQHandler() has not occurred in between. */
				break;
 8011554:	bf00      	nop
			}
		}
		ullReturn = ( uint64_t )ulSlowCount * ulReloadCount + ulCounts[ 1 ];
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	4618      	mov	r0, r3
 801155a:	f04f 0100 	mov.w	r1, #0
 801155e:	4b12      	ldr	r3, [pc, #72]	; (80115a8 <ullGetHighResolutionTime+0xcc>)
 8011560:	461a      	mov	r2, r3
 8011562:	f04f 0300 	mov.w	r3, #0
 8011566:	fb02 f501 	mul.w	r5, r2, r1
 801156a:	fb00 f403 	mul.w	r4, r0, r3
 801156e:	442c      	add	r4, r5
 8011570:	fba0 2302 	umull	r2, r3, r0, r2
 8011574:	18e1      	adds	r1, r4, r3
 8011576:	460b      	mov	r3, r1
 8011578:	68b9      	ldr	r1, [r7, #8]
 801157a:	4608      	mov	r0, r1
 801157c:	f04f 0100 	mov.w	r1, #0
 8011580:	1812      	adds	r2, r2, r0
 8011582:	eb43 0301 	adc.w	r3, r3, r1
 8011586:	e9c7 2304 	strd	r2, r3, [r7, #16]
 801158a:	e000      	b.n	801158e <ullGetHighResolutionTime+0xb2>
			if( ulCounts[ 1 ] >= ulCounts[ 0 ] )
			{
				/* TIM2_IRQHandler() has not occurred in between. */
				break;
			}
		}
 801158c:	e7d3      	b.n	8011536 <ullGetHighResolutionTime+0x5a>
		ullReturn = ( uint64_t )ulSlowCount * ulReloadCount + ulCounts[ 1 ];
	}

	return ullReturn;
 801158e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8011592:	4610      	mov	r0, r2
 8011594:	4619      	mov	r1, r3
 8011596:	3718      	adds	r7, #24
 8011598:	46bd      	mov	sp, r7
 801159a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801159e:	bf00      	nop
 80115a0:	2000d14c 	.word	0x2000d14c
 80115a4:	2000c510 	.word	0x2000c510
 80115a8:	00989680 	.word	0x00989680

080115ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80115ac:	b580      	push	{r7, lr}
 80115ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80115b0:	2003      	movs	r0, #3
 80115b2:	f7ef fa11 	bl	80009d8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80115b6:	f06f 000b 	mvn.w	r0, #11
 80115ba:	2100      	movs	r1, #0
 80115bc:	2200      	movs	r2, #0
 80115be:	f7ef fa15 	bl	80009ec <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80115c2:	f06f 000a 	mvn.w	r0, #10
 80115c6:	2100      	movs	r1, #0
 80115c8:	2200      	movs	r2, #0
 80115ca:	f7ef fa0f 	bl	80009ec <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80115ce:	f06f 0009 	mvn.w	r0, #9
 80115d2:	2100      	movs	r1, #0
 80115d4:	2200      	movs	r2, #0
 80115d6:	f7ef fa09 	bl	80009ec <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80115da:	f06f 0004 	mvn.w	r0, #4
 80115de:	2100      	movs	r1, #0
 80115e0:	2200      	movs	r2, #0
 80115e2:	f7ef fa03 	bl	80009ec <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80115e6:	f06f 0003 	mvn.w	r0, #3
 80115ea:	2100      	movs	r1, #0
 80115ec:	2200      	movs	r2, #0
 80115ee:	f7ef f9fd 	bl	80009ec <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80115f2:	f06f 0001 	mvn.w	r0, #1
 80115f6:	210f      	movs	r1, #15
 80115f8:	2200      	movs	r2, #0
 80115fa:	f7ef f9f7 	bl	80009ec <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80115fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011602:	210f      	movs	r1, #15
 8011604:	2200      	movs	r2, #0
 8011606:	f7ef f9f1 	bl	80009ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 801160a:	bd80      	pop	{r7, pc}

0801160c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 801160c:	b480      	push	{r7}
 801160e:	b083      	sub	sp, #12
 8011610:	af00      	add	r7, sp, #0
 8011612:	6078      	str	r0, [r7, #4]

  if(hrtc->Instance==RTC)
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	4a06      	ldr	r2, [pc, #24]	; (8011634 <HAL_RTC_MspInit+0x28>)
 801161a:	4293      	cmp	r3, r2
 801161c:	d105      	bne.n	801162a <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 801161e:	4a06      	ldr	r2, [pc, #24]	; (8011638 <HAL_RTC_MspInit+0x2c>)
 8011620:	4b05      	ldr	r3, [pc, #20]	; (8011638 <HAL_RTC_MspInit+0x2c>)
 8011622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011624:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011628:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 801162a:	370c      	adds	r7, #12
 801162c:	46bd      	mov	sp, r7
 801162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011632:	4770      	bx	lr
 8011634:	40002800 	.word	0x40002800
 8011638:	40023800 	.word	0x40023800

0801163c <HAL_RNG_MspInit>:
}

/* USER CODE BEGIN 1 */

void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 801163c:	b480      	push	{r7}
 801163e:	b085      	sub	sp, #20
 8011640:	af00      	add	r7, sp, #0
 8011642:	6078      	str	r0, [r7, #4]
    __HAL_RCC_RNG_CLK_ENABLE();
 8011644:	4a10      	ldr	r2, [pc, #64]	; (8011688 <HAL_RNG_MspInit+0x4c>)
 8011646:	4b10      	ldr	r3, [pc, #64]	; (8011688 <HAL_RNG_MspInit+0x4c>)
 8011648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801164a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801164e:	6353      	str	r3, [r2, #52]	; 0x34
 8011650:	4b0d      	ldr	r3, [pc, #52]	; (8011688 <HAL_RNG_MspInit+0x4c>)
 8011652:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011658:	60fb      	str	r3, [r7, #12]
 801165a:	68fb      	ldr	r3, [r7, #12]
  if(hrng->Instance==RNG)
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	4a0a      	ldr	r2, [pc, #40]	; (801168c <HAL_RNG_MspInit+0x50>)
 8011662:	4293      	cmp	r3, r2
 8011664:	d10b      	bne.n	801167e <HAL_RNG_MspInit+0x42>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8011666:	4a08      	ldr	r2, [pc, #32]	; (8011688 <HAL_RNG_MspInit+0x4c>)
 8011668:	4b07      	ldr	r3, [pc, #28]	; (8011688 <HAL_RNG_MspInit+0x4c>)
 801166a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801166c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011670:	6353      	str	r3, [r2, #52]	; 0x34
 8011672:	4b05      	ldr	r3, [pc, #20]	; (8011688 <HAL_RNG_MspInit+0x4c>)
 8011674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801167a:	60bb      	str	r3, [r7, #8]
 801167c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 801167e:	3714      	adds	r7, #20
 8011680:	46bd      	mov	sp, r7
 8011682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011686:	4770      	bx	lr
 8011688:	40023800 	.word	0x40023800
 801168c:	50060800 	.word	0x50060800

08011690 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8011690:	b580      	push	{r7, lr}
 8011692:	b08c      	sub	sp, #48	; 0x30
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8011698:	2300      	movs	r3, #0
 801169a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 801169c:	2300      	movs	r3, #0
 801169e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM13 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, TickPriority ,0); 
 80116a0:	202c      	movs	r0, #44	; 0x2c
 80116a2:	6879      	ldr	r1, [r7, #4]
 80116a4:	2200      	movs	r2, #0
 80116a6:	f7ef f9a1 	bl	80009ec <HAL_NVIC_SetPriority>
  
  /* Enable the TIM13 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn); 
 80116aa:	202c      	movs	r0, #44	; 0x2c
 80116ac:	f7ef f9ba 	bl	8000a24 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM13 clock */
  __HAL_RCC_TIM13_CLK_ENABLE();
 80116b0:	4a1f      	ldr	r2, [pc, #124]	; (8011730 <HAL_InitTick+0xa0>)
 80116b2:	4b1f      	ldr	r3, [pc, #124]	; (8011730 <HAL_InitTick+0xa0>)
 80116b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80116ba:	6413      	str	r3, [r2, #64]	; 0x40
 80116bc:	4b1c      	ldr	r3, [pc, #112]	; (8011730 <HAL_InitTick+0xa0>)
 80116be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80116c4:	60fb      	str	r3, [r7, #12]
 80116c6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80116c8:	f107 0214 	add.w	r2, r7, #20
 80116cc:	f107 0310 	add.w	r3, r7, #16
 80116d0:	4610      	mov	r0, r2
 80116d2:	4619      	mov	r1, r3
 80116d4:	f7f0 ff9c 	bl	8002610 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM13 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80116d8:	f7f0 ff78 	bl	80025cc <HAL_RCC_GetPCLK1Freq>
 80116dc:	4603      	mov	r3, r0
 80116de:	005b      	lsls	r3, r3, #1
 80116e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM13 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80116e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116e4:	4a13      	ldr	r2, [pc, #76]	; (8011734 <HAL_InitTick+0xa4>)
 80116e6:	fba2 2303 	umull	r2, r3, r2, r3
 80116ea:	0c9b      	lsrs	r3, r3, #18
 80116ec:	3b01      	subs	r3, #1
 80116ee:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM13 */
  htim13.Instance = TIM13;
 80116f0:	4b11      	ldr	r3, [pc, #68]	; (8011738 <HAL_InitTick+0xa8>)
 80116f2:	4a12      	ldr	r2, [pc, #72]	; (801173c <HAL_InitTick+0xac>)
 80116f4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM13CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim13.Init.Period = (1000000 / 1000) - 1;
 80116f6:	4b10      	ldr	r3, [pc, #64]	; (8011738 <HAL_InitTick+0xa8>)
 80116f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80116fc:	60da      	str	r2, [r3, #12]
  htim13.Init.Prescaler = uwPrescalerValue;
 80116fe:	4a0e      	ldr	r2, [pc, #56]	; (8011738 <HAL_InitTick+0xa8>)
 8011700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011702:	6053      	str	r3, [r2, #4]
  htim13.Init.ClockDivision = 0;
 8011704:	4b0c      	ldr	r3, [pc, #48]	; (8011738 <HAL_InitTick+0xa8>)
 8011706:	2200      	movs	r2, #0
 8011708:	611a      	str	r2, [r3, #16]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 801170a:	4b0b      	ldr	r3, [pc, #44]	; (8011738 <HAL_InitTick+0xa8>)
 801170c:	2200      	movs	r2, #0
 801170e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim13) == HAL_OK)
 8011710:	4809      	ldr	r0, [pc, #36]	; (8011738 <HAL_InitTick+0xa8>)
 8011712:	f7f1 ff7b 	bl	800360c <HAL_TIM_Base_Init>
 8011716:	4603      	mov	r3, r0
 8011718:	2b00      	cmp	r3, #0
 801171a:	d104      	bne.n	8011726 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim13);
 801171c:	4806      	ldr	r0, [pc, #24]	; (8011738 <HAL_InitTick+0xa8>)
 801171e:	f7f1 ffa7 	bl	8003670 <HAL_TIM_Base_Start_IT>
 8011722:	4603      	mov	r3, r0
 8011724:	e000      	b.n	8011728 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8011726:	2301      	movs	r3, #1
}
 8011728:	4618      	mov	r0, r3
 801172a:	3730      	adds	r7, #48	; 0x30
 801172c:	46bd      	mov	sp, r7
 801172e:	bd80      	pop	{r7, pc}
 8011730:	40023800 	.word	0x40023800
 8011734:	431bde83 	.word	0x431bde83
 8011738:	2000d188 	.word	0x2000d188
 801173c:	40001c00 	.word	0x40001c00

08011740 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8011740:	b480      	push	{r7}
 8011742:	af00      	add	r7, sp, #0
}
 8011744:	46bd      	mov	sp, r7
 8011746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801174a:	4770      	bx	lr

0801174c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 801174c:	b480      	push	{r7}
 801174e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
	/* The fault handler implementation calls a function called
	prvGetRegistersFromStack(). */

	    __asm volatile
 8011750:	f01e 0f04 	tst.w	lr, #4
 8011754:	bf0c      	ite	eq
 8011756:	f3ef 8008 	mrseq	r0, MSP
 801175a:	f3ef 8009 	mrsne	r0, PSP
 801175e:	6981      	ldr	r1, [r0, #24]
 8011760:	4a00      	ldr	r2, [pc, #0]	; (8011764 <handler2_address_const>)
 8011762:	4710      	bx	r2

08011764 <handler2_address_const>:
 8011764:	08011771 	.word	0x08011771
	        " bx r2                                                     \n"
	        " handler2_address_const: .word prvGetRegistersFromStack    \n"
	    );


}
 8011768:	46bd      	mov	sp, r7
 801176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801176e:	4770      	bx	lr

08011770 <prvGetRegistersFromStack>:
void prvGetRegistersFromStack( uint32_t *pulFaultStackAddress )
{
 8011770:	b480      	push	{r7}
 8011772:	b08b      	sub	sp, #44	; 0x2c
 8011774:	af00      	add	r7, sp, #0
 8011776:	6078      	str	r0, [r7, #4]
volatile uint32_t r12;
volatile uint32_t lr; /* Link register. */
volatile uint32_t pc; /* Program counter. */
volatile uint32_t psr;/* Program status register. */

    r0 = pulFaultStackAddress[ 0 ];
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	681b      	ldr	r3, [r3, #0]
 801177c:	627b      	str	r3, [r7, #36]	; 0x24
    r1 = pulFaultStackAddress[ 1 ];
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	685b      	ldr	r3, [r3, #4]
 8011782:	623b      	str	r3, [r7, #32]
    r2 = pulFaultStackAddress[ 2 ];
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	689b      	ldr	r3, [r3, #8]
 8011788:	61fb      	str	r3, [r7, #28]
    r3 = pulFaultStackAddress[ 3 ];
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	68db      	ldr	r3, [r3, #12]
 801178e:	61bb      	str	r3, [r7, #24]

    r12 = pulFaultStackAddress[ 4 ];
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	691b      	ldr	r3, [r3, #16]
 8011794:	617b      	str	r3, [r7, #20]
    lr = pulFaultStackAddress[ 5 ];
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	695b      	ldr	r3, [r3, #20]
 801179a:	613b      	str	r3, [r7, #16]
    pc = pulFaultStackAddress[ 6 ];
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	699b      	ldr	r3, [r3, #24]
 80117a0:	60fb      	str	r3, [r7, #12]
    psr = pulFaultStackAddress[ 7 ];
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	69db      	ldr	r3, [r3, #28]
 80117a6:	60bb      	str	r3, [r7, #8]

    /* When the following line is hit, the variables contain the register values. */
    for( ;; );
 80117a8:	e7fe      	b.n	80117a8 <prvGetRegistersFromStack+0x38>
 80117aa:	bf00      	nop

080117ac <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80117ac:	b480      	push	{r7}
 80117ae:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80117b0:	e7fe      	b.n	80117b0 <MemManage_Handler+0x4>
 80117b2:	bf00      	nop

080117b4 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80117b4:	b480      	push	{r7}
 80117b6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80117b8:	e7fe      	b.n	80117b8 <BusFault_Handler+0x4>
 80117ba:	bf00      	nop

080117bc <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80117bc:	b480      	push	{r7}
 80117be:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80117c0:	e7fe      	b.n	80117c0 <UsageFault_Handler+0x4>
 80117c2:	bf00      	nop

080117c4 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80117c4:	b480      	push	{r7}
 80117c6:	af00      	add	r7, sp, #0
}
 80117c8:	46bd      	mov	sp, r7
 80117ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ce:	4770      	bx	lr

080117d0 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	af00      	add	r7, sp, #0
	//HAL_IncTick();
	 if(xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80117d4:	f7f5 fb42 	bl	8006e5c <xTaskGetSchedulerState>
 80117d8:	4603      	mov	r3, r0
 80117da:	2b01      	cmp	r3, #1
 80117dc:	d001      	beq.n	80117e2 <SysTick_Handler+0x12>
	  {
	    xPortSysTickHandler();
 80117de:	f7f3 fbf9 	bl	8004fd4 <xPortSysTickHandler>
	  }

}
 80117e2:	bd80      	pop	{r7, pc}

080117e4 <TIM8_UP_TIM13_IRQHandler>:

/**
* @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
*/
void TIM8_UP_TIM13_IRQHandler(void)
{
 80117e4:	b580      	push	{r7, lr}
 80117e6:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim13);
 80117e8:	4801      	ldr	r0, [pc, #4]	; (80117f0 <TIM8_UP_TIM13_IRQHandler+0xc>)
 80117ea:	f7f1 ff5d 	bl	80036a8 <HAL_TIM_IRQHandler>
}
 80117ee:	bd80      	pop	{r7, pc}
 80117f0:	2000d188 	.word	0x2000d188

080117f4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80117f4:	b480      	push	{r7}
 80117f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80117f8:	4a15      	ldr	r2, [pc, #84]	; (8011850 <SystemInit+0x5c>)
 80117fa:	4b15      	ldr	r3, [pc, #84]	; (8011850 <SystemInit+0x5c>)
 80117fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011800:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011804:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8011808:	4a12      	ldr	r2, [pc, #72]	; (8011854 <SystemInit+0x60>)
 801180a:	4b12      	ldr	r3, [pc, #72]	; (8011854 <SystemInit+0x60>)
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	f043 0301 	orr.w	r3, r3, #1
 8011812:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8011814:	4b0f      	ldr	r3, [pc, #60]	; (8011854 <SystemInit+0x60>)
 8011816:	2200      	movs	r2, #0
 8011818:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 801181a:	490e      	ldr	r1, [pc, #56]	; (8011854 <SystemInit+0x60>)
 801181c:	4b0d      	ldr	r3, [pc, #52]	; (8011854 <SystemInit+0x60>)
 801181e:	681a      	ldr	r2, [r3, #0]
 8011820:	4b0d      	ldr	r3, [pc, #52]	; (8011858 <SystemInit+0x64>)
 8011822:	4013      	ands	r3, r2
 8011824:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8011826:	4b0b      	ldr	r3, [pc, #44]	; (8011854 <SystemInit+0x60>)
 8011828:	4a0c      	ldr	r2, [pc, #48]	; (801185c <SystemInit+0x68>)
 801182a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 801182c:	4a09      	ldr	r2, [pc, #36]	; (8011854 <SystemInit+0x60>)
 801182e:	4b09      	ldr	r3, [pc, #36]	; (8011854 <SystemInit+0x60>)
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011836:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8011838:	4b06      	ldr	r3, [pc, #24]	; (8011854 <SystemInit+0x60>)
 801183a:	2200      	movs	r2, #0
 801183c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 801183e:	4b04      	ldr	r3, [pc, #16]	; (8011850 <SystemInit+0x5c>)
 8011840:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8011844:	609a      	str	r2, [r3, #8]
#endif
}
 8011846:	46bd      	mov	sp, r7
 8011848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184c:	4770      	bx	lr
 801184e:	bf00      	nop
 8011850:	e000ed00 	.word	0xe000ed00
 8011854:	40023800 	.word	0x40023800
 8011858:	fef6ffff 	.word	0xfef6ffff
 801185c:	24003010 	.word	0x24003010

08011860 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8011860:	b580      	push	{r7, lr}
 8011862:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8011864:	4803      	ldr	r0, [pc, #12]	; (8011874 <_cbSendSystemDesc+0x14>)
 8011866:	f001 feb5 	bl	80135d4 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 801186a:	4803      	ldr	r0, [pc, #12]	; (8011878 <_cbSendSystemDesc+0x18>)
 801186c:	f001 feb2 	bl	80135d4 <SEGGER_SYSVIEW_SendSysDesc>
}
 8011870:	bd80      	pop	{r7, pc}
 8011872:	bf00      	nop
 8011874:	08014624 	.word	0x08014624
 8011878:	0801465c 	.word	0x0801465c

0801187c <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 801187c:	b580      	push	{r7, lr}
 801187e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8011880:	4b07      	ldr	r3, [pc, #28]	; (80118a0 <SEGGER_SYSVIEW_Conf+0x24>)
 8011882:	681a      	ldr	r2, [r3, #0]
 8011884:	4b06      	ldr	r3, [pc, #24]	; (80118a0 <SEGGER_SYSVIEW_Conf+0x24>)
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	4610      	mov	r0, r2
 801188a:	4619      	mov	r1, r3
 801188c:	4a05      	ldr	r2, [pc, #20]	; (80118a4 <SEGGER_SYSVIEW_Conf+0x28>)
 801188e:	4b06      	ldr	r3, [pc, #24]	; (80118a8 <SEGGER_SYSVIEW_Conf+0x2c>)
 8011890:	f001 fac0 	bl	8012e14 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8011894:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8011898:	f001 faf8 	bl	8012e8c <SEGGER_SYSVIEW_SetRAMBase>
}
 801189c:	bd80      	pop	{r7, pc}
 801189e:	bf00      	nop
 80118a0:	2000bb58 	.word	0x2000bb58
 80118a4:	08016438 	.word	0x08016438
 80118a8:	08011861 	.word	0x08011861

080118ac <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 80118ac:	b580      	push	{r7, lr}
 80118ae:	b082      	sub	sp, #8
 80118b0:	af00      	add	r7, sp, #0
 80118b2:	6078      	str	r0, [r7, #4]
 80118b4:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80118b6:	2000      	movs	r0, #0
 80118b8:	49b9      	ldr	r1, [pc, #740]	; (8011ba0 <OTM8009A_Init+0x2f4>)
 80118ba:	f000 fc2f 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 80118be:	2003      	movs	r0, #3
 80118c0:	49b8      	ldr	r1, [pc, #736]	; (8011ba4 <OTM8009A_Init+0x2f8>)
 80118c2:	f000 fc2b 	bl	801211c <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 80118c6:	2000      	movs	r0, #0
 80118c8:	49b7      	ldr	r1, [pc, #732]	; (8011ba8 <OTM8009A_Init+0x2fc>)
 80118ca:	f000 fc27 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 80118ce:	2002      	movs	r0, #2
 80118d0:	49b6      	ldr	r1, [pc, #728]	; (8011bac <OTM8009A_Init+0x300>)
 80118d2:	f000 fc23 	bl	801211c <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80118d6:	2000      	movs	r0, #0
 80118d8:	49b3      	ldr	r1, [pc, #716]	; (8011ba8 <OTM8009A_Init+0x2fc>)
 80118da:	f000 fc1f 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 80118de:	2000      	movs	r0, #0
 80118e0:	49b3      	ldr	r1, [pc, #716]	; (8011bb0 <OTM8009A_Init+0x304>)
 80118e2:	f000 fc1b 	bl	801211c <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80118e6:	200a      	movs	r0, #10
 80118e8:	f000 fa74 	bl	8011dd4 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 80118ec:	2000      	movs	r0, #0
 80118ee:	49b1      	ldr	r1, [pc, #708]	; (8011bb4 <OTM8009A_Init+0x308>)
 80118f0:	f000 fc14 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 80118f4:	2000      	movs	r0, #0
 80118f6:	49b0      	ldr	r1, [pc, #704]	; (8011bb8 <OTM8009A_Init+0x30c>)
 80118f8:	f000 fc10 	bl	801211c <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80118fc:	200a      	movs	r0, #10
 80118fe:	f000 fa69 	bl	8011dd4 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 8011902:	2000      	movs	r0, #0
 8011904:	49ad      	ldr	r1, [pc, #692]	; (8011bbc <OTM8009A_Init+0x310>)
 8011906:	f000 fc09 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 801190a:	2000      	movs	r0, #0
 801190c:	49ac      	ldr	r1, [pc, #688]	; (8011bc0 <OTM8009A_Init+0x314>)
 801190e:	f000 fc05 	bl	801211c <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 8011912:	2000      	movs	r0, #0
 8011914:	49ab      	ldr	r1, [pc, #684]	; (8011bc4 <OTM8009A_Init+0x318>)
 8011916:	f000 fc01 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 801191a:	2000      	movs	r0, #0
 801191c:	49aa      	ldr	r1, [pc, #680]	; (8011bc8 <OTM8009A_Init+0x31c>)
 801191e:	f000 fbfd 	bl	801211c <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 8011922:	2000      	movs	r0, #0
 8011924:	49a9      	ldr	r1, [pc, #676]	; (8011bcc <OTM8009A_Init+0x320>)
 8011926:	f000 fbf9 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 801192a:	2000      	movs	r0, #0
 801192c:	49a8      	ldr	r1, [pc, #672]	; (8011bd0 <OTM8009A_Init+0x324>)
 801192e:	f000 fbf5 	bl	801211c <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8011932:	2000      	movs	r0, #0
 8011934:	499a      	ldr	r1, [pc, #616]	; (8011ba0 <OTM8009A_Init+0x2f4>)
 8011936:	f000 fbf1 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 801193a:	2000      	movs	r0, #0
 801193c:	49a5      	ldr	r1, [pc, #660]	; (8011bd4 <OTM8009A_Init+0x328>)
 801193e:	f000 fbed 	bl	801211c <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8011942:	2000      	movs	r0, #0
 8011944:	49a4      	ldr	r1, [pc, #656]	; (8011bd8 <OTM8009A_Init+0x32c>)
 8011946:	f000 fbe9 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 801194a:	2000      	movs	r0, #0
 801194c:	49a3      	ldr	r1, [pc, #652]	; (8011bdc <OTM8009A_Init+0x330>)
 801194e:	f000 fbe5 	bl	801211c <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8011952:	2000      	movs	r0, #0
 8011954:	49a2      	ldr	r1, [pc, #648]	; (8011be0 <OTM8009A_Init+0x334>)
 8011956:	f000 fbe1 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 801195a:	2000      	movs	r0, #0
 801195c:	49a1      	ldr	r1, [pc, #644]	; (8011be4 <OTM8009A_Init+0x338>)
 801195e:	f000 fbdd 	bl	801211c <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 8011962:	2000      	movs	r0, #0
 8011964:	49a0      	ldr	r1, [pc, #640]	; (8011be8 <OTM8009A_Init+0x33c>)
 8011966:	f000 fbd9 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 801196a:	2000      	movs	r0, #0
 801196c:	499f      	ldr	r1, [pc, #636]	; (8011bec <OTM8009A_Init+0x340>)
 801196e:	f000 fbd5 	bl	801211c <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 8011972:	2000      	movs	r0, #0
 8011974:	499e      	ldr	r1, [pc, #632]	; (8011bf0 <OTM8009A_Init+0x344>)
 8011976:	f000 fbd1 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 801197a:	2000      	movs	r0, #0
 801197c:	4992      	ldr	r1, [pc, #584]	; (8011bc8 <OTM8009A_Init+0x31c>)
 801197e:	f000 fbcd 	bl	801211c <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8011982:	2000      	movs	r0, #0
 8011984:	4986      	ldr	r1, [pc, #536]	; (8011ba0 <OTM8009A_Init+0x2f4>)
 8011986:	f000 fbc9 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 801198a:	2002      	movs	r0, #2
 801198c:	4999      	ldr	r1, [pc, #612]	; (8011bf4 <OTM8009A_Init+0x348>)
 801198e:	f000 fbc5 	bl	801211c <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 8011992:	2000      	movs	r0, #0
 8011994:	4998      	ldr	r1, [pc, #608]	; (8011bf8 <OTM8009A_Init+0x34c>)
 8011996:	f000 fbc1 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 801199a:	2000      	movs	r0, #0
 801199c:	4997      	ldr	r1, [pc, #604]	; (8011bfc <OTM8009A_Init+0x350>)
 801199e:	f000 fbbd 	bl	801211c <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 80119a2:	2000      	movs	r0, #0
 80119a4:	4996      	ldr	r1, [pc, #600]	; (8011c00 <OTM8009A_Init+0x354>)
 80119a6:	f000 fbb9 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 80119aa:	2000      	movs	r0, #0
 80119ac:	4995      	ldr	r1, [pc, #596]	; (8011c04 <OTM8009A_Init+0x358>)
 80119ae:	f000 fbb5 	bl	801211c <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 80119b2:	2000      	movs	r0, #0
 80119b4:	4994      	ldr	r1, [pc, #592]	; (8011c08 <OTM8009A_Init+0x35c>)
 80119b6:	f000 fbb1 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 80119ba:	2000      	movs	r0, #0
 80119bc:	4993      	ldr	r1, [pc, #588]	; (8011c0c <OTM8009A_Init+0x360>)
 80119be:	f000 fbad 	bl	801211c <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80119c2:	2000      	movs	r0, #0
 80119c4:	4984      	ldr	r1, [pc, #528]	; (8011bd8 <OTM8009A_Init+0x32c>)
 80119c6:	f000 fba9 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 80119ca:	2000      	movs	r0, #0
 80119cc:	4990      	ldr	r1, [pc, #576]	; (8011c10 <OTM8009A_Init+0x364>)
 80119ce:	f000 fba5 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 80119d2:	2000      	movs	r0, #0
 80119d4:	4982      	ldr	r1, [pc, #520]	; (8011be0 <OTM8009A_Init+0x334>)
 80119d6:	f000 fba1 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 80119da:	2000      	movs	r0, #0
 80119dc:	498d      	ldr	r1, [pc, #564]	; (8011c14 <OTM8009A_Init+0x368>)
 80119de:	f000 fb9d 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 80119e2:	2000      	movs	r0, #0
 80119e4:	498c      	ldr	r1, [pc, #560]	; (8011c18 <OTM8009A_Init+0x36c>)
 80119e6:	f000 fb99 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 80119ea:	2002      	movs	r0, #2
 80119ec:	498b      	ldr	r1, [pc, #556]	; (8011c1c <OTM8009A_Init+0x370>)
 80119ee:	f000 fb95 	bl	801211c <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80119f2:	2000      	movs	r0, #0
 80119f4:	496c      	ldr	r1, [pc, #432]	; (8011ba8 <OTM8009A_Init+0x2fc>)
 80119f6:	f000 fb91 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 80119fa:	2006      	movs	r0, #6
 80119fc:	4988      	ldr	r1, [pc, #544]	; (8011c20 <OTM8009A_Init+0x374>)
 80119fe:	f000 fb8d 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8011a02:	2000      	movs	r0, #0
 8011a04:	4987      	ldr	r1, [pc, #540]	; (8011c24 <OTM8009A_Init+0x378>)
 8011a06:	f000 fb89 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 8011a0a:	200e      	movs	r0, #14
 8011a0c:	4986      	ldr	r1, [pc, #536]	; (8011c28 <OTM8009A_Init+0x37c>)
 8011a0e:	f000 fb85 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8011a12:	2000      	movs	r0, #0
 8011a14:	4985      	ldr	r1, [pc, #532]	; (8011c2c <OTM8009A_Init+0x380>)
 8011a16:	f000 fb81 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 8011a1a:	200e      	movs	r0, #14
 8011a1c:	4984      	ldr	r1, [pc, #528]	; (8011c30 <OTM8009A_Init+0x384>)
 8011a1e:	f000 fb7d 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8011a22:	2000      	movs	r0, #0
 8011a24:	4983      	ldr	r1, [pc, #524]	; (8011c34 <OTM8009A_Init+0x388>)
 8011a26:	f000 fb79 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 8011a2a:	200a      	movs	r0, #10
 8011a2c:	4982      	ldr	r1, [pc, #520]	; (8011c38 <OTM8009A_Init+0x38c>)
 8011a2e:	f000 fb75 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8011a32:	2000      	movs	r0, #0
 8011a34:	4981      	ldr	r1, [pc, #516]	; (8011c3c <OTM8009A_Init+0x390>)
 8011a36:	f000 fb71 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 8011a3a:	2000      	movs	r0, #0
 8011a3c:	4980      	ldr	r1, [pc, #512]	; (8011c40 <OTM8009A_Init+0x394>)
 8011a3e:	f000 fb6d 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8011a42:	2000      	movs	r0, #0
 8011a44:	4958      	ldr	r1, [pc, #352]	; (8011ba8 <OTM8009A_Init+0x2fc>)
 8011a46:	f000 fb69 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 8011a4a:	200a      	movs	r0, #10
 8011a4c:	497d      	ldr	r1, [pc, #500]	; (8011c44 <OTM8009A_Init+0x398>)
 8011a4e:	f000 fb65 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8011a52:	2000      	movs	r0, #0
 8011a54:	497c      	ldr	r1, [pc, #496]	; (8011c48 <OTM8009A_Init+0x39c>)
 8011a56:	f000 fb61 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 8011a5a:	200f      	movs	r0, #15
 8011a5c:	497b      	ldr	r1, [pc, #492]	; (8011c4c <OTM8009A_Init+0x3a0>)
 8011a5e:	f000 fb5d 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8011a62:	2000      	movs	r0, #0
 8011a64:	496f      	ldr	r1, [pc, #444]	; (8011c24 <OTM8009A_Init+0x378>)
 8011a66:	f000 fb59 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 8011a6a:	200f      	movs	r0, #15
 8011a6c:	4978      	ldr	r1, [pc, #480]	; (8011c50 <OTM8009A_Init+0x3a4>)
 8011a6e:	f000 fb55 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8011a72:	2000      	movs	r0, #0
 8011a74:	496d      	ldr	r1, [pc, #436]	; (8011c2c <OTM8009A_Init+0x380>)
 8011a76:	f000 fb51 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8011a7a:	200a      	movs	r0, #10
 8011a7c:	4975      	ldr	r1, [pc, #468]	; (8011c54 <OTM8009A_Init+0x3a8>)
 8011a7e:	f000 fb4d 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8011a82:	2000      	movs	r0, #0
 8011a84:	496b      	ldr	r1, [pc, #428]	; (8011c34 <OTM8009A_Init+0x388>)
 8011a86:	f000 fb49 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8011a8a:	200f      	movs	r0, #15
 8011a8c:	4972      	ldr	r1, [pc, #456]	; (8011c58 <OTM8009A_Init+0x3ac>)
 8011a8e:	f000 fb45 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8011a92:	2000      	movs	r0, #0
 8011a94:	4969      	ldr	r1, [pc, #420]	; (8011c3c <OTM8009A_Init+0x390>)
 8011a96:	f000 fb41 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8011a9a:	200f      	movs	r0, #15
 8011a9c:	496f      	ldr	r1, [pc, #444]	; (8011c5c <OTM8009A_Init+0x3b0>)
 8011a9e:	f000 fb3d 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 8011aa2:	2000      	movs	r0, #0
 8011aa4:	496e      	ldr	r1, [pc, #440]	; (8011c60 <OTM8009A_Init+0x3b4>)
 8011aa6:	f000 fb39 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8011aaa:	200a      	movs	r0, #10
 8011aac:	496d      	ldr	r1, [pc, #436]	; (8011c64 <OTM8009A_Init+0x3b8>)
 8011aae:	f000 fb35 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 8011ab2:	2000      	movs	r0, #0
 8011ab4:	496c      	ldr	r1, [pc, #432]	; (8011c68 <OTM8009A_Init+0x3bc>)
 8011ab6:	f000 fb31 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 8011aba:	200a      	movs	r0, #10
 8011abc:	496b      	ldr	r1, [pc, #428]	; (8011c6c <OTM8009A_Init+0x3c0>)
 8011abe:	f000 fb2d 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8011ac2:	2000      	movs	r0, #0
 8011ac4:	4938      	ldr	r1, [pc, #224]	; (8011ba8 <OTM8009A_Init+0x2fc>)
 8011ac6:	f000 fb29 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 8011aca:	200a      	movs	r0, #10
 8011acc:	4968      	ldr	r1, [pc, #416]	; (8011c70 <OTM8009A_Init+0x3c4>)
 8011ace:	f000 fb25 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8011ad2:	2000      	movs	r0, #0
 8011ad4:	495c      	ldr	r1, [pc, #368]	; (8011c48 <OTM8009A_Init+0x39c>)
 8011ad6:	f000 fb21 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 8011ada:	200f      	movs	r0, #15
 8011adc:	4965      	ldr	r1, [pc, #404]	; (8011c74 <OTM8009A_Init+0x3c8>)
 8011ade:	f000 fb1d 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8011ae2:	2000      	movs	r0, #0
 8011ae4:	494f      	ldr	r1, [pc, #316]	; (8011c24 <OTM8009A_Init+0x378>)
 8011ae6:	f000 fb19 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 8011aea:	200f      	movs	r0, #15
 8011aec:	4962      	ldr	r1, [pc, #392]	; (8011c78 <OTM8009A_Init+0x3cc>)
 8011aee:	f000 fb15 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8011af2:	2000      	movs	r0, #0
 8011af4:	494d      	ldr	r1, [pc, #308]	; (8011c2c <OTM8009A_Init+0x380>)
 8011af6:	f000 fb11 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 8011afa:	200a      	movs	r0, #10
 8011afc:	495f      	ldr	r1, [pc, #380]	; (8011c7c <OTM8009A_Init+0x3d0>)
 8011afe:	f000 fb0d 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8011b02:	2000      	movs	r0, #0
 8011b04:	494b      	ldr	r1, [pc, #300]	; (8011c34 <OTM8009A_Init+0x388>)
 8011b06:	f000 fb09 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 8011b0a:	200f      	movs	r0, #15
 8011b0c:	495c      	ldr	r1, [pc, #368]	; (8011c80 <OTM8009A_Init+0x3d4>)
 8011b0e:	f000 fb05 	bl	801211c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8011b12:	2000      	movs	r0, #0
 8011b14:	4949      	ldr	r1, [pc, #292]	; (8011c3c <OTM8009A_Init+0x390>)
 8011b16:	f000 fb01 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 8011b1a:	200f      	movs	r0, #15
 8011b1c:	4959      	ldr	r1, [pc, #356]	; (8011c84 <OTM8009A_Init+0x3d8>)
 8011b1e:	f000 fafd 	bl	801211c <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8011b22:	2000      	movs	r0, #0
 8011b24:	492c      	ldr	r1, [pc, #176]	; (8011bd8 <OTM8009A_Init+0x32c>)
 8011b26:	f000 faf9 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 8011b2a:	2000      	movs	r0, #0
 8011b2c:	4956      	ldr	r1, [pc, #344]	; (8011c88 <OTM8009A_Init+0x3dc>)
 8011b2e:	f000 faf5 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 8011b32:	2000      	movs	r0, #0
 8011b34:	4955      	ldr	r1, [pc, #340]	; (8011c8c <OTM8009A_Init+0x3e0>)
 8011b36:	f000 faf1 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 8011b3a:	2000      	movs	r0, #0
 8011b3c:	4954      	ldr	r1, [pc, #336]	; (8011c90 <OTM8009A_Init+0x3e4>)
 8011b3e:	f000 faed 	bl	801211c <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8011b42:	2000      	movs	r0, #0
 8011b44:	4916      	ldr	r1, [pc, #88]	; (8011ba0 <OTM8009A_Init+0x2f4>)
 8011b46:	f000 fae9 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 8011b4a:	2003      	movs	r0, #3
 8011b4c:	4951      	ldr	r1, [pc, #324]	; (8011c94 <OTM8009A_Init+0x3e8>)
 8011b4e:	f000 fae5 	bl	801211c <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8011b52:	2000      	movs	r0, #0
 8011b54:	4912      	ldr	r1, [pc, #72]	; (8011ba0 <OTM8009A_Init+0x2f4>)
 8011b56:	f000 fae1 	bl	801211c <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8011b5a:	2000      	movs	r0, #0
 8011b5c:	4910      	ldr	r1, [pc, #64]	; (8011ba0 <OTM8009A_Init+0x2f4>)
 8011b5e:	f000 fadd 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 8011b62:	2010      	movs	r0, #16
 8011b64:	494c      	ldr	r1, [pc, #304]	; (8011c98 <OTM8009A_Init+0x3ec>)
 8011b66:	f000 fad9 	bl	801211c <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8011b6a:	2000      	movs	r0, #0
 8011b6c:	490c      	ldr	r1, [pc, #48]	; (8011ba0 <OTM8009A_Init+0x2f4>)
 8011b6e:	f000 fad5 	bl	801211c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 8011b72:	2010      	movs	r0, #16
 8011b74:	4949      	ldr	r1, [pc, #292]	; (8011c9c <OTM8009A_Init+0x3f0>)
 8011b76:	f000 fad1 	bl	801211c <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 8011b7a:	2000      	movs	r0, #0
 8011b7c:	4948      	ldr	r1, [pc, #288]	; (8011ca0 <OTM8009A_Init+0x3f4>)
 8011b7e:	f000 facd 	bl	801211c <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 8011b82:	2078      	movs	r0, #120	; 0x78
 8011b84:	f000 f926 	bl	8011dd4 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	f000 808c 	beq.w	8011ca8 <OTM8009A_Init+0x3fc>
 8011b90:	2b02      	cmp	r3, #2
 8011b92:	d000      	beq.n	8011b96 <OTM8009A_Init+0x2ea>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
    break;
  default :
    break;
 8011b94:	e08d      	b.n	8011cb2 <OTM8009A_Init+0x406>

  switch(ColorCoding)
  {
  case OTM8009A_FORMAT_RBG565 :
    /* Set Pixel color format to RGB565 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 8011b96:	2000      	movs	r0, #0
 8011b98:	4942      	ldr	r1, [pc, #264]	; (8011ca4 <OTM8009A_Init+0x3f8>)
 8011b9a:	f000 fabf 	bl	801211c <DSI_IO_WriteCmd>
    break;
 8011b9e:	e088      	b.n	8011cb2 <OTM8009A_Init+0x406>
 8011ba0:	080148b0 	.word	0x080148b0
 8011ba4:	08014768 	.word	0x08014768
 8011ba8:	080148b4 	.word	0x080148b4
 8011bac:	0801476c 	.word	0x0801476c
 8011bb0:	080148b8 	.word	0x080148b8
 8011bb4:	080148bc 	.word	0x080148bc
 8011bb8:	080148c0 	.word	0x080148c0
 8011bbc:	080148c4 	.word	0x080148c4
 8011bc0:	080148c8 	.word	0x080148c8
 8011bc4:	080148cc 	.word	0x080148cc
 8011bc8:	080148d0 	.word	0x080148d0
 8011bcc:	080148d4 	.word	0x080148d4
 8011bd0:	080148d8 	.word	0x080148d8
 8011bd4:	080148dc 	.word	0x080148dc
 8011bd8:	080148e0 	.word	0x080148e0
 8011bdc:	080148e4 	.word	0x080148e4
 8011be0:	080148e8 	.word	0x080148e8
 8011be4:	080148ec 	.word	0x080148ec
 8011be8:	080148f0 	.word	0x080148f0
 8011bec:	080148f4 	.word	0x080148f4
 8011bf0:	080148f8 	.word	0x080148f8
 8011bf4:	08014798 	.word	0x08014798
 8011bf8:	080148fc 	.word	0x080148fc
 8011bfc:	08014900 	.word	0x08014900
 8011c00:	08014904 	.word	0x08014904
 8011c04:	08014908 	.word	0x08014908
 8011c08:	0801490c 	.word	0x0801490c
 8011c0c:	08014910 	.word	0x08014910
 8011c10:	08014914 	.word	0x08014914
 8011c14:	08014918 	.word	0x08014918
 8011c18:	0801491c 	.word	0x0801491c
 8011c1c:	0801479c 	.word	0x0801479c
 8011c20:	080147a0 	.word	0x080147a0
 8011c24:	08014920 	.word	0x08014920
 8011c28:	080147a8 	.word	0x080147a8
 8011c2c:	08014924 	.word	0x08014924
 8011c30:	080147b8 	.word	0x080147b8
 8011c34:	08014928 	.word	0x08014928
 8011c38:	080147c8 	.word	0x080147c8
 8011c3c:	0801492c 	.word	0x0801492c
 8011c40:	08014964 	.word	0x08014964
 8011c44:	080147d4 	.word	0x080147d4
 8011c48:	08014930 	.word	0x08014930
 8011c4c:	080147e0 	.word	0x080147e0
 8011c50:	080147f0 	.word	0x080147f0
 8011c54:	08014800 	.word	0x08014800
 8011c58:	0801480c 	.word	0x0801480c
 8011c5c:	0801481c 	.word	0x0801481c
 8011c60:	08014934 	.word	0x08014934
 8011c64:	0801482c 	.word	0x0801482c
 8011c68:	08014938 	.word	0x08014938
 8011c6c:	08014838 	.word	0x08014838
 8011c70:	08014844 	.word	0x08014844
 8011c74:	08014850 	.word	0x08014850
 8011c78:	08014860 	.word	0x08014860
 8011c7c:	08014870 	.word	0x08014870
 8011c80:	0801487c 	.word	0x0801487c
 8011c84:	0801488c 	.word	0x0801488c
 8011c88:	08014968 	.word	0x08014968
 8011c8c:	0801496c 	.word	0x0801496c
 8011c90:	08014970 	.word	0x08014970
 8011c94:	0801489c 	.word	0x0801489c
 8011c98:	08014770 	.word	0x08014770
 8011c9c:	08014784 	.word	0x08014784
 8011ca0:	0801493c 	.word	0x0801493c
 8011ca4:	08014940 	.word	0x08014940
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 8011ca8:	2000      	movs	r0, #0
 8011caa:	491a      	ldr	r1, [pc, #104]	; (8011d14 <OTM8009A_Init+0x468>)
 8011cac:	f000 fa36 	bl	801211c <DSI_IO_WriteCmd>
    break;
 8011cb0:	bf00      	nop
    break;
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8011cb2:	683b      	ldr	r3, [r7, #0]
 8011cb4:	2b01      	cmp	r3, #1
 8011cb6:	d10b      	bne.n	8011cd0 <OTM8009A_Init+0x424>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8011cb8:	2000      	movs	r0, #0
 8011cba:	4917      	ldr	r1, [pc, #92]	; (8011d18 <OTM8009A_Init+0x46c>)
 8011cbc:	f000 fa2e 	bl	801211c <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 8011cc0:	2004      	movs	r0, #4
 8011cc2:	4916      	ldr	r1, [pc, #88]	; (8011d1c <OTM8009A_Init+0x470>)
 8011cc4:	f000 fa2a 	bl	801211c <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 8011cc8:	2004      	movs	r0, #4
 8011cca:	4915      	ldr	r1, [pc, #84]	; (8011d20 <OTM8009A_Init+0x474>)
 8011ccc:	f000 fa26 	bl	801211c <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 8011cd0:	2000      	movs	r0, #0
 8011cd2:	4914      	ldr	r1, [pc, #80]	; (8011d24 <OTM8009A_Init+0x478>)
 8011cd4:	f000 fa22 	bl	801211c <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 8011cd8:	2000      	movs	r0, #0
 8011cda:	4913      	ldr	r1, [pc, #76]	; (8011d28 <OTM8009A_Init+0x47c>)
 8011cdc:	f000 fa1e 	bl	801211c <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 8011ce0:	2000      	movs	r0, #0
 8011ce2:	4912      	ldr	r1, [pc, #72]	; (8011d2c <OTM8009A_Init+0x480>)
 8011ce4:	f000 fa1a 	bl	801211c <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 8011ce8:	2000      	movs	r0, #0
 8011cea:	4911      	ldr	r1, [pc, #68]	; (8011d30 <OTM8009A_Init+0x484>)
 8011cec:	f000 fa16 	bl	801211c <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 8011cf0:	2000      	movs	r0, #0
 8011cf2:	4910      	ldr	r1, [pc, #64]	; (8011d34 <OTM8009A_Init+0x488>)
 8011cf4:	f000 fa12 	bl	801211c <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8011cf8:	2000      	movs	r0, #0
 8011cfa:	490f      	ldr	r1, [pc, #60]	; (8011d38 <OTM8009A_Init+0x48c>)
 8011cfc:	f000 fa0e 	bl	801211c <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 8011d00:	2000      	movs	r0, #0
 8011d02:	490e      	ldr	r1, [pc, #56]	; (8011d3c <OTM8009A_Init+0x490>)
 8011d04:	f000 fa0a 	bl	801211c <DSI_IO_WriteCmd>

  return 0;
 8011d08:	2300      	movs	r3, #0
}
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	3708      	adds	r7, #8
 8011d0e:	46bd      	mov	sp, r7
 8011d10:	bd80      	pop	{r7, pc}
 8011d12:	bf00      	nop
 8011d14:	08014944 	.word	0x08014944
 8011d18:	08014948 	.word	0x08014948
 8011d1c:	080148a0 	.word	0x080148a0
 8011d20:	080148a8 	.word	0x080148a8
 8011d24:	0801494c 	.word	0x0801494c
 8011d28:	08014950 	.word	0x08014950
 8011d2c:	08014954 	.word	0x08014954
 8011d30:	08014958 	.word	0x08014958
 8011d34:	0801495c 	.word	0x0801495c
 8011d38:	080148b0 	.word	0x080148b0
 8011d3c:	08014960 	.word	0x08014960

08011d40 <BSP_LED_Init>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8011d40:	b580      	push	{r7, lr}
 8011d42:	b088      	sub	sp, #32
 8011d44:	af00      	add	r7, sp, #0
 8011d46:	4603      	mov	r3, r0
 8011d48:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE();
 8011d4a:	4a12      	ldr	r2, [pc, #72]	; (8011d94 <BSP_LED_Init+0x54>)
 8011d4c:	4b11      	ldr	r3, [pc, #68]	; (8011d94 <BSP_LED_Init+0x54>)
 8011d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011d50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011d54:	6313      	str	r3, [r2, #48]	; 0x30
 8011d56:	4b0f      	ldr	r3, [pc, #60]	; (8011d94 <BSP_LED_Init+0x54>)
 8011d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011d5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011d5e:	60bb      	str	r3, [r7, #8]
 8011d60:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 8011d62:	79fb      	ldrb	r3, [r7, #7]
 8011d64:	4a0c      	ldr	r2, [pc, #48]	; (8011d98 <BSP_LED_Init+0x58>)
 8011d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011d6a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8011d6c:	2301      	movs	r3, #1
 8011d6e:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_PULLUP;
 8011d70:	2301      	movs	r3, #1
 8011d72:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8011d74:	2303      	movs	r3, #3
 8011d76:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 8011d78:	79fb      	ldrb	r3, [r7, #7]
 8011d7a:	4a08      	ldr	r2, [pc, #32]	; (8011d9c <BSP_LED_Init+0x5c>)
 8011d7c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8011d80:	f107 030c 	add.w	r3, r7, #12
 8011d84:	4610      	mov	r0, r2
 8011d86:	4619      	mov	r1, r3
 8011d88:	f7ef fcaa 	bl	80016e0 <HAL_GPIO_Init>

}
 8011d8c:	3720      	adds	r7, #32
 8011d8e:	46bd      	mov	sp, r7
 8011d90:	bd80      	pop	{r7, pc}
 8011d92:	bf00      	nop
 8011d94:	40023800 	.word	0x40023800
 8011d98:	2000bb5c 	.word	0x2000bb5c
 8011d9c:	2000bb64 	.word	0x2000bb64

08011da0 <BSP_LED_Toggle>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8011da0:	b580      	push	{r7, lr}
 8011da2:	b082      	sub	sp, #8
 8011da4:	af00      	add	r7, sp, #0
 8011da6:	4603      	mov	r3, r0
 8011da8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8011daa:	79fb      	ldrb	r3, [r7, #7]
 8011dac:	4a07      	ldr	r2, [pc, #28]	; (8011dcc <BSP_LED_Toggle+0x2c>)
 8011dae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8011db2:	79fb      	ldrb	r3, [r7, #7]
 8011db4:	4a06      	ldr	r2, [pc, #24]	; (8011dd0 <BSP_LED_Toggle+0x30>)
 8011db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011dba:	b29b      	uxth	r3, r3
 8011dbc:	4608      	mov	r0, r1
 8011dbe:	4619      	mov	r1, r3
 8011dc0:	f7ef fe4c 	bl	8001a5c <HAL_GPIO_TogglePin>
}
 8011dc4:	3708      	adds	r7, #8
 8011dc6:	46bd      	mov	sp, r7
 8011dc8:	bd80      	pop	{r7, pc}
 8011dca:	bf00      	nop
 8011dcc:	2000bb64 	.word	0x2000bb64
 8011dd0:	2000bb5c 	.word	0x2000bb5c

08011dd4 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 8011dd4:	b580      	push	{r7, lr}
 8011dd6:	b082      	sub	sp, #8
 8011dd8:	af00      	add	r7, sp, #0
 8011dda:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8011ddc:	6878      	ldr	r0, [r7, #4]
 8011dde:	f7ee fd1d 	bl	800081c <HAL_Delay>
}
 8011de2:	3708      	adds	r7, #8
 8011de4:	46bd      	mov	sp, r7
 8011de6:	bd80      	pop	{r7, pc}

08011de8 <BSP_LCD_Init>:
  * @brief  Initializes the DSI LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8011de8:	b580      	push	{r7, lr}
 8011dea:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8011dec:	2001      	movs	r0, #1
 8011dee:	f000 f803 	bl	8011df8 <BSP_LCD_InitEx>
 8011df2:	4603      	mov	r3, r0
}
 8011df4:	4618      	mov	r0, r3
 8011df6:	bd80      	pop	{r7, pc}

08011df8 <BSP_LCD_InitEx>:
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 8011df8:	b580      	push	{r7, lr}
 8011dfa:	b090      	sub	sp, #64	; 0x40
 8011dfc:	af00      	add	r7, sp, #0
 8011dfe:	4603      	mov	r3, r0
 8011e00:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 8011e02:	f646 3325 	movw	r3, #27429	; 0x6b25
 8011e06:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t read_id = 0;
 8011e08:	2300      	movs	r3, #0
 8011e0a:	877b      	strh	r3, [r7, #58]	; 0x3a

  uint32_t laneByteClk_kHz = 0;
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t                   HFP; /*!< Horizontal Front Porch time in units of lcdClk */
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */

  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 8011e10:	f000 f936 	bl	8012080 <BSP_LCD_Reset>

  /* Check the connected monitor */
  read_id = LCD_IO_GetID();
 8011e14:	f000 f9aa 	bl	801216c <LCD_IO_GetID>
 8011e18:	4603      	mov	r3, r0
 8011e1a:	877b      	strh	r3, [r7, #58]	; 0x3a
  else if(read_id != LCD_DSI_ID)
  {
    return LCD_ERROR;  
  }
#else
  if(read_id != LCD_DSI_ID)
 8011e1c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8011e1e:	2b11      	cmp	r3, #17
 8011e20:	d001      	beq.n	8011e26 <BSP_LCD_InitEx+0x2e>
  {
    return LCD_ERROR;  
 8011e22:	2301      	movs	r3, #1
 8011e24:	e113      	b.n	801204e <BSP_LCD_InitEx+0x256>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 8011e26:	f000 f9a9 	bl	801217c <BSP_LCD_MspInit>

/*************************DSI Initialization***********************************/  

  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_discovery.Instance = DSI;
 8011e2a:	4b8b      	ldr	r3, [pc, #556]	; (8012058 <BSP_LCD_InitEx+0x260>)
 8011e2c:	4a8b      	ldr	r2, [pc, #556]	; (801205c <BSP_LCD_InitEx+0x264>)
 8011e2e:	601a      	str	r2, [r3, #0]

  HAL_DSI_DeInit(&(hdsi_discovery));
 8011e30:	4889      	ldr	r0, [pc, #548]	; (8012058 <BSP_LCD_InitEx+0x260>)
 8011e32:	f7ef f903 	bl	800103c <HAL_DSI_DeInit>

  dsiPllInit.PLLNDIV  = 100;
 8011e36:	2364      	movs	r3, #100	; 0x64
 8011e38:	60bb      	str	r3, [r7, #8]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 8011e3a:	2305      	movs	r3, #5
 8011e3c:	60fb      	str	r3, [r7, #12]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8011e3e:	2300      	movs	r3, #0
 8011e40:	613b      	str	r3, [r7, #16]
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8011e42:	f24f 4324 	movw	r3, #62500	; 0xf424
 8011e46:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set number of Lanes */
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8011e48:	4b83      	ldr	r3, [pc, #524]	; (8012058 <BSP_LCD_InitEx+0x260>)
 8011e4a:	2201      	movs	r2, #1
 8011e4c:	60da      	str	r2, [r3, #12]

  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8011e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011e50:	089b      	lsrs	r3, r3, #2
 8011e52:	4a83      	ldr	r2, [pc, #524]	; (8012060 <BSP_LCD_InitEx+0x268>)
 8011e54:	fba2 2303 	umull	r2, r3, r2, r3
 8011e58:	0a9b      	lsrs	r3, r3, #10
 8011e5a:	4a7f      	ldr	r2, [pc, #508]	; (8012058 <BSP_LCD_InitEx+0x260>)
 8011e5c:	6093      	str	r3, [r2, #8]

  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8011e5e:	f107 0308 	add.w	r3, r7, #8
 8011e62:	487d      	ldr	r0, [pc, #500]	; (8012058 <BSP_LCD_InitEx+0x260>)
 8011e64:	4619      	mov	r1, r3
 8011e66:	f7ee ffdf 	bl	8000e28 <HAL_DSI_Init>

  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 8011e6a:	79fb      	ldrb	r3, [r7, #7]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d108      	bne.n	8011e82 <BSP_LCD_InitEx+0x8a>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8011e70:	4b7c      	ldr	r3, [pc, #496]	; (8012064 <BSP_LCD_InitEx+0x26c>)
 8011e72:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8011e76:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 8011e78:	4b7b      	ldr	r3, [pc, #492]	; (8012068 <BSP_LCD_InitEx+0x270>)
 8011e7a:	f44f 7248 	mov.w	r2, #800	; 0x320
 8011e7e:	601a      	str	r2, [r3, #0]
 8011e80:	e007      	b.n	8011e92 <BSP_LCD_InitEx+0x9a>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8011e82:	4b78      	ldr	r3, [pc, #480]	; (8012064 <BSP_LCD_InitEx+0x26c>)
 8011e84:	f44f 7248 	mov.w	r2, #800	; 0x320
 8011e88:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 8011e8a:	4b77      	ldr	r3, [pc, #476]	; (8012068 <BSP_LCD_InitEx+0x270>)
 8011e8c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8011e90:	601a      	str	r2, [r3, #0]
  }

  HACT = lcd_x_size;
 8011e92:	4b74      	ldr	r3, [pc, #464]	; (8012064 <BSP_LCD_InitEx+0x26c>)
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	633b      	str	r3, [r7, #48]	; 0x30
  VACT = lcd_y_size;
 8011e98:	4b73      	ldr	r3, [pc, #460]	; (8012068 <BSP_LCD_InitEx+0x270>)
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;        /* 12  */
 8011e9e:	230c      	movs	r3, #12
 8011ea0:	62bb      	str	r3, [r7, #40]	; 0x28
  VBP  = OTM8009A_480X800_VBP;          /* 12  */
 8011ea2:	230c      	movs	r3, #12
 8011ea4:	627b      	str	r3, [r7, #36]	; 0x24
  VFP  = OTM8009A_480X800_VFP;          /* 12  */
 8011ea6:	230c      	movs	r3, #12
 8011ea8:	623b      	str	r3, [r7, #32]
  HSA  = OTM8009A_480X800_HSYNC;        /* 63  */
 8011eaa:	233f      	movs	r3, #63	; 0x3f
 8011eac:	61fb      	str	r3, [r7, #28]
  HBP  = OTM8009A_480X800_HBP;          /* 120 */
 8011eae:	2378      	movs	r3, #120	; 0x78
 8011eb0:	61bb      	str	r3, [r7, #24]
  HFP  = OTM8009A_480X800_HFP;          /* 120 */   
 8011eb2:	2378      	movs	r3, #120	; 0x78
 8011eb4:	617b      	str	r3, [r7, #20]

  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 8011eb6:	4b6d      	ldr	r3, [pc, #436]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011eb8:	2200      	movs	r2, #0
 8011eba:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 8011ebc:	4b6b      	ldr	r3, [pc, #428]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011ebe:	2205      	movs	r2, #5
 8011ec0:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8011ec2:	4b6a      	ldr	r3, [pc, #424]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011ec4:	2200      	movs	r2, #0
 8011ec6:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8011ec8:	4b68      	ldr	r3, [pc, #416]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011eca:	2200      	movs	r2, #0
 8011ecc:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 8011ece:	4b67      	ldr	r3, [pc, #412]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011ed0:	2200      	movs	r2, #0
 8011ed2:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 8011ed4:	4b65      	ldr	r3, [pc, #404]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011ed6:	2202      	movs	r2, #2
 8011ed8:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 8011eda:	4b64      	ldr	r3, [pc, #400]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011edc:	f640 72ff 	movw	r2, #4095	; 0xfff
 8011ee0:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 8011ee2:	4b62      	ldr	r3, [pc, #392]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011ee4:	2200      	movs	r2, #0
 8011ee6:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 8011ee8:	4a60      	ldr	r2, [pc, #384]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011eec:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 8011eee:	69fb      	ldr	r3, [r7, #28]
 8011ef0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011ef2:	fb02 f203 	mul.w	r2, r2, r3
 8011ef6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8011efc:	4a5b      	ldr	r2, [pc, #364]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011efe:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 8011f00:	69bb      	ldr	r3, [r7, #24]
 8011f02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011f04:	fb02 f203 	mul.w	r2, r2, r3
 8011f08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8011f0e:	4a57      	ldr	r2, [pc, #348]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f10:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8011f12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011f14:	69fb      	ldr	r3, [r7, #28]
 8011f16:	441a      	add	r2, r3
 8011f18:	69bb      	ldr	r3, [r7, #24]
 8011f1a:	441a      	add	r2, r3
 8011f1c:	697b      	ldr	r3, [r7, #20]
 8011f1e:	4413      	add	r3, r2
 8011f20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011f22:	fb02 f203 	mul.w	r2, r2, r3
 8011f26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8011f2c:	4a4f      	ldr	r2, [pc, #316]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f2e:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8011f30:	4a4e      	ldr	r2, [pc, #312]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f34:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8011f36:	4a4d      	ldr	r2, [pc, #308]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f3a:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8011f3c:	4a4b      	ldr	r2, [pc, #300]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f3e:	6a3b      	ldr	r3, [r7, #32]
 8011f40:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8011f42:	4a4a      	ldr	r2, [pc, #296]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f46:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8011f48:	4b48      	ldr	r3, [pc, #288]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f4a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8011f4e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8011f50:	4b46      	ldr	r3, [pc, #280]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f52:	2210      	movs	r2, #16
 8011f54:	649a      	str	r2, [r3, #72]	; 0x48

  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8011f56:	4b45      	ldr	r3, [pc, #276]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f58:	2200      	movs	r2, #0
 8011f5a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8011f5c:	4b43      	ldr	r3, [pc, #268]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8011f62:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8011f64:	4b41      	ldr	r3, [pc, #260]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f66:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011f6a:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8011f6c:	4b3f      	ldr	r3, [pc, #252]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011f72:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8011f74:	4b3d      	ldr	r3, [pc, #244]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011f7a:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8011f7c:	4b3b      	ldr	r3, [pc, #236]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011f82:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8011f84:	4b39      	ldr	r3, [pc, #228]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011f8a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 8011f8c:	4832      	ldr	r0, [pc, #200]	; (8012058 <BSP_LCD_InitEx+0x260>)
 8011f8e:	4937      	ldr	r1, [pc, #220]	; (801206c <BSP_LCD_InitEx+0x274>)
 8011f90:	f7ef f8b6 	bl	8001100 <HAL_DSI_ConfigVideoMode>
  
  
/************************LTDC Initialization***********************************/  

  /* Timing Configuration */    
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8011f94:	69fb      	ldr	r3, [r7, #28]
 8011f96:	3b01      	subs	r3, #1
 8011f98:	4a35      	ldr	r2, [pc, #212]	; (8012070 <BSP_LCD_InitEx+0x278>)
 8011f9a:	6153      	str	r3, [r2, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8011f9c:	69fa      	ldr	r2, [r7, #28]
 8011f9e:	69bb      	ldr	r3, [r7, #24]
 8011fa0:	4413      	add	r3, r2
 8011fa2:	3b01      	subs	r3, #1
 8011fa4:	4a32      	ldr	r2, [pc, #200]	; (8012070 <BSP_LCD_InitEx+0x278>)
 8011fa6:	61d3      	str	r3, [r2, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 8011fa8:	4b2e      	ldr	r3, [pc, #184]	; (8012064 <BSP_LCD_InitEx+0x26c>)
 8011faa:	681a      	ldr	r2, [r3, #0]
 8011fac:	69fb      	ldr	r3, [r7, #28]
 8011fae:	441a      	add	r2, r3
 8011fb0:	69bb      	ldr	r3, [r7, #24]
 8011fb2:	4413      	add	r3, r2
 8011fb4:	3b01      	subs	r3, #1
 8011fb6:	4a2e      	ldr	r2, [pc, #184]	; (8012070 <BSP_LCD_InitEx+0x278>)
 8011fb8:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 8011fba:	4b2a      	ldr	r3, [pc, #168]	; (8012064 <BSP_LCD_InitEx+0x26c>)
 8011fbc:	681a      	ldr	r2, [r3, #0]
 8011fbe:	69fb      	ldr	r3, [r7, #28]
 8011fc0:	441a      	add	r2, r3
 8011fc2:	69bb      	ldr	r3, [r7, #24]
 8011fc4:	441a      	add	r2, r3
 8011fc6:	697b      	ldr	r3, [r7, #20]
 8011fc8:	4413      	add	r3, r2
 8011fca:	3b01      	subs	r3, #1
 8011fcc:	4a28      	ldr	r2, [pc, #160]	; (8012070 <BSP_LCD_InitEx+0x278>)
 8011fce:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Initialize the LCD pixel width and pixel height */
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 8011fd0:	4b24      	ldr	r3, [pc, #144]	; (8012064 <BSP_LCD_InitEx+0x26c>)
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	4a26      	ldr	r2, [pc, #152]	; (8012070 <BSP_LCD_InitEx+0x278>)
 8011fd6:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 8011fd8:	4b23      	ldr	r3, [pc, #140]	; (8012068 <BSP_LCD_InitEx+0x270>)
 8011fda:	681b      	ldr	r3, [r3, #0]
 8011fdc:	4a24      	ldr	r2, [pc, #144]	; (8012070 <BSP_LCD_InitEx+0x278>)
 8011fde:	6653      	str	r3, [r2, #100]	; 0x64
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8011fe0:	4b24      	ldr	r3, [pc, #144]	; (8012074 <BSP_LCD_InitEx+0x27c>)
 8011fe2:	2208      	movs	r2, #8
 8011fe4:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8011fe6:	4b23      	ldr	r3, [pc, #140]	; (8012074 <BSP_LCD_InitEx+0x27c>)
 8011fe8:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8011fec:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8011fee:	4b21      	ldr	r3, [pc, #132]	; (8012074 <BSP_LCD_InitEx+0x27c>)
 8011ff0:	2207      	movs	r2, #7
 8011ff2:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8011ff4:	4b1f      	ldr	r3, [pc, #124]	; (8012074 <BSP_LCD_InitEx+0x27c>)
 8011ff6:	2200      	movs	r2, #0
 8011ff8:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8011ffa:	481e      	ldr	r0, [pc, #120]	; (8012074 <BSP_LCD_InitEx+0x27c>)
 8011ffc:	f7f0 fb38 	bl	8002670 <HAL_RCCEx_PeriphCLKConfig>

  /* Background value */
  hltdc_discovery.Init.Backcolor.Blue = 0;
 8012000:	4b1b      	ldr	r3, [pc, #108]	; (8012070 <BSP_LCD_InitEx+0x278>)
 8012002:	2200      	movs	r2, #0
 8012004:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 8012008:	4b19      	ldr	r3, [pc, #100]	; (8012070 <BSP_LCD_InitEx+0x278>)
 801200a:	2200      	movs	r2, #0
 801200c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 8012010:	4b17      	ldr	r3, [pc, #92]	; (8012070 <BSP_LCD_InitEx+0x278>)
 8012012:	2200      	movs	r2, #0
 8012014:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8012018:	4b15      	ldr	r3, [pc, #84]	; (8012070 <BSP_LCD_InitEx+0x278>)
 801201a:	2200      	movs	r2, #0
 801201c:	611a      	str	r2, [r3, #16]
  hltdc_discovery.Instance = LTDC;
 801201e:	4b14      	ldr	r3, [pc, #80]	; (8012070 <BSP_LCD_InitEx+0x278>)
 8012020:	4a15      	ldr	r2, [pc, #84]	; (8012078 <BSP_LCD_InitEx+0x280>)
 8012022:	601a      	str	r2, [r3, #0]

  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 8012024:	4812      	ldr	r0, [pc, #72]	; (8012070 <BSP_LCD_InitEx+0x278>)
 8012026:	4911      	ldr	r1, [pc, #68]	; (801206c <BSP_LCD_InitEx+0x274>)
 8012028:	f7ef fe10 	bl	8001c4c <HAL_LTDC_StructInitFromVideoConfig>

  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_discovery);
 801202c:	4810      	ldr	r0, [pc, #64]	; (8012070 <BSP_LCD_InitEx+0x278>)
 801202e:	f7ef fd27 	bl	8001a80 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&hdsi_discovery);
 8012032:	4809      	ldr	r0, [pc, #36]	; (8012058 <BSP_LCD_InitEx+0x260>)
 8012034:	f7ef fa64 	bl	8001500 <HAL_DSI_Start>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8012038:	f000 f908 	bl	801224c <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 801203c:	480f      	ldr	r0, [pc, #60]	; (801207c <BSP_LCD_InitEx+0x284>)
 801203e:	f000 f855 	bl	80120ec <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/ 

  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 8012042:	79fb      	ldrb	r3, [r7, #7]
 8012044:	2000      	movs	r0, #0
 8012046:	4619      	mov	r1, r3
 8012048:	f7ff fc30 	bl	80118ac <OTM8009A_Init>

/***********************End OTM8009A Initialization****************************/ 

  return LCD_OK; 
 801204c:	2300      	movs	r3, #0
}
 801204e:	4618      	mov	r0, r3
 8012050:	3740      	adds	r7, #64	; 0x40
 8012052:	46bd      	mov	sp, r7
 8012054:	bd80      	pop	{r7, pc}
 8012056:	bf00      	nop
 8012058:	2000d2c4 	.word	0x2000d2c4
 801205c:	40016c00 	.word	0x40016c00
 8012060:	43215e57 	.word	0x43215e57
 8012064:	2000bb74 	.word	0x2000bb74
 8012068:	2000bb78 	.word	0x2000bb78
 801206c:	2000c514 	.word	0x2000c514
 8012070:	2000d21c 	.word	0x2000d21c
 8012074:	2000c59c 	.word	0x2000c59c
 8012078:	40016800 	.word	0x40016800
 801207c:	2000bb6c 	.word	0x2000bb6c

08012080 <BSP_LCD_Reset>:
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  */
void BSP_LCD_Reset(void)
{
 8012080:	b580      	push	{r7, lr}
 8012082:	b086      	sub	sp, #24
 8012084:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8012086:	4a17      	ldr	r2, [pc, #92]	; (80120e4 <BSP_LCD_Reset+0x64>)
 8012088:	4b16      	ldr	r3, [pc, #88]	; (80120e4 <BSP_LCD_Reset+0x64>)
 801208a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801208c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8012090:	6313      	str	r3, [r2, #48]	; 0x30
 8012092:	4b14      	ldr	r3, [pc, #80]	; (80120e4 <BSP_LCD_Reset+0x64>)
 8012094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012096:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801209a:	603b      	str	r3, [r7, #0]
 801209c:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PJ15 */
    gpio_init_structure.Pin   = GPIO_PIN_15;
 801209e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80120a2:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80120a4:	2301      	movs	r3, #1
 80120a6:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 80120a8:	2301      	movs	r3, #1
 80120aa:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80120ac:	2303      	movs	r3, #3
 80120ae:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 80120b0:	1d3b      	adds	r3, r7, #4
 80120b2:	480d      	ldr	r0, [pc, #52]	; (80120e8 <BSP_LCD_Reset+0x68>)
 80120b4:	4619      	mov	r1, r3
 80120b6:	f7ef fb13 	bl	80016e0 <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 80120ba:	480b      	ldr	r0, [pc, #44]	; (80120e8 <BSP_LCD_Reset+0x68>)
 80120bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80120c0:	2200      	movs	r2, #0
 80120c2:	f7ef fcb3 	bl	8001a2c <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 80120c6:	2014      	movs	r0, #20
 80120c8:	f7ee fba8 	bl	800081c <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 80120cc:	4806      	ldr	r0, [pc, #24]	; (80120e8 <BSP_LCD_Reset+0x68>)
 80120ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80120d2:	2201      	movs	r2, #1
 80120d4:	f7ef fcaa 	bl	8001a2c <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);
 80120d8:	200a      	movs	r0, #10
 80120da:	f7ee fb9f 	bl	800081c <HAL_Delay>
}
 80120de:	3718      	adds	r7, #24
 80120e0:	46bd      	mov	sp, r7
 80120e2:	bd80      	pop	{r7, pc}
 80120e4:	40023800 	.word	0x40023800
 80120e8:	40022400 	.word	0x40022400

080120ec <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 80120ec:	b480      	push	{r7}
 80120ee:	b083      	sub	sp, #12
 80120f0:	af00      	add	r7, sp, #0
 80120f2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 80120f4:	4b07      	ldr	r3, [pc, #28]	; (8012114 <BSP_LCD_SetFont+0x28>)
 80120f6:	681a      	ldr	r2, [r3, #0]
 80120f8:	4907      	ldr	r1, [pc, #28]	; (8012118 <BSP_LCD_SetFont+0x2c>)
 80120fa:	4613      	mov	r3, r2
 80120fc:	005b      	lsls	r3, r3, #1
 80120fe:	4413      	add	r3, r2
 8012100:	009b      	lsls	r3, r3, #2
 8012102:	440b      	add	r3, r1
 8012104:	3308      	adds	r3, #8
 8012106:	687a      	ldr	r2, [r7, #4]
 8012108:	601a      	str	r2, [r3, #0]
}
 801210a:	370c      	adds	r7, #12
 801210c:	46bd      	mov	sp, r7
 801210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012112:	4770      	bx	lr
 8012114:	2000c580 	.word	0x2000c580
 8012118:	2000c584 	.word	0x2000c584

0801211c <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 801211c:	b590      	push	{r4, r7, lr}
 801211e:	b085      	sub	sp, #20
 8012120:	af02      	add	r7, sp, #8
 8012122:	6078      	str	r0, [r7, #4]
 8012124:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	2b01      	cmp	r3, #1
 801212a:	d80d      	bhi.n	8012148 <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 801212c:	683b      	ldr	r3, [r7, #0]
 801212e:	781b      	ldrb	r3, [r3, #0]
 8012130:	461c      	mov	r4, r3
 8012132:	683b      	ldr	r3, [r7, #0]
 8012134:	3301      	adds	r3, #1
 8012136:	781b      	ldrb	r3, [r3, #0]
 8012138:	9300      	str	r3, [sp, #0]
 801213a:	480b      	ldr	r0, [pc, #44]	; (8012168 <DSI_IO_WriteCmd+0x4c>)
 801213c:	2100      	movs	r1, #0
 801213e:	2215      	movs	r2, #21
 8012140:	4623      	mov	r3, r4
 8012142:	f7ef fa07 	bl	8001554 <HAL_DSI_ShortWrite>
 8012146:	e00c      	b.n	8012162 <DSI_IO_WriteCmd+0x46>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8012148:	683a      	ldr	r2, [r7, #0]
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	4413      	add	r3, r2
 801214e:	781b      	ldrb	r3, [r3, #0]
 8012150:	9300      	str	r3, [sp, #0]
 8012152:	683b      	ldr	r3, [r7, #0]
 8012154:	9301      	str	r3, [sp, #4]
 8012156:	4804      	ldr	r0, [pc, #16]	; (8012168 <DSI_IO_WriteCmd+0x4c>)
 8012158:	2100      	movs	r1, #0
 801215a:	2239      	movs	r2, #57	; 0x39
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	f7ef fa35 	bl	80015cc <HAL_DSI_LongWrite>
  } 
}
 8012162:	370c      	adds	r7, #12
 8012164:	46bd      	mov	sp, r7
 8012166:	bd90      	pop	{r4, r7, pc}
 8012168:	2000d2c4 	.word	0x2000d2c4

0801216c <LCD_IO_GetID>:
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @param  None
  * @retval LCD ID
  */
static uint16_t LCD_IO_GetID(void)
{ 
 801216c:	b480      	push	{r7}
 801216e:	af00      	add	r7, sp, #0
  else
  {
    return 0;
  }
#else 
  return LCD_DSI_ID; 
 8012170:	2311      	movs	r3, #17
#endif /* USE_LCD_HDMI */
}
 8012172:	4618      	mov	r0, r3
 8012174:	46bd      	mov	sp, r7
 8012176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801217a:	4770      	bx	lr

0801217c <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 801217c:	b580      	push	{r7, lr}
 801217e:	b084      	sub	sp, #16
 8012180:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8012182:	4a31      	ldr	r2, [pc, #196]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 8012184:	4b30      	ldr	r3, [pc, #192]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 8012186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012188:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 801218c:	6453      	str	r3, [r2, #68]	; 0x44
 801218e:	4b2e      	ldr	r3, [pc, #184]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 8012190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012192:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8012196:	60fb      	str	r3, [r7, #12]
 8012198:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 801219a:	4a2b      	ldr	r2, [pc, #172]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 801219c:	4b2a      	ldr	r3, [pc, #168]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 801219e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80121a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80121a4:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 80121a6:	4a28      	ldr	r2, [pc, #160]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121a8:	4b27      	ldr	r3, [pc, #156]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80121ac:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80121b0:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80121b2:	4a25      	ldr	r2, [pc, #148]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121b4:	4b24      	ldr	r3, [pc, #144]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80121b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80121bc:	6313      	str	r3, [r2, #48]	; 0x30
 80121be:	4b22      	ldr	r3, [pc, #136]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80121c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80121c6:	60bb      	str	r3, [r7, #8]
 80121c8:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 80121ca:	4a1f      	ldr	r2, [pc, #124]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121cc:	4b1e      	ldr	r3, [pc, #120]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121ce:	691b      	ldr	r3, [r3, #16]
 80121d0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80121d4:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 80121d6:	4a1c      	ldr	r2, [pc, #112]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121d8:	4b1b      	ldr	r3, [pc, #108]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121da:	691b      	ldr	r3, [r3, #16]
 80121dc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80121e0:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 80121e2:	4a19      	ldr	r2, [pc, #100]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121e4:	4b18      	ldr	r3, [pc, #96]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80121e8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80121ec:	6453      	str	r3, [r2, #68]	; 0x44
 80121ee:	4b16      	ldr	r3, [pc, #88]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80121f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80121f6:	607b      	str	r3, [r7, #4]
 80121f8:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 80121fa:	4a13      	ldr	r2, [pc, #76]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121fc:	4b12      	ldr	r3, [pc, #72]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 80121fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012200:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8012204:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8012206:	4a10      	ldr	r2, [pc, #64]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 8012208:	4b0f      	ldr	r3, [pc, #60]	; (8012248 <BSP_LCD_MspInit+0xcc>)
 801220a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801220c:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8012210:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8012212:	2058      	movs	r0, #88	; 0x58
 8012214:	2103      	movs	r1, #3
 8012216:	2200      	movs	r2, #0
 8012218:	f7ee fbe8 	bl	80009ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 801221c:	2058      	movs	r0, #88	; 0x58
 801221e:	f7ee fc01 	bl	8000a24 <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8012222:	205a      	movs	r0, #90	; 0x5a
 8012224:	2103      	movs	r1, #3
 8012226:	2200      	movs	r2, #0
 8012228:	f7ee fbe0 	bl	80009ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 801222c:	205a      	movs	r0, #90	; 0x5a
 801222e:	f7ee fbf9 	bl	8000a24 <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8012232:	2062      	movs	r0, #98	; 0x62
 8012234:	2103      	movs	r1, #3
 8012236:	2200      	movs	r2, #0
 8012238:	f7ee fbd8 	bl	80009ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 801223c:	2062      	movs	r0, #98	; 0x62
 801223e:	f7ee fbf1 	bl	8000a24 <HAL_NVIC_EnableIRQ>
}
 8012242:	3710      	adds	r7, #16
 8012244:	46bd      	mov	sp, r7
 8012246:	bd80      	pop	{r7, pc}
 8012248:	40023800 	.word	0x40023800

0801224c <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 801224c:	b580      	push	{r7, lr}
 801224e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8012250:	4b29      	ldr	r3, [pc, #164]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 8012252:	4a2a      	ldr	r2, [pc, #168]	; (80122fc <BSP_SDRAM_Init+0xb0>)
 8012254:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8012256:	4b2a      	ldr	r3, [pc, #168]	; (8012300 <BSP_SDRAM_Init+0xb4>)
 8012258:	2202      	movs	r2, #2
 801225a:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 801225c:	4b28      	ldr	r3, [pc, #160]	; (8012300 <BSP_SDRAM_Init+0xb4>)
 801225e:	2207      	movs	r2, #7
 8012260:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8012262:	4b27      	ldr	r3, [pc, #156]	; (8012300 <BSP_SDRAM_Init+0xb4>)
 8012264:	2204      	movs	r2, #4
 8012266:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8012268:	4b25      	ldr	r3, [pc, #148]	; (8012300 <BSP_SDRAM_Init+0xb4>)
 801226a:	2207      	movs	r2, #7
 801226c:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 801226e:	4b24      	ldr	r3, [pc, #144]	; (8012300 <BSP_SDRAM_Init+0xb4>)
 8012270:	2202      	movs	r2, #2
 8012272:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8012274:	4b22      	ldr	r3, [pc, #136]	; (8012300 <BSP_SDRAM_Init+0xb4>)
 8012276:	2202      	movs	r2, #2
 8012278:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 801227a:	4b21      	ldr	r3, [pc, #132]	; (8012300 <BSP_SDRAM_Init+0xb4>)
 801227c:	2202      	movs	r2, #2
 801227e:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8012280:	4b1d      	ldr	r3, [pc, #116]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 8012282:	2200      	movs	r2, #0
 8012284:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8012286:	4b1c      	ldr	r3, [pc, #112]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 8012288:	2200      	movs	r2, #0
 801228a:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 801228c:	4b1a      	ldr	r3, [pc, #104]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 801228e:	2204      	movs	r2, #4
 8012290:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8012292:	4b19      	ldr	r3, [pc, #100]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 8012294:	2220      	movs	r2, #32
 8012296:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8012298:	4b17      	ldr	r3, [pc, #92]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 801229a:	2240      	movs	r2, #64	; 0x40
 801229c:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 801229e:	4b16      	ldr	r3, [pc, #88]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 80122a0:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80122a4:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80122a6:	4b14      	ldr	r3, [pc, #80]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 80122a8:	2200      	movs	r2, #0
 80122aa:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80122ac:	4b12      	ldr	r3, [pc, #72]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 80122ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80122b2:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 80122b4:	4b10      	ldr	r3, [pc, #64]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 80122b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80122ba:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 80122bc:	4b0e      	ldr	r3, [pc, #56]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 80122be:	2200      	movs	r2, #0
 80122c0:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80122c2:	480d      	ldr	r0, [pc, #52]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 80122c4:	2100      	movs	r1, #0
 80122c6:	f000 f87f 	bl	80123c8 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80122ca:	480b      	ldr	r0, [pc, #44]	; (80122f8 <BSP_SDRAM_Init+0xac>)
 80122cc:	490c      	ldr	r1, [pc, #48]	; (8012300 <BSP_SDRAM_Init+0xb4>)
 80122ce:	f7f1 f911 	bl	80034f4 <HAL_SDRAM_Init>
 80122d2:	4603      	mov	r3, r0
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d003      	beq.n	80122e0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80122d8:	4b0a      	ldr	r3, [pc, #40]	; (8012304 <BSP_SDRAM_Init+0xb8>)
 80122da:	2201      	movs	r2, #1
 80122dc:	701a      	strb	r2, [r3, #0]
 80122de:	e002      	b.n	80122e6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80122e0:	4b08      	ldr	r3, [pc, #32]	; (8012304 <BSP_SDRAM_Init+0xb8>)
 80122e2:	2200      	movs	r2, #0
 80122e4:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80122e6:	f240 6003 	movw	r0, #1539	; 0x603
 80122ea:	f000 f80d 	bl	8012308 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80122ee:	4b05      	ldr	r3, [pc, #20]	; (8012304 <BSP_SDRAM_Init+0xb8>)
 80122f0:	781b      	ldrb	r3, [r3, #0]
}
 80122f2:	4618      	mov	r0, r3
 80122f4:	bd80      	pop	{r7, pc}
 80122f6:	bf00      	nop
 80122f8:	2000d2e0 	.word	0x2000d2e0
 80122fc:	a0000140 	.word	0xa0000140
 8012300:	2000c62c 	.word	0x2000c62c
 8012304:	2000bb7c 	.word	0x2000bb7c

08012308 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8012308:	b580      	push	{r7, lr}
 801230a:	b084      	sub	sp, #16
 801230c:	af00      	add	r7, sp, #0
 801230e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8012310:	2300      	movs	r3, #0
 8012312:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8012314:	4b2a      	ldr	r3, [pc, #168]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8012316:	2201      	movs	r2, #1
 8012318:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 801231a:	4b29      	ldr	r3, [pc, #164]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 801231c:	2210      	movs	r2, #16
 801231e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8012320:	4b27      	ldr	r3, [pc, #156]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8012322:	2201      	movs	r2, #1
 8012324:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8012326:	4b26      	ldr	r3, [pc, #152]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8012328:	2200      	movs	r2, #0
 801232a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 801232c:	4825      	ldr	r0, [pc, #148]	; (80123c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 801232e:	4924      	ldr	r1, [pc, #144]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8012330:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012334:	f7f1 f91e 	bl	8003574 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8012338:	2001      	movs	r0, #1
 801233a:	f7ee fa6f 	bl	800081c <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 801233e:	4b20      	ldr	r3, [pc, #128]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8012340:	2202      	movs	r2, #2
 8012342:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8012344:	4b1e      	ldr	r3, [pc, #120]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8012346:	2210      	movs	r2, #16
 8012348:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 801234a:	4b1d      	ldr	r3, [pc, #116]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 801234c:	2201      	movs	r2, #1
 801234e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8012350:	4b1b      	ldr	r3, [pc, #108]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8012352:	2200      	movs	r2, #0
 8012354:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8012356:	481b      	ldr	r0, [pc, #108]	; (80123c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8012358:	4919      	ldr	r1, [pc, #100]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 801235a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801235e:	f7f1 f909 	bl	8003574 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8012362:	4b17      	ldr	r3, [pc, #92]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8012364:	2203      	movs	r2, #3
 8012366:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8012368:	4b15      	ldr	r3, [pc, #84]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 801236a:	2210      	movs	r2, #16
 801236c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 801236e:	4b14      	ldr	r3, [pc, #80]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8012370:	2208      	movs	r2, #8
 8012372:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8012374:	4b12      	ldr	r3, [pc, #72]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8012376:	2200      	movs	r2, #0
 8012378:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 801237a:	4812      	ldr	r0, [pc, #72]	; (80123c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 801237c:	4910      	ldr	r1, [pc, #64]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 801237e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012382:	f7f1 f8f7 	bl	8003574 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8012386:	f44f 730c 	mov.w	r3, #560	; 0x230
 801238a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 801238c:	4b0c      	ldr	r3, [pc, #48]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 801238e:	2204      	movs	r2, #4
 8012390:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8012392:	4b0b      	ldr	r3, [pc, #44]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8012394:	2210      	movs	r2, #16
 8012396:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8012398:	4b09      	ldr	r3, [pc, #36]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 801239a:	2201      	movs	r2, #1
 801239c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	4a07      	ldr	r2, [pc, #28]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80123a2:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80123a4:	4807      	ldr	r0, [pc, #28]	; (80123c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80123a6:	4906      	ldr	r1, [pc, #24]	; (80123c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80123a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80123ac:	f7f1 f8e2 	bl	8003574 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 80123b0:	4804      	ldr	r0, [pc, #16]	; (80123c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80123b2:	6879      	ldr	r1, [r7, #4]
 80123b4:	f7f1 f90a 	bl	80035cc <HAL_SDRAM_ProgramRefreshRate>
}
 80123b8:	3710      	adds	r7, #16
 80123ba:	46bd      	mov	sp, r7
 80123bc:	bd80      	pop	{r7, pc}
 80123be:	bf00      	nop
 80123c0:	2000c648 	.word	0x2000c648
 80123c4:	2000d2e0 	.word	0x2000d2e0

080123c8 <BSP_SDRAM_MspInit>:
  * @brief  Initializes SDRAM MSP.
  * @param  hsdram: SDRAM handle
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 80123c8:	b580      	push	{r7, lr}
 80123ca:	b090      	sub	sp, #64	; 0x40
 80123cc:	af00      	add	r7, sp, #0
 80123ce:	6078      	str	r0, [r7, #4]
 80123d0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80123d2:	4a70      	ldr	r2, [pc, #448]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 80123d4:	4b6f      	ldr	r3, [pc, #444]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 80123d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80123d8:	f043 0301 	orr.w	r3, r3, #1
 80123dc:	6393      	str	r3, [r2, #56]	; 0x38
 80123de:	4b6d      	ldr	r3, [pc, #436]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 80123e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80123e2:	f003 0301 	and.w	r3, r3, #1
 80123e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80123e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80123ea:	4a6a      	ldr	r2, [pc, #424]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 80123ec:	4b69      	ldr	r3, [pc, #420]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 80123ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80123f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80123f4:	6313      	str	r3, [r2, #48]	; 0x30
 80123f6:	4b67      	ldr	r3, [pc, #412]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 80123f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80123fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80123fe:	627b      	str	r3, [r7, #36]	; 0x24
 8012400:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8012402:	4a64      	ldr	r2, [pc, #400]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012404:	4b63      	ldr	r3, [pc, #396]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012408:	f043 0308 	orr.w	r3, r3, #8
 801240c:	6313      	str	r3, [r2, #48]	; 0x30
 801240e:	4b61      	ldr	r3, [pc, #388]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012412:	f003 0308 	and.w	r3, r3, #8
 8012416:	623b      	str	r3, [r7, #32]
 8012418:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 801241a:	4a5e      	ldr	r2, [pc, #376]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 801241c:	4b5d      	ldr	r3, [pc, #372]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 801241e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012420:	f043 0310 	orr.w	r3, r3, #16
 8012424:	6313      	str	r3, [r2, #48]	; 0x30
 8012426:	4b5b      	ldr	r3, [pc, #364]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801242a:	f003 0310 	and.w	r3, r3, #16
 801242e:	61fb      	str	r3, [r7, #28]
 8012430:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8012432:	4a58      	ldr	r2, [pc, #352]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012434:	4b57      	ldr	r3, [pc, #348]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012438:	f043 0320 	orr.w	r3, r3, #32
 801243c:	6313      	str	r3, [r2, #48]	; 0x30
 801243e:	4b55      	ldr	r3, [pc, #340]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012442:	f003 0320 	and.w	r3, r3, #32
 8012446:	61bb      	str	r3, [r7, #24]
 8012448:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 801244a:	4a52      	ldr	r2, [pc, #328]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 801244c:	4b51      	ldr	r3, [pc, #324]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 801244e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012454:	6313      	str	r3, [r2, #48]	; 0x30
 8012456:	4b4f      	ldr	r3, [pc, #316]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801245a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801245e:	617b      	str	r3, [r7, #20]
 8012460:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8012462:	4a4c      	ldr	r2, [pc, #304]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012464:	4b4b      	ldr	r3, [pc, #300]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012468:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801246c:	6313      	str	r3, [r2, #48]	; 0x30
 801246e:	4b49      	ldr	r3, [pc, #292]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012476:	613b      	str	r3, [r7, #16]
 8012478:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 801247a:	4a46      	ldr	r2, [pc, #280]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 801247c:	4b45      	ldr	r3, [pc, #276]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 801247e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012484:	6313      	str	r3, [r2, #48]	; 0x30
 8012486:	4b43      	ldr	r3, [pc, #268]	; (8012594 <BSP_SDRAM_MspInit+0x1cc>)
 8012488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801248a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801248e:	60fb      	str	r3, [r7, #12]
 8012490:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8012492:	2302      	movs	r3, #2
 8012494:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8012496:	2301      	movs	r3, #1
 8012498:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 801249a:	2303      	movs	r3, #3
 801249c:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 801249e:	230c      	movs	r3, #12
 80124a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 80124a2:	f24c 7303 	movw	r3, #50947	; 0xc703
 80124a6:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80124a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80124ac:	483a      	ldr	r0, [pc, #232]	; (8012598 <BSP_SDRAM_MspInit+0x1d0>)
 80124ae:	4619      	mov	r1, r3
 80124b0:	f7ef f916 	bl	80016e0 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80124b4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80124b8:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80124ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80124be:	4837      	ldr	r0, [pc, #220]	; (801259c <BSP_SDRAM_MspInit+0x1d4>)
 80124c0:	4619      	mov	r1, r3
 80124c2:	f7ef f90d 	bl	80016e0 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80124c6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80124ca:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80124cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80124d0:	4833      	ldr	r0, [pc, #204]	; (80125a0 <BSP_SDRAM_MspInit+0x1d8>)
 80124d2:	4619      	mov	r1, r3
 80124d4:	f7ef f904 	bl	80016e0 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 80124d8:	f248 1337 	movw	r3, #33079	; 0x8137
 80124dc:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80124de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80124e2:	4830      	ldr	r0, [pc, #192]	; (80125a4 <BSP_SDRAM_MspInit+0x1dc>)
 80124e4:	4619      	mov	r1, r3
 80124e6:	f7ef f8fb 	bl	80016e0 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 80124ea:	f64f 732c 	movw	r3, #65324	; 0xff2c
 80124ee:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80124f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80124f4:	482c      	ldr	r0, [pc, #176]	; (80125a8 <BSP_SDRAM_MspInit+0x1e0>)
 80124f6:	4619      	mov	r1, r3
 80124f8:	f7ef f8f2 	bl	80016e0 <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 80124fc:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8012500:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 8012502:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8012506:	4829      	ldr	r0, [pc, #164]	; (80125ac <BSP_SDRAM_MspInit+0x1e4>)
 8012508:	4619      	mov	r1, r3
 801250a:	f7ef f8e9 	bl	80016e0 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 801250e:	4b28      	ldr	r3, [pc, #160]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 8012510:	2200      	movs	r2, #0
 8012512:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8012514:	4b26      	ldr	r3, [pc, #152]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 8012516:	2280      	movs	r2, #128	; 0x80
 8012518:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 801251a:	4b25      	ldr	r3, [pc, #148]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 801251c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012520:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8012522:	4b23      	ldr	r3, [pc, #140]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 8012524:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8012528:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 801252a:	4b21      	ldr	r3, [pc, #132]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 801252c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8012530:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8012532:	4b1f      	ldr	r3, [pc, #124]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 8012534:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8012538:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 801253a:	4b1d      	ldr	r3, [pc, #116]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 801253c:	2200      	movs	r2, #0
 801253e:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8012540:	4b1b      	ldr	r3, [pc, #108]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 8012542:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8012546:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8012548:	4b19      	ldr	r3, [pc, #100]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 801254a:	2200      	movs	r2, #0
 801254c:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 801254e:	4b18      	ldr	r3, [pc, #96]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 8012550:	2203      	movs	r2, #3
 8012552:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8012554:	4b16      	ldr	r3, [pc, #88]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 8012556:	2200      	movs	r2, #0
 8012558:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 801255a:	4b15      	ldr	r3, [pc, #84]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 801255c:	2200      	movs	r2, #0
 801255e:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8012560:	4b13      	ldr	r3, [pc, #76]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 8012562:	4a14      	ldr	r2, [pc, #80]	; (80125b4 <BSP_SDRAM_MspInit+0x1ec>)
 8012564:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	4a11      	ldr	r2, [pc, #68]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 801256a:	631a      	str	r2, [r3, #48]	; 0x30
 801256c:	4a10      	ldr	r2, [pc, #64]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8012572:	480f      	ldr	r0, [pc, #60]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 8012574:	f7ee fb38 	bl	8000be8 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8012578:	480d      	ldr	r0, [pc, #52]	; (80125b0 <BSP_SDRAM_MspInit+0x1e8>)
 801257a:	f7ee fa89 	bl	8000a90 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 801257e:	2038      	movs	r0, #56	; 0x38
 8012580:	210f      	movs	r1, #15
 8012582:	2200      	movs	r2, #0
 8012584:	f7ee fa32 	bl	80009ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8012588:	2038      	movs	r0, #56	; 0x38
 801258a:	f7ee fa4b 	bl	8000a24 <HAL_NVIC_EnableIRQ>
}
 801258e:	3740      	adds	r7, #64	; 0x40
 8012590:	46bd      	mov	sp, r7
 8012592:	bd80      	pop	{r7, pc}
 8012594:	40023800 	.word	0x40023800
 8012598:	40020c00 	.word	0x40020c00
 801259c:	40021000 	.word	0x40021000
 80125a0:	40021400 	.word	0x40021400
 80125a4:	40021800 	.word	0x40021800
 80125a8:	40021c00 	.word	0x40021c00
 80125ac:	40022000 	.word	0x40022000
 80125b0:	2000c658 	.word	0x2000c658
 80125b4:	40026410 	.word	0x40026410

080125b8 <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 80125b8:	b580      	push	{r7, lr}
 80125ba:	b082      	sub	sp, #8
 80125bc:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 80125be:	4b1f      	ldr	r3, [pc, #124]	; (801263c <_DoInit+0x84>)
 80125c0:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	2203      	movs	r2, #3
 80125c6:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	2203      	movs	r2, #3
 80125cc:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	4a1b      	ldr	r2, [pc, #108]	; (8012640 <_DoInit+0x88>)
 80125d2:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	4a1b      	ldr	r2, [pc, #108]	; (8012644 <_DoInit+0x8c>)
 80125d8:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80125e0:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	2200      	movs	r2, #0
 80125e6:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	2200      	movs	r2, #0
 80125ec:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	2200      	movs	r2, #0
 80125f2:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	4a12      	ldr	r2, [pc, #72]	; (8012640 <_DoInit+0x88>)
 80125f8:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	4a12      	ldr	r2, [pc, #72]	; (8012648 <_DoInit+0x90>)
 80125fe:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	2210      	movs	r2, #16
 8012604:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	2200      	movs	r2, #0
 801260a:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	2200      	movs	r2, #0
 8012610:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	2200      	movs	r2, #0
 8012616:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	3307      	adds	r3, #7
 801261c:	4618      	mov	r0, r3
 801261e:	490b      	ldr	r1, [pc, #44]	; (801264c <_DoInit+0x94>)
 8012620:	f001 fd28 	bl	8014074 <strcpy>
  strcpy(&p->acID[0], "SEGGER");
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	4618      	mov	r0, r3
 8012628:	4909      	ldr	r1, [pc, #36]	; (8012650 <_DoInit+0x98>)
 801262a:	f001 fd23 	bl	8014074 <strcpy>
  p->acID[6] = ' ';
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	2220      	movs	r2, #32
 8012632:	719a      	strb	r2, [r3, #6]
}
 8012634:	3708      	adds	r7, #8
 8012636:	46bd      	mov	sp, r7
 8012638:	bd80      	pop	{r7, pc}
 801263a:	bf00      	nop
 801263c:	2000d314 	.word	0x2000d314
 8012640:	0801466c 	.word	0x0801466c
 8012644:	2000c6b8 	.word	0x2000c6b8
 8012648:	2000cab8 	.word	0x2000cab8
 801264c:	08014678 	.word	0x08014678
 8012650:	0801467c 	.word	0x0801467c

08012654 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8012654:	b580      	push	{r7, lr}
 8012656:	b08a      	sub	sp, #40	; 0x28
 8012658:	af00      	add	r7, sp, #0
 801265a:	60f8      	str	r0, [r7, #12]
 801265c:	60b9      	str	r1, [r7, #8]
 801265e:	607a      	str	r2, [r7, #4]
  unsigned                RdOff;
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  //
  INIT();
 8012660:	4b3c      	ldr	r3, [pc, #240]	; (8012754 <SEGGER_RTT_ReadNoLock+0x100>)
 8012662:	781b      	ldrb	r3, [r3, #0]
 8012664:	2b00      	cmp	r3, #0
 8012666:	d101      	bne.n	801266c <SEGGER_RTT_ReadNoLock+0x18>
 8012668:	f7ff ffa6 	bl	80125b8 <_DoInit>
  pRing = &_SEGGER_RTT.aDown[BufferIndex];
 801266c:	68fa      	ldr	r2, [r7, #12]
 801266e:	4613      	mov	r3, r2
 8012670:	005b      	lsls	r3, r3, #1
 8012672:	4413      	add	r3, r2
 8012674:	00db      	lsls	r3, r3, #3
 8012676:	3360      	adds	r3, #96	; 0x60
 8012678:	4a36      	ldr	r2, [pc, #216]	; (8012754 <SEGGER_RTT_ReadNoLock+0x100>)
 801267a:	4413      	add	r3, r2
 801267c:	61bb      	str	r3, [r7, #24]
  pBuffer = (unsigned char*)pData;
 801267e:	68bb      	ldr	r3, [r7, #8]
 8012680:	61fb      	str	r3, [r7, #28]
  RdOff = pRing->RdOff;
 8012682:	69bb      	ldr	r3, [r7, #24]
 8012684:	691b      	ldr	r3, [r3, #16]
 8012686:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8012688:	69bb      	ldr	r3, [r7, #24]
 801268a:	68db      	ldr	r3, [r3, #12]
 801268c:	617b      	str	r3, [r7, #20]
  NumBytesRead = 0u;
 801268e:	2300      	movs	r3, #0
 8012690:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8012692:	6a3a      	ldr	r2, [r7, #32]
 8012694:	697b      	ldr	r3, [r7, #20]
 8012696:	429a      	cmp	r2, r3
 8012698:	d92a      	bls.n	80126f0 <SEGGER_RTT_ReadNoLock+0x9c>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 801269a:	69bb      	ldr	r3, [r7, #24]
 801269c:	689a      	ldr	r2, [r3, #8]
 801269e:	6a3b      	ldr	r3, [r7, #32]
 80126a0:	1ad3      	subs	r3, r2, r3
 80126a2:	613b      	str	r3, [r7, #16]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80126a4:	693a      	ldr	r2, [r7, #16]
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	4293      	cmp	r3, r2
 80126aa:	bf28      	it	cs
 80126ac:	4613      	movcs	r3, r2
 80126ae:	613b      	str	r3, [r7, #16]
    memcpy(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 80126b0:	69bb      	ldr	r3, [r7, #24]
 80126b2:	685a      	ldr	r2, [r3, #4]
 80126b4:	6a3b      	ldr	r3, [r7, #32]
 80126b6:	4413      	add	r3, r2
 80126b8:	69f8      	ldr	r0, [r7, #28]
 80126ba:	4619      	mov	r1, r3
 80126bc:	693a      	ldr	r2, [r7, #16]
 80126be:	f7fe fd17 	bl	80110f0 <memcpy>
    NumBytesRead += NumBytesRem;
 80126c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80126c4:	693b      	ldr	r3, [r7, #16]
 80126c6:	4413      	add	r3, r2
 80126c8:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 80126ca:	69fa      	ldr	r2, [r7, #28]
 80126cc:	693b      	ldr	r3, [r7, #16]
 80126ce:	4413      	add	r3, r2
 80126d0:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 80126d2:	687a      	ldr	r2, [r7, #4]
 80126d4:	693b      	ldr	r3, [r7, #16]
 80126d6:	1ad3      	subs	r3, r2, r3
 80126d8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80126da:	6a3a      	ldr	r2, [r7, #32]
 80126dc:	693b      	ldr	r3, [r7, #16]
 80126de:	4413      	add	r3, r2
 80126e0:	623b      	str	r3, [r7, #32]
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80126e2:	69bb      	ldr	r3, [r7, #24]
 80126e4:	689a      	ldr	r2, [r3, #8]
 80126e6:	6a3b      	ldr	r3, [r7, #32]
 80126e8:	429a      	cmp	r2, r3
 80126ea:	d101      	bne.n	80126f0 <SEGGER_RTT_ReadNoLock+0x9c>
      RdOff = 0u;
 80126ec:	2300      	movs	r3, #0
 80126ee:	623b      	str	r3, [r7, #32]
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80126f0:	697a      	ldr	r2, [r7, #20]
 80126f2:	6a3b      	ldr	r3, [r7, #32]
 80126f4:	1ad3      	subs	r3, r2, r3
 80126f6:	613b      	str	r3, [r7, #16]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80126f8:	693a      	ldr	r2, [r7, #16]
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	4293      	cmp	r3, r2
 80126fe:	bf28      	it	cs
 8012700:	4613      	movcs	r3, r2
 8012702:	613b      	str	r3, [r7, #16]
  if (NumBytesRem > 0u) {
 8012704:	693b      	ldr	r3, [r7, #16]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d018      	beq.n	801273c <SEGGER_RTT_ReadNoLock+0xe8>
    memcpy(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 801270a:	69bb      	ldr	r3, [r7, #24]
 801270c:	685a      	ldr	r2, [r3, #4]
 801270e:	6a3b      	ldr	r3, [r7, #32]
 8012710:	4413      	add	r3, r2
 8012712:	69f8      	ldr	r0, [r7, #28]
 8012714:	4619      	mov	r1, r3
 8012716:	693a      	ldr	r2, [r7, #16]
 8012718:	f7fe fcea 	bl	80110f0 <memcpy>
    NumBytesRead += NumBytesRem;
 801271c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801271e:	693b      	ldr	r3, [r7, #16]
 8012720:	4413      	add	r3, r2
 8012722:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 8012724:	69fa      	ldr	r2, [r7, #28]
 8012726:	693b      	ldr	r3, [r7, #16]
 8012728:	4413      	add	r3, r2
 801272a:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 801272c:	687a      	ldr	r2, [r7, #4]
 801272e:	693b      	ldr	r3, [r7, #16]
 8012730:	1ad3      	subs	r3, r2, r3
 8012732:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8012734:	6a3a      	ldr	r2, [r7, #32]
 8012736:	693b      	ldr	r3, [r7, #16]
 8012738:	4413      	add	r3, r2
 801273a:	623b      	str	r3, [r7, #32]
  }
  if (NumBytesRead) {
 801273c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801273e:	2b00      	cmp	r3, #0
 8012740:	d002      	beq.n	8012748 <SEGGER_RTT_ReadNoLock+0xf4>
    pRing->RdOff = RdOff;
 8012742:	69bb      	ldr	r3, [r7, #24]
 8012744:	6a3a      	ldr	r2, [r7, #32]
 8012746:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8012748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801274a:	4618      	mov	r0, r3
 801274c:	3728      	adds	r7, #40	; 0x28
 801274e:	46bd      	mov	sp, r7
 8012750:	bd80      	pop	{r7, pc}
 8012752:	bf00      	nop
 8012754:	2000d314 	.word	0x2000d314

08012758 <SEGGER_RTT_WriteSkipNoLock>:
*    (1) If there is not enough space in the "Up"-buffer, all data is dropped.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8012758:	b580      	push	{r7, lr}
 801275a:	b08c      	sub	sp, #48	; 0x30
 801275c:	af00      	add	r7, sp, #0
 801275e:	60f8      	str	r0, [r7, #12]
 8012760:	60b9      	str	r1, [r7, #8]
 8012762:	607a      	str	r2, [r7, #4]
  unsigned              Avail;
  unsigned              RdOff;
  unsigned              WrOff;
  unsigned              Rem;

  pData = (const char *)pBuffer;
 8012764:	68bb      	ldr	r3, [r7, #8]
 8012766:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Get "to-host" ring buffer and copy some elements into local variables.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	1c5a      	adds	r2, r3, #1
 801276c:	4613      	mov	r3, r2
 801276e:	005b      	lsls	r3, r3, #1
 8012770:	4413      	add	r3, r2
 8012772:	00db      	lsls	r3, r3, #3
 8012774:	4a46      	ldr	r2, [pc, #280]	; (8012890 <SEGGER_RTT_WriteSkipNoLock+0x138>)
 8012776:	4413      	add	r3, r2
 8012778:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 801277a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801277c:	691b      	ldr	r3, [r3, #16]
 801277e:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8012780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012782:	68db      	ldr	r3, [r3, #12]
 8012784:	61fb      	str	r3, [r7, #28]
  //
  //    RdOff > WrOff -> Space until RdOff - 1 is free.
  //  AND
  //    WrOff + NumBytes < RdOff -> Data fits into buffer
  //
  if (RdOff <= WrOff) {
 8012786:	6a3a      	ldr	r2, [r7, #32]
 8012788:	69fb      	ldr	r3, [r7, #28]
 801278a:	429a      	cmp	r2, r3
 801278c:	d862      	bhi.n	8012854 <SEGGER_RTT_WriteSkipNoLock+0xfc>
    //
    // Get space until WrOff will be at wrap around.
    //
    Avail = pRing->SizeOfBuffer - 1u - WrOff ;
 801278e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012790:	689a      	ldr	r2, [r3, #8]
 8012792:	69fb      	ldr	r3, [r7, #28]
 8012794:	1ad3      	subs	r3, r2, r3
 8012796:	3b01      	subs	r3, #1
 8012798:	61bb      	str	r3, [r7, #24]
    if (Avail >= NumBytes) {
 801279a:	69ba      	ldr	r2, [r7, #24]
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	429a      	cmp	r2, r3
 80127a0:	d31d      	bcc.n	80127de <SEGGER_RTT_WriteSkipNoLock+0x86>
#if 1 // memcpy() is good for large amounts of data, but the overhead is too big for small amounts. Use a simple byte loop instead.
      char* pDst;
      pDst = pRing->pBuffer + WrOff;
 80127a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127a4:	685a      	ldr	r2, [r3, #4]
 80127a6:	69fb      	ldr	r3, [r7, #28]
 80127a8:	4413      	add	r3, r2
 80127aa:	62bb      	str	r3, [r7, #40]	; 0x28
      WrOff += NumBytes;
 80127ac:	69fa      	ldr	r2, [r7, #28]
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	4413      	add	r3, r2
 80127b2:	61fb      	str	r3, [r7, #28]
      do {
        *pDst++ = *pData++;
 80127b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127b6:	1c5a      	adds	r2, r3, #1
 80127b8:	62ba      	str	r2, [r7, #40]	; 0x28
 80127ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80127bc:	1c51      	adds	r1, r2, #1
 80127be:	62f9      	str	r1, [r7, #44]	; 0x2c
 80127c0:	7812      	ldrb	r2, [r2, #0]
 80127c2:	701a      	strb	r2, [r3, #0]
      } while (--NumBytes);
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	3b01      	subs	r3, #1
 80127c8:	607b      	str	r3, [r7, #4]
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	2b00      	cmp	r3, #0
 80127ce:	d1f1      	bne.n	80127b4 <SEGGER_RTT_WriteSkipNoLock+0x5c>
      pRing->WrOff = WrOff + NumBytes;
 80127d0:	69fa      	ldr	r2, [r7, #28]
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	441a      	add	r2, r3
 80127d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127d8:	60da      	str	r2, [r3, #12]
#else
      memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
      pRing->WrOff = WrOff + NumBytes;
#endif
      return 1;
 80127da:	2301      	movs	r3, #1
 80127dc:	e054      	b.n	8012888 <SEGGER_RTT_WriteSkipNoLock+0x130>
    }
    //
    // If data did not fit into space until wrap around calculate complete space in buffer.
    //
    Avail += RdOff;
 80127de:	69ba      	ldr	r2, [r7, #24]
 80127e0:	6a3b      	ldr	r3, [r7, #32]
 80127e2:	4413      	add	r3, r2
 80127e4:	61bb      	str	r3, [r7, #24]
    //
    // If there is still no space for the whole of this output, don't bother.
    //
    if (Avail >= NumBytes) {
 80127e6:	69ba      	ldr	r2, [r7, #24]
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	429a      	cmp	r2, r3
 80127ec:	d34b      	bcc.n	8012886 <SEGGER_RTT_WriteSkipNoLock+0x12e>
      //
      //  OK, we have enough space in buffer. Copy in one or 2 chunks
      //
      Rem = pRing->SizeOfBuffer - WrOff;      // Space until end of buffer
 80127ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127f0:	689a      	ldr	r2, [r3, #8]
 80127f2:	69fb      	ldr	r3, [r7, #28]
 80127f4:	1ad3      	subs	r3, r2, r3
 80127f6:	617b      	str	r3, [r7, #20]
      if (Rem > NumBytes) {
 80127f8:	697a      	ldr	r2, [r7, #20]
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	429a      	cmp	r2, r3
 80127fe:	d90e      	bls.n	801281e <SEGGER_RTT_WriteSkipNoLock+0xc6>
        memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
 8012800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012802:	685a      	ldr	r2, [r3, #4]
 8012804:	69fb      	ldr	r3, [r7, #28]
 8012806:	4413      	add	r3, r2
 8012808:	4618      	mov	r0, r3
 801280a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801280c:	687a      	ldr	r2, [r7, #4]
 801280e:	f7fe fc6f 	bl	80110f0 <memcpy>
        pRing->WrOff = WrOff + NumBytes;
 8012812:	69fa      	ldr	r2, [r7, #28]
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	441a      	add	r2, r3
 8012818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801281a:	60da      	str	r2, [r3, #12]
 801281c:	e018      	b.n	8012850 <SEGGER_RTT_WriteSkipNoLock+0xf8>
      } else {
        //
        // We reach the end of the buffer, so need to wrap around
        //
        memcpy(pRing->pBuffer + WrOff, pData, Rem);
 801281e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012820:	685a      	ldr	r2, [r3, #4]
 8012822:	69fb      	ldr	r3, [r7, #28]
 8012824:	4413      	add	r3, r2
 8012826:	4618      	mov	r0, r3
 8012828:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801282a:	697a      	ldr	r2, [r7, #20]
 801282c:	f7fe fc60 	bl	80110f0 <memcpy>
        memcpy(pRing->pBuffer, pData + Rem, NumBytes - Rem);
 8012830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012832:	6858      	ldr	r0, [r3, #4]
 8012834:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012836:	697b      	ldr	r3, [r7, #20]
 8012838:	18d1      	adds	r1, r2, r3
 801283a:	687a      	ldr	r2, [r7, #4]
 801283c:	697b      	ldr	r3, [r7, #20]
 801283e:	1ad3      	subs	r3, r2, r3
 8012840:	461a      	mov	r2, r3
 8012842:	f7fe fc55 	bl	80110f0 <memcpy>
        pRing->WrOff = NumBytes - Rem;
 8012846:	687a      	ldr	r2, [r7, #4]
 8012848:	697b      	ldr	r3, [r7, #20]
 801284a:	1ad2      	subs	r2, r2, r3
 801284c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801284e:	60da      	str	r2, [r3, #12]
      }
      return 1;
 8012850:	2301      	movs	r3, #1
 8012852:	e019      	b.n	8012888 <SEGGER_RTT_WriteSkipNoLock+0x130>
    }
  } else {
    Avail = RdOff - WrOff - 1u;
 8012854:	6a3a      	ldr	r2, [r7, #32]
 8012856:	69fb      	ldr	r3, [r7, #28]
 8012858:	1ad3      	subs	r3, r2, r3
 801285a:	3b01      	subs	r3, #1
 801285c:	61bb      	str	r3, [r7, #24]
    if (Avail >= NumBytes) {
 801285e:	69ba      	ldr	r2, [r7, #24]
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	429a      	cmp	r2, r3
 8012864:	d30f      	bcc.n	8012886 <SEGGER_RTT_WriteSkipNoLock+0x12e>
      memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
 8012866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012868:	685a      	ldr	r2, [r3, #4]
 801286a:	69fb      	ldr	r3, [r7, #28]
 801286c:	4413      	add	r3, r2
 801286e:	4618      	mov	r0, r3
 8012870:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012872:	687a      	ldr	r2, [r7, #4]
 8012874:	f7fe fc3c 	bl	80110f0 <memcpy>
      pRing->WrOff = WrOff + NumBytes;
 8012878:	69fa      	ldr	r2, [r7, #28]
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	441a      	add	r2, r3
 801287e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012880:	60da      	str	r2, [r3, #12]
      return 1;
 8012882:	2301      	movs	r3, #1
 8012884:	e000      	b.n	8012888 <SEGGER_RTT_WriteSkipNoLock+0x130>
    }
  }
  //
  // If we reach this point no data has been written
  //
  return 0;
 8012886:	2300      	movs	r3, #0
}
 8012888:	4618      	mov	r0, r3
 801288a:	3730      	adds	r7, #48	; 0x30
 801288c:	46bd      	mov	sp, r7
 801288e:	bd80      	pop	{r7, pc}
 8012890:	2000d314 	.word	0x2000d314

08012894 <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8012894:	b580      	push	{r7, lr}
 8012896:	b086      	sub	sp, #24
 8012898:	af00      	add	r7, sp, #0
 801289a:	60f8      	str	r0, [r7, #12]
 801289c:	60b9      	str	r1, [r7, #8]
 801289e:	607a      	str	r2, [r7, #4]
 80128a0:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 80128a2:	4b30      	ldr	r3, [pc, #192]	; (8012964 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80128a4:	781b      	ldrb	r3, [r3, #0]
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d101      	bne.n	80128ae <SEGGER_RTT_ConfigUpBuffer+0x1a>
 80128aa:	f7ff fe85 	bl	80125b8 <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumUpBuffers) {
 80128ae:	4b2d      	ldr	r3, [pc, #180]	; (8012964 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80128b0:	691b      	ldr	r3, [r3, #16]
 80128b2:	461a      	mov	r2, r3
 80128b4:	68fb      	ldr	r3, [r7, #12]
 80128b6:	429a      	cmp	r2, r3
 80128b8:	d94b      	bls.n	8012952 <SEGGER_RTT_ConfigUpBuffer+0xbe>
    SEGGER_RTT_LOCK();
 80128ba:	f3ef 8311 	mrs	r3, BASEPRI
 80128be:	f04f 0120 	mov.w	r1, #32
 80128c2:	f381 8811 	msr	BASEPRI, r1
 80128c6:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80128c8:	68fb      	ldr	r3, [r7, #12]
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	d031      	beq.n	8012932 <SEGGER_RTT_ConfigUpBuffer+0x9e>
      _SEGGER_RTT.aUp[BufferIndex].sName        = sName;
 80128ce:	4925      	ldr	r1, [pc, #148]	; (8012964 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	1c5a      	adds	r2, r3, #1
 80128d4:	4613      	mov	r3, r2
 80128d6:	005b      	lsls	r3, r3, #1
 80128d8:	4413      	add	r3, r2
 80128da:	00db      	lsls	r3, r3, #3
 80128dc:	440b      	add	r3, r1
 80128de:	68ba      	ldr	r2, [r7, #8]
 80128e0:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80128e2:	4920      	ldr	r1, [pc, #128]	; (8012964 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	1c5a      	adds	r2, r3, #1
 80128e8:	4613      	mov	r3, r2
 80128ea:	005b      	lsls	r3, r3, #1
 80128ec:	4413      	add	r3, r2
 80128ee:	00db      	lsls	r3, r3, #3
 80128f0:	440b      	add	r3, r1
 80128f2:	687a      	ldr	r2, [r7, #4]
 80128f4:	605a      	str	r2, [r3, #4]
      _SEGGER_RTT.aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80128f6:	491b      	ldr	r1, [pc, #108]	; (8012964 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80128f8:	68fa      	ldr	r2, [r7, #12]
 80128fa:	4613      	mov	r3, r2
 80128fc:	005b      	lsls	r3, r3, #1
 80128fe:	4413      	add	r3, r2
 8012900:	00db      	lsls	r3, r3, #3
 8012902:	440b      	add	r3, r1
 8012904:	3320      	adds	r3, #32
 8012906:	683a      	ldr	r2, [r7, #0]
 8012908:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].RdOff        = 0u;
 801290a:	4916      	ldr	r1, [pc, #88]	; (8012964 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 801290c:	68fa      	ldr	r2, [r7, #12]
 801290e:	4613      	mov	r3, r2
 8012910:	005b      	lsls	r3, r3, #1
 8012912:	4413      	add	r3, r2
 8012914:	00db      	lsls	r3, r3, #3
 8012916:	440b      	add	r3, r1
 8012918:	3328      	adds	r3, #40	; 0x28
 801291a:	2200      	movs	r2, #0
 801291c:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].WrOff        = 0u;
 801291e:	4911      	ldr	r1, [pc, #68]	; (8012964 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8012920:	68fa      	ldr	r2, [r7, #12]
 8012922:	4613      	mov	r3, r2
 8012924:	005b      	lsls	r3, r3, #1
 8012926:	4413      	add	r3, r2
 8012928:	00db      	lsls	r3, r3, #3
 801292a:	440b      	add	r3, r1
 801292c:	3320      	adds	r3, #32
 801292e:	2200      	movs	r2, #0
 8012930:	605a      	str	r2, [r3, #4]
    }
    _SEGGER_RTT.aUp[BufferIndex].Flags          = Flags;
 8012932:	490c      	ldr	r1, [pc, #48]	; (8012964 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8012934:	68fa      	ldr	r2, [r7, #12]
 8012936:	4613      	mov	r3, r2
 8012938:	005b      	lsls	r3, r3, #1
 801293a:	4413      	add	r3, r2
 801293c:	00db      	lsls	r3, r3, #3
 801293e:	440b      	add	r3, r1
 8012940:	3328      	adds	r3, #40	; 0x28
 8012942:	6a3a      	ldr	r2, [r7, #32]
 8012944:	605a      	str	r2, [r3, #4]
    SEGGER_RTT_UNLOCK();
 8012946:	693b      	ldr	r3, [r7, #16]
 8012948:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 801294c:	2300      	movs	r3, #0
 801294e:	617b      	str	r3, [r7, #20]
 8012950:	e002      	b.n	8012958 <SEGGER_RTT_ConfigUpBuffer+0xc4>
  } else {
    r = -1;
 8012952:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012956:	617b      	str	r3, [r7, #20]
  }
  return r;
 8012958:	697b      	ldr	r3, [r7, #20]
}
 801295a:	4618      	mov	r0, r3
 801295c:	3718      	adds	r7, #24
 801295e:	46bd      	mov	sp, r7
 8012960:	bd80      	pop	{r7, pc}
 8012962:	bf00      	nop
 8012964:	2000d314 	.word	0x2000d314

08012968 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8012968:	b580      	push	{r7, lr}
 801296a:	b086      	sub	sp, #24
 801296c:	af00      	add	r7, sp, #0
 801296e:	60f8      	str	r0, [r7, #12]
 8012970:	60b9      	str	r1, [r7, #8]
 8012972:	607a      	str	r2, [r7, #4]
 8012974:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 8012976:	4b30      	ldr	r3, [pc, #192]	; (8012a38 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8012978:	781b      	ldrb	r3, [r3, #0]
 801297a:	2b00      	cmp	r3, #0
 801297c:	d101      	bne.n	8012982 <SEGGER_RTT_ConfigDownBuffer+0x1a>
 801297e:	f7ff fe1b 	bl	80125b8 <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumDownBuffers) {
 8012982:	4b2d      	ldr	r3, [pc, #180]	; (8012a38 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8012984:	695b      	ldr	r3, [r3, #20]
 8012986:	461a      	mov	r2, r3
 8012988:	68fb      	ldr	r3, [r7, #12]
 801298a:	429a      	cmp	r2, r3
 801298c:	d94b      	bls.n	8012a26 <SEGGER_RTT_ConfigDownBuffer+0xbe>
    SEGGER_RTT_LOCK();
 801298e:	f3ef 8311 	mrs	r3, BASEPRI
 8012992:	f04f 0120 	mov.w	r1, #32
 8012996:	f381 8811 	msr	BASEPRI, r1
 801299a:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d031      	beq.n	8012a06 <SEGGER_RTT_ConfigDownBuffer+0x9e>
      _SEGGER_RTT.aDown[BufferIndex].sName        = sName;
 80129a2:	4925      	ldr	r1, [pc, #148]	; (8012a38 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80129a4:	68fa      	ldr	r2, [r7, #12]
 80129a6:	4613      	mov	r3, r2
 80129a8:	005b      	lsls	r3, r3, #1
 80129aa:	4413      	add	r3, r2
 80129ac:	00db      	lsls	r3, r3, #3
 80129ae:	440b      	add	r3, r1
 80129b0:	3360      	adds	r3, #96	; 0x60
 80129b2:	68ba      	ldr	r2, [r7, #8]
 80129b4:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80129b6:	4920      	ldr	r1, [pc, #128]	; (8012a38 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80129b8:	68fa      	ldr	r2, [r7, #12]
 80129ba:	4613      	mov	r3, r2
 80129bc:	005b      	lsls	r3, r3, #1
 80129be:	4413      	add	r3, r2
 80129c0:	00db      	lsls	r3, r3, #3
 80129c2:	440b      	add	r3, r1
 80129c4:	3360      	adds	r3, #96	; 0x60
 80129c6:	687a      	ldr	r2, [r7, #4]
 80129c8:	605a      	str	r2, [r3, #4]
      _SEGGER_RTT.aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80129ca:	491b      	ldr	r1, [pc, #108]	; (8012a38 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80129cc:	68fa      	ldr	r2, [r7, #12]
 80129ce:	4613      	mov	r3, r2
 80129d0:	005b      	lsls	r3, r3, #1
 80129d2:	4413      	add	r3, r2
 80129d4:	00db      	lsls	r3, r3, #3
 80129d6:	440b      	add	r3, r1
 80129d8:	3368      	adds	r3, #104	; 0x68
 80129da:	683a      	ldr	r2, [r7, #0]
 80129dc:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].RdOff        = 0u;
 80129de:	4916      	ldr	r1, [pc, #88]	; (8012a38 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80129e0:	68fa      	ldr	r2, [r7, #12]
 80129e2:	4613      	mov	r3, r2
 80129e4:	005b      	lsls	r3, r3, #1
 80129e6:	4413      	add	r3, r2
 80129e8:	00db      	lsls	r3, r3, #3
 80129ea:	440b      	add	r3, r1
 80129ec:	3370      	adds	r3, #112	; 0x70
 80129ee:	2200      	movs	r2, #0
 80129f0:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].WrOff        = 0u;
 80129f2:	4911      	ldr	r1, [pc, #68]	; (8012a38 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80129f4:	68fa      	ldr	r2, [r7, #12]
 80129f6:	4613      	mov	r3, r2
 80129f8:	005b      	lsls	r3, r3, #1
 80129fa:	4413      	add	r3, r2
 80129fc:	00db      	lsls	r3, r3, #3
 80129fe:	440b      	add	r3, r1
 8012a00:	3368      	adds	r3, #104	; 0x68
 8012a02:	2200      	movs	r2, #0
 8012a04:	605a      	str	r2, [r3, #4]
    }
    _SEGGER_RTT.aDown[BufferIndex].Flags          = Flags;
 8012a06:	490c      	ldr	r1, [pc, #48]	; (8012a38 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8012a08:	68fa      	ldr	r2, [r7, #12]
 8012a0a:	4613      	mov	r3, r2
 8012a0c:	005b      	lsls	r3, r3, #1
 8012a0e:	4413      	add	r3, r2
 8012a10:	00db      	lsls	r3, r3, #3
 8012a12:	440b      	add	r3, r1
 8012a14:	3370      	adds	r3, #112	; 0x70
 8012a16:	6a3a      	ldr	r2, [r7, #32]
 8012a18:	605a      	str	r2, [r3, #4]
    SEGGER_RTT_UNLOCK();
 8012a1a:	693b      	ldr	r3, [r7, #16]
 8012a1c:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8012a20:	2300      	movs	r3, #0
 8012a22:	617b      	str	r3, [r7, #20]
 8012a24:	e002      	b.n	8012a2c <SEGGER_RTT_ConfigDownBuffer+0xc4>
  } else {
    r = -1;
 8012a26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012a2a:	617b      	str	r3, [r7, #20]
  }
  return r;
 8012a2c:	697b      	ldr	r3, [r7, #20]
}
 8012a2e:	4618      	mov	r0, r3
 8012a30:	3718      	adds	r7, #24
 8012a32:	46bd      	mov	sp, r7
 8012a34:	bd80      	pop	{r7, pc}
 8012a36:	bf00      	nop
 8012a38:	2000d314 	.word	0x2000d314

08012a3c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8012a3c:	b480      	push	{r7}
 8012a3e:	b087      	sub	sp, #28
 8012a40:	af00      	add	r7, sp, #0
 8012a42:	60f8      	str	r0, [r7, #12]
 8012a44:	60b9      	str	r1, [r7, #8]
 8012a46:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8012a48:	2300      	movs	r3, #0
 8012a4a:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8012a4c:	e002      	b.n	8012a54 <_EncodeStr+0x18>
    Len++;
 8012a4e:	693b      	ldr	r3, [r7, #16]
 8012a50:	3301      	adds	r3, #1
 8012a52:	613b      	str	r3, [r7, #16]
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
  while(*(pText + Len) != 0) {
 8012a54:	68ba      	ldr	r2, [r7, #8]
 8012a56:	693b      	ldr	r3, [r7, #16]
 8012a58:	4413      	add	r3, r2
 8012a5a:	781b      	ldrb	r3, [r3, #0]
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	d1f6      	bne.n	8012a4e <_EncodeStr+0x12>
    Len++;
  }
  if (Len > Limit) {
 8012a60:	693a      	ldr	r2, [r7, #16]
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	429a      	cmp	r2, r3
 8012a66:	d901      	bls.n	8012a6c <_EncodeStr+0x30>
    Len = Limit;
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8012a6c:	693b      	ldr	r3, [r7, #16]
 8012a6e:	2bfe      	cmp	r3, #254	; 0xfe
 8012a70:	d806      	bhi.n	8012a80 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8012a72:	68fb      	ldr	r3, [r7, #12]
 8012a74:	1c5a      	adds	r2, r3, #1
 8012a76:	60fa      	str	r2, [r7, #12]
 8012a78:	693a      	ldr	r2, [r7, #16]
 8012a7a:	b2d2      	uxtb	r2, r2
 8012a7c:	701a      	strb	r2, [r3, #0]
 8012a7e:	e011      	b.n	8012aa4 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8012a80:	68fb      	ldr	r3, [r7, #12]
 8012a82:	1c5a      	adds	r2, r3, #1
 8012a84:	60fa      	str	r2, [r7, #12]
 8012a86:	22ff      	movs	r2, #255	; 0xff
 8012a88:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8012a8a:	68fb      	ldr	r3, [r7, #12]
 8012a8c:	1c5a      	adds	r2, r3, #1
 8012a8e:	60fa      	str	r2, [r7, #12]
 8012a90:	693a      	ldr	r2, [r7, #16]
 8012a92:	b2d2      	uxtb	r2, r2
 8012a94:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	1c5a      	adds	r2, r3, #1
 8012a9a:	60fa      	str	r2, [r7, #12]
 8012a9c:	693a      	ldr	r2, [r7, #16]
 8012a9e:	0a12      	lsrs	r2, r2, #8
 8012aa0:	b2d2      	uxtb	r2, r2
 8012aa2:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8012aa4:	2300      	movs	r3, #0
 8012aa6:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8012aa8:	e00a      	b.n	8012ac0 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8012aaa:	68fb      	ldr	r3, [r7, #12]
 8012aac:	1c5a      	adds	r2, r3, #1
 8012aae:	60fa      	str	r2, [r7, #12]
 8012ab0:	68ba      	ldr	r2, [r7, #8]
 8012ab2:	1c51      	adds	r1, r2, #1
 8012ab4:	60b9      	str	r1, [r7, #8]
 8012ab6:	7812      	ldrb	r2, [r2, #0]
 8012ab8:	701a      	strb	r2, [r3, #0]
    n++;
 8012aba:	697b      	ldr	r3, [r7, #20]
 8012abc:	3301      	adds	r3, #1
 8012abe:	617b      	str	r3, [r7, #20]
  }
  //
  // copy string
  //
  n = 0;
  while (n < Len) {
 8012ac0:	697a      	ldr	r2, [r7, #20]
 8012ac2:	693b      	ldr	r3, [r7, #16]
 8012ac4:	429a      	cmp	r2, r3
 8012ac6:	d3f0      	bcc.n	8012aaa <_EncodeStr+0x6e>
    *pPayload++ = *pText++;
    n++;
  }
  return pPayload;
 8012ac8:	68fb      	ldr	r3, [r7, #12]
}
 8012aca:	4618      	mov	r0, r3
 8012acc:	371c      	adds	r7, #28
 8012ace:	46bd      	mov	sp, r7
 8012ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ad4:	4770      	bx	lr
 8012ad6:	bf00      	nop

08012ad8 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8012ad8:	b480      	push	{r7}
 8012ada:	b083      	sub	sp, #12
 8012adc:	af00      	add	r7, sp, #0
 8012ade:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	3304      	adds	r3, #4
}
 8012ae4:	4618      	mov	r0, r3
 8012ae6:	370c      	adds	r7, #12
 8012ae8:	46bd      	mov	sp, r7
 8012aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aee:	4770      	bx	lr

08012af0 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8012af0:	b580      	push	{r7, lr}
 8012af2:	b082      	sub	sp, #8
 8012af4:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8012af6:	1cfb      	adds	r3, r7, #3
 8012af8:	2001      	movs	r0, #1
 8012afa:	4619      	mov	r1, r3
 8012afc:	2201      	movs	r2, #1
 8012afe:	f7ff fda9 	bl	8012654 <SEGGER_RTT_ReadNoLock>
 8012b02:	4603      	mov	r3, r0
 8012b04:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	dd46      	ble.n	8012b9a <_HandleIncomingPacket+0xaa>
    switch (Cmd) {
 8012b0c:	78fb      	ldrb	r3, [r7, #3]
 8012b0e:	2b04      	cmp	r3, #4
 8012b10:	d01a      	beq.n	8012b48 <_HandleIncomingPacket+0x58>
 8012b12:	2b04      	cmp	r3, #4
 8012b14:	dc06      	bgt.n	8012b24 <_HandleIncomingPacket+0x34>
 8012b16:	2b02      	cmp	r3, #2
 8012b18:	d010      	beq.n	8012b3c <_HandleIncomingPacket+0x4c>
 8012b1a:	2b02      	cmp	r3, #2
 8012b1c:	dc11      	bgt.n	8012b42 <_HandleIncomingPacket+0x52>
 8012b1e:	2b01      	cmp	r3, #1
 8012b20:	d009      	beq.n	8012b36 <_HandleIncomingPacket+0x46>
 8012b22:	e02e      	b.n	8012b82 <_HandleIncomingPacket+0x92>
 8012b24:	2b06      	cmp	r3, #6
 8012b26:	d015      	beq.n	8012b54 <_HandleIncomingPacket+0x64>
 8012b28:	2b06      	cmp	r3, #6
 8012b2a:	db10      	blt.n	8012b4e <_HandleIncomingPacket+0x5e>
 8012b2c:	2b07      	cmp	r3, #7
 8012b2e:	d014      	beq.n	8012b5a <_HandleIncomingPacket+0x6a>
 8012b30:	2b80      	cmp	r3, #128	; 0x80
 8012b32:	d015      	beq.n	8012b60 <_HandleIncomingPacket+0x70>
 8012b34:	e025      	b.n	8012b82 <_HandleIncomingPacket+0x92>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8012b36:	f000 fadd 	bl	80130f4 <SEGGER_SYSVIEW_Start>
      break;
 8012b3a:	e02e      	b.n	8012b9a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8012b3c:	f000 fb96 	bl	801326c <SEGGER_SYSVIEW_Stop>
      break;
 8012b40:	e02b      	b.n	8012b9a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8012b42:	f000 fd69 	bl	8013618 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8012b46:	e028      	b.n	8012b9a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8012b48:	f000 fd32 	bl	80135b0 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8012b4c:	e025      	b.n	8012b9a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8012b4e:	f000 fbb1 	bl	80132b4 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8012b52:	e022      	b.n	8012b9a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8012b54:	f001 f834 	bl	8013bc0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8012b58:	e01f      	b.n	8012b9a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8012b5a:	f001 f815 	bl	8013b88 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8012b5e:	e01c      	b.n	8012b9a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8012b60:	1cfb      	adds	r3, r7, #3
 8012b62:	2001      	movs	r0, #1
 8012b64:	4619      	mov	r1, r3
 8012b66:	2201      	movs	r2, #1
 8012b68:	f7ff fd74 	bl	8012654 <SEGGER_RTT_ReadNoLock>
 8012b6c:	4603      	mov	r3, r0
 8012b6e:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	dd04      	ble.n	8012b80 <_HandleIncomingPacket+0x90>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8012b76:	78fb      	ldrb	r3, [r7, #3]
 8012b78:	4618      	mov	r0, r3
 8012b7a:	f000 ff87 	bl	8013a8c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8012b7e:	e00c      	b.n	8012b9a <_HandleIncomingPacket+0xaa>
 8012b80:	e00b      	b.n	8012b9a <_HandleIncomingPacket+0xaa>
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8012b82:	78fb      	ldrb	r3, [r7, #3]
 8012b84:	b2db      	uxtb	r3, r3
 8012b86:	b25b      	sxtb	r3, r3
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	da05      	bge.n	8012b98 <_HandleIncomingPacket+0xa8>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8012b8c:	1cfb      	adds	r3, r7, #3
 8012b8e:	2001      	movs	r0, #1
 8012b90:	4619      	mov	r1, r3
 8012b92:	2201      	movs	r2, #1
 8012b94:	f7ff fd5e 	bl	8012654 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8012b98:	bf00      	nop
    }
  }
}
 8012b9a:	3708      	adds	r7, #8
 8012b9c:	46bd      	mov	sp, r7
 8012b9e:	bd80      	pop	{r7, pc}

08012ba0 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8012ba0:	b580      	push	{r7, lr}
 8012ba2:	b08c      	sub	sp, #48	; 0x30
 8012ba4:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8012ba6:	2301      	movs	r3, #1
 8012ba8:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8012baa:	1d3b      	adds	r3, r7, #4
 8012bac:	3301      	adds	r3, #1
 8012bae:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8012bb0:	69fb      	ldr	r3, [r7, #28]
 8012bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012bb4:	4b30      	ldr	r3, [pc, #192]	; (8012c78 <_TrySendOverflowPacket+0xd8>)
 8012bb6:	695b      	ldr	r3, [r3, #20]
 8012bb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8012bba:	e00b      	b.n	8012bd4 <_TrySendOverflowPacket+0x34>
 8012bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bbe:	1c5a      	adds	r2, r3, #1
 8012bc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012bc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012bc4:	b2d2      	uxtb	r2, r2
 8012bc6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8012bca:	b2d2      	uxtb	r2, r2
 8012bcc:	701a      	strb	r2, [r3, #0]
 8012bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bd0:	09db      	lsrs	r3, r3, #7
 8012bd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8012bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bd6:	2b7f      	cmp	r3, #127	; 0x7f
 8012bd8:	d8f0      	bhi.n	8012bbc <_TrySendOverflowPacket+0x1c>
 8012bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bdc:	1c5a      	adds	r2, r3, #1
 8012bde:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012be0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012be2:	b2d2      	uxtb	r2, r2
 8012be4:	701a      	strb	r2, [r3, #0]
 8012be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012be8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8012bea:	4b24      	ldr	r3, [pc, #144]	; (8012c7c <_TrySendOverflowPacket+0xdc>)
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8012bf0:	4b21      	ldr	r3, [pc, #132]	; (8012c78 <_TrySendOverflowPacket+0xd8>)
 8012bf2:	68db      	ldr	r3, [r3, #12]
 8012bf4:	69ba      	ldr	r2, [r7, #24]
 8012bf6:	1ad3      	subs	r3, r2, r3
 8012bf8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8012bfa:	69fb      	ldr	r3, [r7, #28]
 8012bfc:	627b      	str	r3, [r7, #36]	; 0x24
 8012bfe:	697b      	ldr	r3, [r7, #20]
 8012c00:	623b      	str	r3, [r7, #32]
 8012c02:	e00b      	b.n	8012c1c <_TrySendOverflowPacket+0x7c>
 8012c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c06:	1c5a      	adds	r2, r3, #1
 8012c08:	627a      	str	r2, [r7, #36]	; 0x24
 8012c0a:	6a3a      	ldr	r2, [r7, #32]
 8012c0c:	b2d2      	uxtb	r2, r2
 8012c0e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8012c12:	b2d2      	uxtb	r2, r2
 8012c14:	701a      	strb	r2, [r3, #0]
 8012c16:	6a3b      	ldr	r3, [r7, #32]
 8012c18:	09db      	lsrs	r3, r3, #7
 8012c1a:	623b      	str	r3, [r7, #32]
 8012c1c:	6a3b      	ldr	r3, [r7, #32]
 8012c1e:	2b7f      	cmp	r3, #127	; 0x7f
 8012c20:	d8f0      	bhi.n	8012c04 <_TrySendOverflowPacket+0x64>
 8012c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c24:	1c5a      	adds	r2, r3, #1
 8012c26:	627a      	str	r2, [r7, #36]	; 0x24
 8012c28:	6a3a      	ldr	r2, [r7, #32]
 8012c2a:	b2d2      	uxtb	r2, r2
 8012c2c:	701a      	strb	r2, [r3, #0]
 8012c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c30:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8012c32:	69fa      	ldr	r2, [r7, #28]
 8012c34:	1d3b      	adds	r3, r7, #4
 8012c36:	1ad3      	subs	r3, r2, r3
 8012c38:	461a      	mov	r2, r3
 8012c3a:	1d3b      	adds	r3, r7, #4
 8012c3c:	2001      	movs	r0, #1
 8012c3e:	4619      	mov	r1, r3
 8012c40:	f7ff fd8a 	bl	8012758 <SEGGER_RTT_WriteSkipNoLock>
 8012c44:	4603      	mov	r3, r0
 8012c46:	613b      	str	r3, [r7, #16]
  if (Status) {
 8012c48:	693b      	ldr	r3, [r7, #16]
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d009      	beq.n	8012c62 <_TrySendOverflowPacket+0xc2>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8012c4e:	4a0a      	ldr	r2, [pc, #40]	; (8012c78 <_TrySendOverflowPacket+0xd8>)
 8012c50:	69bb      	ldr	r3, [r7, #24]
 8012c52:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8012c54:	4b08      	ldr	r3, [pc, #32]	; (8012c78 <_TrySendOverflowPacket+0xd8>)
 8012c56:	781b      	ldrb	r3, [r3, #0]
 8012c58:	3b01      	subs	r3, #1
 8012c5a:	b2da      	uxtb	r2, r3
 8012c5c:	4b06      	ldr	r3, [pc, #24]	; (8012c78 <_TrySendOverflowPacket+0xd8>)
 8012c5e:	701a      	strb	r2, [r3, #0]
 8012c60:	e004      	b.n	8012c6c <_TrySendOverflowPacket+0xcc>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8012c62:	4b05      	ldr	r3, [pc, #20]	; (8012c78 <_TrySendOverflowPacket+0xd8>)
 8012c64:	695b      	ldr	r3, [r3, #20]
 8012c66:	3301      	adds	r3, #1
 8012c68:	4a03      	ldr	r2, [pc, #12]	; (8012c78 <_TrySendOverflowPacket+0xd8>)
 8012c6a:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8012c6c:	693b      	ldr	r3, [r7, #16]
}
 8012c6e:	4618      	mov	r0, r3
 8012c70:	3730      	adds	r7, #48	; 0x30
 8012c72:	46bd      	mov	sp, r7
 8012c74:	bd80      	pop	{r7, pc}
 8012c76:	bf00      	nop
 8012c78:	2000ced0 	.word	0x2000ced0
 8012c7c:	e0001004 	.word	0xe0001004

08012c80 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8012c80:	b580      	push	{r7, lr}
 8012c82:	b08a      	sub	sp, #40	; 0x28
 8012c84:	af00      	add	r7, sp, #0
 8012c86:	60f8      	str	r0, [r7, #12]
 8012c88:	60b9      	str	r1, [r7, #8]
 8012c8a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8012c8c:	4b5e      	ldr	r3, [pc, #376]	; (8012e08 <_SendPacket+0x188>)
 8012c8e:	781b      	ldrb	r3, [r3, #0]
 8012c90:	2b01      	cmp	r3, #1
 8012c92:	d100      	bne.n	8012c96 <_SendPacket+0x16>
    goto Send;
 8012c94:	e00f      	b.n	8012cb6 <_SendPacket+0x36>
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8012c96:	4b5c      	ldr	r3, [pc, #368]	; (8012e08 <_SendPacket+0x188>)
 8012c98:	781b      	ldrb	r3, [r3, #0]
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d100      	bne.n	8012ca0 <_SendPacket+0x20>
    goto SendDone;
 8012c9e:	e09b      	b.n	8012dd8 <_SendPacket+0x158>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8012ca0:	4b59      	ldr	r3, [pc, #356]	; (8012e08 <_SendPacket+0x188>)
 8012ca2:	781b      	ldrb	r3, [r3, #0]
 8012ca4:	2b02      	cmp	r3, #2
 8012ca6:	d106      	bne.n	8012cb6 <_SendPacket+0x36>
    _TrySendOverflowPacket();
 8012ca8:	f7ff ff7a 	bl	8012ba0 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8012cac:	4b56      	ldr	r3, [pc, #344]	; (8012e08 <_SendPacket+0x188>)
 8012cae:	781b      	ldrb	r3, [r3, #0]
 8012cb0:	2b01      	cmp	r3, #1
 8012cb2:	d000      	beq.n	8012cb6 <_SendPacket+0x36>
      goto SendDone;
 8012cb4:	e090      	b.n	8012dd8 <_SendPacket+0x158>
Send:
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	2b1f      	cmp	r3, #31
 8012cba:	d809      	bhi.n	8012cd0 <_SendPacket+0x50>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8012cbc:	4b52      	ldr	r3, [pc, #328]	; (8012e08 <_SendPacket+0x188>)
 8012cbe:	69da      	ldr	r2, [r3, #28]
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8012cc6:	f003 0301 	and.w	r3, r3, #1
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d000      	beq.n	8012cd0 <_SendPacket+0x50>
      goto SendDone;
 8012cce:	e083      	b.n	8012dd8 <_SendPacket+0x158>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	2b17      	cmp	r3, #23
 8012cd4:	d807      	bhi.n	8012ce6 <_SendPacket+0x66>
    *--pStartPacket = EventId;
 8012cd6:	68fb      	ldr	r3, [r7, #12]
 8012cd8:	3b01      	subs	r3, #1
 8012cda:	60fb      	str	r3, [r7, #12]
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	b2da      	uxtb	r2, r3
 8012ce0:	68fb      	ldr	r3, [r7, #12]
 8012ce2:	701a      	strb	r2, [r3, #0]
 8012ce4:	e03d      	b.n	8012d62 <_SendPacket+0xe2>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8012ce6:	68ba      	ldr	r2, [r7, #8]
 8012ce8:	68fb      	ldr	r3, [r7, #12]
 8012cea:	1ad3      	subs	r3, r2, r3
 8012cec:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8012cee:	69fb      	ldr	r3, [r7, #28]
 8012cf0:	2b7f      	cmp	r3, #127	; 0x7f
 8012cf2:	d912      	bls.n	8012d1a <_SendPacket+0x9a>
      *--pStartPacket = (NumBytes >> 7);
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	3b01      	subs	r3, #1
 8012cf8:	60fb      	str	r3, [r7, #12]
 8012cfa:	69fb      	ldr	r3, [r7, #28]
 8012cfc:	09db      	lsrs	r3, r3, #7
 8012cfe:	b2da      	uxtb	r2, r3
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8012d04:	68fb      	ldr	r3, [r7, #12]
 8012d06:	3b01      	subs	r3, #1
 8012d08:	60fb      	str	r3, [r7, #12]
 8012d0a:	69fb      	ldr	r3, [r7, #28]
 8012d0c:	b2db      	uxtb	r3, r3
 8012d0e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8012d12:	b2da      	uxtb	r2, r3
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	701a      	strb	r2, [r3, #0]
 8012d18:	e006      	b.n	8012d28 <_SendPacket+0xa8>
    } else {
      *--pStartPacket = NumBytes;
 8012d1a:	68fb      	ldr	r3, [r7, #12]
 8012d1c:	3b01      	subs	r3, #1
 8012d1e:	60fb      	str	r3, [r7, #12]
 8012d20:	69fb      	ldr	r3, [r7, #28]
 8012d22:	b2da      	uxtb	r2, r3
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	2b7f      	cmp	r3, #127	; 0x7f
 8012d2c:	d912      	bls.n	8012d54 <_SendPacket+0xd4>
      *--pStartPacket = (EventId >> 7);
 8012d2e:	68fb      	ldr	r3, [r7, #12]
 8012d30:	3b01      	subs	r3, #1
 8012d32:	60fb      	str	r3, [r7, #12]
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	09db      	lsrs	r3, r3, #7
 8012d38:	b2da      	uxtb	r2, r3
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8012d3e:	68fb      	ldr	r3, [r7, #12]
 8012d40:	3b01      	subs	r3, #1
 8012d42:	60fb      	str	r3, [r7, #12]
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	b2db      	uxtb	r3, r3
 8012d48:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8012d4c:	b2da      	uxtb	r2, r3
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	701a      	strb	r2, [r3, #0]
 8012d52:	e006      	b.n	8012d62 <_SendPacket+0xe2>
    } else {
      *--pStartPacket = EventId;
 8012d54:	68fb      	ldr	r3, [r7, #12]
 8012d56:	3b01      	subs	r3, #1
 8012d58:	60fb      	str	r3, [r7, #12]
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	b2da      	uxtb	r2, r3
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8012d62:	4b2a      	ldr	r3, [pc, #168]	; (8012e0c <_SendPacket+0x18c>)
 8012d64:	681b      	ldr	r3, [r3, #0]
 8012d66:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8012d68:	4b27      	ldr	r3, [pc, #156]	; (8012e08 <_SendPacket+0x188>)
 8012d6a:	68db      	ldr	r3, [r3, #12]
 8012d6c:	69ba      	ldr	r2, [r7, #24]
 8012d6e:	1ad3      	subs	r3, r2, r3
 8012d70:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8012d72:	68bb      	ldr	r3, [r7, #8]
 8012d74:	627b      	str	r3, [r7, #36]	; 0x24
 8012d76:	697b      	ldr	r3, [r7, #20]
 8012d78:	623b      	str	r3, [r7, #32]
 8012d7a:	e00b      	b.n	8012d94 <_SendPacket+0x114>
 8012d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d7e:	1c5a      	adds	r2, r3, #1
 8012d80:	627a      	str	r2, [r7, #36]	; 0x24
 8012d82:	6a3a      	ldr	r2, [r7, #32]
 8012d84:	b2d2      	uxtb	r2, r2
 8012d86:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8012d8a:	b2d2      	uxtb	r2, r2
 8012d8c:	701a      	strb	r2, [r3, #0]
 8012d8e:	6a3b      	ldr	r3, [r7, #32]
 8012d90:	09db      	lsrs	r3, r3, #7
 8012d92:	623b      	str	r3, [r7, #32]
 8012d94:	6a3b      	ldr	r3, [r7, #32]
 8012d96:	2b7f      	cmp	r3, #127	; 0x7f
 8012d98:	d8f0      	bhi.n	8012d7c <_SendPacket+0xfc>
 8012d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d9c:	1c5a      	adds	r2, r3, #1
 8012d9e:	627a      	str	r2, [r7, #36]	; 0x24
 8012da0:	6a3a      	ldr	r2, [r7, #32]
 8012da2:	b2d2      	uxtb	r2, r2
 8012da4:	701a      	strb	r2, [r3, #0]
 8012da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012da8:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8012daa:	68ba      	ldr	r2, [r7, #8]
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	1ad3      	subs	r3, r2, r3
 8012db0:	2001      	movs	r0, #1
 8012db2:	68f9      	ldr	r1, [r7, #12]
 8012db4:	461a      	mov	r2, r3
 8012db6:	f7ff fccf 	bl	8012758 <SEGGER_RTT_WriteSkipNoLock>
 8012dba:	4603      	mov	r3, r0
 8012dbc:	613b      	str	r3, [r7, #16]
  if (Status) {
 8012dbe:	693b      	ldr	r3, [r7, #16]
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d003      	beq.n	8012dcc <_SendPacket+0x14c>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8012dc4:	4a10      	ldr	r2, [pc, #64]	; (8012e08 <_SendPacket+0x188>)
 8012dc6:	69bb      	ldr	r3, [r7, #24]
 8012dc8:	60d3      	str	r3, [r2, #12]
 8012dca:	e005      	b.n	8012dd8 <_SendPacket+0x158>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8012dcc:	4b0e      	ldr	r3, [pc, #56]	; (8012e08 <_SendPacket+0x188>)
 8012dce:	781b      	ldrb	r3, [r3, #0]
 8012dd0:	3301      	adds	r3, #1
 8012dd2:	b2da      	uxtb	r2, r3
 8012dd4:	4b0c      	ldr	r3, [pc, #48]	; (8012e08 <_SendPacket+0x188>)
 8012dd6:	701a      	strb	r2, [r3, #0]
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8012dd8:	4b0d      	ldr	r3, [pc, #52]	; (8012e10 <_SendPacket+0x190>)
 8012dda:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8012dde:	4b0c      	ldr	r3, [pc, #48]	; (8012e10 <_SendPacket+0x190>)
 8012de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012de4:	429a      	cmp	r2, r3
 8012de6:	d00b      	beq.n	8012e00 <_SendPacket+0x180>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8012de8:	4b07      	ldr	r3, [pc, #28]	; (8012e08 <_SendPacket+0x188>)
 8012dea:	789b      	ldrb	r3, [r3, #2]
 8012dec:	2b00      	cmp	r3, #0
 8012dee:	d107      	bne.n	8012e00 <_SendPacket+0x180>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8012df0:	4b05      	ldr	r3, [pc, #20]	; (8012e08 <_SendPacket+0x188>)
 8012df2:	2201      	movs	r2, #1
 8012df4:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8012df6:	f7ff fe7b 	bl	8012af0 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8012dfa:	4b03      	ldr	r3, [pc, #12]	; (8012e08 <_SendPacket+0x188>)
 8012dfc:	2200      	movs	r2, #0
 8012dfe:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8012e00:	3728      	adds	r7, #40	; 0x28
 8012e02:	46bd      	mov	sp, r7
 8012e04:	bd80      	pop	{r7, pc}
 8012e06:	bf00      	nop
 8012e08:	2000ced0 	.word	0x2000ced0
 8012e0c:	e0001004 	.word	0xe0001004
 8012e10:	2000d314 	.word	0x2000d314

08012e14 <SEGGER_SYSVIEW_Init>:
*    to identify the SystemView channel.
*
*  Notes
*    The channel is configured by the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8012e14:	b580      	push	{r7, lr}
 8012e16:	b086      	sub	sp, #24
 8012e18:	af02      	add	r7, sp, #8
 8012e1a:	60f8      	str	r0, [r7, #12]
 8012e1c:	60b9      	str	r1, [r7, #8]
 8012e1e:	607a      	str	r2, [r7, #4]
 8012e20:	603b      	str	r3, [r7, #0]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
  _SYSVIEW_Globals.EnableState      = 0;
  _SYSVIEW_Globals.PacketCount      = 0;
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8012e22:	2300      	movs	r3, #0
 8012e24:	9300      	str	r3, [sp, #0]
 8012e26:	2001      	movs	r0, #1
 8012e28:	4913      	ldr	r1, [pc, #76]	; (8012e78 <SEGGER_SYSVIEW_Init+0x64>)
 8012e2a:	4a14      	ldr	r2, [pc, #80]	; (8012e7c <SEGGER_SYSVIEW_Init+0x68>)
 8012e2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012e30:	f7ff fd30 	bl	8012894 <SEGGER_RTT_ConfigUpBuffer>
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8012e34:	2300      	movs	r3, #0
 8012e36:	9300      	str	r3, [sp, #0]
 8012e38:	2001      	movs	r0, #1
 8012e3a:	490f      	ldr	r1, [pc, #60]	; (8012e78 <SEGGER_SYSVIEW_Init+0x64>)
 8012e3c:	4a10      	ldr	r2, [pc, #64]	; (8012e80 <SEGGER_SYSVIEW_Init+0x6c>)
 8012e3e:	2308      	movs	r3, #8
 8012e40:	f7ff fd92 	bl	8012968 <SEGGER_RTT_ConfigDownBuffer>
  // TODO: Use SEGGER_RTT_AllocDownBuffer when SystemViewer is able to handle another Down Channel than Up Channel.
  //
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8012e44:	4b0f      	ldr	r3, [pc, #60]	; (8012e84 <SEGGER_SYSVIEW_Init+0x70>)
 8012e46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012e4a:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8012e4c:	4b0e      	ldr	r3, [pc, #56]	; (8012e88 <SEGGER_SYSVIEW_Init+0x74>)
 8012e4e:	681b      	ldr	r3, [r3, #0]
 8012e50:	4a0c      	ldr	r2, [pc, #48]	; (8012e84 <SEGGER_SYSVIEW_Init+0x70>)
 8012e52:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8012e54:	4a0b      	ldr	r2, [pc, #44]	; (8012e84 <SEGGER_SYSVIEW_Init+0x70>)
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8012e5a:	4a0a      	ldr	r2, [pc, #40]	; (8012e84 <SEGGER_SYSVIEW_Init+0x70>)
 8012e5c:	68fb      	ldr	r3, [r7, #12]
 8012e5e:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8012e60:	4a08      	ldr	r2, [pc, #32]	; (8012e84 <SEGGER_SYSVIEW_Init+0x70>)
 8012e62:	68bb      	ldr	r3, [r7, #8]
 8012e64:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8012e66:	4a07      	ldr	r2, [pc, #28]	; (8012e84 <SEGGER_SYSVIEW_Init+0x70>)
 8012e68:	683b      	ldr	r3, [r7, #0]
 8012e6a:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8012e6c:	4b05      	ldr	r3, [pc, #20]	; (8012e84 <SEGGER_SYSVIEW_Init+0x70>)
 8012e6e:	2200      	movs	r2, #0
 8012e70:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8012e72:	3710      	adds	r7, #16
 8012e74:	46bd      	mov	sp, r7
 8012e76:	bd80      	pop	{r7, pc}
 8012e78:	08014684 	.word	0x08014684
 8012e7c:	2000cac8 	.word	0x2000cac8
 8012e80:	2000cec8 	.word	0x2000cec8
 8012e84:	2000ced0 	.word	0x2000ced0
 8012e88:	e0001004 	.word	0xe0001004

08012e8c <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8012e8c:	b480      	push	{r7}
 8012e8e:	b083      	sub	sp, #12
 8012e90:	af00      	add	r7, sp, #0
 8012e92:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8012e94:	4a03      	ldr	r2, [pc, #12]	; (8012ea4 <SEGGER_SYSVIEW_SetRAMBase+0x18>)
 8012e96:	687b      	ldr	r3, [r7, #4]
 8012e98:	6113      	str	r3, [r2, #16]
}
 8012e9a:	370c      	adds	r7, #12
 8012e9c:	46bd      	mov	sp, r7
 8012e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ea2:	4770      	bx	lr
 8012ea4:	2000ced0 	.word	0x2000ced0

08012ea8 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8012ea8:	b580      	push	{r7, lr}
 8012eaa:	b084      	sub	sp, #16
 8012eac:	af00      	add	r7, sp, #0
 8012eae:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8012eb0:	f3ef 8311 	mrs	r3, BASEPRI
 8012eb4:	f04f 0120 	mov.w	r1, #32
 8012eb8:	f381 8811 	msr	BASEPRI, r1
 8012ebc:	60fb      	str	r3, [r7, #12]
 8012ebe:	4807      	ldr	r0, [pc, #28]	; (8012edc <SEGGER_SYSVIEW_RecordVoid+0x34>)
 8012ec0:	f7ff fe0a 	bl	8012ad8 <_PreparePacket>
 8012ec4:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8012ec6:	68b8      	ldr	r0, [r7, #8]
 8012ec8:	68b9      	ldr	r1, [r7, #8]
 8012eca:	687a      	ldr	r2, [r7, #4]
 8012ecc:	f7ff fed8 	bl	8012c80 <_SendPacket>
  RECORD_END();
 8012ed0:	68fb      	ldr	r3, [r7, #12]
 8012ed2:	f383 8811 	msr	BASEPRI, r3
}
 8012ed6:	3710      	adds	r7, #16
 8012ed8:	46bd      	mov	sp, r7
 8012eda:	bd80      	pop	{r7, pc}
 8012edc:	2000cf00 	.word	0x2000cf00

08012ee0 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8012ee0:	b580      	push	{r7, lr}
 8012ee2:	b088      	sub	sp, #32
 8012ee4:	af00      	add	r7, sp, #0
 8012ee6:	6078      	str	r0, [r7, #4]
 8012ee8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8012eea:	f3ef 8311 	mrs	r3, BASEPRI
 8012eee:	f04f 0120 	mov.w	r1, #32
 8012ef2:	f381 8811 	msr	BASEPRI, r1
 8012ef6:	617b      	str	r3, [r7, #20]
 8012ef8:	4816      	ldr	r0, [pc, #88]	; (8012f54 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8012efa:	f7ff fded 	bl	8012ad8 <_PreparePacket>
 8012efe:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8012f00:	693b      	ldr	r3, [r7, #16]
 8012f02:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8012f04:	68fb      	ldr	r3, [r7, #12]
 8012f06:	61fb      	str	r3, [r7, #28]
 8012f08:	683b      	ldr	r3, [r7, #0]
 8012f0a:	61bb      	str	r3, [r7, #24]
 8012f0c:	e00b      	b.n	8012f26 <SEGGER_SYSVIEW_RecordU32+0x46>
 8012f0e:	69fb      	ldr	r3, [r7, #28]
 8012f10:	1c5a      	adds	r2, r3, #1
 8012f12:	61fa      	str	r2, [r7, #28]
 8012f14:	69ba      	ldr	r2, [r7, #24]
 8012f16:	b2d2      	uxtb	r2, r2
 8012f18:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8012f1c:	b2d2      	uxtb	r2, r2
 8012f1e:	701a      	strb	r2, [r3, #0]
 8012f20:	69bb      	ldr	r3, [r7, #24]
 8012f22:	09db      	lsrs	r3, r3, #7
 8012f24:	61bb      	str	r3, [r7, #24]
 8012f26:	69bb      	ldr	r3, [r7, #24]
 8012f28:	2b7f      	cmp	r3, #127	; 0x7f
 8012f2a:	d8f0      	bhi.n	8012f0e <SEGGER_SYSVIEW_RecordU32+0x2e>
 8012f2c:	69fb      	ldr	r3, [r7, #28]
 8012f2e:	1c5a      	adds	r2, r3, #1
 8012f30:	61fa      	str	r2, [r7, #28]
 8012f32:	69ba      	ldr	r2, [r7, #24]
 8012f34:	b2d2      	uxtb	r2, r2
 8012f36:	701a      	strb	r2, [r3, #0]
 8012f38:	69fb      	ldr	r3, [r7, #28]
 8012f3a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8012f3c:	6938      	ldr	r0, [r7, #16]
 8012f3e:	68f9      	ldr	r1, [r7, #12]
 8012f40:	687a      	ldr	r2, [r7, #4]
 8012f42:	f7ff fe9d 	bl	8012c80 <_SendPacket>
  RECORD_END();
 8012f46:	697b      	ldr	r3, [r7, #20]
 8012f48:	f383 8811 	msr	BASEPRI, r3
}
 8012f4c:	3720      	adds	r7, #32
 8012f4e:	46bd      	mov	sp, r7
 8012f50:	bd80      	pop	{r7, pc}
 8012f52:	bf00      	nop
 8012f54:	2000cf00 	.word	0x2000cf00

08012f58 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8012f58:	b580      	push	{r7, lr}
 8012f5a:	b08c      	sub	sp, #48	; 0x30
 8012f5c:	af00      	add	r7, sp, #0
 8012f5e:	60f8      	str	r0, [r7, #12]
 8012f60:	60b9      	str	r1, [r7, #8]
 8012f62:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8012f64:	f3ef 8311 	mrs	r3, BASEPRI
 8012f68:	f04f 0120 	mov.w	r1, #32
 8012f6c:	f381 8811 	msr	BASEPRI, r1
 8012f70:	61fb      	str	r3, [r7, #28]
 8012f72:	4824      	ldr	r0, [pc, #144]	; (8013004 <SEGGER_SYSVIEW_RecordU32x2+0xac>)
 8012f74:	f7ff fdb0 	bl	8012ad8 <_PreparePacket>
 8012f78:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8012f7a:	69bb      	ldr	r3, [r7, #24]
 8012f7c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8012f7e:	697b      	ldr	r3, [r7, #20]
 8012f80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012f82:	68bb      	ldr	r3, [r7, #8]
 8012f84:	62bb      	str	r3, [r7, #40]	; 0x28
 8012f86:	e00b      	b.n	8012fa0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8012f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f8a:	1c5a      	adds	r2, r3, #1
 8012f8c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012f8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012f90:	b2d2      	uxtb	r2, r2
 8012f92:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8012f96:	b2d2      	uxtb	r2, r2
 8012f98:	701a      	strb	r2, [r3, #0]
 8012f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f9c:	09db      	lsrs	r3, r3, #7
 8012f9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8012fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fa2:	2b7f      	cmp	r3, #127	; 0x7f
 8012fa4:	d8f0      	bhi.n	8012f88 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8012fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012fa8:	1c5a      	adds	r2, r3, #1
 8012faa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012fac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012fae:	b2d2      	uxtb	r2, r2
 8012fb0:	701a      	strb	r2, [r3, #0]
 8012fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012fb4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8012fb6:	697b      	ldr	r3, [r7, #20]
 8012fb8:	627b      	str	r3, [r7, #36]	; 0x24
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	623b      	str	r3, [r7, #32]
 8012fbe:	e00b      	b.n	8012fd8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8012fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012fc2:	1c5a      	adds	r2, r3, #1
 8012fc4:	627a      	str	r2, [r7, #36]	; 0x24
 8012fc6:	6a3a      	ldr	r2, [r7, #32]
 8012fc8:	b2d2      	uxtb	r2, r2
 8012fca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8012fce:	b2d2      	uxtb	r2, r2
 8012fd0:	701a      	strb	r2, [r3, #0]
 8012fd2:	6a3b      	ldr	r3, [r7, #32]
 8012fd4:	09db      	lsrs	r3, r3, #7
 8012fd6:	623b      	str	r3, [r7, #32]
 8012fd8:	6a3b      	ldr	r3, [r7, #32]
 8012fda:	2b7f      	cmp	r3, #127	; 0x7f
 8012fdc:	d8f0      	bhi.n	8012fc0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8012fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012fe0:	1c5a      	adds	r2, r3, #1
 8012fe2:	627a      	str	r2, [r7, #36]	; 0x24
 8012fe4:	6a3a      	ldr	r2, [r7, #32]
 8012fe6:	b2d2      	uxtb	r2, r2
 8012fe8:	701a      	strb	r2, [r3, #0]
 8012fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012fec:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8012fee:	69b8      	ldr	r0, [r7, #24]
 8012ff0:	6979      	ldr	r1, [r7, #20]
 8012ff2:	68fa      	ldr	r2, [r7, #12]
 8012ff4:	f7ff fe44 	bl	8012c80 <_SendPacket>
  RECORD_END();
 8012ff8:	69fb      	ldr	r3, [r7, #28]
 8012ffa:	f383 8811 	msr	BASEPRI, r3
}
 8012ffe:	3730      	adds	r7, #48	; 0x30
 8013000:	46bd      	mov	sp, r7
 8013002:	bd80      	pop	{r7, pc}
 8013004:	2000cf00 	.word	0x2000cf00

08013008 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8013008:	b580      	push	{r7, lr}
 801300a:	b08e      	sub	sp, #56	; 0x38
 801300c:	af00      	add	r7, sp, #0
 801300e:	60f8      	str	r0, [r7, #12]
 8013010:	60b9      	str	r1, [r7, #8]
 8013012:	607a      	str	r2, [r7, #4]
 8013014:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8013016:	f3ef 8311 	mrs	r3, BASEPRI
 801301a:	f04f 0120 	mov.w	r1, #32
 801301e:	f381 8811 	msr	BASEPRI, r1
 8013022:	61fb      	str	r3, [r7, #28]
 8013024:	4832      	ldr	r0, [pc, #200]	; (80130f0 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8013026:	f7ff fd57 	bl	8012ad8 <_PreparePacket>
 801302a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 801302c:	69bb      	ldr	r3, [r7, #24]
 801302e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8013030:	697b      	ldr	r3, [r7, #20]
 8013032:	637b      	str	r3, [r7, #52]	; 0x34
 8013034:	68bb      	ldr	r3, [r7, #8]
 8013036:	633b      	str	r3, [r7, #48]	; 0x30
 8013038:	e00b      	b.n	8013052 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 801303a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801303c:	1c5a      	adds	r2, r3, #1
 801303e:	637a      	str	r2, [r7, #52]	; 0x34
 8013040:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013042:	b2d2      	uxtb	r2, r2
 8013044:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013048:	b2d2      	uxtb	r2, r2
 801304a:	701a      	strb	r2, [r3, #0]
 801304c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801304e:	09db      	lsrs	r3, r3, #7
 8013050:	633b      	str	r3, [r7, #48]	; 0x30
 8013052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013054:	2b7f      	cmp	r3, #127	; 0x7f
 8013056:	d8f0      	bhi.n	801303a <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8013058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801305a:	1c5a      	adds	r2, r3, #1
 801305c:	637a      	str	r2, [r7, #52]	; 0x34
 801305e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013060:	b2d2      	uxtb	r2, r2
 8013062:	701a      	strb	r2, [r3, #0]
 8013064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013066:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8013068:	697b      	ldr	r3, [r7, #20]
 801306a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	62bb      	str	r3, [r7, #40]	; 0x28
 8013070:	e00b      	b.n	801308a <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8013072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013074:	1c5a      	adds	r2, r3, #1
 8013076:	62fa      	str	r2, [r7, #44]	; 0x2c
 8013078:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801307a:	b2d2      	uxtb	r2, r2
 801307c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013080:	b2d2      	uxtb	r2, r2
 8013082:	701a      	strb	r2, [r3, #0]
 8013084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013086:	09db      	lsrs	r3, r3, #7
 8013088:	62bb      	str	r3, [r7, #40]	; 0x28
 801308a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801308c:	2b7f      	cmp	r3, #127	; 0x7f
 801308e:	d8f0      	bhi.n	8013072 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8013090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013092:	1c5a      	adds	r2, r3, #1
 8013094:	62fa      	str	r2, [r7, #44]	; 0x2c
 8013096:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013098:	b2d2      	uxtb	r2, r2
 801309a:	701a      	strb	r2, [r3, #0]
 801309c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801309e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80130a0:	697b      	ldr	r3, [r7, #20]
 80130a2:	627b      	str	r3, [r7, #36]	; 0x24
 80130a4:	683b      	ldr	r3, [r7, #0]
 80130a6:	623b      	str	r3, [r7, #32]
 80130a8:	e00b      	b.n	80130c2 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 80130aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130ac:	1c5a      	adds	r2, r3, #1
 80130ae:	627a      	str	r2, [r7, #36]	; 0x24
 80130b0:	6a3a      	ldr	r2, [r7, #32]
 80130b2:	b2d2      	uxtb	r2, r2
 80130b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80130b8:	b2d2      	uxtb	r2, r2
 80130ba:	701a      	strb	r2, [r3, #0]
 80130bc:	6a3b      	ldr	r3, [r7, #32]
 80130be:	09db      	lsrs	r3, r3, #7
 80130c0:	623b      	str	r3, [r7, #32]
 80130c2:	6a3b      	ldr	r3, [r7, #32]
 80130c4:	2b7f      	cmp	r3, #127	; 0x7f
 80130c6:	d8f0      	bhi.n	80130aa <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 80130c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130ca:	1c5a      	adds	r2, r3, #1
 80130cc:	627a      	str	r2, [r7, #36]	; 0x24
 80130ce:	6a3a      	ldr	r2, [r7, #32]
 80130d0:	b2d2      	uxtb	r2, r2
 80130d2:	701a      	strb	r2, [r3, #0]
 80130d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130d6:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80130d8:	69b8      	ldr	r0, [r7, #24]
 80130da:	6979      	ldr	r1, [r7, #20]
 80130dc:	68fa      	ldr	r2, [r7, #12]
 80130de:	f7ff fdcf 	bl	8012c80 <_SendPacket>
  RECORD_END();
 80130e2:	69fb      	ldr	r3, [r7, #28]
 80130e4:	f383 8811 	msr	BASEPRI, r3
}
 80130e8:	3738      	adds	r7, #56	; 0x38
 80130ea:	46bd      	mov	sp, r7
 80130ec:	bd80      	pop	{r7, pc}
 80130ee:	bf00      	nop
 80130f0:	2000cf00 	.word	0x2000cf00

080130f4 <SEGGER_SYSVIEW_Start>:
*    system description string is sent, too.
*
*  Notes
*    SEGGER_SYSVIEW_Start and SEGGER_SYSVIEW_Stop do not nest.
*/
void SEGGER_SYSVIEW_Start(void) {
 80130f4:	b580      	push	{r7, lr}
 80130f6:	b08c      	sub	sp, #48	; 0x30
 80130f8:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.EnableState == 0) {
 80130fa:	4b59      	ldr	r3, [pc, #356]	; (8013260 <SEGGER_SYSVIEW_Start+0x16c>)
 80130fc:	781b      	ldrb	r3, [r3, #0]
 80130fe:	2b00      	cmp	r3, #0
 8013100:	f040 80aa 	bne.w	8013258 <SEGGER_SYSVIEW_Start+0x164>
    _SYSVIEW_Globals.EnableState = 1;
 8013104:	4b56      	ldr	r3, [pc, #344]	; (8013260 <SEGGER_SYSVIEW_Start+0x16c>)
 8013106:	2201      	movs	r2, #1
 8013108:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 801310a:	f3ef 8311 	mrs	r3, BASEPRI
 801310e:	f04f 0120 	mov.w	r1, #32
 8013112:	f381 8811 	msr	BASEPRI, r1
 8013116:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8013118:	2001      	movs	r0, #1
 801311a:	4952      	ldr	r1, [pc, #328]	; (8013264 <SEGGER_SYSVIEW_Start+0x170>)
 801311c:	220a      	movs	r2, #10
 801311e:	f7ff fb1b 	bl	8012758 <SEGGER_RTT_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8013122:	68fb      	ldr	r3, [r7, #12]
 8013124:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8013128:	200a      	movs	r0, #10
 801312a:	f7ff febd 	bl	8012ea8 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 801312e:	f3ef 8311 	mrs	r3, BASEPRI
 8013132:	f04f 0120 	mov.w	r1, #32
 8013136:	f381 8811 	msr	BASEPRI, r1
 801313a:	60bb      	str	r3, [r7, #8]
 801313c:	484a      	ldr	r0, [pc, #296]	; (8013268 <SEGGER_SYSVIEW_Start+0x174>)
 801313e:	f7ff fccb 	bl	8012ad8 <_PreparePacket>
 8013142:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8013148:	683b      	ldr	r3, [r7, #0]
 801314a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801314c:	4b44      	ldr	r3, [pc, #272]	; (8013260 <SEGGER_SYSVIEW_Start+0x16c>)
 801314e:	685b      	ldr	r3, [r3, #4]
 8013150:	62bb      	str	r3, [r7, #40]	; 0x28
 8013152:	e00b      	b.n	801316c <SEGGER_SYSVIEW_Start+0x78>
 8013154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013156:	1c5a      	adds	r2, r3, #1
 8013158:	62fa      	str	r2, [r7, #44]	; 0x2c
 801315a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801315c:	b2d2      	uxtb	r2, r2
 801315e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013162:	b2d2      	uxtb	r2, r2
 8013164:	701a      	strb	r2, [r3, #0]
 8013166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013168:	09db      	lsrs	r3, r3, #7
 801316a:	62bb      	str	r3, [r7, #40]	; 0x28
 801316c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801316e:	2b7f      	cmp	r3, #127	; 0x7f
 8013170:	d8f0      	bhi.n	8013154 <SEGGER_SYSVIEW_Start+0x60>
 8013172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013174:	1c5a      	adds	r2, r3, #1
 8013176:	62fa      	str	r2, [r7, #44]	; 0x2c
 8013178:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801317a:	b2d2      	uxtb	r2, r2
 801317c:	701a      	strb	r2, [r3, #0]
 801317e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013180:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8013182:	683b      	ldr	r3, [r7, #0]
 8013184:	627b      	str	r3, [r7, #36]	; 0x24
 8013186:	4b36      	ldr	r3, [pc, #216]	; (8013260 <SEGGER_SYSVIEW_Start+0x16c>)
 8013188:	689b      	ldr	r3, [r3, #8]
 801318a:	623b      	str	r3, [r7, #32]
 801318c:	e00b      	b.n	80131a6 <SEGGER_SYSVIEW_Start+0xb2>
 801318e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013190:	1c5a      	adds	r2, r3, #1
 8013192:	627a      	str	r2, [r7, #36]	; 0x24
 8013194:	6a3a      	ldr	r2, [r7, #32]
 8013196:	b2d2      	uxtb	r2, r2
 8013198:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801319c:	b2d2      	uxtb	r2, r2
 801319e:	701a      	strb	r2, [r3, #0]
 80131a0:	6a3b      	ldr	r3, [r7, #32]
 80131a2:	09db      	lsrs	r3, r3, #7
 80131a4:	623b      	str	r3, [r7, #32]
 80131a6:	6a3b      	ldr	r3, [r7, #32]
 80131a8:	2b7f      	cmp	r3, #127	; 0x7f
 80131aa:	d8f0      	bhi.n	801318e <SEGGER_SYSVIEW_Start+0x9a>
 80131ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131ae:	1c5a      	adds	r2, r3, #1
 80131b0:	627a      	str	r2, [r7, #36]	; 0x24
 80131b2:	6a3a      	ldr	r2, [r7, #32]
 80131b4:	b2d2      	uxtb	r2, r2
 80131b6:	701a      	strb	r2, [r3, #0]
 80131b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131ba:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80131bc:	683b      	ldr	r3, [r7, #0]
 80131be:	61fb      	str	r3, [r7, #28]
 80131c0:	4b27      	ldr	r3, [pc, #156]	; (8013260 <SEGGER_SYSVIEW_Start+0x16c>)
 80131c2:	691b      	ldr	r3, [r3, #16]
 80131c4:	61bb      	str	r3, [r7, #24]
 80131c6:	e00b      	b.n	80131e0 <SEGGER_SYSVIEW_Start+0xec>
 80131c8:	69fb      	ldr	r3, [r7, #28]
 80131ca:	1c5a      	adds	r2, r3, #1
 80131cc:	61fa      	str	r2, [r7, #28]
 80131ce:	69ba      	ldr	r2, [r7, #24]
 80131d0:	b2d2      	uxtb	r2, r2
 80131d2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80131d6:	b2d2      	uxtb	r2, r2
 80131d8:	701a      	strb	r2, [r3, #0]
 80131da:	69bb      	ldr	r3, [r7, #24]
 80131dc:	09db      	lsrs	r3, r3, #7
 80131de:	61bb      	str	r3, [r7, #24]
 80131e0:	69bb      	ldr	r3, [r7, #24]
 80131e2:	2b7f      	cmp	r3, #127	; 0x7f
 80131e4:	d8f0      	bhi.n	80131c8 <SEGGER_SYSVIEW_Start+0xd4>
 80131e6:	69fb      	ldr	r3, [r7, #28]
 80131e8:	1c5a      	adds	r2, r3, #1
 80131ea:	61fa      	str	r2, [r7, #28]
 80131ec:	69ba      	ldr	r2, [r7, #24]
 80131ee:	b2d2      	uxtb	r2, r2
 80131f0:	701a      	strb	r2, [r3, #0]
 80131f2:	69fb      	ldr	r3, [r7, #28]
 80131f4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80131f6:	683b      	ldr	r3, [r7, #0]
 80131f8:	617b      	str	r3, [r7, #20]
 80131fa:	2302      	movs	r3, #2
 80131fc:	613b      	str	r3, [r7, #16]
 80131fe:	e00b      	b.n	8013218 <SEGGER_SYSVIEW_Start+0x124>
 8013200:	697b      	ldr	r3, [r7, #20]
 8013202:	1c5a      	adds	r2, r3, #1
 8013204:	617a      	str	r2, [r7, #20]
 8013206:	693a      	ldr	r2, [r7, #16]
 8013208:	b2d2      	uxtb	r2, r2
 801320a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801320e:	b2d2      	uxtb	r2, r2
 8013210:	701a      	strb	r2, [r3, #0]
 8013212:	693b      	ldr	r3, [r7, #16]
 8013214:	09db      	lsrs	r3, r3, #7
 8013216:	613b      	str	r3, [r7, #16]
 8013218:	693b      	ldr	r3, [r7, #16]
 801321a:	2b7f      	cmp	r3, #127	; 0x7f
 801321c:	d8f0      	bhi.n	8013200 <SEGGER_SYSVIEW_Start+0x10c>
 801321e:	697b      	ldr	r3, [r7, #20]
 8013220:	1c5a      	adds	r2, r3, #1
 8013222:	617a      	str	r2, [r7, #20]
 8013224:	693a      	ldr	r2, [r7, #16]
 8013226:	b2d2      	uxtb	r2, r2
 8013228:	701a      	strb	r2, [r3, #0]
 801322a:	697b      	ldr	r3, [r7, #20]
 801322c:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 801322e:	6878      	ldr	r0, [r7, #4]
 8013230:	6839      	ldr	r1, [r7, #0]
 8013232:	2218      	movs	r2, #24
 8013234:	f7ff fd24 	bl	8012c80 <_SendPacket>
      RECORD_END();
 8013238:	68bb      	ldr	r3, [r7, #8]
 801323a:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 801323e:	4b08      	ldr	r3, [pc, #32]	; (8013260 <SEGGER_SYSVIEW_Start+0x16c>)
 8013240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013242:	2b00      	cmp	r3, #0
 8013244:	d002      	beq.n	801324c <SEGGER_SYSVIEW_Start+0x158>
      _SYSVIEW_Globals.pfSendSysDesc();
 8013246:	4b06      	ldr	r3, [pc, #24]	; (8013260 <SEGGER_SYSVIEW_Start+0x16c>)
 8013248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801324a:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 801324c:	f000 f9e4 	bl	8013618 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8013250:	f000 f9ae 	bl	80135b0 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8013254:	f000 fcb4 	bl	8013bc0 <SEGGER_SYSVIEW_SendNumModules>
#endif
  }
}
 8013258:	3730      	adds	r7, #48	; 0x30
 801325a:	46bd      	mov	sp, r7
 801325c:	bd80      	pop	{r7, pc}
 801325e:	bf00      	nop
 8013260:	2000ced0 	.word	0x2000ced0
 8013264:	0801642c 	.word	0x0801642c
 8013268:	2000cf00 	.word	0x2000cf00

0801326c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 801326c:	b580      	push	{r7, lr}
 801326e:	b082      	sub	sp, #8
 8013270:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8013272:	f3ef 8311 	mrs	r3, BASEPRI
 8013276:	f04f 0120 	mov.w	r1, #32
 801327a:	f381 8811 	msr	BASEPRI, r1
 801327e:	607b      	str	r3, [r7, #4]
 8013280:	480a      	ldr	r0, [pc, #40]	; (80132ac <SEGGER_SYSVIEW_Stop+0x40>)
 8013282:	f7ff fc29 	bl	8012ad8 <_PreparePacket>
 8013286:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8013288:	4b09      	ldr	r3, [pc, #36]	; (80132b0 <SEGGER_SYSVIEW_Stop+0x44>)
 801328a:	781b      	ldrb	r3, [r3, #0]
 801328c:	2b00      	cmp	r3, #0
 801328e:	d007      	beq.n	80132a0 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8013290:	6838      	ldr	r0, [r7, #0]
 8013292:	6839      	ldr	r1, [r7, #0]
 8013294:	220b      	movs	r2, #11
 8013296:	f7ff fcf3 	bl	8012c80 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 801329a:	4b05      	ldr	r3, [pc, #20]	; (80132b0 <SEGGER_SYSVIEW_Stop+0x44>)
 801329c:	2200      	movs	r2, #0
 801329e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	f383 8811 	msr	BASEPRI, r3
}
 80132a6:	3708      	adds	r7, #8
 80132a8:	46bd      	mov	sp, r7
 80132aa:	bd80      	pop	{r7, pc}
 80132ac:	2000cf00 	.word	0x2000cf00
 80132b0:	2000ced0 	.word	0x2000ced0

080132b4 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80132b4:	b580      	push	{r7, lr}
 80132b6:	b08c      	sub	sp, #48	; 0x30
 80132b8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80132ba:	f3ef 8311 	mrs	r3, BASEPRI
 80132be:	f04f 0120 	mov.w	r1, #32
 80132c2:	f381 8811 	msr	BASEPRI, r1
 80132c6:	60fb      	str	r3, [r7, #12]
 80132c8:	4845      	ldr	r0, [pc, #276]	; (80133e0 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80132ca:	f7ff fc05 	bl	8012ad8 <_PreparePacket>
 80132ce:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80132d0:	68bb      	ldr	r3, [r7, #8]
 80132d2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80132d8:	4b42      	ldr	r3, [pc, #264]	; (80133e4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80132da:	685b      	ldr	r3, [r3, #4]
 80132dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80132de:	e00b      	b.n	80132f8 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80132e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80132e2:	1c5a      	adds	r2, r3, #1
 80132e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80132e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80132e8:	b2d2      	uxtb	r2, r2
 80132ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80132ee:	b2d2      	uxtb	r2, r2
 80132f0:	701a      	strb	r2, [r3, #0]
 80132f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132f4:	09db      	lsrs	r3, r3, #7
 80132f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80132f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132fa:	2b7f      	cmp	r3, #127	; 0x7f
 80132fc:	d8f0      	bhi.n	80132e0 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80132fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013300:	1c5a      	adds	r2, r3, #1
 8013302:	62fa      	str	r2, [r7, #44]	; 0x2c
 8013304:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013306:	b2d2      	uxtb	r2, r2
 8013308:	701a      	strb	r2, [r3, #0]
 801330a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801330c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	627b      	str	r3, [r7, #36]	; 0x24
 8013312:	4b34      	ldr	r3, [pc, #208]	; (80133e4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8013314:	689b      	ldr	r3, [r3, #8]
 8013316:	623b      	str	r3, [r7, #32]
 8013318:	e00b      	b.n	8013332 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 801331a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801331c:	1c5a      	adds	r2, r3, #1
 801331e:	627a      	str	r2, [r7, #36]	; 0x24
 8013320:	6a3a      	ldr	r2, [r7, #32]
 8013322:	b2d2      	uxtb	r2, r2
 8013324:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013328:	b2d2      	uxtb	r2, r2
 801332a:	701a      	strb	r2, [r3, #0]
 801332c:	6a3b      	ldr	r3, [r7, #32]
 801332e:	09db      	lsrs	r3, r3, #7
 8013330:	623b      	str	r3, [r7, #32]
 8013332:	6a3b      	ldr	r3, [r7, #32]
 8013334:	2b7f      	cmp	r3, #127	; 0x7f
 8013336:	d8f0      	bhi.n	801331a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8013338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801333a:	1c5a      	adds	r2, r3, #1
 801333c:	627a      	str	r2, [r7, #36]	; 0x24
 801333e:	6a3a      	ldr	r2, [r7, #32]
 8013340:	b2d2      	uxtb	r2, r2
 8013342:	701a      	strb	r2, [r3, #0]
 8013344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013346:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	61fb      	str	r3, [r7, #28]
 801334c:	4b25      	ldr	r3, [pc, #148]	; (80133e4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 801334e:	691b      	ldr	r3, [r3, #16]
 8013350:	61bb      	str	r3, [r7, #24]
 8013352:	e00b      	b.n	801336c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8013354:	69fb      	ldr	r3, [r7, #28]
 8013356:	1c5a      	adds	r2, r3, #1
 8013358:	61fa      	str	r2, [r7, #28]
 801335a:	69ba      	ldr	r2, [r7, #24]
 801335c:	b2d2      	uxtb	r2, r2
 801335e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013362:	b2d2      	uxtb	r2, r2
 8013364:	701a      	strb	r2, [r3, #0]
 8013366:	69bb      	ldr	r3, [r7, #24]
 8013368:	09db      	lsrs	r3, r3, #7
 801336a:	61bb      	str	r3, [r7, #24]
 801336c:	69bb      	ldr	r3, [r7, #24]
 801336e:	2b7f      	cmp	r3, #127	; 0x7f
 8013370:	d8f0      	bhi.n	8013354 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8013372:	69fb      	ldr	r3, [r7, #28]
 8013374:	1c5a      	adds	r2, r3, #1
 8013376:	61fa      	str	r2, [r7, #28]
 8013378:	69ba      	ldr	r2, [r7, #24]
 801337a:	b2d2      	uxtb	r2, r2
 801337c:	701a      	strb	r2, [r3, #0]
 801337e:	69fb      	ldr	r3, [r7, #28]
 8013380:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	617b      	str	r3, [r7, #20]
 8013386:	2302      	movs	r3, #2
 8013388:	613b      	str	r3, [r7, #16]
 801338a:	e00b      	b.n	80133a4 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 801338c:	697b      	ldr	r3, [r7, #20]
 801338e:	1c5a      	adds	r2, r3, #1
 8013390:	617a      	str	r2, [r7, #20]
 8013392:	693a      	ldr	r2, [r7, #16]
 8013394:	b2d2      	uxtb	r2, r2
 8013396:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801339a:	b2d2      	uxtb	r2, r2
 801339c:	701a      	strb	r2, [r3, #0]
 801339e:	693b      	ldr	r3, [r7, #16]
 80133a0:	09db      	lsrs	r3, r3, #7
 80133a2:	613b      	str	r3, [r7, #16]
 80133a4:	693b      	ldr	r3, [r7, #16]
 80133a6:	2b7f      	cmp	r3, #127	; 0x7f
 80133a8:	d8f0      	bhi.n	801338c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80133aa:	697b      	ldr	r3, [r7, #20]
 80133ac:	1c5a      	adds	r2, r3, #1
 80133ae:	617a      	str	r2, [r7, #20]
 80133b0:	693a      	ldr	r2, [r7, #16]
 80133b2:	b2d2      	uxtb	r2, r2
 80133b4:	701a      	strb	r2, [r3, #0]
 80133b6:	697b      	ldr	r3, [r7, #20]
 80133b8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80133ba:	68b8      	ldr	r0, [r7, #8]
 80133bc:	6879      	ldr	r1, [r7, #4]
 80133be:	2218      	movs	r2, #24
 80133c0:	f7ff fc5e 	bl	8012c80 <_SendPacket>
  RECORD_END();
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80133ca:	4b06      	ldr	r3, [pc, #24]	; (80133e4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80133cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d002      	beq.n	80133d8 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80133d2:	4b04      	ldr	r3, [pc, #16]	; (80133e4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80133d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80133d6:	4798      	blx	r3
  }
}
 80133d8:	3730      	adds	r7, #48	; 0x30
 80133da:	46bd      	mov	sp, r7
 80133dc:	bd80      	pop	{r7, pc}
 80133de:	bf00      	nop
 80133e0:	2000cf00 	.word	0x2000cf00
 80133e4:	2000ced0 	.word	0x2000ced0

080133e8 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80133e8:	b580      	push	{r7, lr}
 80133ea:	b092      	sub	sp, #72	; 0x48
 80133ec:	af00      	add	r7, sp, #0
 80133ee:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80133f0:	f3ef 8311 	mrs	r3, BASEPRI
 80133f4:	f04f 0120 	mov.w	r1, #32
 80133f8:	f381 8811 	msr	BASEPRI, r1
 80133fc:	617b      	str	r3, [r7, #20]
 80133fe:	486a      	ldr	r0, [pc, #424]	; (80135a8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8013400:	f7ff fb6a 	bl	8012ad8 <_PreparePacket>
 8013404:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8013406:	693b      	ldr	r3, [r7, #16]
 8013408:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 801340a:	68fb      	ldr	r3, [r7, #12]
 801340c:	647b      	str	r3, [r7, #68]	; 0x44
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	681a      	ldr	r2, [r3, #0]
 8013412:	4b66      	ldr	r3, [pc, #408]	; (80135ac <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8013414:	691b      	ldr	r3, [r3, #16]
 8013416:	1ad3      	subs	r3, r2, r3
 8013418:	089b      	lsrs	r3, r3, #2
 801341a:	643b      	str	r3, [r7, #64]	; 0x40
 801341c:	e00b      	b.n	8013436 <SEGGER_SYSVIEW_SendTaskInfo+0x4e>
 801341e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013420:	1c5a      	adds	r2, r3, #1
 8013422:	647a      	str	r2, [r7, #68]	; 0x44
 8013424:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013426:	b2d2      	uxtb	r2, r2
 8013428:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801342c:	b2d2      	uxtb	r2, r2
 801342e:	701a      	strb	r2, [r3, #0]
 8013430:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013432:	09db      	lsrs	r3, r3, #7
 8013434:	643b      	str	r3, [r7, #64]	; 0x40
 8013436:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013438:	2b7f      	cmp	r3, #127	; 0x7f
 801343a:	d8f0      	bhi.n	801341e <SEGGER_SYSVIEW_SendTaskInfo+0x36>
 801343c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801343e:	1c5a      	adds	r2, r3, #1
 8013440:	647a      	str	r2, [r7, #68]	; 0x44
 8013442:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013444:	b2d2      	uxtb	r2, r2
 8013446:	701a      	strb	r2, [r3, #0]
 8013448:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801344a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	689b      	ldr	r3, [r3, #8]
 8013454:	63bb      	str	r3, [r7, #56]	; 0x38
 8013456:	e00b      	b.n	8013470 <SEGGER_SYSVIEW_SendTaskInfo+0x88>
 8013458:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801345a:	1c5a      	adds	r2, r3, #1
 801345c:	63fa      	str	r2, [r7, #60]	; 0x3c
 801345e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013460:	b2d2      	uxtb	r2, r2
 8013462:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013466:	b2d2      	uxtb	r2, r2
 8013468:	701a      	strb	r2, [r3, #0]
 801346a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801346c:	09db      	lsrs	r3, r3, #7
 801346e:	63bb      	str	r3, [r7, #56]	; 0x38
 8013470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013472:	2b7f      	cmp	r3, #127	; 0x7f
 8013474:	d8f0      	bhi.n	8013458 <SEGGER_SYSVIEW_SendTaskInfo+0x70>
 8013476:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013478:	1c5a      	adds	r2, r3, #1
 801347a:	63fa      	str	r2, [r7, #60]	; 0x3c
 801347c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801347e:	b2d2      	uxtb	r2, r2
 8013480:	701a      	strb	r2, [r3, #0]
 8013482:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013484:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	685b      	ldr	r3, [r3, #4]
 801348a:	68f8      	ldr	r0, [r7, #12]
 801348c:	4619      	mov	r1, r3
 801348e:	2220      	movs	r2, #32
 8013490:	f7ff fad4 	bl	8012a3c <_EncodeStr>
 8013494:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8013496:	6938      	ldr	r0, [r7, #16]
 8013498:	68f9      	ldr	r1, [r7, #12]
 801349a:	2209      	movs	r2, #9
 801349c:	f7ff fbf0 	bl	8012c80 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80134a0:	693b      	ldr	r3, [r7, #16]
 80134a2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80134a4:	68fb      	ldr	r3, [r7, #12]
 80134a6:	637b      	str	r3, [r7, #52]	; 0x34
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	681a      	ldr	r2, [r3, #0]
 80134ac:	4b3f      	ldr	r3, [pc, #252]	; (80135ac <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80134ae:	691b      	ldr	r3, [r3, #16]
 80134b0:	1ad3      	subs	r3, r2, r3
 80134b2:	089b      	lsrs	r3, r3, #2
 80134b4:	633b      	str	r3, [r7, #48]	; 0x30
 80134b6:	e00b      	b.n	80134d0 <SEGGER_SYSVIEW_SendTaskInfo+0xe8>
 80134b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80134ba:	1c5a      	adds	r2, r3, #1
 80134bc:	637a      	str	r2, [r7, #52]	; 0x34
 80134be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80134c0:	b2d2      	uxtb	r2, r2
 80134c2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80134c6:	b2d2      	uxtb	r2, r2
 80134c8:	701a      	strb	r2, [r3, #0]
 80134ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134cc:	09db      	lsrs	r3, r3, #7
 80134ce:	633b      	str	r3, [r7, #48]	; 0x30
 80134d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134d2:	2b7f      	cmp	r3, #127	; 0x7f
 80134d4:	d8f0      	bhi.n	80134b8 <SEGGER_SYSVIEW_SendTaskInfo+0xd0>
 80134d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80134d8:	1c5a      	adds	r2, r3, #1
 80134da:	637a      	str	r2, [r7, #52]	; 0x34
 80134dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80134de:	b2d2      	uxtb	r2, r2
 80134e0:	701a      	strb	r2, [r3, #0]
 80134e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80134e4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80134e6:	68fb      	ldr	r3, [r7, #12]
 80134e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	68db      	ldr	r3, [r3, #12]
 80134ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80134f0:	e00b      	b.n	801350a <SEGGER_SYSVIEW_SendTaskInfo+0x122>
 80134f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134f4:	1c5a      	adds	r2, r3, #1
 80134f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80134f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80134fa:	b2d2      	uxtb	r2, r2
 80134fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013500:	b2d2      	uxtb	r2, r2
 8013502:	701a      	strb	r2, [r3, #0]
 8013504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013506:	09db      	lsrs	r3, r3, #7
 8013508:	62bb      	str	r3, [r7, #40]	; 0x28
 801350a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801350c:	2b7f      	cmp	r3, #127	; 0x7f
 801350e:	d8f0      	bhi.n	80134f2 <SEGGER_SYSVIEW_SendTaskInfo+0x10a>
 8013510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013512:	1c5a      	adds	r2, r3, #1
 8013514:	62fa      	str	r2, [r7, #44]	; 0x2c
 8013516:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013518:	b2d2      	uxtb	r2, r2
 801351a:	701a      	strb	r2, [r3, #0]
 801351c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801351e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8013520:	68fb      	ldr	r3, [r7, #12]
 8013522:	627b      	str	r3, [r7, #36]	; 0x24
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	691b      	ldr	r3, [r3, #16]
 8013528:	623b      	str	r3, [r7, #32]
 801352a:	e00b      	b.n	8013544 <SEGGER_SYSVIEW_SendTaskInfo+0x15c>
 801352c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801352e:	1c5a      	adds	r2, r3, #1
 8013530:	627a      	str	r2, [r7, #36]	; 0x24
 8013532:	6a3a      	ldr	r2, [r7, #32]
 8013534:	b2d2      	uxtb	r2, r2
 8013536:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801353a:	b2d2      	uxtb	r2, r2
 801353c:	701a      	strb	r2, [r3, #0]
 801353e:	6a3b      	ldr	r3, [r7, #32]
 8013540:	09db      	lsrs	r3, r3, #7
 8013542:	623b      	str	r3, [r7, #32]
 8013544:	6a3b      	ldr	r3, [r7, #32]
 8013546:	2b7f      	cmp	r3, #127	; 0x7f
 8013548:	d8f0      	bhi.n	801352c <SEGGER_SYSVIEW_SendTaskInfo+0x144>
 801354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801354c:	1c5a      	adds	r2, r3, #1
 801354e:	627a      	str	r2, [r7, #36]	; 0x24
 8013550:	6a3a      	ldr	r2, [r7, #32]
 8013552:	b2d2      	uxtb	r2, r2
 8013554:	701a      	strb	r2, [r3, #0]
 8013556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013558:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	61fb      	str	r3, [r7, #28]
 801355e:	2300      	movs	r3, #0
 8013560:	61bb      	str	r3, [r7, #24]
 8013562:	e00b      	b.n	801357c <SEGGER_SYSVIEW_SendTaskInfo+0x194>
 8013564:	69fb      	ldr	r3, [r7, #28]
 8013566:	1c5a      	adds	r2, r3, #1
 8013568:	61fa      	str	r2, [r7, #28]
 801356a:	69ba      	ldr	r2, [r7, #24]
 801356c:	b2d2      	uxtb	r2, r2
 801356e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013572:	b2d2      	uxtb	r2, r2
 8013574:	701a      	strb	r2, [r3, #0]
 8013576:	69bb      	ldr	r3, [r7, #24]
 8013578:	09db      	lsrs	r3, r3, #7
 801357a:	61bb      	str	r3, [r7, #24]
 801357c:	69bb      	ldr	r3, [r7, #24]
 801357e:	2b7f      	cmp	r3, #127	; 0x7f
 8013580:	d8f0      	bhi.n	8013564 <SEGGER_SYSVIEW_SendTaskInfo+0x17c>
 8013582:	69fb      	ldr	r3, [r7, #28]
 8013584:	1c5a      	adds	r2, r3, #1
 8013586:	61fa      	str	r2, [r7, #28]
 8013588:	69ba      	ldr	r2, [r7, #24]
 801358a:	b2d2      	uxtb	r2, r2
 801358c:	701a      	strb	r2, [r3, #0]
 801358e:	69fb      	ldr	r3, [r7, #28]
 8013590:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8013592:	6938      	ldr	r0, [r7, #16]
 8013594:	68f9      	ldr	r1, [r7, #12]
 8013596:	2215      	movs	r2, #21
 8013598:	f7ff fb72 	bl	8012c80 <_SendPacket>
  RECORD_END();
 801359c:	697b      	ldr	r3, [r7, #20]
 801359e:	f383 8811 	msr	BASEPRI, r3
}
 80135a2:	3748      	adds	r7, #72	; 0x48
 80135a4:	46bd      	mov	sp, r7
 80135a6:	bd80      	pop	{r7, pc}
 80135a8:	2000cf00 	.word	0x2000cf00
 80135ac:	2000ced0 	.word	0x2000ced0

080135b0 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80135b0:	b580      	push	{r7, lr}
 80135b2:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80135b4:	4b06      	ldr	r3, [pc, #24]	; (80135d0 <SEGGER_SYSVIEW_SendTaskList+0x20>)
 80135b6:	6a1b      	ldr	r3, [r3, #32]
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d008      	beq.n	80135ce <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80135bc:	4b04      	ldr	r3, [pc, #16]	; (80135d0 <SEGGER_SYSVIEW_SendTaskList+0x20>)
 80135be:	6a1b      	ldr	r3, [r3, #32]
 80135c0:	685b      	ldr	r3, [r3, #4]
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d003      	beq.n	80135ce <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80135c6:	4b02      	ldr	r3, [pc, #8]	; (80135d0 <SEGGER_SYSVIEW_SendTaskList+0x20>)
 80135c8:	6a1b      	ldr	r3, [r3, #32]
 80135ca:	685b      	ldr	r3, [r3, #4]
 80135cc:	4798      	blx	r3
  }
}
 80135ce:	bd80      	pop	{r7, pc}
 80135d0:	2000ced0 	.word	0x2000ced0

080135d4 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80135d4:	b580      	push	{r7, lr}
 80135d6:	b086      	sub	sp, #24
 80135d8:	af00      	add	r7, sp, #0
 80135da:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80135dc:	f3ef 8311 	mrs	r3, BASEPRI
 80135e0:	f04f 0120 	mov.w	r1, #32
 80135e4:	f381 8811 	msr	BASEPRI, r1
 80135e8:	617b      	str	r3, [r7, #20]
 80135ea:	480a      	ldr	r0, [pc, #40]	; (8013614 <SEGGER_SYSVIEW_SendSysDesc+0x40>)
 80135ec:	f7ff fa74 	bl	8012ad8 <_PreparePacket>
 80135f0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80135f2:	6938      	ldr	r0, [r7, #16]
 80135f4:	6879      	ldr	r1, [r7, #4]
 80135f6:	2280      	movs	r2, #128	; 0x80
 80135f8:	f7ff fa20 	bl	8012a3c <_EncodeStr>
 80135fc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80135fe:	6938      	ldr	r0, [r7, #16]
 8013600:	68f9      	ldr	r1, [r7, #12]
 8013602:	220e      	movs	r2, #14
 8013604:	f7ff fb3c 	bl	8012c80 <_SendPacket>
  RECORD_END();
 8013608:	697b      	ldr	r3, [r7, #20]
 801360a:	f383 8811 	msr	BASEPRI, r3
}
 801360e:	3718      	adds	r7, #24
 8013610:	46bd      	mov	sp, r7
 8013612:	bd80      	pop	{r7, pc}
 8013614:	2000cf00 	.word	0x2000cf00

08013618 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8013618:	b5b0      	push	{r4, r5, r7, lr}
 801361a:	b082      	sub	sp, #8
 801361c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 801361e:	4b11      	ldr	r3, [pc, #68]	; (8013664 <SEGGER_SYSVIEW_RecordSystime+0x4c>)
 8013620:	6a1b      	ldr	r3, [r3, #32]
 8013622:	2b00      	cmp	r3, #0
 8013624:	d015      	beq.n	8013652 <SEGGER_SYSVIEW_RecordSystime+0x3a>
 8013626:	4b0f      	ldr	r3, [pc, #60]	; (8013664 <SEGGER_SYSVIEW_RecordSystime+0x4c>)
 8013628:	6a1b      	ldr	r3, [r3, #32]
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	2b00      	cmp	r3, #0
 801362e:	d010      	beq.n	8013652 <SEGGER_SYSVIEW_RecordSystime+0x3a>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8013630:	4b0c      	ldr	r3, [pc, #48]	; (8013664 <SEGGER_SYSVIEW_RecordSystime+0x4c>)
 8013632:	6a1b      	ldr	r3, [r3, #32]
 8013634:	681b      	ldr	r3, [r3, #0]
 8013636:	4798      	blx	r3
 8013638:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 801363c:	6839      	ldr	r1, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 801363e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013642:	001c      	movs	r4, r3
 8013644:	2500      	movs	r5, #0
void SEGGER_SYSVIEW_RecordSystime(void) {
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8013646:	4623      	mov	r3, r4
 8013648:	200d      	movs	r0, #13
 801364a:	461a      	mov	r2, r3
 801364c:	f7ff fc84 	bl	8012f58 <SEGGER_SYSVIEW_RecordU32x2>
 8013650:	e005      	b.n	801365e <SEGGER_SYSVIEW_RecordSystime+0x46>
                               (U32)(Systime),
                               (U32)(Systime >> 32));
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8013652:	4b05      	ldr	r3, [pc, #20]	; (8013668 <SEGGER_SYSVIEW_RecordSystime+0x50>)
 8013654:	681b      	ldr	r3, [r3, #0]
 8013656:	200c      	movs	r0, #12
 8013658:	4619      	mov	r1, r3
 801365a:	f7ff fc41 	bl	8012ee0 <SEGGER_SYSVIEW_RecordU32>
  }
}
 801365e:	3708      	adds	r7, #8
 8013660:	46bd      	mov	sp, r7
 8013662:	bdb0      	pop	{r4, r5, r7, pc}
 8013664:	2000ced0 	.word	0x2000ced0
 8013668:	e0001004 	.word	0xe0001004

0801366c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 801366c:	b580      	push	{r7, lr}
 801366e:	b086      	sub	sp, #24
 8013670:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8013672:	f3ef 8311 	mrs	r3, BASEPRI
 8013676:	f04f 0120 	mov.w	r1, #32
 801367a:	f381 8811 	msr	BASEPRI, r1
 801367e:	60fb      	str	r3, [r7, #12]
 8013680:	4818      	ldr	r0, [pc, #96]	; (80136e4 <SEGGER_SYSVIEW_RecordEnterISR+0x78>)
 8013682:	f7ff fa29 	bl	8012ad8 <_PreparePacket>
 8013686:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8013688:	68bb      	ldr	r3, [r7, #8]
 801368a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 801368c:	4b16      	ldr	r3, [pc, #88]	; (80136e8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013694:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	617b      	str	r3, [r7, #20]
 801369a:	683b      	ldr	r3, [r7, #0]
 801369c:	613b      	str	r3, [r7, #16]
 801369e:	e00b      	b.n	80136b8 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80136a0:	697b      	ldr	r3, [r7, #20]
 80136a2:	1c5a      	adds	r2, r3, #1
 80136a4:	617a      	str	r2, [r7, #20]
 80136a6:	693a      	ldr	r2, [r7, #16]
 80136a8:	b2d2      	uxtb	r2, r2
 80136aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80136ae:	b2d2      	uxtb	r2, r2
 80136b0:	701a      	strb	r2, [r3, #0]
 80136b2:	693b      	ldr	r3, [r7, #16]
 80136b4:	09db      	lsrs	r3, r3, #7
 80136b6:	613b      	str	r3, [r7, #16]
 80136b8:	693b      	ldr	r3, [r7, #16]
 80136ba:	2b7f      	cmp	r3, #127	; 0x7f
 80136bc:	d8f0      	bhi.n	80136a0 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80136be:	697b      	ldr	r3, [r7, #20]
 80136c0:	1c5a      	adds	r2, r3, #1
 80136c2:	617a      	str	r2, [r7, #20]
 80136c4:	693a      	ldr	r2, [r7, #16]
 80136c6:	b2d2      	uxtb	r2, r2
 80136c8:	701a      	strb	r2, [r3, #0]
 80136ca:	697b      	ldr	r3, [r7, #20]
 80136cc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80136ce:	68b8      	ldr	r0, [r7, #8]
 80136d0:	6879      	ldr	r1, [r7, #4]
 80136d2:	2202      	movs	r2, #2
 80136d4:	f7ff fad4 	bl	8012c80 <_SendPacket>
  RECORD_END();
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	f383 8811 	msr	BASEPRI, r3
}
 80136de:	3718      	adds	r7, #24
 80136e0:	46bd      	mov	sp, r7
 80136e2:	bd80      	pop	{r7, pc}
 80136e4:	2000cf00 	.word	0x2000cf00
 80136e8:	e000ed04 	.word	0xe000ed04

080136ec <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80136ec:	b580      	push	{r7, lr}
 80136ee:	b082      	sub	sp, #8
 80136f0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80136f2:	f3ef 8311 	mrs	r3, BASEPRI
 80136f6:	f04f 0120 	mov.w	r1, #32
 80136fa:	f381 8811 	msr	BASEPRI, r1
 80136fe:	607b      	str	r3, [r7, #4]
 8013700:	4807      	ldr	r0, [pc, #28]	; (8013720 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8013702:	f7ff f9e9 	bl	8012ad8 <_PreparePacket>
 8013706:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8013708:	6838      	ldr	r0, [r7, #0]
 801370a:	6839      	ldr	r1, [r7, #0]
 801370c:	2203      	movs	r2, #3
 801370e:	f7ff fab7 	bl	8012c80 <_SendPacket>
  RECORD_END();
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	f383 8811 	msr	BASEPRI, r3
}
 8013718:	3708      	adds	r7, #8
 801371a:	46bd      	mov	sp, r7
 801371c:	bd80      	pop	{r7, pc}
 801371e:	bf00      	nop
 8013720:	2000cf00 	.word	0x2000cf00

08013724 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8013724:	b580      	push	{r7, lr}
 8013726:	b082      	sub	sp, #8
 8013728:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 801372a:	f3ef 8311 	mrs	r3, BASEPRI
 801372e:	f04f 0120 	mov.w	r1, #32
 8013732:	f381 8811 	msr	BASEPRI, r1
 8013736:	607b      	str	r3, [r7, #4]
 8013738:	4807      	ldr	r0, [pc, #28]	; (8013758 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 801373a:	f7ff f9cd 	bl	8012ad8 <_PreparePacket>
 801373e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8013740:	6838      	ldr	r0, [r7, #0]
 8013742:	6839      	ldr	r1, [r7, #0]
 8013744:	2212      	movs	r2, #18
 8013746:	f7ff fa9b 	bl	8012c80 <_SendPacket>
  RECORD_END();
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	f383 8811 	msr	BASEPRI, r3
}
 8013750:	3708      	adds	r7, #8
 8013752:	46bd      	mov	sp, r7
 8013754:	bd80      	pop	{r7, pc}
 8013756:	bf00      	nop
 8013758:	2000cf00 	.word	0x2000cf00

0801375c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 801375c:	b580      	push	{r7, lr}
 801375e:	b082      	sub	sp, #8
 8013760:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8013762:	f3ef 8311 	mrs	r3, BASEPRI
 8013766:	f04f 0120 	mov.w	r1, #32
 801376a:	f381 8811 	msr	BASEPRI, r1
 801376e:	607b      	str	r3, [r7, #4]
 8013770:	4807      	ldr	r0, [pc, #28]	; (8013790 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8013772:	f7ff f9b1 	bl	8012ad8 <_PreparePacket>
 8013776:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8013778:	6838      	ldr	r0, [r7, #0]
 801377a:	6839      	ldr	r1, [r7, #0]
 801377c:	2211      	movs	r2, #17
 801377e:	f7ff fa7f 	bl	8012c80 <_SendPacket>
  RECORD_END();
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	f383 8811 	msr	BASEPRI, r3
}
 8013788:	3708      	adds	r7, #8
 801378a:	46bd      	mov	sp, r7
 801378c:	bd80      	pop	{r7, pc}
 801378e:	bf00      	nop
 8013790:	2000cf00 	.word	0x2000cf00

08013794 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8013794:	b580      	push	{r7, lr}
 8013796:	b088      	sub	sp, #32
 8013798:	af00      	add	r7, sp, #0
 801379a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 801379c:	f3ef 8311 	mrs	r3, BASEPRI
 80137a0:	f04f 0120 	mov.w	r1, #32
 80137a4:	f381 8811 	msr	BASEPRI, r1
 80137a8:	617b      	str	r3, [r7, #20]
 80137aa:	4819      	ldr	r0, [pc, #100]	; (8013810 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80137ac:	f7ff f994 	bl	8012ad8 <_PreparePacket>
 80137b0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80137b2:	693b      	ldr	r3, [r7, #16]
 80137b4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80137b6:	4b17      	ldr	r3, [pc, #92]	; (8013814 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80137b8:	691b      	ldr	r3, [r3, #16]
 80137ba:	687a      	ldr	r2, [r7, #4]
 80137bc:	1ad3      	subs	r3, r2, r3
 80137be:	089b      	lsrs	r3, r3, #2
 80137c0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80137c2:	68fb      	ldr	r3, [r7, #12]
 80137c4:	61fb      	str	r3, [r7, #28]
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	61bb      	str	r3, [r7, #24]
 80137ca:	e00b      	b.n	80137e4 <SEGGER_SYSVIEW_OnTaskCreate+0x50>
 80137cc:	69fb      	ldr	r3, [r7, #28]
 80137ce:	1c5a      	adds	r2, r3, #1
 80137d0:	61fa      	str	r2, [r7, #28]
 80137d2:	69ba      	ldr	r2, [r7, #24]
 80137d4:	b2d2      	uxtb	r2, r2
 80137d6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80137da:	b2d2      	uxtb	r2, r2
 80137dc:	701a      	strb	r2, [r3, #0]
 80137de:	69bb      	ldr	r3, [r7, #24]
 80137e0:	09db      	lsrs	r3, r3, #7
 80137e2:	61bb      	str	r3, [r7, #24]
 80137e4:	69bb      	ldr	r3, [r7, #24]
 80137e6:	2b7f      	cmp	r3, #127	; 0x7f
 80137e8:	d8f0      	bhi.n	80137cc <SEGGER_SYSVIEW_OnTaskCreate+0x38>
 80137ea:	69fb      	ldr	r3, [r7, #28]
 80137ec:	1c5a      	adds	r2, r3, #1
 80137ee:	61fa      	str	r2, [r7, #28]
 80137f0:	69ba      	ldr	r2, [r7, #24]
 80137f2:	b2d2      	uxtb	r2, r2
 80137f4:	701a      	strb	r2, [r3, #0]
 80137f6:	69fb      	ldr	r3, [r7, #28]
 80137f8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80137fa:	6938      	ldr	r0, [r7, #16]
 80137fc:	68f9      	ldr	r1, [r7, #12]
 80137fe:	2208      	movs	r2, #8
 8013800:	f7ff fa3e 	bl	8012c80 <_SendPacket>
  RECORD_END();
 8013804:	697b      	ldr	r3, [r7, #20]
 8013806:	f383 8811 	msr	BASEPRI, r3
}
 801380a:	3720      	adds	r7, #32
 801380c:	46bd      	mov	sp, r7
 801380e:	bd80      	pop	{r7, pc}
 8013810:	2000cf00 	.word	0x2000cf00
 8013814:	2000ced0 	.word	0x2000ced0

08013818 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8013818:	b580      	push	{r7, lr}
 801381a:	b088      	sub	sp, #32
 801381c:	af00      	add	r7, sp, #0
 801381e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8013820:	f3ef 8311 	mrs	r3, BASEPRI
 8013824:	f04f 0120 	mov.w	r1, #32
 8013828:	f381 8811 	msr	BASEPRI, r1
 801382c:	617b      	str	r3, [r7, #20]
 801382e:	4819      	ldr	r0, [pc, #100]	; (8013894 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8013830:	f7ff f952 	bl	8012ad8 <_PreparePacket>
 8013834:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8013836:	693b      	ldr	r3, [r7, #16]
 8013838:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 801383a:	4b17      	ldr	r3, [pc, #92]	; (8013898 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 801383c:	691b      	ldr	r3, [r3, #16]
 801383e:	687a      	ldr	r2, [r7, #4]
 8013840:	1ad3      	subs	r3, r2, r3
 8013842:	089b      	lsrs	r3, r3, #2
 8013844:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8013846:	68fb      	ldr	r3, [r7, #12]
 8013848:	61fb      	str	r3, [r7, #28]
 801384a:	687b      	ldr	r3, [r7, #4]
 801384c:	61bb      	str	r3, [r7, #24]
 801384e:	e00b      	b.n	8013868 <SEGGER_SYSVIEW_OnTaskStartExec+0x50>
 8013850:	69fb      	ldr	r3, [r7, #28]
 8013852:	1c5a      	adds	r2, r3, #1
 8013854:	61fa      	str	r2, [r7, #28]
 8013856:	69ba      	ldr	r2, [r7, #24]
 8013858:	b2d2      	uxtb	r2, r2
 801385a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801385e:	b2d2      	uxtb	r2, r2
 8013860:	701a      	strb	r2, [r3, #0]
 8013862:	69bb      	ldr	r3, [r7, #24]
 8013864:	09db      	lsrs	r3, r3, #7
 8013866:	61bb      	str	r3, [r7, #24]
 8013868:	69bb      	ldr	r3, [r7, #24]
 801386a:	2b7f      	cmp	r3, #127	; 0x7f
 801386c:	d8f0      	bhi.n	8013850 <SEGGER_SYSVIEW_OnTaskStartExec+0x38>
 801386e:	69fb      	ldr	r3, [r7, #28]
 8013870:	1c5a      	adds	r2, r3, #1
 8013872:	61fa      	str	r2, [r7, #28]
 8013874:	69ba      	ldr	r2, [r7, #24]
 8013876:	b2d2      	uxtb	r2, r2
 8013878:	701a      	strb	r2, [r3, #0]
 801387a:	69fb      	ldr	r3, [r7, #28]
 801387c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 801387e:	6938      	ldr	r0, [r7, #16]
 8013880:	68f9      	ldr	r1, [r7, #12]
 8013882:	2204      	movs	r2, #4
 8013884:	f7ff f9fc 	bl	8012c80 <_SendPacket>
  RECORD_END();
 8013888:	697b      	ldr	r3, [r7, #20]
 801388a:	f383 8811 	msr	BASEPRI, r3
}
 801388e:	3720      	adds	r7, #32
 8013890:	46bd      	mov	sp, r7
 8013892:	bd80      	pop	{r7, pc}
 8013894:	2000cf00 	.word	0x2000cf00
 8013898:	2000ced0 	.word	0x2000ced0

0801389c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 801389c:	b580      	push	{r7, lr}
 801389e:	b088      	sub	sp, #32
 80138a0:	af00      	add	r7, sp, #0
 80138a2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80138a4:	f3ef 8311 	mrs	r3, BASEPRI
 80138a8:	f04f 0120 	mov.w	r1, #32
 80138ac:	f381 8811 	msr	BASEPRI, r1
 80138b0:	617b      	str	r3, [r7, #20]
 80138b2:	4819      	ldr	r0, [pc, #100]	; (8013918 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80138b4:	f7ff f910 	bl	8012ad8 <_PreparePacket>
 80138b8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80138ba:	693b      	ldr	r3, [r7, #16]
 80138bc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80138be:	4b17      	ldr	r3, [pc, #92]	; (801391c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80138c0:	691b      	ldr	r3, [r3, #16]
 80138c2:	687a      	ldr	r2, [r7, #4]
 80138c4:	1ad3      	subs	r3, r2, r3
 80138c6:	089b      	lsrs	r3, r3, #2
 80138c8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80138ca:	68fb      	ldr	r3, [r7, #12]
 80138cc:	61fb      	str	r3, [r7, #28]
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	61bb      	str	r3, [r7, #24]
 80138d2:	e00b      	b.n	80138ec <SEGGER_SYSVIEW_OnTaskStartReady+0x50>
 80138d4:	69fb      	ldr	r3, [r7, #28]
 80138d6:	1c5a      	adds	r2, r3, #1
 80138d8:	61fa      	str	r2, [r7, #28]
 80138da:	69ba      	ldr	r2, [r7, #24]
 80138dc:	b2d2      	uxtb	r2, r2
 80138de:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80138e2:	b2d2      	uxtb	r2, r2
 80138e4:	701a      	strb	r2, [r3, #0]
 80138e6:	69bb      	ldr	r3, [r7, #24]
 80138e8:	09db      	lsrs	r3, r3, #7
 80138ea:	61bb      	str	r3, [r7, #24]
 80138ec:	69bb      	ldr	r3, [r7, #24]
 80138ee:	2b7f      	cmp	r3, #127	; 0x7f
 80138f0:	d8f0      	bhi.n	80138d4 <SEGGER_SYSVIEW_OnTaskStartReady+0x38>
 80138f2:	69fb      	ldr	r3, [r7, #28]
 80138f4:	1c5a      	adds	r2, r3, #1
 80138f6:	61fa      	str	r2, [r7, #28]
 80138f8:	69ba      	ldr	r2, [r7, #24]
 80138fa:	b2d2      	uxtb	r2, r2
 80138fc:	701a      	strb	r2, [r3, #0]
 80138fe:	69fb      	ldr	r3, [r7, #28]
 8013900:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8013902:	6938      	ldr	r0, [r7, #16]
 8013904:	68f9      	ldr	r1, [r7, #12]
 8013906:	2206      	movs	r2, #6
 8013908:	f7ff f9ba 	bl	8012c80 <_SendPacket>
  RECORD_END();
 801390c:	697b      	ldr	r3, [r7, #20]
 801390e:	f383 8811 	msr	BASEPRI, r3
}
 8013912:	3720      	adds	r7, #32
 8013914:	46bd      	mov	sp, r7
 8013916:	bd80      	pop	{r7, pc}
 8013918:	2000cf00 	.word	0x2000cf00
 801391c:	2000ced0 	.word	0x2000ced0

08013920 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8013920:	b580      	push	{r7, lr}
 8013922:	b08a      	sub	sp, #40	; 0x28
 8013924:	af00      	add	r7, sp, #0
 8013926:	6078      	str	r0, [r7, #4]
 8013928:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 801392a:	f3ef 8311 	mrs	r3, BASEPRI
 801392e:	f04f 0120 	mov.w	r1, #32
 8013932:	f381 8811 	msr	BASEPRI, r1
 8013936:	617b      	str	r3, [r7, #20]
 8013938:	4827      	ldr	r0, [pc, #156]	; (80139d8 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 801393a:	f7ff f8cd 	bl	8012ad8 <_PreparePacket>
 801393e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8013940:	693b      	ldr	r3, [r7, #16]
 8013942:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8013944:	4b25      	ldr	r3, [pc, #148]	; (80139dc <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8013946:	691b      	ldr	r3, [r3, #16]
 8013948:	687a      	ldr	r2, [r7, #4]
 801394a:	1ad3      	subs	r3, r2, r3
 801394c:	089b      	lsrs	r3, r3, #2
 801394e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	627b      	str	r3, [r7, #36]	; 0x24
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	623b      	str	r3, [r7, #32]
 8013958:	e00b      	b.n	8013972 <SEGGER_SYSVIEW_OnTaskStopReady+0x52>
 801395a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801395c:	1c5a      	adds	r2, r3, #1
 801395e:	627a      	str	r2, [r7, #36]	; 0x24
 8013960:	6a3a      	ldr	r2, [r7, #32]
 8013962:	b2d2      	uxtb	r2, r2
 8013964:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013968:	b2d2      	uxtb	r2, r2
 801396a:	701a      	strb	r2, [r3, #0]
 801396c:	6a3b      	ldr	r3, [r7, #32]
 801396e:	09db      	lsrs	r3, r3, #7
 8013970:	623b      	str	r3, [r7, #32]
 8013972:	6a3b      	ldr	r3, [r7, #32]
 8013974:	2b7f      	cmp	r3, #127	; 0x7f
 8013976:	d8f0      	bhi.n	801395a <SEGGER_SYSVIEW_OnTaskStopReady+0x3a>
 8013978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801397a:	1c5a      	adds	r2, r3, #1
 801397c:	627a      	str	r2, [r7, #36]	; 0x24
 801397e:	6a3a      	ldr	r2, [r7, #32]
 8013980:	b2d2      	uxtb	r2, r2
 8013982:	701a      	strb	r2, [r3, #0]
 8013984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013986:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	61fb      	str	r3, [r7, #28]
 801398c:	683b      	ldr	r3, [r7, #0]
 801398e:	61bb      	str	r3, [r7, #24]
 8013990:	e00b      	b.n	80139aa <SEGGER_SYSVIEW_OnTaskStopReady+0x8a>
 8013992:	69fb      	ldr	r3, [r7, #28]
 8013994:	1c5a      	adds	r2, r3, #1
 8013996:	61fa      	str	r2, [r7, #28]
 8013998:	69ba      	ldr	r2, [r7, #24]
 801399a:	b2d2      	uxtb	r2, r2
 801399c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80139a0:	b2d2      	uxtb	r2, r2
 80139a2:	701a      	strb	r2, [r3, #0]
 80139a4:	69bb      	ldr	r3, [r7, #24]
 80139a6:	09db      	lsrs	r3, r3, #7
 80139a8:	61bb      	str	r3, [r7, #24]
 80139aa:	69bb      	ldr	r3, [r7, #24]
 80139ac:	2b7f      	cmp	r3, #127	; 0x7f
 80139ae:	d8f0      	bhi.n	8013992 <SEGGER_SYSVIEW_OnTaskStopReady+0x72>
 80139b0:	69fb      	ldr	r3, [r7, #28]
 80139b2:	1c5a      	adds	r2, r3, #1
 80139b4:	61fa      	str	r2, [r7, #28]
 80139b6:	69ba      	ldr	r2, [r7, #24]
 80139b8:	b2d2      	uxtb	r2, r2
 80139ba:	701a      	strb	r2, [r3, #0]
 80139bc:	69fb      	ldr	r3, [r7, #28]
 80139be:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80139c0:	6938      	ldr	r0, [r7, #16]
 80139c2:	68f9      	ldr	r1, [r7, #12]
 80139c4:	2207      	movs	r2, #7
 80139c6:	f7ff f95b 	bl	8012c80 <_SendPacket>
  RECORD_END();
 80139ca:	697b      	ldr	r3, [r7, #20]
 80139cc:	f383 8811 	msr	BASEPRI, r3
}
 80139d0:	3728      	adds	r7, #40	; 0x28
 80139d2:	46bd      	mov	sp, r7
 80139d4:	bd80      	pop	{r7, pc}
 80139d6:	bf00      	nop
 80139d8:	2000cf00 	.word	0x2000cf00
 80139dc:	2000ced0 	.word	0x2000ced0

080139e0 <SEGGER_SYSVIEW_SendPacket>:
*
*  Return value
*    !=0:  Success, Message sent.
*    ==0:  Buffer full, Message *NOT* sent.
*/
int SEGGER_SYSVIEW_SendPacket(U8* pPacket, U8* pPayloadEnd, unsigned int EventId) {
 80139e0:	b580      	push	{r7, lr}
 80139e2:	b086      	sub	sp, #24
 80139e4:	af00      	add	r7, sp, #0
 80139e6:	60f8      	str	r0, [r7, #12]
 80139e8:	60b9      	str	r1, [r7, #8]
 80139ea:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 1)
  SEGGER_SYSVIEW_LOCK();
 80139ec:	f3ef 8311 	mrs	r3, BASEPRI
 80139f0:	f04f 0120 	mov.w	r1, #32
 80139f4:	f381 8811 	msr	BASEPRI, r1
 80139f8:	617b      	str	r3, [r7, #20]
#endif
  _SendPacket(pPacket + 4, pPayloadEnd, EventId);
 80139fa:	68fb      	ldr	r3, [r7, #12]
 80139fc:	3304      	adds	r3, #4
 80139fe:	4618      	mov	r0, r3
 8013a00:	68b9      	ldr	r1, [r7, #8]
 8013a02:	687a      	ldr	r2, [r7, #4]
 8013a04:	f7ff f93c 	bl	8012c80 <_SendPacket>
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 1)
  SEGGER_SYSVIEW_UNLOCK();
 8013a08:	697b      	ldr	r3, [r7, #20]
 8013a0a:	f383 8811 	msr	BASEPRI, r3
#endif
  return 0;
 8013a0e:	2300      	movs	r3, #0
}
 8013a10:	4618      	mov	r0, r3
 8013a12:	3718      	adds	r7, #24
 8013a14:	46bd      	mov	sp, r7
 8013a16:	bd80      	pop	{r7, pc}

08013a18 <SEGGER_SYSVIEW_EncodeU32>:
*  Return value
*    Pointer to the byte following the value, i.e. the first free
*    byte in the payload and the next position to store payload
*    content.
*/
U8* SEGGER_SYSVIEW_EncodeU32(U8* pPayload, U32 Value) {
 8013a18:	b480      	push	{r7}
 8013a1a:	b085      	sub	sp, #20
 8013a1c:	af00      	add	r7, sp, #0
 8013a1e:	6078      	str	r0, [r7, #4]
 8013a20:	6039      	str	r1, [r7, #0]
  ENCODE_U32(pPayload, Value);
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	60fb      	str	r3, [r7, #12]
 8013a26:	683b      	ldr	r3, [r7, #0]
 8013a28:	60bb      	str	r3, [r7, #8]
 8013a2a:	e00b      	b.n	8013a44 <SEGGER_SYSVIEW_EncodeU32+0x2c>
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	1c5a      	adds	r2, r3, #1
 8013a30:	60fa      	str	r2, [r7, #12]
 8013a32:	68ba      	ldr	r2, [r7, #8]
 8013a34:	b2d2      	uxtb	r2, r2
 8013a36:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013a3a:	b2d2      	uxtb	r2, r2
 8013a3c:	701a      	strb	r2, [r3, #0]
 8013a3e:	68bb      	ldr	r3, [r7, #8]
 8013a40:	09db      	lsrs	r3, r3, #7
 8013a42:	60bb      	str	r3, [r7, #8]
 8013a44:	68bb      	ldr	r3, [r7, #8]
 8013a46:	2b7f      	cmp	r3, #127	; 0x7f
 8013a48:	d8f0      	bhi.n	8013a2c <SEGGER_SYSVIEW_EncodeU32+0x14>
 8013a4a:	68fb      	ldr	r3, [r7, #12]
 8013a4c:	1c5a      	adds	r2, r3, #1
 8013a4e:	60fa      	str	r2, [r7, #12]
 8013a50:	68ba      	ldr	r2, [r7, #8]
 8013a52:	b2d2      	uxtb	r2, r2
 8013a54:	701a      	strb	r2, [r3, #0]
 8013a56:	68fb      	ldr	r3, [r7, #12]
 8013a58:	607b      	str	r3, [r7, #4]
  return pPayload;
 8013a5a:	687b      	ldr	r3, [r7, #4]
}
 8013a5c:	4618      	mov	r0, r3
 8013a5e:	3714      	adds	r7, #20
 8013a60:	46bd      	mov	sp, r7
 8013a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a66:	4770      	bx	lr

08013a68 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8013a68:	b480      	push	{r7}
 8013a6a:	b083      	sub	sp, #12
 8013a6c:	af00      	add	r7, sp, #0
 8013a6e:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8013a70:	4b05      	ldr	r3, [pc, #20]	; (8013a88 <SEGGER_SYSVIEW_ShrinkId+0x20>)
 8013a72:	691b      	ldr	r3, [r3, #16]
 8013a74:	687a      	ldr	r2, [r7, #4]
 8013a76:	1ad3      	subs	r3, r2, r3
 8013a78:	089b      	lsrs	r3, r3, #2
}
 8013a7a:	4618      	mov	r0, r3
 8013a7c:	370c      	adds	r7, #12
 8013a7e:	46bd      	mov	sp, r7
 8013a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a84:	4770      	bx	lr
 8013a86:	bf00      	nop
 8013a88:	2000ced0 	.word	0x2000ced0

08013a8c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8013a8c:	b580      	push	{r7, lr}
 8013a8e:	b08c      	sub	sp, #48	; 0x30
 8013a90:	af00      	add	r7, sp, #0
 8013a92:	4603      	mov	r3, r0
 8013a94:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8013a96:	4b3a      	ldr	r3, [pc, #232]	; (8013b80 <SEGGER_SYSVIEW_SendModule+0xf4>)
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d06c      	beq.n	8013b78 <SEGGER_SYSVIEW_SendModule+0xec>
    pModule = _pFirstModule;
 8013a9e:	4b38      	ldr	r3, [pc, #224]	; (8013b80 <SEGGER_SYSVIEW_SendModule+0xf4>)
 8013aa0:	681b      	ldr	r3, [r3, #0]
 8013aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8013aa4:	2300      	movs	r3, #0
 8013aa6:	62bb      	str	r3, [r7, #40]	; 0x28
 8013aa8:	e009      	b.n	8013abe <SEGGER_SYSVIEW_SendModule+0x32>
      pModule = pModule->pNext;
 8013aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013aac:	691b      	ldr	r3, [r3, #16]
 8013aae:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8013ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d100      	bne.n	8013ab8 <SEGGER_SYSVIEW_SendModule+0x2c>
        break;
 8013ab6:	e006      	b.n	8013ac6 <SEGGER_SYSVIEW_SendModule+0x3a>
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
    pModule = _pFirstModule;
    for (n = 0; n < ModuleId; n++) {
 8013ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013aba:	3301      	adds	r3, #1
 8013abc:	62bb      	str	r3, [r7, #40]	; 0x28
 8013abe:	79fa      	ldrb	r2, [r7, #7]
 8013ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ac2:	429a      	cmp	r2, r3
 8013ac4:	d8f1      	bhi.n	8013aaa <SEGGER_SYSVIEW_SendModule+0x1e>
      pModule = pModule->pNext;
      if (pModule == 0) {
        break;
      }
    }
    if (pModule != 0) {
 8013ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d055      	beq.n	8013b78 <SEGGER_SYSVIEW_SendModule+0xec>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8013acc:	f3ef 8311 	mrs	r3, BASEPRI
 8013ad0:	f04f 0120 	mov.w	r1, #32
 8013ad4:	f381 8811 	msr	BASEPRI, r1
 8013ad8:	617b      	str	r3, [r7, #20]
 8013ada:	482a      	ldr	r0, [pc, #168]	; (8013b84 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8013adc:	f7fe fffc 	bl	8012ad8 <_PreparePacket>
 8013ae0:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8013ae2:	693b      	ldr	r3, [r7, #16]
 8013ae4:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8013aea:	79fb      	ldrb	r3, [r7, #7]
 8013aec:	623b      	str	r3, [r7, #32]
 8013aee:	e00b      	b.n	8013b08 <SEGGER_SYSVIEW_SendModule+0x7c>
 8013af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013af2:	1c5a      	adds	r2, r3, #1
 8013af4:	627a      	str	r2, [r7, #36]	; 0x24
 8013af6:	6a3a      	ldr	r2, [r7, #32]
 8013af8:	b2d2      	uxtb	r2, r2
 8013afa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013afe:	b2d2      	uxtb	r2, r2
 8013b00:	701a      	strb	r2, [r3, #0]
 8013b02:	6a3b      	ldr	r3, [r7, #32]
 8013b04:	09db      	lsrs	r3, r3, #7
 8013b06:	623b      	str	r3, [r7, #32]
 8013b08:	6a3b      	ldr	r3, [r7, #32]
 8013b0a:	2b7f      	cmp	r3, #127	; 0x7f
 8013b0c:	d8f0      	bhi.n	8013af0 <SEGGER_SYSVIEW_SendModule+0x64>
 8013b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b10:	1c5a      	adds	r2, r3, #1
 8013b12:	627a      	str	r2, [r7, #36]	; 0x24
 8013b14:	6a3a      	ldr	r2, [r7, #32]
 8013b16:	b2d2      	uxtb	r2, r2
 8013b18:	701a      	strb	r2, [r3, #0]
 8013b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b1c:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	61fb      	str	r3, [r7, #28]
 8013b22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b24:	689b      	ldr	r3, [r3, #8]
 8013b26:	61bb      	str	r3, [r7, #24]
 8013b28:	e00b      	b.n	8013b42 <SEGGER_SYSVIEW_SendModule+0xb6>
 8013b2a:	69fb      	ldr	r3, [r7, #28]
 8013b2c:	1c5a      	adds	r2, r3, #1
 8013b2e:	61fa      	str	r2, [r7, #28]
 8013b30:	69ba      	ldr	r2, [r7, #24]
 8013b32:	b2d2      	uxtb	r2, r2
 8013b34:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013b38:	b2d2      	uxtb	r2, r2
 8013b3a:	701a      	strb	r2, [r3, #0]
 8013b3c:	69bb      	ldr	r3, [r7, #24]
 8013b3e:	09db      	lsrs	r3, r3, #7
 8013b40:	61bb      	str	r3, [r7, #24]
 8013b42:	69bb      	ldr	r3, [r7, #24]
 8013b44:	2b7f      	cmp	r3, #127	; 0x7f
 8013b46:	d8f0      	bhi.n	8013b2a <SEGGER_SYSVIEW_SendModule+0x9e>
 8013b48:	69fb      	ldr	r3, [r7, #28]
 8013b4a:	1c5a      	adds	r2, r3, #1
 8013b4c:	61fa      	str	r2, [r7, #28]
 8013b4e:	69ba      	ldr	r2, [r7, #24]
 8013b50:	b2d2      	uxtb	r2, r2
 8013b52:	701a      	strb	r2, [r3, #0]
 8013b54:	69fb      	ldr	r3, [r7, #28]
 8013b56:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8013b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	68f8      	ldr	r0, [r7, #12]
 8013b5e:	4619      	mov	r1, r3
 8013b60:	2280      	movs	r2, #128	; 0x80
 8013b62:	f7fe ff6b 	bl	8012a3c <_EncodeStr>
 8013b66:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8013b68:	6938      	ldr	r0, [r7, #16]
 8013b6a:	68f9      	ldr	r1, [r7, #12]
 8013b6c:	2216      	movs	r2, #22
 8013b6e:	f7ff f887 	bl	8012c80 <_SendPacket>
      RECORD_END();
 8013b72:	697b      	ldr	r3, [r7, #20]
 8013b74:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8013b78:	3730      	adds	r7, #48	; 0x30
 8013b7a:	46bd      	mov	sp, r7
 8013b7c:	bd80      	pop	{r7, pc}
 8013b7e:	bf00      	nop
 8013b80:	2000cef8 	.word	0x2000cef8
 8013b84:	2000cf00 	.word	0x2000cf00

08013b88 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8013b88:	b580      	push	{r7, lr}
 8013b8a:	b082      	sub	sp, #8
 8013b8c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8013b8e:	4b0b      	ldr	r3, [pc, #44]	; (8013bbc <SEGGER_SYSVIEW_SendModuleDescription+0x34>)
 8013b90:	681b      	ldr	r3, [r3, #0]
 8013b92:	2b00      	cmp	r3, #0
 8013b94:	d00f      	beq.n	8013bb6 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8013b96:	4b09      	ldr	r3, [pc, #36]	; (8013bbc <SEGGER_SYSVIEW_SendModuleDescription+0x34>)
 8013b98:	681b      	ldr	r3, [r3, #0]
 8013b9a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	68db      	ldr	r3, [r3, #12]
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d002      	beq.n	8013baa <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	68db      	ldr	r3, [r3, #12]
 8013ba8:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	691b      	ldr	r3, [r3, #16]
 8013bae:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d1f2      	bne.n	8013b9c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8013bb6:	3708      	adds	r7, #8
 8013bb8:	46bd      	mov	sp, r7
 8013bba:	bd80      	pop	{r7, pc}
 8013bbc:	2000cef8 	.word	0x2000cef8

08013bc0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8013bc0:	b580      	push	{r7, lr}
 8013bc2:	b086      	sub	sp, #24
 8013bc4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8013bc6:	f3ef 8311 	mrs	r3, BASEPRI
 8013bca:	f04f 0120 	mov.w	r1, #32
 8013bce:	f381 8811 	msr	BASEPRI, r1
 8013bd2:	60fb      	str	r3, [r7, #12]
 8013bd4:	4816      	ldr	r0, [pc, #88]	; (8013c30 <SEGGER_SYSVIEW_SendNumModules+0x70>)
 8013bd6:	f7fe ff7f 	bl	8012ad8 <_PreparePacket>
 8013bda:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8013bdc:	68bb      	ldr	r3, [r7, #8]
 8013bde:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	617b      	str	r3, [r7, #20]
 8013be4:	4b13      	ldr	r3, [pc, #76]	; (8013c34 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8013be6:	781b      	ldrb	r3, [r3, #0]
 8013be8:	613b      	str	r3, [r7, #16]
 8013bea:	e00b      	b.n	8013c04 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8013bec:	697b      	ldr	r3, [r7, #20]
 8013bee:	1c5a      	adds	r2, r3, #1
 8013bf0:	617a      	str	r2, [r7, #20]
 8013bf2:	693a      	ldr	r2, [r7, #16]
 8013bf4:	b2d2      	uxtb	r2, r2
 8013bf6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013bfa:	b2d2      	uxtb	r2, r2
 8013bfc:	701a      	strb	r2, [r3, #0]
 8013bfe:	693b      	ldr	r3, [r7, #16]
 8013c00:	09db      	lsrs	r3, r3, #7
 8013c02:	613b      	str	r3, [r7, #16]
 8013c04:	693b      	ldr	r3, [r7, #16]
 8013c06:	2b7f      	cmp	r3, #127	; 0x7f
 8013c08:	d8f0      	bhi.n	8013bec <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8013c0a:	697b      	ldr	r3, [r7, #20]
 8013c0c:	1c5a      	adds	r2, r3, #1
 8013c0e:	617a      	str	r2, [r7, #20]
 8013c10:	693a      	ldr	r2, [r7, #16]
 8013c12:	b2d2      	uxtb	r2, r2
 8013c14:	701a      	strb	r2, [r3, #0]
 8013c16:	697b      	ldr	r3, [r7, #20]
 8013c18:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8013c1a:	68b8      	ldr	r0, [r7, #8]
 8013c1c:	6879      	ldr	r1, [r7, #4]
 8013c1e:	221b      	movs	r2, #27
 8013c20:	f7ff f82e 	bl	8012c80 <_SendPacket>
  RECORD_END();
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	f383 8811 	msr	BASEPRI, r3
}
 8013c2a:	3718      	adds	r7, #24
 8013c2c:	46bd      	mov	sp, r7
 8013c2e:	bd80      	pop	{r7, pc}
 8013c30:	2000cf00 	.word	0x2000cf00
 8013c34:	2000cefc 	.word	0x2000cefc

08013c38 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8013c38:	b580      	push	{r7, lr}
 8013c3a:	b08a      	sub	sp, #40	; 0x28
 8013c3c:	af00      	add	r7, sp, #0
 8013c3e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8013c40:	f3ef 8311 	mrs	r3, BASEPRI
 8013c44:	f04f 0120 	mov.w	r1, #32
 8013c48:	f381 8811 	msr	BASEPRI, r1
 8013c4c:	617b      	str	r3, [r7, #20]
 8013c4e:	4826      	ldr	r0, [pc, #152]	; (8013ce8 <SEGGER_SYSVIEW_Warn+0xb0>)
 8013c50:	f7fe ff42 	bl	8012ad8 <_PreparePacket>
 8013c54:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8013c56:	6938      	ldr	r0, [r7, #16]
 8013c58:	6879      	ldr	r1, [r7, #4]
 8013c5a:	2280      	movs	r2, #128	; 0x80
 8013c5c:	f7fe feee 	bl	8012a3c <_EncodeStr>
 8013c60:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	627b      	str	r3, [r7, #36]	; 0x24
 8013c66:	2301      	movs	r3, #1
 8013c68:	623b      	str	r3, [r7, #32]
 8013c6a:	e00b      	b.n	8013c84 <SEGGER_SYSVIEW_Warn+0x4c>
 8013c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c6e:	1c5a      	adds	r2, r3, #1
 8013c70:	627a      	str	r2, [r7, #36]	; 0x24
 8013c72:	6a3a      	ldr	r2, [r7, #32]
 8013c74:	b2d2      	uxtb	r2, r2
 8013c76:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013c7a:	b2d2      	uxtb	r2, r2
 8013c7c:	701a      	strb	r2, [r3, #0]
 8013c7e:	6a3b      	ldr	r3, [r7, #32]
 8013c80:	09db      	lsrs	r3, r3, #7
 8013c82:	623b      	str	r3, [r7, #32]
 8013c84:	6a3b      	ldr	r3, [r7, #32]
 8013c86:	2b7f      	cmp	r3, #127	; 0x7f
 8013c88:	d8f0      	bhi.n	8013c6c <SEGGER_SYSVIEW_Warn+0x34>
 8013c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c8c:	1c5a      	adds	r2, r3, #1
 8013c8e:	627a      	str	r2, [r7, #36]	; 0x24
 8013c90:	6a3a      	ldr	r2, [r7, #32]
 8013c92:	b2d2      	uxtb	r2, r2
 8013c94:	701a      	strb	r2, [r3, #0]
 8013c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c98:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8013c9a:	68fb      	ldr	r3, [r7, #12]
 8013c9c:	61fb      	str	r3, [r7, #28]
 8013c9e:	2300      	movs	r3, #0
 8013ca0:	61bb      	str	r3, [r7, #24]
 8013ca2:	e00b      	b.n	8013cbc <SEGGER_SYSVIEW_Warn+0x84>
 8013ca4:	69fb      	ldr	r3, [r7, #28]
 8013ca6:	1c5a      	adds	r2, r3, #1
 8013ca8:	61fa      	str	r2, [r7, #28]
 8013caa:	69ba      	ldr	r2, [r7, #24]
 8013cac:	b2d2      	uxtb	r2, r2
 8013cae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8013cb2:	b2d2      	uxtb	r2, r2
 8013cb4:	701a      	strb	r2, [r3, #0]
 8013cb6:	69bb      	ldr	r3, [r7, #24]
 8013cb8:	09db      	lsrs	r3, r3, #7
 8013cba:	61bb      	str	r3, [r7, #24]
 8013cbc:	69bb      	ldr	r3, [r7, #24]
 8013cbe:	2b7f      	cmp	r3, #127	; 0x7f
 8013cc0:	d8f0      	bhi.n	8013ca4 <SEGGER_SYSVIEW_Warn+0x6c>
 8013cc2:	69fb      	ldr	r3, [r7, #28]
 8013cc4:	1c5a      	adds	r2, r3, #1
 8013cc6:	61fa      	str	r2, [r7, #28]
 8013cc8:	69ba      	ldr	r2, [r7, #24]
 8013cca:	b2d2      	uxtb	r2, r2
 8013ccc:	701a      	strb	r2, [r3, #0]
 8013cce:	69fb      	ldr	r3, [r7, #28]
 8013cd0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8013cd2:	6938      	ldr	r0, [r7, #16]
 8013cd4:	68f9      	ldr	r1, [r7, #12]
 8013cd6:	221a      	movs	r2, #26
 8013cd8:	f7fe ffd2 	bl	8012c80 <_SendPacket>
  RECORD_END();
 8013cdc:	697b      	ldr	r3, [r7, #20]
 8013cde:	f383 8811 	msr	BASEPRI, r3
}
 8013ce2:	3728      	adds	r7, #40	; 0x28
 8013ce4:	46bd      	mov	sp, r7
 8013ce6:	bd80      	pop	{r7, pc}
 8013ce8:	2000cf00 	.word	0x2000cf00

08013cec <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8013cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013cee:	b085      	sub	sp, #20
 8013cf0:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8013cf2:	2300      	movs	r3, #0
 8013cf4:	607b      	str	r3, [r7, #4]
 8013cf6:	e033      	b.n	8013d60 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8013cf8:	491d      	ldr	r1, [pc, #116]	; (8013d70 <_cbSendTaskList+0x84>)
 8013cfa:	687a      	ldr	r2, [r7, #4]
 8013cfc:	4613      	mov	r3, r2
 8013cfe:	009b      	lsls	r3, r3, #2
 8013d00:	4413      	add	r3, r2
 8013d02:	009b      	lsls	r3, r3, #2
 8013d04:	440b      	add	r3, r1
 8013d06:	6818      	ldr	r0, [r3, #0]
 8013d08:	4919      	ldr	r1, [pc, #100]	; (8013d70 <_cbSendTaskList+0x84>)
 8013d0a:	687a      	ldr	r2, [r7, #4]
 8013d0c:	4613      	mov	r3, r2
 8013d0e:	009b      	lsls	r3, r3, #2
 8013d10:	4413      	add	r3, r2
 8013d12:	009b      	lsls	r3, r3, #2
 8013d14:	440b      	add	r3, r1
 8013d16:	685e      	ldr	r6, [r3, #4]
 8013d18:	4915      	ldr	r1, [pc, #84]	; (8013d70 <_cbSendTaskList+0x84>)
 8013d1a:	687a      	ldr	r2, [r7, #4]
 8013d1c:	4613      	mov	r3, r2
 8013d1e:	009b      	lsls	r3, r3, #2
 8013d20:	4413      	add	r3, r2
 8013d22:	009b      	lsls	r3, r3, #2
 8013d24:	440b      	add	r3, r1
 8013d26:	3308      	adds	r3, #8
 8013d28:	681d      	ldr	r5, [r3, #0]
 8013d2a:	4911      	ldr	r1, [pc, #68]	; (8013d70 <_cbSendTaskList+0x84>)
 8013d2c:	687a      	ldr	r2, [r7, #4]
 8013d2e:	4613      	mov	r3, r2
 8013d30:	009b      	lsls	r3, r3, #2
 8013d32:	4413      	add	r3, r2
 8013d34:	009b      	lsls	r3, r3, #2
 8013d36:	440b      	add	r3, r1
 8013d38:	3308      	adds	r3, #8
 8013d3a:	685c      	ldr	r4, [r3, #4]
 8013d3c:	490c      	ldr	r1, [pc, #48]	; (8013d70 <_cbSendTaskList+0x84>)
 8013d3e:	687a      	ldr	r2, [r7, #4]
 8013d40:	4613      	mov	r3, r2
 8013d42:	009b      	lsls	r3, r3, #2
 8013d44:	4413      	add	r3, r2
 8013d46:	009b      	lsls	r3, r3, #2
 8013d48:	440b      	add	r3, r1
 8013d4a:	3310      	adds	r3, #16
 8013d4c:	681b      	ldr	r3, [r3, #0]
 8013d4e:	9300      	str	r3, [sp, #0]
 8013d50:	4631      	mov	r1, r6
 8013d52:	462a      	mov	r2, r5
 8013d54:	4623      	mov	r3, r4
 8013d56:	f000 f8a9 	bl	8013eac <SYSVIEW_SendTaskInfo>
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	3301      	adds	r3, #1
 8013d5e:	607b      	str	r3, [r7, #4]
 8013d60:	4b04      	ldr	r3, [pc, #16]	; (8013d74 <_cbSendTaskList+0x88>)
 8013d62:	681b      	ldr	r3, [r3, #0]
 8013d64:	687a      	ldr	r2, [r7, #4]
 8013d66:	429a      	cmp	r2, r3
 8013d68:	d3c6      	bcc.n	8013cf8 <_cbSendTaskList+0xc>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
  }
}
 8013d6a:	370c      	adds	r7, #12
 8013d6c:	46bd      	mov	sp, r7
 8013d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013d70:	2000cfe4 	.word	0x2000cfe4
 8013d74:	2000d084 	.word	0x2000d084

08013d78 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8013d78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013d7c:	b082      	sub	sp, #8
 8013d7e:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8013d80:	f7f2 fc2a 	bl	80065d8 <xTaskGetTickCountFromISR>
 8013d84:	4603      	mov	r3, r0
 8013d86:	461a      	mov	r2, r3
 8013d88:	f04f 0300 	mov.w	r3, #0
 8013d8c:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8013d90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8013d94:	4602      	mov	r2, r0
 8013d96:	460b      	mov	r3, r1
 8013d98:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8013d9c:	ea4b 7b92 	orr.w	fp, fp, r2, lsr #30
 8013da0:	ea4f 0a82 	mov.w	sl, r2, lsl #2
 8013da4:	4652      	mov	r2, sl
 8013da6:	465b      	mov	r3, fp
 8013da8:	015d      	lsls	r5, r3, #5
 8013daa:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8013dae:	0154      	lsls	r4, r2, #5
 8013db0:	1aa4      	subs	r4, r4, r2
 8013db2:	eb65 0503 	sbc.w	r5, r5, r3
 8013db6:	1824      	adds	r4, r4, r0
 8013db8:	eb45 0501 	adc.w	r5, r5, r1
 8013dbc:	ea4f 09c5 	mov.w	r9, r5, lsl #3
 8013dc0:	ea49 7954 	orr.w	r9, r9, r4, lsr #29
 8013dc4:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8013dc8:	4644      	mov	r4, r8
 8013dca:	464d      	mov	r5, r9
 8013dcc:	e9c7 4500 	strd	r4, r5, [r7]
  return Time;
 8013dd0:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8013dd4:	4610      	mov	r0, r2
 8013dd6:	4619      	mov	r1, r3
 8013dd8:	3708      	adds	r7, #8
 8013dda:	46bd      	mov	sp, r7
 8013ddc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08013de0 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8013de0:	b580      	push	{r7, lr}
 8013de2:	b086      	sub	sp, #24
 8013de4:	af02      	add	r7, sp, #8
 8013de6:	60f8      	str	r0, [r7, #12]
 8013de8:	60b9      	str	r1, [r7, #8]
 8013dea:	607a      	str	r2, [r7, #4]
 8013dec:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8013dee:	68b8      	ldr	r0, [r7, #8]
 8013df0:	492a      	ldr	r1, [pc, #168]	; (8013e9c <SYSVIEW_AddTask+0xbc>)
 8013df2:	2205      	movs	r2, #5
 8013df4:	f000 f8f4 	bl	8013fe0 <memcmp>
 8013df8:	4603      	mov	r3, r0
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d100      	bne.n	8013e00 <SYSVIEW_AddTask+0x20>
    return;
 8013dfe:	e049      	b.n	8013e94 <SYSVIEW_AddTask+0xb4>
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8013e00:	4b27      	ldr	r3, [pc, #156]	; (8013ea0 <SYSVIEW_AddTask+0xc0>)
 8013e02:	681b      	ldr	r3, [r3, #0]
 8013e04:	2b07      	cmp	r3, #7
 8013e06:	d903      	bls.n	8013e10 <SYSVIEW_AddTask+0x30>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8013e08:	4826      	ldr	r0, [pc, #152]	; (8013ea4 <SYSVIEW_AddTask+0xc4>)
 8013e0a:	f7ff ff15 	bl	8013c38 <SEGGER_SYSVIEW_Warn>
    return;
 8013e0e:	e041      	b.n	8013e94 <SYSVIEW_AddTask+0xb4>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8013e10:	4b23      	ldr	r3, [pc, #140]	; (8013ea0 <SYSVIEW_AddTask+0xc0>)
 8013e12:	681a      	ldr	r2, [r3, #0]
 8013e14:	4924      	ldr	r1, [pc, #144]	; (8013ea8 <SYSVIEW_AddTask+0xc8>)
 8013e16:	4613      	mov	r3, r2
 8013e18:	009b      	lsls	r3, r3, #2
 8013e1a:	4413      	add	r3, r2
 8013e1c:	009b      	lsls	r3, r3, #2
 8013e1e:	440b      	add	r3, r1
 8013e20:	68fa      	ldr	r2, [r7, #12]
 8013e22:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8013e24:	4b1e      	ldr	r3, [pc, #120]	; (8013ea0 <SYSVIEW_AddTask+0xc0>)
 8013e26:	681a      	ldr	r2, [r3, #0]
 8013e28:	491f      	ldr	r1, [pc, #124]	; (8013ea8 <SYSVIEW_AddTask+0xc8>)
 8013e2a:	4613      	mov	r3, r2
 8013e2c:	009b      	lsls	r3, r3, #2
 8013e2e:	4413      	add	r3, r2
 8013e30:	009b      	lsls	r3, r3, #2
 8013e32:	440b      	add	r3, r1
 8013e34:	68ba      	ldr	r2, [r7, #8]
 8013e36:	605a      	str	r2, [r3, #4]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8013e38:	4b19      	ldr	r3, [pc, #100]	; (8013ea0 <SYSVIEW_AddTask+0xc0>)
 8013e3a:	681a      	ldr	r2, [r3, #0]
 8013e3c:	491a      	ldr	r1, [pc, #104]	; (8013ea8 <SYSVIEW_AddTask+0xc8>)
 8013e3e:	4613      	mov	r3, r2
 8013e40:	009b      	lsls	r3, r3, #2
 8013e42:	4413      	add	r3, r2
 8013e44:	009b      	lsls	r3, r3, #2
 8013e46:	440b      	add	r3, r1
 8013e48:	3308      	adds	r3, #8
 8013e4a:	687a      	ldr	r2, [r7, #4]
 8013e4c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8013e4e:	4b14      	ldr	r3, [pc, #80]	; (8013ea0 <SYSVIEW_AddTask+0xc0>)
 8013e50:	681a      	ldr	r2, [r3, #0]
 8013e52:	4915      	ldr	r1, [pc, #84]	; (8013ea8 <SYSVIEW_AddTask+0xc8>)
 8013e54:	4613      	mov	r3, r2
 8013e56:	009b      	lsls	r3, r3, #2
 8013e58:	4413      	add	r3, r2
 8013e5a:	009b      	lsls	r3, r3, #2
 8013e5c:	440b      	add	r3, r1
 8013e5e:	3308      	adds	r3, #8
 8013e60:	683a      	ldr	r2, [r7, #0]
 8013e62:	605a      	str	r2, [r3, #4]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8013e64:	4b0e      	ldr	r3, [pc, #56]	; (8013ea0 <SYSVIEW_AddTask+0xc0>)
 8013e66:	681a      	ldr	r2, [r3, #0]
 8013e68:	490f      	ldr	r1, [pc, #60]	; (8013ea8 <SYSVIEW_AddTask+0xc8>)
 8013e6a:	4613      	mov	r3, r2
 8013e6c:	009b      	lsls	r3, r3, #2
 8013e6e:	4413      	add	r3, r2
 8013e70:	009b      	lsls	r3, r3, #2
 8013e72:	440b      	add	r3, r1
 8013e74:	3310      	adds	r3, #16
 8013e76:	69ba      	ldr	r2, [r7, #24]
 8013e78:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8013e7a:	4b09      	ldr	r3, [pc, #36]	; (8013ea0 <SYSVIEW_AddTask+0xc0>)
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	3301      	adds	r3, #1
 8013e80:	4a07      	ldr	r2, [pc, #28]	; (8013ea0 <SYSVIEW_AddTask+0xc0>)
 8013e82:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8013e84:	69bb      	ldr	r3, [r7, #24]
 8013e86:	9300      	str	r3, [sp, #0]
 8013e88:	68f8      	ldr	r0, [r7, #12]
 8013e8a:	68b9      	ldr	r1, [r7, #8]
 8013e8c:	687a      	ldr	r2, [r7, #4]
 8013e8e:	683b      	ldr	r3, [r7, #0]
 8013e90:	f000 f80c 	bl	8013eac <SYSVIEW_SendTaskInfo>

}
 8013e94:	3710      	adds	r7, #16
 8013e96:	46bd      	mov	sp, r7
 8013e98:	bd80      	pop	{r7, pc}
 8013e9a:	bf00      	nop
 8013e9c:	0801468c 	.word	0x0801468c
 8013ea0:	2000d084 	.word	0x2000d084
 8013ea4:	08014694 	.word	0x08014694
 8013ea8:	2000cfe4 	.word	0x2000cfe4

08013eac <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8013eac:	b580      	push	{r7, lr}
 8013eae:	b08a      	sub	sp, #40	; 0x28
 8013eb0:	af00      	add	r7, sp, #0
 8013eb2:	60f8      	str	r0, [r7, #12]
 8013eb4:	60b9      	str	r1, [r7, #8]
 8013eb6:	607a      	str	r2, [r7, #4]
 8013eb8:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8013eba:	f107 0314 	add.w	r3, r7, #20
 8013ebe:	4618      	mov	r0, r3
 8013ec0:	2100      	movs	r1, #0
 8013ec2:	2214      	movs	r2, #20
 8013ec4:	f7fd fa14 	bl	80112f0 <memset>
  TaskInfo.TaskID     = TaskID;
 8013ec8:	68fb      	ldr	r3, [r7, #12]
 8013eca:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8013ecc:	68bb      	ldr	r3, [r7, #8]
 8013ece:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8013ed4:	683b      	ldr	r3, [r7, #0]
 8013ed6:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8013ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013eda:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8013edc:	f107 0314 	add.w	r3, r7, #20
 8013ee0:	4618      	mov	r0, r3
 8013ee2:	f7ff fa81 	bl	80133e8 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8013ee6:	3728      	adds	r7, #40	; 0x28
 8013ee8:	46bd      	mov	sp, r7
 8013eea:	bd80      	pop	{r7, pc}

08013eec <SYSVIEW_RecordU32x4>:
*       SYSVIEW_RecordU32x4()
*
*  Function description
*    Record an event with 4 parameters
*/
void SYSVIEW_RecordU32x4(unsigned Id, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8013eec:	b580      	push	{r7, lr}
 8013eee:	b08e      	sub	sp, #56	; 0x38
 8013ef0:	af00      	add	r7, sp, #0
 8013ef2:	60f8      	str	r0, [r7, #12]
 8013ef4:	60b9      	str	r1, [r7, #8]
 8013ef6:	607a      	str	r2, [r7, #4]
 8013ef8:	603b      	str	r3, [r7, #0]
      U8  aPacket[SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32];
      U8* pPayload;
      //
      pPayload = SEGGER_SYSVIEW_PREPARE_PACKET(aPacket);                // Prepare the packet for SystemView
 8013efa:	f107 0314 	add.w	r3, r7, #20
 8013efe:	3304      	adds	r3, #4
 8013f00:	637b      	str	r3, [r7, #52]	; 0x34
      pPayload = SEGGER_SYSVIEW_EncodeU32(pPayload, Para0);             // Add the first parameter to the packet
 8013f02:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8013f04:	68b9      	ldr	r1, [r7, #8]
 8013f06:	f7ff fd87 	bl	8013a18 <SEGGER_SYSVIEW_EncodeU32>
 8013f0a:	6378      	str	r0, [r7, #52]	; 0x34
      pPayload = SEGGER_SYSVIEW_EncodeU32(pPayload, Para1);             // Add the second parameter to the packet
 8013f0c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8013f0e:	6879      	ldr	r1, [r7, #4]
 8013f10:	f7ff fd82 	bl	8013a18 <SEGGER_SYSVIEW_EncodeU32>
 8013f14:	6378      	str	r0, [r7, #52]	; 0x34
      pPayload = SEGGER_SYSVIEW_EncodeU32(pPayload, Para2);             // Add the third parameter to the packet
 8013f16:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8013f18:	6839      	ldr	r1, [r7, #0]
 8013f1a:	f7ff fd7d 	bl	8013a18 <SEGGER_SYSVIEW_EncodeU32>
 8013f1e:	6378      	str	r0, [r7, #52]	; 0x34
      pPayload = SEGGER_SYSVIEW_EncodeU32(pPayload, Para3);             // Add the fourth parameter to the packet
 8013f20:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8013f22:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8013f24:	f7ff fd78 	bl	8013a18 <SEGGER_SYSVIEW_EncodeU32>
 8013f28:	6378      	str	r0, [r7, #52]	; 0x34
      //
      SEGGER_SYSVIEW_SendPacket(&aPacket[0], pPayload, Id);             // Send the packet
 8013f2a:	f107 0314 	add.w	r3, r7, #20
 8013f2e:	4618      	mov	r0, r3
 8013f30:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8013f32:	68fa      	ldr	r2, [r7, #12]
 8013f34:	f7ff fd54 	bl	80139e0 <SEGGER_SYSVIEW_SendPacket>
}
 8013f38:	3738      	adds	r7, #56	; 0x38
 8013f3a:	46bd      	mov	sp, r7
 8013f3c:	bd80      	pop	{r7, pc}
 8013f3e:	bf00      	nop

08013f40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8013f40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8013f78 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8013f44:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8013f46:	e003      	b.n	8013f50 <LoopCopyDataInit>

08013f48 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8013f48:	4b0c      	ldr	r3, [pc, #48]	; (8013f7c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8013f4a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8013f4c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8013f4e:	3104      	adds	r1, #4

08013f50 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8013f50:	480b      	ldr	r0, [pc, #44]	; (8013f80 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8013f52:	4b0c      	ldr	r3, [pc, #48]	; (8013f84 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8013f54:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8013f56:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8013f58:	d3f6      	bcc.n	8013f48 <CopyDataInit>
  ldr  r2, =_sbss
 8013f5a:	4a0b      	ldr	r2, [pc, #44]	; (8013f88 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8013f5c:	e002      	b.n	8013f64 <LoopFillZerobss>

08013f5e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8013f5e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8013f60:	f842 3b04 	str.w	r3, [r2], #4

08013f64 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8013f64:	4b09      	ldr	r3, [pc, #36]	; (8013f8c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8013f66:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8013f68:	d3f9      	bcc.n	8013f5e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8013f6a:	f7fd fc43 	bl	80117f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8013f6e:	f000 f811 	bl	8013f94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8013f72:	f7fc f92f 	bl	80101d4 <main>
  bx  lr    
 8013f76:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8013f78:	20080000 	.word	0x20080000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8013f7c:	08016554 	.word	0x08016554
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8013f80:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8013f84:	2000bb84 	.word	0x2000bb84
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8013f88:	2000bb88 	.word	0x2000bb88
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8013f8c:	2000d3bc 	.word	0x2000d3bc

08013f90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8013f90:	e7fe      	b.n	8013f90 <ADC_IRQHandler>
	...

08013f94 <__libc_init_array>:
 8013f94:	b570      	push	{r4, r5, r6, lr}
 8013f96:	4b0e      	ldr	r3, [pc, #56]	; (8013fd0 <__libc_init_array+0x3c>)
 8013f98:	2500      	movs	r5, #0
 8013f9a:	4c0e      	ldr	r4, [pc, #56]	; (8013fd4 <__libc_init_array+0x40>)
 8013f9c:	461e      	mov	r6, r3
 8013f9e:	1ae4      	subs	r4, r4, r3
 8013fa0:	10a4      	asrs	r4, r4, #2
 8013fa2:	42a5      	cmp	r5, r4
 8013fa4:	d004      	beq.n	8013fb0 <__libc_init_array+0x1c>
 8013fa6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013faa:	3501      	adds	r5, #1
 8013fac:	4798      	blx	r3
 8013fae:	e7f8      	b.n	8013fa2 <__libc_init_array+0xe>
 8013fb0:	f000 f89c 	bl	80140ec <_init>
 8013fb4:	4c08      	ldr	r4, [pc, #32]	; (8013fd8 <__libc_init_array+0x44>)
 8013fb6:	4b09      	ldr	r3, [pc, #36]	; (8013fdc <__libc_init_array+0x48>)
 8013fb8:	2500      	movs	r5, #0
 8013fba:	1ae4      	subs	r4, r4, r3
 8013fbc:	461e      	mov	r6, r3
 8013fbe:	10a4      	asrs	r4, r4, #2
 8013fc0:	42a5      	cmp	r5, r4
 8013fc2:	d004      	beq.n	8013fce <__libc_init_array+0x3a>
 8013fc4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013fc8:	3501      	adds	r5, #1
 8013fca:	4798      	blx	r3
 8013fcc:	e7f8      	b.n	8013fc0 <__libc_init_array+0x2c>
 8013fce:	bd70      	pop	{r4, r5, r6, pc}
 8013fd0:	0801654c 	.word	0x0801654c
 8013fd4:	0801654c 	.word	0x0801654c
 8013fd8:	08016550 	.word	0x08016550
 8013fdc:	0801654c 	.word	0x0801654c

08013fe0 <memcmp>:
 8013fe0:	b510      	push	{r4, lr}
 8013fe2:	440a      	add	r2, r1
 8013fe4:	1e44      	subs	r4, r0, #1
 8013fe6:	4291      	cmp	r1, r2
 8013fe8:	d008      	beq.n	8013ffc <memcmp+0x1c>
 8013fea:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8013fee:	7808      	ldrb	r0, [r1, #0]
 8013ff0:	4283      	cmp	r3, r0
 8013ff2:	d001      	beq.n	8013ff8 <memcmp+0x18>
 8013ff4:	1a18      	subs	r0, r3, r0
 8013ff6:	bd10      	pop	{r4, pc}
 8013ff8:	3101      	adds	r1, #1
 8013ffa:	e7f4      	b.n	8013fe6 <memcmp+0x6>
 8013ffc:	2000      	movs	r0, #0
 8013ffe:	bd10      	pop	{r4, pc}

08014000 <memmove>:
 8014000:	4281      	cmp	r1, r0
 8014002:	eb01 0302 	add.w	r3, r1, r2
 8014006:	b510      	push	{r4, lr}
 8014008:	d301      	bcc.n	801400e <memmove+0xe>
 801400a:	1e42      	subs	r2, r0, #1
 801400c:	e00b      	b.n	8014026 <memmove+0x26>
 801400e:	4298      	cmp	r0, r3
 8014010:	d2fb      	bcs.n	801400a <memmove+0xa>
 8014012:	1881      	adds	r1, r0, r2
 8014014:	1ad2      	subs	r2, r2, r3
 8014016:	42d3      	cmn	r3, r2
 8014018:	d004      	beq.n	8014024 <memmove+0x24>
 801401a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801401e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8014022:	e7f8      	b.n	8014016 <memmove+0x16>
 8014024:	bd10      	pop	{r4, pc}
 8014026:	4299      	cmp	r1, r3
 8014028:	d004      	beq.n	8014034 <memmove+0x34>
 801402a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801402e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8014032:	e7f8      	b.n	8014026 <memmove+0x26>
 8014034:	bd10      	pop	{r4, pc}
	...

08014038 <strcasecmp>:
 8014038:	4b0d      	ldr	r3, [pc, #52]	; (8014070 <strcasecmp+0x38>)
 801403a:	b530      	push	{r4, r5, lr}
 801403c:	681d      	ldr	r5, [r3, #0]
 801403e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8014042:	18ea      	adds	r2, r5, r3
 8014044:	7852      	ldrb	r2, [r2, #1]
 8014046:	f002 0203 	and.w	r2, r2, #3
 801404a:	2a01      	cmp	r2, #1
 801404c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014050:	eb05 0402 	add.w	r4, r5, r2
 8014054:	bf08      	it	eq
 8014056:	3320      	addeq	r3, #32
 8014058:	7864      	ldrb	r4, [r4, #1]
 801405a:	f004 0403 	and.w	r4, r4, #3
 801405e:	2c01      	cmp	r4, #1
 8014060:	bf08      	it	eq
 8014062:	3220      	addeq	r2, #32
 8014064:	1a9b      	subs	r3, r3, r2
 8014066:	d101      	bne.n	801406c <strcasecmp+0x34>
 8014068:	2a00      	cmp	r2, #0
 801406a:	d1e8      	bne.n	801403e <strcasecmp+0x6>
 801406c:	4618      	mov	r0, r3
 801406e:	bd30      	pop	{r4, r5, pc}
 8014070:	2000bb80 	.word	0x2000bb80

08014074 <strcpy>:
 8014074:	4603      	mov	r3, r0
 8014076:	f811 2b01 	ldrb.w	r2, [r1], #1
 801407a:	f803 2b01 	strb.w	r2, [r3], #1
 801407e:	2a00      	cmp	r2, #0
 8014080:	d1f9      	bne.n	8014076 <strcpy+0x2>
 8014082:	4770      	bx	lr

08014084 <strlen>:
 8014084:	4603      	mov	r3, r0
 8014086:	f813 2b01 	ldrb.w	r2, [r3], #1
 801408a:	2a00      	cmp	r2, #0
 801408c:	d1fb      	bne.n	8014086 <strlen+0x2>
 801408e:	1a18      	subs	r0, r3, r0
 8014090:	3801      	subs	r0, #1
 8014092:	4770      	bx	lr

08014094 <strncmp>:
 8014094:	b570      	push	{r4, r5, r6, lr}
 8014096:	b1a2      	cbz	r2, 80140c2 <strncmp+0x2e>
 8014098:	1e45      	subs	r5, r0, #1
 801409a:	3901      	subs	r1, #1
 801409c:	786b      	ldrb	r3, [r5, #1]
 801409e:	1c6e      	adds	r6, r5, #1
 80140a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80140a4:	42a3      	cmp	r3, r4
 80140a6:	d106      	bne.n	80140b6 <strncmp+0x22>
 80140a8:	f06f 0401 	mvn.w	r4, #1
 80140ac:	1b64      	subs	r4, r4, r5
 80140ae:	4414      	add	r4, r2
 80140b0:	42e0      	cmn	r0, r4
 80140b2:	d102      	bne.n	80140ba <strncmp+0x26>
 80140b4:	461c      	mov	r4, r3
 80140b6:	1b18      	subs	r0, r3, r4
 80140b8:	bd70      	pop	{r4, r5, r6, pc}
 80140ba:	4635      	mov	r5, r6
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d1ed      	bne.n	801409c <strncmp+0x8>
 80140c0:	e7f8      	b.n	80140b4 <strncmp+0x20>
 80140c2:	4610      	mov	r0, r2
 80140c4:	bd70      	pop	{r4, r5, r6, pc}

080140c6 <strncpy>:
 80140c6:	4603      	mov	r3, r0
 80140c8:	b510      	push	{r4, lr}
 80140ca:	b132      	cbz	r2, 80140da <strncpy+0x14>
 80140cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80140d0:	3a01      	subs	r2, #1
 80140d2:	f803 4b01 	strb.w	r4, [r3], #1
 80140d6:	2c00      	cmp	r4, #0
 80140d8:	d1f7      	bne.n	80140ca <strncpy+0x4>
 80140da:	441a      	add	r2, r3
 80140dc:	4293      	cmp	r3, r2
 80140de:	d003      	beq.n	80140e8 <strncpy+0x22>
 80140e0:	2100      	movs	r1, #0
 80140e2:	f803 1b01 	strb.w	r1, [r3], #1
 80140e6:	e7f9      	b.n	80140dc <strncpy+0x16>
 80140e8:	bd10      	pop	{r4, pc}
	...

080140ec <_init>:
 80140ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140ee:	bf00      	nop
 80140f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140f2:	bc08      	pop	{r3}
 80140f4:	469e      	mov	lr, r3
 80140f6:	4770      	bx	lr

080140f8 <_fini>:
 80140f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140fa:	bf00      	nop
 80140fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140fe:	bc08      	pop	{r3}
 8014100:	469e      	mov	lr, r3
 8014102:	4770      	bx	lr
