
attach ../modelgen_0.so
attach ../d_vasrc.so

verilog

`modelgen
module test_an2(np, nn);
	electrical np, nn;
	inout np, nn;
	analog begin
		if(analysis("ic"))
			V(np,nn) <+ 1;
		else
			I(np,nn) <+ ddt(V(np,nn));
	end
endmodule

!make test_an2.so > /dev/null
attach ./test_an2.so

parameter v=0

test_an2 #() dut(1,0);
resistor #(.r(1)) c1(1, 0);

list

print dc v(nodes) iter(0)
dc

print tran v(nodes) iter(0)
tran 1.
status notime
