<h1 id="Ncore3.4Full_SysTestPlan-1.ReviewHistory"><style>[data-colorid=cpzuxw8gcf]{color:#36b37e} html[data-color-mode=dark] [data-colorid=cpzuxw8gcf]{color:#4cc994}[data-colorid=wbvmgi5srn]{color:#36b37e} html[data-color-mode=dark] [data-colorid=wbvmgi5srn]{color:#4cc994}[data-colorid=pr4jtn6cnb]{color:#ff5630} html[data-color-mode=dark] [data-colorid=pr4jtn6cnb]{color:#cf2600}[data-colorid=r8vfznwj2d]{color:#36b37e} html[data-color-mode=dark] [data-colorid=r8vfznwj2d]{color:#4cc994}[data-colorid=zhkmxl4efd]{color:#bf2600} html[data-color-mode=dark] [data-colorid=zhkmxl4efd]{color:#ff6640}[data-colorid=olruzp6zsi]{color:#ff5630} html[data-color-mode=dark] [data-colorid=olruzp6zsi]{color:#cf2600}[data-colorid=i8njqcf0du]{color:#36b37e} html[data-color-mode=dark] [data-colorid=i8njqcf0du]{color:#4cc994}[data-colorid=q67v4udhe9]{color:#ff5630} html[data-color-mode=dark] [data-colorid=q67v4udhe9]{color:#cf2600}[data-colorid=jr1fklo240]{color:#ff5630} html[data-color-mode=dark] [data-colorid=jr1fklo240]{color:#cf2600}[data-colorid=sv7qywbeoy]{color:#ff5630} html[data-color-mode=dark] [data-colorid=sv7qywbeoy]{color:#cf2600}[data-colorid=sra9uqn3mz]{color:#ff5630} html[data-color-mode=dark] [data-colorid=sra9uqn3mz]{color:#cf2600}[data-colorid=zvzy2c5euk]{color:#36b37e} html[data-color-mode=dark] [data-colorid=zvzy2c5euk]{color:#4cc994}[data-colorid=ejbtxhbg07]{color:#36b37e} html[data-color-mode=dark] [data-colorid=ejbtxhbg07]{color:#4cc994}[data-colorid=giuc99l4z1]{color:#36b37e} html[data-color-mode=dark] [data-colorid=giuc99l4z1]{color:#4cc994}[data-colorid=xhgykgg51m]{color:#36b37e} html[data-color-mode=dark] [data-colorid=xhgykgg51m]{color:#4cc994}[data-colorid=enisa75h6v]{color:#36b37e} html[data-color-mode=dark] [data-colorid=enisa75h6v]{color:#4cc994}[data-colorid=ehqopqfzq3]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ehqopqfzq3]{color:#cf2600}[data-colorid=d5s3ny96y7]{color:#36b37e} html[data-color-mode=dark] [data-colorid=d5s3ny96y7]{color:#4cc994}[data-colorid=d8cfnt0d1i]{color:#ff5630} html[data-color-mode=dark] [data-colorid=d8cfnt0d1i]{color:#cf2600}[data-colorid=yltv5myf1y]{color:#36b37e} html[data-color-mode=dark] [data-colorid=yltv5myf1y]{color:#4cc994}[data-colorid=xz6b2azsty]{color:#ff5630} html[data-color-mode=dark] [data-colorid=xz6b2azsty]{color:#cf2600}[data-colorid=hk5pqn3deo]{color:#36b37e} html[data-color-mode=dark] [data-colorid=hk5pqn3deo]{color:#4cc994}[data-colorid=qp1n85v6it]{color:#36b37e} html[data-color-mode=dark] [data-colorid=qp1n85v6it]{color:#4cc994}[data-colorid=oqflxygt55]{color:#ff5630} html[data-color-mode=dark] [data-colorid=oqflxygt55]{color:#cf2600}[data-colorid=ykxszduzdh]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ykxszduzdh]{color:#cf2600}[data-colorid=vsuwii73f0]{color:#36b37e} html[data-color-mode=dark] [data-colorid=vsuwii73f0]{color:#4cc994}[data-colorid=rqbmh0may9]{color:#36b37e} html[data-color-mode=dark] [data-colorid=rqbmh0may9]{color:#4cc994}[data-colorid=jzdq3qjyg4]{color:#ff5630} html[data-color-mode=dark] [data-colorid=jzdq3qjyg4]{color:#cf2600}[data-colorid=rq39n57bis]{color:#ff5630} html[data-color-mode=dark] [data-colorid=rq39n57bis]{color:#cf2600}[data-colorid=vhwyo5rmr6]{color:#36b37e} html[data-color-mode=dark] [data-colorid=vhwyo5rmr6]{color:#4cc994}[data-colorid=ei2ek7vyo3]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ei2ek7vyo3]{color:#cf2600}[data-colorid=bn37m1v1cc]{color:#ff5630} html[data-color-mode=dark] [data-colorid=bn37m1v1cc]{color:#cf2600}[data-colorid=gm88zbl2ox]{color:#36b37e} html[data-color-mode=dark] [data-colorid=gm88zbl2ox]{color:#4cc994}[data-colorid=hws9ao8uwg]{color:#36b37e} html[data-color-mode=dark] [data-colorid=hws9ao8uwg]{color:#4cc994}[data-colorid=db9pxecnqm]{color:#ff5630} html[data-color-mode=dark] [data-colorid=db9pxecnqm]{color:#cf2600}[data-colorid=was9narklj]{color:#36b37e} html[data-color-mode=dark] [data-colorid=was9narklj]{color:#4cc994}[data-colorid=t4y9d1qcgo]{color:#ff5630} html[data-color-mode=dark] [data-colorid=t4y9d1qcgo]{color:#cf2600}[data-colorid=vu1cju8miz]{color:#36b37e} html[data-color-mode=dark] [data-colorid=vu1cju8miz]{color:#4cc994}[data-colorid=xsrm7el5e2]{color:#36b37e} html[data-color-mode=dark] [data-colorid=xsrm7el5e2]{color:#4cc994}[data-colorid=tq0ankaqnk]{color:#ff5630} html[data-color-mode=dark] [data-colorid=tq0ankaqnk]{color:#cf2600}[data-colorid=k3osid61vt]{color:#ff5630} html[data-color-mode=dark] [data-colorid=k3osid61vt]{color:#cf2600}[data-colorid=j4q4pq3pw2]{color:#ff5630} html[data-color-mode=dark] [data-colorid=j4q4pq3pw2]{color:#cf2600}[data-colorid=mn1yxkqk2v]{color:#ff5630} html[data-color-mode=dark] [data-colorid=mn1yxkqk2v]{color:#cf2600}[data-colorid=vk9m48e9x1]{color:#ff5630} html[data-color-mode=dark] [data-colorid=vk9m48e9x1]{color:#cf2600}[data-colorid=jzowooebx1]{color:#ff5630} html[data-color-mode=dark] [data-colorid=jzowooebx1]{color:#cf2600}[data-colorid=ickdjqxw23]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ickdjqxw23]{color:#cf2600}[data-colorid=d1y0njjtzn]{color:#36b37e} html[data-color-mode=dark] [data-colorid=d1y0njjtzn]{color:#4cc994}[data-colorid=fazhusw13j]{color:#ff5630} html[data-color-mode=dark] [data-colorid=fazhusw13j]{color:#cf2600}[data-colorid=nruuxytev9]{color:#36b37e} html[data-color-mode=dark] [data-colorid=nruuxytev9]{color:#4cc994}[data-colorid=gpev0pzael]{color:#36b37e} html[data-color-mode=dark] [data-colorid=gpev0pzael]{color:#4cc994}[data-colorid=jde2cvgtlr]{color:#36b37e} html[data-color-mode=dark] [data-colorid=jde2cvgtlr]{color:#4cc994}[data-colorid=rxv8hbnx8b]{color:#ff5630} html[data-color-mode=dark] [data-colorid=rxv8hbnx8b]{color:#cf2600}[data-colorid=xw7sy9s1hl]{color:#36b37e} html[data-color-mode=dark] [data-colorid=xw7sy9s1hl]{color:#4cc994}[data-colorid=n0zmp4wrpl]{color:#ff5630} html[data-color-mode=dark] [data-colorid=n0zmp4wrpl]{color:#cf2600}[data-colorid=y23otic1xg]{color:#ff5630} html[data-color-mode=dark] [data-colorid=y23otic1xg]{color:#cf2600}[data-colorid=jbgs98m4gp]{color:#36b37e} html[data-color-mode=dark] [data-colorid=jbgs98m4gp]{color:#4cc994}[data-colorid=cba0u7tca4]{color:#ff5630} html[data-color-mode=dark] [data-colorid=cba0u7tca4]{color:#cf2600}[data-colorid=f34zcw6cux]{color:#ff5630} html[data-color-mode=dark] [data-colorid=f34zcw6cux]{color:#cf2600}[data-colorid=wsc5i7ebwb]{color:#36b37e} html[data-color-mode=dark] [data-colorid=wsc5i7ebwb]{color:#4cc994}[data-colorid=feky51f13z]{color:#36b37e} html[data-color-mode=dark] [data-colorid=feky51f13z]{color:#4cc994}[data-colorid=c3fk4rjgp0]{color:#ff5630} html[data-color-mode=dark] [data-colorid=c3fk4rjgp0]{color:#cf2600}[data-colorid=zojebyd6zq]{color:#ff5630} html[data-color-mode=dark] [data-colorid=zojebyd6zq]{color:#cf2600}[data-colorid=l2xce92zib]{color:#36b37e} html[data-color-mode=dark] [data-colorid=l2xce92zib]{color:#4cc994}[data-colorid=sn8f2qzl4r]{color:#ff5630} html[data-color-mode=dark] [data-colorid=sn8f2qzl4r]{color:#cf2600}[data-colorid=txg486mrio]{color:#ff5630} html[data-color-mode=dark] [data-colorid=txg486mrio]{color:#cf2600}[data-colorid=up2l9w09ks]{color:#36b37e} html[data-color-mode=dark] [data-colorid=up2l9w09ks]{color:#4cc994}[data-colorid=txwuqtg6fv]{color:#36b37e} html[data-color-mode=dark] [data-colorid=txwuqtg6fv]{color:#4cc994}[data-colorid=qzrjnum22o]{color:#36b37e} html[data-color-mode=dark] [data-colorid=qzrjnum22o]{color:#4cc994}[data-colorid=v5ekdh72z6]{color:#ff5630} html[data-color-mode=dark] [data-colorid=v5ekdh72z6]{color:#cf2600}[data-colorid=fucktrfw2h]{color:#36b37e} html[data-color-mode=dark] [data-colorid=fucktrfw2h]{color:#4cc994}[data-colorid=nao3s70we1]{color:#bf2600} html[data-color-mode=dark] [data-colorid=nao3s70we1]{color:#ff6640}[data-colorid=o2qlyrq3qw]{color:#36b37e} html[data-color-mode=dark] [data-colorid=o2qlyrq3qw]{color:#4cc994}[data-colorid=c21ddsneo3]{color:#36b37e} html[data-color-mode=dark] [data-colorid=c21ddsneo3]{color:#4cc994}[data-colorid=aoixl5mrex]{color:#36b37e} html[data-color-mode=dark] [data-colorid=aoixl5mrex]{color:#4cc994}[data-colorid=an0iscrwnm]{color:#ff5630} html[data-color-mode=dark] [data-colorid=an0iscrwnm]{color:#cf2600}[data-colorid=lpgpcze54w]{color:#36b37e} html[data-color-mode=dark] [data-colorid=lpgpcze54w]{color:#4cc994}[data-colorid=gy1q818x4u]{color:#ff5630} html[data-color-mode=dark] [data-colorid=gy1q818x4u]{color:#cf2600}[data-colorid=scb0vg4w5r]{color:#36b37e} html[data-color-mode=dark] [data-colorid=scb0vg4w5r]{color:#4cc994}[data-colorid=z3ni4lf0in]{color:#ff5630} html[data-color-mode=dark] [data-colorid=z3ni4lf0in]{color:#cf2600}[data-colorid=z1n6eyjvrz]{color:#ff5630} html[data-color-mode=dark] [data-colorid=z1n6eyjvrz]{color:#cf2600}[data-colorid=tvkhairysv]{color:#ff5630} html[data-color-mode=dark] [data-colorid=tvkhairysv]{color:#cf2600}[data-colorid=nlth26p3d9]{color:#36b37e} html[data-color-mode=dark] [data-colorid=nlth26p3d9]{color:#4cc994}[data-colorid=wtwzhw0u3j]{color:#ff5630} html[data-color-mode=dark] [data-colorid=wtwzhw0u3j]{color:#cf2600}[data-colorid=ekggdmuv9r]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ekggdmuv9r]{color:#cf2600}[data-colorid=qqmis11swa]{color:#ff5630} html[data-color-mode=dark] [data-colorid=qqmis11swa]{color:#cf2600}[data-colorid=w5aql91v7r]{color:#ff5630} html[data-color-mode=dark] [data-colorid=w5aql91v7r]{color:#cf2600}[data-colorid=ypnk4epnnf]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ypnk4epnnf]{color:#cf2600}[data-colorid=ig9z7y9emo]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ig9z7y9emo]{color:#cf2600}[data-colorid=keljwivlu7]{color:#ff5630} html[data-color-mode=dark] [data-colorid=keljwivlu7]{color:#cf2600}[data-colorid=rr3szsl8pr]{color:#ff5630} html[data-color-mode=dark] [data-colorid=rr3szsl8pr]{color:#cf2600}[data-colorid=yqx768tbc0]{color:#ff5630} html[data-color-mode=dark] [data-colorid=yqx768tbc0]{color:#cf2600}[data-colorid=su88yzlx34]{color:#ff5630} html[data-color-mode=dark] [data-colorid=su88yzlx34]{color:#cf2600}[data-colorid=q5hdv98nq2]{color:#36b37e} html[data-color-mode=dark] [data-colorid=q5hdv98nq2]{color:#4cc994}[data-colorid=k6jb5ot2zz]{color:#ff5630} html[data-color-mode=dark] [data-colorid=k6jb5ot2zz]{color:#cf2600}[data-colorid=pygasoah0x]{color:#36b37e} html[data-color-mode=dark] [data-colorid=pygasoah0x]{color:#4cc994}[data-colorid=mq09alo20d]{color:#36b37e} html[data-color-mode=dark] [data-colorid=mq09alo20d]{color:#4cc994}[data-colorid=tomwpr9grm]{color:#ff5630} html[data-color-mode=dark] [data-colorid=tomwpr9grm]{color:#cf2600}[data-colorid=uk3nmfll8h]{color:#36b37e} html[data-color-mode=dark] [data-colorid=uk3nmfll8h]{color:#4cc994}[data-colorid=hjgubshdqy]{color:#ff5630} html[data-color-mode=dark] [data-colorid=hjgubshdqy]{color:#cf2600}[data-colorid=uaeo8dmgb1]{color:#ff5630} html[data-color-mode=dark] [data-colorid=uaeo8dmgb1]{color:#cf2600}[data-colorid=l2ecz2n2tg]{color:#ff5630} html[data-color-mode=dark] [data-colorid=l2ecz2n2tg]{color:#cf2600}[data-colorid=dq8a7id9zo]{color:#ff5630} html[data-color-mode=dark] [data-colorid=dq8a7id9zo]{color:#cf2600}[data-colorid=buyk8h58e1]{color:#36b37e} html[data-color-mode=dark] [data-colorid=buyk8h58e1]{color:#4cc994}[data-colorid=g3svie4ifp]{color:#36b37e} html[data-color-mode=dark] [data-colorid=g3svie4ifp]{color:#4cc994}[data-colorid=qdlanf6sw9]{color:#36b37e} html[data-color-mode=dark] [data-colorid=qdlanf6sw9]{color:#4cc994}[data-colorid=mb782ljqa9]{color:#ff5630} html[data-color-mode=dark] [data-colorid=mb782ljqa9]{color:#cf2600}[data-colorid=shwv7kgc3x]{color:#ff5630} html[data-color-mode=dark] [data-colorid=shwv7kgc3x]{color:#cf2600}[data-colorid=ao18o8pj2o]{color:#36b37e} html[data-color-mode=dark] [data-colorid=ao18o8pj2o]{color:#4cc994}[data-colorid=dr8ky29afg]{color:#ff5630} html[data-color-mode=dark] [data-colorid=dr8ky29afg]{color:#cf2600}[data-colorid=rfut4q5gg1]{color:#36b37e} html[data-color-mode=dark] [data-colorid=rfut4q5gg1]{color:#4cc994}[data-colorid=r62ooa1t5e]{color:#36b37e} html[data-color-mode=dark] [data-colorid=r62ooa1t5e]{color:#4cc994}[data-colorid=y7d7zxkw3w]{color:#ff5630} html[data-color-mode=dark] [data-colorid=y7d7zxkw3w]{color:#cf2600}[data-colorid=bt2ugbkk7m]{color:#ff5630} html[data-color-mode=dark] [data-colorid=bt2ugbkk7m]{color:#cf2600}[data-colorid=uxwxdst8lq]{color:#36b37e} html[data-color-mode=dark] [data-colorid=uxwxdst8lq]{color:#4cc994}[data-colorid=mpv58bier7]{color:#36b37e} html[data-color-mode=dark] [data-colorid=mpv58bier7]{color:#4cc994}[data-colorid=wxg9ljg2pf]{color:#36b37e} html[data-color-mode=dark] [data-colorid=wxg9ljg2pf]{color:#4cc994}[data-colorid=b8apz7yv9h]{color:#bf2600} html[data-color-mode=dark] [data-colorid=b8apz7yv9h]{color:#ff6640}[data-colorid=ef42daswrh]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ef42daswrh]{color:#cf2600}[data-colorid=hv6tlad0a6]{color:#36b37e} html[data-color-mode=dark] [data-colorid=hv6tlad0a6]{color:#4cc994}[data-colorid=yz7fehg538]{color:#ff5630} html[data-color-mode=dark] [data-colorid=yz7fehg538]{color:#cf2600}[data-colorid=hpyiferji4]{color:#36b37e} html[data-color-mode=dark] [data-colorid=hpyiferji4]{color:#4cc994}[data-colorid=pqkrximr4j]{color:#ff5630} html[data-color-mode=dark] [data-colorid=pqkrximr4j]{color:#cf2600}[data-colorid=ribmatm9kg]{color:#36b37e} html[data-color-mode=dark] [data-colorid=ribmatm9kg]{color:#4cc994}[data-colorid=v6q17qwmvk]{color:#36b37e} html[data-color-mode=dark] [data-colorid=v6q17qwmvk]{color:#4cc994}[data-colorid=s97bbtwe5i]{color:#ff5630} html[data-color-mode=dark] [data-colorid=s97bbtwe5i]{color:#cf2600}[data-colorid=vwdg6a5oft]{color:#ff5630} html[data-color-mode=dark] [data-colorid=vwdg6a5oft]{color:#cf2600}[data-colorid=hs9kch5i32]{color:#bf2600} html[data-color-mode=dark] [data-colorid=hs9kch5i32]{color:#ff6640}[data-colorid=fd6j6w2pwe]{color:#ff5630} html[data-color-mode=dark] [data-colorid=fd6j6w2pwe]{color:#cf2600}[data-colorid=z1b2swmeef]{color:#36b37e} html[data-color-mode=dark] [data-colorid=z1b2swmeef]{color:#4cc994}[data-colorid=kbgcosip1x]{color:#ff5630} html[data-color-mode=dark] [data-colorid=kbgcosip1x]{color:#cf2600}[data-colorid=el9wwvjspa]{color:#ff5630} html[data-color-mode=dark] [data-colorid=el9wwvjspa]{color:#cf2600}[data-colorid=lkx9u0njrn]{color:#ff5630} html[data-color-mode=dark] [data-colorid=lkx9u0njrn]{color:#cf2600}[data-colorid=mln2ipgq0e]{color:#36b37e} html[data-color-mode=dark] [data-colorid=mln2ipgq0e]{color:#4cc994}[data-colorid=qwjk4gx2j7]{color:#ff5630} html[data-color-mode=dark] [data-colorid=qwjk4gx2j7]{color:#cf2600}[data-colorid=cxlfjavw5u]{color:#ff5630} html[data-color-mode=dark] [data-colorid=cxlfjavw5u]{color:#cf2600}[data-colorid=tm212em0h3]{color:#ff5630} html[data-color-mode=dark] [data-colorid=tm212em0h3]{color:#cf2600}[data-colorid=fn3hpxlhk8]{color:#ff5630} html[data-color-mode=dark] [data-colorid=fn3hpxlhk8]{color:#cf2600}[data-colorid=afbv0yx374]{color:#ff5630} html[data-color-mode=dark] [data-colorid=afbv0yx374]{color:#cf2600}[data-colorid=kql3cfyljx]{color:#36b37e} html[data-color-mode=dark] [data-colorid=kql3cfyljx]{color:#4cc994}[data-colorid=dql95hqgv7]{color:#ff5630} html[data-color-mode=dark] [data-colorid=dql95hqgv7]{color:#cf2600}[data-colorid=lvds47aa9d]{color:#36b37e} html[data-color-mode=dark] [data-colorid=lvds47aa9d]{color:#4cc994}[data-colorid=sp1e1ilioq]{color:#36b37e} html[data-color-mode=dark] [data-colorid=sp1e1ilioq]{color:#4cc994}[data-colorid=lgykd096te]{color:#36b37e} html[data-color-mode=dark] [data-colorid=lgykd096te]{color:#4cc994}[data-colorid=iyjnxipa5p]{color:#36b37e} html[data-color-mode=dark] [data-colorid=iyjnxipa5p]{color:#4cc994}[data-colorid=ouil8uylnl]{color:#36b37e} html[data-color-mode=dark] [data-colorid=ouil8uylnl]{color:#4cc994}[data-colorid=sn9g1ytdtv]{color:#ff5630} html[data-color-mode=dark] [data-colorid=sn9g1ytdtv]{color:#cf2600}[data-colorid=bsk4dl5x5m]{color:#ff5630} html[data-color-mode=dark] [data-colorid=bsk4dl5x5m]{color:#cf2600}[data-colorid=nz5c5porrt]{color:#ff5630} html[data-color-mode=dark] [data-colorid=nz5c5porrt]{color:#cf2600}[data-colorid=nn0vp7cz7k]{color:#ff5630} html[data-color-mode=dark] [data-colorid=nn0vp7cz7k]{color:#cf2600}[data-colorid=bguqcelzez]{color:#36b37e} html[data-color-mode=dark] [data-colorid=bguqcelzez]{color:#4cc994}[data-colorid=dioo2f5mbt]{color:#36b37e} html[data-color-mode=dark] [data-colorid=dioo2f5mbt]{color:#4cc994}[data-colorid=iyiajkgh3z]{color:#36b37e} html[data-color-mode=dark] [data-colorid=iyiajkgh3z]{color:#4cc994}[data-colorid=w4l0920xtc]{color:#ff5630} html[data-color-mode=dark] [data-colorid=w4l0920xtc]{color:#cf2600}[data-colorid=xdamnryajp]{color:#36b37e} html[data-color-mode=dark] [data-colorid=xdamnryajp]{color:#4cc994}[data-colorid=snh3tbwdvn]{color:#36b37e} html[data-color-mode=dark] [data-colorid=snh3tbwdvn]{color:#4cc994}[data-colorid=ofb3bttx0u]{color:#36b37e} html[data-color-mode=dark] [data-colorid=ofb3bttx0u]{color:#4cc994}[data-colorid=otrq5b04sy]{color:#bf2600} html[data-color-mode=dark] [data-colorid=otrq5b04sy]{color:#ff6640}[data-colorid=vd0yyiowv0]{color:#ff5630} html[data-color-mode=dark] [data-colorid=vd0yyiowv0]{color:#cf2600}[data-colorid=gcl424vosr]{color:#36b37e} html[data-color-mode=dark] [data-colorid=gcl424vosr]{color:#4cc994}[data-colorid=ii56li1cwe]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ii56li1cwe]{color:#cf2600}[data-colorid=m39lyqv2qx]{color:#ff5630} html[data-color-mode=dark] [data-colorid=m39lyqv2qx]{color:#cf2600}[data-colorid=w6hlnbgetz]{color:#36b37e} html[data-color-mode=dark] [data-colorid=w6hlnbgetz]{color:#4cc994}[data-colorid=hyn50ff7l6]{color:#36b37e} html[data-color-mode=dark] [data-colorid=hyn50ff7l6]{color:#4cc994}[data-colorid=hdyz02688q]{color:#36b37e} html[data-color-mode=dark] [data-colorid=hdyz02688q]{color:#4cc994}[data-colorid=ze5xkjpsfl]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ze5xkjpsfl]{color:#cf2600}[data-colorid=coa72sfelo]{color:#ff5630} html[data-color-mode=dark] [data-colorid=coa72sfelo]{color:#cf2600}[data-colorid=zobfk71ckg]{color:#bf2600} html[data-color-mode=dark] [data-colorid=zobfk71ckg]{color:#ff6640}[data-colorid=g4w2aywug5]{color:#36b37e} html[data-color-mode=dark] [data-colorid=g4w2aywug5]{color:#4cc994}[data-colorid=xhf7m1o4me]{color:#ff5630} html[data-color-mode=dark] [data-colorid=xhf7m1o4me]{color:#cf2600}[data-colorid=ncggg0xky1]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ncggg0xky1]{color:#cf2600}[data-colorid=ixb15suofq]{color:#36b37e} html[data-color-mode=dark] [data-colorid=ixb15suofq]{color:#4cc994}[data-colorid=wc5day9ejn]{color:#ff5630} html[data-color-mode=dark] [data-colorid=wc5day9ejn]{color:#cf2600}[data-colorid=rpt416i67s]{color:#ff5630} html[data-color-mode=dark] [data-colorid=rpt416i67s]{color:#cf2600}[data-colorid=ax0yxuzxwk]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ax0yxuzxwk]{color:#cf2600}[data-colorid=lybyx8aaml]{color:#36b37e} html[data-color-mode=dark] [data-colorid=lybyx8aaml]{color:#4cc994}[data-colorid=wnyli6pw49]{color:#36b37e} html[data-color-mode=dark] [data-colorid=wnyli6pw49]{color:#4cc994}[data-colorid=za3nwnhd4t]{color:#ff5630} html[data-color-mode=dark] [data-colorid=za3nwnhd4t]{color:#cf2600}[data-colorid=jjwi17vai0]{color:#ff5630} html[data-color-mode=dark] [data-colorid=jjwi17vai0]{color:#cf2600}[data-colorid=bnou1xvlo6]{color:#36b37e} html[data-color-mode=dark] [data-colorid=bnou1xvlo6]{color:#4cc994}[data-colorid=wmmruhl7jn]{color:#ff5630} html[data-color-mode=dark] [data-colorid=wmmruhl7jn]{color:#cf2600}[data-colorid=mv6r8l6xua]{color:#36b37e} html[data-color-mode=dark] [data-colorid=mv6r8l6xua]{color:#4cc994}[data-colorid=okahem4tmv]{color:#ff5630} html[data-color-mode=dark] [data-colorid=okahem4tmv]{color:#cf2600}[data-colorid=d1bavulfs7]{color:#ff5630} html[data-color-mode=dark] [data-colorid=d1bavulfs7]{color:#cf2600}[data-colorid=ega52s4o4e]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ega52s4o4e]{color:#cf2600}[data-colorid=yqq2k0hwtk]{color:#ff5630} html[data-color-mode=dark] [data-colorid=yqq2k0hwtk]{color:#cf2600}[data-colorid=qhkog9qdiu]{color:#ff5630} html[data-color-mode=dark] [data-colorid=qhkog9qdiu]{color:#cf2600}[data-colorid=ewtmbffnnb]{color:#ff5630} html[data-color-mode=dark] [data-colorid=ewtmbffnnb]{color:#cf2600}[data-colorid=a0k9jtri7r]{color:#36b37e} html[data-color-mode=dark] [data-colorid=a0k9jtri7r]{color:#4cc994}[data-colorid=lx301rt5c2]{color:#36b37e} html[data-color-mode=dark] [data-colorid=lx301rt5c2]{color:#4cc994}[data-colorid=znicpfs930]{color:#ff5630} html[data-color-mode=dark] [data-colorid=znicpfs930]{color:#cf2600}[data-colorid=u90s92tuwn]{color:#ff5630} html[data-color-mode=dark] [data-colorid=u90s92tuwn]{color:#cf2600}[data-colorid=gb3395k47b]{color:#ff5630} html[data-color-mode=dark] [data-colorid=gb3395k47b]{color:#cf2600}[data-colorid=gk2frps1ae]{color:#ff5630} html[data-color-mode=dark] [data-colorid=gk2frps1ae]{color:#cf2600}[data-colorid=avmcvjd094]{color:#36b37e} html[data-color-mode=dark] [data-colorid=avmcvjd094]{color:#4cc994}[data-colorid=hc3dydjose]{color:#36b37e} html[data-color-mode=dark] [data-colorid=hc3dydjose]{color:#4cc994}[data-colorid=vvexnng0r3]{color:#36b37e} html[data-color-mode=dark] [data-colorid=vvexnng0r3]{color:#4cc994}[data-colorid=q1l6l7gv1s]{color:#ff5630} html[data-color-mode=dark] [data-colorid=q1l6l7gv1s]{color:#cf2600}[data-colorid=wjfzkolej1]{color:#ff5630} html[data-color-mode=dark] [data-colorid=wjfzkolej1]{color:#cf2600}[data-colorid=ix8sfs3zck]{color:#36b37e} html[data-color-mode=dark] [data-colorid=ix8sfs3zck]{color:#4cc994}[data-colorid=j349zqws2p]{color:#ff5630} html[data-color-mode=dark] [data-colorid=j349zqws2p]{color:#cf2600}[data-colorid=gwqpz9d76s]{color:#ff5630} html[data-color-mode=dark] [data-colorid=gwqpz9d76s]{color:#cf2600}[data-colorid=af0opi5lqr]{color:#36b37e} html[data-color-mode=dark] [data-colorid=af0opi5lqr]{color:#4cc994}[data-colorid=cubhedqjcm]{color:#ff5630} html[data-color-mode=dark] [data-colorid=cubhedqjcm]{color:#cf2600}[data-colorid=a169iypl4t]{color:#36b37e} html[data-color-mode=dark] [data-colorid=a169iypl4t]{color:#4cc994}[data-colorid=nwwpttt6p0]{color:#36b37e} html[data-color-mode=dark] [data-colorid=nwwpttt6p0]{color:#4cc994}[data-colorid=n1kz5pyyw9]{color:#ff5630} html[data-color-mode=dark] [data-colorid=n1kz5pyyw9]{color:#cf2600}[data-colorid=s1rawea962]{color:#ff5630} html[data-color-mode=dark] [data-colorid=s1rawea962]{color:#cf2600}[data-colorid=oyzkxkgdrd]{color:#ff5630} html[data-color-mode=dark] [data-colorid=oyzkxkgdrd]{color:#cf2600}[data-colorid=igmktto73w]{color:#36b37e} html[data-color-mode=dark] [data-colorid=igmktto73w]{color:#4cc994}[data-colorid=obaxnxs3xv]{color:#ff5630} html[data-color-mode=dark] [data-colorid=obaxnxs3xv]{color:#cf2600}[data-colorid=g4gtnigdvg]{color:#36b37e} html[data-color-mode=dark] [data-colorid=g4gtnigdvg]{color:#4cc994}[data-colorid=fyq6pputnn]{color:#36b37e} html[data-color-mode=dark] [data-colorid=fyq6pputnn]{color:#4cc994}[data-colorid=ls7mvmzi4j]{color:#36b37e} html[data-color-mode=dark] [data-colorid=ls7mvmzi4j]{color:#4cc994}[data-colorid=lasdcr2m00]{color:#36b37e} html[data-color-mode=dark] [data-colorid=lasdcr2m00]{color:#4cc994}[data-colorid=v3f89mdxgt]{color:#36b37e} html[data-color-mode=dark] [data-colorid=v3f89mdxgt]{color:#4cc994}[data-colorid=wc0chx2roh]{color:#ff5630} html[data-color-mode=dark] [data-colorid=wc0chx2roh]{color:#cf2600}[data-colorid=bxrfcl4s3n]{color:#ff5630} html[data-color-mode=dark] [data-colorid=bxrfcl4s3n]{color:#cf2600}[data-colorid=sc3v75nu5o]{color:#ff5630} html[data-color-mode=dark] [data-colorid=sc3v75nu5o]{color:#cf2600}[data-colorid=bqx4f0fmo2]{color:#ff5630} html[data-color-mode=dark] [data-colorid=bqx4f0fmo2]{color:#cf2600}[data-colorid=brghjcdv1w]{color:#ff5630} html[data-color-mode=dark] [data-colorid=brghjcdv1w]{color:#cf2600}[data-colorid=k1nh7l3mrl]{color:#36b37e} html[data-color-mode=dark] [data-colorid=k1nh7l3mrl]{color:#4cc994}[data-colorid=s64uqyn7wx]{color:#36b37e} html[data-color-mode=dark] [data-colorid=s64uqyn7wx]{color:#4cc994}[data-colorid=che7urq914]{color:#ff5630} html[data-color-mode=dark] [data-colorid=che7urq914]{color:#cf2600}[data-colorid=xfoni4lg9v]{color:#ff5630} html[data-color-mode=dark] [data-colorid=xfoni4lg9v]{color:#cf2600}[data-colorid=dw55z3jrc2]{color:#36b37e} html[data-color-mode=dark] [data-colorid=dw55z3jrc2]{color:#4cc994}[data-colorid=zmbsm8h4yn]{color:#ff5630} html[data-color-mode=dark] [data-colorid=zmbsm8h4yn]{color:#cf2600}</style>1.Review History&nbsp;&nbsp;&nbsp;</h1><p>&nbsp;<strong>&nbsp;</strong></p><div class="table-wrap"><table data-layout="default" data-local-id="d8429853-ece7-4c09-bc01-8345fa07c8e7" class="confluenceTable"><colgroup><col style="width: 140.0px;" /><col style="width: 294.0px;" /><col style="width: 163.0px;" /><col style="width: 163.0px;" /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>version</strong></p></td><td class="confluenceTd"><p><strong>Review Date</strong></p></td><td class="confluenceTd"><p><strong>Attendees</strong></p></td><td class="confluenceTd"><p><strong>Comment</strong></p></td></tr><tr><td class="confluenceTd"><p>v.0</p></td><td class="confluenceTd"><p>31 mai 2022&nbsp;</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/people/624b3833258562006fa6932c?ref=confluence" rel="nofollow">Abdelaziz El Hamadi</a> <a href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" rel="nofollow">Satya Prakash</a> <a href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" rel="nofollow">Saad Zahid</a></p></td><td class="confluenceTd"><p>First meeting before created the test plan</p></td></tr><tr><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpage.action?pageId=45777388&amp;pageVersion=97" rel="nofollow">v. 97</a></p></td><td class="confluenceTd"><p>27 october 2022</p></td><td class="confluenceTd"><p>Saad Zahid <a class="external-link" href="mailto:Saad.Zahid@arteris.com" rel="nofollow">Saad.Zahid@arteris.com</a>; Abdelaziz El Hamadi <a class="external-link" href="mailto:Abdelaziz.ElHamadi@arteris.com" rel="nofollow">Abdelaziz.ElHamadi@arteris.com</a>; Urvish Panchal <a class="external-link" href="mailto:Urvish.Panchal@arteris.com" rel="nofollow">Urvish.Panchal@arteris.com</a>; Akarsh Hebbar <a class="external-link" href="mailto:Akarsh.Hebbar@arteris.com" rel="nofollow">Akarsh.Hebbar@arteris.com</a>; Mohammed Khaleeluddin <a class="external-link" href="mailto:Mohammed.Khaleeluddin@arteris.com" rel="nofollow">Mohammed.Khaleeluddin@arteris.com</a>; Michael Frank <a class="external-link" href="mailto:Michael.Frank@arteris.com" rel="nofollow">Michael.Frank@arteris.com</a>; Boon Chuan <a class="external-link" href="mailto:Boon.Chuan@arteris.com" rel="nofollow">Boon.Chuan@arteris.com</a>; Balaji Krishnaswamy <a class="external-link" href="mailto:Balaji.Krishnaswamy@arteris.com" rel="nofollow">Balaji.Krishnaswamy@arteris.com</a>; Neha Fotaria <a class="external-link" href="mailto:Neha.Fotaria@arteris.com" rel="nofollow">Neha.Fotaria@arteris.com</a>; Bernard Bonardi <a class="external-link" href="mailto:Bernard.Bonardi@arteris.com" rel="nofollow">Bernard.Bonardi@arteris.com</a></p></td><td class="confluenceTd"><p>Preliminary 3.4 review</p><p>Recording<br /><a class="external-link" data-card-appearance="inline" href="https://arteris-my.sharepoint.com/:v:/p/cyrille_ludwig/ETxXrTHA6f9Bp1ZGKSRb2HEBtjfZN1MQmGN2bP0Pw6FGsA?e=TN4PNR" rel="nofollow">https://arteris-my.sharepoint.com/:v:/p/cyrille_ludwig/ETxXrTHA6f9Bp1ZGKSRb2HEBtjfZN1MQmGN2bP0Pw6FGsA?e=TN4PNR</a> </p></td></tr><tr><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpage.action?pageId=45777388&amp;pageVersion=103" rel="nofollow">v. 103</a></p></td><td class="confluenceTd"><p>31 october 2022</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Second review</p><p><br />Recording: <br /><a class="external-link" data-card-appearance="inline" href="https://arteris-my.sharepoint.com/:v:/p/cyrille_ludwig/EZgeWbbn05hNmXBDjAnjp9oBD4ZB3EKS6b3iVzXZpe-DUg?e=1tAFKJ" rel="nofollow">https://arteris-my.sharepoint.com/:v:/p/cyrille_ludwig/EZgeWbbn05hNmXBDjAnjp9oBD4ZB3EKS6b3iVzXZpe-DUg?e=1tAFKJ</a> </p></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Final review</p></td></tr></tbody></table></div><style type="text/css">/*<![CDATA[*/
div.rbtoc1759724783610 {padding: 0px;}
div.rbtoc1759724783610 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724783610 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class="toc-macro rbtoc1759724783610">
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-1.ReviewHistory">1.Review History</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-Introduction">Introduction</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-Purposes">Purposes</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-References">References</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-Jiratickets">Jira tickets</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-ArchDoc.">Arch Doc.</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-ARM">ARM</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-2.Testbenchdescription">2. Testbench description</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-3.ConfigurationSpace">3.Configuration Space</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-3.1Staticconfigurations">3.1 Static configurations</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-New3.4configurations">New 3.4 configurations</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-OldConfigurations3.0legacy">Old Configurations 3.0 legacy</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-3.2Randomizedconfigurations">3.2 Randomized configurations</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.Features">4. Features</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-4.1Regularfunctionalcoverbins">4.1 Regular functional cover bins</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage">Functional check and coverage</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.2Connectivityinterleaving=>owner">4.2 Connectivity interleaving =&gt; owner Romain Furtado</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions">Stimulus Descriptions</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.1">Functional check and coverage</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.1">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.3SWcreditmanagement&amp;skidbufferowner:">4.3 SW credit management &amp; skid buffer owner: Abdelaziz El Hamadi</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions:">Stimulus Descriptions:</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.2">Functional check and coverage</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.2">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.4Multi-PortedNCAIU(owner)">4.4 Multi-Ported NCAIU (owner Cyrille Ludwig )</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions.1">Stimulus Descriptions</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.3">Functional check and coverage</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.3">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-GPRSaccessthroughsingleAIU">GPRS access through single AIU Abdelaziz El Hamadi</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions.2">Stimulus Descriptions</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.4">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.5SupportforsecurityandcoherencybasedonGPRS.(owner)">4.5 Support for security and coherency based on GPRS. (owner Abdelaziz El Hamadi )</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions.3">Stimulus Descriptions</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.5">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.6SupportforDMIWTT/RTTthreshold(owner)">4.6 Support for DMI WTT/RTT threshold (owner Urvish Panchal )</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.6">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.7Proxycachesupportforownertransfer&amp;sharerpromotion(ownercreatecoverpoint)">4.7 Proxy cache support for owner transfer &amp; sharer promotion (owner Cyrille Ludwig create cover point)</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.4">Functional check and coverage</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.7">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.8NCAIUwithproxycachenon-coherentaccesssupport">4.8 NCAIU with proxy cache non-coherent access support</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions.4">Stimulus Descriptions</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.8">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.9MasterPerformancecountersenable(owner)">4.9 Master Performance counters enable (owner Cyrille Ludwig )</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions.5">Stimulus Descriptions</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.9">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.10legacyQchannelFuSAownerCONC-11350bfb5209b-5e34-3655-9c0b-93d8d0d4bec5SystemJIRA">4.10 legacy Qchannel FuSA owner Andrew Brock (Deactivated) CONC-11350 - Getting issue details... STATUS</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.10">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.11Performancecounters(BWandLatency)">4.11 Performance counters (BW and Latency)</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.12ProxycacheNCAIUinterleavingonlyat64Bboundaries.">4.12 Proxy cache NCAIU interleaving only at 64B boundaries.</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.13NointerleavingonNCAIUdataresponse">4.13 No interleaving on NCAIU data response</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.14WidthandRateadapterupdates=>TODOconfirmthecfg">4.14 Width and Rate adapter updates =&gt; TODO confirm the cfg Balaji Krishnaswamy</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.15CDConSMIandAPBI/F=>TODOconfirmtheCrossDomainclockcfg.hw_cfg_38?">4.15 CDC on SMI and APB I/F =&gt; TODO confirm the Cross Domain clock cfg. hw_cfg_38 ? Balaji Krishnaswamy</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.16DebugandBISTdisablepin.UnattendedactivationFuSaFeature(CONC-10232)itmustbedisableforMEwithFNDISABLERESILIENCYBISTDEBUGPIN">4.16 Debug and BIST disable pin. Unattended activation FuSa Feature (CONC-10232) it must be disable for ME with FNDISABLERESILIENCYBISTDEBUGPIN</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.17DebugAPBportsupportforCSRnetwork.(CONC-10343)itmustbedisableforMEwithFNDEBUGAPBENABLE">4.17 Debug APB port support for CSR network. (CONC-10343) it must be disable for ME with FNDEBUGAPBENABLE</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.18DMIDeadlockissue(CONC-7692)ItmustbedisableforMEwithuseMemRspIntrlv.">4.18 DMI Deadlock issue (CONC-7692) It must be disable for ME with useMemRspIntrlv.</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.19SYSeventandexclusiveNcore3.2review(tomovein3.2testplan)=>needreversetestplan(lookthecurrentUVMtestcase&amp;createatestplanthenaddnewstimulus/fcttestorcoverpoint)owner+addtestcase:simplerbroadcastingschemeremovessignalingfromDCE-->">4.19 SYSevent and exclusive Ncore3.2 review (to move in 3.2 test plan)=&gt; need reverse test plan ( look the current UVM test case &amp; create a testplan then add new stimulus/fct test or cover point) owner Urvish Panchal + add test case: simpler broad casting scheme removes signaling from DCE--&gt; DVE</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions.6">Stimulus Descriptions</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.5">Functional check and coverage</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.11">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.20SysCoNcore3.2review(tomovein3.2testplan)/Reversetestplan">4.20 SysCo Ncore3.2 review (to move in 3.2 test plan) / Reverse test plan Jerome Bombal</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions.7">Stimulus Descriptions</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.6">Functional check and coverage</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Config">Config</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.21PCIEordering3.2release">4.21 PCIE ordering 3.2 release</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.22NCAIUPROXY&amp;DMISMCCacheFSYStestcase3.0releaseowner:">4.22 NCAIU PROXY &amp; DMI SMC Cache FSYS test case 3.0 release owner: Abdelaziz El Hamadi</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions.8">Stimulus Descriptions</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.12">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.23FSYSresiliencytestcase">4.23 FSYS resiliency test case</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-Stimulus:">Stimulus:</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.13">Configs</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-AssociatedJIRAs">Associated JIRAs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-4.24FullsystemDWIDtestcoveringalldatawidthadaptations,allunalignedaddresses,allburstwrapsizes,allmemorytype(NormalvsDevice)CONC-11133">4.24 Fullsystem DWID test covering all data width adaptations, all unaligned addresses, all burst wrap sizes, all memory type (Normal vs Device) CONC-11133</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions.9">Stimulus Descriptions</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Configs.14">Configs</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-5.AdvancedCoverage(Crossofmulti-features,Timingsensitivescenariostohit,etc)">5. Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-6.Performance(LatencyandBandwidth)">6. Performance (Latency and Bandwidth)</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-7.Errors">7. Errors</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-StimulusDescriptions:.1">Stimulus Descriptions:</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.7">Functional check and coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-8.CSR">8. CSR</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-Bootsequence">Boot sequence</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.8">Functional check and coverage</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-allregistersstatus">all registers status</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-9.EndofSimchecks(fifoempty,creditsatresetvalue,etc)">9. End of Sim checks (fifo empty, credits at reset value, etc)</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-10.TestbenchPlusargs">10. Testbench Plusargs</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4Full_SysTestPlan-3.2legacy">3.2 legacy</a></li>
<li><a href="#Ncore3.4Full_SysTestPlan-Specificnew3.4plusargs">Specific new 3.4 plusargs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4Full_SysTestPlan-11.Waivers">11. Waivers</a></li>
</ul>
</div><h2 id="Ncore3.4Full_SysTestPlan-Introduction">Introduction&nbsp;</h2><h3 id="Ncore3.4Full_SysTestPlan-Purposes">Purposes</h3><p>Test plan for all the new features of NCore3.4 RC &amp; FR</p><h3 id="Ncore3.4Full_SysTestPlan-References">References</h3><h4 id="Ncore3.4Full_SysTestPlan-Jiratickets">Jira tickets </h4><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9725" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-9725" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-9725</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10708" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10708" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10708</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7448" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-7448" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-7448</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10524" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10524" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10524</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10707" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10707" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10707</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10656" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10656" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10656</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</p><h4 id="Ncore3.4Full_SysTestPlan-ArchDoc.">Arch Doc.</h4><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.0+System+Specification" rel="nofollow">New 3.4 Features: </a><a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" rel="nofollow">Arch Ncore 3.4 Docs</a></p><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.0+System+Specification" rel="nofollow">Ncore 3.0 System Specification</a></p><p>&nbsp;<a class="external-link" href="https://confluence.arteris.com/download/attachments/30517056/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642129160087&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_0_90_NoCB.pdf</a> in <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Concerto+3.X+Docs" rel="nofollow">Concerto 3.X Docs</a></p><p>Spec Agents&nbsp; in&nbsp; <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169320/Ncore+3.X+HW+Micro-Architecture+Specification" rel="nofollow">Ncore 3.X HW Micro-Architecture Specification</a><br /><a href="https://arterisip.atlassian.net/wiki/download/attachments/16159850/AddressDecodeEnhancements_Ncore%203_09132022.pdf?version=1&amp;modificationDate=1663108516350&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Address Space Decode Functionality</a></p><h4 id="Ncore3.4Full_SysTestPlan-ARM">ARM</h4><p><a class="external-link" href="https://airtable.com/shr47n9wt1dXqvXiw/tblKWP5gZGZNMZFqk/viwLtieeweffSoeNO/rec5PLbe7KDtKTzgy/fldRQiOzH7AU3VbEz/attYcR8k3eq5eEEFT" rel="nofollow">AMBA 5 CHI-B</a></p><p><a class="external-link" href="https://airtable.com/shr47n9wt1dXqvXiw/tblKWP5gZGZNMZFqk/viwLtieeweffSoeNO/rece2ZhM1jbkGeHwt/fldRQiOzH7AU3VbEz/attrksphmu2mnjuPs" rel="nofollow">AMBA AXI-ACE</a></p><h1 id="Ncore3.4Full_SysTestPlan-2.Testbenchdescription">2. Testbench description</h1><p>Ncore3.2 legacy</p><h1 id="Ncore3.4Full_SysTestPlan-3.ConfigurationSpace"><br />3.Configuration Space</h1><h2 id="Ncore3.4Full_SysTestPlan-3.1Staticconfigurations"> 3.1 Static configurations</h2><h3 id="Ncore3.4Full_SysTestPlan-New3.4configurations"> New 3.4 configurations</h3><p>Need add config for CDC &amp; Width and rate adapter ? =in Meye cfg cf 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10761" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10761" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10761</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><div class="table-wrap"><table data-layout="default" data-local-id="63047104-366b-4ae7-a92e-cec3159a4f0c" class="confluenceTable"><colgroup><col style="width: 60.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /><col style="width: 50.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p style="text-align: center;"><strong>hw_test_cfg</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong> &ldquo;size&rdquo;</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>CHI-B/CHI-A</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>ACE</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>AXI4 with/without proxy/MPU with proxy</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>ACE-Lite-E/ACE-lite</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>DCE</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>DII</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>DMI</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>nbr clock domain</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong> width data </strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>fnEnableQos</strong></p></th><th class="confluenceTh"><p><strong>nbr core in MPU</strong></p></th><th class="confluenceTh"><p><strong>Connectivity feature</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Comment</strong></p></th></tr><tr><td class="confluenceTd"><p>hw_cfg_60_2</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p>medium</p></td><td class="confluenceTd"><p>1/0</p></td><td class="confluenceTd"><p>1/0</p></td><td class="confluenceTd"><p>0/0/2</p></td><td class="confluenceTd"><p>1/1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>64/256</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p>no</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>hw_cfg_60_4</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p>medium</p></td><td class="confluenceTd"><p>1/0</p></td><td class="confluenceTd"><p>1/0</p></td><td class="confluenceTd"><p>0/0/2</p></td><td class="confluenceTd"><p>1/1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>64/256</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p>no</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>hw_cfg_60_8</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p>medium</p></td><td class="confluenceTd"><p>1/0</p></td><td class="confluenceTd"><p>1/0</p></td><td class="confluenceTd"><p>0/0/2</p></td><td class="confluenceTd"><p>1/1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>64/256</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>8</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p>no</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>hw_cfg_resiltech</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p>medium</p></td><td class="confluenceTd"><p>4/0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>2/0/0</p></td><td class="confluenceTd"><p>2/0</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>128/256</p></td><td class="confluenceTd"><p>0</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>yes</p></td><td class="confluenceTd"><p>no MPU</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_resiltech_mpuio</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p>medium</p></td><td class="confluenceTd"><p>4/0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0/0/2</p></td><td class="confluenceTd"><p>2/0</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>128/256</p></td><td class="confluenceTd"><p>0</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>yes</p></td><td class="confluenceTd"><p>MPU</p></td></tr><tr><td class="confluenceTd"><p>hw_config_meye_q7_interleave_rc</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p>huge</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>0/2/2</p></td><td class="confluenceTd"><p>0/11</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>11</p></td><td class="confluenceTd"><p>64/256</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>yes</p></td><td class="confluenceTd"><p><br />Mobileye</p><p>Rate adapter</p></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-OldConfigurations3.0legacy">Old Configurations 3.0 legacy</h3><div class="table-wrap"><table data-layout="default" data-local-id="a0799e70-c18b-4e7e-a7a3-d9881d23cf06" class="confluenceTable"><colgroup><col style="width: 80.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 79.0px;" /><col style="width: 71.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p style="text-align: center;"><strong>hw_test_cfg</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong> &ldquo;size&rdquo;</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>CHI-B/CHI-A</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>ACE</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>AXI4 with/without proxy</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>ACE-Lite-E/ACE-lite</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>DCE</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>DII</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>DMI</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>nbr clock domain</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong> width data </strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>fnEnableQos</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Comment</strong></p></th></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_2</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p style="text-align: center;">small</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">1/0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2CN1DN</p><p style="text-align: center;">hw_cfg_2_atomic</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_3</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p style="text-align: center;">small</p></td><td class="confluenceTd"><p style="text-align: center;">1/0</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">1/0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">hw_cfg_38=hw_cfg_03</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_6</p></td><td class="confluenceTd"><p style="text-align: center;">big</p></td><td data-highlight-colour="#eae6ff" class="confluenceTd"><p style="text-align: center;">0/0</p></td><td class="confluenceTd"><p style="text-align: center;">8</p></td><td class="confluenceTd"><p style="text-align: center;">0/1</p></td><td class="confluenceTd"><p style="text-align: center;">0/8</p></td><td class="confluenceTd"><p style="text-align: center;">8</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">9</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_7</p></td><td class="confluenceTd"><p style="text-align: center;">big</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p style="text-align: center;">0/8</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0/1</p></td><td class="confluenceTd"><p style="text-align: center;">0/8</p></td><td class="confluenceTd"><p style="text-align: center;">8</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">5</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">64/128/256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;" /><p style="text-align: center;">hw_cfg_4_all_ecc,hw_cfg_7_parity, hw_cfg_7_all_parity</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_8</p></td><td class="confluenceTd"><p style="text-align: center;">big</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p style="text-align: center;">0/8</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0/1</p></td><td class="confluenceTd"><p style="text-align: center;">0/8</p></td><td class="confluenceTd"><p style="text-align: center;">8</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">5</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">64/128/256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_10</p></td><td class="confluenceTd"><p style="text-align: center;">big</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">2/2</p></td><td class="confluenceTd"><p style="text-align: center;">2/3</p></td><td class="confluenceTd"><p style="text-align: center;">8</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td><td class="confluenceTd"><p style="text-align: center;">9</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td><td class="confluenceTd"><p style="text-align: center;">64/128/256</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_11</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p style="text-align: center;">small</p></td><td class="confluenceTd"><p style="text-align: center;">4/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">4/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2CN1DN</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_12</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p style="text-align: center;">small</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0/1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_14</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p style="text-align: center;">medium</p></td><td class="confluenceTd"><p style="text-align: center;">4/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0/4</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_20</p></td><td class="confluenceTd"><p style="text-align: center;">big</p><p style="text-align: center;" /></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0/12</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><span data-colorid="hs9kch5i32"> </span>hw_cfg_dii_boot</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_22</p></td><td class="confluenceTd"><p style="text-align: center;">big</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0/12</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">256</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">hw_cfg_23=hw_cfg_22</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_24</p></td><td class="confluenceTd"><p style="text-align: center;">big</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">1/0</p></td><td class="confluenceTd"><p style="text-align: center;">0/11</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">256</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">SAMSUNG</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_30</p></td><td class="confluenceTd"><p style="text-align: center;">big</p></td><td class="confluenceTd"><p style="text-align: center;">4/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0/2</p></td><td class="confluenceTd"><p style="text-align: center;">8</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">9</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">128/256</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">SAMSUNG</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_31</p></td><td class="confluenceTd"><p style="text-align: center;">big</p></td><td class="confluenceTd"><p style="text-align: center;">4/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0/2</p></td><td class="confluenceTd"><p style="text-align: center;">0/2</p></td><td class="confluenceTd"><p style="text-align: center;">8</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">10</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">128/256</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">SAMSUNG</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_32</p></td><td class="confluenceTd"><p style="text-align: center;">big</p></td><td class="confluenceTd"><p style="text-align: center;">4/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0/4</p></td><td class="confluenceTd"><p style="text-align: center;">8</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">10</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">128/256</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">SAMSUNG</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg__bitmain_3x3</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p style="text-align: center;">medium</p></td><td data-highlight-colour="#eae6ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">8</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">BITMAIN</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_40</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p style="text-align: center;">medium</p></td><td data-highlight-colour="#eae6ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">1/2</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">64/128/256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_41</p></td><td data-highlight-colour="#ffbdad" class="confluenceTd"><p style="text-align: center;">huge</p></td><td class="confluenceTd"><p style="text-align: center;">11/0</p></td><td class="confluenceTd"><p style="text-align: center;">5</p></td><td class="confluenceTd"><p style="text-align: center;">12/4</p></td><td class="confluenceTd"><p style="text-align: center;">8/8</p></td><td class="confluenceTd"><p style="text-align: center;">16</p></td><td class="confluenceTd"><p style="text-align: center;">16</p></td><td class="confluenceTd"><p style="text-align: center;">16</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">64/128/256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_42</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">tiny</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td data-highlight-colour="#b3d4ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td data-highlight-colour="#b3d4ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td data-highlight-colour="#b3d4ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2CN1DN</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_43</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">tiny</p></td><td data-highlight-colour="#eae6ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2CN1DN</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_44</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">tiny</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">1/0</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128/256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2CN1DN</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_45</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p style="text-align: center;">medium</p></td><td class="confluenceTd"><p style="text-align: center;">1/0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">2/2</p></td><td class="confluenceTd"><p style="text-align: center;">1/1</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">64/128/256</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_46</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">tiny</p></td><td data-highlight-colour="#eae6ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0/1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128/256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2CN1DN</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_47</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p style="text-align: center;">medium</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">4/0</p></td><td class="confluenceTd"><p style="text-align: center;">1/1</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">64/128/256</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_49</p></td><td data-highlight-colour="#ffbdad" class="confluenceTd"><p style="text-align: center;">huge</p></td><td class="confluenceTd"><p style="text-align: center;">16/0</p></td><td class="confluenceTd"><p style="text-align: center;">16</p></td><td class="confluenceTd"><p style="text-align: center;">12/4</p></td><td class="confluenceTd"><p style="text-align: center;">8/8</p></td><td class="confluenceTd"><p style="text-align: center;">16</p></td><td class="confluenceTd"><p style="text-align: center;">16</p></td><td class="confluenceTd"><p style="text-align: center;">16</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">64/128/256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_ace32</p></td><td data-highlight-colour="#ffbdad" class="confluenceTd"><p style="text-align: center;">huge</p></td><td data-highlight-colour="#eae6ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">32</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">16</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">16</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_oppo</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p style="text-align: center;">small</p></td><td data-highlight-colour="#eae6ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">1/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td data-highlight-colour="#e6fcff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td><td class="confluenceTd"><p style="text-align: center;">128</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_ipsg</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p style="text-align: center;">small</p></td><td class="confluenceTd"><p style="text-align: center;">1/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2/2</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td><td class="confluenceTd"><p style="text-align: center;">64/256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">hw_cfg_ipsg_mpf</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_codasip</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">tiny</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">0/1</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_rydx</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">tiny</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0/2</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_nxpauto</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p style="text-align: center;">small</p></td><td class="confluenceTd"><p style="text-align: center;">1/0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">5/0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128/256</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">hw_cfg_flc</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">tiny</p></td><td class="confluenceTd"><p style="text-align: center;">2/0</p></td><td data-highlight-colour="#b3d4ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td data-highlight-colour="#b3d4ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td data-highlight-colour="#b3d4ff" class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;">128/256</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;" /></td></tr></tbody></table></div><h2 id="Ncore3.4Full_SysTestPlan-3.2Randomizedconfigurations">3.2 Randomized configurations</h2><p>cf parameter cover page &hellip;</p><p>NPerfCounters parameter : 4 &amp;  8 checked in randomize hardware cfg but don&rsquo;t see 0 &amp;16 (need update random value?) =&gt; we have case with no perf counter max=8 perf counter</p><h1 id="Ncore3.4Full_SysTestPlan-4.Features">4. Features&nbsp;</h1><h2 id="Ncore3.4Full_SysTestPlan-4.1Regularfunctionalcoverbins"><span class="inline-comment-marker" data-ref="9cf50338-64ca-4d81-93b5-bc4c008356de">4.1 Regular functional cover bins</span></h2><p /><p>This cover bins is more a DV cover than a RTL functionnal cover. It&rsquo;s just to be sure than all the stimulus has been tested.</p><p>With the merge of <strong>all CHI , IO or AGENTS</strong> in <strong>all the fsys test case</strong>, we should reach at least one type of requests below:3.1 </p><h3 id="Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage"><span class="inline-comment-marker" data-ref="52262b35-a073-418a-8a36-0f21bf508ecd">Functional check and coverag</span>e&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="4c9c0fd9-a319-4c83-897c-2feaa7aef6a3" class="confluenceTable"><colgroup><col style="width: 131.0px;" /><col style="width: 88.0px;" /><col style="width: 127.0px;" /><col style="width: 53.0px;" /><col style="width: 88.0px;" /><col style="width: 88.0px;" /><col style="width: 80.0px;" /><col style="width: 105.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>all type ofNative interface opcode</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16169712/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1601193151314&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_0_90_NoCB.pdf</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.chi.native_opcode</p><p>#Cover.FSYS.ace.native_opcode</p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>high</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>all type of cmd_req for CHI &amp; IO</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16169712/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1601193151314&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_0_90_NoCB.pdf</a></p><p>Atomic: 4.5.3.3.6 Operation Semantic Extensions TABLE4-12 Access Semantic Extensions</p></td><td class="confluenceTd"><p>#Cover.FSYS.Chi.<span class="inline-comment-marker" data-ref="4093bcde-f6ae-4ba1-9dbd-605b3be7e5f8">cmdreq</span>.*<br />#Cover.FSYS.IO.cmdreq.*</p><p>#Cover.FSYS.Chi.<span class="inline-comment-marker" data-ref="4093bcde-f6ae-4ba1-9dbd-605b3be7e5f8">cmdreq</span>.atomic<br />#Cover.FSYS.IO.cmdreq.atomic</p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Cross atomic  with ARGV=ADD,CLR,XOR,MIN,UMAX,MAX</p><p>Add a cover in the interleave bit DCE,DMI etc&hellip; =&gt; cover with connectivity</p><p>Cross with SMI bit CH: coherent in case of codeop which can be noncoh or coh like atomic</p><p> <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a> </p><p /></td></tr><tr><td class="confluenceTd"><p>all type of snp_req send by DCE to CHI &amp; IO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16169712/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1601193151314&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_0_90_NoCB.pdf</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.snpreq.Chi.*<br />#<a class="external-link" href="http://Cover.FSYS.snpreq.IO" rel="nofollow">Cover.FSYS.snpreq.IO</a>.*</p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>all type of dtr_req send by DMI,DII or AIU to CHI or IO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16169712/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1601193151314&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_0_90_NoCB.pdf</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.dtrreq.DMItoChi.*<br />#Cover.FSYS.dtrreq.DIItoChi.DtrDataInv<br />#Cover.FSYS.dtrreq.AIUtoChi.*<br />#Cover.FSYS.dtrreq.DMItoIO.*<br />#Cover.FSYS.dtrreq.DIItoIO.DtrDataInv<br />#Cover.FSYS.dtrreq.AIUtoIO.*</p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>all type of dtw_req send by CHI or IO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16169712/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1601193151314&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_0_90_NoCB.pdf</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.dtwreq.ChitoDMI.*<br />#Cover.FSYS.dtwreq.IOtoDMI.*<br />#Cover.FSYS.dtwreq.ChitoDII.*<br />#Cover.FSYS.dtwreq.IOtoDII.*<br />#Cover.FSYS.dtwMrgreq.ChitoDMI<br />#Cover.FSYS.dtwMrgreq.IOtoDMI</p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>all type of mrd, rbr req send by DCE</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16169712/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1601193151314&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_0_90_NoCB.pdf</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.mrdreq.*</p><p>#Cover.FSYS.rbr.*</p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>all type of upd_req sen by IO to DCE</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16169712/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1601193151314&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_0_90_NoCB.pdf</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.updreqIO.*</p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>send CMO cmd to DII</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162828/Ncore+3.2+DII+Micro+Architecture+Specification" data-linked-resource-id="16162828" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.2 DII Micro Architecture Specification</a> </p></td><td class="confluenceTd"><p>#Cover.FSYS.dii_cmo_chi</p><p>#Cover.FSYS.dii_cmo_io</p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>LOW</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10955" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10955" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10955</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p><a class="confluence-userlink user-mention" data-account-id="624b3833258562006fa6932c" href="https://arterisip.atlassian.net/wiki/people/624b3833258562006fa6932c?ref=confluence" target="_blank" data-linked-resource-id="758716" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Abdelaziz El Hamadi</a> </p></td></tr><tr><td class="confluenceTd"><p>Axlen &gt; cacheline </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Cover.FSYS.Axlen</p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs">Configs</h3><div class="table-wrap"><table data-layout="default" data-local-id="c2bed038-f3e7-45e2-9347-f7449fec717f" class="confluenceTable"><colgroup><col style="width: 760.0px;" /></colgroup><tbody><tr><td class="confluenceTd"><p>hw_cfg_45</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_resiltech</p></td></tr><tr><td class="confluenceTd"><p>hw_config_meye_q7_interleave_rc</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_2_atomic</p></td></tr></tbody></table></div><h2 id="Ncore3.4Full_SysTestPlan-4.2Connectivityinterleaving=>owner">4.2 Connectivity interleaving&nbsp; =&gt; owner <a class="confluence-userlink user-mention" data-account-id="624b37098678e900705d8d11" href="https://arterisip.atlassian.net/wiki/people/624b37098678e900705d8d11?ref=confluence" target="_blank" data-linked-resource-id="754851" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Romain Furtado</a> </h2><p>Connectivity mapping currently 3CN1DN . <strong><span data-colorid="sc3v75nu5o"> </span></strong>NEED hardware config with 2CN1DN &amp; 1CN1DN legato network ?<strong><span data-colorid="obaxnxs3xv"> </span></strong> legato support 3CN1DN &amp; 2CN1DN</p><p><strong><span data-colorid="wtwzhw0u3j">Create ONE RANDOM TCL connectivity config  to cover all the AIU&ndash;DCE &amp; AIU-AIU Connectivity Optimization (2Way, 4 Way, .. 16Way &amp; One to one, 2 to one, partial 1 to 2 &hellip;) ?</span></strong> <span data-colorid="dr8ky29afg"> </span><strong><span data-colorid="jzdq3qjyg4">low priority 3.4 FINAL Release?</span></strong><span data-colorid="gb3395k47b"> </span> <a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a> <a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a>  </p><h3 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions">Stimulus Descriptions&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="82931630-94af-4769-b186-34b541a2e622" class="confluenceTable"><colgroup><col style="width: 127.0px;" /><col style="width: 136.0px;" /><col style="width: 87.0px;" /><col style="width: 83.0px;" /><col style="width: 53.0px;" /><col style="width: 62.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc&nbsp;</p></th><th class="confluenceTh"><p>Hash tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>CHI_REQ_FLIT_ADDR</p><p /><p>AMBA AXI/ACE AxADDR field</p></td><td class="confluenceTd"><p /><p>Start transactions to connected units</p><p>all txn should be completed OK</p><p /></td><td class="confluenceTd"><p>generate <strong>only connected addresses</strong> for all transactions according to the Initiator connectivity map </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification_087.pdf?version=1&amp;modificationDate=1676595320960&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Connectivity Architecture Specification</a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.connectivity.AddressConnected</p></td><td class="confluenceTd"><p>dv/common/lib_tb/addr_trans_mgr/addr_trans_mgr.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td rowspan="4" class="confluenceTd"><p>Applied to FSYS configuration with connectivity interleaving optimization implemented (as MobilEye, HW_CFG_RESILTECH FSYS configuration)</p></td></tr><tr><td class="confluenceTd"><p>AMBA AXI/ACE Read/Write AxLEN </p></td><td class="confluenceTd"><p>Make  multiline transaction accesses ,</p><p>all txn should be completed OK.</p></td><td class="confluenceTd"><p><strong>Constraint length</strong> to make sure that within a multiline transaction, all accesses <strong>are connected.</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification_087.pdf?version=1&amp;modificationDate=1676595320960&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Connectivity Architecture Specification</a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.connectivity.MultilineConnected</p></td><td class="confluenceTd"><p>dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p><strong>Snoop AIU to AIU connectivity</strong> is not violated</p></td><td class="confluenceTd"><p>Send a lot of snoopable reads and<br />check that no dtr_req/rsp are coming<br />from unconnected AIU unit</p><p /></td><td rowspan="2" class="confluenceTd"><p /><p /><p>limited region size / adresses </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification_087.pdf?version=1&amp;modificationDate=1676595320960&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Connectivity Architecture Specification</a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.connectivity.AIUtoAIU</p></td><td class="confluenceTd"><p>dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p><strong>Snoop DCE to AIU connectivity</strong> is not violated</p></td><td class="confluenceTd"><p>Send a lot of snoop transaction and<br />check that no snp_req/rsp are coming<br />from unconnected DCE unit</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification_087.pdf?version=1&amp;modificationDate=1676595320960&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Connectivity Architecture Specification</a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.connectivity.AIUtoDCE</p></td><td class="confluenceTd"><p>dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.1">Functional check and coverage&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="6315a49e-8298-4d9a-9a3f-196544d002de" class="confluenceTable"><colgroup><col style="width: 137.0px;" /><col style="width: 61.0px;" /><col style="width: 168.0px;" /><col style="width: 54.0px;" /><col style="width: 70.0px;" /><col style="width: 90.0px;" /><col style="width: 90.0px;" /><col style="width: 90.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><strong>Start transactions</strong> from each Initiator to each of his connected units. </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification_087.pdf?version=1&amp;modificationDate=1676595320960&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Connectivity Architecture Specification</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.Connectivity.&lt;Src&gt;<em>&lt;Fid&gt;</em>_x_&lt;Trgt&gt;<em>&lt;Fid&gt;  [generate by javascript] cf example below:</em></p><p>IO to DMI: Cover.FSYS.Connectivity.IO0_x_DMI10</p><p>DCE to DMI: Cover.FSYS.Connectivity.DCE7_x_DMI10</p><p>Cover.FSYS<strong>.ILLEGALBINS</strong>.Connectivity.&lt;Src&gt;&lt;Fid&gt;_x_&lt;Trgt&gt;&lt;Fid&gt;</p></td><td class="confluenceTd"><p>dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p> Done</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Don&rsquo;t implement illegalbins yet</p></td></tr></tbody></table></div><p>Connectivity Error  cf.<a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#7.-Errors" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#7.-Errors</a> </p><h3 id="Ncore3.4Full_SysTestPlan-Configs.1">Configs</h3><div class="table-wrap"><table data-layout="default" data-local-id="71a15a08-aafb-4a98-ac73-a531a8ce5f09" class="confluenceTable"><colgroup><col style="width: 760.0px;" /></colgroup><tbody><tr><td class="confluenceTd"><p>hw_cfg_resiltech_mpuio</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_resiltech</p></td></tr><tr><td class="confluenceTd"><p>hw_config_meye_q7_interleave_rc</p></td></tr></tbody></table></div><h2 id="Ncore3.4Full_SysTestPlan-4.3SWcreditmanagement&amp;skidbufferowner:">4.3 SW credit&nbsp; management &amp; skid buffer owner: <a class="confluence-userlink user-mention" data-account-id="624b3833258562006fa6932c" href="https://arterisip.atlassian.net/wiki/people/624b3833258562006fa6932c?ref=confluence" target="_blank" data-linked-resource-id="758716" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Abdelaziz El Hamadi</a> </h2><p><span data-colorid="dq8a7id9zo">add a hardware config with nSkidBufSiz = nSkidBufArb ? in random cfg ? 3.4 final release? </span><a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a>   <a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a> </p><p><span class="inline-comment-marker" data-ref="8226b9a6-338c-4655-9eee-8c861eed8929">SKID FIFO only DFF , SRAM has not been implemeted</span> </p><p>Sw credit Error cf. <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#7.-Errors" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#7.-Errors</a> </p><h3 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions:">Stimulus Descriptions:</h3><div class="table-wrap"><table data-layout="default" data-local-id="92972b8b-b5fa-405e-bb98-b4df1a7bf459" class="confluenceTable"><colgroup><col style="width: 79.0px;" /><col style="width: 85.0px;" /><col style="width: 101.0px;" /><col style="width: 114.0px;" /><col style="width: 75.0px;" /><col style="width: 75.0px;" /><col style="width: 75.0px;" /><col style="width: 52.0px;" /><col style="width: 52.0px;" /><col style="width: 52.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Equal credit distribution without connectivity </p></td><td class="confluenceTd"><ul><li><p>Read DCEUSBSIR/MRDSBSIR/CMDSBSIR/DIIUSBSIR registers  to use and check SkidBufSize.</p></li><li><p>Calculate credits for each AIUs (Cmd) and DMIs(MRD)</p></li><li><p>Make sur all agents have the same credit and a non &ldquo;0&rdquo;credits.</p></li><li><p>Program creditlimit on xCCR registers with calculated credits.</p></li></ul></td><td class="confluenceTd"><p>equal value of credit on each agents</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow"> Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v3.4.sw_credit_manager.equal_dist</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/common/lib_tb/concerto_sw_credit_mgr/concerto_sw_credit_mgr.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>All configurations</p></td></tr><tr><td class="confluenceTd"><p>Equal credit distribution <strong>with connectivity </strong></p></td><td class="confluenceTd"><ul><li><p>Read DCEUSBSIR/MRDSBSIR/CMDSBSIR/DIIUSBSIR registers  to use and check SkidBufSize.</p></li><li><p>Check connectivity and update credit calculation mechanism.</p></li><li><p>Check the Counter state is unconnected </p></li><li><p>Calculate credits for each AIUs (Cmd) and DMIs(MRD)</p></li><li><p>Make sur all connected agents have the same credit and  <strong>&ldquo;0&rdquo;credits for non connected agents.</strong></p></li><li><p>Program creditlimit on xCCR registers with calculated credits.</p></li></ul></td><td class="confluenceTd"><p>equal value of credit on each connected agents &amp; zero credit on unconnected agents</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow"> Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v3.4.sw_credit_manager.equal_dist_conn</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/common/lib_tb/concerto_sw_credit_mgr/concerto_sw_credit_mgr.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>All configurations</p></td></tr><tr><td class="confluenceTd"><p>Random credit distribution</p></td><td class="confluenceTd"><ul><li><p>Same as Equal credit distribution with connectivity  and random credit.</p></li></ul></td><td class="confluenceTd"><p>random credit allocation with mini 2 credits for ioaiu &amp; 1 for chi</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow"> Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v3.4.sw_credit_manager.rand_credit</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/common/lib_tb/concerto_sw_credit_mgr/concerto_sw_credit_mgr.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>All configurations</p><p><strong>(IO constraints min:2 credits)</strong></p></td></tr><tr><td class="confluenceTd"><p>Static testing between 2 iterations. Between 2 iterations, all the txn are done.</p></td><td class="confluenceTd"><ul><li><p>Create new test &ldquo;<strong>concerto_fullsys_sw_crdt_mgr_test.svh</strong>&rdquo; to be able to do multiple iteration without rebooting system.</p></li><li><p>Read and check CounterState values: <strong>all credit are availble.</strong></p></li><li><p>check counter state aren&rsquo;t illegal state value (Reserved state)</p></li><li><p>Re-program xCCR registers with new credit value. </p></li></ul></td><td class="confluenceTd"><p>Change  the credit allocation between 2 it&eacute;rations</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow"> Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v3.4.sw_credit_manager.dynamic</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/common/lib_tb/concerto_sw_credit_mgr/concerto_sw_credit_mgr.svh</p><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sw_crdt_mgr_test.svh</p></td><td class="confluenceTd"><p>Low (optional)</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p><strong>Pass</strong></p></td><td class="confluenceTd"><p>&quot;hw_cfg_2&quot;<br />&quot;hw_cfg_codasip&quot;<br />&quot;hw_cfg_resiltech_connectivity_3_fix&quot;</p></td></tr><tr><td class="confluenceTd"><p>Dynamic testing during the txn</p></td><td class="confluenceTd"><ul><li><p>Create new test &ldquo;<strong>concerto_fullsys_sw_crdt_mgr_test.svh</strong>&rdquo; to be able to do multiple iteration without rebooting system.</p></li><li><p>Re-program xCCR registers with new credit value.</p><ul><li><p>First low credit than previous credit</p></li><li><p>Wait counter state pass from negative to normal </p></li><li><p>Assign the remaining credit</p></li></ul></li></ul></td><td class="confluenceTd"><p>Change  the credit allocation in the middle of txn. </p><p>1st reduce credits</p><p>Check all status not negatif (means more credit than the expected)</p><p> 2nd increase the credits</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow"> Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>//Stimulus.FSYS.v3.4.sw_credit_manager.dynamic</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/common/lib_tb/concerto_sw_credit_mgr/concerto_sw_credit_mgr.svh</p><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sw_crdt_mgr_test.svh</p></td><td class="confluenceTd"><p>&uml;Optional</p></td><td class="confluenceTd"><p>Not started</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>&quot;hw_cfg_2&quot;<br />&quot;hw_cfg_codasip&quot;<br />&quot;hw_cfg_resiltech_connectivity_3_fix&quot;</p></td></tr><tr><td class="confluenceTd"><p>ALL credit to one agent &amp; switch agent by agent</p></td><td class="confluenceTd"><p>&ldquo;All the credit to only one agent and try to pass them from one agent to the next following the proper  procedure to remove credit. This should stress the design a lot.&rdquo;</p></td><td class="confluenceTd"><p>1 agent with all credit &amp; other with zero credit</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow"> Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>//Stimulus.FSYS.v3.4.sw_credit_manager.dynamic.ONEbyONEagent.FullCredit</p></td><td class="confluenceTd"><p>full_sys/tests/concerto_fullsys_dynamic_credit_test.svh</p></td><td class="confluenceTd"><p>Optional</p></td><td class="confluenceTd"><p>Not started</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>like dynamic testing</p></td></tr><tr><td class="confluenceTd"><p>sum of credits &gt; nSkidBufferSiz</p></td><td class="confluenceTd"><p>Assign more credit than the size of the skid buffer and make sure the test fails (there should be assertion in the RTL)</p></td><td class="confluenceTd"><p><strong>forbidden</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow">Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><strong>FORBIDDEN</strong></p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>after first sw credit review test plan meeting, we decided this test should be implemented due to forbidden setup</p></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.2">Functional check and coverage&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="e6e6e5be-d3f3-4e6c-88c0-bddd608f1138" class="confluenceTable"><colgroup><col style="width: 137.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p> <strong>ALL </strong>connected Counter(CCR) states = Empty <strong>in same time</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow">Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.CCRstate.all_crdt_used</p></td><td class="confluenceTd"><p>fsys/env/fsys_sftcrdt_coverage.svh</p></td><td class="confluenceTd"><p>high</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>add test case with  backpressure on the DMI &amp; DII AXI interface</p><p>TODO create cover point in fsys_coverage_pkg <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a> </p></td></tr><tr><td class="confluenceTd"><p><strong>ALL </strong>connected Counter(CCR) states = Full <strong>in same time</strong> after new CCR <strong>equal </strong>credit distribution</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow">Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.CCRstate.all_crdt_available</p></td><td class="confluenceTd"><p>fsys/env/fsys_sftcrdt_coverage.svh</p></td><td class="confluenceTd"><p>high</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p> <strong>ALL </strong>connected Counter(CCR) states reach at least one time: normal</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow">Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.CCRstate.ALL.atleastone.normal</p></td><td class="confluenceTd"><p>fsys/env/fsys_sftcrdt_coverage.svh</p></td><td class="confluenceTd"><p>high</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>read CCR state = no connection</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow">Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>#Check.FSYS.RDCCRstate.noconnection</p></td><td class="confluenceTd"><p>fsys/env/fsys_sftcrdt_coverage.svh</p></td><td class="confluenceTd"><p>medium</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>read CCR state != reserved</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow">Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>#Check.FSYS.RDCCRstate.neverreach_reserved</p></td><td class="confluenceTd"><p>fsys/env/fsys_sftcrdt_coverage.svh</p></td><td class="confluenceTd"><p>low</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>read CCR state = negative</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/58099034/Ncore%20SkidBuffer%20Architecture%20Specification_09302022.pdf" rel="nofollow">Ncore SkidBuffer Architecture Specification</a></p></td><td class="confluenceTd"><p>//Check.FSYS.RDCCRstate.negative</p></td><td class="confluenceTd"><p>fsys/env/fsys_sftcrdt_coverage.svh</p></td><td class="confluenceTd"><p>optional</p></td><td class="confluenceTd"><p>No started</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>only use in case of dynamic credit testing</p></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.2">Configs</h3><div class="table-wrap"><table data-layout="default" data-local-id="8f929d70-9b54-4a7c-a603-25bbddc45aa1" class="confluenceTable"><colgroup><col style="width: 760.0px;" /></colgroup><tbody><tr><td class="confluenceTd"><p>hw_cfg_resiltech_mpuio</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_resiltech</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_codasip</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_2</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_7</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_45</p></td></tr></tbody></table></div><h2 id="Ncore3.4Full_SysTestPlan-4.4Multi-PortedNCAIU(owner)">4.4 Multi-Ported NCAIU (owner <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a> )</h2><p>cf <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#New-3.4-configurations" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#New-3.4-configurations</a>  the hardware config used to check the MPU NCAIU with 2,4 &amp; 8 cores.</p><h3 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions.1">Stimulus Descriptions&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="f79cefc1-1602-42c4-a3c4-22995361bb6b" class="confluenceTable"><colgroup><col style="width: 89.0px;" /><col style="width: 219.0px;" /><col style="width: 53.0px;" /><col style="width: 81.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc&nbsp;</p></th><th class="confluenceTh"><p>Hash tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>AXI Ports</p></td><td class="confluenceTd"><p>Send Txn through all the core of the MPU </p></td><td class="confluenceTd"><p>&nbsp; AxLEN doesn&rsquo;t cross coreid &amp; Coreid bit in the Txn address only set for each core.</p><p><br />Each core have it one port</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60653809/Multi-Ported+NCAIU" data-linked-resource-id="60653809" data-linked-resource-version="11" data-linked-resource-type="page">Multi ported NCAIU Architecture Specification.pdf</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.MPU.axi_txn_eachcore</p></td><td class="confluenceTd"><p>&nbsp;full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>HIGH</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.3"><strong> </strong>Functional check and coverage&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="79bfae73-9b2f-4fd1-aaba-40fe470f80d5" class="confluenceTable"><colgroup><col style="width: 137.0px;" /><col style="width: 89.0px;" /><col style="width: 125.0px;" /><col style="width: 53.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Send Txn through all the core of the MPU </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60653809/Multi-Ported+NCAIU" data-linked-resource-id="60653809" data-linked-resource-version="11" data-linked-resource-type="page">Multi ported NCAIU Architecture Specification</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.MPU.axi_txn_eachcore</p><p /></td><td class="confluenceTd"><p>&nbsp;full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.3">Configs</h3><div class="table-wrap"><table data-layout="default" data-local-id="aebb6e6d-47f4-4cfc-a482-181052b25d04" class="confluenceTable"><colgroup><col style="width: 760.0px;" /></colgroup><tbody><tr><td class="confluenceTd"><p>hw_cfg_resiltech_mpuio</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_60_2</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_60_4</p></td></tr><tr><td class="confluenceTd"><p>hw_config_meye_q7_interleave_rc</p></td></tr></tbody></table></div><h2 id="Ncore3.4Full_SysTestPlan-GPRSaccessthroughsingleAIU">GPRS access through single AIU&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b3833258562006fa6932c" href="https://arterisip.atlassian.net/wiki/people/624b3833258562006fa6932c?ref=confluence" target="_blank" data-linked-resource-id="758716" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Abdelaziz El Hamadi</a> &nbsp; </h2><h3 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions.2">Stimulus Descriptions&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="984d08bb-f910-49a5-bf52-fd4191f00a56" class="confluenceTable"><colgroup><col style="width: 89.0px;" /><col style="width: 219.0px;" /><col style="width: 53.0px;" /><col style="width: 81.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc&nbsp;</p></th><th class="confluenceTh"><p>Hash tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Ncore register space</p><p>attribute register (xNRSAR)  NRS valid field</p></td><td class="confluenceTd"><p>Specific CSR test case. none txn needed.</p><p>1-Boot AIU set all AIU CSR accesses.</p><p>Each AIU read their <span class="inline-comment-marker" data-ref="01cf7913-d058-4250-8f0f-2ace89e16cdd">own ID register</span> with success</p><p>2- Boot AIU disable all AIU CSR access</p><p>Each AIU  read their own ID register but received an error<span class="inline-comment-marker" data-ref="9442a321-467e-4713-bffd-4c3db47a8b36"> (Illegal CSR access format)</span></p><p>3- Boot AIU renable all AIU CSR accesses</p><p>Each AIU read their <span class="inline-comment-marker" data-ref="01cf7913-d058-4250-8f0f-2ace89e16cdd">own ID register</span> with success</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20CSR%20access%20update%20Architecture%20Specification.pdf?version=1&amp;modificationDate=1666134113002&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore3.2 CSR access update Architecture Specification</a></p></td><td class="confluenceTd"><p>#Check.FSYS.csr.access</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>3.2 Feature</p><p>Set high to enable CSR access via this AIU</p></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.4">Configs</h3><div class="table-wrap"><table data-layout="default" data-local-id="cee140e1-b6f2-4845-87df-41a3518a5785" class="confluenceTable"><colgroup><col style="width: 760.0px;" /></colgroup><tbody><tr><td class="confluenceTd"><p>hw_cfg_resiltech</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_2</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_60_4</p></td></tr><tr><td class="confluenceTd"><p>hw_config_meye_q7_interleave_rc</p></td></tr></tbody></table></div><h2 id="Ncore3.4Full_SysTestPlan-4.5SupportforsecurityandcoherencybasedonGPRS.(owner)">4.5 Support for security and coherency based on GPRS.&nbsp;  (owner <a class="confluence-userlink user-mention" data-account-id="624b3833258562006fa6932c" href="https://arterisip.atlassian.net/wiki/people/624b3833258562006fa6932c?ref=confluence" target="_blank" data-linked-resource-id="758716" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Abdelaziz El Hamadi</a>  )</h2><p><strong>By default all simulated test cases used GPRAR.NS=1</strong> which support Secure or No Secure Txn.</p><p>Need a Error test case with NS=0 and check we receive a error when No secure txn cf. <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#7.-Errors" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#7.-Errors</a> </p><h3 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions.3">Stimulus Descriptions&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="549bdfc9-069a-450d-928c-8adb4150897d" class="confluenceTable"><colgroup><col style="width: 79.0px;" /><col style="width: 76.0px;" /><col style="width: 88.0px;" /><col style="width: 61.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc&nbsp;</p></th><th class="confluenceTh"><p>Hash tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>randomize mem region GPRAR.NS  </p></td><td class="confluenceTd"><p>Txn to secure region must have the secure bit to 1.</p></td><td class="confluenceTd"><p>+random_gpra_secure=1</p><p>Don&rsquo;t send No Secure Txn to Secure mem region.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16159850/AddressDecodeEnhancements_Ncore%203_09132022.pdf?version=1&amp;modificationDate=1663108516350&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Address Space Decode Functionality</a></p><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.GPRAR.NS_zero.withatleast.oneTxnSecure</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>TODO <a class="confluence-userlink user-mention" data-account-id="624b3833258562006fa6932c" href="https://arterisip.atlassian.net/wiki/people/624b3833258562006fa6932c?ref=confluence" target="_blank" data-linked-resource-id="758716" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Abdelaziz El Hamadi</a> Randomized Txn constraints:  Addr with GRPAR.NS=0 with &ldquo;get_addr_gprar_nsx&rdquo; only secure TXN</p><p>TODO create cover point in fsys_coverage_pkg</p></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.5">Configs</h3><p>all configs</p><h2 id="Ncore3.4Full_SysTestPlan-4.6SupportforDMIWTT/RTTthreshold(owner)">4.6 Support for DMI WTT/RTT threshold (owner <a class="confluence-userlink user-mention" data-account-id="624b372a45ece00069cca842" href="https://arterisip.atlassian.net/wiki/people/624b372a45ece00069cca842?ref=confluence" target="_blank" data-linked-resource-id="755141" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Urvish Panchal</a>  )</h2><p /><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163340" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163340</a> </p><p>randomize 3 registers in the boot seq for all test cases:  <span class="inline-comment-marker" data-ref="561a0eef-e07f-4db4-a8b6-27a0a5fd4bd2">DmiQosThVal, nDmiWttQoSRsv and nDmiRttQoSRsv </span></p><p>  Functional check and coverage&nbsp;</p><div class="table-wrap"><table data-layout="default" data-local-id="531cf962-ccd6-4d1c-93aa-d8de212d4398" class="confluenceTable"><colgroup><col style="width: 124.0px;" /><col style="width: 79.0px;" /><col style="width: 109.0px;" /><col style="width: 53.0px;" /><col style="width: 79.0px;" /><col style="width: 79.0px;" /><col style="width: 79.0px;" /><col style="width: 79.0px;" /><col style="width: 79.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th><th class="confluenceTh"><p /></th></tr><tr><td class="confluenceTd"><p>RTT, WTT and data_buffer threshold have been reached</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163340" rel="nofollow">DMI QOS UArch Specs [3.4 release]</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.RTT.threshold_reach</p><p>#Cover.FSYS.WTT.threshold_reach</p><p>#Cover.FSYS.databuffer.threshold_reach</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><strong>High</strong></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p><span data-colorid="otrq5b04sy"> </span>JSON parameter QOSthreshold is enable  (no link with this feature) </p><p /></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10976" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10976" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10976</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>RTT,WTT and data_buffer are full</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163340" rel="nofollow">DMI QOS UArch Specs [3.4 release]</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.RTT.full</p><p>#Cover.FSYS.WTT.full</p><p>#Cover.FSYS.databuffer.full</p><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>high</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10976" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10976" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10976</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>Check the QOS status at least one starvation, overflow or Count is reached</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163340" rel="nofollow">DMI QOS UArch Specs [3.4 release]</a></p></td><td class="confluenceTd"><p>#Cover<span class="inline-comment-marker" data-ref="48e1f216-4041-46d5-bb9b-ed290f16e5a6">.FSYS.QOSSR.EventStatus.atleastOne</span></p><p><span class="inline-comment-marker" data-ref="48e1f216-4041-46d5-bb9b-ed290f16e5a6">#Cover.FSYS.QOSSR.EventStatusCountOverflow.atleastone</span></p><p><span class="inline-comment-marker" data-ref="48e1f216-4041-46d5-bb9b-ed290f16e5a6">#Cover.FSYS.QOSSR.EventStatusCount.atleastone</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p><br />impossible to reach EventStatusCountOverflow =&gt; too long simulation (needs more than 33 000 txns) </p></td><td class="confluenceTd"><p>no link with the feature but to check</p></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.6">Configs</h3><p>hw_cfg_45</p><h2 id="Ncore3.4Full_SysTestPlan-4.7Proxycachesupportforownertransfer&amp;sharerpromotion(ownercreatecoverpoint)">4.7 Proxy cache support for owner transfer &amp; sharer promotion   (owner <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a>  create cover point)</h2><p><strong>Owner transfer:</strong> When a proxy cache is snooped with a non-invalidating snoop then it must transfer ownership of the line to the snooper (other proxy cache).&nbsp;</p><p>&ndash;Non-Invalidating snoop is any snoop which does not require the snooped proxy cache to go to invalid state. For example: read shared snoop&nbsp;</p><p><strong>Sharer promotion:</strong> If a cache line in the system is available only in shared state,&nbsp;i.e. none of the proxy caches have it in owner state; then DCE will promote one of the sharer proxy caches as the owner and read the data form it instead of from DMI.</p><h3 id="Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.4">Functional check and coverage&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="4d1e90aa-b1a0-4c5b-92d8-1d46df92363b" class="confluenceTable"><colgroup><col style="width: 155.0px;" /><col style="width: 71.0px;" /><col style="width: 99.0px;" /><col style="width: 79.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>ALL<strong><span data-colorid="pqkrximr4j"> </span></strong>owner transfer in all the test cases with NCAIU +proxy cache</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification_0.87.pdf?version=3&amp;modificationDate=1675741188501&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Proxy Cache update Architecture Specification</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.owner_transfer</p><p /></td><td class="confluenceTd"><p>full_sys/tests/concerto_base_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ALL sharer transfer in all the test cases wiht NCAIU + proxy cache</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification_0.87.pdf?version=3&amp;modificationDate=1675741188501&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Proxy Cache update Architecture Specification</a></p></td><td class="confluenceTd"><p>#Cover.FSYS.sharer_promotion</p></td><td class="confluenceTd"><p>full_sys/tests/concerto_base_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.7">Configs</h3><div class="table-wrap"><table data-layout="default" data-local-id="96740610-798c-48fc-889e-ad20b64cc03a" class="confluenceTable"><colgroup><col style="width: 760.0px;" /></colgroup><tbody><tr><td class="confluenceTd"><p>hw_cfg_45</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_resiltech</p></td></tr><tr><td class="confluenceTd"><p>hw_config_meye_q7_interleave_rc</p></td></tr></tbody></table></div><h2 id="Ncore3.4Full_SysTestPlan-4.8NCAIUwithproxycachenon-coherentaccesssupport">4.8 NCAIU with proxy cache non-coherent access support </h2><p>All the table are checked in unit test</p><h3 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions.4">Stimulus Descriptions&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="354e25c7-23a3-4fb4-b137-e42db6576962" class="confluenceTable"><colgroup><col style="width: 137.0px;" /><col style="width: 89.0px;" /><col style="width: 154.0px;" /><col style="width: 53.0px;" /><col style="width: 60.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>send a noncoherent txn only in GPRAR.NC=1 &amp; coh txn in GPRAR.NC=0 </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification_0.87.pdf?version=3&amp;modificationDate=1675741188501&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Proxy Cache update Architecture Specification</a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.GPRAR.NC_zero</p><p>#Stimulus.FSYS.GPRAR.NC_one</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>true noncoherent. send noncoherent with proxy cache disable</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification_0.87.pdf?version=3&amp;modificationDate=1675741188501&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Proxy Cache update Architecture Specification</a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.GPRAR.NC.with_proxycache_disable</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.8">Configs</h3><p>all configs with proxy cache</p><h2 id="Ncore3.4Full_SysTestPlan-4.9MasterPerformancecountersenable(owner)">4.9 Master Performance counters enable (owner <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a> )</h2><h3 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions.5">Stimulus Descriptions&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="75d0dfd4-8cf3-4b82-972c-30de7c5c2e04" class="confluenceTable"><colgroup><col style="width: 92.0px;" /><col style="width: 211.0px;" /><col style="width: 53.0px;" /><col style="width: 84.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 55.0px;" /><col style="width: 53.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc&nbsp;</p></th><th class="confluenceTh"><p>Hash tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Main Counter Control</p><p>Register (xMCNTCR)</p></td><td class="confluenceTd"><p>Specific Master enable test case. 4 iterations in one simulation with 100 CHI txn in each iterations.</p><p>each iterations: Configure all the agent with div_16 clock event (when count_enable: count+1 each 16 clock cycles) and enable each unit perf monitor scoreboard. </p><ul><li><p>1st iterations: use <strong>count</strong>_enable <span class="inline-comment-marker" data-ref="a42e9f2d-7237-41be-8ead-9ece8f0b9195">/ </span>count_enable=0 to stop / check if counter value !=0  /<strong>count</strong>_clear / check counter value  &amp; value correctly cleared (perf mon scb)  </p></li><li><p>2nd iterations :  use<strong> local_</strong>count_enable <span class="inline-comment-marker" data-ref="a42e9f2d-7237-41be-8ead-9ece8f0b9195">/ </span>local_count_enable=0 to stop / check if counter value !=0 /  <strong>local_</strong>count_clear / check counter value &amp; value correctly cleared  (perf mon scb)</p></li><li><p>3rd iterations: use <strong>master</strong>_count_enable / local_count_enable=0 to stop / check if counter value !=0 &amp; <strong>all the counter are synchronized </strong>at -/+1 in case same clock (if clock aren&rsquo;t the same use a value corrected by the clock ratio with a -/+5%)  /  <strong>local_</strong>count_clear / check counter value &amp; value correctly cleared  (perf mon scb)</p></li><li><p>4th iteration: same as 3rd iterations to check a restart</p></li></ul></td><td class="confluenceTd"><p>use only div_16 event</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf?version=6&amp;modificationDate=1662136924738&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Perf Counter Architecture Specification</a> 1.3.6 Main Counter Control Register (xMCNTCR)</p><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.perfmon.mastercountenable</p></td><td class="confluenceTd"><p>full_sys/tests/concerto_fullsys_perfmon_test.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>10/16/22 Passed 100%</p><p>&quot;config&quot;: [<br />&quot;hw_cfg_2&quot;,<br />&quot;hw_cfg_7&quot;,<br />&quot;hw_cfg_23&quot;,<br />&quot;hw_cfg_10&quot;,<br />&quot;hw_cfg_14&quot;,<br />&quot;hw_cfg_30&quot;,<br />&quot;hw_cfg_31&quot;,<br />&quot;hw_cfg_60_4&quot;,<br />&quot;hw_cfg_resiltech_connectivity_3_fix_mpu&quot;,<br />&quot;hw_cfg_resiltech_connectivity_3_fix&quot;,<br />&quot;hw_cfg_38&quot;,<br />&quot;hw_cfg_nxpauto&quot;<br />]</p></td><td class="confluenceTd"><p>check also MPU cases</p></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.9">Configs</h3><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: plain; gutter: false; theme: Confluence" data-theme="Confluence">hw_cfg_2
hw_cfg_7
hw_cfg_23
hw_cfg_10
hw_cfg_14
hw_cfg_30
hw_cfg_31
hw_cfg_60_4
hw_cfg_resiltech_connectivity_3_fix
hw_cfg_38
hw_cfg_nxpauto</pre>
</div></div><h2 id="Ncore3.4Full_SysTestPlan-4.10legacyQchannelFuSAownerCONC-11350bfb5209b-5e34-3655-9c0b-93d8d0d4bec5SystemJIRA">4.10 legacy Qchannel FuSA  owner <a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a>  

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11350" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11350" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11350</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 <br /></h2><p>reverse test plan</p><div class="table-wrap"><table data-layout="default" data-local-id="969b6dd9-1cfb-43ba-8024-8453b0653ce0" class="confluenceTable"><colgroup><col style="width: 137.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /><col style="width: 89.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>qchannel_sanity_test </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Q_Channel_FuSA_Ncore%203_04132022.pdf?version=1&amp;modificationDate=1650028544894&amp;cacheVersion=1&amp;api=v2" rel="nofollow"><u>Q_Channel_FuSA_Ncore 3.4</u></a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.qchannel.sanity_test</p></td><td class="confluenceTd"><p>dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>hw_cfg_8 failed<br />

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-8898" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-8898" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-8898</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>qchannel_req_during_cmd_test  </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Q_Channel_FuSA_Ncore%203_04132022.pdf?version=1&amp;modificationDate=1650028544894&amp;cacheVersion=1&amp;api=v2" rel="nofollow"><u>Q_Channel_FuSA_Ncore 3.4</u></a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.qchannel.during_cmd_test</p></td><td class="confluenceTd"><p>dv/full_sys/tb/runsim_testlist.json</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>hw_cfg_8 failed</p></td><td class="confluenceTd"><p>This test uses a plusarg +qchannel_req_during_txn that does not exist in the bench</p></td></tr><tr><td class="confluenceTd"><p>qchannel_req_between_cmd_test</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Q_Channel_FuSA_Ncore%203_04132022.pdf?version=1&amp;modificationDate=1650028544894&amp;cacheVersion=1&amp;api=v2" rel="nofollow"><u>Q_Channel_FuSA_Ncore 3.4</u></a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.qchannel.between_cmd_test</p></td><td class="confluenceTd"><p>dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>hw_cfg_8 failed</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>qchannel_multiple_request_test</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Q_Channel_FuSA_Ncore%203_04132022.pdf?version=1&amp;modificationDate=1650028544894&amp;cacheVersion=1&amp;api=v2" rel="nofollow"><u>Q_Channel_FuSA_Ncore 3.4</u></a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.qchannel.multiple_request_test</p></td><td class="confluenceTd"><p>dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>hw_cfg_8 failed</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>qchannel_reset_test </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Q_Channel_FuSA_Ncore%203_04132022.pdf?version=1&amp;modificationDate=1650028544894&amp;cacheVersion=1&amp;api=v2" rel="nofollow"><u>Q_Channel_FuSA_Ncore 3.4</u></a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.qchannel.reset_test</p></td><td class="confluenceTd"><p>dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>hw_cfg_8 failed</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>qchannel_all_aius_coh_read</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Q_Channel_FuSA_Ncore%203_04132022.pdf?version=1&amp;modificationDate=1650028544894&amp;cacheVersion=1&amp;api=v2" rel="nofollow"><u>Q_Channel_FuSA_Ncore 3.4</u></a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.qchannel.all_aius_coh_read</p></td><td class="confluenceTd"><p>dv/full_sys/tb/runsim_testlist.json</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>hw_cfg_8 failed<br />30-40% failed</p></td><td class="confluenceTd"><p>uses qchannel stimulus from between_cmd_test</p></td></tr><tr><td class="confluenceTd"><p>qchannel_all_aius_noncoh_read </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Q_Channel_FuSA_Ncore%203_04132022.pdf?version=1&amp;modificationDate=1650028544894&amp;cacheVersion=1&amp;api=v2" rel="nofollow"><u>Q_Channel_FuSA_Ncore 3.4</u></a></p></td><td class="confluenceTd"><p>#Stimulus.FSYS.qchannel.all_aius_noncoh_read</p></td><td class="confluenceTd"><p>dv/full_sys/tb/runsim_testlist.json</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>hw_cfg_8 failed<br />30-40% failed</p></td><td class="confluenceTd"><p>uses qchannel stimulus from between_cmd_test</p></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.10">Configs</h3><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">hw_cfg_7
hw_cfg_10
hw_cfg_20_dii_boot
hw_cfg_38
hw_cfg_41
hw_cfg_8
hw_cfg_ace32
hw_config_qos</pre>
</div></div><h2 id="Ncore3.4Full_SysTestPlan-4.11Performancecounters(BWandLatency)">4.11 Performance counters (BW and Latency)</h2><p>only Unit test  FSYS not needed</p><h2 id="Ncore3.4Full_SysTestPlan-4.12ProxycacheNCAIUinterleavingonlyat64Bboundaries.">4.12 Proxy cache NCAIU interleaving only at 64B boundaries. </h2><p>NCAIU with proxy cache must not interleave read data below cache line boundary of 64bytes</p><p>add in the unit test scoreboard and check with the hw_cfg_07</p><h2 id="Ncore3.4Full_SysTestPlan-4.13NointerleavingonNCAIUdataresponse">4.13 No interleaving on NCAIU data response </h2><p>add in the unit test scoreboard</p><h2 id="Ncore3.4Full_SysTestPlan-4.14WidthandRateadapterupdates=>TODOconfirmthecfg">4.14 Width and Rate adapter updates =&gt; TODO confirm the cfg <a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a> </h2><p>Be sure to have a hw_cfg with adapters.</p><p>Rate adapter in Mobileye config. (Width adapter ?)</p><h2 id="Ncore3.4Full_SysTestPlan-4.15CDConSMIandAPBI/F=>TODOconfirmtheCrossDomainclockcfg.hw_cfg_38?">4.15 CDC on SMI and APB I/F =&gt; TODO confirm the Cross Domain clock cfg.&nbsp; hw_cfg_38 ?&nbsp; <a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a> </h2><p>Be sure to have a hw_cfg with CDC.</p><h2 id="Ncore3.4Full_SysTestPlan-4.16DebugandBISTdisablepin.UnattendedactivationFuSaFeature(CONC-10232)itmustbedisableforMEwithFNDISABLERESILIENCYBISTDEBUGPIN">4.16 Debug and BIST disable pin. Unattended activation FuSa Feature (CONC-10232)&nbsp; it must be disable for ME with FNDISABLERESILIENCYBISTDEBUGPIN&nbsp; </h2><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10763" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10763" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10763</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><h2 id="Ncore3.4Full_SysTestPlan-4.17DebugAPBportsupportforCSRnetwork.(CONC-10343)itmustbedisableforMEwithFNDEBUGAPBENABLE">4.17 Debug APB port support for CSR network. (CONC-10343)&nbsp; it must be disable for ME with FNDEBUGAPBENABLE</h2><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10762" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10762" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10762</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><h2 id="Ncore3.4Full_SysTestPlan-4.18DMIDeadlockissue(CONC-7692)ItmustbedisableforMEwithuseMemRspIntrlv.">4.18 DMI Deadlock issue (CONC-7692) It must be disable for ME with useMemRspIntrlv. </h2><p>Not specific FSYS test case</p><h2 id="Ncore3.4Full_SysTestPlan-4.19SYSeventandexclusiveNcore3.2review(tomovein3.2testplan)=>needreversetestplan(lookthecurrentUVMtestcase&amp;createatestplanthenaddnewstimulus/fcttestorcoverpoint)owner+addtestcase:simplerbroadcastingschemeremovessignalingfromDCE-->">4.19 SYSevent and exclusive Ncore3.2 review  <em>(to move in 3.2 test plan)</em>=&gt; need reverse test plan ( look the current UVM test case &amp; create a testplan then add new stimulus/fct test or cover point) owner <a class="confluence-userlink user-mention" data-account-id="624b372a45ece00069cca842" href="https://arterisip.atlassian.net/wiki/people/624b372a45ece00069cca842?ref=confluence" target="_blank" data-linked-resource-id="755141" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Urvish Panchal</a>  + add test case: simpler broad casting scheme removes signaling from DCE--&gt; DVE&nbsp;&nbsp;&nbsp;</h2><h3 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions.6">Stimulus Descriptions&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="6ad748af-30e4-44b5-a71b-07f8c35e8aed" class="confluenceTable"><colgroup><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc&nbsp;</p></th><th class="confluenceTh"><p>Hash tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>concerto_fullsys_test_aiu_random_excl_fix_addr</p><p>concerto_fullsys_test_ioaiu_random_excl_fix_addr</p><p>concerto_fullsys_test_chiaiu_random_excl_fix_addr</p></td><td class="confluenceTd"><ul><li><p>Generate coherent exclusive txns from selected address pool from each AIU which would travel to DCE.</p></li><li><p>Randomly it may trigger exclusive store pass in DCE &amp; resets the ex monitor.</p></li><li><p>Following exclusive store pass, DCE will send sysreq.event to all caching agents and asserts event_in_req</p></li><li><p>In turn, All caching agents follows event_out_req/ack signaling sequence and sends sysrsp.event to DCE.</p></li><li><p>DCE upon receiving  sysrsp.event from all AIUs, will result in event_in_ack assertion and thus completes event_in_req/ack sequence.</p></li></ul><p /></td><td class="confluenceTd"><p>+en_excl_txn</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159947/System+Event+and+Coherency+Wrapper" data-linked-resource-id="16159947" data-linked-resource-version="130" data-linked-resource-type="page">System Event and Coherency Wrapper</a> </p><p>Ncore 3.4 - SysCmd Architecture Specification</p><p>exclusive store pass/fail definition : <a class="external-link" data-card-appearance="inline" href="https://developer.arm.com/documentation/ihi0022/e/ACE-Protocol-Specification/Exclusive-Accesses/About-Exclusive-accesses?lang=en" rel="nofollow">https://developer.arm.com/documentation/ihi0022/e/ACE-Protocol-Specification/Exclusive-Accesses/About-Exclusive-accesses?lang=en</a> </p><p>IOAIU 3.4 uArch : </p><ul><li><p>8.3.1 Exclusive Access</p></li><li><p>9.12 Exclusive Access</p></li></ul></td><td class="confluenceTd"><p>#Stimulus.FSYS.sysevent.coh_txn.pre-v3.4</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>MEDIUM</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10804" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10804" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10804</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9682" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-9682" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-9682</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>concerto_fullsys_test_aiu_random_excl_noncoh_fix_addr</p><p>concerto_fullsys_test_ioaiu_random_excl_noncoh_fix_addr</p><p>concerto_fullsys_test_chiaiu_random_excl_noncoh_fix_addr</p></td><td class="confluenceTd"><ul><li><p>Generate non-coherent exclusive txns from selected address pool from each AIU which would travel to DMI or DII.</p></li><li><p>This exclusives are pass through to DII/DMI and not supposed to trigger sysevent</p></li></ul></td><td class="confluenceTd"><p>+en_excl_noncoh_txn</p><p>+noncoherent_test</p></td><td class="confluenceTd"><p>See above</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.no_sysevent.excl.noncoh_txn.pre-v3.4</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>MEDIUM</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>See above</p></td></tr><tr><td class="confluenceTd"><p>ToDo</p></td><td class="confluenceTd"><p>Set<strong> XAIU/CAIU</strong>TCR.EventDisable to 0</p><p>Generate exclusive txns</p><p>Wait for sysreq.event timeout to happen</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>LOW</p></td><td class="confluenceTd"><p>Not started</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.5">Functional check and coverage&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="471cf21b-0ba8-4a9f-b244-66cfb069e901" class="confluenceTable"><colgroup><col style="width: 59.0px;" /><col style="width: 190.0px;" /><col style="width: 73.0px;" /><col style="width: 73.0px;" /><col style="width: 73.0px;" /><col style="width: 73.0px;" /><col style="width: 73.0px;" /><col style="width: 73.0px;" /><col style="width: 73.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Sr. No.</strong></p></th><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>coherent exclusives meaning Load (RDCLN, RDSHRD) &amp; Store (CLNUNQ) with arlock high</p></td><td class="confluenceTd"><p> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159947/System+Event+and+Coherency+Wrapper" data-linked-resource-id="16159947" data-linked-resource-version="130" data-linked-resource-type="page">System Event and Coherency Wrapper</a></p><p>Ncore 3.4 - SysCmd Architecture Specification</p><p>exclusive store pass/fail definition : <a class="external-link" data-card-appearance="inline" href="https://developer.arm.com/documentation/ihi0022/e/ACE-Protocol-Specification/Exclusive-Accesses/About-Exclusive-accesses?lang=en" rel="nofollow">https://developer.arm.com/documentation/ihi0022/e/ACE-Protocol-Specification/Exclusive-Accesses/About-Exclusive-accesses?lang=en</a> </p></td><td class="confluenceTd"><p>#Cover.FSYS.sysevent.CohExclusiveLoadCmds</p><p>#Cover.FSYS.sysevent.CohExclusiveStoreCmds</p></td><td class="confluenceTd"><p>dv/full_sys/env/coverage/fsys_native_itf_coverage.svh</p></td><td class="confluenceTd"><p>MEDIUM</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11013" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11013" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11013</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>DCE exclusive monitor store pass</p><p>(dce_func_unit.dce_tm.dm_rsp_exmon_store_pass)</p></td><td class="confluenceTd"><p>See RefDoc #1</p></td><td class="confluenceTd"><p>#Cover.FSYS.sysevent.DCE_exclusive_monitor_store_pass</p></td><td class="confluenceTd"><p>dv/full_sys/env/coverage/fsys_sys_event_coverage.svh</p></td><td class="confluenceTd"><p>MEDIUM</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>See Remarks #1</p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>DCE event_in_req assertion</p></td><td class="confluenceTd"><p>See RefDoc #1</p></td><td class="confluenceTd"><p>#Cover.FSYS.sysevent.DCE_event_in_req_assertion</p></td><td class="confluenceTd"><p>dv/full_sys/env/coverage/fsys_sys_event_coverage.svh</p></td><td class="confluenceTd"><p>MEDIUM</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>See Remarks #1</p></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>DCE event_in_ack assertion</p></td><td class="confluenceTd"><p>See RefDoc #1</p></td><td class="confluenceTd"><p>#Cover.FSYS.sysevent.DCE_event_in_ack_assertion</p></td><td class="confluenceTd"><p>dv/full_sys/env/coverage/fsys_sys_event_coverage.svh</p></td><td class="confluenceTd"><p>MEDIUM</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>See Remarks #1</p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>DCE sends sysreq.event</p></td><td class="confluenceTd"><p>See RefDoc #1</p></td><td class="confluenceTd"><p>#Cover.FSYS.sysevent.DCE_sends_smi_sysreq</p></td><td class="confluenceTd"><p>dv/full_sys/env/coverage/fsys_smi_coverage.svh</p></td><td class="confluenceTd"><p>MEDIUM</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>See Remarks #1</p></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>CHIAIU sends sysrsp.event</p><p>IOAIU (ACE &amp; AXI w proxy) sends sysrsp.event</p></td><td class="confluenceTd"><p>See RefDoc #1</p></td><td class="confluenceTd"><p>#Cover.FSYS.sysevent.ioaiu_sends_smi_sysrsp</p><p>#Cover.FSYS.sysevent.chiaiu_sends_smi_sysrsp</p></td><td class="confluenceTd"><p>dv/full_sys/env/coverage/fsys_smi_coverage.svh</p></td><td class="confluenceTd"><p>MEDIUM</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>See Remarks #1</p></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>CHIAIU event_out_req assertion</p><p>IOIAIU (ACE) event_out_req assertion</p></td><td class="confluenceTd"><p>See RefDoc #1</p></td><td class="confluenceTd"><p>#Cover.FSYS.sysevent.AIU_event_out_req_assertion</p></td><td class="confluenceTd"><p>dv/full_sys/env/coverage/fsys_sys_event_coverage.svh</p></td><td class="confluenceTd"><p>MEDIUM</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>See Remarks #1</p><p><span data-colorid="bt2ugbkk7m">AXI w proxy does not have m_event_out_if_caiu0.in (event_req) signal?</span></p></td></tr><tr><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>CHIAIU event_out_ack assertion</p><p>IOIAIU (ACE) event_out_req assertion</p></td><td class="confluenceTd"><p>See RefDoc #1</p></td><td class="confluenceTd"><p>#Cover.FSYS.sysevent.AIU_event_out_ack_assertion</p></td><td class="confluenceTd"><p>dv/full_sys/env/coverage/fsys_sys_event_coverage.svh</p></td><td class="confluenceTd"><p>MEDIUM</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>See Remarks #1</p><p><span data-colorid="gy1q818x4u">AXI w proxy does not have m_event_out_if_caiu0.out (event_ack) signal?</span></p></td></tr><tr><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>non coherent exclusives meaning WriteNoSnoop &amp; ReadNoSnoop with arlock high</p></td><td class="confluenceTd"><p>See RefDoc #1</p></td><td class="confluenceTd"><p>#Cover.FSYS.sysevent.NonCohExclusiveLoadCmds</p><p>#Cover.FSYS.sysevent.NonCohExclusiveStoreCmds</p></td><td class="confluenceTd"><p>dv/full_sys/env/coverage/fsys_native_itf_coverage.svh</p></td><td class="confluenceTd"><p>MEDIUM</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>See Remarks #1</p></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.11">Configs</h3><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">hw_cfg_2
hw_cfg_3
hw_cfg_
hw_cfg_7_parity
hw_cfg_8
hw_cfg_23
hw_cfg_12
hw_cfg_30
hw_cfg_31
hw_cfg_38
hw_cfg_41
hw_cfg_44
hw_cfg_45
hw_cfg_resiltech_connectivity_3_fix
hw_cfg_resiltech_connectivity_3_fix_mpu
hw_cfg_meye_q7_interleave_fr
hw_cfg_nxpauto</pre>
</div></div><p /><h2 id="Ncore3.4Full_SysTestPlan-4.20SysCoNcore3.2review(tomovein3.2testplan)/Reversetestplan"> 4.20 SysCo  Ncore3.2 review <em>(to move in 3.2 test plan) </em>/ Reverse test plan <a class="confluence-userlink user-mention" data-account-id="630629ac112e27df1e0ab2ce" href="https://arterisip.atlassian.net/wiki/people/630629ac112e27df1e0ab2ce?ref=confluence" target="_blank" data-linked-resource-id="50168206" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jerome Bombal</a> </h2><h3 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions.7">Stimulus Descriptions&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="6d2ba933-5d7f-4200-acc7-60083fc51c71" class="confluenceTable"><colgroup><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc&nbsp;</p></th><th class="confluenceTh"><p>Hash tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>&nbsp;concerto_fullsys_sysco_test_aiu_random_sysco_detach_0</p></td><td class="confluenceTd"><p>Connect and detach random agents</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable </p></td><td class="confluenceTd"><p>TODO: need DV review by clu </p></td></tr><tr><td class="confluenceTd"><p>concerto_fullsys_sysco_test_aiu_random_sysco_detach_clk_off_0</p></td><td class="confluenceTd"><p>Connect and detach random agents with clock off</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>concerto_fullsys_sysco_test_aiu_random_sysco_reattach_0</p></td><td class="confluenceTd"><p>Connect, detach and reattach random agents</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>concerto_fullsys_sysco_test_aiu_random_sysco_reattach_cache_flush_0</p></td><td class="confluenceTd"><p>Connect, detach and reattach random agents with cache flush</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>concerto_fullsys_sysco_test_aiu_random_sysco_reattach_coh_traffic_0</p></td><td class="confluenceTd"><p>Connect, detach and reattach random agents with coherent traffic</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>concerto_fullsys_sysco_test_aiu_random_sysco_reattach_no_delay_0</p></td><td class="confluenceTd"><p>Connect, detach and reattach random agents with no delay</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.6">Functional check and coverage&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="e6d1d41b-758c-4d74-8324-35300ad73897" class="confluenceTable"><colgroup><col style="width: 130.0px;" /><col style="width: 90.0px;" /><col style="width: 90.0px;" /><col style="width: 90.0px;" /><col style="width: 90.0px;" /><col style="width: 90.0px;" /><col style="width: 90.0px;" /><col style="width: 90.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Connect and detach random agents</p></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High/Medium/Low</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable</p></td><td class="confluenceTd"><p>TODO: need DV review by clu </p></td></tr><tr><td class="confluenceTd"><p>Connect and detach random agents with clock off</p></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High/Medium/Low</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Connect, detach and reattach random agents</p></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High/Medium/Low</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Connect, detach and reattach random agents with cache flush</p></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High/Medium/Low</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Connect, detach and reattach random agents with coherent traffic</p></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High/Medium/Low</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Connect, detach and reattach random agents with no delay</p></td><td class="confluenceTd"><p>Ncore 3.4 - SysCmd Architecture Specification Version 0.55</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_sysco_test.svh</p></td><td class="confluenceTd"><p>High/Medium/Low</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>unstable</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Config">Config</h3><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">hw_cfg_2
hw_cfg_6
hw_cfg_7
hw_cfg_8
hw_cfg_10
hw_cfg_41
hw_cfg_44
hw_cfg_60_2
hw_cfg_60_4
hw_cfg_45
hw_cfg_nxpauto
hw_cfg_resiltech_connectivity_3_fix
hw_cfg_meye_q7_interleave_fr</pre>
</div></div><p /><p /><h2 id="Ncore3.4Full_SysTestPlan-4.21PCIEordering3.2release">4.21 PCIE ordering 3.2 release</h2><p>Create a FSYS check with <a class="confluence-userlink user-mention" data-account-id="624b37217a3f9e006ab52f6c" href="https://arterisip.atlassian.net/wiki/people/624b37217a3f9e006ab52f6c?ref=confluence" target="_blank" data-linked-resource-id="755289" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Neha Fotaria</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b37684fe01d006ba96e15" href="https://arterisip.atlassian.net/wiki/people/624b37684fe01d006ba96e15?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Michael Frank (Deactivated)</a>  </p><h2 id="Ncore3.4Full_SysTestPlan-4.22NCAIUPROXY&amp;DMISMCCacheFSYStestcase3.0releaseowner:">4.22 NCAIU PROXY &amp; DMI SMC Cache FSYS test case  3.0 release owner: <a class="confluence-userlink user-mention" data-account-id="624b3833258562006fa6932c" href="https://arterisip.atlassian.net/wiki/people/624b3833258562006fa6932c?ref=confluence" target="_blank" data-linked-resource-id="758716" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Abdelaziz El Hamadi</a> </h2><p>Proxy cache NCAIU CSR &ldquo;update disable&rdquo; bit =&gt; deactived in case of hardware config with connectivity feature due to 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11225" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11225" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11225</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><h3 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions.8">Stimulus Descriptions&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="aa4beb65-b54d-4292-8554-ee7e0426b688" class="confluenceTable"><colgroup><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc&nbsp;</p></th><th class="confluenceTh"><p>Hash tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>MCR/MLR/MCR/MDR</p><p>Maintenance register</p></td><td class="confluenceTd"><p>Specific test case:</p><p>2 iterations</p><p>1- launch txn with ALL cache enable</p><ul><li><p>Wait txns to finish , do some randomize maintenance on valid cache line. </p></li></ul><p>2- launch txn with the new cache state</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.cache.PC.maintenance_without_tx</p><p>#Stimulus.FSYS.cache.SMC.maintenance_without_tx</p></td><td class="confluenceTd"><p><code>concerto_fullsys_smc_mntop_test</code></p></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>MCR/MLR/MCR/MDR</p><p>Maintenance register</p></td><td class="confluenceTd"><p>Specific test case<br />2 iterations</p><p>1- launch txn with ALL cache enable</p><ul><li><p>in same time of  txn , do some randomize maintenance on valid cache line. </p></li></ul><p>2- launch txn with the new cache state</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>//Stimulus.FSYS.cache.PC.maintenance_onfly</p><p>//Stimulus.FSYS.cache.SMC.maintenance_onfly</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Not started</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>optional</p></td></tr><tr><td class="confluenceTd"><p><strong>DMIUSMC</strong>APR: System Memory Cache  allocation Policy</p></td><td class="confluenceTd"><p>Randomize the SMC policy.</p></td><td class="confluenceTd"><p>+rand_smc_policy</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.FSYS.SMC.TOFAllocDisable<br />#Check.FSYS.SMC.ClnWrAllocDisable<br />#Check.FSYS.SMC.DtyWrAllocDisable<br />#Check.FSYS.SMC.RdAllocDisable<br />#Check.FSYS.SMC.WrAllocDisable</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p>the cover point is set when a policy is selected &amp; the SMC receives a request corresponding to the disabled allocation. </p></td></tr><tr><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>TAR: System Memory Cache Txn Activity</p></td><td class="confluenceTd"><p>Read only register</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Cover.FSYS.SMC.EvictActive<br />#Cover.FSYS.PC.EvictActive</p><p>#Cover.FSYS.SMC.AllocActive<br />#Cover.FSYS.PC.AllocActive</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p>check with cover bins : the register toggle when evict or alloc request</p></td></tr><tr><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>TCR</p></td><td class="confluenceTd"><p>true noncoh NCAIU: Disable all the cache with allocen &amp; lookupen.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.true_noncoh.PC</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Passed</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>TCR</p></td><td class="confluenceTd"><p>Randomize &ldquo;allocen&rdquo; NCAIU or DMI caches</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.PxC.noallocen_rand</p><p>#Stimuls.FSYS.SMC.noallocen_rand</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ff8f73" class="confluenceTd"><p><strong>FAILED</strong></p></td><td class="confluenceTd"><p>FAILED also in Unit IOAIU test case. DV doesn&rsquo;t support mix config for example allocen disable but lookup enable<br />

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11781" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11781" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11781</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>TCR</p></td><td class="confluenceTd"><p>2 iterations</p><p>1- launch txn with ALL cache enable</p><p>2- launch txn with &ldquo;lookupen&rdquo; enable &amp; &ldquo;allocen&rdquo; disable</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.PxC.lookupen_noallocen<br />#Stimulus.FSYS.SMC.lookupen_noallocen</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ff8f73" class="confluenceTd"><p><strong>FAILED</strong></p></td><td class="confluenceTd"><p>FAILED also in Unit IOAIU test case. DV doesn&rsquo;t support mix config for example allocen disable but lookup enable<br />

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11781" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11781" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11781</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr></tbody></table></div><p /><h3 id="Ncore3.4Full_SysTestPlan-Configs.12">Configs</h3><p>all configs with smc or proxy cache</p><h2 id="Ncore3.4Full_SysTestPlan-4.23FSYSresiliencytestcase">4.23 FSYS resiliency test case </h2><p><em>  F</em>SC unit test to rerun (not possible out of date)</p><h3 id="Ncore3.4Full_SysTestPlan-Stimulus:">Stimulus:</h3><div class="table-wrap"><table data-layout="default" data-local-id="8c55d7a7-1516-4c5b-a9d5-f5dcf2b31559" class="confluenceTable"><colgroup><col style="width: 80.0px;" /><col style="width: 84.0px;" /><col style="width: 140.0px;" /><col style="width: 74.0px;" /><col style="width: 74.0px;" /><col style="width: 74.0px;" /><col style="width: 52.0px;" /><col style="width: 48.0px;" /><col style="width: 62.0px;" /><col style="width: 72.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>register bit bash &amp; reset value  of FSC register</p></td><td class="confluenceTd"><p>concerto_fsc_reg_bit_bash_test</p><p>concerto_fsc_reg_hw_reset_test</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>medium</p></td><td class="confluenceTd"><p>Done </p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Uncorrectable test case read the status of BIST registers <br /></p></td><td class="confluenceTd"><p>Uncorrectable test case read the status of BIST register:<br />mission fault,latent fault &amp; check the corresponding pin</p><p>Use BIST automatic mode</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:w:/r/sites/Engineering/_layouts/15/doc2.aspx?sourcedoc=%7BC4F1448B-B5D2-4F65-9135-233BE0E2FFDD%7D&amp;file=Ncore%203.0%20Functional%20Safety%20specification%20.docx" rel="nofollow">Functional Safety Specification</a> </p></td><td class="confluenceTd"><p>#Stimulus.FSYS.BIST.auto_uncorrecterr</p><p>#Check.FSYS.FSCBISTAR.auto_uncorrecterr</p><p>#Check.FSYS.FSC_SCMFX_regs_uncorrect_err</p><p>#Check.FSYS.FSC_SCLFX_regs_uncorrect_err</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b372a45ece00069cca842" href="https://arterisip.atlassian.net/wiki/people/624b372a45ece00069cca842?ref=confluence" target="_blank" data-linked-resource-id="755141" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Urvish Panchal</a> </p></td></tr><tr><td class="confluenceTd"><p>Uncorrectable test case read the status of BIST registers step by step</p></td><td class="confluenceTd"><p>Uncorrectable test case read the status of BIST register:<br />mission fault,latent fault &amp; check the corresponding pin</p><p>Use BIST Step by step</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.BIST.step_by_step</p><p>#Check.FSYS.FSCBISTAR.step_by_step_uncorrecterr</p><p>#Check.FSYS.FSC_SCMFX_regs_uncorrect_err</p><p>#Check.FSYS.FSC_SCLFX_regs_uncorrect_err</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b372a45ece00069cca842" href="https://arterisip.atlassian.net/wiki/people/624b372a45ece00069cca842?ref=confluence" target="_blank" data-linked-resource-id="755141" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Urvish Panchal</a> </p></td></tr><tr><td class="confluenceTd"><p>correctable test case read the status of BIST register</p></td><td class="confluenceTd"><p>Set threshold correctable conter threshold,</p><p>run correctable test case </p><p>read the status of BIST register:<br />correctable counter above the threshold &amp; check the corresponding pin.</p><p>Use BIST automatic mode</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p> #Stimulus.FSYS.BIST.step_by_step_correcterr</p><p>#Check.FSYS.FSCBISTAR.step_by_step_correcterr</p><p>#Stimulus.FSYS.BIST.auto_correcterr&nbsp;</p><p>#Check.FSYS.FSCBISTAR.auto_correcterr</p><p>#Check.FSYS.FSC_CETHF_regs_correcterr</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b372a45ece00069cca842" href="https://arterisip.atlassian.net/wiki/people/624b372a45ece00069cca842?ref=confluence" target="_blank" data-linked-resource-id="755141" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Urvish Panchal</a> </p></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.13">Configs</h3><p>all configs with smc or proxy cache</p><h3 id="Ncore3.4Full_SysTestPlan-AssociatedJIRAs">Associated JIRAs</h3><p>












    

            

        


    <style type="text/css">
        #refresh-module-1930202710 .icon {
            background-position: left center;
            background-repeat: no-repeat;
            display: inline-block;
            font-size: 0;
            max-height: 16px;
            text-align: left;
            text-indent: -9999em;
            vertical-align: text-bottom;
        }
    </style>

</p><div id="refresh-module-1930202710" class="confluence-jim-macro refresh-module-id jira-table ">
    <p>
       
                
        
                
        </p><div id="jira-issues-1930202710" style="width: 100%;  overflow: auto;" class="jira-issues">
            <table class="aui" style="padding:5px !important;vertical-align: top;">
                <tbody>
                <tr />                 <tr>
                                                                          
                                                              <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport jira-tablesorter-header"><span class="jim-table-header-content">T</span></th>
                                                                                                                                
                                                              <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport jira-tablesorter-header"><span class="jim-table-header-content">Key</span></th>
                                                                                                                                
                                                              <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport jira-tablesorter-header"><span class="jim-table-header-content">Summary</span></th>
                                                                                                                                
                                                              <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport jira-tablesorter-header"><span class="jim-table-header-content">Assignee</span></th>
                                                                                                                                
                                                              <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport jira-tablesorter-header"><span class="jim-table-header-content">Reporter</span></th>
                                                                                                                                
                                                              <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport jira-tablesorter-header"><span class="jim-table-header-content">P</span></th>
                                                                                                                                
                                                              <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport jira-tablesorter-header"><span class="jim-table-header-content">Status</span></th>
                                                                                                                                
                                                              <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport jira-tablesorter-header"><span class="jim-table-header-content">Resolution</span></th>
                                                                                                                                
                                                              <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport jira-tablesorter-header"><span class="jim-table-header-content">Created</span></th>
                                                                                                                                
                                                              <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport jira-tablesorter-header"><span class="jim-table-header-content">Updated</span></th>
                                                                                                                                
                                                              <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport jira-tablesorter-header"><span class="jim-table-header-content">Due</span></th>
                                                                                          </tr>
                
                                                                                                    <tr class="rowNormal">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/MAES-7525"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10318?size=medium" alt="Task" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/MAES-7525">MAES-7525</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/MAES-7525">
                                            Functional Safety Controller:  document enhancement for automotive project
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Ahmed Farooqui
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Bernard Bonardi
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/major.svg" alt="Major" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-current">
                                                In Progress
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Unresolved
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            03/Sep/24 2:55 PM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            26/Sep/25 2:41 PM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowAlternate">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/MAES-6467"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10311?size=medium" alt="New Feature" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/MAES-6467">MAES-6467</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/MAES-6467">
                                            FSC: Need new parameters for ability to map units to correct register bits.
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Dan Takyrbashev
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Eric Taylor
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/critical.svg" alt="Critical" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Done
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            21/Aug/23 12:00 PM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            27/Mar/25 12:09 PM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowNormal">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/MAES-6208"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/MAES-6208">MAES-6208</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/MAES-6208">
                                            FSC register mapping file for automotive project for Ncore3.6
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Dan Takyrbashev
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Bernard Bonardi
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/major.svg" alt="Major" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Closed
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            30/May/23 3:08 PM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            18/Apr/25 5:03 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowAlternate">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/MAES-5976"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10318?size=medium" alt="Task" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/MAES-5976">MAES-5976</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/MAES-5976">
                                            DOC update needed : faults of units reported in these registers SCMFX0/1/2/3, SCLFX0/1/2/3, SCCETHFX0/1/2/3
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Ben Chen
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/major.svg" alt="Major" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-complete">
                                                Open
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Unresolved
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            15/Mar/23 3:20 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            27/Mar/25 4:08 PM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowNormal">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11801"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11801">CONC-11801</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11801">
                                            fsys test, concerto_uncorr_error_test_dve_func_unit_uncorr_err_inj_bist_auto : sv_assert_pkg.sv(17) @ 0.00 ns: reporter [FATAL] FAIL
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/major.svg" alt="Major" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            12/Apr/23 4:25 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 2:09 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowAlternate">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11734"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11734">CONC-11734</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11734">
                                            config - hw_cfg_resiltech_final, maestro error : DV/RTL generation failing
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Balaji Krishnaswamy
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/critical.svg" alt="Critical" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/23 12:55 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 4:08 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowNormal">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11716"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11716">CONC-11716</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11716">
                                            BIST step behavior
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/major.svg" alt="Major" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            22/Mar/23 1:48 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 4:08 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowAlternate">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11706"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11706">CONC-11706</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11706">
                                            fsys test to verify cerr_over_thres_fault in ioaiu. Need to exclude any CE signal from test? : [HBFAIL] Heart Beat Failure Objection
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/major.svg" alt="Major" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            21/Mar/23 6:30 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 4:08 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowNormal">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11705"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11705">CONC-11705</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11705">
                                            fsys test to verify cerr_over_thres_fault in chiaiu. Need to exclude any CE signal from test? : [HBFAIL] Heart Beat Failure Objection
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/major.svg" alt="Major" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            21/Mar/23 6:03 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 4:08 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowAlternate">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11690"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11690">CONC-11690</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11690">
                                            fsys uncorrectable error injection ioaiu test on func unit : Latent fault mismatch. Exp=1 Act=0, Mission fault mismatch. Exp=1 Act=0
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/critical.svg" alt="Critical" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            17/Mar/23 5:57 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 4:08 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowNormal">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11687"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11687">CONC-11687</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11687">
                                            fsys uncorrectable error test : For each unit tests, Latent fault mismatch. Exp=0 Act=1
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/critical.svg" alt="Critical" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            17/Mar/23 4:12 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 1:11 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowAlternate">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11671"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11671">CONC-11671</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11671">
                                            fsys uncorrectable error test : Latent fault mismatch. Exp=1 Act=0
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/critical.svg" alt="Critical" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            14/Mar/23 4:38 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 1:11 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowNormal">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11662"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11662">CONC-11662</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11662">
                                            fsys uncorrectable error test : Error detected in Bist seq, FSCBISTAR Reg 'b10
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/critical.svg" alt="Critical" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            13/Mar/23 5:02 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 1:11 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowAlternate">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11654"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11654">CONC-11654</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11654">
                                            Facing assertion error : fsys test, correctable error injection at dmi &amp; verify cerr_over_thres_fault
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/major.svg" alt="Major" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            12/Mar/23 1:27 PM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 1:12 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowNormal">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11614"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11614">CONC-11614</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11614">
                                            [ASSERT_ERROR] chiaiu0 chiaiu0_port0_tx_smi_if chiaiu0  SMI protocol violation: smi_msg_ready must not be unknown.
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/critical.svg" alt="Critical" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            06/Mar/23 8:12 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 2:10 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowAlternate">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11572"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" alt="Bug" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11572">CONC-11572</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11572">
                                            fsys_test, concerto_uncorr_error_test_bist_manuel : [HBFAIL] Heart Beat Failure Objection
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/major.svg" alt="Major" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            26/Feb/23 10:19 PM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 3:09 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowNormal">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11045"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10318?size=medium" alt="Task" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11045">CONC-11045</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11045">
                                            Adjust regression scripts to modify resilience parameters via the new &quot;safetyconfig&quot; parameter
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Smit Patel
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Ahmed Farooqui
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/major.svg" alt="Major" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Done
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            12/Dec/22 4:07 PM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 6:09 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                                                                                                        <tr class="rowAlternate">
                                                                                                                        <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <a href="https://arterisip.atlassian.net/browse/CONC-11009"><img src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10318?size=medium" alt="Task" class="icon" /></a>
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11009">CONC-11009</a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <a href="https://arterisip.atlassian.net/browse/CONC-11009">
                                            Need to check if we are verifying the Functional Safety Controller at FSYS
                                        </a>
                                                                    </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Urvish Panchal
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        Sai Pavan Yaraguti
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                                                                        <img src="https://arterisip.atlassian.net/images/icons/priorities/major.svg" alt="Major" class="icon" />
                                                                                                            </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            <!-- The new status lozengens support for JIRA 6.2 or later. Otherwise we use the icon.-->
                                                                                                                                                                            <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-success">
                                                Resolved
                                            </span>
                                                                                                            </td>
                                                            <td class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            Fixed
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            07/Dec/22 10:36 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            28/Mar/25 4:11 AM
                                                                    </td>
                                                            <td nowrap="true" class="jira-macro-table-underline-pdfexport" style="padding:5px !important;vertical-align: top;">
                                                                            
                                                                    </td>
                                                    </tr>
                                                                        
                                                </tbody>
            </table>
        </div>
                    <div class="refresh-issues-bottom">
                                    <span id="total-issues-count" class="total-issues-count">
                                                                                <a rel="nofollow" title="View all matching issues in JIRA." href="https://arterisip.atlassian.net/issues/?filter=13147&amp;src=confmacro">
                                                                    18 issues
                                                        </a>
                                            </span>
                                            </div>
            <p />

    
</div>
<p /><h2 id="Ncore3.4Full_SysTestPlan-4.24FullsystemDWIDtestcoveringalldatawidthadaptations,allunalignedaddresses,allburstwrapsizes,allmemorytype(NormalvsDevice)CONC-11133">4.24 Fullsystem DWID test covering all data width adaptations, all unaligned addresses, all burst wrap sizes, all memory type (Normal vs Device) <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11133" rel="nofollow">CONC-11133</a></h2><h3 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions.9">Stimulus Descriptions&nbsp;</h3><div class="table-wrap"><table data-layout="default" data-local-id="4f942b28-0546-4190-b96d-b738525bd633" class="confluenceTable"><colgroup><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field/Test</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc&nbsp;</p></th><th class="confluenceTh"><p>Hash tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>directed_wr_rd_all_chiaius_to_all_targets_noncoh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.dwid_test.ChiaiuNonCoh</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>directed_wr_rd_all_chiaius_to_all_targets_coh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.dwid_test.ChiaiuCoh</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>directed_wr_rd_all_ioaius_to_all_targets_noncoh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.dwid_test.IOaiuNonCoh</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11485" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11485" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11485</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>directed_wr_rd_all_ioaius_to_all_targets_coh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.dwid_test.IOaiuCoh</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>directed_wr_rd_all_aius_to_all_targets_noncoh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.dwid_test.ChiaiuNonCoh.IOaiuNonCoh</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11485" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11485" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11485</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>directed_wr_rd_all_aius_to_all_targets_coh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.dwid_test.ChiaiuCoh.IOaiuCoh</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.4Full_SysTestPlan-Configs.14">Configs</h3><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">hw_cfg_7_all_ecc
hw_cfg_7_all_parity</pre>
</div></div><p /><h1 id="Ncore3.4Full_SysTestPlan-5.AdvancedCoverage(Crossofmulti-features,Timingsensitivescenariostohit,etc)">5. Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</h1><span class="confluence-embedded-file-wrapper image-left-wrapper"><img class="confluence-embedded-image image-left" src="https://arterisip.atlassian.net/wiki/download/attachments/45777388/image-20230530-151027.png?api=v2" /></span><p>In each features , we describe the coverage point.</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60981279/Ncore+3.4+FSYS+Functional+Coverage" data-linked-resource-id="60981279" data-linked-resource-version="66" data-linked-resource-type="page">Ncore 3.4 FSYS Functional Coverage :</a> </p><h1 id="Ncore3.4Full_SysTestPlan-6.Performance(LatencyandBandwidth)">6. Performance (Latency and Bandwidth)</h1><p>With the NXP configuration, we have few performance test cases in the regression and compare automaticaly with the Ncore3.2 legacy bandwith.</p><h1 id="Ncore3.4Full_SysTestPlan-7.Errors">7. Errors</h1><p><br /><strong>Ncore Error 3.4 extension (feature owner) +<span class="inline-comment-marker" data-ref="6424894e-63c7-4502-8332-c0940d597d31"> 3.2 review </span> (owner </strong><a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a><strong>)</strong></p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10708" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10708" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10708</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>Focus on End to End error through the full sys: the error type should be the same &amp; poisonned data propagation.</p><p>Error case:</p><p>1- Correctable case: Data</p><p>2-Uncorrectable case: Data &amp; Control</p><h2 id="Ncore3.4Full_SysTestPlan-StimulusDescriptions:.1">Stimulus Descriptions:</h2><div class="table-wrap"><table data-layout="default" data-local-id="941294db-aeb2-46a7-995b-260f1c560ce2" class="confluenceTable"><colgroup><col style="width: 64.0px;" /><col style="width: 130.0px;" /><col style="width: 91.0px;" /><col style="width: 74.0px;" /><col style="width: 84.0px;" /><col style="width: 53.0px;" /><col style="width: 105.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc&nbsp;</p></th><th class="confluenceTh"><p>Hash tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Decode Error type Unconnected DII/DMI/DCE</p></td><td class="confluenceTd"><p>For each initiator, start transaction in an unconnected addr with axlen doesn&rsquo;t cross a connected address</p><p>Global Response should be error</p></td><td class="confluenceTd"><p /><p>+unmapped_add_access=0</p><p>+error_test</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture:</a><br />1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>1.6 Address Map Decode Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.address_dec_error.unconnectedDMI</p><p>#Stimulus.FSYS.address_dec_error.unconnectedDII</p><p>#Stimulus.FSYS.address_dec_error.unconnectedDCE</p></td><td class="confluenceTd"><p>dv/common/lib_tb/addr_trans_mgr/addr_trans_mgr.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p>3.4 extension</p></td></tr><tr><td class="confluenceTd"><p>Decode Error type No  credit</p></td><td class="confluenceTd"><p>0 credit  connected AIU cmd to DMI or AIU cmd to DCE</p><p>make sur to receive Decode  error  message .</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture:</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>1.6 Address Map Decode Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.address_dec_error.zero_credit.AIU_DMI</p><p>#Stimulus.FSYS.address_dec_error.zero_credit.AIU_DCE</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>passed</p></td><td class="confluenceTd"><p>3.4 extension</p><p>&quot;hw_cfg_2&quot;<br />&quot;hw_cfg_codasip&quot;<br />&quot;hw_cfg_resiltech_connectivity_3_fix&quot;</p></td></tr><tr><td class="confluenceTd"><p>Decode Error type No credit</p></td><td class="confluenceTd"><p>0 credit connected DCE TO DMI </p><p>make sur to receive Decode  error  message .</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture:</a> </p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>1.6 Address Map Decode Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.address_dec_error.zero_credit.DCE_DMI</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/common/lib_tb/concerto_sw_credit_mgr/concerto_sw_credit_mgr.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>3.4 extension</p><p>&quot;hw_cfg_2&quot;<br />&quot;hw_cfg_codasip&quot;<br />&quot;hw_cfg_resiltech_connectivity_3_fix&quot;</p></td></tr><tr><td class="confluenceTd"><p>Decode Error type Illegal security access</p></td><td class="confluenceTd"><p>put Mem region GPRAR.NSx to 0 and process a txn nonsecure in this mem region. </p><p>Read the decode error type register</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture:</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>1.6 Address Map Decode Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.address_dec_error.illegal_non_secure_txn</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>3.4 extension</p></td></tr><tr><td class="confluenceTd"><p>Decode Error type illegal DII access</p></td><td class="confluenceTd"><p>send coherent tx to DII</p></td><td class="confluenceTd"><p>+disable_dii_coh_constraints</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture:</a> </p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>1.6 Address Map Decode Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.address_dec_error.illegalDII.access</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>3.4 extension</p><p><a class="confluence-userlink user-mention" data-account-id="624b3833258562006fa6932c" href="https://arterisip.atlassian.net/wiki/people/624b3833258562006fa6932c?ref=confluence" target="_blank" data-linked-resource-id="758716" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Abdelaziz El Hamadi</a> </p></td></tr><tr><td class="confluenceTd"><p>Decode Error type</p><p>illegal CSR access</p></td><td class="confluenceTd"><p>add at the end of the k_csr_access_only test cases  3 illegal single access.</p><p>o &gt; 4 Byte </p><p>o  miss Size-aligned</p><p> o Not EndPoint order </p><p>Each access, clean decode error type</p></td><td class="confluenceTd"><p>+k_csr_access_only</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture:</a> </p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p><p>1.6 Address Map Decode Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.address_dec_error.illegalCSRaccess.ioaiu</p><p>#Stimulus.FSYS.address_dec_error.illegalCSRaccess.chiaiu</p></td><td class="confluenceTd"><p>dv/full_sys/tests/concerto_base_test.svh</p><p>dv/chi_aiu/seq/chi_aiu_base_vseq.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>ioaiu intf - Done</p><p>chiaiu intf - Done</p></td><td class="confluenceTd"><p>ioaiu intf - Pass</p><p /><p>chiaiu intf - Pass</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b372a45ece00069cca842" href="https://arterisip.atlassian.net/wiki/people/624b372a45ece00069cca842?ref=confluence" target="_blank" data-linked-resource-id="755141" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Urvish Panchal</a> add to CSR check</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11486" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11486" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11486</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11494" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11494" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11494</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>Decode Error type</p><p>illegal CSR access  if fnCSRAccess is default by zero. We should NEVER access capable to CSR configuration via DII due to connection removed with hexAiuDiiVec</p></td><td class="confluenceTd"><p>hardware configuration with fnCSRAccess zero by default &amp; hexAiuDiiVec not connected to sys_dii.</p><p /><p><strong><span class="inline-comment-marker" data-ref="5ccd14a3-2e24-4d09-b2a2-42e5ff1f37c8">Whatever the fnCSRAccess value , IO response DECERR.</span></strong></p></td><td class="confluenceTd"><p> hardware config with IO unconnect to SYS_DII</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification_087.pdf?version=1&amp;modificationDate=1676595320960&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Connectivity Architecture Specification</a></p><p>1.3.1 removing connectivity</p></td><td class="confluenceTd"><p>//Stimulus.FSYS.address_dec_error.illegalCSRaccess.notSysDiiConnected</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><strong>Not necessary too specific</strong></p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Not hardware cfg available with sys_dii disconnected</p></td></tr><tr><td class="confluenceTd"><p>Atomic error + sysco detach <br />Genesys customer case (todo: add ticket Jira from Santosh)</p></td><td class="confluenceTd"><p>Stuck case: error snp case : chi atomic with snoop + no sysco attach . We should have timeout error &amp; the CHI must remove the txn in his  OTT. At the end of simulation, OTT must be empty.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Optional</p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>3.0 release</p><p>TODO </p></td></tr></tbody></table></div><h2 id="Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.7">Functional check and coverage&nbsp;</h2><div class="table-wrap"><table data-layout="default" data-local-id="5f8112d4-f835-4848-bd26-ffc4230148ea" class="confluenceTable"><colgroup><col style="width: 130.0px;" /><col style="width: 90.0px;" /><col style="width: 159.0px;" /><col style="width: 53.0px;" /><col style="width: 58.0px;" /><col style="width: 90.0px;" /><col style="width: 90.0px;" /><col style="width: 90.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>0 credit AIU cmd to DMI / AIU to DCE / DCE to DMI</p></td><td class="confluenceTd"><p>Ncore Error Architecture: 1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Cover.FSYS.decErr.NoCredit</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>3.4 feature</p></td></tr><tr><td class="confluenceTd"><p>unconnected Error</p></td><td class="confluenceTd"><p>Ncore Error Architecture: 1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Cover.FSYS.decErr.Unconnected_dmi , #Cover.FSYS.decErr.Unconnected_dce , #Cover.FSYS.decErr.Unconnected_dii , </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>3.4 feature</p></td></tr><tr><td class="confluenceTd"><p>illegal secure txn Error</p></td><td class="confluenceTd"><p>Ncore Error Architecture: 1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Cover.FSYS.decErr.reg.illegal_secure_txn</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>3.4 feature</p></td></tr><tr><td class="confluenceTd"><p>Illegal DII access type</p></td><td class="confluenceTd"><p>Ncore Error Architecture: 1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Cover.FSYS.decErr.reg.illegal_dii_txn</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>3.4 feature</p></td></tr><tr><td class="confluenceTd"><p>Native Resp Error</p></td><td class="confluenceTd"><p>Ncore Error Architecture: 1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Cover.FSYS.DMI.readrespError</p><p>#Cover.FSYS.AIU.readrespError</p><p>#Cover.FSYS.DMI.writrespError</p><p>#Cover.FSYS.AIU.writrespError</p><p>#Cover.FSYS.DII.readrespError</p><p>#Cover.FSYS.DII.writrespError.SLVERR</p><p>#Cover.FSYS.IO.snprespError</p><p>#Cover.FSYS.CHI.dataErr</p><p>#Cover.FSYS.CHI.NondataErr</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>done</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>legacy</p></td></tr></tbody></table></div><h1 id="Ncore3.4Full_SysTestPlan-8.CSR">8. CSR </h1><h2 id="Ncore3.4Full_SysTestPlan-Bootsequence">Boot sequence</h2><p>By default (if Boot sequence is enabled):</p><ul><li><p>ALL GPRAR registers (CHI,IOAIU &amp; DCE) with the value generate by the addr_manager (ncore3.4 add NC &amp; NSX registers) Disable proxycache PCTCR.updatedis=1 in case of connectivity configuration.</p></li><li><p>IOAIU</p><ul><li><p> initialize <code>XAIUPCMAR &amp; XAIUPCMCR</code>&amp; enable proxy cache <code>XAIUPCTCR</code></p></li><li><p>  sysco.attach <code>XAIUTCR</code>&amp; check status sysco attached <code>XAIUTAR</code></p></li><li><p> &nbsp;Enable Error uncorrectable &amp; correctable detection<code>XAIUUEDR</code>&amp; <code>XAIUCEDR</code></p></li><li><p>Update <code>XAIUTOCR</code> Timeout value in case of big configuration to avoid timeout error in case of large burst</p></li></ul></li><li><p>DMI</p><ul><li><p>initialize <code>DMIUSMCMAR &amp; DMIUSMCMCR</code>&amp; enable system memory cache <code>DMIUSMCTCR</code></p></li><li><p>Setup  randomly the cache scratch pad <code>DMIUSMCSPBRx</code></p></li><li><p>Setup randomly the cache way partionning <code>DMIUSMCWPCRx</code></p></li></ul></li><li><p>CHI </p><ul><li><p>CHI use external syscoreq signal but check the sysco attached status bit<code>CAIUTAR</code></p></li><li><p>Enable Error uncorrectable detection <code>CAIUUEDR</code></p></li><li><p>Update <code>CAIUTOCR</code> Timeout value</p></li></ul></li><li><p>DCE</p><ul><li><p> initialize <code>DCEUSFMAR &amp; DCEUSFMCR</code> snoop filter</p></li><li><p>Enable Error uncorrectable detection <code>DCEUUEDR</code></p></li></ul></li><li><p>DVE =&gt; nothing<br /></p></li></ul><h2 id="Ncore3.4Full_SysTestPlan-Functionalcheckandcoverage.8">Functional check and coverage&nbsp;</h2><div class="table-wrap"><table data-layout="default" data-local-id="6f36d1ba-d25f-4e00-ad7f-5282e7db4ab3" class="confluenceTable"><colgroup><col style="width: 131.0px;" /><col style="width: 88.0px;" /><col style="width: 88.0px;" /><col style="width: 88.0px;" /><col style="width: 83.0px;" /><col style="width: 53.0px;" /><col style="width: 53.0px;" /><col style="width: 176.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority&nbsp;</p></th><th class="confluenceTh"><p>Implemented&nbsp;</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>CSR bit bash test: concerto_reg_bit_bash_test_from_ioaiu</p><p>concerto_reg_bit_bash_test_from_chiaiu</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.FSYS.csr.bit_bash_from_ioaiu<br /></p><p>#Check.FSYS.csr.bit_bash_from_chiaiu</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p><p><a class="confluence-userlink user-mention" data-account-id="624b372a45ece00069cca842" href="https://arterisip.atlassian.net/wiki/people/624b372a45ece00069cca842?ref=confluence" target="_blank" data-linked-resource-id="755141" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Urvish Panchal</a> </p><p /></td><td class="confluenceTd"><p /><p>Pass</p><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CSR reset  value: concerto_reg_bit_bash_test_from_ioaiu</p><p>concerto_reg_bit_bash_test_from_chiaiu</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.FSYS.csr.reset_val_from_ioaiu</p><p>#Check.FSYS.csr.reset_val_from_chiaiu</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_fullsys_test.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done </p><p><a class="confluence-userlink user-mention" data-account-id="624b372a45ece00069cca842" href="https://arterisip.atlassian.net/wiki/people/624b372a45ece00069cca842?ref=confluence" target="_blank" data-linked-resource-id="755141" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Urvish Panchal</a> </p></td><td class="confluenceTd"><p /><p>Pass</p><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check the NRS address different foreach agents</p><p>concerto_nrs_reg_test_from_ioaiu</p><p>concerto_nrs_reg_test_from_chiaiu</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.FSYS.csr.NRSbaseAddr</p></td><td class="confluenceTd"><p>$WORK_TOP/dv/full_sys/tests/concerto_base_test.svh</p><p>$WORK_TOP/dv/chi_aiu/seq/chi_aiu_base_vseq.svh</p></td><td class="confluenceTd"><p>LOW</p></td><td class="confluenceTd"><p>On hold (Partially implemented) <a class="confluence-userlink user-mention" data-account-id="624b372a45ece00069cca842" href="https://arterisip.atlassian.net/wiki/people/624b372a45ece00069cca842?ref=confluence" target="_blank" data-linked-resource-id="755141" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Urvish Panchal</a> </p></td><td class="confluenceTd"><p>On hold</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7448" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-7448" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-7448</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p /></td></tr></tbody></table></div><h2 id="Ncore3.4Full_SysTestPlan-allregistersstatus"> all registers status</h2><div class="table-wrap"><table data-layout="default" data-local-id="10a8c3c9-7bab-4436-b1ee-8b22ee6802d5" class="confluenceTable"><colgroup><col style="width: 73.0px;" /><col style="width: 124.0px;" /><col style="width: 65.0px;" /><col style="width: 59.0px;" /><col style="width: 56.0px;" /><col style="width: 88.0px;" /><col style="width: 81.0px;" /><col style="width: 214.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Sr. No.</strong></p></th><th class="confluenceTh"><p><strong>Register</strong></p></th><th class="confluenceTh"><ol start="1"><li><p><strong>Hash Tag</strong></p></li></ol></th><th class="confluenceTh"><p><strong>State</strong></p></th><th class="confluenceTh"><p><strong>Reading/Checking Fields</strong></p><p><strong>Fields</strong></p></th><th class="confluenceTh"><p><strong>Test name</strong></p></th><th class="confluenceTh"><p><strong>Block</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>GRBUNRRUCR : GRBU NRR Unit Census Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.GRBUNRRUCR</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p><span data-colorid="jde2cvgtlr">nAIUs : Yes/Yes</span><br /><span data-colorid="enisa75h6v">nDCEs : Yes/Yes</span><br /><span data-colorid="lx301rt5c2">nDMIs : Yes/Yes</span><br /><span data-colorid="hws9ao8uwg">nDIIs : Yes/Yes</span><br /><span data-colorid="qdlanf6sw9">nDVEs : Yes/Yes</span></p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>sys_global_register_blk</p></td><td class="confluenceTd"><p><em>Done</em></p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11024" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11024" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11024</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>GRBUCSSFIDR : GRBU Coherent Subsystem Snoop Filter Identification Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.GRBUCSSFIDR</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p><span data-colorid="cpzuxw8gcf">nSets : Yes/Yes</span><br /><span data-colorid="qzrjnum22o">nWays : Yes/Yes</span><br /><span data-colorid="ze5xkjpsfl">filterType : Yes/No </span></p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>sys_global_register_blk</p></td><td class="confluenceTd"><p>Query asked to Boon for <span data-colorid="t4y9d1qcgo">filterType</span></p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11024" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11024" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11024</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>GRBUNRRIR : GRBU NRR Identification Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.GRBUNRRIR</p></td><td class="confluenceTd"><p>&nbsp;-</p></td><td class="confluenceTd"><p><span data-colorid="tomwpr9grm">NRRI : Yes/No</span><br /><span data-colorid="bqx4f0fmo2">NRRUsed :Yes/No</span></p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>sys_global_register_blk</p></td><td class="confluenceTd"><p>Query asked to Boon for <span data-colorid="f34zcw6cux">NRRI &amp; NRRUsed</span></p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11024" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11024" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11024</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p /></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>GRBUENGIDR: GRBU Engineering ID Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.GRBUENGIDR</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p><span data-colorid="q5hdv98nq2">EngVerId : Yes/Yes</span></p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>sys_global_register_blk</p></td><td class="confluenceTd"><p><em>Done</em></p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11024" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11024" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11024</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>GRBUNSIDR: Ncore Subsystem Identification Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.GRBUNSIDR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="xsrm7el5e2">RelVer : Yes/Yes</span><br /><span data-colorid="vhwyo5rmr6">CachelineOffset : Yes/Yes</span><br /><span data-colorid="snh3tbwdvn">nSnoopFilters : Yes/Yes</span></p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>sys_global_register_blk</p></td><td class="confluenceTd"><p><em>Done</em></p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11024" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11024" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11024</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>USIDR : Unit self identifier register</p><p /></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.USIDR</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p><span data-colorid="lasdcr2m00">Valid bit -data[31] : Yes/Yes</span></p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU/DIIU</strong>IDR : Identification Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.UIDR</p></td><td class="confluenceTd"><p>&nbsp;-</p></td><td class="confluenceTd"><p><span data-colorid="d1y0njjtzn">Valid bit : Yes/Yes</span></p><p><span data-colorid="lkx9u0njrn">RPN  : No/No</span></p><p><span data-colorid="ykxszduzdh">NRRI  : No/No</span></p><p><span data-colorid="ehqopqfzq3">NunitId  : No/No</span></p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p><em>TODO:  in case of +k_csr_access_only. Check the reg value with value RPN  &amp; NunitID <strong>deducting (calculated) </strong>from DV JSON </em></p></td></tr><tr><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU/DIIU</strong>FUIDR: AIU Fabric Unit Identification Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.FUIDR</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p><span data-colorid="sp1e1ilioq">FUnitId : Yes/No</span></p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU</strong>TCR: Transaction Control Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.TCR</p></td><td class="confluenceTd"><p><span data-colorid="uk3nmfll8h">EventDisable=1 covered, 0 not covered</span><br /><span data-colorid="d5s3ny96y7">SysCoDisable=0 covered, 1 not covered (not needd cf remarks)</span><br /><span data-colorid="fucktrfw2h">SysCoAttach</span><br /><span data-colorid="kql3cfyljx">TransOrderModeRd=[2:3] randomized, [0:1] not used</span><br /><span data-colorid="avmcvjd094">TransOrderModeWr=[2:3] randomized, [0:1] not used</span></p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>aiu_random_sysco_detach</p><p>aiu_random_sysco_detach_clk_off</p><p>aiu_random_sysco_reattach</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p>Verified at Block level</p><p><br /><em>TODO:</em></p><p><em>1- in FSYS sysevent we will check EventDisable=0</em></p><p><em>2-<span class="inline-comment-marker" data-ref="85b60f4c-da1e-41c5-b472-ec5fcee99f84">When use SysCoDisable ? First attach then SysCoDisable then try to detach generate an ERROR? </span> SysCoDisable is a Debug register. No needed to check in FSYS test case. Too specific</em></p></td></tr><tr><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU/DIIU</strong>TAR: Transaction Activity Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.TAR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="nao3s70we1">TransActv : Yes/No </span><br /><span data-colorid="zhkmxl4efd">SysCoConnecting : Yes/No</span><br /><span data-colorid="r8vfznwj2d">SysCoAttached : Yes/Yes</span><br /><span data-colorid="ls7mvmzi4j">SysCoError : Yes/Yes</span></p></td><td class="confluenceTd"><p>aiu_random_sysco_detach</p><p>aiu_random_sysco_detach_clk_off</p><p>aiu_random_sysco_reattach</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="f5a3cf4c-5eb7-4577-a46c-ea70e11bbee2">Verified at Block level</span></p><p><em>TODO: Add at the end of concerto run_phase (perhaps add a uvm shutdown phase due to some fork in the run_phase) a check of TransActv =0 (none txn in the agents) at the end of the simulation. </em></p><p /><p><a class="confluence-userlink user-mention" data-account-id="630629ac112e27df1e0ab2ce" href="https://arterisip.atlassian.net/wiki/people/630629ac112e27df1e0ab2ce?ref=confluence" target="_blank" data-linked-resource-id="50168206" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jerome Bombal</a><span data-colorid="zobfk71ckg"> SysCo holes: we should add a cover point on the read this register field  status: &ldquo;SysCoConnecting&rdquo;  &amp; &ldquo;TransAct&rdquo;  add into sysco test plan</span></p></td></tr><tr><td class="confluenceTd"><p>11</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU/DIIU</strong>UEDR:  Uncorrectable Error Detect Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.UEDR</p></td><td class="confluenceTd"><p><span data-colorid="jjwi17vai0">ProtErrDetEn</span><br /><span data-colorid="znicpfs930">TransErrDetEn</span><br /><span data-colorid="ax0yxuzxwk">MemErrDetEn</span><br /><span data-colorid="bguqcelzez">DecErrDetEn (En only in AIUs)</span><br /><span data-colorid="fn3hpxlhk8">TimeoutErrDetEn</span></p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p><p /><p><em>TODO: check all the error in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>12</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU/DIIU</strong>UEIR: Unit Uncorrectable Error Interrupt Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.UEIR</p></td><td class="confluenceTd"><p><span data-colorid="za3nwnhd4t">ProtErrIntEn</span><br /><span data-colorid="oyzkxkgdrd">TransErrIntEn</span><br /><span data-colorid="wc5day9ejn">MemErrIntEn</span><br /><span data-colorid="ickdjqxw23">DecErrIntEn</span><br /><span data-colorid="ypnk4epnnf">TimeoutErrIntEn</span></p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p><p><em>TODO: check all the error in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>13</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU/DIIU</strong>UESR:  Uncorrectable Error Status Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.UESR</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p><span data-colorid="s1rawea962">ErrVld : No/No</span><br /><span data-colorid="fazhusw13j">ErrType : No/No</span><br /><span data-colorid="q67v4udhe9">ErrInfo : No/No</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p><p><em>TODO: check all the error in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU/DIIU</strong>UELR0:  Uncorrectable Error Location Registers 0</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.UELR0</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p><span data-colorid="l2ecz2n2tg">ErrEntry</span><br /><span data-colorid="wjfzkolej1">ErrWay</span><br /><span data-colorid="mn1yxkqk2v">ErrWord</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p><p><em>TODO: check all the error in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>15</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU/DIIU</strong>UELR1:  Uncorrectable Error Location Registers 1</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.UELR1</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p><span data-colorid="an0iscrwnm">ErrAddr</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p><p><em>TODO: check all the error in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU/DIIU</strong>UESAR: AIU Uncorrectable Error Status Alias Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.UESAR</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p><span data-colorid="ega52s4o4e">ErrVld : No/No</span><br /><span data-colorid="rr3szsl8pr">ErrType : No/No</span><br /><span data-colorid="xhf7m1o4me">ErrInfo : No/No</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p><p><em>TODO: check all the error in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>17</p></td><td class="confluenceTd"><p><strong>XAIU/DCE/DMIU/DIIU</strong>CECR: XAIU Correctable Error Control Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.CECR</p></td><td class="confluenceTd"><p><span data-colorid="z1n6eyjvrz">ErrDetEn</span><br /><span data-colorid="yz7fehg538">ErrIntEn</span><br /><span data-colorid="qhkog9qdiu">ErrThreshold</span></p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p><p>chiaiu : <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9663" rel="nofollow">CONC-9663</a>, there are no correctable errors reg present in chiaiu</p><p>DII : registers presence are based on some conditions<br /><em>TODO: check all the error in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>18</p></td><td class="confluenceTd"><p><strong>XAIU/DCE/DMIU/DIIU</strong>CESR: XAIU Correctable Error Status Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.CESR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="ekggdmuv9r">ErrVld</span><br /><span data-colorid="rq39n57bis">ErrCountOverflow</span><br /><span data-colorid="y7d7zxkw3w">ErrCount</span><br /><span data-colorid="shwv7kgc3x">ErrType</span><br /><span data-colorid="j349zqws2p">ErrInfo</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p><p>chiaiu : <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9663" rel="nofollow">CONC-9663</a>, there are no correctable errors reg present in chiaiu</p><p>DII : registers presence are based on some conditions</p><p><em>TODO: check all the error in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>19</p></td><td class="confluenceTd"><p><strong>XAIU/DCE/DMIU/DIIU</strong>CELR0: XAIU Correctable Error Location Registers 0</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.CELR0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="q1l6l7gv1s">ErrEntry</span><br /><span data-colorid="bn37m1v1cc">ErrWay</span><br /><span data-colorid="d1bavulfs7">ErrWord</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p><p>chiaiu : <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9663" rel="nofollow">CONC-9663</a>, there are no correctable errors reg present in chiaiu</p><p>DII : registers presence are based on some conditions</p><p><em>TODO: check all the error in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>20</p></td><td class="confluenceTd"><p><strong>XAIU/DCE/DMIU/DIIU</strong>CELR0: XAIU Correctable Error Location Registers 0</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.CELR1</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="dql95hqgv7">ErrAddr</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p><p>chiaiu : <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9663" rel="nofollow">CONC-9663</a>, there are no correctable errors reg present in chiaiu</p><p>DII : registers presence are based on some conditions</p><p><em>TODO: check all the error in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>21</p></td><td class="confluenceTd"><p><strong>XAIU/DCE/DMIU/DIIU</strong>CESAR: XAIU Correctable Error Status Alias Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.CESAR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="tvkhairysv">ErrVld</span><br /><span data-colorid="v5ekdh72z6">ErrCountOverflow</span><br /><span data-colorid="vwdg6a5oft">ErrCount</span><br /><span data-colorid="fd6j6w2pwe">ErrType</span><br /><span data-colorid="w4l0920xtc">ErrInfo</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p><p>chiaiu : <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9663" rel="nofollow">CONC-9663</a>, there are no correctable errors reg present in chiaiu</p><p>DII : registers presence are based on some conditions</p><p><em>TODO: check all the error in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>22</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU/DIIU</strong>CRTR: XAIU Correctable Resiliency Threshold Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.CRTR</p></td><td class="confluenceTd"><p><span data-colorid="sn9g1ytdtv">ResThreshold</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p><em><span data-colorid="ii56li1cwe">TODO: review of FSYS resiliency test case ?</span></em></p></td></tr><tr><td class="confluenceTd"><p>23</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU</strong>TOCR: XAIU Timeout Control Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.TOCR</p></td><td class="confluenceTd"><p><span data-colorid="n0zmp4wrpl">TimeOutThreshold=writing only, not checking design behavior</span><br /><span data-colorid="jzowooebx1">TimeOutRefEn</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI</p></td><td class="confluenceTd"><p><em>TODO: check the timeout error with a very small threshold in the section:</em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Ncore-Error-3.4-extension-(feature-owner)-%2B-3.2-review--(owner-%40Cyrille-Ludwig-)</a><em> </em></p></td></tr><tr><td class="confluenceTd"><p>24</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMIU</strong>QOSCR: XAIU QoS Control Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.QOSCR</p></td><td class="confluenceTd"><p><span data-colorid="xz6b2azsty">EventThreshold</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DMI,DCE</p></td><td class="confluenceTd"><p>register presence are based on  fnEnableQos</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10656" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10656" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10656</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 Need to confirm verification from block owner. </p><p>QOSCR writes and some testing at block level is there, It seems QOSSR read/checking is not done.</p><p><em>TODO in section: </em><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Support-for-DMI-WTT%2FRTT-threshold-owner-%40Cyrille-Ludwig" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#Support-for-DMI-WTT%2FRTT-threshold-owner-%40Cyrille-Ludwig</a> </p></td></tr><tr><td class="confluenceTd"><p>25</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCE/DMI</strong>UQOSSR: XAIU QoS Status Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.QOSSR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="bsk4dl5x5m">EventStatus</span></p><p><span data-colorid="ewtmbffnnb">EventStatusCountOverflow</span></p><p><span data-colorid="j4q4pq3pw2">EventStatusCount</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DMI,DCE</p></td><td class="confluenceTd"><p>register presence are based on  fnEnableQos</p><p><em>Don&rsquo;t check the functionality. it must do in unit test. FSYS checks if we cover at least one case.</em></p></td></tr><tr><td class="confluenceTd"><p>26</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU</strong>NRSBAR : NRS Base Address Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.NRSBAR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="vd0yyiowv0">NRSBAR</span></p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU</p></td><td class="confluenceTd"><p>Need to add in fsys level boot seq with custom nrs settings (26,27,28) 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7448" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-7448" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-7448</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>27</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU</strong>NRSBHR: NRSBHR is used to stage the writing of the Base address of the NRS</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.NRSBHR</p></td><td class="confluenceTd"><p><span data-colorid="nn0vp7cz7k">NRSBHR</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU</p></td><td class="confluenceTd"><p>Need to add in fsys level boot seq<br />

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7448" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-7448" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-7448</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 <br /></p></td></tr><tr><td class="confluenceTd"><p>28</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU</strong>NRSBLR: NRSBLR is used to load the NRSBAR from NRSBHR</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.NRSBLR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="wmmruhl7jn">NRSDIIId</span><br /><span data-colorid="tm212em0h3">BALoaded</span></p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU</p></td><td class="confluenceTd"><p>Need to add in fsys level boot seq</p><p><em>TODO:  in case of +k_csr_access_only. Check the  SYS_DII id  value in NRSDIIID register</em></p><p><em>Check BALoaded at the end of the boot</em></p><p /></td></tr><tr><td class="confluenceTd"><p>29</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU</strong>BRAR: Boot Region Attribute Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.BRAR</p></td><td class="confluenceTd"><p><span data-colorid="u90s92tuwn">field HUI;</span><br /><span data-colorid="yqq2k0hwtk">field Size;</span><br /><span data-colorid="db9pxecnqm">field HUT;</span><br /><span data-colorid="rpt416i67s">field Valid;</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p>Need to add in fsys level boot seq</p><p>Implement Boot region test with configuring Boot region registers/custom value instead of json params (29,30,31).</p></td></tr><tr><td class="confluenceTd"><p>30</p></td><td class="confluenceTd"><p><strong>XAIU/CAUI/DCEU</strong>BRBLR: Boot Region Base Low Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.BRBLR</p></td><td class="confluenceTd"><p><span data-colorid="zojebyd6zq">AddrLow</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p>Need to add in fsys level boot seq</p></td></tr><tr><td class="confluenceTd"><p>31</p></td><td class="confluenceTd"><p><strong>XAIU/CAUI/DCEU</strong>BRBHR: Boot Region Base High Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.BRBHR</p></td><td class="confluenceTd"><p><span data-colorid="ef42daswrh">AddrHigh</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p>Need to add in fsys level boot seq</p></td></tr><tr><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU</strong>AMIGR : Active Memory Interleave Group Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.AMIGR</p></td><td class="confluenceTd"><p><span data-colorid="mpv58bier7">Valid</span><br /><span data-colorid="nruuxytev9">AMIGS</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p>Need to add in fsys level boot seq</p></td></tr><tr><td class="confluenceTd"><p>33</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU</strong>MIFSR</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.MIFSR</p></td><td class="confluenceTd"><p><span data-colorid="y23otic1xg">MIG2AIFId</span><br /><span data-colorid="jr1fklo240">MIG3AIFId</span><br /><span data-colorid="k3osid61vt">MIG4AIFId;</span><br /><span data-colorid="w5aql91v7r">MIG8AIFId</span><br /><span data-colorid="che7urq914">MIG16AIFId</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p>Need to add in fsys level boot seq</p></td></tr><tr><td class="confluenceTd"><p>34</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU</strong>GPRAR: General Purpose Region Attribute Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.GPRAR</p></td><td class="confluenceTd"><p><span data-colorid="v6q17qwmvk">Size</span><br /><span data-colorid="nwwpttt6p0">Hazard</span><br /><span data-colorid="ouil8uylnl">HUT</span><br /><span data-colorid="a0k9jtri7r">WriteID</span><br /><span data-colorid="wxg9ljg2pf">ReadID</span><br /><span data-colorid="k1nh7l3mrl">Policy</span><br /><span data-colorid="dioo2f5mbt">NSX</span><br /><span data-colorid="dw55z3jrc2">HUI</span><br /><span data-colorid="hk5pqn3deo">Valid</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>35</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU</strong>GPRBLR: General Purpose Region Base Address Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.GPRBLR</p></td><td class="confluenceTd"><p><span data-colorid="xhgykgg51m">AddrLow</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>36</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU</strong>GPRBHR: General Purpose Region Base Address Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.GPRBHR</p></td><td class="confluenceTd"><p><span data-colorid="vvexnng0r3">AddrHigh</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>37</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU</strong>TBALR : XAIU Trace Trigger Base Address High Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.TBALR</p></td><td class="confluenceTd"><p><span data-colorid="fyq6pputnn">base_addr_lo</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Trace Trigger &amp; capture tests</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>38</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU</strong>TBAHR : XAIU Trace Trigger Base Address High Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.TBAHR</p></td><td class="confluenceTd"><p><span data-colorid="rqbmh0may9">base_addr_hi</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Trace Trigger &amp; capture tests</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>39</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU</strong>TOPCR: XAIU Trace Trigger Opcode Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.TOPCR</p></td><td class="confluenceTd"><p><span data-colorid="mln2ipgq0e">opcode1</span><br /><span data-colorid="nlth26p3d9">valid1</span><br /><span data-colorid="qp1n85v6it">opcode2</span><br /><span data-colorid="s64uqyn7wx">valid2</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Trace Trigger &amp; capture tests</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>40</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU</strong>TUBR : XAIU Trace Trigger User Bits Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.TUBR</p></td><td class="confluenceTd"><p><span data-colorid="zvzy2c5euk">user</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Trace Trigger &amp; capture tests</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>41</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU</strong>TUBMR: XAIU Trace Trigger User Bits Mask Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.TUBMR</p></td><td class="confluenceTd"><p><span data-colorid="feky51f13z">user_mask</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Trace Trigger &amp; capture tests</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>42</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DMI/DII</strong>CCTRLR: XAIU Capture Control Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.CCTRLR</p></td><td class="confluenceTd"><p><span data-colorid="iyiajkgh3z">ndn0Tx</span><br /><span data-colorid="wsc5i7ebwb">ndn0Rx</span><br /><span data-colorid="ribmatm9kg">ndn1Tx</span><br /><span data-colorid="ao18o8pj2o">ndn1Rx</span><br /><span data-colorid="v3f89mdxgt">ndn2Tx</span><br /><span data-colorid="wbvmgi5srn">ndn2Rx</span><br /><span data-colorid="bnou1xvlo6">dn0Tx</span><br /><span data-colorid="xw7sy9s1hl">dn0Rx</span></p><p><span data-colorid="w6hlnbgetz">gain</span><br /><span data-colorid="up2l9w09ks">inc</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Trace Trigger &amp; capture tests</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DMI</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>43</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU</strong>TCTRLR: XAIU Trace Trigger Control Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.TCTRLR</p></td><td class="confluenceTd"><p><span data-colorid="gpev0pzael">hui</span><br /><span data-colorid="ix8sfs3zck">native_trace_en</span><br /><span data-colorid="o2qlyrq3qw">range</span><br /><span data-colorid="mq09alo20d">opcode_match_en</span><br /><span data-colorid="a169iypl4t">addr_match_en</span><br /><span data-colorid="gcl424vosr">memattr_match_en</span><br /><span data-colorid="lpgpcze54w">user_match_en</span><br /><span data-colorid="hpyiferji4">target_type_match_en</span><br /><span data-colorid="hc3dydjose">hut</span></p><p><span data-colorid="scb0vg4w5r">aw</span><br /><span data-colorid="txwuqtg6fv">ar</span><br /><span data-colorid="g4w2aywug5">memattr</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Trace Trigger &amp; capture tests</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU</strong>EDR : Engineering Debug Register 0</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.EDR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="wc0chx2roh">MRC</span><br /><span data-colorid="hjgubshdqy">MRU</span><br /><span data-colorid="oqflxygt55">MRR</span><br /><span data-colorid="coa72sfelo">MRW</span></p></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p>DEBUG registers <em>TODO: very low priority</em></p></td></tr><tr><td class="confluenceTd"><p>45</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU/DMIU/DIIU</strong>CNTCR : PMON Counter Control Register</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.csr.bit_bash</p></td><td class="confluenceTd"><p><span data-colorid="lybyx8aaml">_field CountEn</span><br /><span data-colorid="l2xce92zib">_field CountClr</span><br /><span data-colorid="c21ddsneo3">_field InterruptEn</span><br /><span data-colorid="wnyli6pw49">_field OverFlowStatus</span><br /><span data-colorid="lgykd096te">_field CounterCtl</span><br /><span data-colorid="ejbtxhbg07">_field SSRCount</span><br /><span data-colorid="iyjnxipa5p">_field FilterSel</span><br /><span data-colorid="hyn50ff7l6">_field MinStallPeriod</span><br /><span data-colorid="ofb3bttx0u">_field CntEvtSecond</span><br /><span data-colorid="aoixl5mrex">_field CntEvtFirst</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>perfmon_test</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p></td></tr><tr><td class="confluenceTd"><p>46</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU/DMIU/DIIU</strong>CNTVR: PMON Counter Value Register</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.perfmon.mastercountenable</p></td><td class="confluenceTd"><p><span data-colorid="af0opi5lqr">CountVal</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>perfmon_test</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>47</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU/DMIU/DIIU</strong>CNTSR : PMON Counter Saturation Register</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.perfmon.mastercountenable</p></td><td class="confluenceTd"><p><span data-colorid="buyk8h58e1">CountSatVal</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>master_cnt_enable</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU/DMIU/DIIU</strong>BCNTFR : PMON BandWidth Counter Filter Register</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.csr.bit_bash</p></td><td class="confluenceTd"><p><span data-colorid="was9narklj">FilterVal</span><br /><span data-colorid="vsuwii73f0">FilterSel</span><br /><span data-colorid="r62ooa1t5e">FilterEn</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>master_cnt_enable</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>49</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU/DMIU/DIIU</strong>MCNTCR: PMON Main Conter Control Register</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.perfmon.mastercountenable</p></td><td class="confluenceTd"><p><span data-colorid="xdamnryajp">LocalCountEnable</span><br /><span data-colorid="lvds47aa9d">LocalCountClear</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>master_cnt_enable</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>50</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU</strong>CCR : Credit Control Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.CCR</p></td><td class="confluenceTd"><p><span data-colorid="ixb15suofq">DCECreditLimit</span><br /><span data-colorid="g3svie4ifp">DCECounterState</span><br /><span data-colorid="igmktto73w">DMICreditLimit</span><br /><span data-colorid="uxwxdst8lq">DMICounterState</span><br /><span data-colorid="jbgs98m4gp">DIICreditLimit</span><br /><span data-colorid="pygasoah0x">DIICounterState</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ALL</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>51</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU</strong>NRSAR: XAIU Ncore Register Space Attribute</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.NRSAR</p></td><td class="confluenceTd"><p><span data-colorid="yltv5myf1y">NRSAR</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU</p></td><td class="confluenceTd"><p>cf section <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#GPRS-access-through-single-AIU---Ncore3.2-feature" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full+Sys+TestPlan#GPRS-access-through-single-AIU---Ncore3.2-feature</a>  </p></td></tr><tr><td class="confluenceTd"><p>52</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU</strong>ENGIDR: XAIU Engineering ID Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.reset_val</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="cxlfjavw5u"><span class="inline-comment-marker" data-ref="196d724e-aaaf-4ea0-96d2-f05e77aaeea0">EngVerId</span></span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE</p></td><td class="confluenceTd"><p><em>TODO:  in case of +k_csr_access_only. Check the reg value with value <strong> </strong>from DV JSON </em></p></td></tr><tr><td class="confluenceTd"><p>53</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DCEU/DMIU/DIIU</strong>INFOR: XAIU Information Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.INFOR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="ig9z7y9emo">ImplVer</span><br /><span data-colorid="afbv0yx374">UT</span><br /><span data-colorid="txg486mrio">UST</span><br /><span data-colorid="tq0ankaqnk">SMC</span><br /><span data-colorid="n1kz5pyyw9">AE</span><br /><span data-colorid="pr4jtn6cnb">Valid</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DCE,DMI,DII</p></td><td class="confluenceTd"><p><em>TODO:  in case of +k_csr_access_only. Check the reg value with value <strong> </strong>from DV JSON </em></p></td></tr><tr><td class="confluenceTd"><p>54</p></td><td class="confluenceTd"><p><strong><span class="inline-comment-marker" data-ref="1f91cdfb-1424-4ebd-8365-72b2f165e567">DCE</span></strong><span class="inline-comment-marker" data-ref="1f91cdfb-1424-4ebd-8365-72b2f165e567">USER: DCEU Snoop Enable </span>Register 0</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.INFOR</p></td><td class="confluenceTd"><p><span data-colorid="xfoni4lg9v">SnpsEnb</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DCE</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="630629ac112e27df1e0ab2ce" href="https://arterisip.atlassian.net/wiki/people/630629ac112e27df1e0ab2ce?ref=confluence" target="_blank" data-linked-resource-id="50168206" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jerome Bombal</a><span data-colorid="b8apz7yv9h"> SysCo holes: we should add a cover point on the read this register field  status: &ldquo;Snoop Enable&rdquo; =0 when disconnected like a RO register.</span></p><p>It&rsquo;s a RW register but Debug Writeonly in case of bug in SysCo.</p><p><strong><span data-colorid="cubhedqjcm">Need to add  testing at fsys?</span></strong></p><p><strong><span data-colorid="yqx768tbc0">Not verified at block level?</span></strong></p></td></tr><tr><td class="confluenceTd"><p>55</p></td><td class="confluenceTd"><p><strong>DCE</strong>USFMCR: DCEU Snoop Filter Maintenance Control Register</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Test.pre-v3.4.USFMCR</p></td><td class="confluenceTd"><p><span data-colorid="keljwivlu7">InitSnoopFilter</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DCE</p></td><td class="confluenceTd"><p><strong><span data-colorid="rxv8hbnx8b">Need to add  testing at fsys?</span></strong></p></td></tr><tr><td class="confluenceTd"><p>56</p></td><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>TCR: System Memory Cache Transaction Control</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="brghjcdv1w">lookupEn</span></p><p><span data-colorid="m39lyqv2qx">AllocEn</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p><strong><span data-colorid="nz5c5porrt">Need to add  testing at fsys?</span></strong></p><p /></td></tr><tr><td class="confluenceTd"><p>57</p></td><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>APR: System Memory Cache  allocation Policy</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="uaeo8dmgb1">TOF/CLNWR,DTYWR,RD or WRALLOCDISABLE</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p><strong><span data-colorid="su88yzlx34">Not verified at fsys level</span></strong></p><p>TODO: RANDOMIZE the allocation policy in the boot?</p><p /></td></tr><tr><td class="confluenceTd"><p>58</p></td><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>TAR: System Memory Cache Txn Activity</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="gk2frps1ae">EvictActive (RO)</span></p><p><span data-colorid="kbgcosip1x">AllocActive(RO)</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p><strong><span data-colorid="okahem4tmv">Not verified at fsys level</span></strong></p><p /></td></tr><tr><td class="confluenceTd"><p>59</p></td><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>ISR: System Memory Cache Initialitation Status</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="qqmis11swa">TagInitDone(RO)</span></p><p><span data-colorid="k6jb5ot2zz">DataInitDone(RO)</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>verified in customer_tb</p><p><strong><span data-colorid="cba0u7tca4">Not verified at fsys level</span></strong></p><p><em>TODO: add in the boot seq a check on the XXXinitdone </em><a class="confluence-userlink user-mention" data-account-id="624b372a45ece00069cca842" href="https://arterisip.atlassian.net/wiki/people/624b372a45ece00069cca842?ref=confluence" target="_blank" data-linked-resource-id="755141" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Urvish Panchal</a> </p></td></tr><tr><td class="confluenceTd"><p>60</p></td><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>MCR: System Memory Cache Maintenance Control</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="d8cfnt0d1i">MntOp</span></p><p><span data-colorid="el9wwvjspa">ArrayID</span></p><p><span data-colorid="vk9m48e9x1">SecAttr</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p><strong><span data-colorid="bxrfcl4s3n">Not verified at fsys level</span></strong></p></td></tr><tr><td class="confluenceTd"><p>61</p></td><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>MAR: System Memory Cache Maintenance Activity</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="sv7qywbeoy">MntOpActv (RO)</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p><strong><span data-colorid="gwqpz9d76s">Not verified at fsys level</span></strong></p></td></tr><tr><td class="confluenceTd"><p>62</p></td><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>MLR: System Memory Cache Maintenance Location</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="s97bbtwe5i">MntSet</span></p><p><span data-colorid="mb782ljqa9">MntWay</span></p><p><span data-colorid="c3fk4rjgp0">MntWord</span></p><p><span data-colorid="ncggg0xky1">MntAddr</span></p><p><span data-colorid="sra9uqn3mz">MntRange</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p><strong><span data-colorid="zmbsm8h4yn">Not verified at fsys level</span></strong></p></td></tr><tr><td class="confluenceTd"><p>63</p></td><td class="confluenceTd"><p><strong>XAIUPC/DMIUSMC</strong>MDR: System Memory Cache Maintenance Data</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="qwjk4gx2j7">MntData</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p><strong><span data-colorid="olruzp6zsi">Not verified at fsys level</span></strong></p></td></tr><tr><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p><strong>XAIU/CAIU/DMI/DII</strong>ILCNTCR: PMON Latency Conter Control Register</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.csr.bit_bash</p></td><td class="confluenceTd"><p><span data-colorid="giuc99l4z1">LatencyPreScale</span><br /><span data-colorid="mv6r8l6xua">LatencyCountEn</span><br /><span data-colorid="hv6tlad0a6">RdWrLatency</span><br /><span data-colorid="hdyz02688q">LatencyBinOffset</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>master_cnt_enable</p></td><td class="confluenceTd"><p>CHIAIU, IOAIU,DMI,DII</p></td><td class="confluenceTd"><p>Verified at Block level</p></td></tr><tr><td class="confluenceTd"><p>65</p></td><td class="confluenceTd"><p>MRDSBSIR: MRD skid buffer size</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.MRDSBSIR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="vu1cju8miz">SkidBufArb</span><br /><span data-colorid="z1b2swmeef">SkidBufSize</span><br /><span data-colorid="i8njqcf0du">Valid</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>66</p></td><td class="confluenceTd"><p>CMDSBSIR: CMD skid buffer size</p></td><td class="confluenceTd"><p>#Check.FSYS.csr.Check.pre-v3.4.CMDSBSIR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="gm88zbl2ox">SkidBufArb</span><br /><span data-colorid="rfut4q5gg1">SkidBufSize</span><br /><span data-colorid="g4gtnigdvg">Valid</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DMI,DII</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>67</p></td><td class="confluenceTd"><p><strong>DMIU/DIIU</strong>UEVIR: DIIU Unit Engineering Version Id Register</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.csr.reset_val</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><span data-colorid="sn8f2qzl4r">EngVerId</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DMI,DII</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>FSC registers</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p><span data-colorid="z3ni4lf0in">TODO</span></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><em><span data-colorid="ei2ek7vyo3">TODO: review of FSYS resiliency test case ?</span></em></p></td></tr></tbody></table></div><h1 id="Ncore3.4Full_SysTestPlan-9.EndofSimchecks(fifoempty,creditsatresetvalue,etc)">9. End of Sim checks (fifo empty, credits at reset value, etc)</h1><p>3.2. legacy</p><p> Each unit Scoreboard checks outstantding  txn empty  &amp; credits release.</p><h1 id="Ncore3.4Full_SysTestPlan-10.TestbenchPlusargs">10. Testbench Plusargs&nbsp;</h1><p>Reuse plusargs unit env  foreach scoreboard or txn randomizer.</p><p>Some main plusargs used in fsys</p><h3 id="Ncore3.4Full_SysTestPlan-3.2legacy">3.2 legacy </h3><p>+sysco_disable: disable sysco process . All agent can only use noncoh txn.</p><p>+chiaiu_en = 0n1: by default all CHI are enabled but we can select the enabled CHI here CHI0&amp;CHI1</p><p>+ioaiu_en= 1n2:  by default all IO are enabled but we can select the enabled IO here IO1 &amp; IO2</p><p> +error_test: inject error in data &amp; slave / snoop response error  &amp; disable assertion</p><p>+chi_num_trans: number of CHI txns +ioaiu_num_trans: number of IOAIU txns +prob_ace_snp_resp_error,+prob_ace_slave_rd_resp_erro,+prob_ace_slave_wr_resp_error,+SNPrsp_with_non_data_error,+SNPrsp_with_data_error,+chi_data_flit_non_data_err,+chi_data_flit_data_err: weight of error +fsc_inject_correctable_err: Functionnal safety checker injection</p><p>+use_nondata: enable random constraint to generate nondata txn if supported</p><p>+use_copyback: enable random constraint to generate copyback txn if supported</p><p>+use_dvm: enable random constraint to generate dvm txn if supported</p><p>+use_stash: enable random constraint to generate stash txn if supported</p><p>+trace_accum_check: trace &amp; capture check accumulator
+native_trace_weight: trace weight
+tcap_scb_en: trace &amp; capture scoreboard enable
+trace_capture_en: trace &amp; capture enabled
+trace_trigger_en: trace trigger enabled
+aiu&lt;nbr&gt;_trace_capture: trace capture option by AIU</p><p>+coherent_test: only coherent txn</p><p> +use_user_addrq: generate a pool or queue of addr used by all the agent </p><p>+use_seq_user_addrq: pop addr sequential instead of randomly in the addr queue </p><p>+use_large_memregion: use large mem area space setup !!! to avoid issue with MPU or connectivity  address bit !!!</p><p>+k_access_boot_region: access to BOOT mem area</p><p><br /></p><h3 id="Ncore3.4Full_SysTestPlan-Specificnew3.4plusargs">Specific new 3.4 plusargs </h3><p> +k_csr_access_only : don&rsquo;t boot only check register</p><p>+use_fsys_fsc_reg_bit_bash_seq : uvm ral bit bash</p><p>+use_fsys_fsc_reg_hw_reset_bash_seq : uvm ral reset bash</p><p>+&lt;agent&gt;_corr_err_inj: inject error in case of fsc simulation</p><p>+dup_unit_uncorr_err_inj: fsc test case inject error in duplicate block</p><p>+bist_auto: by default fsc bist is used manually when set use automatic bist</p><p>+use_sw_crdt_mgr_cls: when 1 use the class sw_crdt instead of credit setup by the boot sequence, only useable with boot ioaiu</p><p>+boot_from_ioaiu: boot from ioaiu</p><p>+ioaiu_zero_credit,+decerr_crdt_mrd_zero_crdt:  test case force zero credit to check error  message<br />+k_nrsar_test: check security mem region</p><p>+dmiusmc_policy: check random smc policy by default use reset value</p><p>+dii_cmo_test: send cmo txn to dii</p><p>+unmapped_add_access: error case generate unmapped addr to generate error</p><p>+connectivity_testing: to help io scb to manage unconnected addr</p><p>+connectivity_dce_cross_check:  chekc with vector &amp; bit address (cross check) the connectivity.</p><p>+gpra_secure_uncorr_err: error case when access to forbidden secure area with non-secure txn</p><p>+dmi_fix_index,dce_fix_index: fix index addr </p><p>+en_excl_txn, en_noncoh_excl_txn: force exclusive txn</p><p>Direct test arg:</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">+k_directed_test
+k_directed_test_basic
+k_directed_test_same_aiu
+k_directed_test_wr_rd
+k_directed_test_wr_rd_all_aius
+k_directed_test_all_non_coh
+k_directed_test_atomic_all_aiu
+k_directed_test_wr_rd
+k_directed_test_wr_rd_addr_bits_5downto_3_cover
+k_directed_test_wr_rd_to_all_dmi
+k_directed_test_wr_rd_to_all_dii
+k_directed_atomic_all_chiaius_to_all_targets</pre>
</div></div><p /><h1 id="Ncore3.4Full_SysTestPlan-11.Waivers">11. Waivers</h1><p>Release notes to limited the CSR config: 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9149" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-9149" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-9149</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>Bug postpone on 3.6:

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11274" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11274" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11274</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11757" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11757" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11757</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7448" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-7448" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-7448</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>Instability on sysco checkers</p><p>In case of connectivity feature in a hardware configuration disable PCTCR.updatedis 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11225" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_45777388_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-11225" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-11225</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p>