{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79984,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000159558,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000123852,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.96199e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000123852,
	"finish__design__instance__count__class:fill_cell": 1079,
	"finish__design__instance__area__class:fill_cell": 4310.38,
	"finish__design__instance__count__class:tap_cell": 147,
	"finish__design__instance__area__class:tap_cell": 183.926,
	"finish__design__instance__count__class:clock_buffer": 11,
	"finish__design__instance__area__class:clock_buffer": 232.723,
	"finish__design__instance__count__class:timing_repair_buffer": 9,
	"finish__design__instance__area__class:timing_repair_buffer": 70.0672,
	"finish__design__instance__count__class:inverter": 110,
	"finish__design__instance__area__class:inverter": 412.896,
	"finish__design__instance__count__class:clock_inverter": 5,
	"finish__design__instance__area__class:clock_inverter": 57.5552,
	"finish__design__instance__count__class:sequential_cell": 89,
	"finish__design__instance__area__class:sequential_cell": 2422.32,
	"finish__design__instance__count__class:multi_input_combinational_cell": 815,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4271.6,
	"finish__design__instance__count": 2265,
	"finish__design__instance__area": 11961.5,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 2.59702,
	"finish__timing__hold__ws": 0.417461,
	"finish__timing__fmax__clock:core_clock": 2.56214e+08,
	"finish__timing__fmax": 2.56214e+08,
	"finish__clock__skew__setup": 0.00737674,
	"finish__clock__skew__hold": 0.00737674,
	"finish__timing__drv__max_slew_limit": 0.392357,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.40372,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000965261,
	"finish__power__switching__total": 0.000343223,
	"finish__power__leakage__total": 3.46178e-09,
	"finish__power__total": 0.00130849,
	"finish__design__io": 36,
	"finish__design__die__area": 12678.8,
	"finish__design__core__area": 11961.5,
	"finish__design__instance__count": 1186,
	"finish__design__instance__area": 7651.09,
	"finish__design__instance__count__stdcell": 1186,
	"finish__design__instance__area__stdcell": 7651.09,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.639644,
	"finish__design__instance__utilization__stdcell": 0.639644,
	"finish__design__rows": 40,
	"finish__design__rows:unithd": 40,
	"finish__design__sites": 9560,
	"finish__design__sites:unithd": 9560,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0,
	"finish__flow__warnings__count:GUI-0076": 1,
	"finish__flow__warnings__type_count": 1
}