$date
	Wed Jan 31 21:07:41 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module dff $end
$var wire 1 # clk $end
$var wire 1 % clkn $end
$var wire 1 & clknn $end
$var wire 1 $ d $end
$var wire 1 ' qn0 $end
$var wire 1 ! qn $end
$var wire 1 ( q0 $end
$var wire 1 " q $end
$scope module d_master $end
$var wire 1 % c $end
$var wire 1 $ d $end
$var wire 1 ) r $end
$var wire 1 * s $end
$var wire 1 ' qn $end
$var wire 1 ( q $end
$scope module rs $end
$var wire 1 ( q $end
$var wire 1 ' qn $end
$var wire 1 ) r $end
$var wire 1 * s $end
$upscope $end
$upscope $end
$scope module d_slave $end
$var wire 1 & c $end
$var wire 1 ( d $end
$var wire 1 + r $end
$var wire 1 , s $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$scope module rs $end
$var wire 1 " q $end
$var wire 1 ! qn $end
$var wire 1 + r $end
$var wire 1 , s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
1+
1*
0)
0(
1'
0&
1%
0$
0#
x"
x!
$end
#2
0'
1(
1)
0*
1$
#4
0(
1'
0)
1*
0$
#5
0"
1!
0+
1&
1)
0%
1#
#6
1$
#8
0$
#9
1$
#10
0'
1+
1(
0&
0*
1%
0#
#11
0(
1'
0)
1*
0$
#14
0'
1(
1)
0*
1$
#15
0!
1"
0,
1&
1*
0%
1#
#16
0$
#18
1$
#19
0$
#20
0(
1,
1'
0&
0)
1%
0#
#21
0'
1(
1)
0*
1$
#24
0(
1'
0)
1*
0$
#25
0"
1!
0+
1&
1)
0%
1#
#30
1+
0&
0)
1%
0#
