<stg><name>RoPE</name>


<trans_list>

<trans id="393" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="4" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="41" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %pos_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pos_r

]]></Node>
<StgValue><ssdm name="pos_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %muxLogicI0_to_conv = muxlogic i32 %pos_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_conv"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %conv = sitofp i32 %pos_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:4 %store_ln16 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %conv = sitofp i32 %pos_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %conv = sitofp i32 %pos_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln16 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %i_11 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %icmp_ln16 = icmp_ult  i10 %i_11, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:2 %br_ln16 = br i1 %icmp_ln16, void %for.end, void %for.inc.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx208.exit:0 %add_ln16 = add i10 %i_11, i10 2

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx208.exit:1 %store_ln16 = store i10 %add_ln16, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
arrayidx208.exit:2 %br_ln16 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="10">
<![CDATA[
for.inc.split_ifconv:6 %head_dim = trunc i10 %i_11

]]></Node>
<StgValue><ssdm name="head_dim"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split_ifconv:7 %zext_ln18 = zext i6 %head_dim

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:8 %muxLogicI0_to_conv1 = muxlogic i32 %zext_ln18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_conv1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:9 %conv1 = sitofp i32 %zext_ln18

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:9 %conv1 = sitofp i32 %zext_ln18

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:9 %conv1 = sitofp i32 %zext_ln18

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:10 %muxLogicI0_to_mul = muxlogic i32 %conv1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:11 %muxLogicI1_to_mul = muxlogic i32 -2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:12 %mul = fmul i32 %conv1, i32 -2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:13 %muxLogicI0_to_y_assign = muxlogic i32 %mul

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_y_assign"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:14 %muxLogicI1_to_y_assign = muxlogic i32 0.015625

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_y_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="68" st_id="10" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:15 %y_assign = fmul i32 %mul, i32 0.015625

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="69" st_id="11" stage="13" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="70" st_id="12" stage="12" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="71" st_id="13" stage="11" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="72" st_id="14" stage="10" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="73" st_id="15" stage="9" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="74" st_id="16" stage="8" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="75" st_id="17" stage="7" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="76" st_id="18" stage="6" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="77" st_id="19" stage="5" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="78" st_id="20" stage="4" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="79" st_id="21" stage="3" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="80" st_id="22" stage="2" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="81" st_id="23" stage="1" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="27" op_3_bw="8">
<![CDATA[
for.inc.split_ifconv:16 %tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="82" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:17 %muxLogicI0_to_val = muxlogic i32 %conv

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_val"/></StgValue>
</operation>

<operation id="83" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:18 %muxLogicI1_to_val = muxlogic i32 %tmp

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_val"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="84" st_id="25" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:19 %val = fmul i32 %conv, i32 %tmp

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="85" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:20 %data = bitcast i32 %val

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="86" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:21 %din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31

]]></Node>
<StgValue><ssdm name="din_sign"/></StgValue>
</operation>

<operation id="87" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:22 %din_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23

]]></Node>
<StgValue><ssdm name="din_exp"/></StgValue>
</operation>

<operation id="88" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="23" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:23 %din_sig = trunc i32 %data

]]></Node>
<StgValue><ssdm name="din_sig"/></StgValue>
</operation>

<operation id="89" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:24 %closepath = icmp_ult  i8 %din_exp, i8 126

]]></Node>
<StgValue><ssdm name="closepath"/></StgValue>
</operation>

<operation id="90" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:29 %add_ln376 = add i8 %din_exp, i8 194

]]></Node>
<StgValue><ssdm name="add_ln376"/></StgValue>
</operation>

<operation id="91" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split_ifconv:30 %addr = select i1 %closepath, i8 63, i8 %add_ln376

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="92" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:31 %lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="93" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split_ifconv:32 %zext_ln378 = zext i4 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln378"/></StgValue>
</operation>

<operation id="94" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="100" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:33 %ref_4oPi_table_100_addr = getelementptr i100 %ref_4oPi_table_100, i64 0, i64 %zext_ln378

]]></Node>
<StgValue><ssdm name="ref_4oPi_table_100_addr"/></StgValue>
</operation>

<operation id="95" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="100" op_0_bw="4">
<![CDATA[
for.inc.split_ifconv:34 %muxLogicRAMAddr_to_table_100 = muxlogic i4 %ref_4oPi_table_100_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_table_100"/></StgValue>
</operation>

<operation id="96" st_id="26" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="100" op_0_bw="4">
<![CDATA[
for.inc.split_ifconv:35 %table_100 = load i4 %ref_4oPi_table_100_addr

]]></Node>
<StgValue><ssdm name="table_100"/></StgValue>
</operation>

<operation id="97" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:36 %trunc_ln379 = trunc i8 %addr

]]></Node>
<StgValue><ssdm name="trunc_ln379"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="98" st_id="27" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="100" op_0_bw="4">
<![CDATA[
for.inc.split_ifconv:35 %table_100 = load i4 %ref_4oPi_table_100_addr

]]></Node>
<StgValue><ssdm name="table_100"/></StgValue>
</operation>

<operation id="99" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="100" op_0_bw="4">
<![CDATA[
for.inc.split_ifconv:37 %zext_ln379 = zext i4 %trunc_ln379

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="100" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
for.inc.split_ifconv:38 %shl_ln379 = shl i100 %table_100, i100 %zext_ln379

]]></Node>
<StgValue><ssdm name="shl_ln379"/></StgValue>
</operation>

<operation id="101" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="80" op_0_bw="80" op_1_bw="100" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:39 %Med = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32, i100 %shl_ln379, i32 20

]]></Node>
<StgValue><ssdm name="Med"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="102" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
for.inc.split_ifconv:27 %X = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %din_sig

]]></Node>
<StgValue><ssdm name="X"/></StgValue>
</operation>

<operation id="103" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="80" op_0_bw="24">
<![CDATA[
for.inc.split_ifconv:40 %zext_ln468 = zext i24 %X

]]></Node>
<StgValue><ssdm name="zext_ln468"/></StgValue>
</operation>

<operation id="104" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="80" op_0_bw="80">
<![CDATA[
for.inc.split_ifconv:41 %muxLogicI0_to_h = muxlogic i80 %Med

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_h"/></StgValue>
</operation>

<operation id="105" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="80" op_0_bw="80">
<![CDATA[
for.inc.split_ifconv:42 %muxLogicI1_to_h = muxlogic i80 %zext_ln468

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_h"/></StgValue>
</operation>

<operation id="106" st_id="28" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.inc.split_ifconv:43 %h = mul i80 %Med, i80 %zext_ln468

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="107" st_id="28" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:196 %icmp_ln179 = icmp_eq  i8 %din_exp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="108" st_id="28" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc.split_ifconv:197 %icmp_ln179_1 = icmp_eq  i23 %din_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln179_1"/></StgValue>
</operation>

<operation id="109" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:198 %and_ln179 = and i1 %icmp_ln179, i1 %icmp_ln179_1

]]></Node>
<StgValue><ssdm name="and_ln179"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="110" st_id="29" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.inc.split_ifconv:43 %h = mul i80 %Med, i80 %zext_ln468

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="111" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="58" op_0_bw="58" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:44 %Mx_bits = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %h, i32 19, i32 76

]]></Node>
<StgValue><ssdm name="Mx_bits"/></StgValue>
</operation>

<operation id="112" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:45 %trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %h, i32 77, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="113" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.split_ifconv:46 %k = select i1 %closepath, i3 0, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="114" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="3">
<![CDATA[
for.inc.split_ifconv:47 %trunc_ln491 = trunc i3 %k

]]></Node>
<StgValue><ssdm name="trunc_ln491"/></StgValue>
</operation>

<operation id="115" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
for.inc.split_ifconv:48 %Mx_bits_1 = sub i58 0, i58 %Mx_bits

]]></Node>
<StgValue><ssdm name="Mx_bits_1"/></StgValue>
</operation>

<operation id="116" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="1" op_1_bw="58" op_2_bw="58">
<![CDATA[
for.inc.split_ifconv:49 %Mx_bits_3 = select i1 %trunc_ln491, i58 %Mx_bits_1, i58 %Mx_bits

]]></Node>
<StgValue><ssdm name="Mx_bits_3"/></StgValue>
</operation>

<operation id="117" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:50 %tmp_s = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32, i58 %Mx_bits_3, i32 29

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="118" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:25 %Ex = add i8 %din_exp, i8 131

]]></Node>
<StgValue><ssdm name="Ex"/></StgValue>
</operation>

<operation id="119" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split_ifconv:26 %select_ln453 = select i1 %closepath, i8 %Ex, i8 0

]]></Node>
<StgValue><ssdm name="select_ln453"/></StgValue>
</operation>

<operation id="120" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:51 %t = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_s, i1 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="121" st_id="30" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:52 %Mx_zeros = ctlz i30 @llvm.ctlz.i30, i30 %t, i1 0

]]></Node>
<StgValue><ssdm name="Mx_zeros"/></StgValue>
</operation>

<operation id="122" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="58" op_0_bw="30">
<![CDATA[
for.inc.split_ifconv:53 %zext_ln504 = zext i30 %Mx_zeros

]]></Node>
<StgValue><ssdm name="zext_ln504"/></StgValue>
</operation>

<operation id="123" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
for.inc.split_ifconv:54 %shl_ln504 = shl i58 %Mx_bits_3, i58 %zext_ln504

]]></Node>
<StgValue><ssdm name="shl_ln504"/></StgValue>
</operation>

<operation id="124" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="30">
<![CDATA[
for.inc.split_ifconv:55 %trunc_ln505 = trunc i30 %Mx_zeros

]]></Node>
<StgValue><ssdm name="trunc_ln505"/></StgValue>
</operation>

<operation id="125" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:56 %Ex_1 = sub i8 %select_ln453, i8 %trunc_ln505

]]></Node>
<StgValue><ssdm name="Ex_1"/></StgValue>
</operation>

<operation id="126" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:57 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="127" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="29" op_0_bw="29" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:61 %tmp_35 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %shl_ln504, i32 29, i32 57

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="128" st_id="30" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:199 %icmp_ln186 = icmp_eq  i8 %din_exp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="129" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:58 %sub_ln506 = sub i8 0, i8 %Ex_1

]]></Node>
<StgValue><ssdm name="sub_ln506"/></StgValue>
</operation>

<operation id="130" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split_ifconv:59 %select_ln506 = select i1 %tmp_12, i8 %sub_ln506, i8 %Ex_1

]]></Node>
<StgValue><ssdm name="select_ln506"/></StgValue>
</operation>

<operation id="131" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:60 %zext_ln506 = zext i8 %select_ln506

]]></Node>
<StgValue><ssdm name="zext_ln506"/></StgValue>
</operation>

<operation id="132" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="29">
<![CDATA[
for.inc.split_ifconv:62 %zext_ln506_1 = zext i29 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln506_1"/></StgValue>
</operation>

<operation id="133" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:63 %lshr_ln506 = lshr i32 %zext_ln506_1, i32 %zext_ln506

]]></Node>
<StgValue><ssdm name="lshr_ln506"/></StgValue>
</operation>

<operation id="134" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:64 %shl_ln506 = shl i32 %zext_ln506_1, i32 %zext_ln506

]]></Node>
<StgValue><ssdm name="shl_ln506"/></StgValue>
</operation>

<operation id="135" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:65 %select_ln506_1 = select i1 %tmp_12, i32 %lshr_ln506, i32 %shl_ln506

]]></Node>
<StgValue><ssdm name="select_ln506_1"/></StgValue>
</operation>

<operation id="136" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:66 %B = trunc i32 %select_ln506_1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="137" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:73 %A = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln506_1, i32 22, i32 28

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="138" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:74 %B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln506_1, i32 7, i32 21

]]></Node>
<StgValue><ssdm name="B_trunc"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="139" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="15">
<![CDATA[
for.inc.split_ifconv:75 %zext_ln69 = zext i15 %B_trunc

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="140" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="30" op_0_bw="30">
<![CDATA[
for.inc.split_ifconv:76 %muxLogicI0_to_mul_ln69 = muxlogic i30 %zext_ln69

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln69"/></StgValue>
</operation>

<operation id="141" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="30">
<![CDATA[
for.inc.split_ifconv:77 %muxLogicI1_to_mul_ln69 = muxlogic i30 %zext_ln69

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln69"/></StgValue>
</operation>

<operation id="142" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.split_ifconv:78 %mul_ln69 = mul i30 %zext_ln69, i30 %zext_ln69

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>

<operation id="143" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:79 %zext_ln72 = zext i7 %A

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="144" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:80 %second_order_float_cos_K0_addr = getelementptr i28 %second_order_float_cos_K0, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K0_addr"/></StgValue>
</operation>

<operation id="145" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="28" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:81 %muxLogicRAMAddr_to_second_order_float_cos_K0_load = muxlogic i7 %second_order_float_cos_K0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_second_order_float_cos_K0_load"/></StgValue>
</operation>

<operation id="146" st_id="32" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="28" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:82 %second_order_float_cos_K0_load = load i7 %second_order_float_cos_K0_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K0_load"/></StgValue>
</operation>

<operation id="147" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:85 %second_order_float_cos_K1_addr = getelementptr i22 %second_order_float_cos_K1, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K1_addr"/></StgValue>
</operation>

<operation id="148" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="22" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:86 %muxLogicRAMAddr_to_second_order_float_cos_K1_load = muxlogic i7 %second_order_float_cos_K1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_second_order_float_cos_K1_load"/></StgValue>
</operation>

<operation id="149" st_id="32" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:87 %second_order_float_cos_K1_load = load i7 %second_order_float_cos_K1_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K1_load"/></StgValue>
</operation>

<operation id="150" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:94 %tmp_37 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln69, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="151" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:96 %second_order_float_cos_K2_addr = getelementptr i14 %second_order_float_cos_K2, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K2_addr"/></StgValue>
</operation>

<operation id="152" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:97 %muxLogicRAMAddr_to_second_order_float_cos_K2_load = muxlogic i7 %second_order_float_cos_K2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_second_order_float_cos_K2_load"/></StgValue>
</operation>

<operation id="153" st_id="32" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:98 %second_order_float_cos_K2_load = load i7 %second_order_float_cos_K2_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K2_load"/></StgValue>
</operation>

<operation id="154" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:109 %second_order_float_sin_K0_addr = getelementptr i29 %second_order_float_sin_K0, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K0_addr"/></StgValue>
</operation>

<operation id="155" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="29" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:110 %muxLogicRAMAddr_to_second_order_float_sin_K0_load = muxlogic i7 %second_order_float_sin_K0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_second_order_float_sin_K0_load"/></StgValue>
</operation>

<operation id="156" st_id="32" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="29" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:111 %second_order_float_sin_K0_load = load i7 %second_order_float_sin_K0_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K0_load"/></StgValue>
</operation>

<operation id="157" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:113 %second_order_float_sin_K1_addr = getelementptr i21 %second_order_float_sin_K1, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K1_addr"/></StgValue>
</operation>

<operation id="158" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="21" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:114 %muxLogicRAMAddr_to_second_order_float_sin_K1_load = muxlogic i7 %second_order_float_sin_K1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_second_order_float_sin_K1_load"/></StgValue>
</operation>

<operation id="159" st_id="32" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="21" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:115 %second_order_float_sin_K1_load = load i7 %second_order_float_sin_K1_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K1_load"/></StgValue>
</operation>

<operation id="160" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:122 %second_order_float_sin_K2_addr = getelementptr i13 %second_order_float_sin_K2, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K2_addr"/></StgValue>
</operation>

<operation id="161" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:123 %muxLogicRAMAddr_to_second_order_float_sin_K2_load = muxlogic i7 %second_order_float_sin_K2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_second_order_float_sin_K2_load"/></StgValue>
</operation>

<operation id="162" st_id="32" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:124 %second_order_float_sin_K2_load = load i7 %second_order_float_sin_K2_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K2_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="163" st_id="33" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="28" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:82 %second_order_float_cos_K0_load = load i7 %second_order_float_cos_K0_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K0_load"/></StgValue>
</operation>

<operation id="164" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:83 %trunc_ln1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %second_order_float_cos_K0_load, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="165" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="44" op_0_bw="22">
<![CDATA[
for.inc.split_ifconv:84 %zext_ln73 = zext i22 %B

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="166" st_id="33" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:87 %second_order_float_cos_K1_load = load i7 %second_order_float_cos_K1_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K1_load"/></StgValue>
</operation>

<operation id="167" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="44" op_0_bw="22">
<![CDATA[
for.inc.split_ifconv:88 %zext_ln73_1 = zext i22 %second_order_float_cos_K1_load

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="168" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="44" op_0_bw="44">
<![CDATA[
for.inc.split_ifconv:89 %muxLogicI0_to_mul_ln73 = muxlogic i44 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln73"/></StgValue>
</operation>

<operation id="169" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="44" op_0_bw="44">
<![CDATA[
for.inc.split_ifconv:90 %muxLogicI1_to_mul_ln73 = muxlogic i44 %zext_ln73

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln73"/></StgValue>
</operation>

<operation id="170" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.inc.split_ifconv:91 %mul_ln73 = mul i44 %zext_ln73_1, i44 %zext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="171" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="21" op_0_bw="21" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:92 %tmp_36 = partselect i21 @_ssdm_op_PartSelect.i21.i44.i32.i32, i44 %mul_ln73, i32 23, i32 43

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="172" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="29" op_0_bw="15">
<![CDATA[
for.inc.split_ifconv:95 %zext_ln74_1 = zext i15 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="173" st_id="33" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:98 %second_order_float_cos_K2_load = load i7 %second_order_float_cos_K2_addr

]]></Node>
<StgValue><ssdm name="second_order_float_cos_K2_load"/></StgValue>
</operation>

<operation id="174" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="29" op_0_bw="14">
<![CDATA[
for.inc.split_ifconv:99 %zext_ln74 = zext i14 %second_order_float_cos_K2_load

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="175" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="29" op_0_bw="29">
<![CDATA[
for.inc.split_ifconv:100 %muxLogicI0_to_mul_ln74 = muxlogic i29 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln74"/></StgValue>
</operation>

<operation id="176" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="29" op_0_bw="29">
<![CDATA[
for.inc.split_ifconv:101 %muxLogicI1_to_mul_ln74 = muxlogic i29 %zext_ln74

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln74"/></StgValue>
</operation>

<operation id="177" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.split_ifconv:102 %mul_ln74 = mul i29 %zext_ln74_1, i29 %zext_ln74

]]></Node>
<StgValue><ssdm name="mul_ln74"/></StgValue>
</operation>

<operation id="178" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:103 %tmp_38 = partselect i13 @_ssdm_op_PartSelect.i13.i29.i32.i32, i29 %mul_ln74, i32 16, i32 28

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="179" st_id="33" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="29" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:111 %second_order_float_sin_K0_load = load i7 %second_order_float_sin_K0_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K0_load"/></StgValue>
</operation>

<operation id="180" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="43" op_0_bw="22">
<![CDATA[
for.inc.split_ifconv:112 %zext_ln78 = zext i22 %B

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="181" st_id="33" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="21" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:115 %second_order_float_sin_K1_load = load i7 %second_order_float_sin_K1_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K1_load"/></StgValue>
</operation>

<operation id="182" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="43" op_0_bw="21">
<![CDATA[
for.inc.split_ifconv:116 %sext_ln78 = sext i21 %second_order_float_sin_K1_load

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="183" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="43" op_0_bw="43">
<![CDATA[
for.inc.split_ifconv:117 %muxLogicI0_to_mul_ln78 = muxlogic i43 %zext_ln78

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln78"/></StgValue>
</operation>

<operation id="184" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="43" op_0_bw="43">
<![CDATA[
for.inc.split_ifconv:118 %muxLogicI1_to_mul_ln78 = muxlogic i43 %sext_ln78

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln78"/></StgValue>
</operation>

<operation id="185" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.inc.split_ifconv:119 %mul_ln78 = mul i43 %zext_ln78, i43 %sext_ln78

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>

<operation id="186" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:120 %trunc_ln2 = partselect i20 @_ssdm_op_PartSelect.i20.i43.i32.i32, i43 %mul_ln78, i32 23, i32 42

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="187" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="15">
<![CDATA[
for.inc.split_ifconv:121 %zext_ln79 = zext i15 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="188" st_id="33" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:124 %second_order_float_sin_K2_load = load i7 %second_order_float_sin_K2_addr

]]></Node>
<StgValue><ssdm name="second_order_float_sin_K2_load"/></StgValue>
</operation>

<operation id="189" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="13">
<![CDATA[
for.inc.split_ifconv:125 %sext_ln79 = sext i13 %second_order_float_sin_K2_load

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="190" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="28">
<![CDATA[
for.inc.split_ifconv:126 %muxLogicI0_to_mul_ln79 = muxlogic i28 %zext_ln79

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln79"/></StgValue>
</operation>

<operation id="191" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="28" op_0_bw="28">
<![CDATA[
for.inc.split_ifconv:127 %muxLogicI1_to_mul_ln79 = muxlogic i28 %sext_ln79

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln79"/></StgValue>
</operation>

<operation id="192" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.split_ifconv:128 %mul_ln79 = mul i28 %zext_ln79, i28 %sext_ln79

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="193" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:129 %trunc_ln3 = partselect i12 @_ssdm_op_PartSelect.i12.i28.i32.i32, i28 %mul_ln79, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="194" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:130 %trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %second_order_float_sin_K0_load, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="195" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="21">
<![CDATA[
for.inc.split_ifconv:93 %zext_ln73_2 = zext i21 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="196" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="27" op_0_bw="13">
<![CDATA[
for.inc.split_ifconv:104 %zext_ln74_2 = zext i13 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln74_2"/></StgValue>
</operation>

<operation id="197" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.split_ifconv:105 %add_ln75 = add i27 %trunc_ln1, i27 %zext_ln74_2

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="198" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.split_ifconv:106 %add_ln75_1 = add i27 %add_ln75, i27 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="199" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="21" op_0_bw="20">
<![CDATA[
for.inc.split_ifconv:131 %sext_ln80 = sext i20 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln80"/></StgValue>
</operation>

<operation id="200" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="21" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:132 %sext_ln80_1 = sext i12 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln80_1"/></StgValue>
</operation>

<operation id="201" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc.split_ifconv:133 %add_ln80 = add i21 %sext_ln80, i21 %sext_ln80_1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="202" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="21">
<![CDATA[
for.inc.split_ifconv:134 %sext_ln80_2 = sext i21 %add_ln80

]]></Node>
<StgValue><ssdm name="sext_ln80_2"/></StgValue>
</operation>

<operation id="203" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.split_ifconv:135 %add_ln80_1 = add i28 %sext_ln80_2, i28 %trunc_ln4

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="204" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="57" op_0_bw="29">
<![CDATA[
for.inc.split_ifconv:136 %zext_ln80_1 = zext i29 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="205" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="57" op_0_bw="28">
<![CDATA[
for.inc.split_ifconv:137 %zext_ln80 = zext i28 %add_ln80_1

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="206" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="57" op_0_bw="57">
<![CDATA[
for.inc.split_ifconv:138 %muxLogicI0_to_mul_ln80 = muxlogic i57 %zext_ln80_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln80"/></StgValue>
</operation>

<operation id="207" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="57" op_0_bw="57">
<![CDATA[
for.inc.split_ifconv:139 %muxLogicI1_to_mul_ln80 = muxlogic i57 %zext_ln80

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln80"/></StgValue>
</operation>

<operation id="208" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
for.inc.split_ifconv:140 %mul_ln80 = mul i57 %zext_ln80_1, i57 %zext_ln80

]]></Node>
<StgValue><ssdm name="mul_ln80"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="209" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="10">
<![CDATA[
for.inc.split_ifconv:0 %trunc_ln16 = trunc i10 %i_11

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="210" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:4 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_11, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="211" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:5 %zext_ln16 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="212" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="29" op_0_bw="27">
<![CDATA[
for.inc.split_ifconv:107 %zext_ln75 = zext i27 %add_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="213" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.split_ifconv:108 %cos_result = sub i29 268435456, i29 %zext_ln75

]]></Node>
<StgValue><ssdm name="cos_result"/></StgValue>
</operation>

<operation id="214" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
for.inc.split_ifconv:140 %mul_ln80 = mul i57 %zext_ln80_1, i57 %zext_ln80

]]></Node>
<StgValue><ssdm name="mul_ln80"/></StgValue>
</operation>

<operation id="215" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="28" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:141 %trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i57.i32.i32, i57 %mul_ln80, i32 29, i32 56

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="216" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:142 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32, i29 %cos_result, i32 13

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="217" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:143 %out_bits = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_39, i16 32768

]]></Node>
<StgValue><ssdm name="out_bits"/></StgValue>
</operation>

<operation id="218" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="29">
<![CDATA[
for.inc.split_ifconv:144 %trunc_ln276 = trunc i29 %cos_result

]]></Node>
<StgValue><ssdm name="trunc_ln276"/></StgValue>
</operation>

<operation id="219" st_id="36" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:146 %c_3 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits, i1 0

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="220" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:147 %trunc_ln281 = trunc i32 %c_3

]]></Node>
<StgValue><ssdm name="trunc_ln281"/></StgValue>
</operation>

<operation id="221" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="15" op_0_bw="15" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:165 %tmp_41 = partselect i15 @_ssdm_op_PartSelect.i15.i57.i32.i32, i57 %mul_ln80, i32 42, i32 56

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="222" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="15" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:166 %out_bits_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i15.i16, i15 %tmp_41, i16 32768

]]></Node>
<StgValue><ssdm name="out_bits_4"/></StgValue>
</operation>

<operation id="223" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="31">
<![CDATA[
for.inc.split_ifconv:167 %zext_ln273 = zext i31 %out_bits_4

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="224" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="13" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:168 %tmp_42 = partselect i13 @_ssdm_op_PartSelect.i13.i57.i32.i32, i57 %mul_ln80, i32 29, i32 41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="225" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
for.inc.split_ifconv:169 %out_bits_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_42, i19 262144

]]></Node>
<StgValue><ssdm name="out_bits_5"/></StgValue>
</operation>

<operation id="226" st_id="36" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:170 %c_4 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln273, i1 0

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="227" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:171 %trunc_ln281_2 = trunc i32 %c_4

]]></Node>
<StgValue><ssdm name="trunc_ln281_2"/></StgValue>
</operation>

<operation id="228" st_id="36" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:172 %c_2 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_5, i1 0

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="229" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:173 %trunc_ln281_3 = trunc i32 %c_2

]]></Node>
<StgValue><ssdm name="trunc_ln281_3"/></StgValue>
</operation>

<operation id="230" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:174 %trunc_ln6 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %mul_ln80, i32 29, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="231" st_id="36" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.split_ifconv:187 %icmp_ln306 = icmp_eq  i28 %trunc_ln5, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln306"/></StgValue>
</operation>

<operation id="232" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:238 %in_1_addr = getelementptr i32 %in_1, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="in_1_addr"/></StgValue>
</operation>

<operation id="233" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:239 %in_3_addr = getelementptr i32 %in_3, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="in_3_addr"/></StgValue>
</operation>

<operation id="234" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:240 %in_5_addr = getelementptr i32 %in_5, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="in_5_addr"/></StgValue>
</operation>

<operation id="235" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:241 %in_7_addr = getelementptr i32 %in_7, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="in_7_addr"/></StgValue>
</operation>

<operation id="236" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:242 %muxLogicRAMAddr_to_in_1_load = muxlogic i7 %in_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_in_1_load"/></StgValue>
</operation>

<operation id="237" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:243 %in_1_load = load i7 %in_1_addr

]]></Node>
<StgValue><ssdm name="in_1_load"/></StgValue>
</operation>

<operation id="238" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:244 %muxLogicRAMAddr_to_in_3_load = muxlogic i7 %in_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_in_3_load"/></StgValue>
</operation>

<operation id="239" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:245 %in_3_load = load i7 %in_3_addr

]]></Node>
<StgValue><ssdm name="in_3_load"/></StgValue>
</operation>

<operation id="240" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:246 %muxLogicRAMAddr_to_in_5_load = muxlogic i7 %in_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_in_5_load"/></StgValue>
</operation>

<operation id="241" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:247 %in_5_load = load i7 %in_5_addr

]]></Node>
<StgValue><ssdm name="in_5_load"/></StgValue>
</operation>

<operation id="242" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:248 %muxLogicRAMAddr_to_in_7_load = muxlogic i7 %in_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_in_7_load"/></StgValue>
</operation>

<operation id="243" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:249 %in_7_load = load i7 %in_7_addr

]]></Node>
<StgValue><ssdm name="in_7_load"/></StgValue>
</operation>

<operation id="244" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
for.inc.split_ifconv:273 %switch_ln22 = switch i3 %trunc_ln16, void %arrayidx208.case.7, i3 0, void %arrayidx208.case.1, i3 2, void %arrayidx208.case.3, i3 4, void %arrayidx208.case.5

]]></Node>
<StgValue><ssdm name="switch_ln22"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="245" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
for.inc.split_ifconv:145 %out_bits_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln276, i19 262144

]]></Node>
<StgValue><ssdm name="out_bits_3"/></StgValue>
</operation>

<operation id="246" st_id="37" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:148 %c_1 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_3, i1 0

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="247" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:149 %trunc_ln281_1 = trunc i32 %c_1

]]></Node>
<StgValue><ssdm name="trunc_ln281_1"/></StgValue>
</operation>

<operation id="248" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="29">
<![CDATA[
for.inc.split_ifconv:150 %zext_ln291 = zext i29 %cos_result

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="249" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:151 %shl_ln291 = shl i32 %zext_ln291, i32 %c_3

]]></Node>
<StgValue><ssdm name="shl_ln291"/></StgValue>
</operation>

<operation id="250" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:152 %in_shift_1 = trunc i32 %shl_ln291

]]></Node>
<StgValue><ssdm name="in_shift_1"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:153 %icmp_ln292 = icmp_eq  i6 %trunc_ln281, i6 16

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:154 %shift_1 = add i6 %trunc_ln281_1, i6 16

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="253" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="28">
<![CDATA[
for.inc.split_ifconv:155 %zext_ln291_1 = zext i28 %in_shift_1

]]></Node>
<StgValue><ssdm name="zext_ln291_1"/></StgValue>
</operation>

<operation id="254" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:156 %shl_ln291_1 = shl i32 %zext_ln291_1, i32 %c_1

]]></Node>
<StgValue><ssdm name="shl_ln291_1"/></StgValue>
</operation>

<operation id="255" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc.split_ifconv:157 %shift_2 = select i1 %icmp_ln292, i6 %shift_1, i6 %trunc_ln281

]]></Node>
<StgValue><ssdm name="shift_2"/></StgValue>
</operation>

<operation id="256" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="6">
<![CDATA[
for.inc.split_ifconv:158 %zext_ln287 = zext i6 %shift_2

]]></Node>
<StgValue><ssdm name="zext_ln287"/></StgValue>
</operation>

<operation id="257" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split_ifconv:159 %newexp_2 = xor i7 %zext_ln287, i7 127

]]></Node>
<StgValue><ssdm name="newexp_2"/></StgValue>
</operation>

<operation id="258" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:160 %out_exp = zext i7 %newexp_2

]]></Node>
<StgValue><ssdm name="out_exp"/></StgValue>
</operation>

<operation id="259" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:161 %tmp_40 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_1, i32 5, i32 27

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="260" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:162 %tmp_46 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291, i32 5, i32 27

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="261" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.inc.split_ifconv:163 %significand = select i1 %icmp_ln292, i23 %tmp_40, i23 %tmp_46

]]></Node>
<StgValue><ssdm name="significand"/></StgValue>
</operation>

<operation id="262" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:164 %sext_ln163 = sext i8 %Ex_1

]]></Node>
<StgValue><ssdm name="sext_ln163"/></StgValue>
</operation>

<operation id="263" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="27">
<![CDATA[
for.inc.split_ifconv:175 %zext_ln291_3 = zext i27 %trunc_ln6

]]></Node>
<StgValue><ssdm name="zext_ln291_3"/></StgValue>
</operation>

<operation id="264" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:176 %shl_ln291_2 = shl i32 %zext_ln291_3, i32 %c_4

]]></Node>
<StgValue><ssdm name="shl_ln291_2"/></StgValue>
</operation>

<operation id="265" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="28" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:177 %in_shift_2 = trunc i32 %shl_ln291_2

]]></Node>
<StgValue><ssdm name="in_shift_2"/></StgValue>
</operation>

<operation id="266" st_id="37" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:178 %icmp_ln292_1 = icmp_eq  i6 %trunc_ln281_2, i6 16

]]></Node>
<StgValue><ssdm name="icmp_ln292_1"/></StgValue>
</operation>

<operation id="267" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:179 %shift_4 = add i6 %trunc_ln281_3, i6 16

]]></Node>
<StgValue><ssdm name="shift_4"/></StgValue>
</operation>

<operation id="268" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="28">
<![CDATA[
for.inc.split_ifconv:180 %zext_ln291_2 = zext i28 %in_shift_2

]]></Node>
<StgValue><ssdm name="zext_ln291_2"/></StgValue>
</operation>

<operation id="269" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:181 %shl_ln291_3 = shl i32 %zext_ln291_2, i32 %c_2

]]></Node>
<StgValue><ssdm name="shl_ln291_3"/></StgValue>
</operation>

<operation id="270" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc.split_ifconv:182 %shift_5 = select i1 %icmp_ln292_1, i6 %shift_4, i6 %trunc_ln281_2

]]></Node>
<StgValue><ssdm name="shift_5"/></StgValue>
</operation>

<operation id="271" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="6">
<![CDATA[
for.inc.split_ifconv:183 %zext_ln287_1 = zext i6 %shift_5

]]></Node>
<StgValue><ssdm name="zext_ln287_1"/></StgValue>
</operation>

<operation id="272" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split_ifconv:184 %add_ln300 = add i9 %sext_ln163, i9 127

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="273" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split_ifconv:185 %newexp = sub i9 %add_ln300, i9 %zext_ln287_1

]]></Node>
<StgValue><ssdm name="newexp"/></StgValue>
</operation>

<operation id="274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:186 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %newexp, i32 8

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="275" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:188 %or_ln306 = or i1 %tmp_13, i1 %icmp_ln306

]]></Node>
<StgValue><ssdm name="or_ln306"/></StgValue>
</operation>

<operation id="276" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="9">
<![CDATA[
for.inc.split_ifconv:189 %empty = trunc i9 %newexp

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="277" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:190 %tmp_47 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_3, i32 5, i32 27

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="278" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:191 %tmp_48 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_2, i32 5, i32 27

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="279" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.inc.split_ifconv:192 %empty_518 = select i1 %icmp_ln292_1, i23 %tmp_47, i23 %tmp_48

]]></Node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="280" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.split_ifconv:193 %index = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %din_sign, i3 %k

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="281" st_id="37" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="1" op_3_bw="4" op_4_bw="1" op_5_bw="4" op_6_bw="1" op_7_bw="4" op_8_bw="1" op_9_bw="4" op_10_bw="1" op_11_bw="4" op_12_bw="1" op_13_bw="4" op_14_bw="1" op_15_bw="4" op_16_bw="1" op_17_bw="4" op_18_bw="1" op_19_bw="4" op_20_bw="1" op_21_bw="4" op_22_bw="1" op_23_bw="4" op_24_bw="1" op_25_bw="4" op_26_bw="1" op_27_bw="4" op_28_bw="1" op_29_bw="4" op_30_bw="1" op_31_bw="4" op_32_bw="1" op_33_bw="1" op_34_bw="4">
<![CDATA[
for.inc.split_ifconv:194 %sin_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 1, i4 3, i1 0, i4 4, i1 1, i4 5, i1 1, i4 6, i1 0, i4 7, i1 1, i4 8, i1 1, i4 9, i1 0, i4 10, i1 1, i4 11, i1 1, i4 12, i1 0, i4 13, i1 1, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index

]]></Node>
<StgValue><ssdm name="sin_results_sign"/></StgValue>
</operation>

<operation id="282" st_id="37" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="1" op_3_bw="4" op_4_bw="1" op_5_bw="4" op_6_bw="1" op_7_bw="4" op_8_bw="1" op_9_bw="4" op_10_bw="1" op_11_bw="4" op_12_bw="1" op_13_bw="4" op_14_bw="1" op_15_bw="4" op_16_bw="1" op_17_bw="4" op_18_bw="1" op_19_bw="4" op_20_bw="1" op_21_bw="4" op_22_bw="1" op_23_bw="4" op_24_bw="1" op_25_bw="4" op_26_bw="1" op_27_bw="4" op_28_bw="1" op_29_bw="4" op_30_bw="1" op_31_bw="4" op_32_bw="1" op_33_bw="1" op_34_bw="4">
<![CDATA[
for.inc.split_ifconv:195 %cos_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 0, i4 3, i1 1, i4 4, i1 1, i4 5, i1 1, i4 6, i1 1, i4 7, i1 0, i4 8, i1 0, i4 9, i1 1, i4 10, i1 1, i4 11, i1 1, i4 12, i1 1, i4 13, i1 0, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index

]]></Node>
<StgValue><ssdm name="cos_results_sign"/></StgValue>
</operation>

<operation id="283" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:200 %xor_ln186 = xor i1 %icmp_ln186, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln186"/></StgValue>
</operation>

<operation id="284" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:201 %sin_results_sign_1 = and i1 %sin_results_sign, i1 %xor_ln186

]]></Node>
<StgValue><ssdm name="sin_results_sign_1"/></StgValue>
</operation>

<operation id="285" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split_ifconv:202 %select_ln186 = select i1 %icmp_ln186, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln186"/></StgValue>
</operation>

<operation id="286" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:203 %or_ln186 = or i1 %icmp_ln186, i1 %or_ln306

]]></Node>
<StgValue><ssdm name="or_ln186"/></StgValue>
</operation>

<operation id="287" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split_ifconv:204 %sin_results_exp = select i1 %or_ln186, i8 %select_ln186, i8 %empty

]]></Node>
<StgValue><ssdm name="sin_results_exp"/></StgValue>
</operation>

<operation id="288" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.inc.split_ifconv:205 %select_ln186_2 = select i1 %icmp_ln186, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="select_ln186_2"/></StgValue>
</operation>

<operation id="289" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.inc.split_ifconv:206 %sin_results_sig = select i1 %or_ln186, i23 %select_ln186_2, i23 %empty_518

]]></Node>
<StgValue><ssdm name="sin_results_sig"/></StgValue>
</operation>

<operation id="290" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:207 %cos_results_sign_1 = and i1 %cos_results_sign, i1 %xor_ln186

]]></Node>
<StgValue><ssdm name="cos_results_sign_1"/></StgValue>
</operation>

<operation id="291" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:208 %sin_results_sign_2 = select i1 %and_ln179, i1 %din_sign, i1 %sin_results_sign_1

]]></Node>
<StgValue><ssdm name="sin_results_sign_2"/></StgValue>
</operation>

<operation id="292" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split_ifconv:209 %sin_results_exp_1 = select i1 %and_ln179, i8 0, i8 %sin_results_exp

]]></Node>
<StgValue><ssdm name="sin_results_exp_1"/></StgValue>
</operation>

<operation id="293" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.inc.split_ifconv:210 %sin_results_sig_1 = select i1 %and_ln179, i23 0, i23 %sin_results_sig

]]></Node>
<StgValue><ssdm name="sin_results_sig_1"/></StgValue>
</operation>

<operation id="294" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:211 %not_and_ln179 = xor i1 %and_ln179, i1 1

]]></Node>
<StgValue><ssdm name="not_and_ln179"/></StgValue>
</operation>

<operation id="295" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:212 %cos_results_sign_2 = and i1 %cos_results_sign_1, i1 %not_and_ln179

]]></Node>
<StgValue><ssdm name="cos_results_sign_2"/></StgValue>
</operation>

<operation id="296" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split_ifconv:213 %cos_results_exp_1 = select i1 %and_ln179, i8 127, i8 255

]]></Node>
<StgValue><ssdm name="cos_results_exp_1"/></StgValue>
</operation>

<operation id="297" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:214 %empty_519 = or i1 %and_ln179, i1 %icmp_ln186

]]></Node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="298" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split_ifconv:215 %cos_results_exp_2 = select i1 %empty_519, i8 %cos_results_exp_1, i8 %out_exp

]]></Node>
<StgValue><ssdm name="cos_results_exp_2"/></StgValue>
</operation>

<operation id="299" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.inc.split_ifconv:216 %cos_results_sig_1_cast = select i1 %not_and_ln179, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="cos_results_sig_1_cast"/></StgValue>
</operation>

<operation id="300" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
for.inc.split_ifconv:217 %cos_results_sig_1 = select i1 %empty_519, i23 %cos_results_sig_1_cast, i23 %significand

]]></Node>
<StgValue><ssdm name="cos_results_sig_1"/></StgValue>
</operation>

<operation id="301" st_id="37" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="1" op_3_bw="3" op_4_bw="1" op_5_bw="3" op_6_bw="1" op_7_bw="3" op_8_bw="1" op_9_bw="3" op_10_bw="1" op_11_bw="3" op_12_bw="1" op_13_bw="3" op_14_bw="1" op_15_bw="3" op_16_bw="1" op_17_bw="1" op_18_bw="3">
<![CDATA[
for.inc.split_ifconv:218 %tmp_43 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3, i3 0, i1 0, i3 1, i1 1, i3 2, i1 1, i3 3, i1 0, i3 4, i1 0, i3 5, i1 1, i3 6, i1 1, i3 7, i1 0, i1 0, i3 %k

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="302" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:243 %in_1_load = load i7 %in_1_addr

]]></Node>
<StgValue><ssdm name="in_1_load"/></StgValue>
</operation>

<operation id="303" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:245 %in_3_load = load i7 %in_3_addr

]]></Node>
<StgValue><ssdm name="in_3_load"/></StgValue>
</operation>

<operation id="304" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:247 %in_5_load = load i7 %in_5_addr

]]></Node>
<StgValue><ssdm name="in_5_load"/></StgValue>
</operation>

<operation id="305" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:249 %in_7_load = load i7 %in_7_addr

]]></Node>
<StgValue><ssdm name="in_7_load"/></StgValue>
</operation>

<operation id="306" st_id="37" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
for.inc.split_ifconv:250 %tmp_45 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %in_1_load, i3 2, i32 %in_3_load, i3 4, i32 %in_5_load, i3 6, i32 %in_7_load, i32 <undef>, i3 %trunc_ln16

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="307" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
for.inc.split_ifconv:219 %t_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %cos_results_sign_2, i8 %cos_results_exp_2, i23 %cos_results_sig_1

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="308" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
for.inc.split_ifconv:220 %t_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %sin_results_sign_2, i8 %sin_results_exp_1, i23 %sin_results_sig_1

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="309" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:221 %s_out = bitcast i32 %t_4

]]></Node>
<StgValue><ssdm name="s_out"/></StgValue>
</operation>

<operation id="310" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:222 %c_out = bitcast i32 %t_5

]]></Node>
<StgValue><ssdm name="c_out"/></StgValue>
</operation>

<operation id="311" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:223 %s_out_2 = select i1 %tmp_43, i32 %s_out, i32 %c_out

]]></Node>
<StgValue><ssdm name="s_out_2"/></StgValue>
</operation>

<operation id="312" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:224 %c_out_2 = select i1 %tmp_43, i32 %c_out, i32 %s_out

]]></Node>
<StgValue><ssdm name="c_out_2"/></StgValue>
</operation>

<operation id="313" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:225 %in_0_addr = getelementptr i32 %in_0, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="in_0_addr"/></StgValue>
</operation>

<operation id="314" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:226 %in_2_addr = getelementptr i32 %in_2, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="in_2_addr"/></StgValue>
</operation>

<operation id="315" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:227 %in_4_addr = getelementptr i32 %in_4, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="in_4_addr"/></StgValue>
</operation>

<operation id="316" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:228 %in_6_addr = getelementptr i32 %in_6, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="in_6_addr"/></StgValue>
</operation>

<operation id="317" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:229 %muxLogicRAMAddr_to_in_0_load = muxlogic i7 %in_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_in_0_load"/></StgValue>
</operation>

<operation id="318" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:230 %in_0_load = load i7 %in_0_addr

]]></Node>
<StgValue><ssdm name="in_0_load"/></StgValue>
</operation>

<operation id="319" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:231 %muxLogicRAMAddr_to_in_2_load = muxlogic i7 %in_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_in_2_load"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:232 %in_2_load = load i7 %in_2_addr

]]></Node>
<StgValue><ssdm name="in_2_load"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:233 %muxLogicRAMAddr_to_in_4_load = muxlogic i7 %in_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_in_4_load"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:234 %in_4_load = load i7 %in_4_addr

]]></Node>
<StgValue><ssdm name="in_4_load"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:235 %muxLogicRAMAddr_to_in_6_load = muxlogic i7 %in_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_in_6_load"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:236 %in_6_load = load i7 %in_6_addr

]]></Node>
<StgValue><ssdm name="in_6_load"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:251 %muxLogicI0_to_mul7 = muxlogic i32 %tmp_45

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul7"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:252 %muxLogicI1_to_mul7 = muxlogic i32 %s_out_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul7"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:258 %out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="328" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:259 %out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="out_2_addr"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:260 %out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="out_4_addr"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:261 %out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="out_6_addr"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:262 %muxLogicI0_to_mul5 = muxlogic i32 %tmp_45

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul5"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:263 %muxLogicI1_to_mul5 = muxlogic i32 %c_out_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul5"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:269 %out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="out_1_addr"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:270 %out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="out_3_addr"/></StgValue>
</operation>

<operation id="335" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:271 %out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="out_5_addr"/></StgValue>
</operation>

<operation id="336" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:272 %out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="out_7_addr"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="337" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:230 %in_0_load = load i7 %in_0_addr

]]></Node>
<StgValue><ssdm name="in_0_load"/></StgValue>
</operation>

<operation id="338" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:232 %in_2_load = load i7 %in_2_addr

]]></Node>
<StgValue><ssdm name="in_2_load"/></StgValue>
</operation>

<operation id="339" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:234 %in_4_load = load i7 %in_4_addr

]]></Node>
<StgValue><ssdm name="in_4_load"/></StgValue>
</operation>

<operation id="340" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:236 %in_6_load = load i7 %in_6_addr

]]></Node>
<StgValue><ssdm name="in_6_load"/></StgValue>
</operation>

<operation id="341" st_id="39" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="3">
<![CDATA[
for.inc.split_ifconv:237 %tmp_44 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %in_0_load, i3 2, i32 %in_2_load, i3 4, i32 %in_4_load, i3 6, i32 %in_6_load, i32 <undef>, i3 %trunc_ln16

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="342" st_id="39" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:253 %mul7 = fmul i32 %tmp_45, i32 %s_out_2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="343" st_id="39" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:264 %mul5 = fmul i32 %tmp_45, i32 %c_out_2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="344" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:254 %muxLogicI0_to_sub = muxlogic i32 %tmp_44

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub"/></StgValue>
</operation>

<operation id="345" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:255 %muxLogicI1_to_sub = muxlogic i32 %c_out_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub"/></StgValue>
</operation>

<operation id="346" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:256 %muxLogicI2_to_sub = muxlogic i32 %mul7

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_sub"/></StgValue>
</operation>

<operation id="347" st_id="40" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:257 %sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_44, i32 %c_out_2, i32 %mul7

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="348" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:265 %muxLogicI0_to_add = muxlogic i32 %tmp_44

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add"/></StgValue>
</operation>

<operation id="349" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:266 %muxLogicI1_to_add = muxlogic i32 %s_out_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add"/></StgValue>
</operation>

<operation id="350" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:267 %muxLogicI2_to_add = muxlogic i32 %mul5

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add"/></StgValue>
</operation>

<operation id="351" st_id="40" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:268 %add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_44, i32 %s_out_2, i32 %mul5

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="352" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split_ifconv:1 %specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="353" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split_ifconv:2 %speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 384, i64 384, i64 384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln16"/></StgValue>
</operation>

<operation id="354" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split_ifconv:3 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="355" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="100" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.split_ifconv:28 %specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln375"/></StgValue>
</operation>

<operation id="356" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.split_ifconv:67 %specmemcore_ln58 = specmemcore void @_ssdm_op_SpecMemCore, i28 %second_order_float_cos_K0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln58"/></StgValue>
</operation>

<operation id="357" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.split_ifconv:68 %specmemcore_ln59 = specmemcore void @_ssdm_op_SpecMemCore, i22 %second_order_float_cos_K1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln59"/></StgValue>
</operation>

<operation id="358" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.split_ifconv:69 %specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, i14 %second_order_float_cos_K2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln60"/></StgValue>
</operation>

<operation id="359" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.split_ifconv:70 %specmemcore_ln61 = specmemcore void @_ssdm_op_SpecMemCore, i29 %second_order_float_sin_K0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln61"/></StgValue>
</operation>

<operation id="360" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.split_ifconv:71 %specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, i21 %second_order_float_sin_K1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln62"/></StgValue>
</operation>

<operation id="361" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.split_ifconv:72 %specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, i13 %second_order_float_sin_K2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln63"/></StgValue>
</operation>

<operation id="362" st_id="41" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:257 %sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_44, i32 %c_out_2, i32 %mul7

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="363" st_id="41" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:268 %add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_44, i32 %s_out_2, i32 %mul5

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="364" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32">
<![CDATA[
arrayidx208.case.5:0 %muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln22"/></StgValue>
</operation>

<operation id="365" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="7">
<![CDATA[
arrayidx208.case.5:1 %muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln22"/></StgValue>
</operation>

<operation id="366" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx208.case.5:2 %store_ln22 = store i32 %sub, i7 %out_4_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="367" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32">
<![CDATA[
arrayidx208.case.5:3 %muxLogicRAMData_to_store_ln23 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln23"/></StgValue>
</operation>

<operation id="368" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="7">
<![CDATA[
arrayidx208.case.5:4 %muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln23"/></StgValue>
</operation>

<operation id="369" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx208.case.5:5 %store_ln23 = store i32 %add, i7 %out_5_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="370" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
arrayidx208.case.5:6 %br_ln23 = br void %arrayidx208.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="371" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32">
<![CDATA[
arrayidx208.case.3:0 %muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln22"/></StgValue>
</operation>

<operation id="372" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="7">
<![CDATA[
arrayidx208.case.3:1 %muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln22"/></StgValue>
</operation>

<operation id="373" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx208.case.3:2 %store_ln22 = store i32 %sub, i7 %out_2_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="374" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32">
<![CDATA[
arrayidx208.case.3:3 %muxLogicRAMData_to_store_ln23 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln23"/></StgValue>
</operation>

<operation id="375" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="7">
<![CDATA[
arrayidx208.case.3:4 %muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln23"/></StgValue>
</operation>

<operation id="376" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx208.case.3:5 %store_ln23 = store i32 %add, i7 %out_3_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="377" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
arrayidx208.case.3:6 %br_ln23 = br void %arrayidx208.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="378" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32">
<![CDATA[
arrayidx208.case.1:0 %muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln22"/></StgValue>
</operation>

<operation id="379" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="7">
<![CDATA[
arrayidx208.case.1:1 %muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln22"/></StgValue>
</operation>

<operation id="380" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx208.case.1:2 %store_ln22 = store i32 %sub, i7 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="381" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32">
<![CDATA[
arrayidx208.case.1:3 %muxLogicRAMData_to_store_ln23 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln23"/></StgValue>
</operation>

<operation id="382" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="7">
<![CDATA[
arrayidx208.case.1:4 %muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln23"/></StgValue>
</operation>

<operation id="383" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx208.case.1:5 %store_ln23 = store i32 %add, i7 %out_1_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="384" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
arrayidx208.case.1:6 %br_ln23 = br void %arrayidx208.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="385" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="!0"/>
<literal name="trunc_ln16" val="!2"/>
<literal name="trunc_ln16" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32">
<![CDATA[
arrayidx208.case.7:0 %muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln22"/></StgValue>
</operation>

<operation id="386" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="!0"/>
<literal name="trunc_ln16" val="!2"/>
<literal name="trunc_ln16" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="7">
<![CDATA[
arrayidx208.case.7:1 %muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln22"/></StgValue>
</operation>

<operation id="387" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="!0"/>
<literal name="trunc_ln16" val="!2"/>
<literal name="trunc_ln16" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx208.case.7:2 %store_ln22 = store i32 %sub, i7 %out_6_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="388" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="!0"/>
<literal name="trunc_ln16" val="!2"/>
<literal name="trunc_ln16" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32">
<![CDATA[
arrayidx208.case.7:3 %muxLogicRAMData_to_store_ln23 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln23"/></StgValue>
</operation>

<operation id="389" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="!0"/>
<literal name="trunc_ln16" val="!2"/>
<literal name="trunc_ln16" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="7">
<![CDATA[
arrayidx208.case.7:4 %muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln23"/></StgValue>
</operation>

<operation id="390" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="!0"/>
<literal name="trunc_ln16" val="!2"/>
<literal name="trunc_ln16" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx208.case.7:5 %store_ln23 = store i32 %add, i7 %out_7_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="391" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln16" val="!0"/>
<literal name="trunc_ln16" val="!2"/>
<literal name="trunc_ln16" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx208.case.7:6 %br_ln23 = br void %arrayidx208.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="392" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0">
<![CDATA[
for.end:0 %ret_ln25 = ret

]]></Node>
<StgValue><ssdm name="ret_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
