
*** Running vivado
    with args -log FIFO_v.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source FIFO_v.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source FIFO_v.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2613.156 ; gain = 8.930 ; free physical = 1656 ; free virtual = 8061
Command: link_design -top FIFO_v -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2613.156 ; gain = 0.000 ; free physical = 1328 ; free virtual = 7725
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2613.156 ; gain = 0.000 ; free physical = 1236 ; free virtual = 7633
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2613.156 ; gain = 0.000 ; free physical = 1236 ; free virtual = 7633
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2645.172 ; gain = 32.016 ; free physical = 1215 ; free virtual = 7613

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 727d3f70

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2645.172 ; gain = 0.000 ; free physical = 799 ; free virtual = 7224

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 727d3f70

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2877.312 ; gain = 0.000 ; free physical = 568 ; free virtual = 6994
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 727d3f70

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2877.312 ; gain = 0.000 ; free physical = 568 ; free virtual = 6994
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 727d3f70

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2877.312 ; gain = 0.000 ; free physical = 568 ; free virtual = 6994
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 727d3f70

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2909.328 ; gain = 32.016 ; free physical = 568 ; free virtual = 6993
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 727d3f70

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2909.328 ; gain = 32.016 ; free physical = 568 ; free virtual = 6993
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 727d3f70

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2909.328 ; gain = 32.016 ; free physical = 568 ; free virtual = 6993
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2909.328 ; gain = 0.000 ; free physical = 568 ; free virtual = 6993
Ending Logic Optimization Task | Checksum: 727d3f70

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2909.328 ; gain = 32.016 ; free physical = 568 ; free virtual = 6993

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 727d3f70

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2909.328 ; gain = 0.000 ; free physical = 568 ; free virtual = 6993

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 727d3f70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.328 ; gain = 0.000 ; free physical = 568 ; free virtual = 6993

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.328 ; gain = 0.000 ; free physical = 568 ; free virtual = 6993
Ending Netlist Obfuscation Task | Checksum: 727d3f70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.328 ; gain = 0.000 ; free physical = 568 ; free virtual = 6993
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2909.328 ; gain = 296.172 ; free physical = 568 ; free virtual = 6993
INFO: [Common 17-1381] The checkpoint '/home/aditya/vivado_projects/sync_fifo/sync_fifo.runs/impl_1/FIFO_v_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FIFO_v_drc_opted.rpt -pb FIFO_v_drc_opted.pb -rpx FIFO_v_drc_opted.rpx
Command: report_drc -file FIFO_v_drc_opted.rpt -pb FIFO_v_drc_opted.pb -rpx FIFO_v_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/aditya/xilinx_vivado_ml/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/aditya/vivado_projects/sync_fifo/sync_fifo.runs/impl_1/FIFO_v_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 461 ; free virtual = 6907
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 33efc87c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 461 ; free virtual = 6907
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 461 ; free virtual = 6907

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13fcfba48

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 487 ; free virtual = 6937

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a68f5e1e

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 486 ; free virtual = 6937

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a68f5e1e

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 486 ; free virtual = 6937
Phase 1 Placer Initialization | Checksum: 1a68f5e1e

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 484 ; free virtual = 6936

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a68f5e1e

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 483 ; free virtual = 6935

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a68f5e1e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 483 ; free virtual = 6935

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a68f5e1e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 483 ; free virtual = 6935

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 1578e9404

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 461 ; free virtual = 6914
Phase 2 Global Placement | Checksum: 1578e9404

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 461 ; free virtual = 6914

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1578e9404

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 461 ; free virtual = 6915

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20a63f86a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 461 ; free virtual = 6915

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 205cebadc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 461 ; free virtual = 6915

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 205cebadc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 461 ; free virtual = 6915

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22ccc83ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 454 ; free virtual = 6908

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22ccc83ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 454 ; free virtual = 6908

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22ccc83ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 454 ; free virtual = 6908
Phase 3 Detail Placement | Checksum: 22ccc83ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 454 ; free virtual = 6908

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 22ccc83ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 454 ; free virtual = 6908

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22ccc83ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 455 ; free virtual = 6909

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22ccc83ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 455 ; free virtual = 6909
Phase 4.3 Placer Reporting | Checksum: 22ccc83ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 455 ; free virtual = 6909

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 455 ; free virtual = 6909

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 455 ; free virtual = 6909
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26fbef720

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 455 ; free virtual = 6909
Ending Placer Task | Checksum: 1a70b4a36

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.812 ; gain = 0.000 ; free physical = 455 ; free virtual = 6909
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3022.824 ; gain = 8.004 ; free physical = 470 ; free virtual = 6924
INFO: [Common 17-1381] The checkpoint '/home/aditya/vivado_projects/sync_fifo/sync_fifo.runs/impl_1/FIFO_v_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file FIFO_v_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3030.828 ; gain = 0.000 ; free physical = 463 ; free virtual = 6918
INFO: [runtcl-4] Executing : report_utilization -file FIFO_v_utilization_placed.rpt -pb FIFO_v_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FIFO_v_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3030.828 ; gain = 0.000 ; free physical = 470 ; free virtual = 6924
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3030.828 ; gain = 0.000 ; free physical = 436 ; free virtual = 6891
INFO: [Common 17-1381] The checkpoint '/home/aditya/vivado_projects/sync_fifo/sync_fifo.runs/impl_1/FIFO_v_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cc4d7cfe ConstDB: 0 ShapeSum: dabdcd38 RouteDB: 0
Post Restoration Checksum: NetGraph: cab896f0 NumContArr: a7037e53 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 171bc1543

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 3115.730 ; gain = 84.902 ; free physical = 286 ; free virtual = 6744

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 171bc1543

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 3123.727 ; gain = 92.898 ; free physical = 268 ; free virtual = 6727

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 171bc1543

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 3123.727 ; gain = 92.898 ; free physical = 268 ; free virtual = 6726
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 142
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 142
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: beb02ca6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 255 ; free virtual = 6714

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: beb02ca6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 255 ; free virtual = 6714
Phase 3 Initial Routing | Checksum: 1f043a761

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 255 ; free virtual = 6714

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 18b29b47b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 254 ; free virtual = 6714
Phase 4 Rip-up And Reroute | Checksum: 18b29b47b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 254 ; free virtual = 6714

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 18b29b47b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 254 ; free virtual = 6714

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 18b29b47b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 254 ; free virtual = 6714
Phase 6 Post Hold Fix | Checksum: 18b29b47b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 254 ; free virtual = 6714

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0643252 %
  Global Horizontal Routing Utilization  = 0.0267121 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18b29b47b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 254 ; free virtual = 6713

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18b29b47b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 253 ; free virtual = 6712

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19dd57a67

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 253 ; free virtual = 6712
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 274 ; free virtual = 6733

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 3142.711 ; gain = 111.883 ; free physical = 274 ; free virtual = 6733
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3164.656 ; gain = 13.941 ; free physical = 272 ; free virtual = 6731
INFO: [Common 17-1381] The checkpoint '/home/aditya/vivado_projects/sync_fifo/sync_fifo.runs/impl_1/FIFO_v_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FIFO_v_drc_routed.rpt -pb FIFO_v_drc_routed.pb -rpx FIFO_v_drc_routed.rpx
Command: report_drc -file FIFO_v_drc_routed.rpt -pb FIFO_v_drc_routed.pb -rpx FIFO_v_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/aditya/vivado_projects/sync_fifo/sync_fifo.runs/impl_1/FIFO_v_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FIFO_v_methodology_drc_routed.rpt -pb FIFO_v_methodology_drc_routed.pb -rpx FIFO_v_methodology_drc_routed.rpx
Command: report_methodology -file FIFO_v_methodology_drc_routed.rpt -pb FIFO_v_methodology_drc_routed.pb -rpx FIFO_v_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/aditya/vivado_projects/sync_fifo/sync_fifo.runs/impl_1/FIFO_v_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file FIFO_v_power_routed.rpt -pb FIFO_v_power_summary_routed.pb -rpx FIFO_v_power_routed.rpx
Command: report_power -file FIFO_v_power_routed.rpt -pb FIFO_v_power_summary_routed.pb -rpx FIFO_v_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file FIFO_v_route_status.rpt -pb FIFO_v_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file FIFO_v_timing_summary_routed.rpt -pb FIFO_v_timing_summary_routed.pb -rpx FIFO_v_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file FIFO_v_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file FIFO_v_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FIFO_v_bus_skew_routed.rpt -pb FIFO_v_bus_skew_routed.pb -rpx FIFO_v_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Oct 10 18:40:22 2022...
