============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 21 2019  09:07:47 pm
  Module:                 FME_PIPE_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                       Type          Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)            launch                                            0 R 
U_crtl
  estado_atual_reg[1]/CP                                          0             0 R 
  estado_atual_reg[1]/Q       HS65_LS_DFPRQX9          2  10.9   60  +142     142 F 
  g2/A                                                                 +0     142   
  g2/Z                        HS65_LS_AND2X35         11  61.7   44   +86     228 F 
U_crtl/inp_source 
g4557/A                                                                +0     228   
g4557/Z                       HS65_LS_BFX106           2  44.5   19   +61     289 F 
g4556/A                                                                +0     289   
g4556/Z                       HS65_LS_BFX213           8 144.8   23   +52     341 F 
g4546/A                                                                +0     341   
g4546/Z                       HS65_LS_BFX142          16 100.4   24   +55     395 F 
g4380/B                                                                +0     396   
g4380/Z                       HS65_LS_NAND2AX14        1  17.5   42   +34     430 R 
g3774/B                                                                +0     430   
g3774/Z                       HS65_LS_NAND2X43        10  53.7   51   +53     483 F 
U_inter/linha[2][1] 
  addinc_PUs[31].U_F2_U_0_U_S0_add_18_16/A[3] 
    fopt369/A                                                          +0     483   
    fopt369/Z                 HS65_LS_CNIVX14          1   6.9   26   +32     514 R 
    g309/A0                                                            +0     515   
    g309/CO                   HS65_LS_HA1X18           2  11.6   32   +73     587 R 
    g308/B                                                             +0     587   
    g308/Z                    HS65_LS_NAND2X7          1   5.1   36   +41     628 F 
    g302/B                                                             +0     628   
    g302/Z                    HS65_LS_NAND2X7          1   7.8   41   +41     669 R 
    g2/B                                                               +0     669   
    g2/Z                      HS65_LS_XNOR2X18         4  16.4   37   +91     760 F 
  addinc_PUs[31].U_F2_U_0_U_S0_add_18_16/Z[3] 
  g1573/A                                                              +0     760   
  g1573/Z                     HS65_LS_IVX9             1   6.9   35   +38     798 R 
  addinc_PUs[31].U_F2_U_0_U_S1_add_18_16/B[3] 
    g347/A0                                                            +0     798   
    g347/CO                   HS65_LS_HA1X18           2  12.6   34   +79     877 R 
    g346/A                                                             +0     877   
    g346/Z                    HS65_LS_NAND2X14         2  13.9   41   +47     924 F 
    g343/B                                                             +0     924   
    g343/Z                    HS65_LS_NOR2X25          3  13.7   39   +39     963 R 
    g342/B                                                             +0     963   
    g342/Z                    HS65_LS_AND2X27          1  17.5   30   +68    1031 R 
    g338/A                                                             +0    1031   
    g338/Z                    HS65_LS_NOR3X35          4  24.2   40   +38    1069 F 
    g335/A                                                             +0    1069   
    g335/Z                    HS65_LS_NOR3X18          1  10.0   54   +58    1128 R 
    g330/A                                                             +0    1128   
    g330/Z                    HS65_LS_NOR3X18          2  11.0   35   +49    1177 F 
    g327/D1                                                            +0    1177   
    g327/Z                    HS65_LS_MUX21I1X12       1   3.8   40   +69    1247 F 
  addinc_PUs[31].U_F2_U_0_U_S1_add_18_16/Z[13] 
  PUs[31].U_F2_U_p3/input[13] 
    output_reg[13]/D     <<<  HS65_LS_DFPQNX4                          +0    1247   
    output_reg[13]/CP         setup                               0  +103    1350 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)            capture                                        1450 R 
                              adjustments                            -100    1350   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : U_inter/PUs[31].U_F2_U_p3/output_reg[13]/D
