0.6
2018.1
Apr  4 2018
19:30:32
K:/ECE532/prj/IP/camera_vga/IP/control/control.sim/sim_1/impl/func/xsim/sim_func_impl.v,1585422407,verilog,,,,control;fsm;glbl,,xil_defaultlib,E:/Vivado/2018.1/data/xilinx_vip/include,,,,,
K:/ECE532/prj/IP/camera_vga/IP/control/control.srcs/sim_1/new/sim.sv,1585412521,systemVerilog,,,,sim,,xil_defaultlib,E:/Vivado/2018.1/data/xilinx_vip/include,,,,,
