
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2440
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/top.vhd:52]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:35]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:35]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (1#1) [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:35]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/top.vhd:52]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[3] with 1st driver pin 'bin_cnt1/s_cnt_local_reg[3]/Q' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[3] with 2nd driver pin 'bin_cnt0/s_cnt_local_reg[3]/Q' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[2] with 1st driver pin 'bin_cnt1/s_cnt_local_reg[2]/Q' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[2] with 2nd driver pin 'bin_cnt0/s_cnt_local_reg[2]/Q' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[1] with 1st driver pin 'bin_cnt1/s_cnt_local_reg[1]/Q' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[1] with 2nd driver pin 'bin_cnt0/s_cnt_local_reg[1]/Q' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[0] with 1st driver pin 'bin_cnt1/s_cnt_local_reg[0]/Q' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[0] with 2nd driver pin 'bin_cnt0/s_cnt_local_reg[0]/Q' [C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:51]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     4|
|4     |LUT2   |    19|
|5     |LUT3   |     4|
|6     |LUT4   |    14|
|7     |LUT5   |     3|
|8     |LUT6   |     8|
|9     |FDRE   |    84|
|10    |IBUF   |     3|
|11    |OBUF   |    31|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------------------------+------+
|      |Instance   |Module                       |Cells |
+------+-----------+-----------------------------+------+
|1     |top        |                             |   191|
|2     |  bin_cnt0 |cnt_up_down                  |     8|
|3     |  bin_cnt1 |cnt_up_down__parameterized0  |    37|
|4     |  clk_en0  |clock_enable                 |    52|
|5     |  clk_en1  |clock_enable__parameterized0 |    52|
+------+-----------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.281 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.281 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.281 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1002.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1002.281 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/05-counter/counter/counter.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 16 10:10:36 2021...
