From 671fcd0685d1d90027776aeaf44dd61623edba9a Mon Sep 17 00:00:00 2001
From: vinothneevee <vinoth@neeveetech.com>
Date: Thu, 6 Jun 2024 17:16:33 +0530
Subject: [PATCH] gpio-conflict-change

---
 arch/arm/boot/dts/imx7-colibri-eval-v3.dtsi | 8 ++++----
 arch/arm/boot/dts/imx7-colibri.dtsi         | 4 ++--
 2 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/arch/arm/boot/dts/imx7-colibri-eval-v3.dtsi b/arch/arm/boot/dts/imx7-colibri-eval-v3.dtsi
index 913ad8a4a590..f1291302e4ed 100644
--- a/arch/arm/boot/dts/imx7-colibri-eval-v3.dtsi
+++ b/arch/arm/boot/dts/imx7-colibri-eval-v3.dtsi
@@ -21,13 +21,13 @@ &adc1 {
  * The Atmel maxtouch controller uses SODIMM 28/30, also used for PWM<B>, PWM<C>, aka pwm2, pwm3.
  * So if you enable following capacitive touch controller, disable pwm2/pwm3 first.
  */
-&atmel_mxt_ts {
+/*&atmel_mxt_ts {
 	interrupt-parent = <&gpio1>;
-	interrupts = <9 IRQ_TYPE_EDGE_FALLING>;		/* SODIMM 28 / INT */
+	interrupts = <9 IRQ_TYPE_EDGE_FALLING>;		/ SODIMM 28 / INT /
 	pinctrl-0 = <&pinctrl_atmel_adapter>;
-	reset-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;	/* SODIMM 30 / RST */
+	reset-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;	/ SODIMM 30 / RST /
 	status = "disabled";
-};
+};*/
 
 /* Colibri SSP */
 &ecspi3 {
diff --git a/arch/arm/boot/dts/imx7-colibri.dtsi b/arch/arm/boot/dts/imx7-colibri.dtsi
index 09fc0806495a..c5464406dd8a 100644
--- a/arch/arm/boot/dts/imx7-colibri.dtsi
+++ b/arch/arm/boot/dts/imx7-colibri.dtsi
@@ -1140,7 +1140,7 @@ MX7D_PAD_LPSR_GPIO1_IO02__PWM2_OUT      0x79   /* Anztec SODIMM 135 */
 
 	pinctrl_pwm3: pwm3grp {
 		fsl,pins = <
-			MX7D_PAD_GPIO1_IO10__PWM3_OUT		0x79 /* SODIMM 30 */
+		/*	MX7D_PAD_GPIO1_IO10__PWM3_OUT		0x79 *//* SODIMM 30 */
 		>;
 	};
 
@@ -1186,7 +1186,7 @@ MX7D_PAD_UART2_TX_DATA__UART2_DTE_RX	0x79 /* SODIMM 36 */
 	pinctrl_uart3: uart3grp {
 		fsl,pins = <
 			MX7D_PAD_GPIO1_IO08__UART3_DTE_TX	0x79 /* SODIMM 59 */
-			MX7D_PAD_GPIO1_IO09__UART3_DTE_RX	0x79 /* SODIMM 28 */
+		/*	MX7D_PAD_GPIO1_IO09__UART3_DTE_RX	0x79 *//* SODIMM 28 */
 			MX7D_PAD_UART3_RTS_B__UART3_DTE_CTS	0x79 /* SODIMM 131 */
 			MX7D_PAD_GPIO1_IO11__UART3_DTE_RTS	0x79 /* SODIMM 67 */
 		>;
-- 
2.25.1

