--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml pulser.twx pulser.ncd -o pulser.twr pulser.pcf -ucf
xem6010.ucf

Design file:              pulser.ncd
Physical constraint file: pulser.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X22Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.485ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y47.AQ      Tcko                  0.430   okHI/rst3
                                                       okHI/flop3
    SLICE_X22Y47.AX      net (fanout=2)        0.970   okHI/rst3
    SLICE_X22Y47.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.485ns (0.515ns logic, 0.970ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X25Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.266ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.219 - 0.232)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y36.DQ      Tcko                  0.476   okHI/rst1
                                                       okHI/flop1
    SLICE_X25Y36.AX      net (fanout=1)        0.676   okHI/rst1
    SLICE_X25Y36.CLK     Tdick                 0.114   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.590ns logic, 0.676ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X23Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.743ns (Levels of Logic = 0)
  Clock Path Skew:      0.823ns (1.180 - 0.357)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.AQ      Tcko                  0.430   okHI/rst2
                                                       okHI/flop2
    SLICE_X23Y47.AX      net (fanout=2)        1.199   okHI/rst2
    SLICE_X23Y47.CLK     Tdick                 0.114   okHI/rst3
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (0.544ns logic, 1.199ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X23Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.496ns (0.644 - 0.148)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.AQ      Tcko                  0.198   okHI/rst2
                                                       okHI/flop2
    SLICE_X23Y47.AX      net (fanout=2)        0.609   okHI/rst2
    SLICE_X23Y47.CLK     Tckdi       (-Th)    -0.059   okHI/rst3
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.257ns logic, 0.609ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X25Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.157 - 0.148)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y36.DQ      Tcko                  0.200   okHI/rst1
                                                       okHI/flop1
    SLICE_X25Y36.AX      net (fanout=1)        0.352   okHI/rst1
    SLICE_X25Y36.CLK     Tckdi       (-Th)    -0.059   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.259ns logic, 0.352ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X22Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y47.AQ      Tcko                  0.198   okHI/rst3
                                                       okHI/flop3
    SLICE_X22Y47.AX      net (fanout=2)        0.480   okHI/rst3
    SLICE_X22Y47.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.239ns logic, 0.480ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24398 paths analyzed, 5261 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.400ns.
--------------------------------------------------------------------------------

Paths for end point ep81/ep_dataout_10 (SLICE_X47Y108.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          ep81/ep_dataout_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.207ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.682 - 0.740)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to ep81/ep_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X39Y68.A6      net (fanout=23)       6.482   ok1<17>
    SLICE_X39Y68.A       Tilo                  0.259   ep81/ti_addr[7]_ep_addr[7]_equal_5_o8
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o81
    SLICE_X39Y67.A4      net (fanout=1)        0.482   ep81/ti_addr[7]_ep_addr[7]_equal_5_o8
    SLICE_X39Y67.A       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X39Y67.B3      net (fanout=2)        0.970   ep81/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X39Y67.B       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_write_ti_addr[7]_AND_2_o1
    SLICE_X47Y108.CE     net (fanout=4)        4.658   ep81/ti_write_ti_addr[7]_AND_2_o
    SLICE_X47Y108.CLK    Tceck                 0.408   pipe_in_data_dds<11>
                                                       ep81/ep_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                     14.207ns (1.615ns logic, 12.592ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_0 (FF)
  Destination:          ep81/ep_dataout_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.682 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_0 to ep81/ep_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.DQ      Tcko                  0.430   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    SLICE_X39Y67.A2      net (fanout=24)       6.300   ok1<16>
    SLICE_X39Y67.A       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X39Y67.B3      net (fanout=2)        0.970   ep81/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X39Y67.B       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_write_ti_addr[7]_AND_2_o1
    SLICE_X47Y108.CE     net (fanout=4)        4.658   ep81/ti_write_ti_addr[7]_AND_2_o
    SLICE_X47Y108.CLK    Tceck                 0.408   pipe_in_data_dds<11>
                                                       ep81/ep_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                     13.284ns (1.356ns logic, 11.928ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_2 (FF)
  Destination:          ep81/ep_dataout_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.209ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.682 - 0.740)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_2 to ep81/ep_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.BQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_2
    SLICE_X39Y67.A1      net (fanout=22)       6.225   ok1<18>
    SLICE_X39Y67.A       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X39Y67.B3      net (fanout=2)        0.970   ep81/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X39Y67.B       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_write_ti_addr[7]_AND_2_o1
    SLICE_X47Y108.CE     net (fanout=4)        4.658   ep81/ti_write_ti_addr[7]_AND_2_o
    SLICE_X47Y108.CLK    Tceck                 0.408   pipe_in_data_dds<11>
                                                       ep81/ep_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                     13.209ns (1.356ns logic, 11.853ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point ep81/ep_dataout_9 (SLICE_X47Y108.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          ep81/ep_dataout_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.189ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.682 - 0.740)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to ep81/ep_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X39Y68.A6      net (fanout=23)       6.482   ok1<17>
    SLICE_X39Y68.A       Tilo                  0.259   ep81/ti_addr[7]_ep_addr[7]_equal_5_o8
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o81
    SLICE_X39Y67.A4      net (fanout=1)        0.482   ep81/ti_addr[7]_ep_addr[7]_equal_5_o8
    SLICE_X39Y67.A       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X39Y67.B3      net (fanout=2)        0.970   ep81/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X39Y67.B       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_write_ti_addr[7]_AND_2_o1
    SLICE_X47Y108.CE     net (fanout=4)        4.658   ep81/ti_write_ti_addr[7]_AND_2_o
    SLICE_X47Y108.CLK    Tceck                 0.390   pipe_in_data_dds<11>
                                                       ep81/ep_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     14.189ns (1.597ns logic, 12.592ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_0 (FF)
  Destination:          ep81/ep_dataout_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.266ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.682 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_0 to ep81/ep_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.DQ      Tcko                  0.430   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    SLICE_X39Y67.A2      net (fanout=24)       6.300   ok1<16>
    SLICE_X39Y67.A       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X39Y67.B3      net (fanout=2)        0.970   ep81/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X39Y67.B       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_write_ti_addr[7]_AND_2_o1
    SLICE_X47Y108.CE     net (fanout=4)        4.658   ep81/ti_write_ti_addr[7]_AND_2_o
    SLICE_X47Y108.CLK    Tceck                 0.390   pipe_in_data_dds<11>
                                                       ep81/ep_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     13.266ns (1.338ns logic, 11.928ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_2 (FF)
  Destination:          ep81/ep_dataout_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.191ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.682 - 0.740)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_2 to ep81/ep_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.BQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_2
    SLICE_X39Y67.A1      net (fanout=22)       6.225   ok1<18>
    SLICE_X39Y67.A       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X39Y67.B3      net (fanout=2)        0.970   ep81/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X39Y67.B       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_write_ti_addr[7]_AND_2_o1
    SLICE_X47Y108.CE     net (fanout=4)        4.658   ep81/ti_write_ti_addr[7]_AND_2_o
    SLICE_X47Y108.CLK    Tceck                 0.390   pipe_in_data_dds<11>
                                                       ep81/ep_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     13.191ns (1.338ns logic, 11.853ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point ep81/ep_dataout_11 (SLICE_X47Y108.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          ep81/ep_dataout_11 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.682 - 0.740)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to ep81/ep_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X39Y68.A6      net (fanout=23)       6.482   ok1<17>
    SLICE_X39Y68.A       Tilo                  0.259   ep81/ti_addr[7]_ep_addr[7]_equal_5_o8
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o81
    SLICE_X39Y67.A4      net (fanout=1)        0.482   ep81/ti_addr[7]_ep_addr[7]_equal_5_o8
    SLICE_X39Y67.A       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X39Y67.B3      net (fanout=2)        0.970   ep81/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X39Y67.B       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_write_ti_addr[7]_AND_2_o1
    SLICE_X47Y108.CE     net (fanout=4)        4.658   ep81/ti_write_ti_addr[7]_AND_2_o
    SLICE_X47Y108.CLK    Tceck                 0.382   pipe_in_data_dds<11>
                                                       ep81/ep_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     14.181ns (1.589ns logic, 12.592ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_0 (FF)
  Destination:          ep81/ep_dataout_11 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.258ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.682 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_0 to ep81/ep_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.DQ      Tcko                  0.430   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    SLICE_X39Y67.A2      net (fanout=24)       6.300   ok1<16>
    SLICE_X39Y67.A       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X39Y67.B3      net (fanout=2)        0.970   ep81/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X39Y67.B       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_write_ti_addr[7]_AND_2_o1
    SLICE_X47Y108.CE     net (fanout=4)        4.658   ep81/ti_write_ti_addr[7]_AND_2_o
    SLICE_X47Y108.CLK    Tceck                 0.382   pipe_in_data_dds<11>
                                                       ep81/ep_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     13.258ns (1.330ns logic, 11.928ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_2 (FF)
  Destination:          ep81/ep_dataout_11 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.682 - 0.740)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_2 to ep81/ep_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.BQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_2
    SLICE_X39Y67.A1      net (fanout=22)       6.225   ok1<18>
    SLICE_X39Y67.A       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_addr[7]_ep_addr[7]_equal_5_o83
    SLICE_X39Y67.B3      net (fanout=2)        0.970   ep81/ti_addr[7]_ep_addr[7]_equal_5_o
    SLICE_X39Y67.B       Tilo                  0.259   ep81/ti_write_ti_addr[7]_AND_2_o
                                                       ep81/ti_write_ti_addr[7]_AND_2_o1
    SLICE_X47Y108.CE     net (fanout=4)        4.658   ep81/ti_write_ti_addr[7]_AND_2_o
    SLICE_X47Y108.CLK    Tceck                 0.382   pipe_in_data_dds<11>
                                                       ep81/ep_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     13.183ns (1.330ns logic, 11.853ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg (SLICE_X6Y10.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y10.AQ       Tcko                  0.200   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X6Y10.CE       net (fanout=2)        0.134   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X6Y10.CLK      Tckce       (-Th)     0.092   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.242ns (0.108ns logic, 0.134ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X2Y4.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/address_loop[5].pc_flop (FF)
  Destination:          okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/address_loop[5].pc_flop to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y9.BQ       Tcko                  0.200   okHI/core0/core0/a0/pc0/KCPSM6_PC1
                                                       okHI/core0/core0/a0/pc0/address_loop[5].pc_flop
    RAMB16_X2Y4.ADDRA9   net (fanout=3)        0.133   okHI/core0/core0/a0/pico_addr<5>
    RAMB16_X2Y4.CLKA     Trckc_ADDRA (-Th)     0.066   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.134ns logic, 0.133ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y54.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep81/ep_dataout_1 (FF)
  Destination:          fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep81/ep_dataout_1 to fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y108.BQ     Tcko                  0.198   pipe_in_data_dds<3>
                                                       ep81/ep_dataout_1
    RAMB16_X2Y54.DIA1    net (fanout=1)        0.125   pipe_in_data_dds<1>
    RAMB16_X2Y54.CLKA    Trckd_DIA   (-Th)     0.053   fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.145ns logic, 0.125ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X2Y4.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo_normal_pmt/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo_normal_pmt/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo_normal_pmt/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo_normal_pmt/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD 
TIMEGRP         "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYS_CLK3 / 
0.78125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20379 paths analyzed, 1674 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.538ns.
--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7 (SLICE_X13Y77.C2), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.389ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y71.BQ      Tcko                  0.430   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34
    SLICE_X15Y74.A3      net (fanout=5)        1.492   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34
    SLICE_X15Y74.A       Tilo                  0.259   N153
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>21
    SLICE_X17Y74.A2      net (fanout=3)        0.964   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2
    SLICE_X17Y74.A       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3_SW0
    SLICE_X16Y73.B4      net (fanout=1)        0.487   N291
    SLICE_X16Y73.B       Tilo                  0.235   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X20Y79.A1      net (fanout=7)        1.910   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X20Y79.AMUX    Tilo                  0.298   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1055<2>1
    SLICE_X13Y77.C2      net (fanout=2)        1.682   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1055
    SLICE_X13Y77.CLK     Tas                   0.373   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7_rstpot
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
    -------------------------------------------------  ---------------------------
    Total                                      8.389ns (1.854ns logic, 6.535ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.197ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.BMUX    Tshcko                0.518   logic_out_2_OBUF
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X17Y74.D3      net (fanout=10)       1.806   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X17Y74.D       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>31
    SLICE_X17Y74.A3      net (fanout=3)        0.370   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X17Y74.A       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3_SW0
    SLICE_X16Y73.B4      net (fanout=1)        0.487   N291
    SLICE_X16Y73.B       Tilo                  0.235   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X20Y79.A1      net (fanout=7)        1.910   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X20Y79.AMUX    Tilo                  0.298   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1055<2>1
    SLICE_X13Y77.C2      net (fanout=2)        1.682   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1055
    SLICE_X13Y77.CLK     Tas                   0.373   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7_rstpot
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
    -------------------------------------------------  ---------------------------
    Total                                      8.197ns (1.942ns logic, 6.255ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.180ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y72.AQ      Tcko                  0.476   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
    SLICE_X14Y76.D1      net (fanout=10)       2.065   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
    SLICE_X14Y76.D       Tilo                  0.254   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>111
    SLICE_X14Y76.B1      net (fanout=3)        0.550   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X14Y76.B       Tilo                  0.254   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X14Y74.B5      net (fanout=2)        0.432   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X14Y74.B       Tilo                  0.254   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X20Y79.A2      net (fanout=11)       1.542   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X20Y79.AMUX    Tilo                  0.298   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1055<2>1
    SLICE_X13Y77.C2      net (fanout=2)        1.682   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1055
    SLICE_X13Y77.CLK     Tas                   0.373   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7_rstpot
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
    -------------------------------------------------  ---------------------------
    Total                                      8.180ns (1.909ns logic, 6.271ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (SLICE_X18Y69.CE), 96 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.034ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y71.BQ      Tcko                  0.430   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34
    SLICE_X15Y74.A3      net (fanout=5)        1.492   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34
    SLICE_X15Y74.A       Tilo                  0.259   N153
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>21
    SLICE_X17Y74.A2      net (fanout=3)        0.964   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2
    SLICE_X17Y74.A       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3_SW0
    SLICE_X16Y73.B4      net (fanout=1)        0.487   N291
    SLICE_X16Y73.B       Tilo                  0.235   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X14Y74.C1      net (fanout=7)        1.222   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X14Y74.C       Tilo                  0.255   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv_SW1
    SLICE_X14Y74.D3      net (fanout=1)        0.487   N327
    SLICE_X14Y74.D       Tilo                  0.254   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv
    SLICE_X18Y69.CE      net (fanout=4)        1.377   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
    SLICE_X18Y69.CLK     Tceck                 0.313   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      8.034ns (2.005ns logic, 6.029ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (FF)
  Requirement:          12.800ns
  Data Path Delay:      7.859ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y75.CMUX    Tshcko                0.576   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X19Y73.B2      net (fanout=8)        1.417   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X19Y73.B       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR_int[4]_wide_mux_381_OUT<1>111
    SLICE_X13Y76.A6      net (fanout=4)        0.948   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR_int[4]_wide_mux_381_OUT<1>11
    SLICE_X13Y76.A       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>_inv1
    SLICE_X13Y76.B5      net (fanout=3)        0.447   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>_inv1
    SLICE_X13Y76.B       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv211
    SLICE_X14Y74.C3      net (fanout=2)        1.008   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv21
    SLICE_X14Y74.C       Tilo                  0.255   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv_SW1
    SLICE_X14Y74.D3      net (fanout=1)        0.487   N327
    SLICE_X14Y74.D       Tilo                  0.254   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv
    SLICE_X18Y69.CE      net (fanout=4)        1.377   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
    SLICE_X18Y69.CLK     Tceck                 0.313   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      7.859ns (2.175ns logic, 5.684ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (FF)
  Requirement:          12.800ns
  Data Path Delay:      7.842ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.BMUX    Tshcko                0.518   logic_out_2_OBUF
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X17Y74.D3      net (fanout=10)       1.806   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X17Y74.D       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>31
    SLICE_X17Y74.A3      net (fanout=3)        0.370   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X17Y74.A       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3_SW0
    SLICE_X16Y73.B4      net (fanout=1)        0.487   N291
    SLICE_X16Y73.B       Tilo                  0.235   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X14Y74.C1      net (fanout=7)        1.222   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X14Y74.C       Tilo                  0.255   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv_SW1
    SLICE_X14Y74.D3      net (fanout=1)        0.487   N327
    SLICE_X14Y74.D       Tilo                  0.254   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv
    SLICE_X18Y69.CE      net (fanout=4)        1.377   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
    SLICE_X18Y69.CLK     Tceck                 0.313   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      7.842ns (2.093ns logic, 5.749ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3 (SLICE_X18Y69.CE), 96 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3 (FF)
  Requirement:          12.800ns
  Data Path Delay:      7.990ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y71.BQ      Tcko                  0.430   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34
    SLICE_X15Y74.A3      net (fanout=5)        1.492   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34
    SLICE_X15Y74.A       Tilo                  0.259   N153
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>21
    SLICE_X17Y74.A2      net (fanout=3)        0.964   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2
    SLICE_X17Y74.A       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3_SW0
    SLICE_X16Y73.B4      net (fanout=1)        0.487   N291
    SLICE_X16Y73.B       Tilo                  0.235   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X14Y74.C1      net (fanout=7)        1.222   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X14Y74.C       Tilo                  0.255   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv_SW1
    SLICE_X14Y74.D3      net (fanout=1)        0.487   N327
    SLICE_X14Y74.D       Tilo                  0.254   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv
    SLICE_X18Y69.CE      net (fanout=4)        1.377   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
    SLICE_X18Y69.CLK     Tceck                 0.269   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      7.990ns (1.961ns logic, 6.029ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3 (FF)
  Requirement:          12.800ns
  Data Path Delay:      7.815ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y75.CMUX    Tshcko                0.576   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X19Y73.B2      net (fanout=8)        1.417   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X19Y73.B       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR_int[4]_wide_mux_381_OUT<1>111
    SLICE_X13Y76.A6      net (fanout=4)        0.948   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR_int[4]_wide_mux_381_OUT<1>11
    SLICE_X13Y76.A       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>_inv1
    SLICE_X13Y76.B5      net (fanout=3)        0.447   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>_inv1
    SLICE_X13Y76.B       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv211
    SLICE_X14Y74.C3      net (fanout=2)        1.008   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv21
    SLICE_X14Y74.C       Tilo                  0.255   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv_SW1
    SLICE_X14Y74.D3      net (fanout=1)        0.487   N327
    SLICE_X14Y74.D       Tilo                  0.254   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv
    SLICE_X18Y69.CE      net (fanout=4)        1.377   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
    SLICE_X18Y69.CLK     Tceck                 0.269   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      7.815ns (2.131ns logic, 5.684ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3 (FF)
  Requirement:          12.800ns
  Data Path Delay:      7.798ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.BMUX    Tshcko                0.518   logic_out_2_OBUF
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X17Y74.D3      net (fanout=10)       1.806   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X17Y74.D       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>31
    SLICE_X17Y74.A3      net (fanout=3)        0.370   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X17Y74.A       Tilo                  0.259   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3_SW0
    SLICE_X16Y73.B4      net (fanout=1)        0.487   N291
    SLICE_X16Y73.B       Tilo                  0.235   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053<1>3
    SLICE_X14Y74.C1      net (fanout=7)        1.222   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1053
    SLICE_X14Y74.C       Tilo                  0.255   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv_SW1
    SLICE_X14Y74.D3      net (fanout=1)        0.487   N327
    SLICE_X14Y74.D       Tilo                  0.254   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1256_inv
    SLICE_X18Y69.CE      net (fanout=4)        1.377   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1256_inv
    SLICE_X18Y69.CLK     Tceck                 0.269   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      7.798ns (2.049ns logic, 5.749ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYS_CLK3 / 0.78125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X13Y78.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y78.CQ      Tcko                  0.198   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2
    SLICE_X13Y78.C5      net (fanout=1)        0.052   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
    SLICE_X13Y78.CLK     Tah         (-Th)    -0.155   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor<3>11
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 (SLICE_X16Y83.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y83.DQ      Tcko                  0.200   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    SLICE_X16Y83.D6      net (fanout=3)        0.024   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
    SLICE_X16Y83.CLK     Tah         (-Th)    -0.190   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3_rstpot
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (SLICE_X16Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y83.AQ      Tcko                  0.200   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    SLICE_X16Y83.A6      net (fanout=2)        0.026   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<0>
    SLICE_X16Y83.CLK     Tah         (-Th)    -0.190   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_rstpot
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYS_CLK3 / 0.78125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.320ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X26Y73.CLK
  Clock network: c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP     
    "memc3_infrastructure_inst_clk_2x_180" TS_SYS_CLK3 / 6.25 PHASE 0.8 ns      
   HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_180" TS_SYS_CLK3 / 6.25 PHASE 0.8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP       
  "memc3_infrastructure_inst_clk_2x_0" TS_SYS_CLK3 / 6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_0" TS_SYS_CLK3 / 6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP   
      "memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 / 1.5625 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4024 paths analyzed, 2057 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.956ns.
--------------------------------------------------------------------------------

Paths for end point ddr2/burst_cnt_5 (SLICE_X2Y60.C6), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2/state_FSM_FFd3_4 (FF)
  Destination:          ddr2/burst_cnt_5 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2/state_FSM_FFd3_4 to ddr2/burst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y61.DQ       Tcko                  0.476   ddr2/state_FSM_FFd3_4
                                                       ddr2/state_FSM_FFd3_4
    SLICE_X22Y70.D4      net (fanout=1)        1.886   ddr2/state_FSM_FFd3_4
    SLICE_X22Y70.DMUX    Tilo                  0.326   logic_out_3_OBUF
                                                       ddr2/Mmux_state[3]_X_9_o_wide_mux_27_OUT6_SW0
    SLICE_X2Y60.D6       net (fanout=1)        2.387   N60
    SLICE_X2Y60.D        Tilo                  0.254   ddr2/burst_cnt<5>
                                                       ddr2/Mmux_state[3]_X_9_o_wide_mux_27_OUT6
    SLICE_X2Y60.C6       net (fanout=1)        0.143   ddr2/state[3]_X_9_o_wide_mux_27_OUT<5>
    SLICE_X2Y60.CLK      Tas                   0.339   ddr2/burst_cnt<5>
                                                       ddr2/burst_cnt_5_dpot
                                                       ddr2/burst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (1.395ns logic, 4.416ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2/state_FSM_FFd1_3 (FF)
  Destination:          ddr2/burst_cnt_5 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2/state_FSM_FFd1_3 to ddr2/burst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.CQ       Tcko                  0.430   ddr2/state_FSM_FFd1_4
                                                       ddr2/state_FSM_FFd1_3
    SLICE_X22Y70.D5      net (fanout=1)        1.888   ddr2/state_FSM_FFd1_3
    SLICE_X22Y70.DMUX    Tilo                  0.326   logic_out_3_OBUF
                                                       ddr2/Mmux_state[3]_X_9_o_wide_mux_27_OUT6_SW0
    SLICE_X2Y60.D6       net (fanout=1)        2.387   N60
    SLICE_X2Y60.D        Tilo                  0.254   ddr2/burst_cnt<5>
                                                       ddr2/Mmux_state[3]_X_9_o_wide_mux_27_OUT6
    SLICE_X2Y60.C6       net (fanout=1)        0.143   ddr2/state[3]_X_9_o_wide_mux_27_OUT<5>
    SLICE_X2Y60.CLK      Tas                   0.339   ddr2/burst_cnt<5>
                                                       ddr2/burst_cnt_5_dpot
                                                       ddr2/burst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (1.349ns logic, 4.418ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2/burst_cnt_1 (FF)
  Destination:          ddr2/burst_cnt_5 (FF)
  Requirement:          6.400ns
  Data Path Delay:      2.543ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2/burst_cnt_1 to ddr2/burst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.AQ       Tcko                  0.525   ddr2/burst_cnt<3>
                                                       ddr2/burst_cnt_1
    SLICE_X2Y60.D1       net (fanout=6)        1.282   ddr2/burst_cnt<1>
    SLICE_X2Y60.D        Tilo                  0.254   ddr2/burst_cnt<5>
                                                       ddr2/Mmux_state[3]_X_9_o_wide_mux_27_OUT6
    SLICE_X2Y60.C6       net (fanout=1)        0.143   ddr2/state[3]_X_9_o_wide_mux_27_OUT<5>
    SLICE_X2Y60.CLK      Tas                   0.339   ddr2/burst_cnt<5>
                                                       ddr2/burst_cnt_5_dpot
                                                       ddr2/burst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.543ns (1.118ns logic, 1.425ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point ddr2/ob_data_2 (SLICE_X9Y50.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ddr2/ob_data_2 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to ddr2/ob_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA2   Tmcbcko_RDDATA        2.700   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X9Y50.C6       net (fanout=2)        2.400   c3_p0_rd_data<2>
    SLICE_X9Y50.CLK      Tas                   0.373   ddr2/ob_data<3>
                                                       ddr2/ob_data_2_dpot
                                                       ddr2/ob_data_2
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (3.073ns logic, 2.400ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point ddr2/ob_data_36 (SLICE_X8Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ddr2/ob_data_36 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.318ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to ddr2/ob_data_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA4   Tmcbcko_RDDATA        2.700   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X8Y49.A6       net (fanout=2)        2.269   c3_p0_rd_data<4>
    SLICE_X8Y49.CLK      Tas                   0.349   ddr2/ob_data<39>
                                                       ddr2/ob_data_36_dpot
                                                       ddr2/ob_data_36
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (3.049ns logic, 2.269ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 / 1.5625 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X16Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.AQ      Tcko                  0.198   fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X16Y53.AX      net (fanout=2)        0.150   fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X16Y53.CLK     Tckdi       (-Th)    -0.048   fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.246ns logic, 0.150ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y28.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Destination:          fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 to fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y57.DQ      Tcko                  0.198   fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                       fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    RAMB16_X1Y28.ADDRB12 net (fanout=5)        0.282   fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
    RAMB16_X1Y28.CLKB    Trckc_ADDRB (-Th)     0.066   fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.132ns logic, 0.282ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y28.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y57.AQ      Tcko                  0.198   fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                       fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    RAMB16_X1Y28.ADDRB9  net (fanout=6)        0.282   fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    RAMB16_X1Y28.CLKB    Trckc_ADDRB (-Th)     0.066   fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.132ns logic, 0.282ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 / 1.5625 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo_sdram_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo_sdram_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.061ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.869ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      9.141ns (Levels of Logic = 1)
  Clock Path Delay:     1.645ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X35Y45.CLK     net (fanout=382)      1.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (-5.142ns logic, 6.787ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.AQ      Tcko                  0.430   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        5.989   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.141ns (3.152ns logic, 5.989ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.628ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.759ns (Levels of Logic = 1)
  Clock Path Delay:     1.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X35Y45.CLK     net (fanout=382)      0.678   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (-1.496ns logic, 2.640ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.AQ      Tcko                  0.198   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.165   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.759ns (1.594ns logic, 3.165ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.883ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X27Y25.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.447ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.981ns (Levels of Logic = 5)
  Clock Path Delay:     1.373ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp247.IMUX.13
    SLICE_X26Y20.B5      net (fanout=15)       4.793   hi_in_7_IBUF
    SLICE_X26Y20.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y20.A3      net (fanout=2)        0.389   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y20.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A5      net (fanout=1)        0.434   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y25.B1      net (fanout=16)       1.596   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y25.CLK     Tas                   0.373   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<15>1
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                      9.981ns (2.769ns logic, 7.212ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y25.CLK     net (fanout=382)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (-4.419ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_31 (SLICE_X1Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.596ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_31 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.838ns (Levels of Logic = 2)
  Clock Path Delay:     1.379ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/dna_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp247.IMUX.13
    SLICE_X24Y18.A1      net (fanout=15)       4.807   hi_in_7_IBUF
    SLICE_X24Y18.AMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y20.SR       net (fanout=30)       2.851   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y20.CLK      Trck                  0.325   okHI/core0/core0/a0/d0/dna<31>
                                                       okHI/core0/core0/a0/d0/dna_31
    -------------------------------------------------  ---------------------------
    Total                                      9.838ns (2.180ns logic, 7.658ns route)
                                                       (22.2% logic, 77.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X1Y20.CLK      net (fanout=382)      1.396   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (-4.419ns logic, 5.798ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_30 (SLICE_X1Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.626ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_30 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.808ns (Levels of Logic = 2)
  Clock Path Delay:     1.379ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/dna_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp247.IMUX.13
    SLICE_X24Y18.A1      net (fanout=15)       4.807   hi_in_7_IBUF
    SLICE_X24Y18.AMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y20.SR       net (fanout=30)       2.851   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y20.CLK      Trck                  0.295   okHI/core0/core0/a0/d0/dna<31>
                                                       okHI/core0/core0/a0/d0/dna_30
    -------------------------------------------------  ---------------------------
    Total                                      9.808ns (2.150ns logic, 7.658ns route)
                                                       (21.9% logic, 78.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X1Y20.CLK      net (fanout=382)      1.396   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (-4.419ns logic, 5.798ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X26Y20.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.359ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.347ns (Levels of Logic = 2)
  Clock Path Delay:     1.213ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp247.IMUX.13
    SLICE_X26Y20.C3      net (fanout=15)       2.387   hi_in_7_IBUF
    SLICE_X26Y20.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (0.960ns logic, 2.387ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y20.CLK     net (fanout=382)      0.717   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (-1.610ns logic, 2.823ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X22Y18.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.366ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.358ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp247.IMUX.13
    SLICE_X22Y18.D1      net (fanout=15)       2.464   hi_in_7_IBUF
    SLICE_X22Y18.CLK     Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.358ns (0.894ns logic, 2.464ns route)
                                                       (26.6% logic, 73.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y18.CLK     net (fanout=382)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.610ns logic, 2.827ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_9 (SLICE_X7Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.407ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/edna_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.391ns (Levels of Logic = 2)
  Clock Path Delay:     1.209ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/edna_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp247.IMUX.13
    SLICE_X7Y21.D2       net (fanout=15)       2.086   hi_in_7_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X7Y21.SR       net (fanout=18)       0.190   okHI/core0/core0/a0/reset_sync
    SLICE_X7Y21.CLK      Tremck      (-Th)    -0.149   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/edna_9
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.115ns logic, 2.276ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y21.CLK      net (fanout=382)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (-1.610ns logic, 2.819ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.350ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X27Y25.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.980ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.448ns (Levels of Logic = 5)
  Clock Path Delay:     1.373ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp247.IMUX.12
    SLICE_X26Y20.B3      net (fanout=14)       5.260   hi_in_6_IBUF
    SLICE_X26Y20.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y20.A3      net (fanout=2)        0.389   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y20.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A5      net (fanout=1)        0.434   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y25.B1      net (fanout=16)       1.596   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y25.CLK     Tas                   0.373   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<15>1
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     10.448ns (2.769ns logic, 7.679ns route)
                                                       (26.5% logic, 73.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y25.CLK     net (fanout=382)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (-4.419ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_14 (SLICE_X27Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.358ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.070ns (Levels of Logic = 5)
  Clock Path Delay:     1.373ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp247.IMUX.12
    SLICE_X26Y20.B3      net (fanout=14)       5.260   hi_in_6_IBUF
    SLICE_X26Y20.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y20.A3      net (fanout=2)        0.389   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y20.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A5      net (fanout=1)        0.434   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y25.A6      net (fanout=16)       1.218   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y25.CLK     Tas                   0.373   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<14>1
                                                       okHI/core0/core0/ti_dataout_14
    -------------------------------------------------  ---------------------------
    Total                                     10.070ns (2.769ns logic, 7.301ns route)
                                                       (27.5% logic, 72.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y25.CLK     net (fanout=382)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (-4.419ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_31 (SLICE_X1Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.532ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_31 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.902ns (Levels of Logic = 2)
  Clock Path Delay:     1.379ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/dna_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp247.IMUX.12
    SLICE_X24Y18.A4      net (fanout=14)       4.871   hi_in_6_IBUF
    SLICE_X24Y18.AMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y20.SR       net (fanout=30)       2.851   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y20.CLK      Trck                  0.325   okHI/core0/core0/a0/d0/dna<31>
                                                       okHI/core0/core0/a0/d0/dna_31
    -------------------------------------------------  ---------------------------
    Total                                      9.902ns (2.180ns logic, 7.722ns route)
                                                       (22.0% logic, 78.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X1Y20.CLK      net (fanout=382)      1.396   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (-4.419ns logic, 5.798ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_9 (SLICE_X7Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.163ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/edna_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.147ns (Levels of Logic = 2)
  Clock Path Delay:     1.209ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/edna_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp247.IMUX.12
    SLICE_X7Y21.D1       net (fanout=14)       1.842   hi_in_6_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X7Y21.SR       net (fanout=18)       0.190   okHI/core0/core0/a0/reset_sync
    SLICE_X7Y21.CLK      Tremck      (-Th)    -0.149   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/edna_9
    -------------------------------------------------  ---------------------------
    Total                                      3.147ns (1.115ns logic, 2.032ns route)
                                                       (35.4% logic, 64.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y21.CLK      net (fanout=382)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (-1.610ns logic, 2.819ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_8 (SLICE_X7Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.193ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/edna_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.177ns (Levels of Logic = 2)
  Clock Path Delay:     1.209ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/edna_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp247.IMUX.12
    SLICE_X7Y21.D1       net (fanout=14)       1.842   hi_in_6_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X7Y21.SR       net (fanout=18)       0.190   okHI/core0/core0/a0/reset_sync
    SLICE_X7Y21.CLK      Tremck      (-Th)    -0.179   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/edna_8
    -------------------------------------------------  ---------------------------
    Total                                      3.177ns (1.145ns logic, 2.032ns route)
                                                       (36.0% logic, 64.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y21.CLK      net (fanout=382)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (-1.610ns logic, 2.819ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_10 (SLICE_X7Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.203ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/edna_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.187ns (Levels of Logic = 2)
  Clock Path Delay:     1.209ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/edna_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp247.IMUX.12
    SLICE_X7Y21.D1       net (fanout=14)       1.842   hi_in_6_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X7Y21.SR       net (fanout=18)       0.190   okHI/core0/core0/a0/reset_sync
    SLICE_X7Y21.CLK      Tremck      (-Th)    -0.189   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/edna_10
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (1.155ns logic, 2.032ns route)
                                                       (36.2% logic, 63.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y21.CLK      net (fanout=382)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (-1.610ns logic, 2.819ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.170ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X27Y25.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.160ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.268ns (Levels of Logic = 5)
  Clock Path Delay:     1.373ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp247.IMUX.11
    SLICE_X26Y20.B2      net (fanout=14)       5.080   hi_in_5_IBUF
    SLICE_X26Y20.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y20.A3      net (fanout=2)        0.389   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y20.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A5      net (fanout=1)        0.434   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y25.B1      net (fanout=16)       1.596   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y25.CLK     Tas                   0.373   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<15>1
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     10.268ns (2.769ns logic, 7.499ns route)
                                                       (27.0% logic, 73.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y25.CLK     net (fanout=382)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (-4.419ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_14 (SLICE_X27Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.538ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.890ns (Levels of Logic = 5)
  Clock Path Delay:     1.373ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp247.IMUX.11
    SLICE_X26Y20.B2      net (fanout=14)       5.080   hi_in_5_IBUF
    SLICE_X26Y20.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y20.A3      net (fanout=2)        0.389   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y20.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A5      net (fanout=1)        0.434   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y25.A6      net (fanout=16)       1.218   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y25.CLK     Tas                   0.373   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<14>1
                                                       okHI/core0/core0/ti_dataout_14
    -------------------------------------------------  ---------------------------
    Total                                      9.890ns (2.769ns logic, 7.121ns route)
                                                       (28.0% logic, 72.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y25.CLK     net (fanout=382)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (-4.419ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_2 (SLICE_X27Y23.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.729ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.697ns (Levels of Logic = 5)
  Clock Path Delay:     1.371ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp247.IMUX.11
    SLICE_X26Y20.B2      net (fanout=14)       5.080   hi_in_5_IBUF
    SLICE_X26Y20.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y20.A3      net (fanout=2)        0.389   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y20.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A5      net (fanout=1)        0.434   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y23.C3      net (fanout=16)       1.025   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y23.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<2>1
                                                       okHI/core0/core0/ti_dataout_2
    -------------------------------------------------  ---------------------------
    Total                                      9.697ns (2.769ns logic, 6.928ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y23.CLK     net (fanout=382)      1.388   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (-4.419ns logic, 5.790ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_9 (SLICE_X7Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.010ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/edna_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.994ns (Levels of Logic = 2)
  Clock Path Delay:     1.209ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/edna_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp247.IMUX.11
    SLICE_X7Y21.D5       net (fanout=14)       1.689   hi_in_5_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X7Y21.SR       net (fanout=18)       0.190   okHI/core0/core0/a0/reset_sync
    SLICE_X7Y21.CLK      Tremck      (-Th)    -0.149   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/edna_9
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (1.115ns logic, 1.879ns route)
                                                       (37.2% logic, 62.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y21.CLK      net (fanout=382)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (-1.610ns logic, 2.819ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_8 (SLICE_X7Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.040ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/edna_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.024ns (Levels of Logic = 2)
  Clock Path Delay:     1.209ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/edna_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp247.IMUX.11
    SLICE_X7Y21.D5       net (fanout=14)       1.689   hi_in_5_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X7Y21.SR       net (fanout=18)       0.190   okHI/core0/core0/a0/reset_sync
    SLICE_X7Y21.CLK      Tremck      (-Th)    -0.179   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/edna_8
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (1.145ns logic, 1.879ns route)
                                                       (37.9% logic, 62.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y21.CLK      net (fanout=382)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (-1.610ns logic, 2.819ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_10 (SLICE_X7Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.050ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/edna_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.034ns (Levels of Logic = 2)
  Clock Path Delay:     1.209ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/edna_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp247.IMUX.11
    SLICE_X7Y21.D5       net (fanout=14)       1.689   hi_in_5_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X7Y21.SR       net (fanout=18)       0.190   okHI/core0/core0/a0/reset_sync
    SLICE_X7Y21.CLK      Tremck      (-Th)    -0.189   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/edna_10
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (1.155ns logic, 1.879ns route)
                                                       (38.1% logic, 61.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y21.CLK      net (fanout=382)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (-1.610ns logic, 2.819ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.331ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X27Y25.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.999ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.429ns (Levels of Logic = 5)
  Clock Path Delay:     1.373ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp247.IMUX.10
    SLICE_X26Y20.B4      net (fanout=14)       5.241   hi_in_4_IBUF
    SLICE_X26Y20.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y20.A3      net (fanout=2)        0.389   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y20.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A5      net (fanout=1)        0.434   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y25.B1      net (fanout=16)       1.596   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y25.CLK     Tas                   0.373   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<15>1
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     10.429ns (2.769ns logic, 7.660ns route)
                                                       (26.6% logic, 73.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y25.CLK     net (fanout=382)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (-4.419ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_14 (SLICE_X27Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.377ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.051ns (Levels of Logic = 5)
  Clock Path Delay:     1.373ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp247.IMUX.10
    SLICE_X26Y20.B4      net (fanout=14)       5.241   hi_in_4_IBUF
    SLICE_X26Y20.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y20.A3      net (fanout=2)        0.389   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y20.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A5      net (fanout=1)        0.434   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y25.A6      net (fanout=16)       1.218   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y25.CLK     Tas                   0.373   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<14>1
                                                       okHI/core0/core0/ti_dataout_14
    -------------------------------------------------  ---------------------------
    Total                                     10.051ns (2.769ns logic, 7.282ns route)
                                                       (27.5% logic, 72.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y25.CLK     net (fanout=382)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (-4.419ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_2 (SLICE_X27Y23.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.568ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.858ns (Levels of Logic = 5)
  Clock Path Delay:     1.371ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp247.IMUX.10
    SLICE_X26Y20.B4      net (fanout=14)       5.241   hi_in_4_IBUF
    SLICE_X26Y20.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y20.A3      net (fanout=2)        0.389   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y20.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A5      net (fanout=1)        0.434   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X25Y20.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y23.C3      net (fanout=16)       1.025   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y23.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<2>1
                                                       okHI/core0/core0/ti_dataout_2
    -------------------------------------------------  ---------------------------
    Total                                      9.858ns (2.769ns logic, 7.089ns route)
                                                       (28.1% logic, 71.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y23.CLK     net (fanout=382)      1.388   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (-4.419ns logic, 5.790ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_9 (SLICE_X7Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.066ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/edna_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.050ns (Levels of Logic = 2)
  Clock Path Delay:     1.209ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/edna_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp247.IMUX.10
    SLICE_X7Y21.D3       net (fanout=14)       1.745   hi_in_4_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X7Y21.SR       net (fanout=18)       0.190   okHI/core0/core0/a0/reset_sync
    SLICE_X7Y21.CLK      Tremck      (-Th)    -0.149   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/edna_9
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (1.115ns logic, 1.935ns route)
                                                       (36.6% logic, 63.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y21.CLK      net (fanout=382)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (-1.610ns logic, 2.819ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_8 (SLICE_X7Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.096ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/edna_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.080ns (Levels of Logic = 2)
  Clock Path Delay:     1.209ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/edna_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp247.IMUX.10
    SLICE_X7Y21.D3       net (fanout=14)       1.745   hi_in_4_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X7Y21.SR       net (fanout=18)       0.190   okHI/core0/core0/a0/reset_sync
    SLICE_X7Y21.CLK      Tremck      (-Th)    -0.179   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/edna_8
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.145ns logic, 1.935ns route)
                                                       (37.2% logic, 62.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y21.CLK      net (fanout=382)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (-1.610ns logic, 2.819ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_10 (SLICE_X7Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.106ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/edna_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.090ns (Levels of Logic = 2)
  Clock Path Delay:     1.209ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/edna_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp247.IMUX.10
    SLICE_X7Y21.D3       net (fanout=14)       1.745   hi_in_4_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X7Y21.SR       net (fanout=18)       0.190   okHI/core0/core0/a0/reset_sync
    SLICE_X7Y21.CLK      Tremck      (-Th)    -0.189   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/edna_10
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (1.155ns logic, 1.935ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X7Y21.CLK      net (fanout=382)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (-1.610ns logic, 2.819ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.405ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X22Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.725ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.514ns (Levels of Logic = 2)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp247.IMUX.9
    SLICE_X23Y16.A4      net (fanout=1)        3.339   hi_in_3_IBUF
    SLICE_X23Y16.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X22Y16.SR      net (fanout=2)        0.931   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X22Y16.CLK     Tsrck                 0.428   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.514ns (2.244ns logic, 4.270ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y16.CLK     net (fanout=382)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.419ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X23Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.743ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.496ns (Levels of Logic = 2)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp247.IMUX.9
    SLICE_X23Y16.A4      net (fanout=1)        3.339   hi_in_3_IBUF
    SLICE_X23Y16.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X23Y16.SR      net (fanout=2)        0.931   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X23Y16.CLK     Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (2.226ns logic, 4.270ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y16.CLK     net (fanout=382)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.419ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X24Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.809ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.427ns (Levels of Logic = 2)
  Clock Path Delay:     1.381ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp247.IMUX.9
    SLICE_X23Y16.A4      net (fanout=1)        3.339   hi_in_3_IBUF
    SLICE_X23Y16.AMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X24Y19.SR      net (fanout=2)        0.813   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X24Y19.CLK     Tsrck                 0.381   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.427ns (2.275ns logic, 4.152ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y19.CLK     net (fanout=382)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (-4.419ns logic, 5.800ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X25Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.868ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.663ns (Levels of Logic = 2)
  Clock Path Delay:     1.220ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp247.IMUX.9
    SLICE_X23Y16.A4      net (fanout=1)        1.546   hi_in_3_IBUF
    SLICE_X23Y16.AMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X25Y16.SR      net (fanout=2)        0.282   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X25Y16.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (0.835ns logic, 1.828ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y16.CLK     net (fanout=382)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (-1.610ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X23Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.975ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.769ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp247.IMUX.9
    SLICE_X23Y16.A4      net (fanout=1)        1.546   hi_in_3_IBUF
    SLICE_X23Y16.A       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X23Y16.SR      net (fanout=2)        0.435   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X23Y16.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.788ns logic, 1.981ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y16.CLK     net (fanout=382)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.610ns logic, 2.829ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X24Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.102ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.893ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp247.IMUX.9
    SLICE_X23Y16.A4      net (fanout=1)        1.546   hi_in_3_IBUF
    SLICE_X23Y16.AMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X24Y19.SR      net (fanout=2)        0.380   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X24Y19.CLK     Tcksr       (-Th)    -0.001   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (0.967ns logic, 1.926ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y19.CLK     net (fanout=382)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.610ns logic, 2.826ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.903ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X25Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.227ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.040ns (Levels of Logic = 4)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp247.IMUX.8
    SLICE_X25Y16.A4      net (fanout=2)        3.769   hi_in_2_IBUF
    SLICE_X25Y16.AMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y15.B4      net (fanout=1)        0.534   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y15.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y15.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y15.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.040ns (2.417ns logic, 4.623ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y15.CLK     net (fanout=382)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.419ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X23Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.727ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.512ns (Levels of Logic = 2)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp247.IMUX.8
    SLICE_X24Y19.D4      net (fanout=2)        3.773   hi_in_2_IBUF
    SLICE_X24Y19.D       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X23Y16.AX      net (fanout=1)        0.833   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X23Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.512ns (1.906ns logic, 4.606ns route)
                                                       (29.3% logic, 70.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y16.CLK     net (fanout=382)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.419ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X22Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.063ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.176ns (Levels of Logic = 2)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp247.IMUX.8
    SLICE_X25Y16.A4      net (fanout=2)        3.769   hi_in_2_IBUF
    SLICE_X25Y16.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X22Y16.AX      net (fanout=1)        0.506   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X22Y16.CLK     Tdick                 0.085   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.176ns (1.901ns logic, 4.275ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y16.CLK     net (fanout=382)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.419ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X24Y19.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.035ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.826ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp247.IMUX.8
    SLICE_X24Y19.D4      net (fanout=2)        1.873   hi_in_2_IBUF
    SLICE_X24Y19.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.826ns (0.953ns logic, 1.873ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y19.CLK     net (fanout=382)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.610ns logic, 2.826ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X25Y16.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.069ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.864ns (Levels of Logic = 2)
  Clock Path Delay:     1.220ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp247.IMUX.8
    SLICE_X25Y16.A4      net (fanout=2)        1.886   hi_in_2_IBUF
    SLICE_X25Y16.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.864ns (0.978ns logic, 1.886ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y16.CLK     net (fanout=382)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (-1.610ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X22Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.274ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.068ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp247.IMUX.8
    SLICE_X25Y16.A4      net (fanout=2)        1.886   hi_in_2_IBUF
    SLICE_X25Y16.A       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X22Y16.AX      net (fanout=1)        0.222   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X22Y16.CLK     Tckdi       (-Th)    -0.041   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (0.960ns logic, 2.108ns route)
                                                       (31.3% logic, 68.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y16.CLK     net (fanout=382)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.610ns logic, 2.829ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.968ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X25Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.105ns (Levels of Logic = 4)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp247.IMUX.7
    SLICE_X25Y16.A5      net (fanout=2)        4.834   hi_in_1_IBUF
    SLICE_X25Y16.AMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y15.B4      net (fanout=1)        0.534   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y15.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y15.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y15.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.105ns (2.417ns logic, 5.688ns route)
                                                       (29.8% logic, 70.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y15.CLK     net (fanout=382)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.419ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X23Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.310ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.929ns (Levels of Logic = 2)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp247.IMUX.7
    SLICE_X24Y19.D3      net (fanout=2)        5.190   hi_in_1_IBUF
    SLICE_X24Y19.D       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X23Y16.AX      net (fanout=1)        0.833   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X23Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.929ns (1.906ns logic, 6.023ns route)
                                                       (24.0% logic, 76.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y16.CLK     net (fanout=382)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.419ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X22Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.998ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.241ns (Levels of Logic = 2)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp247.IMUX.7
    SLICE_X25Y16.A5      net (fanout=2)        4.834   hi_in_1_IBUF
    SLICE_X25Y16.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X22Y16.AX      net (fanout=1)        0.506   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X22Y16.CLK     Tdick                 0.085   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (1.901ns logic, 5.340ns route)
                                                       (26.3% logic, 73.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y16.CLK     net (fanout=382)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.419ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X25Y16.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.807ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.602ns (Levels of Logic = 2)
  Clock Path Delay:     1.220ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp247.IMUX.7
    SLICE_X25Y16.A5      net (fanout=2)        2.624   hi_in_1_IBUF
    SLICE_X25Y16.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.602ns (0.978ns logic, 2.624ns route)
                                                       (27.2% logic, 72.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y16.CLK     net (fanout=382)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (-1.610ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X24Y19.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.990ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.781ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp247.IMUX.7
    SLICE_X24Y19.D3      net (fanout=2)        2.828   hi_in_1_IBUF
    SLICE_X24Y19.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.953ns logic, 2.828ns route)
                                                       (25.2% logic, 74.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y19.CLK     net (fanout=382)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.610ns logic, 2.826ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X22Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.012ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.806ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp247.IMUX.7
    SLICE_X25Y16.A5      net (fanout=2)        2.624   hi_in_1_IBUF
    SLICE_X25Y16.A       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X22Y16.AX      net (fanout=1)        0.222   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X22Y16.CLK     Tckdi       (-Th)    -0.041   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (0.960ns logic, 2.846ns route)
                                                       (25.2% logic, 74.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y16.CLK     net (fanout=382)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.610ns logic, 2.829ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp248.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N183
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp252.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=382)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.419ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp248.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N173
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp252.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=382)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.419ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_0 (ILOGIC_X13Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.133ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<0> (PAD)
  Destination:          okHI/hi_datain_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.909ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<0> to okHI/hi_datain_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 1.557   hi_inout<0>
                                                       hi_inout<0>
                                                       hi_inout_0_IOBUF/IBUF
                                                       ProtoComp248.IMUX
    IODELAY_X13Y0.IDATAINnet (fanout=1)        0.153   N188
    IODELAY_X13Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[0].idcomp
                                                       okHI/g1[0].idcomp
    ILOGIC_X13Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<0>
    ILOGIC_X13Y0.CLK0    Tidockd               0.532   okHI/hi_datain<0>
                                                       ProtoComp252.D2OFFBYP_SRC
                                                       okHI/hi_datain_0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X13Y0.CLK0    net (fanout=382)      1.926   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (-4.419ns logic, 6.328ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.431ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp248.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N180
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp252.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=382)      0.935   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (-1.610ns logic, 3.041ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.409ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp248.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N185
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp252.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=382)      0.913   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (-1.610ns logic, 3.019ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp248.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N186
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp252.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=382)      0.914   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.610ns logic, 3.020ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.228ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.402ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_15 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.286ns (Levels of Logic = 1)
  Clock Path Delay:     1.667ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y32.CLK     net (fanout=382)      1.744   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (-5.142ns logic, 6.809ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_15 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_15
    AA20.O               net (fanout=1)        6.046   okHI/hi_dataout_reg<15>
    AA20.PAD             Tioop                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      9.286ns (3.240ns logic, 6.046ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.766ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.921ns (Levels of Logic = 1)
  Clock Path Delay:     1.668ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y19.CLK     net (fanout=382)      1.745   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.668ns (-5.142ns logic, 6.810ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y19.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AA20.T               net (fanout=16)       5.769   okHI/hi_drive
    AA20.PAD             Tiotp                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      8.921ns (3.152ns logic, 5.769ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<14> (U14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.011ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_14 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.677ns (Levels of Logic = 1)
  Clock Path Delay:     1.667ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y32.CLK     net (fanout=382)      1.744   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (-5.142ns logic, 6.809ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_14 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y32.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<13>
                                                       okHI/hi_dataout_reg_14
    U14.O                net (fanout=1)        5.437   okHI/hi_dataout_reg<14>
    U14.PAD              Tioop                 2.722   hi_inout<14>
                                                       hi_inout_14_IOBUF/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      8.677ns (3.240ns logic, 5.437ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.664ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.023ns (Levels of Logic = 1)
  Clock Path Delay:     1.668ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y19.CLK     net (fanout=382)      1.745   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.668ns (-5.142ns logic, 6.810ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y19.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    U14.T                net (fanout=16)       4.871   okHI/hi_drive
    U14.PAD              Tiotp                 2.722   hi_inout<14>
                                                       hi_inout_14_IOBUF/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      8.023ns (3.152ns logic, 4.871ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.030ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.657ns (Levels of Logic = 1)
  Clock Path Delay:     1.668ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y19.CLK     net (fanout=382)      1.745   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.668ns (-5.142ns logic, 6.810ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y19.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AB2.T                net (fanout=16)       5.505   okHI/hi_drive
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.657ns (3.152ns logic, 5.505ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.067ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_6 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.621ns (Levels of Logic = 1)
  Clock Path Delay:     1.667ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y32.CLK     net (fanout=382)      1.744   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (-5.142ns logic, 6.809ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_6 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.430   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_6
    AB2.O                net (fanout=1)        5.469   okHI/hi_dataout_reg<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.621ns (3.152ns logic, 5.469ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.530ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 1)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y30.CLK     net (fanout=382)      0.703   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.496ns logic, 2.665ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y30.DQ      Tcko                  0.198   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        2.042   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.594ns logic, 2.042ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.013ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.121ns (Levels of Logic = 1)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y19.CLK     net (fanout=382)      0.701   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.496ns logic, 2.663ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y19.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.527   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (1.594ns logic, 1.527ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.759ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.865ns (Levels of Logic = 1)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y30.CLK     net (fanout=382)      0.703   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.496ns logic, 2.665ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.DMUX    Tshcko                0.244   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        2.225   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (1.640ns logic, 2.225ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.013ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.121ns (Levels of Logic = 1)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y19.CLK     net (fanout=382)      0.701   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.496ns logic, 2.663ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y19.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.527   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (1.594ns logic, 1.527ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.674ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 1)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y19.CLK     net (fanout=382)      0.701   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.496ns logic, 2.663ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y19.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    Y7.T                 net (fanout=16)       2.188   okHI/hi_drive
    Y7.PAD               Tiotp                 1.396   hi_inout<8>
                                                       hi_inout_8_IOBUF/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (1.594ns logic, 2.188ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.431ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_8 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.539ns (Levels of Logic = 1)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp247.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X17Y30.CLK     net (fanout=382)      0.701   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.496ns logic, 2.663ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_8 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.198   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_8
    Y7.O                 net (fanout=1)        1.945   okHI/hi_dataout_reg<8>
    Y7.PAD               Tioop                 1.396   hi_inout<8>
                                                       hi_inout_8_IOBUF/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.594ns logic, 1.945ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     14.400ns|            0|            0|            3|        24398|
| TS_okHI_dcm_clk0              |     20.830ns|     14.400ns|          N/A|            0|            0|        24398|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     10.000ns|      3.334ns|      9.994ns|            0|            0|            0|        24403|
| TS_memc3_infrastructure_inst_m|     12.800ns|      8.538ns|          N/A|            0|            0|        20379|            0|
| cb_drp_clk_bufg_in            |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| lk_2x_180                     |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| lk_2x_0                       |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      6.400ns|      5.956ns|          N/A|            0|            0|         4024|            0|
| lk0_bufg_in                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.968(R)|      SLOW  |   -2.107(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.903(R)|      SLOW  |   -1.335(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.405(R)|      SLOW  |   -1.168(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.331(R)|      SLOW  |   -1.566(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.170(R)|      SLOW  |   -1.510(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.350(R)|      SLOW  |   -1.663(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    8.883(R)|      SLOW  |   -1.859(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.640(R)|      SLOW  |   -0.469(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         9.175(R)|      SLOW  |         4.013(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         9.620(R)|      SLOW  |         4.013(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         9.714(R)|      SLOW  |         4.443(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |        10.337(R)|      SLOW  |         5.032(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |        10.037(R)|      SLOW  |         5.032(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |        10.163(R)|      SLOW  |         4.862(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        10.600(R)|      SLOW  |         5.409(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        10.600(R)|      SLOW  |         5.088(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         9.238(R)|      SLOW  |         4.431(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        10.407(R)|      SLOW  |         5.302(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|        10.396(R)|      SLOW  |         5.145(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         9.706(R)|      SLOW  |         4.646(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         9.564(R)|      SLOW  |         4.646(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|        10.494(R)|      SLOW  |         5.193(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|        10.619(R)|      SLOW  |         5.193(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        11.228(R)|      SLOW  |         5.718(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        11.061(R)|      SLOW  |         5.628(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in2        |    8.538|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   14.400|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.024; Ideal Clock Offset To Actual Clock 2.456; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    8.883(R)|      SLOW  |   -1.859(R)|      FAST  |    4.447|    9.359|       -2.456|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.883|         -  |      -1.859|         -  |    4.447|    9.359|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.687; Ideal Clock Offset To Actual Clock 2.592; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.350(R)|      SLOW  |   -1.663(R)|      FAST  |    3.980|    9.163|       -2.592|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.350|         -  |      -1.663|         -  |    3.980|    9.163|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.660; Ideal Clock Offset To Actual Clock 2.425; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.170(R)|      SLOW  |   -1.510(R)|      FAST  |    4.160|    9.010|       -2.425|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.170|         -  |      -1.510|         -  |    4.160|    9.010|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.765; Ideal Clock Offset To Actual Clock 2.534; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.331(R)|      SLOW  |   -1.566(R)|      FAST  |    3.999|    9.066|       -2.534|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.331|         -  |      -1.566|         -  |    3.999|    9.066|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.237; Ideal Clock Offset To Actual Clock -0.428; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.405(R)|      SLOW  |   -1.168(R)|      FAST  |    8.725|    7.868|        0.428|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.405|         -  |      -1.168|         -  |    8.725|    7.868|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.568; Ideal Clock Offset To Actual Clock -0.096; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.903(R)|      SLOW  |   -1.335(R)|      FAST  |    8.227|    8.035|        0.096|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.903|         -  |      -1.335|         -  |    8.227|    8.035|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.861; Ideal Clock Offset To Actual Clock 0.823; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.968(R)|      SLOW  |   -2.107(R)|      FAST  |    7.162|    8.807|       -0.823|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.968|         -  |      -2.107|         -  |    7.162|    8.807|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.251; Ideal Clock Offset To Actual Clock -1.821; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |    4.170|    0.489|        1.841|
hi_inout<4>       |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<7>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<8>       |    5.640(R)|      SLOW  |   -0.469(R)|      FAST  |    4.190|    0.469|        1.861|
hi_inout<9>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<10>      |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<11>      |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<12>      |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.469|         -  |    4.110|    0.469|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       11.061|      SLOW  |        5.628|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 2.053 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        9.175|      SLOW  |        4.013|      FAST  |         0.000|
hi_inout<1>                                    |        9.620|      SLOW  |        4.013|      FAST  |         0.445|
hi_inout<2>                                    |        9.714|      SLOW  |        4.443|      FAST  |         0.539|
hi_inout<3>                                    |       10.337|      SLOW  |        5.032|      FAST  |         1.162|
hi_inout<4>                                    |       10.037|      SLOW  |        5.032|      FAST  |         0.862|
hi_inout<5>                                    |       10.163|      SLOW  |        4.862|      FAST  |         0.988|
hi_inout<6>                                    |       10.600|      SLOW  |        5.409|      FAST  |         1.425|
hi_inout<7>                                    |       10.600|      SLOW  |        5.088|      FAST  |         1.425|
hi_inout<8>                                    |        9.238|      SLOW  |        4.431|      FAST  |         0.063|
hi_inout<9>                                    |       10.407|      SLOW  |        5.302|      FAST  |         1.232|
hi_inout<10>                                   |       10.396|      SLOW  |        5.145|      FAST  |         1.221|
hi_inout<11>                                   |        9.706|      SLOW  |        4.646|      FAST  |         0.531|
hi_inout<12>                                   |        9.564|      SLOW  |        4.646|      FAST  |         0.389|
hi_inout<13>                                   |       10.494|      SLOW  |        5.193|      FAST  |         1.319|
hi_inout<14>                                   |       10.619|      SLOW  |        5.193|      FAST  |         1.444|
hi_inout<15>                                   |       11.228|      SLOW  |        5.718|      FAST  |         2.053|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 49863 paths, 0 nets, and 10405 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   9.350ns
   Minimum output required time after clock:  11.228ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 04 19:15:49 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 339 MB



