0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/User/Desktop/FPGA/Lab_Second/lab_7th/BCD_counter/BCD_counter.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_7th/BCD_counter/BCD_counter.srcs/sim_1/new/bcd_counter_tb.v,1687775852,verilog,,,,bcd_counter_tb,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_7th/BCD_counter/BCD_counter.srcs/sources_1/new/bcd_counter.v,1687775601,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/lab_7th/BCD_counter/BCD_counter.srcs/sim_1/new/bcd_counter_tb.v,,bcd_counter,,,,,,,,
