{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683821510755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683821510756 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_CV_SDRAM_RTL_Test 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"DE0_CV_SDRAM_RTL_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683821510813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683821510848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683821510848 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683821510908 ""}  } { { "altera_pll.v" "" { Text "f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1683821510908 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1683821510923 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683821510940 ""}  } { { "altera_pll.v" "" { Text "f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1683821510940 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1683821510955 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1683821511208 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683821511579 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683821511740 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683821516017 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1683821516249 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1683821516249 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y38_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1683821516249 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1683821516249 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 410 global CLKCTRL_G0 " "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 410 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683821516449 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G5 " "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683821516449 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 346 global CLKCTRL_G14 " "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 346 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683821516449 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1370 global CLKCTRL_G11 " "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1370 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683821516449 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683821516449 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 66 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 66 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683821516449 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 36 global CLKCTRL_G15 " "CLOCK2_50~inputCLKENA0 with 36 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683821516449 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683821516449 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683821516449 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1683821517952 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bg02 " "Entity dcfifo_bg02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683821517968 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683821517968 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683821517968 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683821517968 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683821517968 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683821517968 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683821517968 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683821517968 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_SDRAM_RTL_Test.sdc " "Reading SDC File: 'DE0_CV_SDRAM_RTL_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683821517983 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821517983 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821517983 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821517983 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821517983 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821517983 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821517983 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1683821517983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1683821517983 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample\[0\] " "Node: sample\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u1\|rRD_ADDR\[11\]~13 sample\[0\] " "Latch Sdram_Control:u1\|rRD_ADDR\[11\]~13 is being clocked by sample\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683821517999 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683821517999 "|DE0_CV_SDRAM_RTL_Test|sample[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821517999 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821517999 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821517999 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821517999 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821517999 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821517999 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821517999 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821517999 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683821517999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683821518036 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683821518036 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.500 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   5.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683821518036 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683821518036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683821518183 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683821518183 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683821518215 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683821518221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683821518221 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683821518221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683821518700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683821518700 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683821518700 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683821518986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683821520858 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683821522124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683821530559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683821540300 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683821546434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683821546434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683821548878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.5% " "1e+03 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1683821555489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683821556475 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683821556475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683821562875 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.84 " "Total time spent on timing analysis during the Fitter is 10.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683821568062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683821568147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683821570768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683821570768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683821573200 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683821585173 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { CLOCK4_50 } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683821585659 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1683821585659 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/DE0_CV_SDRAM_RTL_Test.fit.smsg " "Generated suppressed messages file E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/DE0_CV_SDRAM_RTL_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683821585997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6554 " "Peak virtual memory: 6554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683821588117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 00:13:08 2023 " "Processing ended: Fri May 12 00:13:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683821588117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683821588117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:02 " "Total CPU time (on all processors): 00:03:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683821588117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683821588117 ""}
