
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fallocate_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401290 <.init>:
  401290:	stp	x29, x30, [sp, #-16]!
  401294:	mov	x29, sp
  401298:	bl	401690 <ferror@plt+0x60>
  40129c:	ldp	x29, x30, [sp], #16
  4012a0:	ret

Disassembly of section .plt:

00000000004012b0 <memcpy@plt-0x20>:
  4012b0:	stp	x16, x30, [sp, #-16]!
  4012b4:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4012b8:	ldr	x17, [x16, #4088]
  4012bc:	add	x16, x16, #0xff8
  4012c0:	br	x17
  4012c4:	nop
  4012c8:	nop
  4012cc:	nop

00000000004012d0 <memcpy@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012d4:	ldr	x17, [x16]
  4012d8:	add	x16, x16, #0x0
  4012dc:	br	x17

00000000004012e0 <_exit@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012e4:	ldr	x17, [x16, #8]
  4012e8:	add	x16, x16, #0x8
  4012ec:	br	x17

00000000004012f0 <strtoul@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012f4:	ldr	x17, [x16, #16]
  4012f8:	add	x16, x16, #0x10
  4012fc:	br	x17

0000000000401300 <strlen@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401304:	ldr	x17, [x16, #24]
  401308:	add	x16, x16, #0x18
  40130c:	br	x17

0000000000401310 <fputs@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401314:	ldr	x17, [x16, #32]
  401318:	add	x16, x16, #0x20
  40131c:	br	x17

0000000000401320 <exit@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401324:	ldr	x17, [x16, #40]
  401328:	add	x16, x16, #0x28
  40132c:	br	x17

0000000000401330 <dup@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401334:	ldr	x17, [x16, #48]
  401338:	add	x16, x16, #0x30
  40133c:	br	x17

0000000000401340 <posix_fallocate@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401344:	ldr	x17, [x16, #56]
  401348:	add	x16, x16, #0x38
  40134c:	br	x17

0000000000401350 <strtod@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401354:	ldr	x17, [x16, #64]
  401358:	add	x16, x16, #0x40
  40135c:	br	x17

0000000000401360 <__cxa_atexit@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401364:	ldr	x17, [x16, #72]
  401368:	add	x16, x16, #0x48
  40136c:	br	x17

0000000000401370 <fputc@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401374:	ldr	x17, [x16, #80]
  401378:	add	x16, x16, #0x50
  40137c:	br	x17

0000000000401380 <lseek@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401384:	ldr	x17, [x16, #88]
  401388:	add	x16, x16, #0x58
  40138c:	br	x17

0000000000401390 <snprintf@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401394:	ldr	x17, [x16, #96]
  401398:	add	x16, x16, #0x60
  40139c:	br	x17

00000000004013a0 <localeconv@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013a4:	ldr	x17, [x16, #104]
  4013a8:	add	x16, x16, #0x68
  4013ac:	br	x17

00000000004013b0 <fileno@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013b4:	ldr	x17, [x16, #112]
  4013b8:	add	x16, x16, #0x70
  4013bc:	br	x17

00000000004013c0 <fsync@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013c4:	ldr	x17, [x16, #120]
  4013c8:	add	x16, x16, #0x78
  4013cc:	br	x17

00000000004013d0 <malloc@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013d4:	ldr	x17, [x16, #128]
  4013d8:	add	x16, x16, #0x80
  4013dc:	br	x17

00000000004013e0 <open@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013e4:	ldr	x17, [x16, #136]
  4013e8:	add	x16, x16, #0x88
  4013ec:	br	x17

00000000004013f0 <__strtol_internal@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013f4:	ldr	x17, [x16, #144]
  4013f8:	add	x16, x16, #0x90
  4013fc:	br	x17

0000000000401400 <strncmp@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401404:	ldr	x17, [x16, #152]
  401408:	add	x16, x16, #0x98
  40140c:	br	x17

0000000000401410 <bindtextdomain@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401414:	ldr	x17, [x16, #160]
  401418:	add	x16, x16, #0xa0
  40141c:	br	x17

0000000000401420 <__libc_start_main@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401424:	ldr	x17, [x16, #168]
  401428:	add	x16, x16, #0xa8
  40142c:	br	x17

0000000000401430 <fgetc@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401434:	ldr	x17, [x16, #176]
  401438:	add	x16, x16, #0xb0
  40143c:	br	x17

0000000000401440 <__strtoul_internal@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401444:	ldr	x17, [x16, #184]
  401448:	add	x16, x16, #0xb8
  40144c:	br	x17

0000000000401450 <getpagesize@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401454:	ldr	x17, [x16, #192]
  401458:	add	x16, x16, #0xc0
  40145c:	br	x17

0000000000401460 <strdup@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401464:	ldr	x17, [x16, #200]
  401468:	add	x16, x16, #0xc8
  40146c:	br	x17

0000000000401470 <close@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401474:	ldr	x17, [x16, #208]
  401478:	add	x16, x16, #0xd0
  40147c:	br	x17

0000000000401480 <__gmon_start__@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401484:	ldr	x17, [x16, #216]
  401488:	add	x16, x16, #0xd8
  40148c:	br	x17

0000000000401490 <abort@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401494:	ldr	x17, [x16, #224]
  401498:	add	x16, x16, #0xe0
  40149c:	br	x17

00000000004014a0 <posix_fadvise@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014a4:	ldr	x17, [x16, #232]
  4014a8:	add	x16, x16, #0xe8
  4014ac:	br	x17

00000000004014b0 <textdomain@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014b4:	ldr	x17, [x16, #240]
  4014b8:	add	x16, x16, #0xf0
  4014bc:	br	x17

00000000004014c0 <getopt_long@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014c4:	ldr	x17, [x16, #248]
  4014c8:	add	x16, x16, #0xf8
  4014cc:	br	x17

00000000004014d0 <strcmp@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014d4:	ldr	x17, [x16, #256]
  4014d8:	add	x16, x16, #0x100
  4014dc:	br	x17

00000000004014e0 <warn@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014e4:	ldr	x17, [x16, #264]
  4014e8:	add	x16, x16, #0x108
  4014ec:	br	x17

00000000004014f0 <__ctype_b_loc@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014f4:	ldr	x17, [x16, #272]
  4014f8:	add	x16, x16, #0x110
  4014fc:	br	x17

0000000000401500 <strtol@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401504:	ldr	x17, [x16, #280]
  401508:	add	x16, x16, #0x118
  40150c:	br	x17

0000000000401510 <free@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401514:	ldr	x17, [x16, #288]
  401518:	add	x16, x16, #0x120
  40151c:	br	x17

0000000000401520 <vasprintf@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401524:	ldr	x17, [x16, #296]
  401528:	add	x16, x16, #0x128
  40152c:	br	x17

0000000000401530 <strndup@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401534:	ldr	x17, [x16, #304]
  401538:	add	x16, x16, #0x130
  40153c:	br	x17

0000000000401540 <strspn@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401544:	ldr	x17, [x16, #312]
  401548:	add	x16, x16, #0x138
  40154c:	br	x17

0000000000401550 <strchr@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401554:	ldr	x17, [x16, #320]
  401558:	add	x16, x16, #0x140
  40155c:	br	x17

0000000000401560 <pread@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401564:	ldr	x17, [x16, #328]
  401568:	add	x16, x16, #0x148
  40156c:	br	x17

0000000000401570 <fflush@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401574:	ldr	x17, [x16, #336]
  401578:	add	x16, x16, #0x150
  40157c:	br	x17

0000000000401580 <warnx@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401584:	ldr	x17, [x16, #344]
  401588:	add	x16, x16, #0x158
  40158c:	br	x17

0000000000401590 <__fxstat@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401594:	ldr	x17, [x16, #352]
  401598:	add	x16, x16, #0x160
  40159c:	br	x17

00000000004015a0 <dcgettext@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015a4:	ldr	x17, [x16, #360]
  4015a8:	add	x16, x16, #0x168
  4015ac:	br	x17

00000000004015b0 <errx@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015b4:	ldr	x17, [x16, #368]
  4015b8:	add	x16, x16, #0x170
  4015bc:	br	x17

00000000004015c0 <fallocate@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015c4:	ldr	x17, [x16, #376]
  4015c8:	add	x16, x16, #0x178
  4015cc:	br	x17

00000000004015d0 <strcspn@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015d4:	ldr	x17, [x16, #384]
  4015d8:	add	x16, x16, #0x180
  4015dc:	br	x17

00000000004015e0 <printf@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015e4:	ldr	x17, [x16, #392]
  4015e8:	add	x16, x16, #0x188
  4015ec:	br	x17

00000000004015f0 <__errno_location@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015f4:	ldr	x17, [x16, #400]
  4015f8:	add	x16, x16, #0x190
  4015fc:	br	x17

0000000000401600 <fprintf@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401604:	ldr	x17, [x16, #408]
  401608:	add	x16, x16, #0x198
  40160c:	br	x17

0000000000401610 <err@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401614:	ldr	x17, [x16, #416]
  401618:	add	x16, x16, #0x1a0
  40161c:	br	x17

0000000000401620 <setlocale@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401624:	ldr	x17, [x16, #424]
  401628:	add	x16, x16, #0x1a8
  40162c:	br	x17

0000000000401630 <ferror@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401634:	ldr	x17, [x16, #432]
  401638:	add	x16, x16, #0x1b0
  40163c:	br	x17

Disassembly of section .text:

0000000000401640 <.text>:
  401640:	mov	x29, #0x0                   	// #0
  401644:	mov	x30, #0x0                   	// #0
  401648:	mov	x5, x0
  40164c:	ldr	x1, [sp]
  401650:	add	x2, sp, #0x8
  401654:	mov	x6, sp
  401658:	movz	x0, #0x0, lsl #48
  40165c:	movk	x0, #0x0, lsl #32
  401660:	movk	x0, #0x40, lsl #16
  401664:	movk	x0, #0x1918
  401668:	movz	x3, #0x0, lsl #48
  40166c:	movk	x3, #0x0, lsl #32
  401670:	movk	x3, #0x40, lsl #16
  401674:	movk	x3, #0x4120
  401678:	movz	x4, #0x0, lsl #48
  40167c:	movk	x4, #0x0, lsl #32
  401680:	movk	x4, #0x40, lsl #16
  401684:	movk	x4, #0x41a0
  401688:	bl	401420 <__libc_start_main@plt>
  40168c:	bl	401490 <abort@plt>
  401690:	adrp	x0, 415000 <ferror@plt+0x139d0>
  401694:	ldr	x0, [x0, #4064]
  401698:	cbz	x0, 4016a0 <ferror@plt+0x70>
  40169c:	b	401480 <__gmon_start__@plt>
  4016a0:	ret
  4016a4:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4016a8:	add	x0, x0, #0x1d0
  4016ac:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4016b0:	add	x1, x1, #0x1d0
  4016b4:	cmp	x0, x1
  4016b8:	b.eq	4016ec <ferror@plt+0xbc>  // b.none
  4016bc:	stp	x29, x30, [sp, #-32]!
  4016c0:	mov	x29, sp
  4016c4:	adrp	x0, 404000 <ferror@plt+0x29d0>
  4016c8:	ldr	x0, [x0, #464]
  4016cc:	str	x0, [sp, #24]
  4016d0:	mov	x1, x0
  4016d4:	cbz	x1, 4016e4 <ferror@plt+0xb4>
  4016d8:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4016dc:	add	x0, x0, #0x1d0
  4016e0:	blr	x1
  4016e4:	ldp	x29, x30, [sp], #32
  4016e8:	ret
  4016ec:	ret
  4016f0:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4016f4:	add	x0, x0, #0x1d0
  4016f8:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4016fc:	add	x1, x1, #0x1d0
  401700:	sub	x0, x0, x1
  401704:	lsr	x1, x0, #63
  401708:	add	x0, x1, x0, asr #3
  40170c:	cmp	xzr, x0, asr #1
  401710:	b.eq	401748 <ferror@plt+0x118>  // b.none
  401714:	stp	x29, x30, [sp, #-32]!
  401718:	mov	x29, sp
  40171c:	asr	x1, x0, #1
  401720:	adrp	x0, 404000 <ferror@plt+0x29d0>
  401724:	ldr	x0, [x0, #472]
  401728:	str	x0, [sp, #24]
  40172c:	mov	x2, x0
  401730:	cbz	x2, 401740 <ferror@plt+0x110>
  401734:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401738:	add	x0, x0, #0x1d0
  40173c:	blr	x2
  401740:	ldp	x29, x30, [sp], #32
  401744:	ret
  401748:	ret
  40174c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401750:	ldrb	w0, [x0, #504]
  401754:	cbnz	w0, 401778 <ferror@plt+0x148>
  401758:	stp	x29, x30, [sp, #-16]!
  40175c:	mov	x29, sp
  401760:	bl	4016a4 <ferror@plt+0x74>
  401764:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401768:	mov	w1, #0x1                   	// #1
  40176c:	strb	w1, [x0, #504]
  401770:	ldp	x29, x30, [sp], #16
  401774:	ret
  401778:	ret
  40177c:	stp	x29, x30, [sp, #-16]!
  401780:	mov	x29, sp
  401784:	bl	4016f0 <ferror@plt+0xc0>
  401788:	ldp	x29, x30, [sp], #16
  40178c:	ret
  401790:	stp	x29, x30, [sp, #-32]!
  401794:	mov	x29, sp
  401798:	str	x19, [sp, #16]
  40179c:	mov	w19, w1
  4017a0:	bl	4015c0 <fallocate@plt>
  4017a4:	tbnz	w0, #31, 4017b4 <ferror@plt+0x184>
  4017a8:	ldr	x19, [sp, #16]
  4017ac:	ldp	x29, x30, [sp], #32
  4017b0:	ret
  4017b4:	tbz	w19, #0, 4017c8 <ferror@plt+0x198>
  4017b8:	bl	4015f0 <__errno_location@plt>
  4017bc:	ldr	w0, [x0]
  4017c0:	cmp	w0, #0x5f
  4017c4:	b.eq	4017e8 <ferror@plt+0x1b8>  // b.none
  4017c8:	mov	w2, #0x5                   	// #5
  4017cc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4017d0:	add	x1, x1, #0x210
  4017d4:	mov	x0, #0x0                   	// #0
  4017d8:	bl	4015a0 <dcgettext@plt>
  4017dc:	mov	x1, x0
  4017e0:	mov	w0, #0x1                   	// #1
  4017e4:	bl	401610 <err@plt>
  4017e8:	mov	w2, #0x5                   	// #5
  4017ec:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4017f0:	add	x1, x1, #0x1e0
  4017f4:	mov	x0, #0x0                   	// #0
  4017f8:	bl	4015a0 <dcgettext@plt>
  4017fc:	mov	x1, x0
  401800:	mov	w0, #0x1                   	// #1
  401804:	bl	4015b0 <errx@plt>
  401808:	stp	x29, x30, [sp, #-32]!
  40180c:	mov	x29, sp
  401810:	stp	x19, x20, [sp, #16]
  401814:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401818:	ldr	x20, [x0, #488]
  40181c:	bl	4015f0 <__errno_location@plt>
  401820:	mov	x19, x0
  401824:	str	wzr, [x0]
  401828:	mov	x0, x20
  40182c:	bl	401630 <ferror@plt>
  401830:	cbz	w0, 401878 <ferror@plt+0x248>
  401834:	ldr	w0, [x19]
  401838:	cmp	w0, #0x9
  40183c:	b.eq	401848 <ferror@plt+0x218>  // b.none
  401840:	cmp	w0, #0x20
  401844:	b.ne	4018a4 <ferror@plt+0x274>  // b.any
  401848:	adrp	x0, 416000 <ferror@plt+0x149d0>
  40184c:	ldr	x20, [x0, #464]
  401850:	str	wzr, [x19]
  401854:	mov	x0, x20
  401858:	bl	401630 <ferror@plt>
  40185c:	cbz	w0, 4018e4 <ferror@plt+0x2b4>
  401860:	ldr	w0, [x19]
  401864:	cmp	w0, #0x9
  401868:	b.ne	401910 <ferror@plt+0x2e0>  // b.any
  40186c:	ldp	x19, x20, [sp, #16]
  401870:	ldp	x29, x30, [sp], #32
  401874:	ret
  401878:	mov	x0, x20
  40187c:	bl	401570 <fflush@plt>
  401880:	cbnz	w0, 401834 <ferror@plt+0x204>
  401884:	mov	x0, x20
  401888:	bl	4013b0 <fileno@plt>
  40188c:	tbnz	w0, #31, 401834 <ferror@plt+0x204>
  401890:	bl	401330 <dup@plt>
  401894:	tbnz	w0, #31, 401834 <ferror@plt+0x204>
  401898:	bl	401470 <close@plt>
  40189c:	cbz	w0, 401848 <ferror@plt+0x218>
  4018a0:	b	401834 <ferror@plt+0x204>
  4018a4:	cbz	w0, 4018c8 <ferror@plt+0x298>
  4018a8:	mov	w2, #0x5                   	// #5
  4018ac:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4018b0:	add	x1, x1, #0x228
  4018b4:	mov	x0, #0x0                   	// #0
  4018b8:	bl	4015a0 <dcgettext@plt>
  4018bc:	bl	4014e0 <warn@plt>
  4018c0:	mov	w0, #0x1                   	// #1
  4018c4:	bl	4012e0 <_exit@plt>
  4018c8:	mov	w2, #0x5                   	// #5
  4018cc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4018d0:	add	x1, x1, #0x228
  4018d4:	mov	x0, #0x0                   	// #0
  4018d8:	bl	4015a0 <dcgettext@plt>
  4018dc:	bl	401580 <warnx@plt>
  4018e0:	b	4018c0 <ferror@plt+0x290>
  4018e4:	mov	x0, x20
  4018e8:	bl	401570 <fflush@plt>
  4018ec:	cbnz	w0, 401860 <ferror@plt+0x230>
  4018f0:	mov	x0, x20
  4018f4:	bl	4013b0 <fileno@plt>
  4018f8:	tbnz	w0, #31, 401860 <ferror@plt+0x230>
  4018fc:	bl	401330 <dup@plt>
  401900:	tbnz	w0, #31, 401860 <ferror@plt+0x230>
  401904:	bl	401470 <close@plt>
  401908:	cbz	w0, 40186c <ferror@plt+0x23c>
  40190c:	b	401860 <ferror@plt+0x230>
  401910:	mov	w0, #0x1                   	// #1
  401914:	bl	4012e0 <_exit@plt>
  401918:	stp	x29, x30, [sp, #-288]!
  40191c:	mov	x29, sp
  401920:	stp	x19, x20, [sp, #16]
  401924:	stp	x21, x22, [sp, #32]
  401928:	stp	x23, x24, [sp, #48]
  40192c:	stp	x25, x26, [sp, #64]
  401930:	stp	x27, x28, [sp, #80]
  401934:	mov	w22, w0
  401938:	mov	x23, x1
  40193c:	stp	xzr, xzr, [sp, #272]
  401940:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401944:	add	x1, x1, #0x2a8
  401948:	mov	w0, #0x6                   	// #6
  40194c:	bl	401620 <setlocale@plt>
  401950:	adrp	x19, 404000 <ferror@plt+0x29d0>
  401954:	add	x19, x19, #0x258
  401958:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40195c:	add	x1, x1, #0x240
  401960:	mov	x0, x19
  401964:	bl	401410 <bindtextdomain@plt>
  401968:	mov	x0, x19
  40196c:	bl	4014b0 <textdomain@plt>
  401970:	adrp	x0, 401000 <memcpy@plt-0x2d0>
  401974:	add	x0, x0, #0x808
  401978:	bl	4041a8 <ferror@plt+0x2b78>
  40197c:	mov	x20, #0x0                   	// #0
  401980:	mov	x0, #0xfffffffffffffffe    	// #-2
  401984:	str	x0, [sp, #120]
  401988:	mov	w28, #0x0                   	// #0
  40198c:	str	wzr, [sp, #96]
  401990:	mov	w25, #0x0                   	// #0
  401994:	adrp	x21, 404000 <ferror@plt+0x29d0>
  401998:	add	x21, x21, #0x848
  40199c:	adrp	x24, 404000 <ferror@plt+0x29d0>
  4019a0:	add	x24, x24, #0x668
  4019a4:	adrp	x27, 416000 <ferror@plt+0x149d0>
  4019a8:	mov	w26, #0x1                   	// #1
  4019ac:	b	401e74 <ferror@plt+0x844>
  4019b0:	ldr	w1, [x3, #4]!
  4019b4:	cmp	w1, #0x0
  4019b8:	ccmp	w0, w1, #0x1, ne  // ne = any
  4019bc:	b.ge	4019f4 <ferror@plt+0x3c4>  // b.tcont
  4019c0:	b	4019cc <ferror@plt+0x39c>
  4019c4:	cmp	w0, w1
  4019c8:	b.ne	401a0c <ferror@plt+0x3dc>  // b.any
  4019cc:	ldr	w1, [x19, #64]!
  4019d0:	add	x2, x2, #0x4
  4019d4:	cmp	w1, #0x0
  4019d8:	ccmp	w0, w1, #0x1, ne  // ne = any
  4019dc:	b.lt	401adc <ferror@plt+0x4ac>  // b.tstop
  4019e0:	ldr	w1, [x19]
  4019e4:	cmp	w1, #0x0
  4019e8:	mov	x3, x19
  4019ec:	ccmp	w0, w1, #0x1, ne  // ne = any
  4019f0:	b.lt	4019cc <ferror@plt+0x39c>  // b.tstop
  4019f4:	cmp	w0, w1
  4019f8:	b.ne	4019b0 <ferror@plt+0x380>  // b.any
  4019fc:	ldr	w1, [x2]
  401a00:	cbnz	w1, 4019c4 <ferror@plt+0x394>
  401a04:	str	w0, [x2]
  401a08:	b	4019cc <ferror@plt+0x39c>
  401a0c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401a10:	ldr	x20, [x0, #464]
  401a14:	mov	w2, #0x5                   	// #5
  401a18:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a1c:	add	x1, x1, #0x268
  401a20:	mov	x0, #0x0                   	// #0
  401a24:	bl	4015a0 <dcgettext@plt>
  401a28:	adrp	x1, 416000 <ferror@plt+0x149d0>
  401a2c:	ldr	x2, [x1, #496]
  401a30:	mov	x1, x0
  401a34:	mov	x0, x20
  401a38:	bl	401600 <fprintf@plt>
  401a3c:	mov	x20, #0x0                   	// #0
  401a40:	adrp	x21, 404000 <ferror@plt+0x29d0>
  401a44:	add	x21, x21, #0x238
  401a48:	adrp	x22, 404000 <ferror@plt+0x29d0>
  401a4c:	adrp	x23, 404000 <ferror@plt+0x29d0>
  401a50:	add	x23, x23, #0x298
  401a54:	b	401a7c <ferror@plt+0x44c>
  401a58:	cbz	x2, 401aa0 <ferror@plt+0x470>
  401a5c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a60:	add	x1, x1, #0x290
  401a64:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401a68:	ldr	x0, [x0, #464]
  401a6c:	bl	401600 <fprintf@plt>
  401a70:	add	x20, x20, #0x4
  401a74:	cmp	x20, #0x3c
  401a78:	b.eq	401ac4 <ferror@plt+0x494>  // b.none
  401a7c:	ldr	w3, [x19, x20]
  401a80:	cbz	w3, 401ac4 <ferror@plt+0x494>
  401a84:	mov	x2, x21
  401a88:	add	x0, x22, #0x848
  401a8c:	ldr	w1, [x0, #24]
  401a90:	cmp	w3, w1
  401a94:	b.eq	401a58 <ferror@plt+0x428>  // b.none
  401a98:	ldr	x2, [x0, #32]!
  401a9c:	cbnz	x2, 401a8c <ferror@plt+0x45c>
  401aa0:	sub	w0, w3, #0x21
  401aa4:	cmp	w0, #0x5d
  401aa8:	b.hi	401a70 <ferror@plt+0x440>  // b.pmore
  401aac:	mov	w2, w3
  401ab0:	mov	x1, x23
  401ab4:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401ab8:	ldr	x0, [x0, #464]
  401abc:	bl	401600 <fprintf@plt>
  401ac0:	b	401a70 <ferror@plt+0x440>
  401ac4:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401ac8:	ldr	x1, [x0, #464]
  401acc:	mov	w0, #0xa                   	// #10
  401ad0:	bl	401370 <fputc@plt>
  401ad4:	mov	w0, #0x1                   	// #1
  401ad8:	bl	401320 <exit@plt>
  401adc:	cmp	w0, #0x6e
  401ae0:	b.eq	401dc4 <ferror@plt+0x794>  // b.none
  401ae4:	b.gt	401d70 <ferror@plt+0x740>
  401ae8:	cmp	w0, #0x64
  401aec:	b.eq	401e68 <ferror@plt+0x838>  // b.none
  401af0:	b.le	401b24 <ferror@plt+0x4f4>
  401af4:	cmp	w0, #0x69
  401af8:	b.eq	401db0 <ferror@plt+0x780>  // b.none
  401afc:	cmp	w0, #0x6c
  401b00:	b.ne	401b3c <ferror@plt+0x50c>  // b.any
  401b04:	add	x1, sp, #0x90
  401b08:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401b0c:	ldr	x0, [x0, #472]
  401b10:	bl	402bf0 <ferror@plt+0x15c0>
  401b14:	cbnz	w0, 401db8 <ferror@plt+0x788>
  401b18:	ldr	x0, [sp, #144]
  401b1c:	str	x0, [sp, #120]
  401b20:	b	401e74 <ferror@plt+0x844>
  401b24:	cmp	w0, #0x56
  401b28:	b.eq	401e00 <ferror@plt+0x7d0>  // b.none
  401b2c:	cmp	w0, #0x63
  401b30:	b.ne	401e30 <ferror@plt+0x800>  // b.any
  401b34:	orr	w25, w25, #0x8
  401b38:	b	401e74 <ferror@plt+0x844>
  401b3c:	cmp	w0, #0x68
  401b40:	b.ne	401e30 <ferror@plt+0x800>  // b.any
  401b44:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401b48:	ldr	x19, [x0, #488]
  401b4c:	mov	w2, #0x5                   	// #5
  401b50:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b54:	add	x1, x1, #0x2a0
  401b58:	mov	x0, #0x0                   	// #0
  401b5c:	bl	4015a0 <dcgettext@plt>
  401b60:	mov	x1, x19
  401b64:	bl	401310 <fputs@plt>
  401b68:	mov	w2, #0x5                   	// #5
  401b6c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b70:	add	x1, x1, #0x2b0
  401b74:	mov	x0, #0x0                   	// #0
  401b78:	bl	4015a0 <dcgettext@plt>
  401b7c:	adrp	x1, 416000 <ferror@plt+0x149d0>
  401b80:	ldr	x2, [x1, #496]
  401b84:	mov	x1, x0
  401b88:	mov	x0, x19
  401b8c:	bl	401600 <fprintf@plt>
  401b90:	mov	x1, x19
  401b94:	mov	w0, #0xa                   	// #10
  401b98:	bl	401370 <fputc@plt>
  401b9c:	mov	w2, #0x5                   	// #5
  401ba0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ba4:	add	x1, x1, #0x2d0
  401ba8:	mov	x0, #0x0                   	// #0
  401bac:	bl	4015a0 <dcgettext@plt>
  401bb0:	mov	x1, x19
  401bb4:	bl	401310 <fputs@plt>
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401bc0:	add	x1, x1, #0x308
  401bc4:	mov	x0, #0x0                   	// #0
  401bc8:	bl	4015a0 <dcgettext@plt>
  401bcc:	mov	x1, x19
  401bd0:	bl	401310 <fputs@plt>
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401bdc:	add	x1, x1, #0x318
  401be0:	mov	x0, #0x0                   	// #0
  401be4:	bl	4015a0 <dcgettext@plt>
  401be8:	mov	x1, x19
  401bec:	bl	401310 <fputs@plt>
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401bf8:	add	x1, x1, #0x350
  401bfc:	mov	x0, #0x0                   	// #0
  401c00:	bl	4015a0 <dcgettext@plt>
  401c04:	mov	x1, x19
  401c08:	bl	401310 <fputs@plt>
  401c0c:	mov	w2, #0x5                   	// #5
  401c10:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c14:	add	x1, x1, #0x390
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	bl	4015a0 <dcgettext@plt>
  401c20:	mov	x1, x19
  401c24:	bl	401310 <fputs@plt>
  401c28:	mov	w2, #0x5                   	// #5
  401c2c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c30:	add	x1, x1, #0x3d8
  401c34:	mov	x0, #0x0                   	// #0
  401c38:	bl	4015a0 <dcgettext@plt>
  401c3c:	mov	x1, x19
  401c40:	bl	401310 <fputs@plt>
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c4c:	add	x1, x1, #0x418
  401c50:	mov	x0, #0x0                   	// #0
  401c54:	bl	4015a0 <dcgettext@plt>
  401c58:	mov	x1, x19
  401c5c:	bl	401310 <fputs@plt>
  401c60:	mov	w2, #0x5                   	// #5
  401c64:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c68:	add	x1, x1, #0x458
  401c6c:	mov	x0, #0x0                   	// #0
  401c70:	bl	4015a0 <dcgettext@plt>
  401c74:	mov	x1, x19
  401c78:	bl	401310 <fputs@plt>
  401c7c:	mov	w2, #0x5                   	// #5
  401c80:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c84:	add	x1, x1, #0x498
  401c88:	mov	x0, #0x0                   	// #0
  401c8c:	bl	4015a0 <dcgettext@plt>
  401c90:	mov	x1, x19
  401c94:	bl	401310 <fputs@plt>
  401c98:	mov	w2, #0x5                   	// #5
  401c9c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ca0:	add	x1, x1, #0x4d8
  401ca4:	mov	x0, #0x0                   	// #0
  401ca8:	bl	4015a0 <dcgettext@plt>
  401cac:	mov	x1, x19
  401cb0:	bl	401310 <fputs@plt>
  401cb4:	mov	w2, #0x5                   	// #5
  401cb8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401cbc:	add	x1, x1, #0x518
  401cc0:	mov	x0, #0x0                   	// #0
  401cc4:	bl	4015a0 <dcgettext@plt>
  401cc8:	mov	x1, x19
  401ccc:	bl	401310 <fputs@plt>
  401cd0:	mov	w2, #0x5                   	// #5
  401cd4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401cd8:	add	x1, x1, #0x560
  401cdc:	mov	x0, #0x0                   	// #0
  401ce0:	bl	4015a0 <dcgettext@plt>
  401ce4:	mov	x1, x19
  401ce8:	bl	401310 <fputs@plt>
  401cec:	mov	x1, x19
  401cf0:	mov	w0, #0xa                   	// #10
  401cf4:	bl	401370 <fputc@plt>
  401cf8:	mov	w2, #0x5                   	// #5
  401cfc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d00:	add	x1, x1, #0x588
  401d04:	mov	x0, #0x0                   	// #0
  401d08:	bl	4015a0 <dcgettext@plt>
  401d0c:	mov	x19, x0
  401d10:	mov	w2, #0x5                   	// #5
  401d14:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d18:	add	x1, x1, #0x5a0
  401d1c:	mov	x0, #0x0                   	// #0
  401d20:	bl	4015a0 <dcgettext@plt>
  401d24:	mov	x4, x0
  401d28:	adrp	x3, 404000 <ferror@plt+0x29d0>
  401d2c:	add	x3, x3, #0x5b0
  401d30:	mov	x2, x19
  401d34:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d38:	add	x1, x1, #0x5c0
  401d3c:	adrp	x0, 404000 <ferror@plt+0x29d0>
  401d40:	add	x0, x0, #0x5d0
  401d44:	bl	4015e0 <printf@plt>
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d50:	add	x1, x1, #0x5e8
  401d54:	mov	x0, #0x0                   	// #0
  401d58:	bl	4015a0 <dcgettext@plt>
  401d5c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d60:	add	x1, x1, #0x608
  401d64:	bl	4015e0 <printf@plt>
  401d68:	mov	w0, #0x0                   	// #0
  401d6c:	bl	401320 <exit@plt>
  401d70:	cmp	w0, #0x76
  401d74:	b.eq	401df0 <ferror@plt+0x7c0>  // b.none
  401d78:	cmp	w0, #0x76
  401d7c:	b.le	401d98 <ferror@plt+0x768>
  401d80:	cmp	w0, #0x78
  401d84:	b.eq	401e70 <ferror@plt+0x840>  // b.none
  401d88:	cmp	w0, #0x7a
  401d8c:	b.ne	401e30 <ferror@plt+0x800>  // b.any
  401d90:	orr	w25, w25, #0x10
  401d94:	b	401e74 <ferror@plt+0x844>
  401d98:	cmp	w0, #0x6f
  401d9c:	b.eq	401dcc <ferror@plt+0x79c>  // b.none
  401da0:	cmp	w0, #0x70
  401da4:	b.ne	401e30 <ferror@plt+0x800>  // b.any
  401da8:	orr	w25, w25, #0x3
  401dac:	b	401e74 <ferror@plt+0x844>
  401db0:	orr	w25, w25, #0x20
  401db4:	b	401e74 <ferror@plt+0x844>
  401db8:	mov	x0, #0xffffffffffffffff    	// #-1
  401dbc:	str	x0, [sp, #120]
  401dc0:	b	401e74 <ferror@plt+0x844>
  401dc4:	orr	w25, w25, #0x1
  401dc8:	b	401e74 <ferror@plt+0x844>
  401dcc:	add	x1, sp, #0x90
  401dd0:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401dd4:	ldr	x0, [x0, #472]
  401dd8:	bl	402bf0 <ferror@plt+0x15c0>
  401ddc:	cbnz	w0, 401de8 <ferror@plt+0x7b8>
  401de0:	ldr	x20, [sp, #144]
  401de4:	b	401e74 <ferror@plt+0x844>
  401de8:	mov	x20, #0xffffffffffffffff    	// #-1
  401dec:	b	401e74 <ferror@plt+0x844>
  401df0:	ldr	w0, [x27, #512]
  401df4:	add	w0, w0, #0x1
  401df8:	str	w0, [x27, #512]
  401dfc:	b	401e74 <ferror@plt+0x844>
  401e00:	mov	w2, #0x5                   	// #5
  401e04:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401e08:	add	x1, x1, #0x618
  401e0c:	mov	x0, #0x0                   	// #0
  401e10:	bl	4015a0 <dcgettext@plt>
  401e14:	adrp	x2, 404000 <ferror@plt+0x29d0>
  401e18:	add	x2, x2, #0x628
  401e1c:	adrp	x1, 416000 <ferror@plt+0x149d0>
  401e20:	ldr	x1, [x1, #496]
  401e24:	bl	4015e0 <printf@plt>
  401e28:	mov	w0, #0x0                   	// #0
  401e2c:	bl	401320 <exit@plt>
  401e30:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401e34:	ldr	x19, [x0, #464]
  401e38:	mov	w2, #0x5                   	// #5
  401e3c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401e40:	add	x1, x1, #0x640
  401e44:	mov	x0, #0x0                   	// #0
  401e48:	bl	4015a0 <dcgettext@plt>
  401e4c:	adrp	x1, 416000 <ferror@plt+0x149d0>
  401e50:	ldr	x2, [x1, #496]
  401e54:	mov	x1, x0
  401e58:	mov	x0, x19
  401e5c:	bl	401600 <fprintf@plt>
  401e60:	mov	w0, #0x1                   	// #1
  401e64:	bl	401320 <exit@plt>
  401e68:	str	w26, [sp, #96]
  401e6c:	b	401e74 <ferror@plt+0x844>
  401e70:	mov	w28, w26
  401e74:	mov	x4, #0x0                   	// #0
  401e78:	mov	x3, x21
  401e7c:	mov	x2, x24
  401e80:	mov	x1, x23
  401e84:	mov	w0, w22
  401e88:	bl	4014c0 <getopt_long@plt>
  401e8c:	cmn	w0, #0x1
  401e90:	b.eq	401ea8 <ferror@plt+0x878>  // b.none
  401e94:	cmp	w0, #0x62
  401e98:	b.le	401adc <ferror@plt+0x4ac>
  401e9c:	add	x2, sp, #0x110
  401ea0:	add	x19, x21, #0x1a0
  401ea4:	b	4019e0 <ferror@plt+0x3b0>
  401ea8:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401eac:	ldr	w0, [x0, #480]
  401eb0:	cmp	w0, w22
  401eb4:	b.eq	401fb4 <ferror@plt+0x984>  // b.none
  401eb8:	add	w1, w0, #0x1
  401ebc:	adrp	x2, 416000 <ferror@plt+0x149d0>
  401ec0:	str	w1, [x2, #480]
  401ec4:	ldr	x0, [x23, w0, sxtw #3]
  401ec8:	adrp	x2, 416000 <ferror@plt+0x149d0>
  401ecc:	str	x0, [x2, #520]
  401ed0:	cmp	w1, w22
  401ed4:	b.ne	401fd4 <ferror@plt+0x9a4>  // b.any
  401ed8:	ldr	w1, [sp, #96]
  401edc:	cbz	w1, 402014 <ferror@plt+0x9e4>
  401ee0:	ldr	x1, [sp, #120]
  401ee4:	cmn	x1, #0x2
  401ee8:	b.eq	40241c <ferror@plt+0xdec>  // b.none
  401eec:	tbnz	x1, #63, 401ff4 <ferror@plt+0x9c4>
  401ef0:	tbnz	x20, #63, 4020c8 <ferror@plt+0xa98>
  401ef4:	mov	w2, #0x1b6                 	// #438
  401ef8:	mov	w1, #0x2                   	// #2
  401efc:	bl	4013e0 <open@plt>
  401f00:	mov	w26, w0
  401f04:	tbnz	w0, #31, 402438 <ferror@plt+0xe08>
  401f08:	ldr	x0, [sp, #120]
  401f0c:	cbz	x0, 401f18 <ferror@plt+0x8e8>
  401f10:	add	x0, x0, x20
  401f14:	str	x0, [sp, #120]
  401f18:	bl	401450 <getpagesize@plt>
  401f1c:	lsl	w19, w0, #8
  401f20:	sxtw	x0, w19
  401f24:	str	x0, [sp, #128]
  401f28:	add	x2, sp, #0x90
  401f2c:	mov	w1, w26
  401f30:	mov	w0, #0x0                   	// #0
  401f34:	bl	401590 <__fxstat@plt>
  401f38:	cbnz	w0, 4020e8 <ferror@plt+0xab8>
  401f3c:	ldrsw	x0, [sp, #200]
  401f40:	str	x0, [sp, #96]
  401f44:	mov	w2, #0x0                   	// #0
  401f48:	mov	x1, x20
  401f4c:	mov	w0, w26
  401f50:	bl	401380 <lseek@plt>
  401f54:	tbnz	x0, #63, 402110 <ferror@plt+0xae0>
  401f58:	ldr	x0, [sp, #96]
  401f5c:	add	x21, x0, #0x8
  401f60:	mov	x0, x21
  401f64:	bl	4013d0 <malloc@plt>
  401f68:	mov	x22, x0
  401f6c:	cmp	x0, #0x0
  401f70:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  401f74:	b.ne	402140 <ferror@plt+0xb10>  // b.any
  401f78:	ldr	x0, [sp, #120]
  401f7c:	cmp	x0, #0x0
  401f80:	cset	w1, eq  // eq = none
  401f84:	str	w1, [sp, #140]
  401f88:	cmp	w1, #0x0
  401f8c:	ccmp	x20, x0, #0x1, eq  // eq = none
  401f90:	b.ge	402138 <ferror@plt+0xb08>  // b.tcont
  401f94:	mov	x25, x20
  401f98:	mov	x23, #0x0                   	// #0
  401f9c:	mov	x27, #0x0                   	// #0
  401fa0:	str	xzr, [sp, #112]
  401fa4:	mov	x28, #0x101010101010101     	// #72340172838076673
  401fa8:	sxtw	x0, w19
  401fac:	str	x0, [sp, #104]
  401fb0:	b	4021f4 <ferror@plt+0xbc4>
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401fbc:	add	x1, x1, #0x678
  401fc0:	mov	x0, #0x0                   	// #0
  401fc4:	bl	4015a0 <dcgettext@plt>
  401fc8:	mov	x1, x0
  401fcc:	mov	w0, #0x1                   	// #1
  401fd0:	bl	4015b0 <errx@plt>
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401fdc:	add	x1, x1, #0x690
  401fe0:	mov	x0, #0x0                   	// #0
  401fe4:	bl	4015a0 <dcgettext@plt>
  401fe8:	mov	x1, x0
  401fec:	mov	w0, #0x1                   	// #1
  401ff0:	bl	4015b0 <errx@plt>
  401ff4:	mov	w2, #0x5                   	// #5
  401ff8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ffc:	add	x1, x1, #0x6b0
  402000:	mov	x0, #0x0                   	// #0
  402004:	bl	4015a0 <dcgettext@plt>
  402008:	mov	x1, x0
  40200c:	mov	w0, #0x1                   	// #1
  402010:	bl	4015b0 <errx@plt>
  402014:	ldr	x1, [sp, #120]
  402018:	cmn	x1, #0x2
  40201c:	b.eq	402088 <ferror@plt+0xa58>  // b.none
  402020:	ldr	x1, [sp, #120]
  402024:	cmp	x1, #0x0
  402028:	b.le	4020a8 <ferror@plt+0xa78>
  40202c:	tbnz	x20, #63, 4020c8 <ferror@plt+0xa98>
  402030:	ldr	w1, [sp, #96]
  402034:	orr	w1, w25, w1
  402038:	cbnz	w1, 402424 <ferror@plt+0xdf4>
  40203c:	mov	w2, #0x1b6                 	// #438
  402040:	mov	w1, #0x42                  	// #66
  402044:	bl	4013e0 <open@plt>
  402048:	mov	w26, w0
  40204c:	tbnz	w0, #31, 402438 <ferror@plt+0xe08>
  402050:	cbz	w28, 4023a4 <ferror@plt+0xd74>
  402054:	ldr	x2, [sp, #120]
  402058:	mov	x1, x20
  40205c:	mov	w0, w26
  402060:	bl	401340 <posix_fallocate@plt>
  402064:	tbz	w0, #31, 4023b8 <ferror@plt+0xd88>
  402068:	mov	w2, #0x5                   	// #5
  40206c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402070:	add	x1, x1, #0x210
  402074:	mov	x0, #0x0                   	// #0
  402078:	bl	4015a0 <dcgettext@plt>
  40207c:	mov	x1, x0
  402080:	mov	w0, #0x1                   	// #1
  402084:	bl	401610 <err@plt>
  402088:	mov	w2, #0x5                   	// #5
  40208c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402090:	add	x1, x1, #0x6d0
  402094:	mov	x0, #0x0                   	// #0
  402098:	bl	4015a0 <dcgettext@plt>
  40209c:	mov	x1, x0
  4020a0:	mov	w0, #0x1                   	// #1
  4020a4:	bl	4015b0 <errx@plt>
  4020a8:	mov	w2, #0x5                   	// #5
  4020ac:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4020b0:	add	x1, x1, #0x6b0
  4020b4:	mov	x0, #0x0                   	// #0
  4020b8:	bl	4015a0 <dcgettext@plt>
  4020bc:	mov	x1, x0
  4020c0:	mov	w0, #0x1                   	// #1
  4020c4:	bl	4015b0 <errx@plt>
  4020c8:	mov	w2, #0x5                   	// #5
  4020cc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4020d0:	add	x1, x1, #0x6f0
  4020d4:	mov	x0, #0x0                   	// #0
  4020d8:	bl	4015a0 <dcgettext@plt>
  4020dc:	mov	x1, x0
  4020e0:	mov	w0, #0x1                   	// #1
  4020e4:	bl	4015b0 <errx@plt>
  4020e8:	mov	w2, #0x5                   	// #5
  4020ec:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4020f0:	add	x1, x1, #0x720
  4020f4:	mov	x0, #0x0                   	// #0
  4020f8:	bl	4015a0 <dcgettext@plt>
  4020fc:	adrp	x1, 416000 <ferror@plt+0x149d0>
  402100:	ldr	x2, [x1, #520]
  402104:	mov	x1, x0
  402108:	mov	w0, #0x1                   	// #1
  40210c:	bl	401610 <err@plt>
  402110:	mov	w2, #0x5                   	// #5
  402114:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402118:	add	x1, x1, #0x738
  40211c:	mov	x0, #0x0                   	// #0
  402120:	bl	4015a0 <dcgettext@plt>
  402124:	adrp	x1, 416000 <ferror@plt+0x149d0>
  402128:	ldr	x2, [x1, #520]
  40212c:	mov	x1, x0
  402130:	mov	w0, #0x1                   	// #1
  402134:	bl	401610 <err@plt>
  402138:	str	xzr, [sp, #112]
  40213c:	b	402164 <ferror@plt+0xb34>
  402140:	mov	x2, x21
  402144:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402148:	add	x1, x1, #0x750
  40214c:	mov	w0, #0x1                   	// #1
  402150:	bl	401610 <err@plt>
  402154:	bl	4015f0 <__errno_location@plt>
  402158:	ldr	w0, [x0]
  40215c:	cmp	w0, #0x6
  402160:	b.ne	402210 <ferror@plt+0xbe0>  // b.any
  402164:	mov	x0, x22
  402168:	bl	401510 <free@plt>
  40216c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402170:	ldr	w0, [x0, #512]
  402174:	cbz	w0, 4023b8 <ferror@plt+0xd88>
  402178:	ldr	x21, [sp, #112]
  40217c:	mov	x1, x21
  402180:	mov	w0, #0x3                   	// #3
  402184:	bl	403564 <ferror@plt+0x1f34>
  402188:	mov	x19, x0
  40218c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402190:	ldr	x20, [x0, #488]
  402194:	mov	w2, #0x5                   	// #5
  402198:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40219c:	add	x1, x1, #0x780
  4021a0:	mov	x0, #0x0                   	// #0
  4021a4:	bl	4015a0 <dcgettext@plt>
  4021a8:	mov	x4, x21
  4021ac:	mov	x3, x19
  4021b0:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4021b4:	ldr	x2, [x1, #520]
  4021b8:	mov	x1, x0
  4021bc:	mov	x0, x20
  4021c0:	bl	401600 <fprintf@plt>
  4021c4:	mov	x0, x19
  4021c8:	bl	401510 <free@plt>
  4021cc:	b	4023b8 <ferror@plt+0xd88>
  4021d0:	bl	4015f0 <__errno_location@plt>
  4021d4:	ldr	w0, [x0]
  4021d8:	cbnz	w0, 402270 <ferror@plt+0xc40>
  4021dc:	cbnz	x23, 402380 <ferror@plt+0xd50>
  4021e0:	ldr	w0, [sp, #140]
  4021e4:	cmp	w0, #0x0
  4021e8:	ldr	x0, [sp, #120]
  4021ec:	ccmp	x0, x20, #0x0, eq  // eq = none
  4021f0:	b.le	402164 <ferror@plt+0xb34>
  4021f4:	mov	w2, #0x3                   	// #3
  4021f8:	mov	x1, x20
  4021fc:	mov	w0, w26
  402200:	bl	401380 <lseek@plt>
  402204:	mov	x20, x0
  402208:	cmn	x0, #0x1
  40220c:	b.eq	402154 <ferror@plt+0xb24>  // b.none
  402210:	ldr	x21, [sp, #120]
  402214:	cmp	x21, #0x0
  402218:	cset	w19, ne  // ne = any
  40221c:	cmp	w19, #0x0
  402220:	ccmp	x20, x21, #0x1, ne  // ne = any
  402224:	b.ge	402164 <ferror@plt+0xb34>  // b.tcont
  402228:	mov	w2, #0x4                   	// #4
  40222c:	mov	x1, x20
  402230:	mov	w0, w26
  402234:	bl	401380 <lseek@plt>
  402238:	cmp	w19, #0x0
  40223c:	ccmp	x21, x0, #0x0, ne  // ne = any
  402240:	csel	x24, x0, x21, ge  // ge = tcont
  402244:	cmp	x20, #0x0
  402248:	ccmp	x24, #0x0, #0x1, ge  // ge = tcont
  40224c:	b.lt	402164 <ferror@plt+0xb34>  // b.tstop
  402250:	mov	w3, #0x2                   	// #2
  402254:	mov	x2, x24
  402258:	mov	x1, x20
  40225c:	mov	w0, w26
  402260:	bl	4014a0 <posix_fadvise@plt>
  402264:	cmp	x20, x24
  402268:	b.lt	4022f4 <ferror@plt+0xcc4>  // b.tstop
  40226c:	b	4021dc <ferror@plt+0xbac>
  402270:	mov	w2, #0x5                   	// #5
  402274:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402278:	add	x1, x1, #0x770
  40227c:	mov	x0, #0x0                   	// #0
  402280:	bl	4015a0 <dcgettext@plt>
  402284:	adrp	x1, 416000 <ferror@plt+0x149d0>
  402288:	ldr	x2, [x1, #520]
  40228c:	mov	x1, x0
  402290:	mov	w0, #0x1                   	// #1
  402294:	bl	401610 <err@plt>
  402298:	sub	x19, x24, x20
  40229c:	cmp	x19, #0x0
  4022a0:	b.le	4021dc <ferror@plt+0xbac>
  4022a4:	add	x2, x22, x19
  4022a8:	str	x28, [x22, x19]
  4022ac:	mov	x1, x22
  4022b0:	mov	x0, x1
  4022b4:	ldr	x3, [x1], #8
  4022b8:	cbz	x3, 4022b0 <ferror@plt+0xc80>
  4022bc:	ldrsb	w1, [x0], #1
  4022c0:	cbz	w1, 4022bc <ferror@plt+0xc8c>
  4022c4:	cmp	x2, x0
  4022c8:	b.cs	402328 <ferror@plt+0xcf8>  // b.hs, b.nlast
  4022cc:	cmp	x23, #0x0
  4022d0:	csel	x27, x27, x20, ne  // ne = any
  4022d4:	add	x23, x23, x19
  4022d8:	sub	x21, x20, x25
  4022dc:	ldr	x0, [sp, #104]
  4022e0:	cmp	x21, x0
  4022e4:	b.gt	402358 <ferror@plt+0xd28>
  4022e8:	add	x20, x20, x19
  4022ec:	cmp	x24, x20
  4022f0:	b.le	4021dc <ferror@plt+0xbac>
  4022f4:	mov	x3, x20
  4022f8:	ldr	x2, [sp, #96]
  4022fc:	mov	x1, x22
  402300:	mov	w0, w26
  402304:	bl	401560 <pread@plt>
  402308:	mov	x19, x0
  40230c:	tbnz	x0, #63, 4021d0 <ferror@plt+0xba0>
  402310:	cmp	x0, #0x0
  402314:	b.le	4021dc <ferror@plt+0xbac>
  402318:	sub	x0, x24, x0
  40231c:	cmp	x0, x20
  402320:	b.ge	4022a4 <ferror@plt+0xc74>  // b.tcont
  402324:	b	402298 <ferror@plt+0xc68>
  402328:	cbz	x23, 4022d8 <ferror@plt+0xca8>
  40232c:	mov	x3, x23
  402330:	mov	x2, x27
  402334:	mov	w1, #0x3                   	// #3
  402338:	mov	w0, w26
  40233c:	bl	401790 <ferror@plt+0x160>
  402340:	ldr	x0, [sp, #112]
  402344:	add	x0, x0, x23
  402348:	str	x0, [sp, #112]
  40234c:	mov	x23, #0x0                   	// #0
  402350:	mov	x27, #0x0                   	// #0
  402354:	b	4022d8 <ferror@plt+0xca8>
  402358:	ldr	x0, [sp, #128]
  40235c:	udiv	x21, x21, x0
  402360:	mul	x21, x0, x21
  402364:	mov	w3, #0x4                   	// #4
  402368:	mov	x2, x21
  40236c:	mov	x1, x25
  402370:	mov	w0, w26
  402374:	bl	4014a0 <posix_fadvise@plt>
  402378:	add	x25, x25, x21
  40237c:	b	4022e8 <ferror@plt+0xcb8>
  402380:	mov	x3, x23
  402384:	mov	x2, x27
  402388:	mov	w1, #0x3                   	// #3
  40238c:	mov	w0, w26
  402390:	bl	401790 <ferror@plt+0x160>
  402394:	ldr	x0, [sp, #112]
  402398:	add	x0, x0, x23
  40239c:	str	x0, [sp, #112]
  4023a0:	b	4021e0 <ferror@plt+0xbb0>
  4023a4:	ldr	x3, [sp, #120]
  4023a8:	mov	x2, x20
  4023ac:	mov	w1, w25
  4023b0:	mov	w0, w26
  4023b4:	bl	401790 <ferror@plt+0x160>
  4023b8:	mov	w0, w26
  4023bc:	bl	4013c0 <fsync@plt>
  4023c0:	mov	w19, w0
  4023c4:	mov	w0, w26
  4023c8:	bl	401470 <close@plt>
  4023cc:	orr	w19, w19, w0
  4023d0:	cbnz	w19, 4023f4 <ferror@plt+0xdc4>
  4023d4:	mov	w0, #0x0                   	// #0
  4023d8:	ldp	x19, x20, [sp, #16]
  4023dc:	ldp	x21, x22, [sp, #32]
  4023e0:	ldp	x23, x24, [sp, #48]
  4023e4:	ldp	x25, x26, [sp, #64]
  4023e8:	ldp	x27, x28, [sp, #80]
  4023ec:	ldp	x29, x30, [sp], #288
  4023f0:	ret
  4023f4:	mov	w2, #0x5                   	// #5
  4023f8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4023fc:	add	x1, x1, #0x7b0
  402400:	mov	x0, #0x0                   	// #0
  402404:	bl	4015a0 <dcgettext@plt>
  402408:	adrp	x1, 416000 <ferror@plt+0x149d0>
  40240c:	ldr	x2, [x1, #520]
  402410:	mov	x1, x0
  402414:	mov	w0, #0x1                   	// #1
  402418:	bl	401610 <err@plt>
  40241c:	str	xzr, [sp, #120]
  402420:	b	401ef0 <ferror@plt+0x8c0>
  402424:	mov	w2, #0x1b6                 	// #438
  402428:	mov	w1, #0x2                   	// #2
  40242c:	bl	4013e0 <open@plt>
  402430:	mov	w26, w0
  402434:	tbz	w0, #31, 402050 <ferror@plt+0xa20>
  402438:	mov	w2, #0x5                   	// #5
  40243c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402440:	add	x1, x1, #0x710
  402444:	mov	x0, #0x0                   	// #0
  402448:	bl	4015a0 <dcgettext@plt>
  40244c:	adrp	x1, 416000 <ferror@plt+0x149d0>
  402450:	ldr	x2, [x1, #520]
  402454:	mov	x1, x0
  402458:	mov	w0, #0x1                   	// #1
  40245c:	bl	401610 <err@plt>
  402460:	str	xzr, [x1]
  402464:	cbnz	x0, 402470 <ferror@plt+0xe40>
  402468:	b	4024c8 <ferror@plt+0xe98>
  40246c:	add	x0, x0, #0x1
  402470:	ldrsb	w2, [x0]
  402474:	cmp	w2, #0x2f
  402478:	b.ne	402488 <ferror@plt+0xe58>  // b.any
  40247c:	ldrsb	w2, [x0, #1]
  402480:	cmp	w2, #0x2f
  402484:	b.eq	40246c <ferror@plt+0xe3c>  // b.none
  402488:	ldrsb	w2, [x0]
  40248c:	cbz	w2, 4024cc <ferror@plt+0xe9c>
  402490:	mov	x2, #0x1                   	// #1
  402494:	str	x2, [x1]
  402498:	add	x3, x0, x2
  40249c:	ldrsb	w2, [x0, #1]
  4024a0:	cmp	w2, #0x2f
  4024a4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4024a8:	b.eq	4024c8 <ferror@plt+0xe98>  // b.none
  4024ac:	ldr	x2, [x1]
  4024b0:	add	x2, x2, #0x1
  4024b4:	str	x2, [x1]
  4024b8:	ldrsb	w2, [x3, #1]!
  4024bc:	cmp	w2, #0x2f
  4024c0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4024c4:	b.ne	4024ac <ferror@plt+0xe7c>  // b.any
  4024c8:	ret
  4024cc:	mov	x0, #0x0                   	// #0
  4024d0:	b	4024c8 <ferror@plt+0xe98>
  4024d4:	stp	x29, x30, [sp, #-80]!
  4024d8:	mov	x29, sp
  4024dc:	stp	x19, x20, [sp, #16]
  4024e0:	stp	x21, x22, [sp, #32]
  4024e4:	stp	x23, x24, [sp, #48]
  4024e8:	mov	x24, x1
  4024ec:	ldrsb	w1, [x0]
  4024f0:	cbz	w1, 402570 <ferror@plt+0xf40>
  4024f4:	str	x25, [sp, #64]
  4024f8:	mov	x19, #0x1                   	// #1
  4024fc:	mov	w21, #0x0                   	// #0
  402500:	mov	w23, #0x0                   	// #0
  402504:	mov	w25, #0x1                   	// #1
  402508:	sub	x22, x0, #0x1
  40250c:	b	402524 <ferror@plt+0xef4>
  402510:	mov	w21, w23
  402514:	mov	w20, w19
  402518:	add	x19, x19, #0x1
  40251c:	ldrsb	w1, [x22, x19]
  402520:	cbz	w1, 402550 <ferror@plt+0xf20>
  402524:	sub	w20, w19, #0x1
  402528:	cbnz	w21, 402510 <ferror@plt+0xee0>
  40252c:	cmp	w1, #0x5c
  402530:	b.eq	402548 <ferror@plt+0xf18>  // b.none
  402534:	mov	x0, x24
  402538:	bl	401550 <strchr@plt>
  40253c:	cbz	x0, 402514 <ferror@plt+0xee4>
  402540:	ldr	x25, [sp, #64]
  402544:	b	402554 <ferror@plt+0xf24>
  402548:	mov	w21, w25
  40254c:	b	402514 <ferror@plt+0xee4>
  402550:	ldr	x25, [sp, #64]
  402554:	sub	w0, w20, w21
  402558:	sxtw	x0, w0
  40255c:	ldp	x19, x20, [sp, #16]
  402560:	ldp	x21, x22, [sp, #32]
  402564:	ldp	x23, x24, [sp, #48]
  402568:	ldp	x29, x30, [sp], #80
  40256c:	ret
  402570:	mov	w20, #0x0                   	// #0
  402574:	mov	w21, #0x0                   	// #0
  402578:	b	402554 <ferror@plt+0xf24>
  40257c:	stp	x29, x30, [sp, #-64]!
  402580:	mov	x29, sp
  402584:	stp	x19, x20, [sp, #16]
  402588:	stp	x21, x22, [sp, #32]
  40258c:	mov	x19, x0
  402590:	mov	x22, x1
  402594:	mov	w21, w2
  402598:	str	xzr, [sp, #56]
  40259c:	bl	4015f0 <__errno_location@plt>
  4025a0:	str	wzr, [x0]
  4025a4:	cbz	x19, 4025b4 <ferror@plt+0xf84>
  4025a8:	mov	x20, x0
  4025ac:	ldrsb	w0, [x19]
  4025b0:	cbnz	w0, 4025d0 <ferror@plt+0xfa0>
  4025b4:	mov	x3, x19
  4025b8:	mov	x2, x22
  4025bc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4025c0:	add	x1, x1, #0xae8
  4025c4:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4025c8:	ldr	w0, [x0, #456]
  4025cc:	bl	4015b0 <errx@plt>
  4025d0:	mov	w3, #0x0                   	// #0
  4025d4:	mov	w2, w21
  4025d8:	add	x1, sp, #0x38
  4025dc:	mov	x0, x19
  4025e0:	bl	401440 <__strtoul_internal@plt>
  4025e4:	ldr	w1, [x20]
  4025e8:	cbnz	w1, 402614 <ferror@plt+0xfe4>
  4025ec:	ldr	x1, [sp, #56]
  4025f0:	cmp	x1, x19
  4025f4:	b.eq	4025b4 <ferror@plt+0xf84>  // b.none
  4025f8:	cbz	x1, 402604 <ferror@plt+0xfd4>
  4025fc:	ldrsb	w1, [x1]
  402600:	cbnz	w1, 4025b4 <ferror@plt+0xf84>
  402604:	ldp	x19, x20, [sp, #16]
  402608:	ldp	x21, x22, [sp, #32]
  40260c:	ldp	x29, x30, [sp], #64
  402610:	ret
  402614:	cmp	w1, #0x22
  402618:	b.ne	4025b4 <ferror@plt+0xf84>  // b.any
  40261c:	mov	x3, x19
  402620:	mov	x2, x22
  402624:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402628:	add	x1, x1, #0xae8
  40262c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402630:	ldr	w0, [x0, #456]
  402634:	bl	401610 <err@plt>
  402638:	stp	x29, x30, [sp, #-32]!
  40263c:	mov	x29, sp
  402640:	stp	x19, x20, [sp, #16]
  402644:	mov	x20, x0
  402648:	mov	x19, x1
  40264c:	bl	40257c <ferror@plt+0xf4c>
  402650:	mov	x1, #0xffffffff            	// #4294967295
  402654:	cmp	x0, x1
  402658:	b.hi	402668 <ferror@plt+0x1038>  // b.pmore
  40265c:	ldp	x19, x20, [sp, #16]
  402660:	ldp	x29, x30, [sp], #32
  402664:	ret
  402668:	bl	4015f0 <__errno_location@plt>
  40266c:	mov	w1, #0x22                  	// #34
  402670:	str	w1, [x0]
  402674:	mov	x3, x20
  402678:	mov	x2, x19
  40267c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402680:	add	x1, x1, #0xae8
  402684:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402688:	ldr	w0, [x0, #456]
  40268c:	bl	401610 <err@plt>
  402690:	stp	x29, x30, [sp, #-32]!
  402694:	mov	x29, sp
  402698:	stp	x19, x20, [sp, #16]
  40269c:	mov	x20, x0
  4026a0:	mov	x19, x1
  4026a4:	bl	402638 <ferror@plt+0x1008>
  4026a8:	mov	w1, #0xffff                	// #65535
  4026ac:	cmp	w0, w1
  4026b0:	b.hi	4026c0 <ferror@plt+0x1090>  // b.pmore
  4026b4:	ldp	x19, x20, [sp, #16]
  4026b8:	ldp	x29, x30, [sp], #32
  4026bc:	ret
  4026c0:	bl	4015f0 <__errno_location@plt>
  4026c4:	mov	w1, #0x22                  	// #34
  4026c8:	str	w1, [x0]
  4026cc:	mov	x3, x20
  4026d0:	mov	x2, x19
  4026d4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4026d8:	add	x1, x1, #0xae8
  4026dc:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4026e0:	ldr	w0, [x0, #456]
  4026e4:	bl	401610 <err@plt>
  4026e8:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4026ec:	str	w0, [x1, #456]
  4026f0:	ret
  4026f4:	stp	x29, x30, [sp, #-128]!
  4026f8:	mov	x29, sp
  4026fc:	stp	x19, x20, [sp, #16]
  402700:	str	xzr, [x1]
  402704:	cbz	x0, 402b14 <ferror@plt+0x14e4>
  402708:	stp	x21, x22, [sp, #32]
  40270c:	mov	x19, x0
  402710:	mov	x21, x1
  402714:	mov	x22, x2
  402718:	ldrsb	w0, [x0]
  40271c:	cbz	w0, 402b1c <ferror@plt+0x14ec>
  402720:	stp	x23, x24, [sp, #48]
  402724:	bl	4014f0 <__ctype_b_loc@plt>
  402728:	mov	x24, x0
  40272c:	ldr	x4, [x0]
  402730:	mov	x1, x19
  402734:	ldrsb	w2, [x1]
  402738:	and	x0, x2, #0xff
  40273c:	ldrh	w3, [x4, x0, lsl #1]
  402740:	tbz	w3, #13, 40274c <ferror@plt+0x111c>
  402744:	add	x1, x1, #0x1
  402748:	b	402734 <ferror@plt+0x1104>
  40274c:	cmp	w2, #0x2d
  402750:	b.eq	402b40 <ferror@plt+0x1510>  // b.none
  402754:	stp	x25, x26, [sp, #64]
  402758:	bl	4015f0 <__errno_location@plt>
  40275c:	mov	x25, x0
  402760:	str	wzr, [x0]
  402764:	str	xzr, [sp, #120]
  402768:	mov	w3, #0x0                   	// #0
  40276c:	mov	w2, #0x0                   	// #0
  402770:	add	x1, sp, #0x78
  402774:	mov	x0, x19
  402778:	bl	401440 <__strtoul_internal@plt>
  40277c:	mov	x26, x0
  402780:	ldr	x20, [sp, #120]
  402784:	cmp	x20, x19
  402788:	b.eq	4027c4 <ferror@plt+0x1194>  // b.none
  40278c:	ldr	w0, [x25]
  402790:	cbz	w0, 4027a0 <ferror@plt+0x1170>
  402794:	sub	x1, x26, #0x1
  402798:	cmn	x1, #0x3
  40279c:	b.hi	4027e0 <ferror@plt+0x11b0>  // b.pmore
  4027a0:	cbz	x20, 402ae0 <ferror@plt+0x14b0>
  4027a4:	ldrsb	w0, [x20]
  4027a8:	cbz	w0, 402ae8 <ferror@plt+0x14b8>
  4027ac:	stp	x27, x28, [sp, #80]
  4027b0:	mov	w19, #0x0                   	// #0
  4027b4:	mov	x27, #0x0                   	// #0
  4027b8:	add	x0, sp, #0x78
  4027bc:	str	x0, [sp, #104]
  4027c0:	b	4028cc <ferror@plt+0x129c>
  4027c4:	ldr	w0, [x25]
  4027c8:	mov	w20, #0xffffffea            	// #-22
  4027cc:	cbnz	w0, 4027e0 <ferror@plt+0x11b0>
  4027d0:	ldp	x21, x22, [sp, #32]
  4027d4:	ldp	x23, x24, [sp, #48]
  4027d8:	ldp	x25, x26, [sp, #64]
  4027dc:	b	402b24 <ferror@plt+0x14f4>
  4027e0:	neg	w20, w0
  4027e4:	b	402af0 <ferror@plt+0x14c0>
  4027e8:	ldrsb	w0, [x20, #2]
  4027ec:	and	w0, w0, #0xffffffdf
  4027f0:	cmp	w0, #0x42
  4027f4:	b.ne	4028ec <ferror@plt+0x12bc>  // b.any
  4027f8:	ldrsb	w0, [x20, #3]
  4027fc:	cbnz	w0, 4028ec <ferror@plt+0x12bc>
  402800:	mov	w23, #0x400                 	// #1024
  402804:	b	402810 <ferror@plt+0x11e0>
  402808:	cbnz	w0, 4028ec <ferror@plt+0x12bc>
  40280c:	mov	w23, #0x400                 	// #1024
  402810:	ldrsb	w20, [x20]
  402814:	mov	w1, w20
  402818:	adrp	x0, 404000 <ferror@plt+0x29d0>
  40281c:	add	x0, x0, #0xaf8
  402820:	bl	401550 <strchr@plt>
  402824:	cbz	x0, 4029c8 <ferror@plt+0x1398>
  402828:	adrp	x2, 404000 <ferror@plt+0x29d0>
  40282c:	add	x2, x2, #0xaf8
  402830:	sub	x0, x0, x2
  402834:	add	w2, w0, #0x1
  402838:	cbz	w2, 402be0 <ferror@plt+0x15b0>
  40283c:	sxtw	x3, w23
  402840:	umulh	x0, x26, x3
  402844:	cbnz	x0, 402a10 <ferror@plt+0x13e0>
  402848:	sub	w1, w2, #0x2
  40284c:	mul	x26, x26, x3
  402850:	cmn	w1, #0x1
  402854:	b.eq	4029f0 <ferror@plt+0x13c0>  // b.none
  402858:	umulh	x0, x26, x3
  40285c:	sub	w1, w1, #0x1
  402860:	cbz	x0, 40284c <ferror@plt+0x121c>
  402864:	mov	w20, #0xffffffde            	// #-34
  402868:	b	4029f4 <ferror@plt+0x13c4>
  40286c:	ldrsb	w0, [x20]
  402870:	cbz	w0, 402b80 <ferror@plt+0x1550>
  402874:	mov	x2, x23
  402878:	mov	x1, x20
  40287c:	mov	x0, x28
  402880:	bl	401400 <strncmp@plt>
  402884:	cbnz	w0, 402b98 <ferror@plt+0x1568>
  402888:	add	x1, x20, x23
  40288c:	ldrsb	w0, [x20, x23]
  402890:	cmp	w0, #0x30
  402894:	b.ne	402924 <ferror@plt+0x12f4>  // b.any
  402898:	mov	x20, x1
  40289c:	add	w2, w19, #0x1
  4028a0:	sub	w19, w20, w1
  4028a4:	add	w19, w19, w2
  4028a8:	ldrsb	w0, [x20, #1]!
  4028ac:	cmp	w0, #0x30
  4028b0:	b.eq	4028a0 <ferror@plt+0x1270>  // b.none
  4028b4:	sxtb	x0, w0
  4028b8:	ldr	x1, [x24]
  4028bc:	ldrh	w0, [x1, x0, lsl #1]
  4028c0:	tbnz	w0, #11, 40292c <ferror@plt+0x12fc>
  4028c4:	str	x20, [sp, #120]
  4028c8:	ldr	x20, [sp, #120]
  4028cc:	ldrsb	w0, [x20, #1]
  4028d0:	cmp	w0, #0x69
  4028d4:	b.eq	4027e8 <ferror@plt+0x11b8>  // b.none
  4028d8:	and	w1, w0, #0xffffffdf
  4028dc:	cmp	w1, #0x42
  4028e0:	b.ne	402808 <ferror@plt+0x11d8>  // b.any
  4028e4:	ldrsb	w0, [x20, #2]
  4028e8:	cbz	w0, 4029c0 <ferror@plt+0x1390>
  4028ec:	bl	4013a0 <localeconv@plt>
  4028f0:	cbz	x0, 402b50 <ferror@plt+0x1520>
  4028f4:	ldr	x28, [x0]
  4028f8:	cbz	x28, 402b68 <ferror@plt+0x1538>
  4028fc:	mov	x0, x28
  402900:	bl	401300 <strlen@plt>
  402904:	mov	x23, x0
  402908:	cbz	x27, 40286c <ferror@plt+0x123c>
  40290c:	mov	w20, #0xffffffea            	// #-22
  402910:	ldp	x21, x22, [sp, #32]
  402914:	ldp	x23, x24, [sp, #48]
  402918:	ldp	x25, x26, [sp, #64]
  40291c:	ldp	x27, x28, [sp, #80]
  402920:	b	402b24 <ferror@plt+0x14f4>
  402924:	mov	x20, x1
  402928:	b	4028b4 <ferror@plt+0x1284>
  40292c:	str	wzr, [x25]
  402930:	str	xzr, [sp, #120]
  402934:	mov	w3, #0x0                   	// #0
  402938:	mov	w2, #0x0                   	// #0
  40293c:	ldr	x1, [sp, #104]
  402940:	mov	x0, x20
  402944:	bl	401440 <__strtoul_internal@plt>
  402948:	mov	x27, x0
  40294c:	ldr	x0, [sp, #120]
  402950:	cmp	x0, x20
  402954:	b.eq	402994 <ferror@plt+0x1364>  // b.none
  402958:	ldr	w1, [x25]
  40295c:	cbz	w1, 40296c <ferror@plt+0x133c>
  402960:	sub	x2, x27, #0x1
  402964:	cmn	x2, #0x3
  402968:	b.hi	4029b4 <ferror@plt+0x1384>  // b.pmore
  40296c:	cbz	x27, 4028c8 <ferror@plt+0x1298>
  402970:	cbz	x0, 402bb0 <ferror@plt+0x1580>
  402974:	ldrsb	w0, [x0]
  402978:	cbnz	w0, 4028c8 <ferror@plt+0x1298>
  40297c:	mov	w20, #0xffffffea            	// #-22
  402980:	ldp	x21, x22, [sp, #32]
  402984:	ldp	x23, x24, [sp, #48]
  402988:	ldp	x25, x26, [sp, #64]
  40298c:	ldp	x27, x28, [sp, #80]
  402990:	b	402b24 <ferror@plt+0x14f4>
  402994:	ldr	w1, [x25]
  402998:	mov	w20, #0xffffffea            	// #-22
  40299c:	cbnz	w1, 4029b4 <ferror@plt+0x1384>
  4029a0:	ldp	x21, x22, [sp, #32]
  4029a4:	ldp	x23, x24, [sp, #48]
  4029a8:	ldp	x25, x26, [sp, #64]
  4029ac:	ldp	x27, x28, [sp, #80]
  4029b0:	b	402b24 <ferror@plt+0x14f4>
  4029b4:	neg	w20, w1
  4029b8:	ldp	x27, x28, [sp, #80]
  4029bc:	b	402af0 <ferror@plt+0x14c0>
  4029c0:	mov	w23, #0x3e8                 	// #1000
  4029c4:	b	402810 <ferror@plt+0x11e0>
  4029c8:	mov	w1, w20
  4029cc:	adrp	x0, 404000 <ferror@plt+0x29d0>
  4029d0:	add	x0, x0, #0xb08
  4029d4:	bl	401550 <strchr@plt>
  4029d8:	cbz	x0, 402bc8 <ferror@plt+0x1598>
  4029dc:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4029e0:	add	x2, x2, #0xb08
  4029e4:	sub	x0, x0, x2
  4029e8:	add	w2, w0, #0x1
  4029ec:	b	402838 <ferror@plt+0x1208>
  4029f0:	mov	w20, #0x0                   	// #0
  4029f4:	cbz	x22, 4029fc <ferror@plt+0x13cc>
  4029f8:	str	w2, [x22]
  4029fc:	cmp	x27, #0x0
  402a00:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402a04:	b.ne	402a18 <ferror@plt+0x13e8>  // b.any
  402a08:	ldp	x27, x28, [sp, #80]
  402a0c:	b	402aec <ferror@plt+0x14bc>
  402a10:	mov	w20, #0xffffffde            	// #-34
  402a14:	b	4029f4 <ferror@plt+0x13c4>
  402a18:	sxtw	x23, w23
  402a1c:	sub	w0, w2, #0x2
  402a20:	mov	x4, #0x1                   	// #1
  402a24:	mul	x4, x4, x23
  402a28:	cmn	w0, #0x1
  402a2c:	b.eq	402a3c <ferror@plt+0x140c>  // b.none
  402a30:	umulh	x1, x4, x23
  402a34:	sub	w0, w0, #0x1
  402a38:	cbz	x1, 402a24 <ferror@plt+0x13f4>
  402a3c:	cmp	x27, #0xa
  402a40:	b.ls	402a8c <ferror@plt+0x145c>  // b.plast
  402a44:	mov	x0, #0xa                   	// #10
  402a48:	add	x0, x0, x0, lsl #2
  402a4c:	lsl	x1, x0, #1
  402a50:	mov	x0, x1
  402a54:	cmp	x27, x1
  402a58:	b.hi	402a48 <ferror@plt+0x1418>  // b.pmore
  402a5c:	cmp	w19, #0x0
  402a60:	b.le	402a7c <ferror@plt+0x144c>
  402a64:	mov	w1, #0x0                   	// #0
  402a68:	add	x0, x0, x0, lsl #2
  402a6c:	lsl	x0, x0, #1
  402a70:	add	w1, w1, #0x1
  402a74:	cmp	w19, w1
  402a78:	b.ne	402a68 <ferror@plt+0x1438>  // b.any
  402a7c:	mov	x2, #0x1                   	// #1
  402a80:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  402a84:	movk	x6, #0xcccd
  402a88:	b	402a9c <ferror@plt+0x146c>
  402a8c:	mov	x0, #0xa                   	// #10
  402a90:	b	402a5c <ferror@plt+0x142c>
  402a94:	cmp	x5, #0x9
  402a98:	b.ls	402ad8 <ferror@plt+0x14a8>  // b.plast
  402a9c:	umulh	x3, x27, x6
  402aa0:	lsr	x1, x3, #3
  402aa4:	add	x1, x1, x1, lsl #2
  402aa8:	sub	x1, x27, x1, lsl #1
  402aac:	mov	x5, x27
  402ab0:	lsr	x27, x3, #3
  402ab4:	mov	x3, x2
  402ab8:	add	x2, x2, x2, lsl #2
  402abc:	lsl	x2, x2, #1
  402ac0:	cbz	w1, 402a94 <ferror@plt+0x1464>
  402ac4:	udiv	x3, x0, x3
  402ac8:	udiv	x1, x3, x1
  402acc:	udiv	x1, x4, x1
  402ad0:	add	x26, x26, x1
  402ad4:	b	402a94 <ferror@plt+0x1464>
  402ad8:	ldp	x27, x28, [sp, #80]
  402adc:	b	402aec <ferror@plt+0x14bc>
  402ae0:	mov	w20, #0x0                   	// #0
  402ae4:	b	402aec <ferror@plt+0x14bc>
  402ae8:	mov	w20, #0x0                   	// #0
  402aec:	str	x26, [x21]
  402af0:	tbnz	w20, #31, 402b04 <ferror@plt+0x14d4>
  402af4:	ldp	x21, x22, [sp, #32]
  402af8:	ldp	x23, x24, [sp, #48]
  402afc:	ldp	x25, x26, [sp, #64]
  402b00:	b	402b30 <ferror@plt+0x1500>
  402b04:	ldp	x21, x22, [sp, #32]
  402b08:	ldp	x23, x24, [sp, #48]
  402b0c:	ldp	x25, x26, [sp, #64]
  402b10:	b	402b24 <ferror@plt+0x14f4>
  402b14:	mov	w20, #0xffffffea            	// #-22
  402b18:	b	402b24 <ferror@plt+0x14f4>
  402b1c:	mov	w20, #0xffffffea            	// #-22
  402b20:	ldp	x21, x22, [sp, #32]
  402b24:	bl	4015f0 <__errno_location@plt>
  402b28:	neg	w1, w20
  402b2c:	str	w1, [x0]
  402b30:	mov	w0, w20
  402b34:	ldp	x19, x20, [sp, #16]
  402b38:	ldp	x29, x30, [sp], #128
  402b3c:	ret
  402b40:	mov	w20, #0xffffffea            	// #-22
  402b44:	ldp	x21, x22, [sp, #32]
  402b48:	ldp	x23, x24, [sp, #48]
  402b4c:	b	402b24 <ferror@plt+0x14f4>
  402b50:	mov	w20, #0xffffffea            	// #-22
  402b54:	ldp	x21, x22, [sp, #32]
  402b58:	ldp	x23, x24, [sp, #48]
  402b5c:	ldp	x25, x26, [sp, #64]
  402b60:	ldp	x27, x28, [sp, #80]
  402b64:	b	402b24 <ferror@plt+0x14f4>
  402b68:	mov	w20, #0xffffffea            	// #-22
  402b6c:	ldp	x21, x22, [sp, #32]
  402b70:	ldp	x23, x24, [sp, #48]
  402b74:	ldp	x25, x26, [sp, #64]
  402b78:	ldp	x27, x28, [sp, #80]
  402b7c:	b	402b24 <ferror@plt+0x14f4>
  402b80:	mov	w20, #0xffffffea            	// #-22
  402b84:	ldp	x21, x22, [sp, #32]
  402b88:	ldp	x23, x24, [sp, #48]
  402b8c:	ldp	x25, x26, [sp, #64]
  402b90:	ldp	x27, x28, [sp, #80]
  402b94:	b	402b24 <ferror@plt+0x14f4>
  402b98:	mov	w20, #0xffffffea            	// #-22
  402b9c:	ldp	x21, x22, [sp, #32]
  402ba0:	ldp	x23, x24, [sp, #48]
  402ba4:	ldp	x25, x26, [sp, #64]
  402ba8:	ldp	x27, x28, [sp, #80]
  402bac:	b	402b24 <ferror@plt+0x14f4>
  402bb0:	mov	w20, #0xffffffea            	// #-22
  402bb4:	ldp	x21, x22, [sp, #32]
  402bb8:	ldp	x23, x24, [sp, #48]
  402bbc:	ldp	x25, x26, [sp, #64]
  402bc0:	ldp	x27, x28, [sp, #80]
  402bc4:	b	402b24 <ferror@plt+0x14f4>
  402bc8:	mov	w20, #0xffffffea            	// #-22
  402bcc:	ldp	x21, x22, [sp, #32]
  402bd0:	ldp	x23, x24, [sp, #48]
  402bd4:	ldp	x25, x26, [sp, #64]
  402bd8:	ldp	x27, x28, [sp, #80]
  402bdc:	b	402b24 <ferror@plt+0x14f4>
  402be0:	mov	w20, w2
  402be4:	cbnz	x22, 4029f8 <ferror@plt+0x13c8>
  402be8:	ldp	x27, x28, [sp, #80]
  402bec:	b	402aec <ferror@plt+0x14bc>
  402bf0:	stp	x29, x30, [sp, #-16]!
  402bf4:	mov	x29, sp
  402bf8:	mov	x2, #0x0                   	// #0
  402bfc:	bl	4026f4 <ferror@plt+0x10c4>
  402c00:	ldp	x29, x30, [sp], #16
  402c04:	ret
  402c08:	stp	x29, x30, [sp, #-48]!
  402c0c:	mov	x29, sp
  402c10:	stp	x19, x20, [sp, #16]
  402c14:	stp	x21, x22, [sp, #32]
  402c18:	mov	x21, x0
  402c1c:	mov	x22, x1
  402c20:	mov	x20, x0
  402c24:	cbnz	x0, 402c38 <ferror@plt+0x1608>
  402c28:	cbnz	x1, 402c58 <ferror@plt+0x1628>
  402c2c:	mov	w0, #0x0                   	// #0
  402c30:	b	402c78 <ferror@plt+0x1648>
  402c34:	add	x20, x20, #0x1
  402c38:	ldrsb	w19, [x20]
  402c3c:	cbz	w19, 402c54 <ferror@plt+0x1624>
  402c40:	bl	4014f0 <__ctype_b_loc@plt>
  402c44:	and	x19, x19, #0xff
  402c48:	ldr	x2, [x0]
  402c4c:	ldrh	w2, [x2, x19, lsl #1]
  402c50:	tbnz	w2, #11, 402c34 <ferror@plt+0x1604>
  402c54:	cbz	x22, 402c5c <ferror@plt+0x162c>
  402c58:	str	x20, [x22]
  402c5c:	cmp	x20, #0x0
  402c60:	mov	w0, #0x0                   	// #0
  402c64:	ccmp	x21, x20, #0x2, ne  // ne = any
  402c68:	b.cs	402c78 <ferror@plt+0x1648>  // b.hs, b.nlast
  402c6c:	ldrsb	w0, [x20]
  402c70:	cmp	w0, #0x0
  402c74:	cset	w0, eq  // eq = none
  402c78:	ldp	x19, x20, [sp, #16]
  402c7c:	ldp	x21, x22, [sp, #32]
  402c80:	ldp	x29, x30, [sp], #48
  402c84:	ret
  402c88:	stp	x29, x30, [sp, #-48]!
  402c8c:	mov	x29, sp
  402c90:	stp	x19, x20, [sp, #16]
  402c94:	stp	x21, x22, [sp, #32]
  402c98:	mov	x21, x0
  402c9c:	mov	x22, x1
  402ca0:	mov	x20, x0
  402ca4:	cbnz	x0, 402cb8 <ferror@plt+0x1688>
  402ca8:	cbnz	x1, 402cd8 <ferror@plt+0x16a8>
  402cac:	mov	w0, #0x0                   	// #0
  402cb0:	b	402cf8 <ferror@plt+0x16c8>
  402cb4:	add	x20, x20, #0x1
  402cb8:	ldrsb	w19, [x20]
  402cbc:	cbz	w19, 402cd4 <ferror@plt+0x16a4>
  402cc0:	bl	4014f0 <__ctype_b_loc@plt>
  402cc4:	and	x19, x19, #0xff
  402cc8:	ldr	x2, [x0]
  402ccc:	ldrh	w2, [x2, x19, lsl #1]
  402cd0:	tbnz	w2, #12, 402cb4 <ferror@plt+0x1684>
  402cd4:	cbz	x22, 402cdc <ferror@plt+0x16ac>
  402cd8:	str	x20, [x22]
  402cdc:	cmp	x20, #0x0
  402ce0:	mov	w0, #0x0                   	// #0
  402ce4:	ccmp	x21, x20, #0x2, ne  // ne = any
  402ce8:	b.cs	402cf8 <ferror@plt+0x16c8>  // b.hs, b.nlast
  402cec:	ldrsb	w0, [x20]
  402cf0:	cmp	w0, #0x0
  402cf4:	cset	w0, eq  // eq = none
  402cf8:	ldp	x19, x20, [sp, #16]
  402cfc:	ldp	x21, x22, [sp, #32]
  402d00:	ldp	x29, x30, [sp], #48
  402d04:	ret
  402d08:	stp	x29, x30, [sp, #-128]!
  402d0c:	mov	x29, sp
  402d10:	stp	x19, x20, [sp, #16]
  402d14:	stp	x21, x22, [sp, #32]
  402d18:	mov	x20, x0
  402d1c:	mov	x22, x1
  402d20:	str	x2, [sp, #80]
  402d24:	str	x3, [sp, #88]
  402d28:	str	x4, [sp, #96]
  402d2c:	str	x5, [sp, #104]
  402d30:	str	x6, [sp, #112]
  402d34:	str	x7, [sp, #120]
  402d38:	add	x0, sp, #0x80
  402d3c:	str	x0, [sp, #48]
  402d40:	str	x0, [sp, #56]
  402d44:	add	x0, sp, #0x50
  402d48:	str	x0, [sp, #64]
  402d4c:	mov	w0, #0xffffffd0            	// #-48
  402d50:	str	w0, [sp, #72]
  402d54:	str	wzr, [sp, #76]
  402d58:	add	x21, sp, #0x80
  402d5c:	b	402dfc <ferror@plt+0x17cc>
  402d60:	add	w0, w3, #0x8
  402d64:	str	w0, [sp, #72]
  402d68:	cmp	w0, #0x0
  402d6c:	b.le	402d80 <ferror@plt+0x1750>
  402d70:	add	x0, x2, #0xf
  402d74:	and	x0, x0, #0xfffffffffffffff8
  402d78:	str	x0, [sp, #48]
  402d7c:	b	402e14 <ferror@plt+0x17e4>
  402d80:	ldr	x1, [x21, w3, sxtw]
  402d84:	cbz	x1, 402e1c <ferror@plt+0x17ec>
  402d88:	cbz	w0, 402dcc <ferror@plt+0x179c>
  402d8c:	add	w3, w3, #0x10
  402d90:	str	w3, [sp, #72]
  402d94:	cmp	w3, #0x0
  402d98:	b.le	402dac <ferror@plt+0x177c>
  402d9c:	add	x0, x2, #0xf
  402da0:	and	x0, x0, #0xfffffffffffffff8
  402da4:	str	x0, [sp, #48]
  402da8:	b	402dd8 <ferror@plt+0x17a8>
  402dac:	add	x2, x21, w0, sxtw
  402db0:	b	402dd8 <ferror@plt+0x17a8>
  402db4:	mov	w0, #0x1                   	// #1
  402db8:	ldp	x19, x20, [sp, #16]
  402dbc:	ldp	x21, x22, [sp, #32]
  402dc0:	ldp	x29, x30, [sp], #128
  402dc4:	ret
  402dc8:	ldr	x2, [sp, #48]
  402dcc:	add	x0, x2, #0xf
  402dd0:	and	x0, x0, #0xfffffffffffffff8
  402dd4:	str	x0, [sp, #48]
  402dd8:	ldr	x19, [x2]
  402ddc:	cbz	x19, 402e1c <ferror@plt+0x17ec>
  402de0:	mov	x0, x20
  402de4:	bl	4014d0 <strcmp@plt>
  402de8:	cbz	w0, 402db4 <ferror@plt+0x1784>
  402dec:	mov	x1, x19
  402df0:	mov	x0, x20
  402df4:	bl	4014d0 <strcmp@plt>
  402df8:	cbz	w0, 402db8 <ferror@plt+0x1788>
  402dfc:	ldr	w3, [sp, #72]
  402e00:	ldr	x2, [sp, #48]
  402e04:	tbnz	w3, #31, 402d60 <ferror@plt+0x1730>
  402e08:	add	x0, x2, #0xf
  402e0c:	and	x0, x0, #0xfffffffffffffff8
  402e10:	str	x0, [sp, #48]
  402e14:	ldr	x1, [x2]
  402e18:	cbnz	x1, 402dc8 <ferror@plt+0x1798>
  402e1c:	mov	x3, x20
  402e20:	mov	x2, x22
  402e24:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402e28:	add	x1, x1, #0xae8
  402e2c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402e30:	ldr	w0, [x0, #456]
  402e34:	bl	4015b0 <errx@plt>
  402e38:	cbz	x1, 402e70 <ferror@plt+0x1840>
  402e3c:	add	x3, x0, x1
  402e40:	sxtb	w2, w2
  402e44:	ldrsb	w1, [x0]
  402e48:	cbz	w1, 402e68 <ferror@plt+0x1838>
  402e4c:	cmp	w2, w1
  402e50:	b.eq	402e6c <ferror@plt+0x183c>  // b.none
  402e54:	add	x0, x0, #0x1
  402e58:	cmp	x3, x0
  402e5c:	b.ne	402e44 <ferror@plt+0x1814>  // b.any
  402e60:	mov	x0, #0x0                   	// #0
  402e64:	b	402e6c <ferror@plt+0x183c>
  402e68:	mov	x0, #0x0                   	// #0
  402e6c:	ret
  402e70:	mov	x0, #0x0                   	// #0
  402e74:	b	402e6c <ferror@plt+0x183c>
  402e78:	stp	x29, x30, [sp, #-16]!
  402e7c:	mov	x29, sp
  402e80:	mov	w2, #0xa                   	// #10
  402e84:	bl	402690 <ferror@plt+0x1060>
  402e88:	ldp	x29, x30, [sp], #16
  402e8c:	ret
  402e90:	stp	x29, x30, [sp, #-16]!
  402e94:	mov	x29, sp
  402e98:	mov	w2, #0x10                  	// #16
  402e9c:	bl	402690 <ferror@plt+0x1060>
  402ea0:	ldp	x29, x30, [sp], #16
  402ea4:	ret
  402ea8:	stp	x29, x30, [sp, #-16]!
  402eac:	mov	x29, sp
  402eb0:	mov	w2, #0xa                   	// #10
  402eb4:	bl	402638 <ferror@plt+0x1008>
  402eb8:	ldp	x29, x30, [sp], #16
  402ebc:	ret
  402ec0:	stp	x29, x30, [sp, #-16]!
  402ec4:	mov	x29, sp
  402ec8:	mov	w2, #0x10                  	// #16
  402ecc:	bl	402638 <ferror@plt+0x1008>
  402ed0:	ldp	x29, x30, [sp], #16
  402ed4:	ret
  402ed8:	stp	x29, x30, [sp, #-64]!
  402edc:	mov	x29, sp
  402ee0:	stp	x19, x20, [sp, #16]
  402ee4:	str	x21, [sp, #32]
  402ee8:	mov	x19, x0
  402eec:	mov	x21, x1
  402ef0:	str	xzr, [sp, #56]
  402ef4:	bl	4015f0 <__errno_location@plt>
  402ef8:	str	wzr, [x0]
  402efc:	cbz	x19, 402f0c <ferror@plt+0x18dc>
  402f00:	mov	x20, x0
  402f04:	ldrsb	w0, [x19]
  402f08:	cbnz	w0, 402f28 <ferror@plt+0x18f8>
  402f0c:	mov	x3, x19
  402f10:	mov	x2, x21
  402f14:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402f18:	add	x1, x1, #0xae8
  402f1c:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402f20:	ldr	w0, [x0, #456]
  402f24:	bl	4015b0 <errx@plt>
  402f28:	mov	w3, #0x0                   	// #0
  402f2c:	mov	w2, #0xa                   	// #10
  402f30:	add	x1, sp, #0x38
  402f34:	mov	x0, x19
  402f38:	bl	4013f0 <__strtol_internal@plt>
  402f3c:	ldr	w1, [x20]
  402f40:	cbnz	w1, 402f6c <ferror@plt+0x193c>
  402f44:	ldr	x1, [sp, #56]
  402f48:	cmp	x1, x19
  402f4c:	b.eq	402f0c <ferror@plt+0x18dc>  // b.none
  402f50:	cbz	x1, 402f5c <ferror@plt+0x192c>
  402f54:	ldrsb	w1, [x1]
  402f58:	cbnz	w1, 402f0c <ferror@plt+0x18dc>
  402f5c:	ldp	x19, x20, [sp, #16]
  402f60:	ldr	x21, [sp, #32]
  402f64:	ldp	x29, x30, [sp], #64
  402f68:	ret
  402f6c:	cmp	w1, #0x22
  402f70:	b.ne	402f0c <ferror@plt+0x18dc>  // b.any
  402f74:	mov	x3, x19
  402f78:	mov	x2, x21
  402f7c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402f80:	add	x1, x1, #0xae8
  402f84:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402f88:	ldr	w0, [x0, #456]
  402f8c:	bl	401610 <err@plt>
  402f90:	stp	x29, x30, [sp, #-32]!
  402f94:	mov	x29, sp
  402f98:	stp	x19, x20, [sp, #16]
  402f9c:	mov	x20, x0
  402fa0:	mov	x19, x1
  402fa4:	bl	402ed8 <ferror@plt+0x18a8>
  402fa8:	mov	x2, #0x80000000            	// #2147483648
  402fac:	add	x2, x0, x2
  402fb0:	mov	x1, #0xffffffff            	// #4294967295
  402fb4:	cmp	x2, x1
  402fb8:	b.hi	402fc8 <ferror@plt+0x1998>  // b.pmore
  402fbc:	ldp	x19, x20, [sp, #16]
  402fc0:	ldp	x29, x30, [sp], #32
  402fc4:	ret
  402fc8:	bl	4015f0 <__errno_location@plt>
  402fcc:	mov	w1, #0x22                  	// #34
  402fd0:	str	w1, [x0]
  402fd4:	mov	x3, x20
  402fd8:	mov	x2, x19
  402fdc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402fe0:	add	x1, x1, #0xae8
  402fe4:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402fe8:	ldr	w0, [x0, #456]
  402fec:	bl	401610 <err@plt>
  402ff0:	stp	x29, x30, [sp, #-32]!
  402ff4:	mov	x29, sp
  402ff8:	stp	x19, x20, [sp, #16]
  402ffc:	mov	x20, x0
  403000:	mov	x19, x1
  403004:	bl	402f90 <ferror@plt+0x1960>
  403008:	add	w2, w0, #0x8, lsl #12
  40300c:	mov	w1, #0xffff                	// #65535
  403010:	cmp	w2, w1
  403014:	b.hi	403024 <ferror@plt+0x19f4>  // b.pmore
  403018:	ldp	x19, x20, [sp, #16]
  40301c:	ldp	x29, x30, [sp], #32
  403020:	ret
  403024:	bl	4015f0 <__errno_location@plt>
  403028:	mov	w1, #0x22                  	// #34
  40302c:	str	w1, [x0]
  403030:	mov	x3, x20
  403034:	mov	x2, x19
  403038:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40303c:	add	x1, x1, #0xae8
  403040:	adrp	x0, 416000 <ferror@plt+0x149d0>
  403044:	ldr	w0, [x0, #456]
  403048:	bl	401610 <err@plt>
  40304c:	stp	x29, x30, [sp, #-16]!
  403050:	mov	x29, sp
  403054:	mov	w2, #0xa                   	// #10
  403058:	bl	40257c <ferror@plt+0xf4c>
  40305c:	ldp	x29, x30, [sp], #16
  403060:	ret
  403064:	stp	x29, x30, [sp, #-16]!
  403068:	mov	x29, sp
  40306c:	mov	w2, #0x10                  	// #16
  403070:	bl	40257c <ferror@plt+0xf4c>
  403074:	ldp	x29, x30, [sp], #16
  403078:	ret
  40307c:	stp	x29, x30, [sp, #-64]!
  403080:	mov	x29, sp
  403084:	stp	x19, x20, [sp, #16]
  403088:	str	x21, [sp, #32]
  40308c:	mov	x19, x0
  403090:	mov	x21, x1
  403094:	str	xzr, [sp, #56]
  403098:	bl	4015f0 <__errno_location@plt>
  40309c:	str	wzr, [x0]
  4030a0:	cbz	x19, 4030b0 <ferror@plt+0x1a80>
  4030a4:	mov	x20, x0
  4030a8:	ldrsb	w0, [x19]
  4030ac:	cbnz	w0, 4030cc <ferror@plt+0x1a9c>
  4030b0:	mov	x3, x19
  4030b4:	mov	x2, x21
  4030b8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4030bc:	add	x1, x1, #0xae8
  4030c0:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4030c4:	ldr	w0, [x0, #456]
  4030c8:	bl	4015b0 <errx@plt>
  4030cc:	add	x1, sp, #0x38
  4030d0:	mov	x0, x19
  4030d4:	bl	401350 <strtod@plt>
  4030d8:	ldr	w0, [x20]
  4030dc:	cbnz	w0, 403108 <ferror@plt+0x1ad8>
  4030e0:	ldr	x0, [sp, #56]
  4030e4:	cmp	x0, x19
  4030e8:	b.eq	4030b0 <ferror@plt+0x1a80>  // b.none
  4030ec:	cbz	x0, 4030f8 <ferror@plt+0x1ac8>
  4030f0:	ldrsb	w0, [x0]
  4030f4:	cbnz	w0, 4030b0 <ferror@plt+0x1a80>
  4030f8:	ldp	x19, x20, [sp, #16]
  4030fc:	ldr	x21, [sp, #32]
  403100:	ldp	x29, x30, [sp], #64
  403104:	ret
  403108:	cmp	w0, #0x22
  40310c:	b.ne	4030b0 <ferror@plt+0x1a80>  // b.any
  403110:	mov	x3, x19
  403114:	mov	x2, x21
  403118:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40311c:	add	x1, x1, #0xae8
  403120:	adrp	x0, 416000 <ferror@plt+0x149d0>
  403124:	ldr	w0, [x0, #456]
  403128:	bl	401610 <err@plt>
  40312c:	stp	x29, x30, [sp, #-64]!
  403130:	mov	x29, sp
  403134:	stp	x19, x20, [sp, #16]
  403138:	str	x21, [sp, #32]
  40313c:	mov	x19, x0
  403140:	mov	x21, x1
  403144:	str	xzr, [sp, #56]
  403148:	bl	4015f0 <__errno_location@plt>
  40314c:	str	wzr, [x0]
  403150:	cbz	x19, 403160 <ferror@plt+0x1b30>
  403154:	mov	x20, x0
  403158:	ldrsb	w0, [x19]
  40315c:	cbnz	w0, 40317c <ferror@plt+0x1b4c>
  403160:	mov	x3, x19
  403164:	mov	x2, x21
  403168:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40316c:	add	x1, x1, #0xae8
  403170:	adrp	x0, 416000 <ferror@plt+0x149d0>
  403174:	ldr	w0, [x0, #456]
  403178:	bl	4015b0 <errx@plt>
  40317c:	mov	w2, #0xa                   	// #10
  403180:	add	x1, sp, #0x38
  403184:	mov	x0, x19
  403188:	bl	401500 <strtol@plt>
  40318c:	ldr	w1, [x20]
  403190:	cbnz	w1, 4031bc <ferror@plt+0x1b8c>
  403194:	ldr	x1, [sp, #56]
  403198:	cmp	x1, x19
  40319c:	b.eq	403160 <ferror@plt+0x1b30>  // b.none
  4031a0:	cbz	x1, 4031ac <ferror@plt+0x1b7c>
  4031a4:	ldrsb	w1, [x1]
  4031a8:	cbnz	w1, 403160 <ferror@plt+0x1b30>
  4031ac:	ldp	x19, x20, [sp, #16]
  4031b0:	ldr	x21, [sp, #32]
  4031b4:	ldp	x29, x30, [sp], #64
  4031b8:	ret
  4031bc:	cmp	w1, #0x22
  4031c0:	b.ne	403160 <ferror@plt+0x1b30>  // b.any
  4031c4:	mov	x3, x19
  4031c8:	mov	x2, x21
  4031cc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4031d0:	add	x1, x1, #0xae8
  4031d4:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4031d8:	ldr	w0, [x0, #456]
  4031dc:	bl	401610 <err@plt>
  4031e0:	stp	x29, x30, [sp, #-64]!
  4031e4:	mov	x29, sp
  4031e8:	stp	x19, x20, [sp, #16]
  4031ec:	str	x21, [sp, #32]
  4031f0:	mov	x19, x0
  4031f4:	mov	x21, x1
  4031f8:	str	xzr, [sp, #56]
  4031fc:	bl	4015f0 <__errno_location@plt>
  403200:	str	wzr, [x0]
  403204:	cbz	x19, 403214 <ferror@plt+0x1be4>
  403208:	mov	x20, x0
  40320c:	ldrsb	w0, [x19]
  403210:	cbnz	w0, 403230 <ferror@plt+0x1c00>
  403214:	mov	x3, x19
  403218:	mov	x2, x21
  40321c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403220:	add	x1, x1, #0xae8
  403224:	adrp	x0, 416000 <ferror@plt+0x149d0>
  403228:	ldr	w0, [x0, #456]
  40322c:	bl	4015b0 <errx@plt>
  403230:	mov	w2, #0xa                   	// #10
  403234:	add	x1, sp, #0x38
  403238:	mov	x0, x19
  40323c:	bl	4012f0 <strtoul@plt>
  403240:	ldr	w1, [x20]
  403244:	cbnz	w1, 403270 <ferror@plt+0x1c40>
  403248:	ldr	x1, [sp, #56]
  40324c:	cmp	x1, x19
  403250:	b.eq	403214 <ferror@plt+0x1be4>  // b.none
  403254:	cbz	x1, 403260 <ferror@plt+0x1c30>
  403258:	ldrsb	w1, [x1]
  40325c:	cbnz	w1, 403214 <ferror@plt+0x1be4>
  403260:	ldp	x19, x20, [sp, #16]
  403264:	ldr	x21, [sp, #32]
  403268:	ldp	x29, x30, [sp], #64
  40326c:	ret
  403270:	cmp	w1, #0x22
  403274:	b.ne	403214 <ferror@plt+0x1be4>  // b.any
  403278:	mov	x3, x19
  40327c:	mov	x2, x21
  403280:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403284:	add	x1, x1, #0xae8
  403288:	adrp	x0, 416000 <ferror@plt+0x149d0>
  40328c:	ldr	w0, [x0, #456]
  403290:	bl	401610 <err@plt>
  403294:	stp	x29, x30, [sp, #-48]!
  403298:	mov	x29, sp
  40329c:	stp	x19, x20, [sp, #16]
  4032a0:	mov	x20, x0
  4032a4:	mov	x19, x1
  4032a8:	add	x1, sp, #0x28
  4032ac:	bl	402bf0 <ferror@plt+0x15c0>
  4032b0:	cbz	w0, 4032dc <ferror@plt+0x1cac>
  4032b4:	bl	4015f0 <__errno_location@plt>
  4032b8:	ldr	w0, [x0]
  4032bc:	cbz	w0, 4032ec <ferror@plt+0x1cbc>
  4032c0:	mov	x3, x20
  4032c4:	mov	x2, x19
  4032c8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4032cc:	add	x1, x1, #0xae8
  4032d0:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4032d4:	ldr	w0, [x0, #456]
  4032d8:	bl	401610 <err@plt>
  4032dc:	ldr	x0, [sp, #40]
  4032e0:	ldp	x19, x20, [sp, #16]
  4032e4:	ldp	x29, x30, [sp], #48
  4032e8:	ret
  4032ec:	mov	x3, x20
  4032f0:	mov	x2, x19
  4032f4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4032f8:	add	x1, x1, #0xae8
  4032fc:	adrp	x0, 416000 <ferror@plt+0x149d0>
  403300:	ldr	w0, [x0, #456]
  403304:	bl	4015b0 <errx@plt>
  403308:	stp	x29, x30, [sp, #-32]!
  40330c:	mov	x29, sp
  403310:	str	x19, [sp, #16]
  403314:	mov	x19, x1
  403318:	mov	x1, x2
  40331c:	bl	40307c <ferror@plt+0x1a4c>
  403320:	fcvtzs	d1, d0
  403324:	str	d1, [x19]
  403328:	scvtf	d1, d1
  40332c:	fsub	d0, d0, d1
  403330:	mov	x0, #0x848000000000        	// #145685290680320
  403334:	movk	x0, #0x412e, lsl #48
  403338:	fmov	d1, x0
  40333c:	fmul	d0, d0, d1
  403340:	fcvtzs	d0, d0
  403344:	str	d0, [x19, #8]
  403348:	ldr	x19, [sp, #16]
  40334c:	ldp	x29, x30, [sp], #32
  403350:	ret
  403354:	mov	w2, w0
  403358:	mov	x0, x1
  40335c:	and	w1, w2, #0xf000
  403360:	cmp	w1, #0x4, lsl #12
  403364:	b.eq	4033ac <ferror@plt+0x1d7c>  // b.none
  403368:	cmp	w1, #0xa, lsl #12
  40336c:	b.eq	4034d8 <ferror@plt+0x1ea8>  // b.none
  403370:	cmp	w1, #0x2, lsl #12
  403374:	b.eq	4034e8 <ferror@plt+0x1eb8>  // b.none
  403378:	cmp	w1, #0x6, lsl #12
  40337c:	b.eq	4034f8 <ferror@plt+0x1ec8>  // b.none
  403380:	cmp	w1, #0xc, lsl #12
  403384:	b.eq	403508 <ferror@plt+0x1ed8>  // b.none
  403388:	cmp	w1, #0x1, lsl #12
  40338c:	b.eq	403518 <ferror@plt+0x1ee8>  // b.none
  403390:	mov	w3, #0x0                   	// #0
  403394:	cmp	w1, #0x8, lsl #12
  403398:	b.ne	4033b8 <ferror@plt+0x1d88>  // b.any
  40339c:	mov	w1, #0x2d                  	// #45
  4033a0:	strb	w1, [x0]
  4033a4:	mov	w3, #0x1                   	// #1
  4033a8:	b	4033b8 <ferror@plt+0x1d88>
  4033ac:	mov	w1, #0x64                  	// #100
  4033b0:	strb	w1, [x0]
  4033b4:	mov	w3, #0x1                   	// #1
  4033b8:	tst	x2, #0x100
  4033bc:	mov	w1, #0x72                  	// #114
  4033c0:	mov	w4, #0x2d                  	// #45
  4033c4:	csel	w1, w1, w4, ne  // ne = any
  4033c8:	add	w4, w3, #0x1
  4033cc:	and	x5, x3, #0xffff
  4033d0:	strb	w1, [x0, x5]
  4033d4:	tst	x2, #0x80
  4033d8:	mov	w5, #0x77                  	// #119
  4033dc:	mov	w1, #0x2d                  	// #45
  4033e0:	csel	w5, w5, w1, ne  // ne = any
  4033e4:	add	w1, w3, #0x2
  4033e8:	and	w1, w1, #0xffff
  4033ec:	and	x4, x4, #0x3
  4033f0:	strb	w5, [x0, x4]
  4033f4:	tbz	w2, #11, 403528 <ferror@plt+0x1ef8>
  4033f8:	tst	x2, #0x40
  4033fc:	mov	w5, #0x73                  	// #115
  403400:	mov	w4, #0x53                  	// #83
  403404:	csel	w5, w5, w4, ne  // ne = any
  403408:	add	w4, w3, #0x3
  40340c:	and	x1, x1, #0xffff
  403410:	strb	w5, [x0, x1]
  403414:	tst	x2, #0x20
  403418:	mov	w5, #0x72                  	// #114
  40341c:	mov	w1, #0x2d                  	// #45
  403420:	csel	w5, w5, w1, ne  // ne = any
  403424:	add	w1, w3, #0x4
  403428:	and	x4, x4, #0x7
  40342c:	strb	w5, [x0, x4]
  403430:	tst	x2, #0x10
  403434:	mov	w5, #0x77                  	// #119
  403438:	mov	w4, #0x2d                  	// #45
  40343c:	csel	w5, w5, w4, ne  // ne = any
  403440:	add	w4, w3, #0x5
  403444:	and	w4, w4, #0xffff
  403448:	and	x1, x1, #0xf
  40344c:	strb	w5, [x0, x1]
  403450:	tbz	w2, #10, 40353c <ferror@plt+0x1f0c>
  403454:	tst	x2, #0x8
  403458:	mov	w5, #0x73                  	// #115
  40345c:	mov	w1, #0x53                  	// #83
  403460:	csel	w5, w5, w1, ne  // ne = any
  403464:	add	w1, w3, #0x6
  403468:	and	x4, x4, #0xffff
  40346c:	strb	w5, [x0, x4]
  403470:	tst	x2, #0x4
  403474:	mov	w5, #0x72                  	// #114
  403478:	mov	w4, #0x2d                  	// #45
  40347c:	csel	w5, w5, w4, ne  // ne = any
  403480:	add	w4, w3, #0x7
  403484:	and	x1, x1, #0xf
  403488:	strb	w5, [x0, x1]
  40348c:	tst	x2, #0x2
  403490:	mov	w5, #0x77                  	// #119
  403494:	mov	w1, #0x2d                  	// #45
  403498:	csel	w5, w5, w1, ne  // ne = any
  40349c:	add	w1, w3, #0x8
  4034a0:	and	w1, w1, #0xffff
  4034a4:	and	x4, x4, #0xf
  4034a8:	strb	w5, [x0, x4]
  4034ac:	tbz	w2, #9, 403550 <ferror@plt+0x1f20>
  4034b0:	tst	x2, #0x1
  4034b4:	mov	w2, #0x74                  	// #116
  4034b8:	mov	w4, #0x54                  	// #84
  4034bc:	csel	w2, w2, w4, ne  // ne = any
  4034c0:	and	x1, x1, #0xffff
  4034c4:	strb	w2, [x0, x1]
  4034c8:	add	w3, w3, #0x9
  4034cc:	and	x3, x3, #0xffff
  4034d0:	strb	wzr, [x0, x3]
  4034d4:	ret
  4034d8:	mov	w1, #0x6c                  	// #108
  4034dc:	strb	w1, [x0]
  4034e0:	mov	w3, #0x1                   	// #1
  4034e4:	b	4033b8 <ferror@plt+0x1d88>
  4034e8:	mov	w1, #0x63                  	// #99
  4034ec:	strb	w1, [x0]
  4034f0:	mov	w3, #0x1                   	// #1
  4034f4:	b	4033b8 <ferror@plt+0x1d88>
  4034f8:	mov	w1, #0x62                  	// #98
  4034fc:	strb	w1, [x0]
  403500:	mov	w3, #0x1                   	// #1
  403504:	b	4033b8 <ferror@plt+0x1d88>
  403508:	mov	w1, #0x73                  	// #115
  40350c:	strb	w1, [x0]
  403510:	mov	w3, #0x1                   	// #1
  403514:	b	4033b8 <ferror@plt+0x1d88>
  403518:	mov	w1, #0x70                  	// #112
  40351c:	strb	w1, [x0]
  403520:	mov	w3, #0x1                   	// #1
  403524:	b	4033b8 <ferror@plt+0x1d88>
  403528:	tst	x2, #0x40
  40352c:	mov	w5, #0x78                  	// #120
  403530:	mov	w4, #0x2d                  	// #45
  403534:	csel	w5, w5, w4, ne  // ne = any
  403538:	b	403408 <ferror@plt+0x1dd8>
  40353c:	tst	x2, #0x8
  403540:	mov	w5, #0x78                  	// #120
  403544:	mov	w1, #0x2d                  	// #45
  403548:	csel	w5, w5, w1, ne  // ne = any
  40354c:	b	403464 <ferror@plt+0x1e34>
  403550:	tst	x2, #0x1
  403554:	mov	w2, #0x78                  	// #120
  403558:	mov	w4, #0x2d                  	// #45
  40355c:	csel	w2, w2, w4, ne  // ne = any
  403560:	b	4034c0 <ferror@plt+0x1e90>
  403564:	stp	x29, x30, [sp, #-80]!
  403568:	mov	x29, sp
  40356c:	stp	x19, x20, [sp, #16]
  403570:	add	x5, sp, #0x28
  403574:	tbz	w0, #1, 403584 <ferror@plt+0x1f54>
  403578:	mov	w2, #0x20                  	// #32
  40357c:	strb	w2, [sp, #40]
  403580:	add	x5, sp, #0x29
  403584:	cmp	x1, #0x3ff
  403588:	b.ls	403718 <ferror@plt+0x20e8>  // b.plast
  40358c:	mov	x2, #0xfffff               	// #1048575
  403590:	cmp	x1, x2
  403594:	b.ls	403630 <ferror@plt+0x2000>  // b.plast
  403598:	mov	x2, #0x3fffffff            	// #1073741823
  40359c:	cmp	x1, x2
  4035a0:	b.ls	403638 <ferror@plt+0x2008>  // b.plast
  4035a4:	mov	x2, #0xffffffffff          	// #1099511627775
  4035a8:	cmp	x1, x2
  4035ac:	b.ls	403640 <ferror@plt+0x2010>  // b.plast
  4035b0:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4035b4:	cmp	x1, x2
  4035b8:	b.ls	403648 <ferror@plt+0x2018>  // b.plast
  4035bc:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4035c0:	cmp	x1, x2
  4035c4:	mov	w19, #0x3c                  	// #60
  4035c8:	mov	w2, #0x46                  	// #70
  4035cc:	csel	w19, w19, w2, ls  // ls = plast
  4035d0:	sub	w4, w19, #0xa
  4035d4:	mov	w3, #0x6667                	// #26215
  4035d8:	movk	w3, #0x6666, lsl #16
  4035dc:	smull	x3, w4, w3
  4035e0:	asr	x3, x3, #34
  4035e4:	sub	w3, w3, w4, asr #31
  4035e8:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4035ec:	add	x2, x2, #0xb20
  4035f0:	ldrsb	w3, [x2, w3, sxtw]
  4035f4:	lsr	x20, x1, x4
  4035f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4035fc:	lsl	x2, x2, x4
  403600:	bic	x1, x1, x2
  403604:	strb	w3, [x5]
  403608:	and	w2, w0, #0x1
  40360c:	cmp	w3, #0x42
  403610:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403614:	b.eq	40372c <ferror@plt+0x20fc>  // b.none
  403618:	mov	w2, #0x69                  	// #105
  40361c:	strb	w2, [x5, #1]
  403620:	add	x2, x5, #0x3
  403624:	mov	w3, #0x42                  	// #66
  403628:	strb	w3, [x5, #2]
  40362c:	b	403730 <ferror@plt+0x2100>
  403630:	mov	w19, #0x14                  	// #20
  403634:	b	4035d0 <ferror@plt+0x1fa0>
  403638:	mov	w19, #0x1e                  	// #30
  40363c:	b	4035d0 <ferror@plt+0x1fa0>
  403640:	mov	w19, #0x28                  	// #40
  403644:	b	4035d0 <ferror@plt+0x1fa0>
  403648:	mov	w19, #0x32                  	// #50
  40364c:	b	4035d0 <ferror@plt+0x1fa0>
  403650:	sub	w19, w19, #0x14
  403654:	lsr	x19, x1, x19
  403658:	add	x19, x19, #0x32
  40365c:	lsr	x19, x19, #2
  403660:	mov	x0, #0xf5c3                	// #62915
  403664:	movk	x0, #0x5c28, lsl #16
  403668:	movk	x0, #0xc28f, lsl #32
  40366c:	movk	x0, #0x28f5, lsl #48
  403670:	umulh	x19, x19, x0
  403674:	lsr	x19, x19, #2
  403678:	cmp	x19, #0xa
  40367c:	b.eq	4036cc <ferror@plt+0x209c>  // b.none
  403680:	cbz	x19, 4036d0 <ferror@plt+0x20a0>
  403684:	bl	4013a0 <localeconv@plt>
  403688:	cbz	x0, 403700 <ferror@plt+0x20d0>
  40368c:	ldr	x4, [x0]
  403690:	cbz	x4, 40370c <ferror@plt+0x20dc>
  403694:	ldrsb	w1, [x4]
  403698:	adrp	x0, 404000 <ferror@plt+0x29d0>
  40369c:	add	x0, x0, #0xb18
  4036a0:	cmp	w1, #0x0
  4036a4:	csel	x4, x0, x4, eq  // eq = none
  4036a8:	add	x6, sp, #0x28
  4036ac:	mov	x5, x19
  4036b0:	mov	w3, w20
  4036b4:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4036b8:	add	x2, x2, #0xb28
  4036bc:	mov	x1, #0x20                  	// #32
  4036c0:	add	x0, sp, #0x30
  4036c4:	bl	401390 <snprintf@plt>
  4036c8:	b	4036ec <ferror@plt+0x20bc>
  4036cc:	add	w20, w20, #0x1
  4036d0:	add	x4, sp, #0x28
  4036d4:	mov	w3, w20
  4036d8:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4036dc:	add	x2, x2, #0xb38
  4036e0:	mov	x1, #0x20                  	// #32
  4036e4:	add	x0, sp, #0x30
  4036e8:	bl	401390 <snprintf@plt>
  4036ec:	add	x0, sp, #0x30
  4036f0:	bl	401460 <strdup@plt>
  4036f4:	ldp	x19, x20, [sp, #16]
  4036f8:	ldp	x29, x30, [sp], #80
  4036fc:	ret
  403700:	adrp	x4, 404000 <ferror@plt+0x29d0>
  403704:	add	x4, x4, #0xb18
  403708:	b	4036a8 <ferror@plt+0x2078>
  40370c:	adrp	x4, 404000 <ferror@plt+0x29d0>
  403710:	add	x4, x4, #0xb18
  403714:	b	4036a8 <ferror@plt+0x2078>
  403718:	mov	w20, w1
  40371c:	mov	w1, #0x42                  	// #66
  403720:	strb	w1, [x5]
  403724:	mov	w19, #0xa                   	// #10
  403728:	mov	x1, #0x0                   	// #0
  40372c:	add	x2, x5, #0x1
  403730:	strb	wzr, [x2]
  403734:	cbz	x1, 4036d0 <ferror@plt+0x20a0>
  403738:	tbz	w0, #2, 403650 <ferror@plt+0x2020>
  40373c:	sub	w19, w19, #0x14
  403740:	lsr	x19, x1, x19
  403744:	add	x19, x19, #0x5
  403748:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40374c:	movk	x0, #0xcccd
  403750:	umulh	x19, x19, x0
  403754:	lsr	x19, x19, #3
  403758:	umulh	x0, x19, x0
  40375c:	lsr	x0, x0, #3
  403760:	add	x0, x0, x0, lsl #2
  403764:	cmp	x19, x0, lsl #1
  403768:	b.ne	403680 <ferror@plt+0x2050>  // b.any
  40376c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403770:	movk	x0, #0xcccd
  403774:	umulh	x19, x19, x0
  403778:	lsr	x19, x19, #3
  40377c:	b	403680 <ferror@plt+0x2050>
  403780:	cbz	x0, 403860 <ferror@plt+0x2230>
  403784:	stp	x29, x30, [sp, #-64]!
  403788:	mov	x29, sp
  40378c:	stp	x19, x20, [sp, #16]
  403790:	stp	x21, x22, [sp, #32]
  403794:	stp	x23, x24, [sp, #48]
  403798:	mov	x19, x0
  40379c:	mov	x24, x1
  4037a0:	mov	x22, x2
  4037a4:	mov	x23, x3
  4037a8:	ldrsb	w4, [x0]
  4037ac:	cbz	w4, 403868 <ferror@plt+0x2238>
  4037b0:	cmp	x1, #0x0
  4037b4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4037b8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4037bc:	b.eq	403870 <ferror@plt+0x2240>  // b.none
  4037c0:	mov	x21, #0x0                   	// #0
  4037c4:	mov	x0, #0x0                   	// #0
  4037c8:	b	403820 <ferror@plt+0x21f0>
  4037cc:	ldrsb	w1, [x19, #1]
  4037d0:	mov	x20, x19
  4037d4:	cbnz	w1, 4037dc <ferror@plt+0x21ac>
  4037d8:	add	x20, x19, #0x1
  4037dc:	cmp	x0, #0x0
  4037e0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4037e4:	b.eq	403818 <ferror@plt+0x21e8>  // b.none
  4037e8:	cmp	x0, x20
  4037ec:	b.cs	403880 <ferror@plt+0x2250>  // b.hs, b.nlast
  4037f0:	sub	x1, x20, x0
  4037f4:	blr	x23
  4037f8:	cmn	w0, #0x1
  4037fc:	b.eq	40384c <ferror@plt+0x221c>  // b.none
  403800:	add	x1, x21, #0x1
  403804:	str	w0, [x24, x21, lsl #2]
  403808:	ldrsb	w0, [x20]
  40380c:	cbz	w0, 403844 <ferror@plt+0x2214>
  403810:	mov	x21, x1
  403814:	mov	x0, #0x0                   	// #0
  403818:	ldrsb	w4, [x19, #1]!
  40381c:	cbz	w4, 403848 <ferror@plt+0x2218>
  403820:	cmp	x22, x21
  403824:	b.ls	403878 <ferror@plt+0x2248>  // b.plast
  403828:	cmp	x0, #0x0
  40382c:	csel	x0, x0, x19, ne  // ne = any
  403830:	cmp	w4, #0x2c
  403834:	b.eq	4037cc <ferror@plt+0x219c>  // b.none
  403838:	ldrsb	w1, [x19, #1]
  40383c:	cbz	w1, 4037d8 <ferror@plt+0x21a8>
  403840:	b	403818 <ferror@plt+0x21e8>
  403844:	mov	x21, x1
  403848:	mov	w0, w21
  40384c:	ldp	x19, x20, [sp, #16]
  403850:	ldp	x21, x22, [sp, #32]
  403854:	ldp	x23, x24, [sp, #48]
  403858:	ldp	x29, x30, [sp], #64
  40385c:	ret
  403860:	mov	w0, #0xffffffff            	// #-1
  403864:	ret
  403868:	mov	w0, #0xffffffff            	// #-1
  40386c:	b	40384c <ferror@plt+0x221c>
  403870:	mov	w0, #0xffffffff            	// #-1
  403874:	b	40384c <ferror@plt+0x221c>
  403878:	mov	w0, #0xfffffffe            	// #-2
  40387c:	b	40384c <ferror@plt+0x221c>
  403880:	mov	w0, #0xffffffff            	// #-1
  403884:	b	40384c <ferror@plt+0x221c>
  403888:	cbz	x0, 403900 <ferror@plt+0x22d0>
  40388c:	stp	x29, x30, [sp, #-32]!
  403890:	mov	x29, sp
  403894:	str	x19, [sp, #16]
  403898:	mov	x19, x3
  40389c:	mov	x3, x4
  4038a0:	ldrsb	w4, [x0]
  4038a4:	cmp	x19, #0x0
  4038a8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4038ac:	b.eq	403908 <ferror@plt+0x22d8>  // b.none
  4038b0:	ldr	x5, [x19]
  4038b4:	cmp	x5, x2
  4038b8:	b.hi	403910 <ferror@plt+0x22e0>  // b.pmore
  4038bc:	cmp	w4, #0x2b
  4038c0:	b.eq	4038f8 <ferror@plt+0x22c8>  // b.none
  4038c4:	str	xzr, [x19]
  4038c8:	ldr	x4, [x19]
  4038cc:	sub	x2, x2, x4
  4038d0:	add	x1, x1, x4, lsl #2
  4038d4:	bl	403780 <ferror@plt+0x2150>
  4038d8:	cmp	w0, #0x0
  4038dc:	b.le	4038ec <ferror@plt+0x22bc>
  4038e0:	ldr	x1, [x19]
  4038e4:	add	x1, x1, w0, sxtw
  4038e8:	str	x1, [x19]
  4038ec:	ldr	x19, [sp, #16]
  4038f0:	ldp	x29, x30, [sp], #32
  4038f4:	ret
  4038f8:	add	x0, x0, #0x1
  4038fc:	b	4038c8 <ferror@plt+0x2298>
  403900:	mov	w0, #0xffffffff            	// #-1
  403904:	ret
  403908:	mov	w0, #0xffffffff            	// #-1
  40390c:	b	4038ec <ferror@plt+0x22bc>
  403910:	mov	w0, #0xffffffff            	// #-1
  403914:	b	4038ec <ferror@plt+0x22bc>
  403918:	cmp	x2, #0x0
  40391c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403920:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403924:	b.eq	403a00 <ferror@plt+0x23d0>  // b.none
  403928:	stp	x29, x30, [sp, #-64]!
  40392c:	mov	x29, sp
  403930:	stp	x19, x20, [sp, #16]
  403934:	stp	x21, x22, [sp, #32]
  403938:	str	x23, [sp, #48]
  40393c:	mov	x19, x0
  403940:	mov	x21, x1
  403944:	mov	x22, x2
  403948:	mov	x0, #0x0                   	// #0
  40394c:	mov	w23, #0x1                   	// #1
  403950:	b	4039c4 <ferror@plt+0x2394>
  403954:	ldrsb	w1, [x19, #1]
  403958:	mov	x20, x19
  40395c:	cbnz	w1, 403964 <ferror@plt+0x2334>
  403960:	add	x20, x19, #0x1
  403964:	cmp	x0, #0x0
  403968:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40396c:	b.eq	4039c0 <ferror@plt+0x2390>  // b.none
  403970:	cmp	x0, x20
  403974:	b.cs	403a08 <ferror@plt+0x23d8>  // b.hs, b.nlast
  403978:	sub	x1, x20, x0
  40397c:	blr	x22
  403980:	tbnz	w0, #31, 4039ec <ferror@plt+0x23bc>
  403984:	add	w1, w0, #0x7
  403988:	cmp	w0, #0x0
  40398c:	csel	w1, w1, w0, lt  // lt = tstop
  403990:	asr	w1, w1, #3
  403994:	negs	w3, w0
  403998:	and	w0, w0, #0x7
  40399c:	and	w3, w3, #0x7
  4039a0:	csneg	w0, w0, w3, mi  // mi = first
  4039a4:	lsl	w3, w23, w0
  4039a8:	ldrb	w0, [x21, w1, sxtw]
  4039ac:	orr	w3, w3, w0
  4039b0:	strb	w3, [x21, w1, sxtw]
  4039b4:	ldrsb	w0, [x20]
  4039b8:	cbz	w0, 403a10 <ferror@plt+0x23e0>
  4039bc:	mov	x0, #0x0                   	// #0
  4039c0:	add	x19, x19, #0x1
  4039c4:	ldrsb	w1, [x19]
  4039c8:	cbz	w1, 4039e8 <ferror@plt+0x23b8>
  4039cc:	cmp	x0, #0x0
  4039d0:	csel	x0, x0, x19, ne  // ne = any
  4039d4:	cmp	w1, #0x2c
  4039d8:	b.eq	403954 <ferror@plt+0x2324>  // b.none
  4039dc:	ldrsb	w1, [x19, #1]
  4039e0:	cbz	w1, 403960 <ferror@plt+0x2330>
  4039e4:	b	4039c0 <ferror@plt+0x2390>
  4039e8:	mov	w0, #0x0                   	// #0
  4039ec:	ldp	x19, x20, [sp, #16]
  4039f0:	ldp	x21, x22, [sp, #32]
  4039f4:	ldr	x23, [sp, #48]
  4039f8:	ldp	x29, x30, [sp], #64
  4039fc:	ret
  403a00:	mov	w0, #0xffffffea            	// #-22
  403a04:	ret
  403a08:	mov	w0, #0xffffffff            	// #-1
  403a0c:	b	4039ec <ferror@plt+0x23bc>
  403a10:	mov	w0, #0x0                   	// #0
  403a14:	b	4039ec <ferror@plt+0x23bc>
  403a18:	cmp	x2, #0x0
  403a1c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403a20:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403a24:	b.eq	403ad0 <ferror@plt+0x24a0>  // b.none
  403a28:	stp	x29, x30, [sp, #-48]!
  403a2c:	mov	x29, sp
  403a30:	stp	x19, x20, [sp, #16]
  403a34:	stp	x21, x22, [sp, #32]
  403a38:	mov	x19, x0
  403a3c:	mov	x21, x1
  403a40:	mov	x22, x2
  403a44:	mov	x0, #0x0                   	// #0
  403a48:	b	403a98 <ferror@plt+0x2468>
  403a4c:	ldrsb	w1, [x19, #1]
  403a50:	mov	x20, x19
  403a54:	cbnz	w1, 403a5c <ferror@plt+0x242c>
  403a58:	add	x20, x19, #0x1
  403a5c:	cmp	x0, #0x0
  403a60:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403a64:	b.eq	403a94 <ferror@plt+0x2464>  // b.none
  403a68:	cmp	x0, x20
  403a6c:	b.cs	403ad8 <ferror@plt+0x24a8>  // b.hs, b.nlast
  403a70:	sub	x1, x20, x0
  403a74:	blr	x22
  403a78:	tbnz	x0, #63, 403ac0 <ferror@plt+0x2490>
  403a7c:	ldr	x3, [x21]
  403a80:	orr	x0, x3, x0
  403a84:	str	x0, [x21]
  403a88:	ldrsb	w0, [x20]
  403a8c:	cbz	w0, 403ae0 <ferror@plt+0x24b0>
  403a90:	mov	x0, #0x0                   	// #0
  403a94:	add	x19, x19, #0x1
  403a98:	ldrsb	w3, [x19]
  403a9c:	cbz	w3, 403abc <ferror@plt+0x248c>
  403aa0:	cmp	x0, #0x0
  403aa4:	csel	x0, x0, x19, ne  // ne = any
  403aa8:	cmp	w3, #0x2c
  403aac:	b.eq	403a4c <ferror@plt+0x241c>  // b.none
  403ab0:	ldrsb	w1, [x19, #1]
  403ab4:	cbz	w1, 403a58 <ferror@plt+0x2428>
  403ab8:	b	403a94 <ferror@plt+0x2464>
  403abc:	mov	w0, #0x0                   	// #0
  403ac0:	ldp	x19, x20, [sp, #16]
  403ac4:	ldp	x21, x22, [sp, #32]
  403ac8:	ldp	x29, x30, [sp], #48
  403acc:	ret
  403ad0:	mov	w0, #0xffffffea            	// #-22
  403ad4:	ret
  403ad8:	mov	w0, #0xffffffff            	// #-1
  403adc:	b	403ac0 <ferror@plt+0x2490>
  403ae0:	mov	w0, #0x0                   	// #0
  403ae4:	b	403ac0 <ferror@plt+0x2490>
  403ae8:	stp	x29, x30, [sp, #-80]!
  403aec:	mov	x29, sp
  403af0:	str	xzr, [sp, #72]
  403af4:	cbz	x0, 403c40 <ferror@plt+0x2610>
  403af8:	stp	x19, x20, [sp, #16]
  403afc:	stp	x21, x22, [sp, #32]
  403b00:	str	x23, [sp, #48]
  403b04:	mov	x19, x0
  403b08:	mov	x23, x1
  403b0c:	mov	x20, x2
  403b10:	mov	w21, w3
  403b14:	str	w3, [x1]
  403b18:	str	w3, [x2]
  403b1c:	bl	4015f0 <__errno_location@plt>
  403b20:	mov	x22, x0
  403b24:	str	wzr, [x0]
  403b28:	ldrsb	w0, [x19]
  403b2c:	cmp	w0, #0x3a
  403b30:	b.eq	403b8c <ferror@plt+0x255c>  // b.none
  403b34:	mov	w2, #0xa                   	// #10
  403b38:	add	x1, sp, #0x48
  403b3c:	mov	x0, x19
  403b40:	bl	401500 <strtol@plt>
  403b44:	str	w0, [x23]
  403b48:	str	w0, [x20]
  403b4c:	ldr	w0, [x22]
  403b50:	cbnz	w0, 403c70 <ferror@plt+0x2640>
  403b54:	ldr	x1, [sp, #72]
  403b58:	cmp	x1, #0x0
  403b5c:	ccmp	x1, x19, #0x4, ne  // ne = any
  403b60:	b.eq	403c84 <ferror@plt+0x2654>  // b.none
  403b64:	ldrsb	w2, [x1]
  403b68:	cmp	w2, #0x3a
  403b6c:	b.eq	403bd4 <ferror@plt+0x25a4>  // b.none
  403b70:	cmp	w2, #0x2d
  403b74:	b.eq	403bf0 <ferror@plt+0x25c0>  // b.none
  403b78:	ldp	x19, x20, [sp, #16]
  403b7c:	ldp	x21, x22, [sp, #32]
  403b80:	ldr	x23, [sp, #48]
  403b84:	ldp	x29, x30, [sp], #80
  403b88:	ret
  403b8c:	add	x19, x19, #0x1
  403b90:	mov	w2, #0xa                   	// #10
  403b94:	add	x1, sp, #0x48
  403b98:	mov	x0, x19
  403b9c:	bl	401500 <strtol@plt>
  403ba0:	str	w0, [x20]
  403ba4:	ldr	w0, [x22]
  403ba8:	cbnz	w0, 403c48 <ferror@plt+0x2618>
  403bac:	ldr	x0, [sp, #72]
  403bb0:	cbz	x0, 403c5c <ferror@plt+0x262c>
  403bb4:	ldrsb	w1, [x0]
  403bb8:	cmp	w1, #0x0
  403bbc:	ccmp	x0, x19, #0x4, eq  // eq = none
  403bc0:	csetm	w0, eq  // eq = none
  403bc4:	ldp	x19, x20, [sp, #16]
  403bc8:	ldp	x21, x22, [sp, #32]
  403bcc:	ldr	x23, [sp, #48]
  403bd0:	b	403b84 <ferror@plt+0x2554>
  403bd4:	ldrsb	w2, [x1, #1]
  403bd8:	cbnz	w2, 403bf0 <ferror@plt+0x25c0>
  403bdc:	str	w21, [x20]
  403be0:	ldp	x19, x20, [sp, #16]
  403be4:	ldp	x21, x22, [sp, #32]
  403be8:	ldr	x23, [sp, #48]
  403bec:	b	403b84 <ferror@plt+0x2554>
  403bf0:	add	x19, x1, #0x1
  403bf4:	str	xzr, [sp, #72]
  403bf8:	str	wzr, [x22]
  403bfc:	mov	w2, #0xa                   	// #10
  403c00:	add	x1, sp, #0x48
  403c04:	mov	x0, x19
  403c08:	bl	401500 <strtol@plt>
  403c0c:	str	w0, [x20]
  403c10:	ldr	w0, [x22]
  403c14:	cbnz	w0, 403c98 <ferror@plt+0x2668>
  403c18:	ldr	x0, [sp, #72]
  403c1c:	cbz	x0, 403cac <ferror@plt+0x267c>
  403c20:	ldrsb	w1, [x0]
  403c24:	cmp	w1, #0x0
  403c28:	ccmp	x0, x19, #0x4, eq  // eq = none
  403c2c:	csetm	w0, eq  // eq = none
  403c30:	ldp	x19, x20, [sp, #16]
  403c34:	ldp	x21, x22, [sp, #32]
  403c38:	ldr	x23, [sp, #48]
  403c3c:	b	403b84 <ferror@plt+0x2554>
  403c40:	mov	w0, #0x0                   	// #0
  403c44:	b	403b84 <ferror@plt+0x2554>
  403c48:	mov	w0, #0xffffffff            	// #-1
  403c4c:	ldp	x19, x20, [sp, #16]
  403c50:	ldp	x21, x22, [sp, #32]
  403c54:	ldr	x23, [sp, #48]
  403c58:	b	403b84 <ferror@plt+0x2554>
  403c5c:	mov	w0, #0xffffffff            	// #-1
  403c60:	ldp	x19, x20, [sp, #16]
  403c64:	ldp	x21, x22, [sp, #32]
  403c68:	ldr	x23, [sp, #48]
  403c6c:	b	403b84 <ferror@plt+0x2554>
  403c70:	mov	w0, #0xffffffff            	// #-1
  403c74:	ldp	x19, x20, [sp, #16]
  403c78:	ldp	x21, x22, [sp, #32]
  403c7c:	ldr	x23, [sp, #48]
  403c80:	b	403b84 <ferror@plt+0x2554>
  403c84:	mov	w0, #0xffffffff            	// #-1
  403c88:	ldp	x19, x20, [sp, #16]
  403c8c:	ldp	x21, x22, [sp, #32]
  403c90:	ldr	x23, [sp, #48]
  403c94:	b	403b84 <ferror@plt+0x2554>
  403c98:	mov	w0, #0xffffffff            	// #-1
  403c9c:	ldp	x19, x20, [sp, #16]
  403ca0:	ldp	x21, x22, [sp, #32]
  403ca4:	ldr	x23, [sp, #48]
  403ca8:	b	403b84 <ferror@plt+0x2554>
  403cac:	mov	w0, #0xffffffff            	// #-1
  403cb0:	ldp	x19, x20, [sp, #16]
  403cb4:	ldp	x21, x22, [sp, #32]
  403cb8:	ldr	x23, [sp, #48]
  403cbc:	b	403b84 <ferror@plt+0x2554>
  403cc0:	cmp	x0, #0x0
  403cc4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403cc8:	b.eq	403d90 <ferror@plt+0x2760>  // b.none
  403ccc:	stp	x29, x30, [sp, #-80]!
  403cd0:	mov	x29, sp
  403cd4:	stp	x19, x20, [sp, #16]
  403cd8:	stp	x21, x22, [sp, #32]
  403cdc:	stp	x23, x24, [sp, #48]
  403ce0:	mov	x20, x1
  403ce4:	add	x24, sp, #0x40
  403ce8:	add	x23, sp, #0x48
  403cec:	b	403d1c <ferror@plt+0x26ec>
  403cf0:	cmp	x19, #0x0
  403cf4:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403cf8:	ccmp	x21, x22, #0x0, ne  // ne = any
  403cfc:	b.ne	403d78 <ferror@plt+0x2748>  // b.any
  403d00:	mov	x2, x21
  403d04:	mov	x1, x20
  403d08:	mov	x0, x19
  403d0c:	bl	401400 <strncmp@plt>
  403d10:	cbnz	w0, 403d78 <ferror@plt+0x2748>
  403d14:	add	x0, x19, x21
  403d18:	add	x20, x20, x22
  403d1c:	mov	x1, x24
  403d20:	bl	402460 <ferror@plt+0xe30>
  403d24:	mov	x19, x0
  403d28:	mov	x1, x23
  403d2c:	mov	x0, x20
  403d30:	bl	402460 <ferror@plt+0xe30>
  403d34:	mov	x20, x0
  403d38:	ldr	x21, [sp, #64]
  403d3c:	ldr	x22, [sp, #72]
  403d40:	adds	x0, x21, x22
  403d44:	b.eq	403d70 <ferror@plt+0x2740>  // b.none
  403d48:	cmp	x0, #0x1
  403d4c:	b.ne	403cf0 <ferror@plt+0x26c0>  // b.any
  403d50:	cbz	x19, 403d60 <ferror@plt+0x2730>
  403d54:	ldrsb	w0, [x19]
  403d58:	cmp	w0, #0x2f
  403d5c:	b.eq	403d70 <ferror@plt+0x2740>  // b.none
  403d60:	cbz	x20, 403d78 <ferror@plt+0x2748>
  403d64:	ldrsb	w0, [x20]
  403d68:	cmp	w0, #0x2f
  403d6c:	b.ne	403cf0 <ferror@plt+0x26c0>  // b.any
  403d70:	mov	w0, #0x1                   	// #1
  403d74:	b	403d7c <ferror@plt+0x274c>
  403d78:	mov	w0, #0x0                   	// #0
  403d7c:	ldp	x19, x20, [sp, #16]
  403d80:	ldp	x21, x22, [sp, #32]
  403d84:	ldp	x23, x24, [sp, #48]
  403d88:	ldp	x29, x30, [sp], #80
  403d8c:	ret
  403d90:	mov	w0, #0x0                   	// #0
  403d94:	ret
  403d98:	stp	x29, x30, [sp, #-64]!
  403d9c:	mov	x29, sp
  403da0:	stp	x19, x20, [sp, #16]
  403da4:	mov	x19, x0
  403da8:	orr	x0, x0, x1
  403dac:	cbz	x0, 403e30 <ferror@plt+0x2800>
  403db0:	stp	x21, x22, [sp, #32]
  403db4:	mov	x21, x1
  403db8:	mov	x22, x2
  403dbc:	cbz	x19, 403e44 <ferror@plt+0x2814>
  403dc0:	cbz	x1, 403e5c <ferror@plt+0x282c>
  403dc4:	stp	x23, x24, [sp, #48]
  403dc8:	mov	x0, x19
  403dcc:	bl	401300 <strlen@plt>
  403dd0:	mov	x23, x0
  403dd4:	mvn	x0, x0
  403dd8:	mov	x20, #0x0                   	// #0
  403ddc:	cmp	x0, x22
  403de0:	b.cc	403e70 <ferror@plt+0x2840>  // b.lo, b.ul, b.last
  403de4:	add	x24, x23, x22
  403de8:	add	x0, x24, #0x1
  403dec:	bl	4013d0 <malloc@plt>
  403df0:	mov	x20, x0
  403df4:	cbz	x0, 403e7c <ferror@plt+0x284c>
  403df8:	mov	x2, x23
  403dfc:	mov	x1, x19
  403e00:	bl	4012d0 <memcpy@plt>
  403e04:	mov	x2, x22
  403e08:	mov	x1, x21
  403e0c:	add	x0, x20, x23
  403e10:	bl	4012d0 <memcpy@plt>
  403e14:	strb	wzr, [x20, x24]
  403e18:	ldp	x21, x22, [sp, #32]
  403e1c:	ldp	x23, x24, [sp, #48]
  403e20:	mov	x0, x20
  403e24:	ldp	x19, x20, [sp, #16]
  403e28:	ldp	x29, x30, [sp], #64
  403e2c:	ret
  403e30:	adrp	x0, 404000 <ferror@plt+0x29d0>
  403e34:	add	x0, x0, #0x2a8
  403e38:	bl	401460 <strdup@plt>
  403e3c:	mov	x20, x0
  403e40:	b	403e20 <ferror@plt+0x27f0>
  403e44:	mov	x1, x2
  403e48:	mov	x0, x21
  403e4c:	bl	401530 <strndup@plt>
  403e50:	mov	x20, x0
  403e54:	ldp	x21, x22, [sp, #32]
  403e58:	b	403e20 <ferror@plt+0x27f0>
  403e5c:	mov	x0, x19
  403e60:	bl	401460 <strdup@plt>
  403e64:	mov	x20, x0
  403e68:	ldp	x21, x22, [sp, #32]
  403e6c:	b	403e20 <ferror@plt+0x27f0>
  403e70:	ldp	x21, x22, [sp, #32]
  403e74:	ldp	x23, x24, [sp, #48]
  403e78:	b	403e20 <ferror@plt+0x27f0>
  403e7c:	ldp	x21, x22, [sp, #32]
  403e80:	ldp	x23, x24, [sp, #48]
  403e84:	b	403e20 <ferror@plt+0x27f0>
  403e88:	stp	x29, x30, [sp, #-32]!
  403e8c:	mov	x29, sp
  403e90:	stp	x19, x20, [sp, #16]
  403e94:	mov	x20, x0
  403e98:	mov	x19, x1
  403e9c:	mov	x2, #0x0                   	// #0
  403ea0:	cbz	x1, 403eb0 <ferror@plt+0x2880>
  403ea4:	mov	x0, x1
  403ea8:	bl	401300 <strlen@plt>
  403eac:	mov	x2, x0
  403eb0:	mov	x1, x19
  403eb4:	mov	x0, x20
  403eb8:	bl	403d98 <ferror@plt+0x2768>
  403ebc:	ldp	x19, x20, [sp, #16]
  403ec0:	ldp	x29, x30, [sp], #32
  403ec4:	ret
  403ec8:	stp	x29, x30, [sp, #-288]!
  403ecc:	mov	x29, sp
  403ed0:	str	x19, [sp, #16]
  403ed4:	mov	x19, x0
  403ed8:	str	x2, [sp, #240]
  403edc:	str	x3, [sp, #248]
  403ee0:	str	x4, [sp, #256]
  403ee4:	str	x5, [sp, #264]
  403ee8:	str	x6, [sp, #272]
  403eec:	str	x7, [sp, #280]
  403ef0:	str	q0, [sp, #112]
  403ef4:	str	q1, [sp, #128]
  403ef8:	str	q2, [sp, #144]
  403efc:	str	q3, [sp, #160]
  403f00:	str	q4, [sp, #176]
  403f04:	str	q5, [sp, #192]
  403f08:	str	q6, [sp, #208]
  403f0c:	str	q7, [sp, #224]
  403f10:	add	x0, sp, #0x120
  403f14:	str	x0, [sp, #80]
  403f18:	str	x0, [sp, #88]
  403f1c:	add	x0, sp, #0xf0
  403f20:	str	x0, [sp, #96]
  403f24:	mov	w0, #0xffffffd0            	// #-48
  403f28:	str	w0, [sp, #104]
  403f2c:	mov	w0, #0xffffff80            	// #-128
  403f30:	str	w0, [sp, #108]
  403f34:	ldp	x2, x3, [sp, #80]
  403f38:	stp	x2, x3, [sp, #32]
  403f3c:	ldp	x2, x3, [sp, #96]
  403f40:	stp	x2, x3, [sp, #48]
  403f44:	add	x2, sp, #0x20
  403f48:	add	x0, sp, #0x48
  403f4c:	bl	401520 <vasprintf@plt>
  403f50:	tbnz	w0, #31, 403f80 <ferror@plt+0x2950>
  403f54:	sxtw	x2, w0
  403f58:	ldr	x1, [sp, #72]
  403f5c:	mov	x0, x19
  403f60:	bl	403d98 <ferror@plt+0x2768>
  403f64:	mov	x19, x0
  403f68:	ldr	x0, [sp, #72]
  403f6c:	bl	401510 <free@plt>
  403f70:	mov	x0, x19
  403f74:	ldr	x19, [sp, #16]
  403f78:	ldp	x29, x30, [sp], #288
  403f7c:	ret
  403f80:	mov	x19, #0x0                   	// #0
  403f84:	b	403f70 <ferror@plt+0x2940>
  403f88:	stp	x29, x30, [sp, #-80]!
  403f8c:	mov	x29, sp
  403f90:	stp	x19, x20, [sp, #16]
  403f94:	stp	x21, x22, [sp, #32]
  403f98:	mov	x19, x0
  403f9c:	ldr	x21, [x0]
  403fa0:	ldrsb	w0, [x21]
  403fa4:	cbz	w0, 4040d8 <ferror@plt+0x2aa8>
  403fa8:	stp	x23, x24, [sp, #48]
  403fac:	mov	x24, x1
  403fb0:	mov	x22, x2
  403fb4:	mov	w23, w3
  403fb8:	mov	x1, x2
  403fbc:	mov	x0, x21
  403fc0:	bl	401540 <strspn@plt>
  403fc4:	add	x20, x21, x0
  403fc8:	ldrsb	w21, [x21, x0]
  403fcc:	cbz	w21, 404044 <ferror@plt+0x2a14>
  403fd0:	cbz	w23, 4040a8 <ferror@plt+0x2a78>
  403fd4:	mov	w1, w21
  403fd8:	adrp	x0, 404000 <ferror@plt+0x29d0>
  403fdc:	add	x0, x0, #0xb40
  403fe0:	bl	401550 <strchr@plt>
  403fe4:	cbz	x0, 404064 <ferror@plt+0x2a34>
  403fe8:	strb	w21, [sp, #72]
  403fec:	strb	wzr, [sp, #73]
  403ff0:	add	x23, x20, #0x1
  403ff4:	add	x1, sp, #0x48
  403ff8:	mov	x0, x23
  403ffc:	bl	4024d4 <ferror@plt+0xea4>
  404000:	str	x0, [x24]
  404004:	add	x1, x20, x0
  404008:	ldrsb	w1, [x1, #1]
  40400c:	cmp	w1, #0x0
  404010:	ccmp	w21, w1, #0x0, ne  // ne = any
  404014:	b.ne	404054 <ferror@plt+0x2a24>  // b.any
  404018:	add	x0, x0, #0x2
  40401c:	add	x21, x20, x0
  404020:	ldrsb	w1, [x20, x0]
  404024:	cbz	w1, 404034 <ferror@plt+0x2a04>
  404028:	mov	x0, x22
  40402c:	bl	401550 <strchr@plt>
  404030:	cbz	x0, 404054 <ferror@plt+0x2a24>
  404034:	str	x21, [x19]
  404038:	mov	x20, x23
  40403c:	ldp	x23, x24, [sp, #48]
  404040:	b	4040c4 <ferror@plt+0x2a94>
  404044:	str	x20, [x19]
  404048:	mov	x20, #0x0                   	// #0
  40404c:	ldp	x23, x24, [sp, #48]
  404050:	b	4040c4 <ferror@plt+0x2a94>
  404054:	str	x20, [x19]
  404058:	mov	x20, #0x0                   	// #0
  40405c:	ldp	x23, x24, [sp, #48]
  404060:	b	4040c4 <ferror@plt+0x2a94>
  404064:	mov	x1, x22
  404068:	mov	x0, x20
  40406c:	bl	4024d4 <ferror@plt+0xea4>
  404070:	str	x0, [x24]
  404074:	add	x21, x20, x0
  404078:	ldrsb	w1, [x20, x0]
  40407c:	cbz	w1, 40408c <ferror@plt+0x2a5c>
  404080:	mov	x0, x22
  404084:	bl	401550 <strchr@plt>
  404088:	cbz	x0, 404098 <ferror@plt+0x2a68>
  40408c:	str	x21, [x19]
  404090:	ldp	x23, x24, [sp, #48]
  404094:	b	4040c4 <ferror@plt+0x2a94>
  404098:	str	x20, [x19]
  40409c:	mov	x20, x0
  4040a0:	ldp	x23, x24, [sp, #48]
  4040a4:	b	4040c4 <ferror@plt+0x2a94>
  4040a8:	mov	x1, x22
  4040ac:	mov	x0, x20
  4040b0:	bl	4015d0 <strcspn@plt>
  4040b4:	str	x0, [x24]
  4040b8:	add	x0, x20, x0
  4040bc:	str	x0, [x19]
  4040c0:	ldp	x23, x24, [sp, #48]
  4040c4:	mov	x0, x20
  4040c8:	ldp	x19, x20, [sp, #16]
  4040cc:	ldp	x21, x22, [sp, #32]
  4040d0:	ldp	x29, x30, [sp], #80
  4040d4:	ret
  4040d8:	mov	x20, #0x0                   	// #0
  4040dc:	b	4040c4 <ferror@plt+0x2a94>
  4040e0:	stp	x29, x30, [sp, #-32]!
  4040e4:	mov	x29, sp
  4040e8:	str	x19, [sp, #16]
  4040ec:	mov	x19, x0
  4040f0:	mov	x0, x19
  4040f4:	bl	401430 <fgetc@plt>
  4040f8:	cmn	w0, #0x1
  4040fc:	b.eq	404110 <ferror@plt+0x2ae0>  // b.none
  404100:	cmp	w0, #0xa
  404104:	b.ne	4040f0 <ferror@plt+0x2ac0>  // b.any
  404108:	mov	w0, #0x0                   	// #0
  40410c:	b	404114 <ferror@plt+0x2ae4>
  404110:	mov	w0, #0x1                   	// #1
  404114:	ldr	x19, [sp, #16]
  404118:	ldp	x29, x30, [sp], #32
  40411c:	ret
  404120:	stp	x29, x30, [sp, #-64]!
  404124:	mov	x29, sp
  404128:	stp	x19, x20, [sp, #16]
  40412c:	adrp	x20, 415000 <ferror@plt+0x139d0>
  404130:	add	x20, x20, #0xdf0
  404134:	stp	x21, x22, [sp, #32]
  404138:	adrp	x21, 415000 <ferror@plt+0x139d0>
  40413c:	add	x21, x21, #0xde8
  404140:	sub	x20, x20, x21
  404144:	mov	w22, w0
  404148:	stp	x23, x24, [sp, #48]
  40414c:	mov	x23, x1
  404150:	mov	x24, x2
  404154:	bl	401290 <memcpy@plt-0x40>
  404158:	cmp	xzr, x20, asr #3
  40415c:	b.eq	404188 <ferror@plt+0x2b58>  // b.none
  404160:	asr	x20, x20, #3
  404164:	mov	x19, #0x0                   	// #0
  404168:	ldr	x3, [x21, x19, lsl #3]
  40416c:	mov	x2, x24
  404170:	add	x19, x19, #0x1
  404174:	mov	x1, x23
  404178:	mov	w0, w22
  40417c:	blr	x3
  404180:	cmp	x20, x19
  404184:	b.ne	404168 <ferror@plt+0x2b38>  // b.any
  404188:	ldp	x19, x20, [sp, #16]
  40418c:	ldp	x21, x22, [sp, #32]
  404190:	ldp	x23, x24, [sp, #48]
  404194:	ldp	x29, x30, [sp], #64
  404198:	ret
  40419c:	nop
  4041a0:	ret
  4041a4:	nop
  4041a8:	adrp	x2, 416000 <ferror@plt+0x149d0>
  4041ac:	mov	x1, #0x0                   	// #0
  4041b0:	ldr	x2, [x2, #448]
  4041b4:	b	401360 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004041b8 <.fini>:
  4041b8:	stp	x29, x30, [sp, #-16]!
  4041bc:	mov	x29, sp
  4041c0:	ldp	x29, x30, [sp], #16
  4041c4:	ret
