/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  reg [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [17:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  reg [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~(celloutsig_0_5z[9] & celloutsig_0_9z[1]);
  assign celloutsig_0_6z = ~(celloutsig_0_1z[9] & celloutsig_0_1z[5]);
  assign celloutsig_1_7z = ~(in_data[124] & in_data[173]);
  assign celloutsig_0_56z = ~(celloutsig_0_11z | celloutsig_0_55z);
  assign celloutsig_1_8z = ~(celloutsig_1_7z | celloutsig_1_4z);
  assign celloutsig_0_10z = ~(celloutsig_0_4z[3] | celloutsig_0_0z);
  assign celloutsig_0_48z = ~((celloutsig_0_24z[2] | celloutsig_0_22z) & (celloutsig_0_31z | celloutsig_0_5z[1]));
  assign celloutsig_0_7z = ~((celloutsig_0_5z[7] | celloutsig_0_1z[9]) & (celloutsig_0_3z | celloutsig_0_1z[12]));
  assign celloutsig_1_4z = ~((celloutsig_1_2z[2] | celloutsig_1_2z[1]) & (in_data[150] | celloutsig_1_1z));
  assign celloutsig_0_8z = ~((in_data[83] | celloutsig_0_4z[4]) & (celloutsig_0_6z | celloutsig_0_3z));
  assign celloutsig_1_10z = ~((celloutsig_1_4z | celloutsig_1_0z) & (celloutsig_1_9z | celloutsig_1_5z));
  assign celloutsig_1_11z = ~((celloutsig_1_5z | celloutsig_1_1z) & (celloutsig_1_7z | celloutsig_1_2z[2]));
  assign celloutsig_1_16z = ~((celloutsig_1_15z[5] | celloutsig_1_15z[9]) & (celloutsig_1_0z | celloutsig_1_15z[11]));
  assign celloutsig_0_16z = ~((celloutsig_0_2z | celloutsig_0_13z[8]) & (in_data[71] | celloutsig_0_5z[6]));
  assign celloutsig_0_18z = ~((celloutsig_0_7z | celloutsig_0_11z) & (celloutsig_0_2z | celloutsig_0_5z[4]));
  assign celloutsig_0_26z = ~((celloutsig_0_15z | celloutsig_0_9z[2]) & (celloutsig_0_23z[0] | celloutsig_0_22z));
  assign celloutsig_0_28z = ~((celloutsig_0_11z | in_data[46]) & (celloutsig_0_11z | celloutsig_0_16z));
  assign celloutsig_0_73z = celloutsig_0_34z ^ celloutsig_0_17z;
  assign celloutsig_1_0z = in_data[189] ^ in_data[183];
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_4z;
  assign celloutsig_1_12z = celloutsig_1_5z ^ in_data[173];
  assign celloutsig_1_17z = _00_ ^ celloutsig_1_0z;
  assign celloutsig_0_2z = in_data[4] ^ celloutsig_0_1z[1];
  assign celloutsig_0_20z = in_data[86] ^ celloutsig_0_17z;
  assign celloutsig_0_1z = { in_data[94:82], celloutsig_0_0z } + in_data[73:60];
  reg [6:0] _27_;
  always_ff @(posedge clkin_data[64], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _27_ <= 7'h00;
    else _27_ <= { celloutsig_0_54z[3:1], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_56z, celloutsig_0_48z };
  assign out_data[38:32] = _27_;
  reg [4:0] _28_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _28_ <= 5'h00;
    else _28_ <= { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z };
  assign { _00_, _01_[3:0] } = _28_;
  assign celloutsig_0_0z = in_data[10:4] === in_data[6:0];
  assign celloutsig_0_30z = { celloutsig_0_5z[1:0], celloutsig_0_3z } === { celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_20z };
  assign celloutsig_1_6z = { in_data[120:103], celloutsig_1_5z } === { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[126:125], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z } === { in_data[118], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_14z = { in_data[135], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z } === { in_data[143:140], celloutsig_1_2z };
  assign celloutsig_0_17z = { celloutsig_0_5z[5:4], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_16z } === { celloutsig_0_4z[4:1], celloutsig_0_12z };
  assign celloutsig_0_3z = { in_data[67], celloutsig_0_2z, celloutsig_0_0z } < in_data[48:46];
  assign celloutsig_0_31z = { celloutsig_0_25z[2:1], celloutsig_0_6z, celloutsig_0_25z } < celloutsig_0_13z[8:1];
  assign celloutsig_0_37z = { celloutsig_0_32z[1], celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_2z } < { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_55z = celloutsig_0_43z[2:0] < { celloutsig_0_7z, 1'h0, celloutsig_0_31z };
  assign celloutsig_1_3z = | { celloutsig_1_1z, celloutsig_1_0z, in_data[140:137] };
  assign celloutsig_1_19z = | { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_19z = | celloutsig_0_13z;
  assign celloutsig_0_21z = | celloutsig_0_14z[10:0];
  assign celloutsig_0_32z = { celloutsig_0_13z[4:3], celloutsig_0_16z } <<< celloutsig_0_1z[12:10];
  assign celloutsig_0_42z = celloutsig_0_13z <<< { in_data[84:78], celloutsig_0_6z, celloutsig_0_29z };
  assign celloutsig_0_54z = { celloutsig_0_1z[7:2], celloutsig_0_26z, celloutsig_0_7z } <<< { celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_20z };
  assign celloutsig_1_2z = in_data[164:162] <<< { in_data[122:121], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z } <<< { celloutsig_1_15z[7:5], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_16z };
  assign celloutsig_0_9z = celloutsig_0_1z[4:0] <<< { celloutsig_0_4z[3:1], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_4z[3:0], celloutsig_0_20z } <<< { celloutsig_0_14z[4], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[77:73] >>> { in_data[42], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_43z = { celloutsig_0_36z[15:11], celloutsig_0_16z, celloutsig_0_37z } >>> celloutsig_0_42z[6:0];
  assign celloutsig_1_15z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_10z } >>> { in_data[134:123], celloutsig_1_3z };
  assign celloutsig_0_13z = { in_data[72:68], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } >>> { in_data[70:63], celloutsig_0_11z };
  assign celloutsig_0_14z = { celloutsig_0_5z[9:5], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_10z } >>> { in_data[85:77], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_5z[3], celloutsig_0_4z } >>> { celloutsig_0_13z[6], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_29z = ~((celloutsig_0_3z & celloutsig_0_11z) | celloutsig_0_4z[1]);
  assign celloutsig_0_33z = ~((celloutsig_0_30z & celloutsig_0_13z[2]) | celloutsig_0_15z);
  assign celloutsig_1_1z = ~((in_data[168] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_0_11z = ~((celloutsig_0_6z & celloutsig_0_5z[1]) | celloutsig_0_5z[1]);
  assign celloutsig_0_12z = ~((celloutsig_0_4z[3] & celloutsig_0_7z) | celloutsig_0_9z[4]);
  assign celloutsig_0_15z = ~((celloutsig_0_10z & in_data[25]) | celloutsig_0_7z);
  assign celloutsig_0_22z = ~((celloutsig_0_10z & celloutsig_0_9z[3]) | celloutsig_0_19z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_36z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_36z = { celloutsig_0_9z[3:2], celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_20z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_5z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_5z = celloutsig_0_1z[12:3];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_25z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_24z[4:3], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_20z };
  assign _01_[4] = _00_;
  assign { out_data[136:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z };
endmodule
