<stg><name>uppol1</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %plt1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt1

]]></Node>
<StgValue><ssdm name="plt1_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %plt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt

]]></Node>
<StgValue><ssdm name="plt_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %al1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %al1

]]></Node>
<StgValue><ssdm name="al1_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="25" op_0_bw="16">
<![CDATA[
entry:6 %sext_ln597 = sext i16 %al1_read

]]></Node>
<StgValue><ssdm name="sext_ln597"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:7 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %al1_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="25" op_0_bw="24">
<![CDATA[
entry:8 %sext_ln597_1 = sext i24 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln597_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:9 %sub_ln597 = sub i25 %sext_ln597_1, i25 %sext_ln597

]]></Node>
<StgValue><ssdm name="sub_ln597"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="17">
<![CDATA[
entry:11 %sext_ln599_2 = sext i17 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln599_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %sext_ln599 = sext i32 %plt_read

]]></Node>
<StgValue><ssdm name="sext_ln599"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
entry:13 %sext_ln599_1 = sext i32 %plt1_read

]]></Node>
<StgValue><ssdm name="sext_ln599_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %mul_ln599 = mul i64 %sext_ln599_1, i64 %sext_ln599

]]></Node>
<StgValue><ssdm name="mul_ln599"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:15 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln599, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:16 %select_ln599 = select i1 %tmp, i18 261952, i18 192

]]></Node>
<StgValue><ssdm name="select_ln599"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:17 %apl1 = add i18 %select_ln599, i18 %sext_ln599_2

]]></Node>
<StgValue><ssdm name="apl1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2 %apl2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %apl2

]]></Node>
<StgValue><ssdm name="apl2_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="15">
<![CDATA[
entry:4 %sext_ln20 = sext i15 %apl2_read

]]></Node>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:5 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %wd3 = sub i16 15360, i16 %sext_ln20

]]></Node>
<StgValue><ssdm name="wd3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="16">
<![CDATA[
entry:19 %sext_ln595 = sext i16 %wd3

]]></Node>
<StgValue><ssdm name="sext_ln595"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:20 %icmp_ln607 = icmp_sgt  i18 %apl1, i18 %sext_ln595

]]></Node>
<StgValue><ssdm name="icmp_ln607"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry:21 %apl1_1 = select i1 %icmp_ln607, i18 %sext_ln595, i18 %apl1

]]></Node>
<StgValue><ssdm name="apl1_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="18">
<![CDATA[
entry:22 %trunc_ln595 = trunc i18 %apl1_1

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %apl1_2 = sub i16 0, i16 %wd3

]]></Node>
<StgValue><ssdm name="apl1_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="16">
<![CDATA[
entry:24 %sext_ln609 = sext i16 %apl1_2

]]></Node>
<StgValue><ssdm name="sext_ln609"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:25 %icmp_ln609 = icmp_slt  i18 %apl1_1, i18 %sext_ln609

]]></Node>
<StgValue><ssdm name="icmp_ln609"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:26 %apl1_3 = select i1 %icmp_ln609, i16 %apl1_2, i16 %trunc_ln595

]]></Node>
<StgValue><ssdm name="apl1_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16">
<![CDATA[
entry:27 %ret_ln612 = ret i16 %apl1_3

]]></Node>
<StgValue><ssdm name="ret_ln612"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
