{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637374736751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637374736751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 20:18:56 2021 " "Processing started: Fri Nov 19 20:18:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637374736751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1637374736751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto-procesador -c proyecto-procesador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto-procesador -c proyecto-procesador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1637374736751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1637374737182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1637374737182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_logic " "Found entity 1: pc_logic" {  } { { "pc_logic.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/pc_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluflags_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluflags_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluFlags_register " "Found entity 1: aluFlags_register" {  } { { "aluFlags_register.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/aluFlags_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condition_check " "Found entity 1: condition_check" {  } { { "condition_check.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/condition_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cond_ex COND_EX conditional_logic.sv(17) " "Verilog HDL Declaration information at conditional_logic.sv(17): object \"cond_ex\" differs only in case from object \"COND_EX\" in the same scope" {  } { { "conditional_logic.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1637374743080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditional_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditional_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditional_logic " "Found entity 1: conditional_logic" {  } { { "conditional_logic.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_unit " "Found entity 1: decoder_unit" {  } { { "decoder_unit.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "individual_test_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file individual_test_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 individual_test_tb " "Found entity 1: individual_test_tb" {  } { { "individual_test_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/individual_test_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4bits " "Found entity 1: mux_4bits" {  } { { "mux_4bits.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/mux_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_32bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32bits " "Found entity 1: mux_32bits" {  } { { "mux_32bits.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/mux_32bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "and_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/and_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_op " "Found entity 1: xor_op" {  } { { "xor_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/xor_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "revsub_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file revsub_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 revsub_op " "Found entity 1: revsub_op" {  } { { "revsub_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/revsub_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op " "Found entity 1: sub_op" {  } { { "sub_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/sub_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_op " "Found entity 1: compare_op" {  } { { "compare_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/compare_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compneg_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file compneg_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compneg_op " "Found entity 1: compneg_op" {  } { { "compneg_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/compneg_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_op " "Found entity 1: sll_op" {  } { { "sll_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/sll_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file srl_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_op " "Found entity 1: srl_op" {  } { { "srl_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/srl_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_op " "Found entity 1: or_op" {  } { { "or_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/or_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clear_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file clear_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clear_op " "Found entity 1: clear_op" {  } { { "clear_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/clear_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_op " "Found entity 1: not_op" {  } { { "not_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/not_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file move_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 move_op " "Found entity 1: move_op" {  } { { "move_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/move_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_op " "Found entity 1: add_op" {  } { { "add_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/add_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637374743136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637374743136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch decoder_unit.sv(20) " "Verilog HDL Implicit Net warning at decoder_unit.sv(20): created implicit net for \"branch\"" {  } { { "decoder_unit.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1637374743137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_W decoder_unit.sv(20) " "Verilog HDL Implicit Net warning at decoder_unit.sv(20): created implicit net for \"reg_W\"" {  } { { "decoder_unit.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1637374743137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_result_sub alu.sv(49) " "Verilog HDL Implicit Net warning at alu.sv(49): created implicit net for \"temp_result_sub\"" {  } { { "alu.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1637374743137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_flag_sub alu.sv(49) " "Verilog HDL Implicit Net warning at alu.sv(49): created implicit net for \"temp_flag_sub\"" {  } { { "alu.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1637374743137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1637374743168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_unit decoder_unit:DECO_UNIT " "Elaborating entity \"decoder_unit\" for hierarchy \"decoder_unit:DECO_UNIT\"" {  } { { "control_unit.sv" "DECO_UNIT" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637374743177 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reg_w decoder_unit.sv(9) " "Output port \"reg_w\" at decoder_unit.sv(9) has no driver" {  } { { "decoder_unit.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1637374743184 "|control_unit|decoder_unit:DECO_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder decoder_unit:DECO_UNIT\|main_decoder:MAIN_DECO " "Elaborating entity \"main_decoder\" for hierarchy \"decoder_unit:DECO_UNIT\|main_decoder:MAIN_DECO\"" {  } { { "decoder_unit.sv" "MAIN_DECO" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637374743184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder decoder_unit:DECO_UNIT\|alu_decoder:ALU_DECO " "Elaborating entity \"alu_decoder\" for hierarchy \"decoder_unit:DECO_UNIT\|alu_decoder:ALU_DECO\"" {  } { { "decoder_unit.sv" "ALU_DECO" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637374743196 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_flag alu_decoder.sv(13) " "Verilog HDL Always Construct warning at alu_decoder.sv(13): inferring latch(es) for variable \"temp_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_decoder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1637374743206 "|control_unit|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_flag\[0\] alu_decoder.sv(24) " "Inferred latch for \"temp_flag\[0\]\" at alu_decoder.sv(24)" {  } { { "alu_decoder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637374743206 "|control_unit|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_flag\[1\] alu_decoder.sv(24) " "Inferred latch for \"temp_flag\[1\]\" at alu_decoder.sv(24)" {  } { { "alu_decoder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637374743206 "|control_unit|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_logic decoder_unit:DECO_UNIT\|pc_logic:PC_LOGIC " "Elaborating entity \"pc_logic\" for hierarchy \"decoder_unit:DECO_UNIT\|pc_logic:PC_LOGIC\"" {  } { { "decoder_unit.sv" "PC_LOGIC" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637374743208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditional_logic conditional_logic:COND_LOGIC " "Elaborating entity \"conditional_logic\" for hierarchy \"conditional_logic:COND_LOGIC\"" {  } { { "control_unit.sv" "COND_LOGIC" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637374743215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluFlags_register conditional_logic:COND_LOGIC\|aluFlags_register:FLAGS " "Elaborating entity \"aluFlags_register\" for hierarchy \"conditional_logic:COND_LOGIC\|aluFlags_register:FLAGS\"" {  } { { "conditional_logic.sv" "FLAGS" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637374743224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition_check conditional_logic:COND_LOGIC\|condition_check:COND_EX " "Elaborating entity \"condition_check\" for hierarchy \"conditional_logic:COND_LOGIC\|condition_check:COND_EX\"" {  } { { "conditional_logic.sv" "COND_EX" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637374743230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/output_files/proyecto-procesador.map.smsg " "Generated suppressed messages file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/output_files/proyecto-procesador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1637374743324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637374743330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 20:19:03 2021 " "Processing ended: Fri Nov 19 20:19:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637374743330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637374743330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637374743330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1637374743330 ""}
