var group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t =
[
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga1dd8ef4467b7b062b3d6f1b510b0b915", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gad20956ec7a583c0d94e4df83740a1dbe", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gace88e50788e579f8dbc958eb308ee1ca", null ],
    [ "ALT_PINMUX_FPGA_I2C0_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga2cbf7c3bb711f0ebe942fa8cb4c4992d", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gab8e5bf57409631b9c2db138ccb38522c", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga093a7050e4279a95ad0ae9ca39684dd2", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga7f45c39a91d3683a34700d52907b5787", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gad6dbec1444e9691acf0969619d8e359e", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga124f414956beb14206b5e612fec31438", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga6129adb2481a327e37bc05a97d10061d", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga9af72ac08bde3451c00ee8069f4eba45", null ],
    [ "ALT_PINMUX_FPGA_SPIM0_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gad17c7040487372fa1881ddca178bc843", null ],
    [ "ALT_PINMUX_FPGA_SPIM1_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga938a5886a85b163e8cdd1410b7f618be", null ],
    [ "ALT_PINMUX_FPGA_SPIS0_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gaf662c012c4dc29f6fd15b6df229896ac", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga977716bb72d0e53ce6607e56eefa5d1e", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga238720136dd577082f348c6bb71ebd31", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gac4a74eb4a7e63bc01d746bef5201ecad", null ],
    [ "ALT_PINMUX_FPGA_INTERFACE_GRP_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gac159059235439e77053656d8f9839423", null ],
    [ "ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3", null ],
    [ "ALT_PINMUX_FPGA_INTERFACE_GRP_LB_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga011a89f870fd98af211781130dce06b2", null ],
    [ "ALT_PINMUX_FPGA_INTERFACE_GRP_UB_ADDR", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gafb8ac9068f7bc4224cdf231608c32603", null ]
];