#
# File created on Mon Mar 21 13:45:06 CET 2016
#

Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[0].regfile_reg[0][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[10].regfile_reg[10][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[11].regfile_reg[11][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[12].regfile_reg[12][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[13].regfile_reg[13][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[14].regfile_reg[14][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[15].regfile_reg[15][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[16].regfile_reg[16][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[17].regfile_reg[17][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[18].regfile_reg[18][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[19].regfile_reg[19][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[1].regfile_reg[1][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[20].regfile_reg[20][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[21].regfile_reg[21][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[22].regfile_reg[22][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[23].regfile_reg[23][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[24].regfile_reg[24][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[25].regfile_reg[25][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[26].regfile_reg[26][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[27].regfile_reg[27][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[28].regfile_reg[28][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[29].regfile_reg[29][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[2].regfile_reg[2][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[30].regfile_reg[30][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[31].regfile_reg[31][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[3].regfile_reg[3][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[4].regfile_reg[4][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[5].regfile_reg[5][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[6].regfile_reg[6][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[7].regfile_reg[7][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[8].regfile_reg[8][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[9].regfile_reg[9][31]/D,max,1.847,37,17
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[0].regfile_reg[0][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[10].regfile_reg[10][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[11].regfile_reg[11][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[12].regfile_reg[12][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[13].regfile_reg[13][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[14].regfile_reg[14][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[15].regfile_reg[15][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[16].regfile_reg[16][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[17].regfile_reg[17][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[18].regfile_reg[18][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[19].regfile_reg[19][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[1].regfile_reg[1][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[20].regfile_reg[20][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[21].regfile_reg[21][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[22].regfile_reg[22][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[23].regfile_reg[23][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[24].regfile_reg[24][23]/D,max,1.924,35,18
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/genblk1[25].regfile_reg[25][23]/D,max,1.924,35,18
U_TIMER/U_TIMER/systick_clk_count_reg[0]/C,U_TIMER/U_TIMER/systick_clk_count_reg[1]/D,min,0.074,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[32]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[56]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[57]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[60]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[61]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[34]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[35]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[38]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[39]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[42]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[43]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[46]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[47]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[50]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[51]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[54]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[55]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[58]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[59]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[62]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[63]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[34]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[38]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[42]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[46]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[50]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[54]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[57]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[58]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[61]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[62]/D,min,0.092,1,0
U_TIMER/U_TIMER/systick_clk_count_reg[0]/C,U_TIMER/U_TIMER/systick_clk_count_reg[2]/D,min,0.102,1,0
U_TIMER/U_TIMER/systick_clk_count_reg[0]/C,U_TIMER/U_TIMER/systick_clk_count_reg[3]/D,min,0.123,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[35]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[39]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[43]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[47]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[51]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[55]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[56]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[59]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[60]/D,min,0.124,2,0
U_ADBG_TOP/i_dbg_wb/address_counter_reg[19]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[19]/D,min,0.129,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[23]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[23]/D,min,0.129,2,1
U_ADBG_TOP/i_dbg_wb/word_count_reg[15]/C,U_ADBG_TOP/i_dbg_wb/word_count_reg[15]/D,min,0.129,2,1
U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[11]/C,U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[11]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[15]/C,U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[15]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[3]/C,U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[3]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[7]/C,U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[7]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[11]/C,U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[11]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[15]/C,U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[15]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[3]/C,U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[3]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[7]/C,U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[7]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[11]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[11]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[15]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[15]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[27]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[27]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[31]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[31]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[3]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[3]/D,min,0.132,2,1
