Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/AMDXilinx/VitisVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7102405cbe75448fa7f6382b934d30cd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [D:/VLSI_ARCHITECTURE/Turbo Encoder/Turbo Encoder.srcs/sources_1/new/units_b.v:163]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
