<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='557' ll='561' type='bool llvm::TargetLoweringBase::hasAndNot(llvm::SDValue X) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='554'>/// Return true if the target has a bitwise and-not operation:
  /// X = ~A &amp; B
  /// This can be used to simplify select or other instructions.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='6701' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner17unfoldMaskedMergeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='6707' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner17unfoldMaskedMergeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='6708' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner17unfoldMaskedMergeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19729' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22foldSelectCCToShiftAndERKN4llvm5SDLocENS1_7SDValueES5_S5_S5_NS1_3ISD8CondCodeE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='468' c='_ZNK4llvm21AArch64TargetLowering9hasAndNotENS_7SDValueE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4961' c='_ZNK4llvm17X86TargetLowering9hasAndNotENS_7SDValueE'/>
