# NMOS 6510 - Unintended addressing mode: Zeropage Indirect Y Indexed (R-M-W). Lists undocumented opcodes D3,F3,33,73,13,53 mapping to DCP/ISC/RLA/RRA/SLO/SRE (2-byte, 8-cycle) with detailed cycle-by-cycle address/data bus actions and visual6502 simulation link.

AA + Y

Old Data

W

8

AA + Y

New Data

W

Simulation Link: http://visual6502.org/JSSim/expert.html?
graphics=f&a=0&steps=22&d=a0d0d310eaeaeaeaeaeaeaeaeaeaeaea1280
related legal mode: Zeropage Indirect Y Indexed
â€¢

2 bytes, 5+1 cycles

ADC (zp), y
STA (zp), y
b3 zp
93 zp

AND (zp), y

CMP (zp), y

EOR (zp), y

LDA (zp), y

ORA (zp), y

SBC (zp), y

LAX (zp), y
SHA (zp), y

Cycle

Address-Bus

Data-Bus

Read/Write

1

PC

Opcode fetch

R

2

PC + 1

Direct Offset

R

3

DO

Absolute Address Low

R

4

DO + 1

Absolute Address High

R

+1 (*)

< AAH, AAL + Y >

Byte at target address before high byte was corrected

R

5

AA


---
Additional information can be found by searching:
- "zeropage_indirect_y_indexed_legal" which expands on related legal (zp),y addressing mode
