// Seed: 2019672552
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_12 = id_12;
  wire id_13;
  assign id_9 = 1;
  assign id_12[1'b0] = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  final begin
    id_3 = 1'b0;
    $display(id_3);
    id_2 <= 1'b0;
  end
  assign id_4 = id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_4, id_3, id_3, id_4
  );
endmodule
