TimeQuest Timing Analyzer report for P1_corrector_module
Sun Feb 14 18:58:39 2016
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'Clk_1MHz'
 12. Slow 1200mV 85C Model Setup: 'Clk_10MHz'
 13. Slow 1200mV 85C Model Hold: 'Clk_10MHz'
 14. Slow 1200mV 85C Model Hold: 'Clk_1MHz'
 15. Slow 1200mV 85C Model Recovery: 'Clk_1MHz'
 16. Slow 1200mV 85C Model Removal: 'Clk_1MHz'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_1MHz'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_10MHz'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'Clk_1MHz'
 33. Slow 1200mV 0C Model Setup: 'Clk_10MHz'
 34. Slow 1200mV 0C Model Hold: 'Clk_10MHz'
 35. Slow 1200mV 0C Model Hold: 'Clk_1MHz'
 36. Slow 1200mV 0C Model Recovery: 'Clk_1MHz'
 37. Slow 1200mV 0C Model Removal: 'Clk_1MHz'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_1MHz'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_10MHz'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Slow 1200mV 0C Model Metastability Report
 47. Fast 1200mV 0C Model Setup Summary
 48. Fast 1200mV 0C Model Hold Summary
 49. Fast 1200mV 0C Model Recovery Summary
 50. Fast 1200mV 0C Model Removal Summary
 51. Fast 1200mV 0C Model Minimum Pulse Width Summary
 52. Fast 1200mV 0C Model Setup: 'Clk_1MHz'
 53. Fast 1200mV 0C Model Setup: 'Clk_10MHz'
 54. Fast 1200mV 0C Model Hold: 'Clk_10MHz'
 55. Fast 1200mV 0C Model Hold: 'Clk_1MHz'
 56. Fast 1200mV 0C Model Recovery: 'Clk_1MHz'
 57. Fast 1200mV 0C Model Removal: 'Clk_1MHz'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_1MHz'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_10MHz'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Propagation Delay
 65. Minimum Propagation Delay
 66. Fast 1200mV 0C Model Metastability Report
 67. Multicorner Timing Analysis Summary
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Progagation Delay
 73. Minimum Progagation Delay
 74. Board Trace Model Assignments
 75. Input Transition Times
 76. Slow Corner Signal Integrity Metrics
 77. Fast Corner Signal Integrity Metrics
 78. Setup Transfers
 79. Hold Transfers
 80. Recovery Transfers
 81. Removal Transfers
 82. Report TCCS
 83. Report RSKM
 84. Unconstrained Paths
 85. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name      ; P1_corrector_module                              ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C16F256C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clk_1MHz   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk_1MHz }  ;
; Clk_10MHz  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk_10MHz } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 329.38 MHz ; 250.0 MHz       ; Clk_1MHz   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 955.11 MHz ; 250.0 MHz       ; Clk_10MHz  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-----------+--------+----------------+
; Clock     ; Slack  ; End Point TNS  ;
+-----------+--------+----------------+
; Clk_1MHz  ; -2.036 ; -30.802        ;
; Clk_10MHz ; -1.343 ; -1.845         ;
+-----------+--------+----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-----------+-------+----------------+
; Clock     ; Slack ; End Point TNS  ;
+-----------+-------+----------------+
; Clk_10MHz ; 0.338 ; 0.000          ;
; Clk_1MHz  ; 0.339 ; 0.000          ;
+-----------+-------+----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; Clk_1MHz ; -1.045 ; -9.765             ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; Clk_1MHz ; 0.899 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------+--------+------------------------------+
; Clock     ; Slack  ; End Point TNS                ;
+-----------+--------+------------------------------+
; Clk_1MHz  ; -3.000 ; -21.000                      ;
; Clk_10MHz ; -3.000 ; -6.000                       ;
+-----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_1MHz'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.036 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.970      ;
; -2.036 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.970      ;
; -2.036 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.970      ;
; -2.036 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.970      ;
; -2.036 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.970      ;
; -2.036 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.970      ;
; -2.036 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.970      ;
; -1.999 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.933      ;
; -1.999 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.933      ;
; -1.999 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.933      ;
; -1.999 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.933      ;
; -1.999 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.933      ;
; -1.999 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.933      ;
; -1.999 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.933      ;
; -1.921 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.855      ;
; -1.921 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.855      ;
; -1.921 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.855      ;
; -1.921 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.855      ;
; -1.921 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.855      ;
; -1.921 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.855      ;
; -1.921 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.855      ;
; -1.886 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.820      ;
; -1.886 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.820      ;
; -1.886 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.820      ;
; -1.886 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.820      ;
; -1.886 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.820      ;
; -1.886 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.820      ;
; -1.886 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.820      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.850 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.784      ;
; -1.791 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.725      ;
; -1.791 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.725      ;
; -1.791 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.725      ;
; -1.791 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.725      ;
; -1.791 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.725      ;
; -1.791 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.725      ;
; -1.791 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.725      ;
; -1.762 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.696      ;
; -1.762 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.696      ;
; -1.762 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.696      ;
; -1.762 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.696      ;
; -1.762 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.696      ;
; -1.762 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.696      ;
; -1.762 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.696      ;
; -1.749 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.683      ;
; -1.749 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.683      ;
; -1.749 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.683      ;
; -1.749 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.683      ;
; -1.749 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.683      ;
; -1.749 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.683      ;
; -1.749 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.683      ;
; -1.743 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.677      ;
; -1.737 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.671      ;
; -1.737 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.671      ;
; -1.737 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.671      ;
; -1.737 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.671      ;
; -1.737 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.671      ;
; -1.737 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.671      ;
; -1.737 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.671      ;
; -1.671 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.605      ;
; -1.644 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.578      ;
; -1.644 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.578      ;
; -1.644 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.578      ;
; -1.644 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.578      ;
; -1.644 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.578      ;
; -1.644 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.578      ;
; -1.644 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.578      ;
; -1.628 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.562      ;
; -1.624 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.558      ;
; -1.624 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.558      ;
; -1.624 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.558      ;
; -1.624 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.558      ;
; -1.624 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.558      ;
; -1.624 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.558      ;
; -1.624 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.558      ;
; -1.622 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.556      ;
; -1.622 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.556      ;
; -1.622 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.556      ;
; -1.622 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.556      ;
; -1.622 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.556      ;
; -1.622 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.556      ;
; -1.622 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.556      ;
; -1.558 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.492      ;
; -1.502 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.436      ;
; -1.502 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.436      ;
; -1.502 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.436      ;
; -1.502 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.436      ;
; -1.502 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 2.436      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_10MHz'                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -1.343 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.082     ; 2.236      ;
; -1.341 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.082     ; 2.234      ;
; -1.293 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.082     ; 2.186      ;
; -1.228 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.082     ; 2.121      ;
; -1.167 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.082     ; 2.060      ;
; -1.159 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.082     ; 2.052      ;
; -1.015 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.082     ; 1.908      ;
; -0.502 ; inst5                                                                                            ; inst    ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.090     ; 1.387      ;
; -0.047 ; inst11                                                                                           ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 1.000        ; -0.062     ; 0.980      ;
; 0.274  ; inst9                                                                                            ; inst9   ; Clk_10MHz    ; Clk_10MHz   ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; inst                                                                                             ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 1.000        ; -0.062     ; 0.659      ;
+--------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_10MHz'                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.338 ; inst                                                                                             ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; inst9                                                                                            ; inst9   ; Clk_10MHz    ; Clk_10MHz   ; 0.000        ; 0.062      ; 0.577      ;
; 0.571 ; inst11                                                                                           ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 0.000        ; 0.062      ; 0.810      ;
; 0.983 ; inst5                                                                                            ; inst    ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.077      ; 1.257      ;
; 1.134 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.085      ; 1.416      ;
; 1.162 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.085      ; 1.444      ;
; 1.167 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.085      ; 1.449      ;
; 1.258 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.085      ; 1.540      ;
; 1.352 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.085      ; 1.634      ;
; 1.372 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.085      ; 1.654      ;
; 1.478 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.085      ; 1.760      ;
+-------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_1MHz'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; inst7                                                                                            ; inst7                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; inst8                                                                                            ; inst8                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.577      ;
; 0.537 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.775      ;
; 0.538 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.776      ;
; 0.540 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.778      ;
; 0.541 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.779      ;
; 0.541 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.779      ;
; 0.543 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.781      ;
; 0.543 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.781      ;
; 0.543 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.781      ;
; 0.551 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.789      ;
; 0.552 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.790      ;
; 0.553 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.791      ;
; 0.553 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.791      ;
; 0.557 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.795      ;
; 0.565 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.803      ;
; 0.760 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 0.998      ;
; 0.812 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.050      ;
; 0.813 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.051      ;
; 0.815 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.053      ;
; 0.826 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.064      ;
; 0.827 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.065      ;
; 0.827 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.065      ;
; 0.827 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.065      ;
; 0.829 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.067      ;
; 0.830 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.068      ;
; 0.830 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.068      ;
; 0.830 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.068      ;
; 0.832 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.070      ;
; 0.832 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.070      ;
; 0.832 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.070      ;
; 0.835 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.073      ;
; 0.837 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.075      ;
; 0.838 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.076      ;
; 0.840 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.078      ;
; 0.864 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.102      ;
; 0.891 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.129      ;
; 0.911 ; inst6                                                                                            ; inst7                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.149      ;
; 0.911 ; inst6                                                                                            ; inst8                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.149      ;
; 0.923 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.161      ;
; 0.925 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.163      ;
; 0.936 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.174      ;
; 0.937 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.175      ;
; 0.937 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.175      ;
; 0.938 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.176      ;
; 0.939 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.177      ;
; 0.939 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.177      ;
; 0.939 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.177      ;
; 0.939 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.177      ;
; 0.941 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.179      ;
; 0.942 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.180      ;
; 0.944 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.182      ;
; 0.947 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.185      ;
; 0.949 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.187      ;
; 0.950 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.188      ;
; 0.952 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.190      ;
; 0.977 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.215      ;
; 1.024 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.262      ;
; 1.024 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.262      ;
; 1.024 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.262      ;
; 1.024 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.262      ;
; 1.024 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.262      ;
; 1.024 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.262      ;
; 1.024 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.262      ;
; 1.035 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.273      ;
; 1.037 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.275      ;
; 1.049 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.287      ;
; 1.051 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.289      ;
; 1.051 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.289      ;
; 1.053 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.291      ;
; 1.059 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.297      ;
; 1.061 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.299      ;
; 1.160 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.398      ;
; 1.218 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.456      ;
; 1.246 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.484      ;
; 1.248 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.486      ;
; 1.248 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.486      ;
; 1.251 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.489      ;
; 1.424 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.662      ;
; 1.483 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.721      ;
; 1.492 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.779      ;
; 1.492 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.779      ;
; 1.492 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.779      ;
; 1.492 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.779      ;
; 1.492 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.779      ;
; 1.492 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.779      ;
; 1.492 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.779      ;
; 1.504 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.742      ;
; 1.513 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.751      ;
; 1.513 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.751      ;
; 1.516 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.754      ;
; 1.516 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.754      ;
; 1.516 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.754      ;
; 1.516 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.754      ;
; 1.516 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.754      ;
; 1.516 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.754      ;
; 1.519 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.757      ;
; 1.521 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.759      ;
; 1.528 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.766      ;
; 1.528 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.766      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk_1MHz'                                                                                                                                                  ;
+--------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.045 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.077     ; 1.943      ;
; -1.045 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.077     ; 1.943      ;
; -1.045 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.077     ; 1.943      ;
; -1.045 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.077     ; 1.943      ;
; -1.045 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.077     ; 1.943      ;
; -1.045 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.077     ; 1.943      ;
; -1.045 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.077     ; 1.943      ;
; -0.350 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 1.284      ;
; -0.350 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 1.284      ;
; -0.350 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 1.284      ;
; -0.350 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 1.284      ;
; -0.350 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 1.284      ;
; -0.350 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 1.284      ;
; -0.350 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.061     ; 1.284      ;
+--------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk_1MHz'                                                                                                                                                  ;
+-------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.899 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.137      ;
; 0.899 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.137      ;
; 0.899 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.137      ;
; 0.899 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.137      ;
; 0.899 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.137      ;
; 0.899 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.137      ;
; 0.899 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.061      ; 1.137      ;
; 1.500 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.787      ;
; 1.500 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.787      ;
; 1.500 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.787      ;
; 1.500 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.787      ;
; 1.500 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.787      ;
; 1.500 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.787      ;
; 1.500 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.090      ; 1.787      ;
+-------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_1MHz'                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clk_1MHz ; Rise       ; Clk_1MHz                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst5                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst6                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst7                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst8                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst6                                                                                            ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst7                                                                                            ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst8                                                                                            ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst5                                                                                            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~input|o                                                                                 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst6|clk                                                                                        ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst7|clk                                                                                        ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst8|clk                                                                                        ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst5|clk                                                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|inclk[0]                                                                   ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|outclk                                                                     ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst5                                                                                            ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst6                                                                                            ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst7                                                                                            ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst8                                                                                            ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~input|i                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~input|i                                                                                 ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|inclk[0]                                                                   ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|outclk                                                                     ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst5|clk                                                                                        ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst6|clk                                                                                        ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst7|clk                                                                                        ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst8|clk                                                                                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~input|o                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_10MHz'                                                               ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clk_10MHz ; Rise       ; Clk_10MHz                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_10MHz ; Rise       ; inst                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_10MHz ; Rise       ; inst11                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_10MHz ; Rise       ; inst9                           ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst                            ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst11                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst9                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~input|o               ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst11|clk                      ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst|clk                        ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst9|clk                       ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|inclk[0] ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|outclk   ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst9                           ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst                            ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst11                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~input|i               ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|inclk[0] ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|outclk   ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst9|clk                       ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst11|clk                      ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~input|o               ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; End_of_Line    ; Clk_10MHz  ; 2.051 ; 2.472 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line ; Clk_10MHz  ; 2.166 ; 2.655 ; Rise       ; Clk_10MHz       ;
; Active         ; Clk_1MHz   ; 2.026 ; 2.508 ; Rise       ; Clk_1MHz        ;
; End_of_Frame   ; Clk_1MHz   ; 1.544 ; 1.938 ; Rise       ; Clk_1MHz        ;
; P2_Start       ; Clk_1MHz   ; 2.228 ; 2.752 ; Rise       ; Clk_1MHz        ;
; PP1            ; Clk_1MHz   ; 2.282 ; 2.778 ; Rise       ; Clk_1MHz        ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; End_of_Line    ; Clk_10MHz  ; -1.589 ; -2.009 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line ; Clk_10MHz  ; -1.671 ; -2.124 ; Rise       ; Clk_10MHz       ;
; Active         ; Clk_1MHz   ; -1.639 ; -2.097 ; Rise       ; Clk_1MHz        ;
; End_of_Frame   ; Clk_1MHz   ; -1.176 ; -1.549 ; Rise       ; Clk_1MHz        ;
; P2_Start       ; Clk_1MHz   ; -1.822 ; -2.312 ; Rise       ; Clk_1MHz        ;
; PP1            ; Clk_1MHz   ; -1.872 ; -2.332 ; Rise       ; Clk_1MHz        ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; S_A_L              ; Clk_10MHz  ; 7.512 ; 7.628 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line_New ; Clk_10MHz  ; 7.449 ; 7.564 ; Rise       ; Clk_10MHz       ;
; P1_Down            ; Clk_1MHz   ; 5.628 ; 5.651 ; Rise       ; Clk_1MHz        ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; S_A_L              ; Clk_10MHz  ; 7.351 ; 7.463 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line_New ; Clk_10MHz  ; 7.307 ; 7.422 ; Rise       ; Clk_10MHz       ;
; P1_Down            ; Clk_1MHz   ; 5.512 ; 5.533 ; Rise       ; Clk_1MHz        ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------+
; Propagation Delay                                      ;
+----------------+-------------+-------+----+----+-------+
; Input Port     ; Output Port ; RR    ; RF ; FR ; FF    ;
+----------------+-------------+-------+----+----+-------+
; Start_Act_Line ; S_A_L       ; 8.983 ;    ;    ; 9.573 ;
+----------------+-------------+-------+----+----+-------+


+--------------------------------------------------------+
; Minimum Propagation Delay                              ;
+----------------+-------------+-------+----+----+-------+
; Input Port     ; Output Port ; RR    ; RF ; FR ; FF    ;
+----------------+-------------+-------+----+----+-------+
; Start_Act_Line ; S_A_L       ; 8.721 ;    ;    ; 9.283 ;
+----------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; 369.55 MHz  ; 250.0 MHz       ; Clk_1MHz   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1072.96 MHz ; 250.0 MHz       ; Clk_10MHz  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; Clk_1MHz  ; -1.706 ; -25.526       ;
; Clk_10MHz ; -1.098 ; -1.434        ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; Clk_10MHz ; 0.293 ; 0.000         ;
; Clk_1MHz  ; 0.293 ; 0.000         ;
+-----------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; Clk_1MHz ; -0.833 ; -7.245            ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; Clk_1MHz ; 0.809 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; Clk_1MHz  ; -3.000 ; -21.000                     ;
; Clk_10MHz ; -3.000 ; -6.000                      ;
+-----------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_1MHz'                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.706 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.646      ;
; -1.706 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.646      ;
; -1.706 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.646      ;
; -1.706 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.646      ;
; -1.706 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.646      ;
; -1.706 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.646      ;
; -1.706 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.646      ;
; -1.682 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.622      ;
; -1.682 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.622      ;
; -1.682 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.622      ;
; -1.682 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.622      ;
; -1.682 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.622      ;
; -1.682 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.622      ;
; -1.682 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.622      ;
; -1.606 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.546      ;
; -1.606 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.546      ;
; -1.606 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.546      ;
; -1.606 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.546      ;
; -1.606 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.546      ;
; -1.606 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.546      ;
; -1.606 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.546      ;
; -1.582 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.522      ;
; -1.582 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.522      ;
; -1.582 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.522      ;
; -1.582 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.522      ;
; -1.582 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.522      ;
; -1.582 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.522      ;
; -1.582 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.522      ;
; -1.548 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.489      ;
; -1.548 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.489      ;
; -1.548 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.489      ;
; -1.548 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.489      ;
; -1.548 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.489      ;
; -1.548 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.489      ;
; -1.548 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.489      ;
; -1.534 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.475      ;
; -1.534 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.475      ;
; -1.534 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.475      ;
; -1.534 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.475      ;
; -1.534 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.475      ;
; -1.534 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.475      ;
; -1.534 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.475      ;
; -1.494 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.434      ;
; -1.494 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.434      ;
; -1.494 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.434      ;
; -1.494 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.434      ;
; -1.494 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.434      ;
; -1.494 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.434      ;
; -1.494 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.434      ;
; -1.476 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.416      ;
; -1.476 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.416      ;
; -1.476 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.416      ;
; -1.476 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.416      ;
; -1.476 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.416      ;
; -1.476 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.416      ;
; -1.476 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.416      ;
; -1.451 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.392      ;
; -1.451 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.392      ;
; -1.451 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.392      ;
; -1.451 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.392      ;
; -1.451 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.392      ;
; -1.451 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.392      ;
; -1.451 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.392      ;
; -1.448 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.389      ;
; -1.448 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.389      ;
; -1.448 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.389      ;
; -1.448 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.389      ;
; -1.448 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.389      ;
; -1.448 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.389      ;
; -1.448 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.389      ;
; -1.432 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.372      ;
; -1.384 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.324      ;
; -1.376 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.316      ;
; -1.376 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.316      ;
; -1.376 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.316      ;
; -1.376 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.316      ;
; -1.376 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.316      ;
; -1.376 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.316      ;
; -1.376 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.316      ;
; -1.351 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.292      ;
; -1.351 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.292      ;
; -1.351 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.292      ;
; -1.351 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.292      ;
; -1.351 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.292      ;
; -1.351 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.292      ;
; -1.351 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.292      ;
; -1.340 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.281      ;
; -1.340 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.281      ;
; -1.340 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.281      ;
; -1.340 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.281      ;
; -1.340 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.281      ;
; -1.340 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.281      ;
; -1.340 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.281      ;
; -1.332 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.272      ;
; -1.284 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.055     ; 2.224      ;
; -1.247 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.188      ;
; -1.247 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.188      ;
; -1.247 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.188      ;
; -1.247 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.188      ;
; -1.247 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 2.188      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_10MHz'                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -1.098 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.073     ; 2.000      ;
; -1.061 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.073     ; 1.963      ;
; -1.044 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.073     ; 1.946      ;
; -0.998 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.073     ; 1.900      ;
; -0.942 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.073     ; 1.844      ;
; -0.935 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.073     ; 1.837      ;
; -0.793 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.073     ; 1.695      ;
; -0.336 ; inst5                                                                                            ; inst    ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.080     ; 1.231      ;
; 0.068  ; inst11                                                                                           ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 1.000        ; -0.054     ; 0.873      ;
; 0.358  ; inst9                                                                                            ; inst9   ; Clk_10MHz    ; Clk_10MHz   ; 1.000        ; -0.054     ; 0.583      ;
; 0.358  ; inst                                                                                             ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 1.000        ; -0.054     ; 0.583      ;
+--------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_10MHz'                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.293 ; inst                                                                                             ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.293 ; inst9                                                                                            ; inst9   ; Clk_10MHz    ; Clk_10MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.505 ; inst11                                                                                           ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 0.000        ; 0.054      ; 0.723      ;
; 0.902 ; inst5                                                                                            ; inst    ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.067      ; 1.153      ;
; 1.039 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.074      ; 1.297      ;
; 1.051 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.074      ; 1.309      ;
; 1.053 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.074      ; 1.311      ;
; 1.139 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.074      ; 1.397      ;
; 1.219 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.074      ; 1.477      ;
; 1.235 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.074      ; 1.493      ;
; 1.330 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.074      ; 1.588      ;
+-------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_1MHz'                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.293 ; inst7                                                                                            ; inst7                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.511      ;
; 0.293 ; inst8                                                                                            ; inst8                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.511      ;
; 0.480 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.699      ;
; 0.481 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.699      ;
; 0.482 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.700      ;
; 0.484 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.703      ;
; 0.484 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.703      ;
; 0.485 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.703      ;
; 0.486 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.704      ;
; 0.486 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.704      ;
; 0.490 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.709      ;
; 0.494 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.713      ;
; 0.494 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.713      ;
; 0.495 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.713      ;
; 0.498 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.716      ;
; 0.504 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.723      ;
; 0.688 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.906      ;
; 0.724 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.943      ;
; 0.725 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.943      ;
; 0.730 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.948      ;
; 0.732 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.950      ;
; 0.733 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.952      ;
; 0.735 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.953      ;
; 0.735 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.953      ;
; 0.738 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.957      ;
; 0.739 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.958      ;
; 0.739 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.958      ;
; 0.739 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.958      ;
; 0.739 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.957      ;
; 0.740 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.958      ;
; 0.740 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.959      ;
; 0.742 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.960      ;
; 0.742 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.960      ;
; 0.745 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.964      ;
; 0.746 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.965      ;
; 0.778 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 0.996      ;
; 0.792 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.010      ;
; 0.814 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.032      ;
; 0.821 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.039      ;
; 0.828 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.047      ;
; 0.828 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.047      ;
; 0.828 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.046      ;
; 0.829 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.047      ;
; 0.831 ; inst6                                                                                            ; inst7                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.049      ;
; 0.831 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.049      ;
; 0.832 ; inst6                                                                                            ; inst8                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.050      ;
; 0.834 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.053      ;
; 0.835 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.054      ;
; 0.835 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.054      ;
; 0.835 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.053      ;
; 0.835 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.054      ;
; 0.836 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.054      ;
; 0.838 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.056      ;
; 0.841 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.060      ;
; 0.842 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.061      ;
; 0.845 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.063      ;
; 0.879 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.097      ;
; 0.910 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.128      ;
; 0.917 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.135      ;
; 0.924 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.143      ;
; 0.924 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.142      ;
; 0.930 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.149      ;
; 0.931 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.150      ;
; 0.931 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.149      ;
; 0.934 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.152      ;
; 0.934 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.152      ;
; 0.934 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.152      ;
; 0.934 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.152      ;
; 0.934 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.152      ;
; 0.934 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.152      ;
; 0.934 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.152      ;
; 0.937 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.156      ;
; 1.033 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.251      ;
; 1.114 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.333      ;
; 1.124 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.343      ;
; 1.125 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.344      ;
; 1.127 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.346      ;
; 1.132 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.350      ;
; 1.288 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.506      ;
; 1.351 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.570      ;
; 1.357 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.621      ;
; 1.357 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.621      ;
; 1.357 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.621      ;
; 1.357 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.621      ;
; 1.357 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.621      ;
; 1.357 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.621      ;
; 1.357 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.621      ;
; 1.358 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.577      ;
; 1.361 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.580      ;
; 1.361 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.580      ;
; 1.361 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.580      ;
; 1.364 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.583      ;
; 1.364 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.583      ;
; 1.364 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.583      ;
; 1.364 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.583      ;
; 1.364 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.583      ;
; 1.364 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.583      ;
; 1.368 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.055      ; 1.587      ;
; 1.378 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.596      ;
; 1.378 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.596      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk_1MHz'                                                                                                                                                   ;
+--------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.833 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.067     ; 1.741      ;
; -0.833 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.067     ; 1.741      ;
; -0.833 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.067     ; 1.741      ;
; -0.833 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.067     ; 1.741      ;
; -0.833 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.067     ; 1.741      ;
; -0.833 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.067     ; 1.741      ;
; -0.833 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.067     ; 1.741      ;
; -0.202 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 1.143      ;
; -0.202 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 1.143      ;
; -0.202 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 1.143      ;
; -0.202 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 1.143      ;
; -0.202 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 1.143      ;
; -0.202 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 1.143      ;
; -0.202 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.054     ; 1.143      ;
+--------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk_1MHz'                                                                                                                                                   ;
+-------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.809 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.027      ;
; 0.809 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.027      ;
; 0.809 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.027      ;
; 0.809 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.027      ;
; 0.809 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.027      ;
; 0.809 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.027      ;
; 0.809 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.054      ; 1.027      ;
; 1.372 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.636      ;
; 1.372 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.636      ;
; 1.372 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.636      ;
; 1.372 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.636      ;
; 1.372 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.636      ;
; 1.372 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.636      ;
; 1.372 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.080      ; 1.636      ;
+-------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_1MHz'                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clk_1MHz ; Rise       ; Clk_1MHz                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst5                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst6                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst7                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst8                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst6                                                                                            ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst7                                                                                            ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst8                                                                                            ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst5                                                                                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~input|o                                                                                 ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst6|clk                                                                                        ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst7|clk                                                                                        ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst8|clk                                                                                        ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst5|clk                                                                                        ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|inclk[0]                                                                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|outclk                                                                     ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst5                                                                                            ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst6                                                                                            ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst7                                                                                            ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst8                                                                                            ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~input|i                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~input|i                                                                                 ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|inclk[0]                                                                   ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|outclk                                                                     ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst5|clk                                                                                        ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst6|clk                                                                                        ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst7|clk                                                                                        ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst8|clk                                                                                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~input|o                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_10MHz'                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clk_10MHz ; Rise       ; Clk_10MHz                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_10MHz ; Rise       ; inst                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_10MHz ; Rise       ; inst11                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_10MHz ; Rise       ; inst9                           ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst                            ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst11                          ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst9                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~input|o               ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst11|clk                      ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst|clk                        ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst9|clk                       ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|inclk[0] ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|outclk   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst9                           ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst                            ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst11                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~input|i               ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|inclk[0] ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|outclk   ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst9|clk                       ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst11|clk                      ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~input|o               ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; End_of_Line    ; Clk_10MHz  ; 1.757 ; 2.113 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line ; Clk_10MHz  ; 1.877 ; 2.262 ; Rise       ; Clk_10MHz       ;
; Active         ; Clk_1MHz   ; 1.762 ; 2.137 ; Rise       ; Clk_1MHz        ;
; End_of_Frame   ; Clk_1MHz   ; 1.315 ; 1.628 ; Rise       ; Clk_1MHz        ;
; P2_Start       ; Clk_1MHz   ; 1.929 ; 2.347 ; Rise       ; Clk_1MHz        ;
; PP1            ; Clk_1MHz   ; 1.985 ; 2.368 ; Rise       ; Clk_1MHz        ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; End_of_Line    ; Clk_10MHz  ; -1.353 ; -1.706 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line ; Clk_10MHz  ; -1.441 ; -1.807 ; Rise       ; Clk_10MHz       ;
; Active         ; Clk_1MHz   ; -1.419 ; -1.779 ; Rise       ; Clk_1MHz        ;
; End_of_Frame   ; Clk_1MHz   ; -0.990 ; -1.289 ; Rise       ; Clk_1MHz        ;
; P2_Start       ; Clk_1MHz   ; -1.567 ; -1.962 ; Rise       ; Clk_1MHz        ;
; PP1            ; Clk_1MHz   ; -1.621 ; -1.979 ; Rise       ; Clk_1MHz        ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; S_A_L              ; Clk_10MHz  ; 7.179 ; 7.247 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line_New ; Clk_10MHz  ; 7.126 ; 7.173 ; Rise       ; Clk_10MHz       ;
; P1_Down            ; Clk_1MHz   ; 5.357 ; 5.363 ; Rise       ; Clk_1MHz        ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; S_A_L              ; Clk_10MHz  ; 7.037 ; 7.103 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line_New ; Clk_10MHz  ; 7.000 ; 7.049 ; Rise       ; Clk_10MHz       ;
; P1_Down            ; Clk_1MHz   ; 5.253 ; 5.258 ; Rise       ; Clk_1MHz        ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------+
; Propagation Delay                                      ;
+----------------+-------------+-------+----+----+-------+
; Input Port     ; Output Port ; RR    ; RF ; FR ; FF    ;
+----------------+-------------+-------+----+----+-------+
; Start_Act_Line ; S_A_L       ; 8.440 ;    ;    ; 8.885 ;
+----------------+-------------+-------+----+----+-------+


+--------------------------------------------------------+
; Minimum Propagation Delay                              ;
+----------------+-------------+-------+----+----+-------+
; Input Port     ; Output Port ; RR    ; RF ; FR ; FF    ;
+----------------+-------------+-------+----+----+-------+
; Start_Act_Line ; S_A_L       ; 8.206 ;    ;    ; 8.631 ;
+----------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; Clk_1MHz  ; -0.685 ; -9.586        ;
; Clk_10MHz ; -0.336 ; -0.336        ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; Clk_10MHz ; 0.167 ; 0.000         ;
; Clk_1MHz  ; 0.168 ; 0.000         ;
+-----------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; Clk_1MHz ; -0.218 ; -1.526            ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; Clk_1MHz ; 0.482 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; Clk_1MHz  ; -3.000 ; -21.998                     ;
; Clk_10MHz ; -3.000 ; -6.169                      ;
+-----------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_1MHz'                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.685 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.637      ;
; -0.643 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.595      ;
; -0.643 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.595      ;
; -0.643 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.595      ;
; -0.643 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.595      ;
; -0.643 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.595      ;
; -0.643 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.595      ;
; -0.643 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.595      ;
; -0.618 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.570      ;
; -0.618 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.570      ;
; -0.618 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.570      ;
; -0.618 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.570      ;
; -0.618 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.570      ;
; -0.618 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.570      ;
; -0.618 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.570      ;
; -0.582 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.534      ;
; -0.582 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.534      ;
; -0.574 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.526      ;
; -0.574 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.526      ;
; -0.574 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.526      ;
; -0.574 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.526      ;
; -0.574 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.526      ;
; -0.574 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.526      ;
; -0.574 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.526      ;
; -0.557 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.509      ;
; -0.557 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.509      ;
; -0.557 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.509      ;
; -0.557 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.509      ;
; -0.557 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.509      ;
; -0.557 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.509      ;
; -0.557 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.509      ;
; -0.540 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.492      ;
; -0.540 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.492      ;
; -0.540 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.492      ;
; -0.540 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.492      ;
; -0.540 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.492      ;
; -0.540 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.492      ;
; -0.540 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.492      ;
; -0.534 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.486      ;
; -0.523 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.475      ;
; -0.523 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.475      ;
; -0.523 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.475      ;
; -0.523 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.475      ;
; -0.523 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.475      ;
; -0.523 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.475      ;
; -0.523 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.475      ;
; -0.501 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.453      ;
; -0.501 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.453      ;
; -0.501 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.453      ;
; -0.501 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.453      ;
; -0.501 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.453      ;
; -0.501 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.453      ;
; -0.501 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.453      ;
; -0.490 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.442      ;
; -0.489 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.441      ;
; -0.489 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.441      ;
; -0.489 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.441      ;
; -0.489 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.441      ;
; -0.489 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.441      ;
; -0.489 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.441      ;
; -0.489 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.441      ;
; -0.467 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.419      ;
; -0.450 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.402      ;
; -0.450 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.402      ;
; -0.450 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.402      ;
; -0.450 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.402      ;
; -0.450 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.402      ;
; -0.450 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.402      ;
; -0.450 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.402      ;
; -0.432 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.384      ;
; -0.432 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.384      ;
; -0.432 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.384      ;
; -0.432 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.384      ;
; -0.432 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.384      ;
; -0.432 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.384      ;
; -0.432 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.384      ;
; -0.422 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.374      ;
; -0.422 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.374      ;
; -0.422 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.374      ;
; -0.422 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.374      ;
; -0.422 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.374      ;
; -0.422 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.374      ;
; -0.422 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.374      ;
; -0.419 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.371      ;
; -0.389 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.341      ;
; -0.354 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.306      ;
; -0.354 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.306      ;
; -0.354 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.306      ;
; -0.354 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 1.306      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_10MHz'                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -0.336 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.049     ; 1.254      ;
; -0.292 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.049     ; 1.210      ;
; -0.289 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.049     ; 1.207      ;
; -0.223 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.049     ; 1.141      ;
; -0.210 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.049     ; 1.128      ;
; -0.209 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.049     ; 1.127      ;
; -0.133 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.049     ; 1.051      ;
; 0.109  ; inst5                                                                                            ; inst    ; Clk_1MHz     ; Clk_10MHz   ; 1.000        ; -0.055     ; 0.803      ;
; 0.413  ; inst11                                                                                           ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 1.000        ; -0.036     ; 0.538      ;
; 0.592  ; inst                                                                                             ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 1.000        ; -0.036     ; 0.359      ;
; 0.593  ; inst9                                                                                            ; inst9   ; Clk_10MHz    ; Clk_10MHz   ; 1.000        ; -0.035     ; 0.359      ;
+--------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_10MHz'                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.167 ; inst                                                                                             ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.168 ; inst9                                                                                            ; inst9   ; Clk_10MHz    ; Clk_10MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.295 ; inst11                                                                                           ; inst    ; Clk_10MHz    ; Clk_10MHz   ; 0.000        ; 0.036      ; 0.435      ;
; 0.520 ; inst5                                                                                            ; inst    ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.044      ; 0.688      ;
; 0.574 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.049      ; 0.747      ;
; 0.602 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.049      ; 0.775      ;
; 0.605 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.049      ; 0.778      ;
; 0.648 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.049      ; 0.821      ;
; 0.701 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.049      ; 0.874      ;
; 0.715 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.049      ; 0.888      ;
; 0.775 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst9   ; Clk_1MHz     ; Clk_10MHz   ; 0.000        ; 0.049      ; 0.948      ;
+-------+--------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_1MHz'                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.168 ; inst7                                                                                            ; inst7                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.307      ;
; 0.168 ; inst8                                                                                            ; inst8                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.307      ;
; 0.278 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.417      ;
; 0.279 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.418      ;
; 0.280 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.419      ;
; 0.280 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.419      ;
; 0.281 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.420      ;
; 0.281 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.420      ;
; 0.281 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.420      ;
; 0.281 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.420      ;
; 0.285 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.424      ;
; 0.286 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.425      ;
; 0.287 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.426      ;
; 0.287 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.426      ;
; 0.289 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.428      ;
; 0.294 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.433      ;
; 0.390 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.529      ;
; 0.427 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.566      ;
; 0.428 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.567      ;
; 0.429 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.568      ;
; 0.435 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.574      ;
; 0.436 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.575      ;
; 0.436 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.575      ;
; 0.438 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.577      ;
; 0.439 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.578      ;
; 0.439 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.578      ;
; 0.439 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.578      ;
; 0.441 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.580      ;
; 0.442 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.581      ;
; 0.442 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.581      ;
; 0.442 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.581      ;
; 0.443 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.582      ;
; 0.443 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.582      ;
; 0.446 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.585      ;
; 0.446 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.585      ;
; 0.449 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.588      ;
; 0.465 ; inst6                                                                                            ; inst7                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.604      ;
; 0.466 ; inst6                                                                                            ; inst8                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.605      ;
; 0.479 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.618      ;
; 0.490 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.629      ;
; 0.492 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.631      ;
; 0.493 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.632      ;
; 0.498 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.637      ;
; 0.499 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.638      ;
; 0.499 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.638      ;
; 0.501 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.640      ;
; 0.502 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.641      ;
; 0.502 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.641      ;
; 0.504 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.643      ;
; 0.505 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.644      ;
; 0.507 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.646      ;
; 0.508 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.647      ;
; 0.509 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.648      ;
; 0.509 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.648      ;
; 0.512 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.651      ;
; 0.512 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.651      ;
; 0.512 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.651      ;
; 0.537 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.676      ;
; 0.537 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.676      ;
; 0.537 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.676      ;
; 0.537 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.676      ;
; 0.537 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.676      ;
; 0.537 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.676      ;
; 0.537 ; inst7                                                                                            ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.676      ;
; 0.556 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.695      ;
; 0.559 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.698      ;
; 0.564 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.703      ;
; 0.567 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.706      ;
; 0.570 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.709      ;
; 0.573 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.712      ;
; 0.575 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.714      ;
; 0.578 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.717      ;
; 0.624 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.763      ;
; 0.629 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.768      ;
; 0.655 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.794      ;
; 0.656 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst6                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.795      ;
; 0.656 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.795      ;
; 0.661 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.800      ;
; 0.748 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.887      ;
; 0.773 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.912      ;
; 0.790 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.969      ;
; 0.790 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.969      ;
; 0.790 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.969      ;
; 0.790 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.969      ;
; 0.790 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.969      ;
; 0.790 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.969      ;
; 0.790 ; inst                                                                                             ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.969      ;
; 0.794 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.933      ;
; 0.800 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.939      ;
; 0.800 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.939      ;
; 0.805 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.944      ;
; 0.805 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.944      ;
; 0.805 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.944      ;
; 0.805 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.944      ;
; 0.805 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.944      ;
; 0.805 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.944      ;
; 0.807 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.946      ;
; 0.807 ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.946      ;
; 0.817 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.956      ;
; 0.825 ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; inst5                                                                                            ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.964      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk_1MHz'                                                                                                                                                   ;
+--------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.218 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.044     ; 1.141      ;
; -0.218 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.044     ; 1.141      ;
; -0.218 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.044     ; 1.141      ;
; -0.218 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.044     ; 1.141      ;
; -0.218 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.044     ; 1.141      ;
; -0.218 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.044     ; 1.141      ;
; -0.218 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_10MHz    ; Clk_1MHz    ; 1.000        ; -0.044     ; 1.141      ;
; 0.229  ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 0.723      ;
; 0.229  ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 0.723      ;
; 0.229  ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 0.723      ;
; 0.229  ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 0.723      ;
; 0.229  ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 0.723      ;
; 0.229  ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 0.723      ;
; 0.229  ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 1.000        ; -0.035     ; 0.723      ;
+--------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk_1MHz'                                                                                                                                                   ;
+-------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.482 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.621      ;
; 0.482 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.621      ;
; 0.482 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.621      ;
; 0.482 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.621      ;
; 0.482 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.621      ;
; 0.482 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.621      ;
; 0.482 ; inst7     ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_1MHz     ; Clk_1MHz    ; 0.000        ; 0.035      ; 0.621      ;
; 0.799 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.978      ;
; 0.799 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.978      ;
; 0.799 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.978      ;
; 0.799 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.978      ;
; 0.799 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.978      ;
; 0.799 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.978      ;
; 0.799 ; inst      ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ; Clk_10MHz    ; Clk_1MHz    ; 0.000        ; 0.055      ; 0.978      ;
+-------+-----------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_1MHz'                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clk_1MHz ; Rise       ; Clk_1MHz                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst5                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst6                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst7                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; inst8                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst5                                                                                            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst6                                                                                            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst7                                                                                            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst8                                                                                            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~input|o                                                                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst5|clk                                                                                        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst6|clk                                                                                        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst7|clk                                                                                        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; inst8|clk                                                                                        ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|inclk[0]                                                                   ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|outclk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~input|i                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk_1MHz ; Rise       ; Clk_1MHz~input|i                                                                                 ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst6                                                                                            ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst7                                                                                            ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst8                                                                                            ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst2|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst5                                                                                            ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk_1MHz ; Rise       ; lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|inclk[0]                                                                   ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~inputclkctrl|outclk                                                                     ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst2|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst6|clk                                                                                        ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst7|clk                                                                                        ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst8|clk                                                                                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst1|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; inst5|clk                                                                                        ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; Clk_1MHz ; Rise       ; Clk_1MHz~input|o                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_10MHz'                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clk_10MHz ; Rise       ; Clk_10MHz                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_10MHz ; Rise       ; inst                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_10MHz ; Rise       ; inst11                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk_10MHz ; Rise       ; inst9                           ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst9                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst                            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst11                          ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~input|o               ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst11|clk                      ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst9|clk                       ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; inst|clk                        ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|inclk[0] ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk_10MHz ; Rise       ; Clk_10MHz~input|i               ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst                            ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst11                          ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst9                           ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|inclk[0] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~inputclkctrl|outclk   ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst11|clk                      ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst|clk                        ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; inst9|clk                       ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; Clk_10MHz ; Rise       ; Clk_10MHz~input|o               ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; End_of_Line    ; Clk_10MHz  ; 1.154 ; 1.764 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line ; Clk_10MHz  ; 1.210 ; 1.853 ; Rise       ; Clk_10MHz       ;
; Active         ; Clk_1MHz   ; 1.154 ; 1.806 ; Rise       ; Clk_1MHz        ;
; End_of_Frame   ; Clk_1MHz   ; 0.857 ; 1.431 ; Rise       ; Clk_1MHz        ;
; P2_Start       ; Clk_1MHz   ; 1.238 ; 1.903 ; Rise       ; Clk_1MHz        ;
; PP1            ; Clk_1MHz   ; 1.272 ; 1.936 ; Rise       ; Clk_1MHz        ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; End_of_Line    ; Clk_10MHz  ; -0.891 ; -1.496 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line ; Clk_10MHz  ; -0.925 ; -1.537 ; Rise       ; Clk_10MHz       ;
; Active         ; Clk_1MHz   ; -0.934 ; -1.570 ; Rise       ; Clk_1MHz        ;
; End_of_Frame   ; Clk_1MHz   ; -0.648 ; -1.209 ; Rise       ; Clk_1MHz        ;
; P2_Start       ; Clk_1MHz   ; -1.009 ; -1.648 ; Rise       ; Clk_1MHz        ;
; PP1            ; Clk_1MHz   ; -1.042 ; -1.677 ; Rise       ; Clk_1MHz        ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; S_A_L              ; Clk_10MHz  ; 4.579 ; 4.791 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line_New ; Clk_10MHz  ; 4.530 ; 4.762 ; Rise       ; Clk_10MHz       ;
; P1_Down            ; Clk_1MHz   ; 3.385 ; 3.431 ; Rise       ; Clk_1MHz        ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; S_A_L              ; Clk_10MHz  ; 4.485 ; 4.690 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line_New ; Clk_10MHz  ; 4.450 ; 4.678 ; Rise       ; Clk_10MHz       ;
; P1_Down            ; Clk_1MHz   ; 3.318 ; 3.361 ; Rise       ; Clk_1MHz        ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------+
; Propagation Delay                                      ;
+----------------+-------------+-------+----+----+-------+
; Input Port     ; Output Port ; RR    ; RF ; FR ; FF    ;
+----------------+-------------+-------+----+----+-------+
; Start_Act_Line ; S_A_L       ; 5.409 ;    ;    ; 6.253 ;
+----------------+-------------+-------+----+----+-------+


+--------------------------------------------------------+
; Minimum Propagation Delay                              ;
+----------------+-------------+-------+----+----+-------+
; Input Port     ; Output Port ; RR    ; RF ; FR ; FF    ;
+----------------+-------------+-------+----+----+-------+
; Start_Act_Line ; S_A_L       ; 5.258 ;    ;    ; 6.082 ;
+----------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.036  ; 0.167 ; -1.045   ; 0.482   ; -3.000              ;
;  Clk_10MHz       ; -1.343  ; 0.167 ; N/A      ; N/A     ; -3.000              ;
;  Clk_1MHz        ; -2.036  ; 0.168 ; -1.045   ; 0.482   ; -3.000              ;
; Design-wide TNS  ; -32.647 ; 0.0   ; -9.765   ; 0.0     ; -28.167             ;
;  Clk_10MHz       ; -1.845  ; 0.000 ; N/A      ; N/A     ; -6.169              ;
;  Clk_1MHz        ; -30.802 ; 0.000 ; -9.765   ; 0.000   ; -21.998             ;
+------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; End_of_Line    ; Clk_10MHz  ; 2.051 ; 2.472 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line ; Clk_10MHz  ; 2.166 ; 2.655 ; Rise       ; Clk_10MHz       ;
; Active         ; Clk_1MHz   ; 2.026 ; 2.508 ; Rise       ; Clk_1MHz        ;
; End_of_Frame   ; Clk_1MHz   ; 1.544 ; 1.938 ; Rise       ; Clk_1MHz        ;
; P2_Start       ; Clk_1MHz   ; 2.228 ; 2.752 ; Rise       ; Clk_1MHz        ;
; PP1            ; Clk_1MHz   ; 2.282 ; 2.778 ; Rise       ; Clk_1MHz        ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; End_of_Line    ; Clk_10MHz  ; -0.891 ; -1.496 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line ; Clk_10MHz  ; -0.925 ; -1.537 ; Rise       ; Clk_10MHz       ;
; Active         ; Clk_1MHz   ; -0.934 ; -1.570 ; Rise       ; Clk_1MHz        ;
; End_of_Frame   ; Clk_1MHz   ; -0.648 ; -1.209 ; Rise       ; Clk_1MHz        ;
; P2_Start       ; Clk_1MHz   ; -1.009 ; -1.648 ; Rise       ; Clk_1MHz        ;
; PP1            ; Clk_1MHz   ; -1.042 ; -1.677 ; Rise       ; Clk_1MHz        ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; S_A_L              ; Clk_10MHz  ; 7.512 ; 7.628 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line_New ; Clk_10MHz  ; 7.449 ; 7.564 ; Rise       ; Clk_10MHz       ;
; P1_Down            ; Clk_1MHz   ; 5.628 ; 5.651 ; Rise       ; Clk_1MHz        ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; S_A_L              ; Clk_10MHz  ; 4.485 ; 4.690 ; Rise       ; Clk_10MHz       ;
; Start_Act_Line_New ; Clk_10MHz  ; 4.450 ; 4.678 ; Rise       ; Clk_10MHz       ;
; P1_Down            ; Clk_1MHz   ; 3.318 ; 3.361 ; Rise       ; Clk_1MHz        ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------+
; Progagation Delay                                      ;
+----------------+-------------+-------+----+----+-------+
; Input Port     ; Output Port ; RR    ; RF ; FR ; FF    ;
+----------------+-------------+-------+----+----+-------+
; Start_Act_Line ; S_A_L       ; 8.983 ;    ;    ; 9.573 ;
+----------------+-------------+-------+----+----+-------+


+--------------------------------------------------------+
; Minimum Progagation Delay                              ;
+----------------+-------------+-------+----+----+-------+
; Input Port     ; Output Port ; RR    ; RF ; FR ; FF    ;
+----------------+-------------+-------+----+----+-------+
; Start_Act_Line ; S_A_L       ; 5.258 ;    ;    ; 6.082 ;
+----------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Start_Act_Line_New ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; S_A_L              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P1_Down            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Start_Act_Line          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; End_of_Line             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_10MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PP1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Active                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_1MHz                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; End_of_Frame            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P2_Start                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Start_Act_Line_New ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-009 s                 ; 3.41e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-009 s                ; 3.41e-009 s                ; Yes                       ; Yes                       ;
; S_A_L              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-009 s                 ; 3.41e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-009 s                ; 3.41e-009 s                ; Yes                       ; Yes                       ;
; P1_Down            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00447 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-010 s                 ; 9.82e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00447 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-010 s                ; 9.82e-010 s                ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Start_Act_Line_New ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; S_A_L              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; P1_Down            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.075 V            ; 0.28 V                               ; 0.168 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.075 V           ; 0.28 V                              ; 0.168 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.0208 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.0208 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; Clk_1MHz   ; Clk_1MHz  ; 291      ; 0        ; 0        ; 0        ;
; Clk_10MHz  ; Clk_1MHz  ; 7        ; 0        ; 0        ; 0        ;
; Clk_1MHz   ; Clk_10MHz ; 15       ; 0        ; 0        ; 0        ;
; Clk_10MHz  ; Clk_10MHz ; 3        ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; Clk_1MHz   ; Clk_1MHz  ; 291      ; 0        ; 0        ; 0        ;
; Clk_10MHz  ; Clk_1MHz  ; 7        ; 0        ; 0        ; 0        ;
; Clk_1MHz   ; Clk_10MHz ; 15       ; 0        ; 0        ; 0        ;
; Clk_10MHz  ; Clk_10MHz ; 3        ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk_1MHz   ; Clk_1MHz ; 7        ; 0        ; 0        ; 0        ;
; Clk_10MHz  ; Clk_1MHz ; 7        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk_1MHz   ; Clk_1MHz ; 7        ; 0        ; 0        ; 0        ;
; Clk_10MHz  ; Clk_1MHz ; 7        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sun Feb 14 18:58:36 2016
Info: Command: quartus_sta P1_corrector_module -c P1_corrector_module
Info: qsta_default_script.tcl version: #2
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'P1_corrector_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name Clk_1MHz Clk_1MHz
    Info: create_clock -period 1.000 -name Clk_10MHz Clk_10MHz
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.036
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.036       -30.802 Clk_1MHz 
    Info:    -1.343        -1.845 Clk_10MHz 
Info: Worst-case hold slack is 0.338
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.338         0.000 Clk_10MHz 
    Info:     0.339         0.000 Clk_1MHz 
Info: Worst-case recovery slack is -1.045
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.045        -9.765 Clk_1MHz 
Info: Worst-case removal slack is 0.899
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.899         0.000 Clk_1MHz 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -21.000 Clk_1MHz 
    Info:    -3.000        -6.000 Clk_10MHz 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.706
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.706       -25.526 Clk_1MHz 
    Info:    -1.098        -1.434 Clk_10MHz 
Info: Worst-case hold slack is 0.293
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.293         0.000 Clk_10MHz 
    Info:     0.293         0.000 Clk_1MHz 
Info: Worst-case recovery slack is -0.833
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.833        -7.245 Clk_1MHz 
Info: Worst-case removal slack is 0.809
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.809         0.000 Clk_1MHz 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -21.000 Clk_1MHz 
    Info:    -3.000        -6.000 Clk_10MHz 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_10MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_10MHz}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -rise_to [get_clocks {Clk_1MHz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_1MHz}] -fall_to [get_clocks {Clk_1MHz}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.685
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.685        -9.586 Clk_1MHz 
    Info:    -0.336        -0.336 Clk_10MHz 
Info: Worst-case hold slack is 0.167
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.167         0.000 Clk_10MHz 
    Info:     0.168         0.000 Clk_1MHz 
Info: Worst-case recovery slack is -0.218
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.218        -1.526 Clk_1MHz 
Info: Worst-case removal slack is 0.482
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.482         0.000 Clk_1MHz 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -21.998 Clk_1MHz 
    Info:    -3.000        -6.169 Clk_10MHz 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 341 megabytes
    Info: Processing ended: Sun Feb 14 18:58:39 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


