Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep 15 16:33:56 2020
| Host         : LAPTOP-PCTNE6L5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: u_clock/clk_1hzr_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_clock/clk_1kr_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.977        0.000                      0                   17        0.291        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.977        0.000                      0                   17        0.291        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 u_clock/count1k_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 2.115ns (52.630%)  route 1.904ns (47.369%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.709     5.311    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_clock/count1k_reg[1]/Q
                         net (fo=2, routed)           1.092     6.822    u_clock/count1k[1]
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.653 r  u_clock/count1k0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    u_clock/count1k0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  u_clock/count1k0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    u_clock/count1k0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  u_clock/count1k0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.881    u_clock/count1k0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.215 r  u_clock/count1k0_carry__2/O[1]
                         net (fo=1, routed)           0.812     9.027    u_clock/count1k0_carry__2_n_6
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.303     9.330 r  u_clock/count1k[14]_i_1/O
                         net (fo=1, routed)           0.000     9.330    u_clock/count1k_1[14]
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.588    15.010    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[14]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y102         FDCE (Setup_fdce_C_D)        0.031    15.307    u_clock/count1k_reg[14]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 u_clock/count1k_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.999ns (51.012%)  route 1.920ns (48.988%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.709     5.311    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_clock/count1k_reg[1]/Q
                         net (fo=2, routed)           1.092     6.822    u_clock/count1k[1]
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.653 r  u_clock/count1k0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    u_clock/count1k0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  u_clock/count1k0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    u_clock/count1k0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  u_clock/count1k0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.881    u_clock/count1k0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.103 r  u_clock/count1k0_carry__2/O[0]
                         net (fo=1, routed)           0.828     8.931    u_clock/count1k0_carry__2_n_7
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.299     9.230 r  u_clock/count1k[13]_i_1/O
                         net (fo=1, routed)           0.000     9.230    u_clock/count1k_1[13]
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.588    15.010    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[13]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y102         FDCE (Setup_fdce_C_D)        0.029    15.305    u_clock/count1k_reg[13]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 u_clock/count1k_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 2.019ns (51.542%)  route 1.898ns (48.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.709     5.311    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_clock/count1k_reg[1]/Q
                         net (fo=2, routed)           1.092     6.822    u_clock/count1k[1]
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.653 r  u_clock/count1k0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    u_clock/count1k0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  u_clock/count1k0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    u_clock/count1k0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  u_clock/count1k0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.881    u_clock/count1k0_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.120 r  u_clock/count1k0_carry__2/O[2]
                         net (fo=1, routed)           0.807     8.927    u_clock/count1k0_carry__2_n_5
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.302     9.229 r  u_clock/count1k[15]_i_1/O
                         net (fo=1, routed)           0.000     9.229    u_clock/count1k_1[15]
    SLICE_X6Y102         FDCE                                         r  u_clock/count1k_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.588    15.010    u_clock/CLK
    SLICE_X6Y102         FDCE                                         r  u_clock/count1k_reg[15]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y102         FDCE (Setup_fdce_C_D)        0.081    15.332    u_clock/count1k_reg[15]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 u_clock/count1k_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.915ns (49.670%)  route 1.940ns (50.330%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.709     5.311    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_clock/count1k_reg[1]/Q
                         net (fo=2, routed)           1.092     6.822    u_clock/count1k[1]
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.653 r  u_clock/count1k0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    u_clock/count1k0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.987 r  u_clock/count1k0_carry__0/O[1]
                         net (fo=1, routed)           0.849     8.836    u_clock/count1k0_carry__0_n_6
    SLICE_X4Y101         LUT2 (Prop_lut2_I1_O)        0.331     9.167 r  u_clock/count1k[6]_i_1/O
                         net (fo=1, routed)           0.000     9.167    u_clock/count1k_1[6]
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.588    15.010    u_clock/CLK
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[6]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y101         FDCE (Setup_fdce_C_D)        0.075    15.326    u_clock/count1k_reg[6]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 u_clock/count1k_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.913ns (50.007%)  route 1.912ns (49.993%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.709     5.311    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_clock/count1k_reg[1]/Q
                         net (fo=2, routed)           1.092     6.822    u_clock/count1k[1]
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.653 r  u_clock/count1k0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    u_clock/count1k0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  u_clock/count1k0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    u_clock/count1k0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.989 r  u_clock/count1k0_carry__1/O[0]
                         net (fo=1, routed)           0.821     8.810    u_clock/count1k0_carry__1_n_7
    SLICE_X4Y101         LUT2 (Prop_lut2_I1_O)        0.327     9.137 r  u_clock/count1k[9]_i_1/O
                         net (fo=1, routed)           0.000     9.137    u_clock/count1k_1[9]
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.588    15.010    u_clock/CLK
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[9]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y101         FDCE (Setup_fdce_C_D)        0.075    15.326    u_clock/count1k_reg[9]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 u_clock/count1k_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 2.027ns (52.643%)  route 1.823ns (47.357%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.709     5.311    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_clock/count1k_reg[1]/Q
                         net (fo=2, routed)           1.092     6.822    u_clock/count1k[1]
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.653 r  u_clock/count1k0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    u_clock/count1k0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  u_clock/count1k0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    u_clock/count1k0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.101 r  u_clock/count1k0_carry__1/O[1]
                         net (fo=1, routed)           0.732     8.833    u_clock/count1k0_carry__1_n_6
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.329     9.162 r  u_clock/count1k[10]_i_1/O
                         net (fo=1, routed)           0.000     9.162    u_clock/count1k_1[10]
    SLICE_X6Y102         FDCE                                         r  u_clock/count1k_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.588    15.010    u_clock/CLK
    SLICE_X6Y102         FDCE                                         r  u_clock/count1k_reg[10]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y102         FDCE (Setup_fdce_C_D)        0.118    15.369    u_clock/count1k_reg[10]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 u_clock/count1k_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 1.897ns (50.060%)  route 1.892ns (49.940%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.709     5.311    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_clock/count1k_reg[1]/Q
                         net (fo=2, routed)           1.092     6.822    u_clock/count1k[1]
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.653 r  u_clock/count1k0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    u_clock/count1k0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.966 r  u_clock/count1k0_carry__0/O[3]
                         net (fo=1, routed)           0.801     8.767    u_clock/count1k0_carry__0_n_4
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.334     9.101 r  u_clock/count1k[8]_i_1/O
                         net (fo=1, routed)           0.000     9.101    u_clock/count1k_1[8]
    SLICE_X6Y102         FDCE                                         r  u_clock/count1k_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.588    15.010    u_clock/CLK
    SLICE_X6Y102         FDCE                                         r  u_clock/count1k_reg[8]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y102         FDCE (Setup_fdce_C_D)        0.118    15.369    u_clock/count1k_reg[8]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 u_clock/count1k_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.983ns (54.083%)  route 1.684ns (45.917%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.709     5.311    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_clock/count1k_reg[1]/Q
                         net (fo=2, routed)           1.092     6.822    u_clock/count1k[1]
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.653 r  u_clock/count1k0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    u_clock/count1k0_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  u_clock/count1k0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    u_clock/count1k0_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.080 r  u_clock/count1k0_carry__1/O[3]
                         net (fo=1, routed)           0.592     8.672    u_clock/count1k0_carry__1_n_4
    SLICE_X4Y100         LUT2 (Prop_lut2_I1_O)        0.306     8.978 r  u_clock/count1k[12]_i_1/O
                         net (fo=1, routed)           0.000     8.978    u_clock/count1k_1[12]
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.588    15.010    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[12]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)        0.029    15.280    u_clock/count1k_reg[12]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 u_clock/count1k_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.980ns (26.417%)  route 2.730ns (73.583%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.709     5.311    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  u_clock/count1k_reg[13]/Q
                         net (fo=2, routed)           0.863     6.630    u_clock/count1k[13]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  u_clock/count1k[15]_i_6/O
                         net (fo=1, routed)           0.280     7.034    u_clock/count1k[15]_i_6_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.158 r  u_clock/count1k[15]_i_5/O
                         net (fo=1, routed)           0.579     7.737    u_clock/count1k[15]_i_5_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     7.861 r  u_clock/count1k[15]_i_3/O
                         net (fo=16, routed)          1.008     8.869    u_clock/count1k[15]_i_3_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.152     9.021 r  u_clock/count1k[7]_i_1/O
                         net (fo=1, routed)           0.000     9.021    u_clock/count1k_1[7]
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.588    15.010    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[7]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y102         FDCE (Setup_fdce_C_D)        0.075    15.351    u_clock/count1k_reg[7]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 u_clock/count1k_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.980ns (26.436%)  route 2.727ns (73.564%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.709     5.311    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  u_clock/count1k_reg[13]/Q
                         net (fo=2, routed)           0.863     6.630    u_clock/count1k[13]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  u_clock/count1k[15]_i_6/O
                         net (fo=1, routed)           0.280     7.034    u_clock/count1k[15]_i_6_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.158 r  u_clock/count1k[15]_i_5/O
                         net (fo=1, routed)           0.579     7.737    u_clock/count1k[15]_i_5_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     7.861 r  u_clock/count1k[15]_i_3/O
                         net (fo=16, routed)          1.006     8.866    u_clock/count1k[15]_i_3_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.152     9.018 r  u_clock/count1k[1]_i_1/O
                         net (fo=1, routed)           0.000     9.018    u_clock/count1k_1[1]
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.588    15.010    u_clock/CLK
    SLICE_X4Y102         FDCE                                         r  u_clock/count1k_reg[1]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y102         FDCE (Setup_fdce_C_D)        0.075    15.351    u_clock/count1k_reg[1]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  6.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_clock/clk_1kr_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/clk_1kr_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.868%)  route 0.202ns (49.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    u_clock/CLK
    SLICE_X6Y102         FDCE                                         r  u_clock/clk_1kr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  u_clock/clk_1kr_reg/Q
                         net (fo=18, routed)          0.202     1.883    u_clock/clk_1k
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.045     1.928 r  u_clock/clk_1kr_i_1/O
                         net (fo=1, routed)           0.000     1.928    u_clock/clk_1kr_i_1_n_0
    SLICE_X6Y102         FDCE                                         r  u_clock/clk_1kr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.034    u_clock/CLK
    SLICE_X6Y102         FDCE                                         r  u_clock/clk_1kr_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X6Y102         FDCE (Hold_fdce_C_D)         0.120     1.637    u_clock/clk_1kr_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 u_clock/count1k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.536%)  route 0.241ns (56.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  u_clock/count1k_reg[0]/Q
                         net (fo=3, routed)           0.241     1.900    u_clock/count1k[0]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.045     1.945 r  u_clock/count1k[0]_i_1/O
                         net (fo=1, routed)           0.000     1.945    u_clock/count1k_1[0]
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.034    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.092     1.609    u_clock/count1k_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 u_clock/count1k_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.272ns (40.608%)  route 0.398ns (59.392%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 f  u_clock/count1k_reg[3]/Q
                         net (fo=2, routed)           0.156     1.802    u_clock/count1k[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.099     1.901 r  u_clock/count1k[15]_i_3/O
                         net (fo=16, routed)          0.242     2.142    u_clock/count1k[15]_i_3_n_0
    SLICE_X4Y101         LUT2 (Prop_lut2_I0_O)        0.045     2.187 r  u_clock/count1k[9]_i_1/O
                         net (fo=1, routed)           0.000     2.187    u_clock/count1k_1[9]
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.034    u_clock/CLK
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[9]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107     1.640    u_clock/count1k_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 u_clock/count1k_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.273ns (40.144%)  route 0.407ns (59.856%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 f  u_clock/count1k_reg[3]/Q
                         net (fo=2, routed)           0.156     1.802    u_clock/count1k[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.099     1.901 r  u_clock/count1k[15]_i_3/O
                         net (fo=16, routed)          0.251     2.151    u_clock/count1k[15]_i_3_n_0
    SLICE_X4Y101         LUT2 (Prop_lut2_I0_O)        0.046     2.197 r  u_clock/count1k[6]_i_1/O
                         net (fo=1, routed)           0.000     2.197    u_clock/count1k_1[6]
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.034    u_clock/CLK
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[6]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107     1.640    u_clock/count1k_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 u_clock/count1k_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.272ns (40.608%)  route 0.398ns (59.392%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 f  u_clock/count1k_reg[3]/Q
                         net (fo=2, routed)           0.156     1.802    u_clock/count1k[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.099     1.901 r  u_clock/count1k[15]_i_3/O
                         net (fo=16, routed)          0.242     2.142    u_clock/count1k[15]_i_3_n_0
    SLICE_X4Y101         LUT2 (Prop_lut2_I0_O)        0.045     2.187 r  u_clock/count1k[5]_i_1/O
                         net (fo=1, routed)           0.000     2.187    u_clock/count1k_1[5]
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.034    u_clock/CLK
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[5]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.092     1.625    u_clock/count1k_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 u_clock/count1k_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.272ns (40.530%)  route 0.399ns (59.470%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 f  u_clock/count1k_reg[3]/Q
                         net (fo=2, routed)           0.156     1.802    u_clock/count1k[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.099     1.901 r  u_clock/count1k[15]_i_3/O
                         net (fo=16, routed)          0.243     2.144    u_clock/count1k[15]_i_3_n_0
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     2.189 r  u_clock/count1k[4]_i_1/O
                         net (fo=1, routed)           0.000     2.189    u_clock/count1k_1[4]
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.034    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107     1.624    u_clock/count1k_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 u_clock/count1k_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.274ns (38.204%)  route 0.443ns (61.796%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 f  u_clock/count1k_reg[3]/Q
                         net (fo=2, routed)           0.156     1.802    u_clock/count1k[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.099     1.901 r  u_clock/count1k[15]_i_3/O
                         net (fo=16, routed)          0.287     2.188    u_clock/count1k[15]_i_3_n_0
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.047     2.235 r  u_clock/count1k[8]_i_1/O
                         net (fo=1, routed)           0.000     2.235    u_clock/count1k_1[8]
    SLICE_X6Y102         FDCE                                         r  u_clock/count1k_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.034    u_clock/CLK
    SLICE_X6Y102         FDCE                                         r  u_clock/count1k_reg[8]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y102         FDCE (Hold_fdce_C_D)         0.131     1.664    u_clock/count1k_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 u_clock/count1k_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.272ns (40.056%)  route 0.407ns (59.944%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 f  u_clock/count1k_reg[3]/Q
                         net (fo=2, routed)           0.156     1.802    u_clock/count1k[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.099     1.901 r  u_clock/count1k[15]_i_3/O
                         net (fo=16, routed)          0.251     2.151    u_clock/count1k[15]_i_3_n_0
    SLICE_X4Y101         LUT2 (Prop_lut2_I0_O)        0.045     2.196 r  u_clock/count1k[11]_i_1/O
                         net (fo=1, routed)           0.000     2.196    u_clock/count1k_1[11]
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.034    u_clock/CLK
    SLICE_X4Y101         FDCE                                         r  u_clock/count1k_reg[11]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.091     1.624    u_clock/count1k_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 u_clock/count1k_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.271ns (39.834%)  route 0.409ns (60.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 f  u_clock/count1k_reg[3]/Q
                         net (fo=2, routed)           0.156     1.802    u_clock/count1k[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.099     1.901 r  u_clock/count1k[15]_i_3/O
                         net (fo=16, routed)          0.253     2.154    u_clock/count1k[15]_i_3_n_0
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.044     2.198 r  u_clock/count1k[3]_i_1/O
                         net (fo=1, routed)           0.000     2.198    u_clock/count1k_1[3]
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.034    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107     1.624    u_clock/count1k_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 u_clock/count1k_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/count1k_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.272ns (38.032%)  route 0.443ns (61.969%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    u_clock/CLK
    SLICE_X4Y100         FDCE                                         r  u_clock/count1k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 f  u_clock/count1k_reg[3]/Q
                         net (fo=2, routed)           0.156     1.802    u_clock/count1k[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.099     1.901 r  u_clock/count1k[15]_i_3/O
                         net (fo=16, routed)          0.287     2.188    u_clock/count1k[15]_i_3_n_0
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     2.233 r  u_clock/count1k[15]_i_1/O
                         net (fo=1, routed)           0.000     2.233    u_clock/count1k_1[15]
    SLICE_X6Y102         FDCE                                         r  u_clock/count1k_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.034    u_clock/CLK
    SLICE_X6Y102         FDCE                                         r  u_clock/count1k_reg[15]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y102         FDCE (Hold_fdce_C_D)         0.121     1.654    u_clock/count1k_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.578    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100m_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y102    u_clock/clk_1kr_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    u_clock/count1k_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y102    u_clock/count1k_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    u_clock/count1k_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    u_clock/count1k_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    u_clock/count1k_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    u_clock/count1k_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    u_clock/count1k_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    u_clock/count1k_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    u_clock/clk_1kr_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_clock/count1k_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    u_clock/count1k_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    u_clock/count1k_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_clock/count1k_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_clock/count1k_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_clock/count1k_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_clock/count1k_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    u_clock/count1k_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    u_clock/count1k_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    u_clock/clk_1kr_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    u_clock/clk_1kr_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_clock/count1k_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_clock/count1k_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    u_clock/count1k_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    u_clock/count1k_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    u_clock/count1k_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    u_clock/count1k_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_clock/count1k_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_clock/count1k_reg[12]/C



