// Seed: 2919252804
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1] = 1;
  module_2();
endmodule
module module_1;
  assign id_1 = (id_1);
  module_0();
  wire id_2;
  always @(posedge id_1 or posedge 1) id_1 = #id_3 1;
  wire id_4;
endmodule
module module_2;
  tri1 id_2;
  logic [7:0] id_3;
  assign id_1[1] = id_2;
  wire id_4;
  tri1 id_5 = 1 ==? (id_2);
  assign id_3 = id_3[1];
  wire id_6;
endmodule
module module_3 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri id_8,
    output uwire id_9,
    input supply1 id_10,
    output supply1 id_11
);
  wire id_13;
  module_2();
  initial begin
    id_7 = 1 ==? 1;
  end
  assign id_8 = $display == 1 || 1 == {id_5 !=? id_4{1'b0}};
endmodule
