INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_circuit4/new/circuit4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MUX2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/COMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
