# cache_simulator


* This repo contains implementation of 5 types of caches.

* Direct-mapped, 2 way associative, 4 way associative, 8 way associative and fully associative caches.

* The option for "write-through" or "write- back" is provided.

* The option for "write-allocate" or "write-no allocate" is provided.

* The option for "LRU"or "FIFO" or "Psuedo LRU" is provided.

* The cache is implemented in verilog hdl and has been verified.

