arch           	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_40nm.xml	stereovision3.v	30d086154   	success   	     	287                	317                  	121                 	60                    	7           	7            	19     	11    	30         	-1          	-1      	778                  	2.40862       	-158.535            	-2.40862            	22            	815              	29                                    	792                        	20                               	2.74852            	-191.771 	-2.74852 	0       	0       	1.34735e+06           	1.02399e+06          	59692.1                          	1218.21                             	75732.9                     	1545.57                        	0.02           	0.01          	-1          	-1          	-1      	0.08     	0.09      	0.16                     	0.04                	0.71                 	-1         	-1          	-1         
