//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sat Sep  6 07:42:12 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_4;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(w_bus_write),
    .I1(ff_write_10),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h3AFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT2 n73_s1 (
    .F(n73_4),
    .I0(ff_busy),
    .I1(ff_bus_ready) 
);
defparam n73_s1.INIT=4'h4;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT4 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[4]),
    .I2(ff_slot_address[3]),
    .I3(n89_8) 
);
defparam n89_s2.INIT=16'h1000;
  LUT3 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[5]),
    .I1(ff_slot_address[6]),
    .I2(ff_slot_address[7]) 
);
defparam n89_s3.INIT=8'h10;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT4 n92_s4 (
    .F(n92_10),
    .I0(n73_4),
    .I1(w_bus_ioreq),
    .I2(n73_7),
    .I3(w_bus_valid) 
);
defparam n92_s4.INIT=16'h04F0;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  ff_read_color_13,
  n1177_10,
  n1177_8,
  ff_read_color_10,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n127_3,
  ff_v_active_7,
  w_status_transfer_ready,
  w_sprite_collision,
  w_status_border_detect,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  ff_bus_write,
  ff_port1,
  ff_bus_valid,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1680_4,
  n959_42,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input ff_read_color_13;
input n1177_10;
input n1177_8;
input ff_read_color_10;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n127_3;
input ff_v_active_7;
input w_status_transfer_ready;
input w_sprite_collision;
input w_status_border_detect;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output ff_bus_write;
output ff_port1;
output ff_bus_valid;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1680_4;
output n959_42;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n1515_4;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3_0;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n219_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n1636_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n1646_3;
wire n1653_3;
wire n1656_3;
wire n1664_3;
wire n1670_3;
wire n1672_3;
wire n1686_3;
wire n1694_3;
wire n1709_3;
wire n1717_3;
wire n1721_3;
wire n1729_3;
wire n1737_3;
wire n1750_3;
wire n1756_3;
wire n879_3;
wire n881_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1521_4;
wire n1541_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_write_6;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1061_8;
wire n1064_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1061_10;
wire n1064_10;
wire n1012_6;
wire n96_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n1636_4;
wire n391_4;
wire n391_5;
wire n392_4;
wire n393_4;
wire n1639_4;
wire n1653_4;
wire n1721_4;
wire n1745_4;
wire n879_4;
wire n919_4;
wire n920_4;
wire n1004_4;
wire n1004_5;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n959_40;
wire n960_37;
wire n961_39;
wire n961_40;
wire n962_37;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n966_42;
wire ff_vram_valid_7;
wire ff_vram_valid_8;
wire ff_vram_address_13_7;
wire n1061_11;
wire n1064_11;
wire n1064_12;
wire n1064_13;
wire n1064_14;
wire n377_5;
wire n959_41;
wire n960_38;
wire n960_39;
wire n962_38;
wire n964_37;
wire n965_43;
wire n1061_12;
wire n1061_13;
wire n1061_14;
wire n1064_15;
wire n1064_16;
wire n1061_15;
wire n1061_16;
wire n1061_17;
wire n1795_5;
wire ff_vram_address_16_9;
wire n959_44;
wire n1680_6;
wire n962_40;
wire n1745_6;
wire n1697_5;
wire n1639_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_port0;
wire ff_port2;
wire ff_port3;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s30 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s30.INIT=8'hCA;
  LUT3 n966_s31 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT4 n1515_s1 (
    .F(n1515_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port1) 
);
defparam n1515_s1.INIT=16'h4000;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_4),
    .I1(ff_bus_wdata[7]),
    .I2(n1515_4) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1515_4) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1515_4) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1515_4) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1515_4) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3_0),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1515_4) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1515_4) 
);
defparam n128_s0.INIT=8'hAC;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(w_register_data[5]),
    .I1(n200_4),
    .I2(ff_register_pointer[5]),
    .I3(n96_4) 
);
defparam n200_s0.INIT=16'h3CAA;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_4),
    .I3(n96_4) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT4 n202_s0 (
    .F(n202_3),
    .I0(w_register_data[3]),
    .I1(n202_4),
    .I2(ff_register_pointer[3]),
    .I3(n96_4) 
);
defparam n202_s0.INIT=16'h3CAA;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(n203_4),
    .I2(ff_register_pointer[2]),
    .I3(n96_4) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_4) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_4) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n219_s0 (
    .F(n219_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port0) 
);
defparam n219_s0.INIT=16'h4000;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n377_4),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT4 n378_s0 (
    .F(n378_3),
    .I0(ff_bus_wdata[4]),
    .I1(n378_4),
    .I2(w_cpu_vram_address[12]),
    .I3(w_pulse2) 
);
defparam n378_s0.INIT=16'h3CAA;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(ff_bus_wdata[3]),
    .I1(n379_4),
    .I2(w_cpu_vram_address[11]),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[1]),
    .I1(n381_4),
    .I2(w_cpu_vram_address[9]),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[0]),
    .I1(n382_4),
    .I2(w_cpu_vram_address[8]),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_cpu_vram_address[6]),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT4 n385_s0 (
    .F(n385_3),
    .I0(w_register_data[5]),
    .I1(n385_4),
    .I2(w_cpu_vram_address[5]),
    .I3(w_pulse2) 
);
defparam n385_s0.INIT=16'h3CAA;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[3]),
    .I1(n387_4),
    .I2(w_cpu_vram_address[3]),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(n388_4),
    .I2(w_cpu_vram_address[2]),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n1636_s0 (
    .F(n1636_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1636_s0.INIT=16'h0100;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(w_cpu_vram_address[16]),
    .I2(n391_5),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'h3CAA;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[1]),
    .I1(ff_vram_type),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'h0F88;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[0]),
    .I1(ff_vram_type),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'h0F88;
  LUT4 n1646_s0 (
    .F(n1646_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1636_4) 
);
defparam n1646_s0.INIT=16'h1000;
  LUT4 n1653_s0 (
    .F(n1653_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1653_s0.INIT=16'h1000;
  LUT4 n1656_s0 (
    .F(n1656_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1636_4) 
);
defparam n1656_s0.INIT=16'h4000;
  LUT4 n1664_s0 (
    .F(n1664_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1664_s0.INIT=16'h1000;
  LUT4 n1670_s0 (
    .F(n1670_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1670_s0.INIT=16'h4000;
  LUT4 n1672_s0 (
    .F(n1672_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1672_s0.INIT=16'h4000;
  LUT4 n1686_s0 (
    .F(n1686_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1686_s0.INIT=16'h8000;
  LUT4 n1694_s0 (
    .F(n1694_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1694_s0.INIT=16'h0100;
  LUT4 n1709_s0 (
    .F(n1709_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1709_s0.INIT=16'h4000;
  LUT4 n1717_s0 (
    .F(n1717_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1717_s0.INIT=16'h8000;
  LUT4 n1721_s0 (
    .F(n1721_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1721_s0.INIT=16'h1000;
  LUT4 n1729_s0 (
    .F(n1729_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1721_4) 
);
defparam n1729_s0.INIT=16'h4000;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n1737_s0.INIT=16'h8000;
  LUT4 n1750_s0 (
    .F(n1750_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1750_s0.INIT=16'h1000;
  LUT4 n1756_s0 (
    .F(n1756_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1756_s0.INIT=16'h4000;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(w_register_write),
    .I1(n881_3),
    .I2(w_palette_valid),
    .I3(n879_4) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n881_s0 (
    .F(n881_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port2) 
);
defparam n881_s0.INIT=16'h4000;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(n919_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(n920_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1515_4) 
);
defparam n1521_s1.INIT=8'h3A;
  LUT3 n1541_s0 (
    .F(n1541_3),
    .I0(n96_4),
    .I1(n1639_4),
    .I2(n1721_4) 
);
defparam n1541_s0.INIT=8'h40;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(n959_44),
    .I1(w_status_border_position[7]),
    .I2(n959_39),
    .I3(n959_40) 
);
defparam n959_s23.INIT=16'h0D00;
  LUT4 n960_s22 (
    .F(n960_36),
    .I0(w_status_border_position[6]),
    .I1(n959_44),
    .I2(ff_status_register_pointer[3]),
    .I3(n960_37) 
);
defparam n960_s22.INIT=16'hBBB0;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(n959_44),
    .I1(w_status_border_position[5]),
    .I2(n961_39),
    .I3(n961_40) 
);
defparam n961_s22.INIT=16'h0D00;
  LUT4 n962_s21 (
    .F(n962_35),
    .I0(n959_44),
    .I1(w_status_border_position[4]),
    .I2(n962_40),
    .I3(n962_37) 
);
defparam n962_s21.INIT=16'h0D00;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(n959_44),
    .I1(w_status_border_position[3]),
    .I2(n963_40),
    .I3(n963_41) 
);
defparam n963_s23.INIT=16'h0D00;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(w_status_border_position[1]),
    .I1(n959_44),
    .I2(ff_status_register_pointer[3]),
    .I3(n965_42) 
);
defparam n965_s23.INIT=16'hBBB0;
  LUT3 n966_s33 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s33.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(ff_status_register_pointer[1]),
    .I1(n966_42),
    .I2(n966_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=16'hBBF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_3) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1515_4),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1515_4) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_4),
    .I2(n1541_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT3 ff_vram_write_s3 (
    .F(ff_vram_write_6),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_valid_8) 
);
defparam ff_vram_write_s3.INIT=8'h10;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n1653_4),
    .I1(n1680_4),
    .I2(ff_vram_address_16_9),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'hF088;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT3 n1061_s3 (
    .F(n1061_8),
    .I0(ff_read_color_13),
    .I1(n1061_11),
    .I2(n1061_10) 
);
defparam n1061_s3.INIT=8'h4F;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(n1064_11),
    .I1(n1064_12),
    .I2(n1064_13),
    .I3(n1064_10) 
);
defparam n1064_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_3) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_3) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_3) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_3) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_3) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_3) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_3) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_3) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s32 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s32.INIT=4'h8;
  LUT3 n1061_s4 (
    .F(n1061_10),
    .I0(ff_read_color_13),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_10) 
);
defparam n1061_s4.INIT=8'hE0;
  LUT3 n1064_s4 (
    .F(n1064_10),
    .I0(ff_line_interrupt_enable),
    .I1(n1064_14),
    .I2(ff_read_color_13) 
);
defparam n1064_s4.INIT=8'h3A;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT4 n96_s1 (
    .F(n96_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port3) 
);
defparam n96_s1.INIT=16'h4000;
  LUT2 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_4) 
);
defparam n200_s1.INIT=4'h8;
  LUT4 n201_s1 (
    .F(n201_4),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s1.INIT=16'h8000;
  LUT3 n202_s1 (
    .F(n202_4),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n202_s1.INIT=8'h80;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(n377_5),
    .I1(w_cpu_vram_address[7]),
    .I2(w_cpu_vram_address[8]),
    .I3(n383_4) 
);
defparam n377_s1.INIT=16'h8000;
  LUT3 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n380_4) 
);
defparam n378_s1.INIT=8'h80;
  LUT2 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n380_4) 
);
defparam n379_s1.INIT=4'h8;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n383_4) 
);
defparam n380_s1.INIT=16'h8000;
  LUT3 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n383_4) 
);
defparam n381_s1.INIT=8'h80;
  LUT2 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4) 
);
defparam n382_s1.INIT=4'h8;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT3 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n386_4) 
);
defparam n384_s1.INIT=8'h80;
  LUT2 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4) 
);
defparam n385_s1.INIT=4'h8;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT3 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]) 
);
defparam n387_s1.INIT=8'h80;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1636_s1 (
    .F(n1636_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1636_s1.INIT=16'h0100;
  LUT2 n391_s1 (
    .F(n391_4),
    .I0(w_register_data[2]),
    .I1(ff_vram_type) 
);
defparam n391_s1.INIT=4'h8;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[15]),
    .I3(n377_4) 
);
defparam n391_s2.INIT=16'h8000;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n377_4),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s1.INIT=16'h807F;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h87;
  LUT3 n1639_s1 (
    .F(n1639_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1639_s1.INIT=8'h10;
  LUT4 n1653_s1 (
    .F(n1653_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1653_s1.INIT=16'h1000;
  LUT3 n1680_s1 (
    .F(n1680_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1680_s1.INIT=8'h40;
  LUT4 n1721_s1 (
    .F(n1721_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1721_s1.INIT=16'h1000;
  LUT4 n1745_s1 (
    .F(n1745_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT4 n879_s1 (
    .F(n879_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n879_s1.INIT=16'h0100;
  LUT3 n919_s1 (
    .F(n919_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n919_s1.INIT=8'h80;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1004_s2 (
    .F(n1004_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1004_s2.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(ff_frame_interrupt),
    .I1(n959_41),
    .I2(ff_status_register_pointer[1]),
    .I3(n1177_8) 
);
defparam n959_s25.INIT=16'hC700;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n959_42),
    .I2(w_status_color[7]),
    .I3(ff_read_color_10) 
);
defparam n959_s26.INIT=16'hB0BB;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(n960_38),
    .I1(ff_status_register_pointer[0]),
    .I2(n960_39),
    .I3(ff_status_register_pointer[2]) 
);
defparam n960_s23.INIT=16'h770F;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n1177_8) 
);
defparam n961_s23.INIT=16'h7F00;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_sprite_collision_y[5]),
    .I1(n959_42),
    .I2(w_status_color[5]),
    .I3(ff_read_color_10) 
);
defparam n961_s24.INIT=16'hB0BB;
  LUT4 n962_s23 (
    .F(n962_37),
    .I0(w_sprite_collision_y[4]),
    .I1(n959_42),
    .I2(w_status_color[4]),
    .I3(ff_read_color_10) 
);
defparam n962_s23.INIT=16'hB0BB;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1177_8) 
);
defparam n963_s24.INIT=16'h4F00;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_y[3]),
    .I1(n959_42),
    .I2(w_status_color[3]),
    .I3(ff_read_color_10) 
);
defparam n963_s25.INIT=16'hB0BB;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[2]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s23.INIT=16'hF077;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[1]),
    .I2(n965_43),
    .I3(ff_status_register_pointer[0]) 
);
defparam n965_s24.INIT=16'hE030;
  LUT4 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n966_s27.INIT=16'h0305;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n127_3) 
);
defparam ff_vram_valid_s4.INIT=8'h10;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_busy),
    .I1(w_pulse1),
    .I2(ff_bus_valid),
    .I3(ff_port0) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(n1680_4),
    .I1(n1653_4),
    .I2(n1515_4) 
);
defparam ff_vram_address_13_s4.INIT=8'h70;
  LUT4 n1061_s5 (
    .F(n1061_11),
    .I0(n1061_12),
    .I1(w_screen_pos_y[2]),
    .I2(n1061_13),
    .I3(n1061_14) 
);
defparam n1061_s5.INIT=16'h8000;
  LUT4 n1064_s5 (
    .F(n1064_11),
    .I0(w_screen_pos_y[4]),
    .I1(reg_interrupt_line[4]),
    .I2(n1064_15),
    .I3(n1064_16) 
);
defparam n1064_s5.INIT=16'h9000;
  LUT4 n1064_s6 (
    .F(n1064_12),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1064_s6.INIT=16'h9009;
  LUT4 n1064_s7 (
    .F(n1064_13),
    .I0(ff_read_color_13),
    .I1(reg_interrupt_line[2]),
    .I2(w_screen_pos_y[2]),
    .I3(ff_v_active_7) 
);
defparam n1064_s7.INIT=16'h4100;
  LUT4 n1064_s8 (
    .F(n1064_14),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1064_s8.INIT=16'h0100;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_cpu_vram_address[11]),
    .I3(w_cpu_vram_address[12]) 
);
defparam n377_s2.INIT=16'h8000;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(w_status_transfer_ready),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s27.INIT=16'h305F;
  LUT4 n959_s28 (
    .F(n959_42),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s28.INIT=16'h1000;
  LUT3 n960_s24 (
    .F(n960_38),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n960_s24.INIT=8'h35;
  LUT4 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s25.INIT=16'h3FF5;
  LUT3 n962_s24 (
    .F(n962_38),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n962_s24.INIT=8'h35;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'h35;
  LUT4 n965_s25 (
    .F(n965_43),
    .I0(w_status_color[1]),
    .I1(w_sprite_collision_x[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s25.INIT=16'hAFC0;
  LUT4 n1061_s6 (
    .F(n1061_12),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(n1061_15) 
);
defparam n1061_s6.INIT=16'h1000;
  LUT4 n1061_s7 (
    .F(n1061_13),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n1061_16),
    .I3(ff_half_count[6]) 
);
defparam n1061_s7.INIT=16'h1000;
  LUT4 n1061_s8 (
    .F(n1061_14),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(n1061_17),
    .I3(ff_v_active_7) 
);
defparam n1061_s8.INIT=16'h1000;
  LUT4 n1064_s9 (
    .F(n1064_15),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[1]),
    .I3(reg_interrupt_line[1]) 
);
defparam n1064_s9.INIT=16'h9009;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1064_s10.INIT=16'h9009;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_half_count[3]) 
);
defparam n1061_s9.INIT=16'h4000;
  LUT4 n1061_s10 (
    .F(n1061_16),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n1061_s10.INIT=16'h0001;
  LUT4 n1061_s11 (
    .F(n1061_17),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1061_s11.INIT=16'h0100;
  LUT4 n1795_s1 (
    .F(n1795_5),
    .I0(ff_reset_n2_1),
    .I1(n881_3),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1795_s1.INIT=16'h0008;
  LUT3 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(ff_vram_type) 
);
defparam ff_vram_address_16_s5.INIT=8'hE0;
  LUT4 n959_s29 (
    .F(n959_44),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s29.INIT=16'h0004;
  LUT4 n1680_s2 (
    .F(n1680_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1680_s2.INIT=16'h2000;
  LUT4 n962_s25 (
    .F(n962_40),
    .I0(ff_status_register_pointer[1]),
    .I1(n962_38),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n962_s25.INIT=16'h000D;
  LUT4 n1745_s2 (
    .F(n1745_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1745_s2.INIT=16'h1000;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1697_s1.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_8),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_7),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_3),
    .I1(w_register_write),
    .I2(n879_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3_0),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_3),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1670_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1670_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1694_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1694_3),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1694_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1515_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1061_10),
    .CLK(clk85m),
    .CE(n1061_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1064_10),
    .CLK(clk85m),
    .CE(n1064_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s4 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s29 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s28 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n103_8,
  reg_50hz_mode,
  n62_8,
  n62_10,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_7,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n103_8;
input reg_50hz_mode;
input n62_8;
input n62_10;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_7;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_interleaving_page_8;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n103_7;
wire n100_7;
wire n96_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire n452_6;
wire w_h_count_end_12;
wire n138_4;
wire n380_4;
wire n264_4;
wire n264_5;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_8;
wire n430_9;
wire n429_8;
wire n428_8;
wire n428_9;
wire n427_8;
wire n427_9;
wire n159_8;
wire n156_8;
wire n102_8;
wire n101_8;
wire n99_8;
wire n98_8;
wire n97_8;
wire n94_8;
wire n57_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n138_5;
wire n380_5;
wire n380_6;
wire n264_6;
wire ff_v_active_8;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n380_7;
wire n380_8;
wire n380_9;
wire ff_v_active_9;
wire ff_blink_counter_3_14;
wire n54_10;
wire n95_10;
wire n97_10;
wire n160_10;
wire n162_9;
wire n59_9;
wire n94_10;
wire n95_12;
wire n98_10;
wire n99_10;
wire n101_10;
wire n102_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n380_11;
wire n393_9;
wire ff_blink_base_3_12;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT4 n138_s0 (
    .F(n138_3),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(n138_4),
    .I3(w_h_count_end_12) 
);
defparam n138_s0.INIT=16'h1000;
  LUT2 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(n264_5) 
);
defparam n264_s0.INIT=4'h8;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_6),
    .I1(n264_4),
    .I2(n380_4),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hF400;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(n380_11),
    .I1(ff_interleaving_page_9),
    .I2(ff_blink_counter_3_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'h80FF;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT2 n390_s1 (
    .F(n390_6),
    .I0(n390_7),
    .I1(reg_interleaving_mode) 
);
defparam n390_s1.INIT=4'h4;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(n430_8),
    .I1(n430_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0700;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(n429_8),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'h4100;
  LUT4 n428_s2 (
    .F(n428_7),
    .I0(n428_8),
    .I1(n430_9),
    .I2(n428_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=16'h7000;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h1C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n103_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(n160_10),
    .I2(w_v_count[4]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n103_s2 (
    .F(n103_7),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n78_3),
    .I3(ff_half_count[2]) 
);
defparam n103_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end),
    .I3(w_h_count[4]) 
);
defparam n58_s2.INIT=16'h0708;
  LUT3 n57_s2 (
    .F(n57_7),
    .I0(w_h_count_end),
    .I1(n57_8),
    .I2(w_h_count[5]) 
);
defparam n57_s2.INIT=8'h14;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 n452_s1 (
    .F(n452_6),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_10) 
);
defparam n452_s1.INIT=4'h7;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count_end_15),
    .I2(w_h_count[7]),
    .I3(w_h_count[9]) 
);
defparam w_h_count_end_s9.INIT=16'h4000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT3 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[5]),
    .I1(w_h_count[4]),
    .I2(n138_5) 
);
defparam n138_s1.INIT=8'h40;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(n380_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n380_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(n264_6),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]),
    .I3(w_screen_pos_y[4]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(w_screen_pos_y[4]),
    .I1(ff_v_active_7),
    .I2(ff_v_active_8),
    .I3(n264_5) 
);
defparam ff_v_active_s3.INIT=16'h007F;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=16'hBF00;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(n427_8),
    .I1(n430_8),
    .I2(ff_interleaving_page_10),
    .I3(n430_9) 
);
defparam ff_interleaving_page_s4.INIT=16'h7F00;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h827F;
  LUT3 n430_s3 (
    .F(n430_8),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s3.INIT=8'h35;
  LUT4 n430_s4 (
    .F(n430_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n430_s4.INIT=16'h0001;
  LUT4 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n430_9) 
);
defparam n429_s3.INIT=16'h3500;
  LUT3 n428_s3 (
    .F(n428_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n428_s3.INIT=8'h35;
  LUT3 n428_s4 (
    .F(n428_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n428_s4.INIT=8'hE1;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'h53;
  LUT3 n427_s4 (
    .F(n427_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n427_s4.INIT=8'h01;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n103_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT3 n102_s3 (
    .F(n102_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]) 
);
defparam n102_s3.INIT=8'h80;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n101_8) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_8) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT4 n94_s3 (
    .F(n94_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n97_8) 
);
defparam n94_s3.INIT=16'h8000;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count_end_13) 
);
defparam n57_s3.INIT=8'h80;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=4'h4;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(n380_7),
    .I1(reg_50hz_mode),
    .I2(n62_8),
    .I3(n62_10) 
);
defparam n380_s2.INIT=16'h1000;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n380_8),
    .I3(n380_9) 
);
defparam n380_s3.INIT=16'h1000;
  LUT4 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s3.INIT=16'h8000;
  LUT2 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s4.INIT=4'h1;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(ff_v_active_9),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s5.INIT=16'h1004;
  LUT3 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[5]),
    .I1(reg_blink_period[0]),
    .I2(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=8'h01;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(n428_8),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h3050;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s4.INIT=16'hEFF7;
  LUT4 n380_s5 (
    .F(n380_8),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[7]) 
);
defparam n380_s5.INIT=16'h00F8;
  LUT4 n380_s6 (
    .F(n380_9),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam n380_s6.INIT=16'h4000;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h7E;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_counter_3_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'h80FF;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s3 (
    .F(n162_9),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s3.INIT=16'h1444;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_8) 
);
defparam n94_s4.INIT=16'h0770;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n95_10),
    .I3(ff_half_count[10]) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n99_8),
    .I3(ff_half_count[6]) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n102_s4 (
    .F(n102_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n102_8),
    .I3(ff_half_count[3]) 
);
defparam n102_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n380_s7 (
    .F(n380_11),
    .I0(w_h_count_end),
    .I1(n380_4) 
);
defparam n380_s7.INIT=4'h8;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_9),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_6),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_4colors_mode,
  n440_8,
  w_address_s_16_5,
  n240_4,
  w_screen_v_active,
  w_address_s_16_6,
  reg_display_on,
  n1245_6,
  n6_8,
  reg_scroll_planes,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  w_address_s_6_10,
  reg_left_mask,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_sprite_mode2_6,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  w_screen_mode_vram_rdata,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_pattern_name_table_base,
  reg_color_table_base,
  w_pixel_pos_y_Z,
  w_screen_mode_vram_valid,
  n534_29,
  ff_state_1_7,
  n533_3,
  w_screen_mode_3_3,
  n1796_4,
  n1796_5,
  n837_30,
  ff_screen_h_in_active_17,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_4colors_mode;
input n440_8;
input w_address_s_16_5;
input n240_4;
input w_screen_v_active;
input w_address_s_16_6;
input reg_display_on;
input n1245_6;
input n6_8;
input reg_scroll_planes;
input w_sprite_mode2_4;
input w_sprite_mode2_5;
input w_address_s_6_10;
input reg_left_mask;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input w_sprite_mode2_6;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [31:0] w_screen_mode_vram_rdata;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:10] reg_pattern_name_table_base;
input [16:6] reg_color_table_base;
input [7:0] w_pixel_pos_y_Z;
output w_screen_mode_vram_valid;
output n534_29;
output ff_state_1_7;
output n533_3;
output w_screen_mode_3_3;
output n1796_4;
output n1796_5;
output n837_30;
output ff_screen_h_in_active_17;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n823_2;
wire n824_2;
wire n825_2;
wire n826_2;
wire n803_6;
wire n803_7;
wire n804_6;
wire n804_7;
wire n805_6;
wire n805_7;
wire n806_6;
wire n806_7;
wire n807_6;
wire n807_7;
wire n808_6;
wire n808_7;
wire n809_6;
wire n809_7;
wire n810_6;
wire n810_7;
wire n839_28;
wire n840_28;
wire n841_28;
wire n842_28;
wire n1394_4;
wire n1395_4;
wire n1396_4;
wire n1397_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1401_4;
wire n1518_4;
wire n1519_4;
wire n1520_4;
wire n1521_4;
wire n1522_4;
wire n1523_4;
wire n1524_4;
wire n1525_4;
wire n1526_4;
wire n1527_4;
wire n1528_4;
wire n1529_4;
wire n1534_4;
wire n1535_4;
wire n1536_4;
wire n1537_4;
wire n1538_4;
wire n1539_4;
wire n1540_4;
wire n1541_4;
wire n1542_4;
wire n1543_4;
wire n1544_4;
wire n1545_4;
wire n1546_4;
wire n1547_4;
wire n1548_4;
wire n1549_4;
wire n1550_4;
wire n1551_4;
wire n1552_4;
wire n1553_4;
wire n1554_4;
wire n1555_4;
wire n1556_4;
wire n1557_4;
wire n1558_4;
wire n1559_4;
wire n1560_4;
wire n1561_4;
wire n1562_4;
wire n1563_4;
wire n1564_4;
wire n1565_4;
wire n1796_3;
wire n1838_5;
wire n1839_4;
wire n1840_4;
wire n1841_4;
wire n827_29;
wire n828_29;
wire n829_29;
wire n830_29;
wire n831_22;
wire n832_22;
wire n833_22;
wire n834_22;
wire n835_33;
wire n836_29;
wire n837_29;
wire n838_29;
wire n851_25;
wire n852_25;
wire n853_25;
wire n854_25;
wire n855_26;
wire n856_24;
wire n857_24;
wire n858_24;
wire n1506_29;
wire n1507_29;
wire n1508_29;
wire n1509_29;
wire n1510_27;
wire n1511_27;
wire n1512_27;
wire n1513_27;
wire ff_pattern7_7_5;
wire ff_next_vram6_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram2_7_6;
wire ff_next_vram1_7_8;
wire ff_next_vram1_3_8;
wire ff_next_vram3_3_8;
wire n728_10;
wire n729_10;
wire n730_10;
wire n731_10;
wire n732_10;
wire n733_10;
wire n734_10;
wire n735_10;
wire n736_10;
wire n737_10;
wire n738_10;
wire n739_10;
wire n740_10;
wire n741_10;
wire n742_10;
wire n743_10;
wire n744_10;
wire n1145_21;
wire n1147_20;
wire n1149_20;
wire n1151_20;
wire n1153_20;
wire n1155_19;
wire n1157_19;
wire n1159_19;
wire n1113_16;
wire n1115_16;
wire n1117_16;
wire n1119_16;
wire n1121_19;
wire n1123_19;
wire n1125_19;
wire n1127_19;
wire n1161_18;
wire n1163_18;
wire n1165_18;
wire n1167_18;
wire n1177_15;
wire n1179_15;
wire n1181_15;
wire n1183_15;
wire n1193_18;
wire n1195_18;
wire n1197_18;
wire n1199_18;
wire ff_next_vram4_7_7;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n1837_7;
wire n1835_7;
wire n1834_7;
wire n528_6;
wire n137_7;
wire n136_7;
wire n256_9;
wire ff_next_vram5_0_6;
wire n1191_21;
wire n1189_21;
wire n1187_21;
wire n1185_21;
wire n1502_27;
wire n1503_27;
wire n1504_27;
wire n1505_27;
wire n1510_29;
wire n1511_29;
wire n1512_29;
wire n1513_29;
wire w_screen_mode_3_4;
wire n1514_5;
wire n1514_6;
wire n1514_7;
wire n1515_5;
wire n1515_6;
wire n1516_5;
wire n1516_6;
wire n1517_5;
wire n1517_6;
wire n1518_6;
wire n1519_5;
wire n1520_5;
wire n1520_6;
wire n1520_8;
wire n1521_5;
wire n1521_6;
wire n1521_7;
wire n1522_6;
wire n1523_6;
wire n1524_6;
wire n1525_6;
wire n1526_5;
wire n1527_5;
wire n1528_5;
wire n1528_6;
wire n1528_7;
wire n1529_5;
wire n1529_6;
wire n1529_7;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1534_6;
wire n1535_5;
wire n1535_6;
wire n1536_5;
wire n1537_5;
wire n1538_5;
wire n1539_5;
wire n1540_5;
wire n1541_5;
wire n1542_5;
wire n1543_5;
wire n1544_5;
wire n1544_6;
wire n1544_7;
wire n1545_5;
wire n1545_6;
wire n1545_7;
wire n1546_5;
wire n1547_5;
wire n1548_5;
wire n1549_5;
wire n1550_5;
wire n1551_5;
wire n1552_5;
wire n1552_6;
wire n1552_7;
wire n1553_5;
wire n1553_6;
wire n1553_7;
wire n1554_5;
wire n1555_5;
wire n1556_5;
wire n1557_5;
wire n1558_5;
wire n1559_5;
wire n1560_5;
wire n1560_6;
wire n1560_7;
wire n1561_5;
wire n1561_6;
wire n1561_7;
wire n1562_5;
wire n1563_5;
wire n1564_5;
wire n1565_5;
wire n1566_5;
wire n1567_5;
wire n1568_5;
wire n1569_5;
wire n1796_6;
wire n1838_7;
wire n1839_5;
wire n1840_5;
wire n1840_6;
wire n1841_5;
wire n827_30;
wire n828_30;
wire n829_30;
wire n830_30;
wire n831_25;
wire n832_24;
wire n833_24;
wire n834_24;
wire n835_34;
wire n835_35;
wire n836_30;
wire n836_31;
wire n837_31;
wire n838_30;
wire n838_31;
wire n1506_30;
wire n1507_30;
wire n1508_30;
wire n1509_30;
wire ff_pos_x_5_9;
wire ff_next_vram0_7_7;
wire ff_next_vram6_3_9;
wire ff_screen_h_in_active_10;
wire ff_screen_h_in_active_11;
wire ff_next_vram2_7_7;
wire ff_next_vram3_7_11;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram1_7_12;
wire ff_next_vram1_3_9;
wire ff_next_vram3_3_9;
wire n728_11;
wire n728_12;
wire n728_13;
wire n729_11;
wire n729_12;
wire n729_13;
wire n729_14;
wire n730_11;
wire n730_12;
wire n730_13;
wire n731_11;
wire n731_12;
wire n731_13;
wire n732_11;
wire n732_12;
wire n732_13;
wire n733_11;
wire n733_12;
wire n733_13;
wire n734_11;
wire n734_12;
wire n734_13;
wire n734_14;
wire n735_11;
wire n735_12;
wire n735_13;
wire n736_12;
wire n736_13;
wire n736_14;
wire n737_11;
wire n737_12;
wire n737_13;
wire n738_11;
wire n738_12;
wire n738_13;
wire n739_11;
wire n739_12;
wire n739_13;
wire n740_11;
wire n740_12;
wire n741_11;
wire n741_12;
wire n742_11;
wire n742_12;
wire n742_13;
wire n743_12;
wire n743_13;
wire n744_12;
wire n744_14;
wire n1145_22;
wire n1147_21;
wire n1149_21;
wire n1151_21;
wire n1153_21;
wire n1113_17;
wire n1113_18;
wire n1115_17;
wire n1115_18;
wire n1117_17;
wire n1117_18;
wire n1119_17;
wire n1119_18;
wire n1121_20;
wire n1121_21;
wire n1121_22;
wire n1123_20;
wire n1123_21;
wire n1125_20;
wire n1125_21;
wire n1125_22;
wire n1127_20;
wire n1127_21;
wire n1177_16;
wire n1177_17;
wire n1177_18;
wire n1179_16;
wire n1181_16;
wire n1183_16;
wire ff_next_vram4_7_8;
wire ff_next_vram4_3_9;
wire n179_8;
wire n178_8;
wire n1837_8;
wire n528_7;
wire n528_8;
wire n138_9;
wire n256_10;
wire n256_11;
wire n1191_23;
wire n1189_22;
wire n1187_22;
wire n1185_22;
wire n1514_8;
wire n1514_9;
wire n1515_7;
wire n1516_7;
wire n1517_7;
wire n1518_8;
wire n1518_9;
wire n1519_7;
wire n1519_8;
wire n1520_9;
wire n1520_10;
wire n1521_8;
wire n1522_7;
wire n1523_7;
wire n1524_7;
wire n1525_7;
wire n1526_6;
wire n1526_7;
wire n1527_6;
wire n1527_7;
wire n1528_8;
wire n1528_9;
wire n1529_8;
wire n1530_6;
wire n1531_6;
wire n1532_6;
wire n1533_6;
wire n1534_7;
wire n1534_8;
wire n1538_6;
wire n1539_6;
wire n1540_6;
wire n1541_6;
wire n1542_6;
wire n1542_7;
wire n1543_6;
wire n1543_7;
wire n1544_8;
wire n1544_9;
wire n1545_8;
wire n1546_6;
wire n1547_6;
wire n1548_6;
wire n1549_6;
wire n1550_6;
wire n1550_7;
wire n1551_6;
wire n1551_7;
wire n1552_8;
wire n1552_9;
wire n1553_8;
wire n1554_6;
wire n1555_6;
wire n1556_6;
wire n1557_6;
wire n1558_6;
wire n1558_7;
wire n1559_6;
wire n1559_7;
wire n1560_8;
wire n1560_9;
wire n1561_8;
wire n1562_6;
wire n1563_6;
wire n1564_6;
wire n1565_6;
wire n1838_8;
wire n837_32;
wire n837_33;
wire n851_27;
wire n851_28;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_13;
wire ff_next_vram1_7_13;
wire ff_next_vram1_3_10;
wire n728_15;
wire n728_17;
wire n728_18;
wire n728_19;
wire n729_15;
wire n729_16;
wire n729_17;
wire n729_18;
wire n729_19;
wire n730_14;
wire n731_14;
wire n732_15;
wire n732_16;
wire n732_18;
wire n733_14;
wire n733_15;
wire n733_17;
wire n733_18;
wire n734_15;
wire n734_16;
wire n734_17;
wire n735_15;
wire n735_16;
wire n735_17;
wire n735_18;
wire n735_19;
wire n736_15;
wire n736_16;
wire n736_18;
wire n736_19;
wire n736_20;
wire n737_14;
wire n737_16;
wire n737_17;
wire n737_18;
wire n738_14;
wire n738_16;
wire n738_17;
wire n738_18;
wire n738_19;
wire n739_15;
wire n739_16;
wire n739_17;
wire n740_13;
wire n740_14;
wire n740_15;
wire n740_16;
wire n741_13;
wire n741_14;
wire n741_15;
wire n742_14;
wire n742_15;
wire n742_17;
wire n743_14;
wire n743_15;
wire n743_16;
wire n743_17;
wire n743_18;
wire n743_19;
wire n744_15;
wire n744_17;
wire n1113_19;
wire n1115_19;
wire n1117_19;
wire n1119_19;
wire n1121_23;
wire n1123_22;
wire n1123_23;
wire n1123_24;
wire n1125_23;
wire n1127_22;
wire n1837_10;
wire n528_10;
wire n528_11;
wire n256_12;
wire n1514_10;
wire n1515_8;
wire n1518_10;
wire n1526_8;
wire n1527_8;
wire n1530_7;
wire n1531_7;
wire n1542_8;
wire n1543_8;
wire n1558_8;
wire n1559_8;
wire n851_29;
wire ff_screen_h_in_active_14;
wire ff_screen_h_in_active_15;
wire n728_20;
wire n729_20;
wire n731_15;
wire n732_19;
wire n733_19;
wire n735_20;
wire n735_21;
wire n736_21;
wire n736_22;
wire n737_19;
wire n737_20;
wire n737_21;
wire n737_23;
wire n738_20;
wire n739_18;
wire n740_17;
wire n741_16;
wire n743_20;
wire n744_18;
wire n1518_11;
wire n732_20;
wire n737_24;
wire n732_22;
wire n739_20;
wire ff_next_vram3_7_13;
wire n737_26;
wire n732_24;
wire n737_28;
wire n728_22;
wire ff_next_vram3_7_15;
wire n851_31;
wire n742_19;
wire n744_20;
wire n743_22;
wire n736_24;
wire ff_next_vram1_7_15;
wire ff_next_vram4_3_11;
wire n738_22;
wire n1519_10;
wire n1518_13;
wire n1520_12;
wire n1518_15;
wire n744_22;
wire n735_23;
wire n728_24;
wire n528_13;
wire n1537_8;
wire n1536_8;
wire n1525_9;
wire n1524_9;
wire n1523_9;
wire n1522_9;
wire n1569_7;
wire n1568_7;
wire n1567_7;
wire n1566_7;
wire n1533_8;
wire n1532_8;
wire n1531_9;
wire n1530_9;
wire n1517_9;
wire n1516_9;
wire n1515_10;
wire n1514_12;
wire n1177_21;
wire ff_next_vram3_3_12;
wire n1191_25;
wire ff_next_vram0_7_9;
wire n1513_32;
wire n744_24;
wire n1837_12;
wire n834_26;
wire n833_26;
wire n832_26;
wire n831_27;
wire n831_29;
wire n1838_10;
wire n1836_9;
wire ff_next_vram6_7_9;
wire n182_10;
wire ff_pos_x_5_14;
wire n733_23;
wire n733_25;
wire n138_11;
wire n736_26;
wire n1207_19;
wire n1205_19;
wire n1203_19;
wire n1201_19;
wire n1175_19;
wire n1173_19;
wire n1171_19;
wire n1169_19;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n803_9;
wire n804_9;
wire n805_9;
wire n806_9;
wire n807_9;
wire n808_9;
wire n809_9;
wire n810_9;
wire n839_30;
wire n840_30;
wire n841_30;
wire n842_30;
wire n1502_25;
wire n1503_25;
wire n1504_25;
wire n1505_25;
wire n1510_25;
wire n1511_25;
wire n1512_25;
wire n1513_25;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [9:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n839_s28 (
    .F(n823_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n839_s28.INIT=8'hCA;
  LUT3 n840_s28 (
    .F(n824_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n840_s28.INIT=8'hCA;
  LUT3 n841_s28 (
    .F(n825_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n841_s28.INIT=8'hCA;
  LUT3 n842_s28 (
    .F(n826_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n842_s28.INIT=8'hCA;
  LUT3 n803_s6 (
    .F(n803_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n803_s6.INIT=8'hCA;
  LUT3 n803_s7 (
    .F(n803_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n803_s7.INIT=8'hCA;
  LUT3 n804_s6 (
    .F(n804_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n804_s6.INIT=8'hCA;
  LUT3 n804_s7 (
    .F(n804_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n804_s7.INIT=8'hCA;
  LUT3 n805_s6 (
    .F(n805_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s6.INIT=8'hCA;
  LUT3 n805_s7 (
    .F(n805_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s7.INIT=8'hCA;
  LUT3 n806_s6 (
    .F(n806_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s6.INIT=8'hCA;
  LUT3 n806_s7 (
    .F(n806_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s7.INIT=8'hCA;
  LUT3 n807_s6 (
    .F(n807_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s6.INIT=8'hCA;
  LUT3 n807_s7 (
    .F(n807_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s7.INIT=8'hCA;
  LUT3 n808_s6 (
    .F(n808_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s6.INIT=8'hCA;
  LUT3 n808_s7 (
    .F(n808_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s7.INIT=8'hCA;
  LUT3 n809_s6 (
    .F(n809_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s6.INIT=8'hCA;
  LUT3 n809_s7 (
    .F(n809_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s7.INIT=8'hCA;
  LUT3 n810_s6 (
    .F(n810_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s6.INIT=8'hCA;
  LUT3 n810_s7 (
    .F(n810_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s7.INIT=8'hCA;
  LUT3 n839_s27 (
    .F(n839_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n534_29) 
);
defparam n839_s27.INIT=8'hCA;
  LUT3 n840_s27 (
    .F(n840_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n534_29) 
);
defparam n840_s27.INIT=8'hCA;
  LUT3 n841_s27 (
    .F(n841_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n534_29) 
);
defparam n841_s27.INIT=8'hCA;
  LUT3 n842_s27 (
    .F(n842_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n534_29) 
);
defparam n842_s27.INIT=8'hCA;
  LUT3 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4) 
);
defparam w_screen_mode_3_s.INIT=8'hF4;
  LUT4 w_vram_interleave_s (
    .F(n534_29),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n533_s0 (
    .F(n533_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n533_s0.INIT=16'h0001;
  LUT3 n1502_s26 (
    .F(n1394_4),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1502_s26.INIT=8'hAC;
  LUT3 n1503_s25 (
    .F(n1395_4),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1503_s25.INIT=8'hAC;
  LUT3 n1504_s25 (
    .F(n1396_4),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1504_s25.INIT=8'hAC;
  LUT3 n1505_s25 (
    .F(n1397_4),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1505_s25.INIT=8'hAC;
  LUT3 n1510_s26 (
    .F(n1398_4),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1510_s26.INIT=8'hAC;
  LUT3 n1511_s26 (
    .F(n1399_4),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1511_s26.INIT=8'hAC;
  LUT3 n1512_s26 (
    .F(n1400_4),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1512_s26.INIT=8'hAC;
  LUT3 n1513_s27 (
    .F(n1401_4),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1513_s27.INIT=8'hAC;
  LUT4 n1518_s1 (
    .F(n1518_4),
    .I0(n1518_15),
    .I1(ff_pattern1[3]),
    .I2(n1518_6),
    .I3(n1518_13) 
);
defparam n1518_s1.INIT=16'hFFF8;
  LUT4 n1519_s1 (
    .F(n1519_4),
    .I0(n1518_15),
    .I1(ff_pattern1[2]),
    .I2(n1519_5),
    .I3(n1519_10) 
);
defparam n1519_s1.INIT=16'hFFF8;
  LUT4 n1520_s1 (
    .F(n1520_4),
    .I0(n1520_5),
    .I1(n1520_6),
    .I2(n1520_12),
    .I3(n1520_8) 
);
defparam n1520_s1.INIT=16'hE0FF;
  LUT4 n1521_s1 (
    .F(n1521_4),
    .I0(n1521_5),
    .I1(n1521_6),
    .I2(n1520_12),
    .I3(n1521_7) 
);
defparam n1521_s1.INIT=16'hE0FF;
  LUT4 n1522_s1 (
    .F(n1522_4),
    .I0(n1518_15),
    .I1(ff_pattern2[7]),
    .I2(n1522_9),
    .I3(n1522_6) 
);
defparam n1522_s1.INIT=16'hFFF8;
  LUT4 n1523_s1 (
    .F(n1523_4),
    .I0(n1518_15),
    .I1(ff_pattern2[6]),
    .I2(n1523_9),
    .I3(n1523_6) 
);
defparam n1523_s1.INIT=16'hFFF8;
  LUT4 n1524_s1 (
    .F(n1524_4),
    .I0(n1518_15),
    .I1(ff_pattern2[5]),
    .I2(n1524_9),
    .I3(n1524_6) 
);
defparam n1524_s1.INIT=16'hFFF8;
  LUT4 n1525_s1 (
    .F(n1525_4),
    .I0(n1518_15),
    .I1(ff_pattern2[4]),
    .I2(n1525_9),
    .I3(n1525_6) 
);
defparam n1525_s1.INIT=16'hFFF8;
  LUT4 n1526_s1 (
    .F(n1526_4),
    .I0(n1518_15),
    .I1(ff_pattern2[3]),
    .I2(n1518_13),
    .I3(n1526_5) 
);
defparam n1526_s1.INIT=16'hFFF8;
  LUT4 n1527_s1 (
    .F(n1527_4),
    .I0(n1518_15),
    .I1(ff_pattern2[2]),
    .I2(n1519_10),
    .I3(n1527_5) 
);
defparam n1527_s1.INIT=16'hFFF8;
  LUT4 n1528_s1 (
    .F(n1528_4),
    .I0(n1528_5),
    .I1(n1528_6),
    .I2(n1520_12),
    .I3(n1528_7) 
);
defparam n1528_s1.INIT=16'hE0FF;
  LUT4 n1529_s1 (
    .F(n1529_4),
    .I0(n1529_5),
    .I1(n1529_6),
    .I2(n1520_12),
    .I3(n1529_7) 
);
defparam n1529_s1.INIT=16'hE0FF;
  LUT3 n1534_s1 (
    .F(n1534_4),
    .I0(n1520_12),
    .I1(n1534_5),
    .I2(n1534_6) 
);
defparam n1534_s1.INIT=8'h2F;
  LUT3 n1535_s1 (
    .F(n1535_4),
    .I0(n1520_12),
    .I1(n1535_5),
    .I2(n1535_6) 
);
defparam n1535_s1.INIT=8'h2F;
  LUT3 n1536_s1 (
    .F(n1536_4),
    .I0(n1536_5),
    .I1(n1536_8),
    .I2(n1520_12) 
);
defparam n1536_s1.INIT=8'h53;
  LUT3 n1537_s1 (
    .F(n1537_4),
    .I0(n1537_5),
    .I1(n1537_8),
    .I2(n1520_12) 
);
defparam n1537_s1.INIT=8'h53;
  LUT4 n1538_s1 (
    .F(n1538_4),
    .I0(n1518_15),
    .I1(ff_pattern4[7]),
    .I2(n1522_9),
    .I3(n1538_5) 
);
defparam n1538_s1.INIT=16'hFFF8;
  LUT4 n1539_s1 (
    .F(n1539_4),
    .I0(n1518_15),
    .I1(ff_pattern4[6]),
    .I2(n1523_9),
    .I3(n1539_5) 
);
defparam n1539_s1.INIT=16'hFFF8;
  LUT4 n1540_s1 (
    .F(n1540_4),
    .I0(n1518_15),
    .I1(ff_pattern4[5]),
    .I2(n1524_9),
    .I3(n1540_5) 
);
defparam n1540_s1.INIT=16'hFFF8;
  LUT4 n1541_s1 (
    .F(n1541_4),
    .I0(n1518_15),
    .I1(ff_pattern4[4]),
    .I2(n1525_9),
    .I3(n1541_5) 
);
defparam n1541_s1.INIT=16'hFFF8;
  LUT4 n1542_s1 (
    .F(n1542_4),
    .I0(n1518_15),
    .I1(ff_pattern4[3]),
    .I2(n1518_13),
    .I3(n1542_5) 
);
defparam n1542_s1.INIT=16'hFFF8;
  LUT4 n1543_s1 (
    .F(n1543_4),
    .I0(n1518_15),
    .I1(ff_pattern4[2]),
    .I2(n1519_10),
    .I3(n1543_5) 
);
defparam n1543_s1.INIT=16'hFFF8;
  LUT4 n1544_s1 (
    .F(n1544_4),
    .I0(n1544_5),
    .I1(n1544_6),
    .I2(n1520_12),
    .I3(n1544_7) 
);
defparam n1544_s1.INIT=16'hE0FF;
  LUT4 n1545_s1 (
    .F(n1545_4),
    .I0(n1545_5),
    .I1(n1545_6),
    .I2(n1520_12),
    .I3(n1545_7) 
);
defparam n1545_s1.INIT=16'hE0FF;
  LUT4 n1546_s1 (
    .F(n1546_4),
    .I0(n1518_15),
    .I1(ff_pattern5[7]),
    .I2(n1522_9),
    .I3(n1546_5) 
);
defparam n1546_s1.INIT=16'hFFF8;
  LUT4 n1547_s1 (
    .F(n1547_4),
    .I0(n1518_15),
    .I1(ff_pattern5[6]),
    .I2(n1523_9),
    .I3(n1547_5) 
);
defparam n1547_s1.INIT=16'hFFF8;
  LUT4 n1548_s1 (
    .F(n1548_4),
    .I0(n1518_15),
    .I1(ff_pattern5[5]),
    .I2(n1524_9),
    .I3(n1548_5) 
);
defparam n1548_s1.INIT=16'hFFF8;
  LUT4 n1549_s1 (
    .F(n1549_4),
    .I0(n1518_15),
    .I1(ff_pattern5[4]),
    .I2(n1525_9),
    .I3(n1549_5) 
);
defparam n1549_s1.INIT=16'hFFF8;
  LUT4 n1550_s1 (
    .F(n1550_4),
    .I0(n1518_15),
    .I1(ff_pattern5[3]),
    .I2(n1518_13),
    .I3(n1550_5) 
);
defparam n1550_s1.INIT=16'hFFF8;
  LUT4 n1551_s1 (
    .F(n1551_4),
    .I0(n1518_15),
    .I1(ff_pattern5[2]),
    .I2(n1519_10),
    .I3(n1551_5) 
);
defparam n1551_s1.INIT=16'hFFF8;
  LUT4 n1552_s1 (
    .F(n1552_4),
    .I0(n1552_5),
    .I1(n1552_6),
    .I2(n1520_12),
    .I3(n1552_7) 
);
defparam n1552_s1.INIT=16'hE0FF;
  LUT4 n1553_s1 (
    .F(n1553_4),
    .I0(n1553_5),
    .I1(n1553_6),
    .I2(n1520_12),
    .I3(n1553_7) 
);
defparam n1553_s1.INIT=16'hE0FF;
  LUT4 n1554_s1 (
    .F(n1554_4),
    .I0(n1518_15),
    .I1(ff_pattern6[7]),
    .I2(n1522_9),
    .I3(n1554_5) 
);
defparam n1554_s1.INIT=16'hFFF8;
  LUT4 n1555_s1 (
    .F(n1555_4),
    .I0(n1518_15),
    .I1(ff_pattern6[6]),
    .I2(n1523_9),
    .I3(n1555_5) 
);
defparam n1555_s1.INIT=16'hFFF8;
  LUT4 n1556_s1 (
    .F(n1556_4),
    .I0(n1518_15),
    .I1(ff_pattern6[5]),
    .I2(n1524_9),
    .I3(n1556_5) 
);
defparam n1556_s1.INIT=16'hFFF8;
  LUT4 n1557_s1 (
    .F(n1557_4),
    .I0(n1518_15),
    .I1(ff_pattern6[4]),
    .I2(n1525_9),
    .I3(n1557_5) 
);
defparam n1557_s1.INIT=16'hFFF8;
  LUT4 n1558_s1 (
    .F(n1558_4),
    .I0(n1518_15),
    .I1(ff_pattern6[3]),
    .I2(n1518_13),
    .I3(n1558_5) 
);
defparam n1558_s1.INIT=16'hFFF8;
  LUT4 n1559_s1 (
    .F(n1559_4),
    .I0(n1518_15),
    .I1(ff_pattern6[2]),
    .I2(n1519_10),
    .I3(n1559_5) 
);
defparam n1559_s1.INIT=16'hFFF8;
  LUT4 n1560_s1 (
    .F(n1560_4),
    .I0(n1560_5),
    .I1(n1560_6),
    .I2(n1520_12),
    .I3(n1560_7) 
);
defparam n1560_s1.INIT=16'hE0FF;
  LUT4 n1561_s1 (
    .F(n1561_4),
    .I0(n1561_5),
    .I1(n1561_6),
    .I2(n1520_12),
    .I3(n1561_7) 
);
defparam n1561_s1.INIT=16'hE0FF;
  LUT4 n1562_s1 (
    .F(n1562_4),
    .I0(n1518_15),
    .I1(ff_pattern7[7]),
    .I2(n1522_9),
    .I3(n1562_5) 
);
defparam n1562_s1.INIT=16'hFFF8;
  LUT4 n1563_s1 (
    .F(n1563_4),
    .I0(n1518_15),
    .I1(ff_pattern7[6]),
    .I2(n1523_9),
    .I3(n1563_5) 
);
defparam n1563_s1.INIT=16'hFFF8;
  LUT4 n1564_s1 (
    .F(n1564_4),
    .I0(n1518_15),
    .I1(ff_pattern7[5]),
    .I2(n1524_9),
    .I3(n1564_5) 
);
defparam n1564_s1.INIT=16'hFFF8;
  LUT4 n1565_s1 (
    .F(n1565_4),
    .I0(n1518_15),
    .I1(ff_pattern7[4]),
    .I2(n1525_9),
    .I3(n1565_5) 
);
defparam n1565_s1.INIT=16'hFFF8;
  LUT4 n1796_s0 (
    .F(n1796_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1796_4),
    .I2(n1796_5),
    .I3(n1796_6) 
);
defparam n1796_s0.INIT=16'hFE00;
  LUT4 n1838_s2 (
    .F(n1838_5),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(n1838_10),
    .I3(n1838_7) 
);
defparam n1838_s2.INIT=16'hA0CF;
  LUT4 n1839_s1 (
    .F(n1839_4),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(n1838_10),
    .I3(n1839_5) 
);
defparam n1839_s1.INIT=16'hA0CF;
  LUT4 n1840_s1 (
    .F(n1840_4),
    .I0(n1796_4),
    .I1(n1796_5),
    .I2(n1840_5),
    .I3(n1840_6) 
);
defparam n1840_s1.INIT=16'hFFE0;
  LUT4 n1841_s1 (
    .F(n1841_4),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(n1838_10),
    .I3(n1841_5) 
);
defparam n1841_s1.INIT=16'hA0CF;
  LUT4 n827_s21 (
    .F(n827_29),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n1796_4),
    .I3(n827_30) 
);
defparam n827_s21.INIT=16'h80FF;
  LUT4 n828_s21 (
    .F(n828_29),
    .I0(w_screen_mode_vram_address[1]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(n1796_4),
    .I3(n828_30) 
);
defparam n828_s21.INIT=16'h80FF;
  LUT4 n829_s21 (
    .F(n829_29),
    .I0(w_screen_mode_vram_address[1]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(n1796_4),
    .I3(n829_30) 
);
defparam n829_s21.INIT=16'h80FF;
  LUT4 n830_s21 (
    .F(n830_29),
    .I0(w_screen_mode_vram_address[1]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(n1796_4),
    .I3(n830_30) 
);
defparam n830_s21.INIT=16'h80FF;
  LUT4 n831_s18 (
    .F(n831_22),
    .I0(n831_29),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(n831_27),
    .I3(n831_25) 
);
defparam n831_s18.INIT=16'h0E00;
  LUT4 n832_s18 (
    .F(n832_22),
    .I0(n831_29),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(n832_26),
    .I3(n832_24) 
);
defparam n832_s18.INIT=16'h0E00;
  LUT4 n833_s18 (
    .F(n833_22),
    .I0(n831_29),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(n833_26),
    .I3(n833_24) 
);
defparam n833_s18.INIT=16'h0E00;
  LUT4 n834_s18 (
    .F(n834_22),
    .I0(n831_29),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(n834_26),
    .I3(n834_24) 
);
defparam n834_s18.INIT=16'h0E00;
  LUT3 n835_s27 (
    .F(n835_33),
    .I0(w_screen_mode[3]),
    .I1(n835_34),
    .I2(n835_35) 
);
defparam n835_s27.INIT=8'h2F;
  LUT3 n836_s23 (
    .F(n836_29),
    .I0(w_screen_mode[3]),
    .I1(n836_30),
    .I2(n836_31) 
);
defparam n836_s23.INIT=8'h2F;
  LUT3 n837_s23 (
    .F(n837_29),
    .I0(n837_30),
    .I1(ff_next_vram4[5]),
    .I2(n837_31) 
);
defparam n837_s23.INIT=8'h8F;
  LUT3 n838_s23 (
    .F(n838_29),
    .I0(w_screen_mode[3]),
    .I1(n838_30),
    .I2(n838_31) 
);
defparam n838_s23.INIT=8'h2F;
  LUT4 n851_s19 (
    .F(n851_25),
    .I0(ff_next_vram6[7]),
    .I1(n851_31),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n534_29) 
);
defparam n851_s19.INIT=16'hF888;
  LUT4 n852_s19 (
    .F(n852_25),
    .I0(ff_next_vram6[6]),
    .I1(n851_31),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n534_29) 
);
defparam n852_s19.INIT=16'hF888;
  LUT4 n853_s19 (
    .F(n853_25),
    .I0(ff_next_vram6[5]),
    .I1(n851_31),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n534_29) 
);
defparam n853_s19.INIT=16'hF888;
  LUT4 n854_s19 (
    .F(n854_25),
    .I0(ff_next_vram6[4]),
    .I1(n851_31),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n534_29) 
);
defparam n854_s19.INIT=16'hF888;
  LUT3 n855_s22 (
    .F(n855_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n534_29) 
);
defparam n855_s22.INIT=8'hAC;
  LUT3 n856_s20 (
    .F(n856_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n534_29) 
);
defparam n856_s20.INIT=8'hAC;
  LUT3 n857_s20 (
    .F(n857_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n534_29) 
);
defparam n857_s20.INIT=8'hAC;
  LUT3 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n534_29) 
);
defparam n858_s20.INIT=8'hAC;
  LUT3 n1506_s21 (
    .F(n1506_29),
    .I0(n1514_5),
    .I1(n1506_30),
    .I2(n1520_12) 
);
defparam n1506_s21.INIT=8'h35;
  LUT3 n1507_s21 (
    .F(n1507_29),
    .I0(n1515_5),
    .I1(n1507_30),
    .I2(n1520_12) 
);
defparam n1507_s21.INIT=8'h35;
  LUT3 n1508_s21 (
    .F(n1508_29),
    .I0(n1516_5),
    .I1(n1508_30),
    .I2(n1520_12) 
);
defparam n1508_s21.INIT=8'h35;
  LUT3 n1509_s21 (
    .F(n1509_29),
    .I0(n1517_5),
    .I1(n1509_30),
    .I2(n1520_12) 
);
defparam n1509_s21.INIT=8'h35;
  LUT4 n1510_s23 (
    .F(n1510_27),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1510_25),
    .I3(n1520_12) 
);
defparam n1510_s23.INIT=16'hF044;
  LUT4 n1511_s23 (
    .F(n1511_27),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1511_25),
    .I3(n1520_12) 
);
defparam n1511_s23.INIT=16'hF044;
  LUT3 n1512_s23 (
    .F(n1512_27),
    .I0(n1512_25),
    .I1(reg_backdrop_color[1]),
    .I2(n1520_12) 
);
defparam n1512_s23.INIT=8'hAC;
  LUT3 n1513_s23 (
    .F(n1513_27),
    .I0(n1513_25),
    .I1(reg_backdrop_color[0]),
    .I2(n1520_12) 
);
defparam n1513_s23.INIT=8'hAC;
  LUT4 ff_pattern0_7_s2 (
    .F(ff_pattern7_7_5),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_pattern0_7_s2.INIT=16'h4000;
  LUT2 ff_next_vram6_3_s4 (
    .F(ff_next_vram6_3_8),
    .I0(ff_next_vram6_3_9),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram6_3_s4.INIT=4'h8;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_screen_h_in_active_11),
    .I2(ff_screen_h_in_active_17),
    .I3(n256_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'hCAFF;
  LUT3 ff_next_vram2_7_s2 (
    .F(ff_next_vram2_7_6),
    .I0(ff_next_vram2_7_7),
    .I1(ff_next_vram0_7_7),
    .I2(n440_8) 
);
defparam ff_next_vram2_7_s2.INIT=8'hE0;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram1_7_9),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram1_7_15),
    .I3(ff_next_vram1_7_12) 
);
defparam ff_next_vram1_7_s4.INIT=16'hF400;
  LUT4 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_8),
    .I0(ff_next_vram1_7_10),
    .I1(ff_next_vram1_3_9),
    .I2(ff_next_vram1_7_9),
    .I3(ff_next_vram1_7_12) 
);
defparam ff_next_vram1_3_s4.INIT=16'h3800;
  LUT3 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram3_7_15) 
);
defparam ff_next_vram3_3_s4.INIT=8'h40;
  LUT4 n728_s6 (
    .F(n728_10),
    .I0(n728_11),
    .I1(n728_12),
    .I2(reg_pattern_generator_table_base[16]),
    .I3(n728_13) 
);
defparam n728_s6.INIT=16'h10FF;
  LUT4 n729_s6 (
    .F(n729_10),
    .I0(n729_11),
    .I1(n729_12),
    .I2(n729_13),
    .I3(n729_14) 
);
defparam n729_s6.INIT=16'hF2FF;
  LUT4 n730_s6 (
    .F(n730_10),
    .I0(reg_pattern_name_table_base[14]),
    .I1(n730_11),
    .I2(n730_12),
    .I3(n730_13) 
);
defparam n730_s6.INIT=16'hF8FF;
  LUT3 n731_s6 (
    .F(n731_10),
    .I0(n731_11),
    .I1(n731_12),
    .I2(n731_13) 
);
defparam n731_s6.INIT=8'hEF;
  LUT4 n732_s6 (
    .F(n732_10),
    .I0(reg_pattern_generator_table_base[12]),
    .I1(n732_11),
    .I2(n732_12),
    .I3(n732_13) 
);
defparam n732_s6.INIT=16'hFFF2;
  LUT4 n733_s6 (
    .F(n733_10),
    .I0(reg_color_table_base[11]),
    .I1(n733_11),
    .I2(n733_12),
    .I3(n733_13) 
);
defparam n733_s6.INIT=16'hF8FF;
  LUT4 n734_s6 (
    .F(n734_10),
    .I0(n734_11),
    .I1(n734_12),
    .I2(n734_13),
    .I3(n734_14) 
);
defparam n734_s6.INIT=16'hFEFF;
  LUT3 n735_s6 (
    .F(n735_10),
    .I0(n735_11),
    .I1(n735_12),
    .I2(n735_13) 
);
defparam n735_s6.INIT=8'hBF;
  LUT4 n736_s6 (
    .F(n736_10),
    .I0(n736_24),
    .I1(n736_12),
    .I2(n736_13),
    .I3(n736_14) 
);
defparam n736_s6.INIT=16'hFEFF;
  LUT4 n737_s6 (
    .F(n737_10),
    .I0(ff_next_vram0[4]),
    .I1(n737_11),
    .I2(n737_12),
    .I3(n737_13) 
);
defparam n737_s6.INIT=16'hF2FF;
  LUT3 n738_s6 (
    .F(n738_10),
    .I0(n738_11),
    .I1(n738_12),
    .I2(n738_13) 
);
defparam n738_s6.INIT=8'hBF;
  LUT4 n739_s6 (
    .F(n739_10),
    .I0(n739_11),
    .I1(ff_next_vram0[2]),
    .I2(n739_12),
    .I3(n739_13) 
);
defparam n739_s6.INIT=16'hF8FF;
  LUT4 n740_s6 (
    .F(n740_10),
    .I0(n739_11),
    .I1(ff_next_vram0[1]),
    .I2(n740_11),
    .I3(n740_12) 
);
defparam n740_s6.INIT=16'hF8FF;
  LUT4 n741_s6 (
    .F(n741_10),
    .I0(n739_11),
    .I1(ff_next_vram0[0]),
    .I2(n741_11),
    .I3(n741_12) 
);
defparam n741_s6.INIT=16'hF8FF;
  LUT4 n742_s6 (
    .F(n742_10),
    .I0(n742_11),
    .I1(ff_next_vram2_7_7),
    .I2(n742_12),
    .I3(n742_13) 
);
defparam n742_s6.INIT=16'h4FFF;
  LUT3 n743_s6 (
    .F(n743_10),
    .I0(n743_22),
    .I1(n743_12),
    .I2(n743_13) 
);
defparam n743_s6.INIT=8'hFE;
  LUT4 n744_s6 (
    .F(n744_10),
    .I0(n744_22),
    .I1(n744_12),
    .I2(n744_20),
    .I3(n744_14) 
);
defparam n744_s6.INIT=16'hFEFF;
  LUT3 n1145_s17 (
    .F(n1145_21),
    .I0(ff_next_vram1[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1145_22) 
);
defparam n1145_s17.INIT=8'h8F;
  LUT3 n1147_s16 (
    .F(n1147_20),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1147_21) 
);
defparam n1147_s16.INIT=8'h8F;
  LUT3 n1149_s16 (
    .F(n1149_20),
    .I0(ff_next_vram1[5]),
    .I1(ff_next_vram3_3_9),
    .I2(n1149_21) 
);
defparam n1149_s16.INIT=8'h8F;
  LUT3 n1151_s16 (
    .F(n1151_20),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1151_21) 
);
defparam n1151_s16.INIT=8'h8F;
  LUT4 n1153_s16 (
    .F(n1153_20),
    .I0(ff_next_vram1_7_15),
    .I1(n807_9),
    .I2(n1153_21),
    .I3(w_screen_mode_vram_rdata[3]) 
);
defparam n1153_s16.INIT=16'h8F88;
  LUT4 n1155_s15 (
    .F(n1155_19),
    .I0(ff_next_vram1_7_15),
    .I1(n808_9),
    .I2(n1153_21),
    .I3(w_screen_mode_vram_rdata[2]) 
);
defparam n1155_s15.INIT=16'h8F88;
  LUT4 n1157_s15 (
    .F(n1157_19),
    .I0(ff_next_vram1_7_15),
    .I1(n809_9),
    .I2(n1153_21),
    .I3(w_screen_mode_vram_rdata[1]) 
);
defparam n1157_s15.INIT=16'h8F88;
  LUT4 n1159_s15 (
    .F(n1159_19),
    .I0(ff_next_vram1_7_15),
    .I1(n810_9),
    .I2(n1153_21),
    .I3(w_screen_mode_vram_rdata[0]) 
);
defparam n1159_s15.INIT=16'h8F88;
  LUT3 n1113_s11 (
    .F(n1113_16),
    .I0(n1113_17),
    .I1(ff_next_vram0_7_7),
    .I2(n1113_18) 
);
defparam n1113_s11.INIT=8'hF4;
  LUT3 n1115_s11 (
    .F(n1115_16),
    .I0(n1115_17),
    .I1(ff_next_vram0_7_7),
    .I2(n1115_18) 
);
defparam n1115_s11.INIT=8'hF4;
  LUT3 n1117_s11 (
    .F(n1117_16),
    .I0(n1117_17),
    .I1(ff_next_vram0_7_7),
    .I2(n1117_18) 
);
defparam n1117_s11.INIT=8'hF4;
  LUT3 n1119_s11 (
    .F(n1119_16),
    .I0(n1119_17),
    .I1(ff_next_vram0_7_7),
    .I2(n1119_18) 
);
defparam n1119_s11.INIT=8'hF4;
  LUT4 n1121_s14 (
    .F(n1121_19),
    .I0(n1121_20),
    .I1(n1121_21),
    .I2(ff_next_vram0_7_7),
    .I3(n1121_22) 
);
defparam n1121_s14.INIT=16'hFFB0;
  LUT3 n1123_s14 (
    .F(n1123_19),
    .I0(n1123_20),
    .I1(ff_next_vram2_7_7),
    .I2(n1123_21) 
);
defparam n1123_s14.INIT=8'h4F;
  LUT4 n1125_s14 (
    .F(n1125_19),
    .I0(n1125_20),
    .I1(n1125_21),
    .I2(ff_next_vram0_7_7),
    .I3(n1125_22) 
);
defparam n1125_s14.INIT=16'hFFB0;
  LUT3 n1127_s14 (
    .F(n1127_19),
    .I0(n1127_20),
    .I1(ff_next_vram2_7_7),
    .I2(n1127_21) 
);
defparam n1127_s14.INIT=8'h4F;
  LUT4 n1161_s13 (
    .F(n1161_18),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram3[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(n744_22) 
);
defparam n1161_s13.INIT=16'hF888;
  LUT4 n1163_s13 (
    .F(n1163_18),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram3[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(n744_22) 
);
defparam n1163_s13.INIT=16'hF888;
  LUT4 n1165_s13 (
    .F(n1165_18),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram3[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(n744_22) 
);
defparam n1165_s13.INIT=16'hF888;
  LUT4 n1167_s13 (
    .F(n1167_18),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram3[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(n744_22) 
);
defparam n1167_s13.INIT=16'hF888;
  LUT4 n1177_s10 (
    .F(n1177_15),
    .I0(n1177_16),
    .I1(ff_next_vram5[7]),
    .I2(n1177_17),
    .I3(n1177_18) 
);
defparam n1177_s10.INIT=16'h4F44;
  LUT4 n1179_s10 (
    .F(n1179_15),
    .I0(n1177_16),
    .I1(ff_next_vram5[6]),
    .I2(n1179_16),
    .I3(n1177_18) 
);
defparam n1179_s10.INIT=16'h4F44;
  LUT4 n1181_s10 (
    .F(n1181_15),
    .I0(n1177_16),
    .I1(ff_next_vram5[5]),
    .I2(n1181_16),
    .I3(n1177_18) 
);
defparam n1181_s10.INIT=16'h4F44;
  LUT4 n1183_s10 (
    .F(n1183_15),
    .I0(n1177_16),
    .I1(ff_next_vram5[4]),
    .I2(n1183_16),
    .I3(n1177_18) 
);
defparam n1183_s10.INIT=16'h4F44;
  LUT4 n1193_s13 (
    .F(n1193_18),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram7[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n744_22) 
);
defparam n1193_s13.INIT=16'hF888;
  LUT4 n1195_s13 (
    .F(n1195_18),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram7[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n744_22) 
);
defparam n1195_s13.INIT=16'hF888;
  LUT4 n1197_s13 (
    .F(n1197_18),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram7[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n744_22) 
);
defparam n1197_s13.INIT=16'hF888;
  LUT4 n1199_s13 (
    .F(n1199_18),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram7[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n744_22) 
);
defparam n1199_s13.INIT=16'hF888;
  LUT4 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(ff_next_vram4_7_8),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram4_7_s3.INIT=16'hD700;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s2.INIT=8'h14;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(ff_screen_h_in_active_10),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT3 n179_s2 (
    .F(n179_7),
    .I0(ff_screen_h_in_active_10),
    .I1(n179_8),
    .I2(ff_pos_x[3]) 
);
defparam n179_s2.INIT=8'h14;
  LUT3 n178_s2 (
    .F(n178_7),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x[4]),
    .I2(n178_8) 
);
defparam n178_s2.INIT=8'h14;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_8),
    .I2(ff_screen_h_in_active_10),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n1837_s2 (
    .F(n1837_7),
    .I0(ff_pattern0[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1837_8),
    .I3(n1837_12) 
);
defparam n1837_s2.INIT=16'hAC00;
  LUT4 n1835_s2 (
    .F(n1835_7),
    .I0(ff_pattern0[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1837_8),
    .I3(n1837_12) 
);
defparam n1835_s2.INIT=16'hAC00;
  LUT4 n1834_s2 (
    .F(n1834_7),
    .I0(ff_pattern0[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1837_8),
    .I3(n1837_12) 
);
defparam n1834_s2.INIT=16'hAC00;
  LUT4 n528_s1 (
    .F(n528_6),
    .I0(n528_7),
    .I1(n528_8),
    .I2(ff_phase[2]),
    .I3(n528_13) 
);
defparam n528_s1.INIT=16'h0E00;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(n138_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam n137_s2.INIT=8'h28;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9),
    .I3(ff_phase[2]) 
);
defparam n136_s2.INIT=16'h7080;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(w_screen_pos_x_Z[12]),
    .I2(ff_screen_h_in_active_17),
    .I3(n256_11) 
);
defparam n256_s4.INIT=16'hBDFF;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_0_6),
    .I0(ff_next_vram0_7_7),
    .I1(w_address_s_16_5),
    .I2(ff_next_vram3_7_15) 
);
defparam ff_next_vram5_3_s3.INIT=8'hD0;
  LUT4 n1191_s14 (
    .F(n1191_21),
    .I0(n1191_25),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n1191_23),
    .I3(n1177_18) 
);
defparam n1191_s14.INIT=16'h4F44;
  LUT4 n1189_s14 (
    .F(n1189_21),
    .I0(n1191_25),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n1189_22),
    .I3(n1177_18) 
);
defparam n1189_s14.INIT=16'h4F44;
  LUT4 n1187_s14 (
    .F(n1187_21),
    .I0(n1191_25),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n1187_22),
    .I3(n1177_18) 
);
defparam n1187_s14.INIT=16'h4F44;
  LUT4 n1185_s14 (
    .F(n1185_21),
    .I0(n1191_25),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n1185_22),
    .I3(n1177_18) 
);
defparam n1185_s14.INIT=16'h4F44;
  LUT3 n1502_s25 (
    .F(n1502_27),
    .I0(ff_next_vram6[3]),
    .I1(ff_next_vram2[3]),
    .I2(w_screen_mode[3]) 
);
defparam n1502_s25.INIT=8'hCA;
  LUT3 n1503_s24 (
    .F(n1503_27),
    .I0(ff_next_vram6[2]),
    .I1(ff_next_vram2[2]),
    .I2(w_screen_mode[3]) 
);
defparam n1503_s24.INIT=8'hCA;
  LUT3 n1504_s24 (
    .F(n1504_27),
    .I0(ff_next_vram6[1]),
    .I1(ff_next_vram2[1]),
    .I2(w_screen_mode[3]) 
);
defparam n1504_s24.INIT=8'hCA;
  LUT3 n1505_s24 (
    .F(n1505_27),
    .I0(ff_next_vram6[0]),
    .I1(ff_next_vram2[0]),
    .I2(w_screen_mode[3]) 
);
defparam n1505_s24.INIT=8'hCA;
  LUT3 n1510_s25 (
    .F(n1510_29),
    .I0(ff_next_vram7[3]),
    .I1(ff_next_vram2[3]),
    .I2(w_screen_mode[3]) 
);
defparam n1510_s25.INIT=8'hCA;
  LUT3 n1511_s25 (
    .F(n1511_29),
    .I0(ff_next_vram7[2]),
    .I1(ff_next_vram2[2]),
    .I2(w_screen_mode[3]) 
);
defparam n1511_s25.INIT=8'hCA;
  LUT3 n1512_s25 (
    .F(n1512_29),
    .I0(ff_next_vram7[1]),
    .I1(ff_next_vram2[1]),
    .I2(w_screen_mode[3]) 
);
defparam n1512_s25.INIT=8'hCA;
  LUT3 n1513_s26 (
    .F(n1513_29),
    .I0(ff_next_vram7[0]),
    .I1(ff_next_vram2[0]),
    .I2(w_screen_mode[3]) 
);
defparam n1513_s26.INIT=8'hCA;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[0]) 
);
defparam w_screen_mode_3_s0.INIT=16'h1000;
  LUT4 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s1.INIT=16'h0100;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(n1796_4),
    .I1(reg_backdrop_color[3]),
    .I2(reg_backdrop_color[7]),
    .I3(n240_4) 
);
defparam n1514_s2.INIT=16'h0777;
  LUT3 n1514_s3 (
    .F(n1514_6),
    .I0(ff_pattern1[7]),
    .I1(n1514_8),
    .I2(n1514_9) 
);
defparam n1514_s3.INIT=8'h3A;
  LUT2 n1514_s4 (
    .F(n1514_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1514_s4.INIT=4'h8;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(n1796_4),
    .I1(reg_backdrop_color[2]),
    .I2(reg_backdrop_color[6]),
    .I3(n240_4) 
);
defparam n1515_s2.INIT=16'h0777;
  LUT3 n1515_s3 (
    .F(n1515_6),
    .I0(ff_pattern1[6]),
    .I1(n1515_7),
    .I2(n1514_9) 
);
defparam n1515_s3.INIT=8'h3A;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1796_4),
    .I1(reg_backdrop_color[1]),
    .I2(reg_backdrop_color[5]),
    .I3(n240_4) 
);
defparam n1516_s2.INIT=16'h0777;
  LUT3 n1516_s3 (
    .F(n1516_6),
    .I0(ff_pattern1[5]),
    .I1(n1516_7),
    .I2(n1514_9) 
);
defparam n1516_s3.INIT=8'h3A;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1796_4),
    .I1(reg_backdrop_color[0]),
    .I2(reg_backdrop_color[4]),
    .I3(n240_4) 
);
defparam n1517_s2.INIT=16'h0777;
  LUT3 n1517_s3 (
    .F(n1517_6),
    .I0(ff_pattern1[4]),
    .I1(n1517_7),
    .I2(n1514_9) 
);
defparam n1517_s3.INIT=8'h3A;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(n1518_8),
    .I1(n1518_9),
    .I2(w_screen_mode[3]),
    .I3(n1520_12) 
);
defparam n1518_s3.INIT=16'h5C00;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_7),
    .I1(n1519_8),
    .I2(w_screen_mode[3]),
    .I3(n1520_12) 
);
defparam n1519_s2.INIT=16'h5C00;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_9),
    .I1(ff_next_vram0[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1520_s2.INIT=16'h0C05;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1520_10),
    .I3(w_screen_mode[3]) 
);
defparam n1520_s3.INIT=16'hCA00;
  LUT4 n1520_s5 (
    .F(n1520_8),
    .I0(ff_pattern1[1]),
    .I1(n1518_15),
    .I2(n1514_7),
    .I3(reg_backdrop_color[1]) 
);
defparam n1520_s5.INIT=16'h7077;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_8),
    .I1(ff_next_vram0[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1521_s2.INIT=16'h0C05;
  LUT4 n1521_s3 (
    .F(n1521_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1520_10),
    .I3(w_screen_mode[3]) 
);
defparam n1521_s3.INIT=16'hCA00;
  LUT4 n1521_s4 (
    .F(n1521_7),
    .I0(ff_pattern1[0]),
    .I1(n1518_15),
    .I2(n1514_7),
    .I3(reg_backdrop_color[0]) 
);
defparam n1521_s4.INIT=16'h7077;
  LUT4 n1522_s3 (
    .F(n1522_6),
    .I0(ff_next_vram1[7]),
    .I1(ff_next_vram6_3_9),
    .I2(n1522_7),
    .I3(n1520_12) 
);
defparam n1522_s3.INIT=16'hF800;
  LUT4 n1523_s3 (
    .F(n1523_6),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram6_3_9),
    .I2(n1523_7),
    .I3(n1520_12) 
);
defparam n1523_s3.INIT=16'hF800;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(ff_next_vram1[5]),
    .I1(ff_next_vram6_3_9),
    .I2(n1524_7),
    .I3(n1520_12) 
);
defparam n1524_s3.INIT=16'hF800;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram6_3_9),
    .I2(n1525_7),
    .I3(n1520_12) 
);
defparam n1525_s3.INIT=16'hF800;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(n1526_6),
    .I1(n1526_7),
    .I2(w_screen_mode[3]),
    .I3(n1520_12) 
);
defparam n1526_s2.INIT=16'h3500;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(n1527_6),
    .I1(n1527_7),
    .I2(w_screen_mode[3]),
    .I3(n1520_12) 
);
defparam n1527_s2.INIT=16'h3500;
  LUT4 n1528_s2 (
    .F(n1528_5),
    .I0(ff_next_vram1[1]),
    .I1(n1528_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1528_s2.INIT=16'h0A03;
  LUT4 n1528_s3 (
    .F(n1528_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1528_9),
    .I3(w_screen_mode[3]) 
);
defparam n1528_s3.INIT=16'hCA00;
  LUT4 n1528_s4 (
    .F(n1528_7),
    .I0(ff_pattern2[1]),
    .I1(n1518_15),
    .I2(n1514_7),
    .I3(reg_backdrop_color[1]) 
);
defparam n1528_s4.INIT=16'h7077;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(ff_next_vram1[0]),
    .I1(n1529_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1529_s2.INIT=16'h0A03;
  LUT4 n1529_s3 (
    .F(n1529_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1528_9),
    .I3(w_screen_mode[3]) 
);
defparam n1529_s3.INIT=16'hCA00;
  LUT4 n1529_s4 (
    .F(n1529_7),
    .I0(ff_pattern2[0]),
    .I1(n1518_15),
    .I2(n1514_7),
    .I3(reg_backdrop_color[0]) 
);
defparam n1529_s4.INIT=16'h7077;
  LUT3 n1530_s2 (
    .F(n1530_5),
    .I0(ff_pattern3[7]),
    .I1(n1530_6),
    .I2(n1514_9) 
);
defparam n1530_s2.INIT=8'h3A;
  LUT3 n1531_s2 (
    .F(n1531_5),
    .I0(ff_pattern3[6]),
    .I1(n1531_6),
    .I2(n1514_9) 
);
defparam n1531_s2.INIT=8'h3A;
  LUT3 n1532_s2 (
    .F(n1532_5),
    .I0(ff_pattern3[5]),
    .I1(n1532_6),
    .I2(n1514_9) 
);
defparam n1532_s2.INIT=8'h3A;
  LUT3 n1533_s2 (
    .F(n1533_5),
    .I0(ff_pattern3[4]),
    .I1(n1533_6),
    .I2(n1514_9) 
);
defparam n1533_s2.INIT=8'h3A;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1534_7),
    .I3(n1534_8) 
);
defparam n1534_s2.INIT=16'h3335;
  LUT3 n1534_s3 (
    .F(n1534_6),
    .I0(n1518_15),
    .I1(ff_pattern3[3]),
    .I2(n1518_13) 
);
defparam n1534_s3.INIT=8'h07;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1534_7),
    .I3(n1534_8) 
);
defparam n1535_s2.INIT=16'h3335;
  LUT3 n1535_s3 (
    .F(n1535_6),
    .I0(n1518_15),
    .I1(ff_pattern3[2]),
    .I2(n1519_10) 
);
defparam n1535_s3.INIT=8'h07;
  LUT4 n1536_s2 (
    .F(n1536_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1534_7),
    .I3(n1534_8) 
);
defparam n1536_s2.INIT=16'h3335;
  LUT4 n1537_s2 (
    .F(n1537_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1534_7),
    .I3(n1534_8) 
);
defparam n1537_s2.INIT=16'h3335;
  LUT4 n1538_s2 (
    .F(n1538_5),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram6_3_9),
    .I2(n1538_6),
    .I3(n1520_12) 
);
defparam n1538_s2.INIT=16'hF800;
  LUT4 n1539_s2 (
    .F(n1539_5),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram6_3_9),
    .I2(n1539_6),
    .I3(n1520_12) 
);
defparam n1539_s2.INIT=16'hF800;
  LUT4 n1540_s2 (
    .F(n1540_5),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram6_3_9),
    .I2(n1540_6),
    .I3(n1520_12) 
);
defparam n1540_s2.INIT=16'hF800;
  LUT4 n1541_s2 (
    .F(n1541_5),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram6_3_9),
    .I2(n1541_6),
    .I3(n1520_12) 
);
defparam n1541_s2.INIT=16'hF800;
  LUT4 n1542_s2 (
    .F(n1542_5),
    .I0(n1542_6),
    .I1(n1542_7),
    .I2(w_screen_mode[3]),
    .I3(n1520_12) 
);
defparam n1542_s2.INIT=16'hC500;
  LUT4 n1543_s2 (
    .F(n1543_5),
    .I0(n1543_6),
    .I1(n1543_7),
    .I2(w_screen_mode[3]),
    .I3(n1520_12) 
);
defparam n1543_s2.INIT=16'hC500;
  LUT4 n1544_s2 (
    .F(n1544_5),
    .I0(ff_next_vram3[1]),
    .I1(n1544_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1544_s2.INIT=16'h0A03;
  LUT4 n1544_s3 (
    .F(n1544_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1544_9),
    .I3(w_screen_mode[3]) 
);
defparam n1544_s3.INIT=16'hCA00;
  LUT4 n1544_s4 (
    .F(n1544_7),
    .I0(ff_pattern4[1]),
    .I1(n1518_15),
    .I2(n1514_7),
    .I3(reg_backdrop_color[1]) 
);
defparam n1544_s4.INIT=16'h7077;
  LUT4 n1545_s2 (
    .F(n1545_5),
    .I0(ff_next_vram3[0]),
    .I1(n1545_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1545_s2.INIT=16'h0A03;
  LUT4 n1545_s3 (
    .F(n1545_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1544_9),
    .I3(w_screen_mode[3]) 
);
defparam n1545_s3.INIT=16'hCA00;
  LUT4 n1545_s4 (
    .F(n1545_7),
    .I0(ff_pattern4[0]),
    .I1(n1518_15),
    .I2(n1514_7),
    .I3(reg_backdrop_color[0]) 
);
defparam n1545_s4.INIT=16'h7077;
  LUT4 n1546_s2 (
    .F(n1546_5),
    .I0(ff_next_vram4[7]),
    .I1(ff_next_vram6_3_9),
    .I2(n1546_6),
    .I3(n1520_12) 
);
defparam n1546_s2.INIT=16'hF800;
  LUT4 n1547_s2 (
    .F(n1547_5),
    .I0(ff_next_vram4[6]),
    .I1(ff_next_vram6_3_9),
    .I2(n1547_6),
    .I3(n1520_12) 
);
defparam n1547_s2.INIT=16'hF800;
  LUT4 n1548_s2 (
    .F(n1548_5),
    .I0(ff_next_vram4[5]),
    .I1(ff_next_vram6_3_9),
    .I2(n1548_6),
    .I3(n1520_12) 
);
defparam n1548_s2.INIT=16'hF800;
  LUT4 n1549_s2 (
    .F(n1549_5),
    .I0(ff_next_vram4[4]),
    .I1(ff_next_vram6_3_9),
    .I2(n1549_6),
    .I3(n1520_12) 
);
defparam n1549_s2.INIT=16'hF800;
  LUT4 n1550_s2 (
    .F(n1550_5),
    .I0(n1550_6),
    .I1(n1550_7),
    .I2(w_screen_mode[3]),
    .I3(n1520_12) 
);
defparam n1550_s2.INIT=16'h5300;
  LUT4 n1551_s2 (
    .F(n1551_5),
    .I0(n1551_6),
    .I1(n1551_7),
    .I2(w_screen_mode[3]),
    .I3(n1520_12) 
);
defparam n1551_s2.INIT=16'h5300;
  LUT4 n1552_s2 (
    .F(n1552_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1552_8),
    .I3(w_screen_mode[3]) 
);
defparam n1552_s2.INIT=16'hAC00;
  LUT4 n1552_s3 (
    .F(n1552_6),
    .I0(n1552_9),
    .I1(ff_next_vram4[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1552_s3.INIT=16'h0C05;
  LUT4 n1552_s4 (
    .F(n1552_7),
    .I0(ff_pattern5[1]),
    .I1(n1518_15),
    .I2(n1514_7),
    .I3(reg_backdrop_color[1]) 
);
defparam n1552_s4.INIT=16'h7077;
  LUT4 n1553_s2 (
    .F(n1553_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1552_8),
    .I3(w_screen_mode[3]) 
);
defparam n1553_s2.INIT=16'hAC00;
  LUT4 n1553_s3 (
    .F(n1553_6),
    .I0(n1553_8),
    .I1(ff_next_vram4[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1553_s3.INIT=16'h0C05;
  LUT4 n1553_s4 (
    .F(n1553_7),
    .I0(ff_pattern5[0]),
    .I1(n1518_15),
    .I2(n1514_7),
    .I3(reg_backdrop_color[0]) 
);
defparam n1553_s4.INIT=16'h7077;
  LUT4 n1554_s2 (
    .F(n1554_5),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram6_3_9),
    .I2(n1554_6),
    .I3(n1520_12) 
);
defparam n1554_s2.INIT=16'hF800;
  LUT4 n1555_s2 (
    .F(n1555_5),
    .I0(ff_next_vram5[6]),
    .I1(ff_next_vram6_3_9),
    .I2(n1555_6),
    .I3(n1520_12) 
);
defparam n1555_s2.INIT=16'hF800;
  LUT4 n1556_s2 (
    .F(n1556_5),
    .I0(ff_next_vram5[5]),
    .I1(ff_next_vram6_3_9),
    .I2(n1556_6),
    .I3(n1520_12) 
);
defparam n1556_s2.INIT=16'hF800;
  LUT4 n1557_s2 (
    .F(n1557_5),
    .I0(ff_next_vram5[4]),
    .I1(ff_next_vram6_3_9),
    .I2(n1557_6),
    .I3(n1520_12) 
);
defparam n1557_s2.INIT=16'hF800;
  LUT4 n1558_s2 (
    .F(n1558_5),
    .I0(n1558_6),
    .I1(n1558_7),
    .I2(w_screen_mode[3]),
    .I3(n1520_12) 
);
defparam n1558_s2.INIT=16'h3500;
  LUT4 n1559_s2 (
    .F(n1559_5),
    .I0(n1559_6),
    .I1(n1559_7),
    .I2(w_screen_mode[3]),
    .I3(n1520_12) 
);
defparam n1559_s2.INIT=16'h3500;
  LUT4 n1560_s2 (
    .F(n1560_5),
    .I0(ff_next_vram5[1]),
    .I1(n1560_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1560_s2.INIT=16'h0A03;
  LUT4 n1560_s3 (
    .F(n1560_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1560_9),
    .I3(w_screen_mode[3]) 
);
defparam n1560_s3.INIT=16'hAC00;
  LUT4 n1560_s4 (
    .F(n1560_7),
    .I0(ff_pattern6[1]),
    .I1(n1518_15),
    .I2(n1514_7),
    .I3(reg_backdrop_color[1]) 
);
defparam n1560_s4.INIT=16'h7077;
  LUT4 n1561_s2 (
    .F(n1561_5),
    .I0(ff_next_vram5[0]),
    .I1(n1561_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1561_s2.INIT=16'h0A03;
  LUT4 n1561_s3 (
    .F(n1561_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1560_9),
    .I3(w_screen_mode[3]) 
);
defparam n1561_s3.INIT=16'hAC00;
  LUT4 n1561_s4 (
    .F(n1561_7),
    .I0(ff_pattern6[0]),
    .I1(n1518_15),
    .I2(n1514_7),
    .I3(reg_backdrop_color[0]) 
);
defparam n1561_s4.INIT=16'h7077;
  LUT4 n1562_s2 (
    .F(n1562_5),
    .I0(ff_next_vram2[3]),
    .I1(n1796_4),
    .I2(n1562_6),
    .I3(n1520_12) 
);
defparam n1562_s2.INIT=16'hF800;
  LUT4 n1563_s2 (
    .F(n1563_5),
    .I0(ff_next_vram2[2]),
    .I1(n1796_4),
    .I2(n1563_6),
    .I3(n1520_12) 
);
defparam n1563_s2.INIT=16'hF800;
  LUT4 n1564_s2 (
    .F(n1564_5),
    .I0(ff_next_vram2[1]),
    .I1(n1796_4),
    .I2(n1564_6),
    .I3(n1520_12) 
);
defparam n1564_s2.INIT=16'hF800;
  LUT4 n1565_s2 (
    .F(n1565_5),
    .I0(ff_next_vram2[0]),
    .I1(n1796_4),
    .I2(n1565_6),
    .I3(n1520_12) 
);
defparam n1565_s2.INIT=16'hF800;
  LUT3 n1566_s2 (
    .F(n1566_5),
    .I0(n1502_25),
    .I1(ff_pattern7[3]),
    .I2(n1514_9) 
);
defparam n1566_s2.INIT=8'h53;
  LUT3 n1567_s2 (
    .F(n1567_5),
    .I0(n1503_25),
    .I1(ff_pattern7[2]),
    .I2(n1514_9) 
);
defparam n1567_s2.INIT=8'h53;
  LUT3 n1568_s2 (
    .F(n1568_5),
    .I0(n1504_25),
    .I1(ff_pattern7[1]),
    .I2(n1514_9) 
);
defparam n1568_s2.INIT=8'h53;
  LUT3 n1569_s2 (
    .F(n1569_5),
    .I0(n1505_25),
    .I1(ff_pattern7[0]),
    .I2(n1514_9) 
);
defparam n1569_s2.INIT=8'h53;
  LUT2 n1796_s1 (
    .F(n1796_4),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3) 
);
defparam n1796_s1.INIT=4'h4;
  LUT4 n1796_s2 (
    .F(n1796_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1796_s2.INIT=16'h0100;
  LUT3 n1796_s3 (
    .F(n1796_6),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n1796_s3.INIT=8'h80;
  LUT4 n1838_s4 (
    .F(n1838_7),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(n1838_10),
    .I3(n1837_8) 
);
defparam n1838_s4.INIT=16'h03F5;
  LUT4 n1839_s2 (
    .F(n1839_5),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(n1838_10),
    .I3(n1837_8) 
);
defparam n1839_s2.INIT=16'h03F5;
  LUT4 n1840_s2 (
    .F(n1840_5),
    .I0(ff_pattern0[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1838_8),
    .I3(n1837_8) 
);
defparam n1840_s2.INIT=16'h0A0C;
  LUT4 n1840_s3 (
    .F(n1840_6),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1838_10),
    .I3(n1837_8) 
);
defparam n1840_s3.INIT=16'h0A0C;
  LUT4 n1841_s2 (
    .F(n1841_5),
    .I0(reg_backdrop_color[0]),
    .I1(ff_pattern0[0]),
    .I2(n1838_10),
    .I3(n1837_8) 
);
defparam n1841_s2.INIT=16'h03F5;
  LUT4 n827_s22 (
    .F(n827_30),
    .I0(ff_next_vram4_3_9),
    .I1(n803_9),
    .I2(n831_29),
    .I3(w_screen_mode_vram_rdata[7]) 
);
defparam n827_s22.INIT=16'hB0BB;
  LUT4 n828_s22 (
    .F(n828_30),
    .I0(ff_next_vram4_3_9),
    .I1(n804_9),
    .I2(n831_29),
    .I3(w_screen_mode_vram_rdata[6]) 
);
defparam n828_s22.INIT=16'hB0BB;
  LUT4 n829_s22 (
    .F(n829_30),
    .I0(ff_next_vram4_3_9),
    .I1(n805_9),
    .I2(n831_29),
    .I3(w_screen_mode_vram_rdata[5]) 
);
defparam n829_s22.INIT=16'hB0BB;
  LUT4 n830_s22 (
    .F(n830_30),
    .I0(ff_next_vram4_3_9),
    .I1(n806_9),
    .I2(n831_29),
    .I3(w_screen_mode_vram_rdata[4]) 
);
defparam n830_s22.INIT=16'hB0BB;
  LUT4 n831_s21 (
    .F(n831_25),
    .I0(ff_next_vram4_3_9),
    .I1(n807_9),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_address_s_16_5) 
);
defparam n831_s21.INIT=16'hE0EE;
  LUT4 n832_s20 (
    .F(n832_24),
    .I0(ff_next_vram4_3_9),
    .I1(n808_9),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_address_s_16_5) 
);
defparam n832_s20.INIT=16'hE0EE;
  LUT4 n833_s20 (
    .F(n833_24),
    .I0(ff_next_vram4_3_9),
    .I1(n809_9),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_address_s_16_5) 
);
defparam n833_s20.INIT=16'hE0EE;
  LUT4 n834_s20 (
    .F(n834_24),
    .I0(ff_next_vram4_3_9),
    .I1(n810_9),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(w_address_s_16_5) 
);
defparam n834_s20.INIT=16'hE0EE;
  LUT3 n835_s28 (
    .F(n835_34),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n835_s28.INIT=8'h35;
  LUT4 n835_s29 (
    .F(n835_35),
    .I0(n534_29),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(ff_next_vram4[7]),
    .I3(n837_30) 
);
defparam n835_s29.INIT=16'h0777;
  LUT3 n836_s24 (
    .F(n836_30),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n836_s24.INIT=8'h35;
  LUT4 n836_s25 (
    .F(n836_31),
    .I0(n534_29),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(ff_next_vram4[6]),
    .I3(n837_30) 
);
defparam n836_s25.INIT=16'h0777;
  LUT4 n837_s24 (
    .F(n837_30),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[1]),
    .I3(n837_32) 
);
defparam n837_s24.INIT=16'hE7F8;
  LUT4 n837_s25 (
    .F(n837_31),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(n534_29),
    .I2(n837_33),
    .I3(w_screen_mode[3]) 
);
defparam n837_s25.INIT=16'h7077;
  LUT3 n838_s24 (
    .F(n838_30),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n838_s24.INIT=8'h35;
  LUT4 n838_s25 (
    .F(n838_31),
    .I0(n534_29),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(ff_next_vram4[4]),
    .I3(n837_30) 
);
defparam n838_s25.INIT=16'h0777;
  LUT4 n1506_s22 (
    .F(n1506_30),
    .I0(ff_next_vram7[7]),
    .I1(ff_next_vram6_3_9),
    .I2(ff_next_vram2[3]),
    .I3(n1796_4) 
);
defparam n1506_s22.INIT=16'h0777;
  LUT4 n1507_s22 (
    .F(n1507_30),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram6_3_9),
    .I2(ff_next_vram2[2]),
    .I3(n1796_4) 
);
defparam n1507_s22.INIT=16'h0777;
  LUT4 n1508_s22 (
    .F(n1508_30),
    .I0(ff_next_vram7[5]),
    .I1(ff_next_vram6_3_9),
    .I2(ff_next_vram2[1]),
    .I3(n1796_4) 
);
defparam n1508_s22.INIT=16'h0777;
  LUT4 n1509_s22 (
    .F(n1509_30),
    .I0(ff_next_vram7[4]),
    .I1(ff_next_vram6_3_9),
    .I2(ff_next_vram2[0]),
    .I3(n1796_4) 
);
defparam n1509_s22.INIT=16'h0777;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(n1514_9) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_next_vram6_3_s5 (
    .F(ff_next_vram6_3_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_address_s_16_6) 
);
defparam ff_next_vram6_3_s5.INIT=16'hCA00;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h8000;
  LUT2 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_state_1_7),
    .I1(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=4'h8;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_7),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam ff_next_vram2_7_s3.INIT=8'h40;
  LUT2 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]) 
);
defparam ff_next_vram3_7_s6.INIT=4'h1;
  LUT3 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]) 
);
defparam ff_next_vram1_7_s5.INIT=8'h10;
  LUT3 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_10),
    .I0(n1177_18),
    .I1(n534_29),
    .I2(ff_next_vram1_7_13) 
);
defparam ff_next_vram1_7_s6.INIT=8'h0D;
  LUT4 ff_next_vram1_7_s8 (
    .F(ff_next_vram1_7_12),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n440_8) 
);
defparam ff_next_vram1_7_s8.INIT=16'h0700;
  LUT2 ff_next_vram1_3_s5 (
    .F(ff_next_vram1_3_9),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1_3_10) 
);
defparam ff_next_vram1_3_s5.INIT=4'h1;
  LUT4 ff_next_vram3_3_s5 (
    .F(ff_next_vram3_3_9),
    .I0(w_screen_mode[3]),
    .I1(n534_29),
    .I2(n851_27),
    .I3(ff_next_vram3_3_12) 
);
defparam ff_next_vram3_3_s5.INIT=16'h0100;
  LUT3 n728_s7 (
    .F(n728_11),
    .I0(ff_next_vram2_7_7),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram1_3_10) 
);
defparam n728_s7.INIT=8'h01;
  LUT3 n728_s8 (
    .F(n728_12),
    .I0(ff_next_vram1_7_9),
    .I1(n728_24),
    .I2(n728_15) 
);
defparam n728_s8.INIT=8'h01;
  LUT4 n728_s9 (
    .F(n728_13),
    .I0(n728_22),
    .I1(n728_17),
    .I2(n728_18),
    .I3(n728_19) 
);
defparam n728_s9.INIT=16'h0007;
  LUT4 n729_s7 (
    .F(n729_11),
    .I0(n534_29),
    .I1(n729_15),
    .I2(n729_16),
    .I3(ff_next_vram0_7_7) 
);
defparam n729_s7.INIT=16'hEF00;
  LUT4 n729_s8 (
    .F(n729_12),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n729_17),
    .I3(n729_18) 
);
defparam n729_s8.INIT=16'h007F;
  LUT3 n729_s9 (
    .F(n729_13),
    .I0(n728_11),
    .I1(n728_12),
    .I2(reg_pattern_generator_table_base[15]) 
);
defparam n729_s9.INIT=8'h10;
  LUT4 n729_s10 (
    .F(n729_14),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n744_22),
    .I3(n729_19) 
);
defparam n729_s10.INIT=16'h007F;
  LUT4 n730_s7 (
    .F(n730_11),
    .I0(n729_17),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(ff_next_vram6_3_9),
    .I3(ff_next_vram0_7_7) 
);
defparam n730_s7.INIT=16'h4F00;
  LUT3 n730_s8 (
    .F(n730_12),
    .I0(n728_11),
    .I1(n728_12),
    .I2(reg_pattern_generator_table_base[14]) 
);
defparam n730_s8.INIT=8'h10;
  LUT4 n730_s9 (
    .F(n730_13),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n728_22),
    .I3(n730_14) 
);
defparam n730_s9.INIT=16'h007F;
  LUT3 n731_s7 (
    .F(n731_11),
    .I0(reg_color_table_base[13]),
    .I1(n837_30),
    .I2(ff_next_vram2_7_7) 
);
defparam n731_s7.INIT=8'h80;
  LUT3 n731_s8 (
    .F(n731_12),
    .I0(n728_11),
    .I1(n728_12),
    .I2(reg_pattern_generator_table_base[13]) 
);
defparam n731_s8.INIT=8'h10;
  LUT4 n731_s9 (
    .F(n731_13),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n728_22),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n731_14) 
);
defparam n731_s9.INIT=16'h007F;
  LUT4 n732_s7 (
    .F(n732_11),
    .I0(n732_22),
    .I1(ff_next_vram1_7_9),
    .I2(n728_15),
    .I3(n728_24) 
);
defparam n732_s7.INIT=16'h000B;
  LUT4 n732_s8 (
    .F(n732_12),
    .I0(reg_pattern_name_table_base[12]),
    .I1(n732_15),
    .I2(n732_16),
    .I3(ff_next_vram3_7_11) 
);
defparam n732_s8.INIT=16'hF800;
  LUT4 n732_s9 (
    .F(n732_13),
    .I0(n732_24),
    .I1(n732_18),
    .I2(ff_next_vram2_7_7),
    .I3(reg_color_table_base[12]) 
);
defparam n732_s9.INIT=16'hE000;
  LUT4 n733_s7 (
    .F(n733_11),
    .I0(n733_14),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n732_24),
    .I3(ff_next_vram2_7_7) 
);
defparam n733_s7.INIT=16'hF800;
  LUT4 n733_s8 (
    .F(n733_12),
    .I0(n733_15),
    .I1(n733_25),
    .I2(reg_pattern_name_table_base[11]),
    .I3(ff_next_vram0_7_7) 
);
defparam n733_s8.INIT=16'hB000;
  LUT4 n733_s9 (
    .F(n733_13),
    .I0(n733_17),
    .I1(n728_24),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n733_18) 
);
defparam n733_s9.INIT=16'h001F;
  LUT4 n734_s7 (
    .F(n734_11),
    .I0(n728_24),
    .I1(ff_next_vram1_7_9),
    .I2(n728_11),
    .I3(ff_next_vram0[7]) 
);
defparam n734_s7.INIT=16'h0E00;
  LUT4 n734_s8 (
    .F(n734_12),
    .I0(n732_24),
    .I1(n734_15),
    .I2(ff_next_vram2_7_7),
    .I3(reg_color_table_base[10]) 
);
defparam n734_s8.INIT=16'hE000;
  LUT4 n734_s9 (
    .F(n734_13),
    .I0(n734_16),
    .I1(n734_17),
    .I2(ff_next_vram0_7_7),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n734_s9.INIT=16'hE000;
  LUT4 n734_s10 (
    .F(n734_14),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n728_22),
    .I2(ff_next_vram4[7]),
    .I3(n728_15) 
);
defparam n734_s10.INIT=16'h0777;
  LUT4 n735_s7 (
    .F(n735_11),
    .I0(n728_24),
    .I1(ff_next_vram1_7_9),
    .I2(n728_11),
    .I3(ff_next_vram0[6]) 
);
defparam n735_s7.INIT=16'h0E00;
  LUT4 n735_s8 (
    .F(n735_12),
    .I0(n735_23),
    .I1(n732_24),
    .I2(n735_15),
    .I3(n735_16) 
);
defparam n735_s8.INIT=16'h0007;
  LUT4 n735_s9 (
    .F(n735_13),
    .I0(n735_17),
    .I1(n735_18),
    .I2(ff_next_vram0_7_7),
    .I3(n735_19) 
);
defparam n735_s9.INIT=16'h008F;
  LUT4 n736_s8 (
    .F(n736_12),
    .I0(n732_24),
    .I1(n736_15),
    .I2(ff_next_vram2_7_7),
    .I3(reg_color_table_base[8]) 
);
defparam n736_s8.INIT=16'hE000;
  LUT4 n736_s9 (
    .F(n736_13),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n851_27),
    .I3(n736_16) 
);
defparam n736_s9.INIT=16'hAC00;
  LUT4 n736_s10 (
    .F(n736_14),
    .I0(n736_26),
    .I1(n736_18),
    .I2(n736_19),
    .I3(n736_20) 
);
defparam n736_s10.INIT=16'h1000;
  LUT4 n737_s7 (
    .F(n737_11),
    .I0(ff_next_vram1_3_9),
    .I1(ff_next_vram1_7_9),
    .I2(ff_next_vram2_7_7),
    .I3(n737_14) 
);
defparam n737_s7.INIT=16'h0BBB;
  LUT2 n737_s8 (
    .F(n737_12),
    .I0(reg_color_table_base[7]),
    .I1(n737_26) 
);
defparam n737_s8.INIT=4'h8;
  LUT4 n737_s9 (
    .F(n737_13),
    .I0(n736_16),
    .I1(n737_16),
    .I2(n737_17),
    .I3(n737_18) 
);
defparam n737_s9.INIT=16'h0D00;
  LUT4 n738_s7 (
    .F(n738_11),
    .I0(n732_24),
    .I1(n738_14),
    .I2(ff_next_vram2_7_7),
    .I3(reg_color_table_base[6]) 
);
defparam n738_s7.INIT=16'hE000;
  LUT4 n738_s8 (
    .F(n738_12),
    .I0(ff_next_vram1_3_9),
    .I1(n738_22),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n738_s8.INIT=16'h0BBB;
  LUT4 n738_s9 (
    .F(n738_13),
    .I0(n738_16),
    .I1(n738_17),
    .I2(n738_18),
    .I3(n738_19) 
);
defparam n738_s9.INIT=16'h0100;
  LUT4 n739_s7 (
    .F(n739_11),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1_7_9),
    .I2(n739_20),
    .I3(ff_next_vram1_3_10) 
);
defparam n739_s7.INIT=16'hFCB8;
  LUT4 n739_s8 (
    .F(n739_12),
    .I0(w_pos_x[6]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n851_27),
    .I3(n736_16) 
);
defparam n739_s8.INIT=16'hAC00;
  LUT3 n739_s9 (
    .F(n739_13),
    .I0(n739_15),
    .I1(n739_16),
    .I2(n739_17) 
);
defparam n739_s9.INIT=8'h10;
  LUT4 n740_s7 (
    .F(n740_11),
    .I0(w_pos_x[5]),
    .I1(w_pos_x[7]),
    .I2(n851_27),
    .I3(n736_16) 
);
defparam n740_s7.INIT=16'hAC00;
  LUT4 n740_s8 (
    .F(n740_12),
    .I0(n740_13),
    .I1(n740_14),
    .I2(n740_15),
    .I3(n740_16) 
);
defparam n740_s8.INIT=16'h0100;
  LUT3 n741_s7 (
    .F(n741_11),
    .I0(n741_13),
    .I1(n741_14),
    .I2(ff_next_vram0_7_7) 
);
defparam n741_s7.INIT=8'h70;
  LUT3 n741_s8 (
    .F(n741_12),
    .I0(n737_26),
    .I1(ff_next_vram0[6]),
    .I2(n741_15) 
);
defparam n741_s8.INIT=8'h70;
  LUT4 n742_s7 (
    .F(n742_11),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n733_14),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(w_screen_mode_3_4) 
);
defparam n742_s7.INIT=16'h0777;
  LUT4 n742_s8 (
    .F(n742_12),
    .I0(n742_14),
    .I1(n742_15),
    .I2(ff_next_vram0_7_7),
    .I3(n742_19) 
);
defparam n742_s8.INIT=16'h004F;
  LUT4 n742_s9 (
    .F(n742_13),
    .I0(ff_next_vram0[5]),
    .I1(n737_26),
    .I2(n742_17),
    .I3(n736_16) 
);
defparam n742_s9.INIT=16'h7077;
  LUT4 n743_s8 (
    .F(n743_12),
    .I0(n743_15),
    .I1(n743_16),
    .I2(w_screen_mode[3]),
    .I3(n743_17) 
);
defparam n743_s8.INIT=16'h3500;
  LUT3 n743_s9 (
    .F(n743_13),
    .I0(n743_18),
    .I1(n743_19),
    .I2(ff_next_vram2_7_7) 
);
defparam n743_s9.INIT=8'hB0;
  LUT4 n744_s8 (
    .F(n744_12),
    .I0(n744_15),
    .I1(n744_24),
    .I2(n851_28),
    .I3(n743_17) 
);
defparam n744_s8.INIT=16'hCA00;
  LUT3 n744_s10 (
    .F(n744_14),
    .I0(n737_26),
    .I1(ff_next_vram0[3]),
    .I2(n744_17) 
);
defparam n744_s10.INIT=8'h07;
  LUT4 n1145_s18 (
    .F(n1145_22),
    .I0(ff_next_vram1_7_15),
    .I1(n803_9),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(n744_22) 
);
defparam n1145_s18.INIT=16'h0777;
  LUT4 n1147_s17 (
    .F(n1147_21),
    .I0(ff_next_vram1_7_15),
    .I1(n804_9),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(n744_22) 
);
defparam n1147_s17.INIT=16'h0777;
  LUT4 n1149_s17 (
    .F(n1149_21),
    .I0(ff_next_vram1_7_15),
    .I1(n805_9),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(n744_22) 
);
defparam n1149_s17.INIT=16'h0777;
  LUT4 n1151_s17 (
    .F(n1151_21),
    .I0(ff_next_vram1_7_15),
    .I1(n806_9),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(n744_22) 
);
defparam n1151_s17.INIT=16'h0777;
  LUT3 n1153_s17 (
    .F(n1153_21),
    .I0(ff_next_vram0_7_7),
    .I1(w_address_s_16_5),
    .I2(n744_22) 
);
defparam n1153_s17.INIT=8'h07;
  LUT4 n1113_s12 (
    .F(n1113_17),
    .I0(ff_next_vram6_3_9),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(n534_29) 
);
defparam n1113_s12.INIT=16'h0BBB;
  LUT4 n1113_s13 (
    .F(n1113_18),
    .I0(ff_screen_h_in_active_17),
    .I1(reg_backdrop_color[7]),
    .I2(n1113_19),
    .I3(ff_next_vram2_7_7) 
);
defparam n1113_s13.INIT=16'h4F00;
  LUT4 n1115_s12 (
    .F(n1115_17),
    .I0(ff_next_vram6_3_9),
    .I1(ff_next_vram2[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(n534_29) 
);
defparam n1115_s12.INIT=16'h0BBB;
  LUT4 n1115_s13 (
    .F(n1115_18),
    .I0(ff_screen_h_in_active_17),
    .I1(reg_backdrop_color[6]),
    .I2(n1115_19),
    .I3(ff_next_vram2_7_7) 
);
defparam n1115_s13.INIT=16'h4F00;
  LUT4 n1117_s12 (
    .F(n1117_17),
    .I0(ff_next_vram6_3_9),
    .I1(ff_next_vram2[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(n534_29) 
);
defparam n1117_s12.INIT=16'h0BBB;
  LUT4 n1117_s13 (
    .F(n1117_18),
    .I0(ff_screen_h_in_active_17),
    .I1(reg_backdrop_color[5]),
    .I2(n1117_19),
    .I3(ff_next_vram2_7_7) 
);
defparam n1117_s13.INIT=16'h4F00;
  LUT4 n1119_s12 (
    .F(n1119_17),
    .I0(ff_next_vram6_3_9),
    .I1(ff_next_vram2[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(n534_29) 
);
defparam n1119_s12.INIT=16'h0BBB;
  LUT4 n1119_s13 (
    .F(n1119_18),
    .I0(ff_screen_h_in_active_17),
    .I1(reg_backdrop_color[4]),
    .I2(n1119_19),
    .I3(ff_next_vram2_7_7) 
);
defparam n1119_s13.INIT=16'h4F00;
  LUT2 n1121_s15 (
    .F(n1121_20),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_address_s_16_5) 
);
defparam n1121_s15.INIT=4'h8;
  LUT4 n1121_s16 (
    .F(n1121_21),
    .I0(n534_29),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_next_vram6_3_9),
    .I3(ff_next_vram2[3]) 
);
defparam n1121_s16.INIT=16'h7077;
  LUT4 n1121_s17 (
    .F(n1121_22),
    .I0(ff_screen_h_in_active_17),
    .I1(reg_backdrop_color[3]),
    .I2(n1121_23),
    .I3(ff_next_vram2_7_7) 
);
defparam n1121_s17.INIT=16'h4F00;
  LUT4 n1123_s15 (
    .F(n1123_20),
    .I0(n1123_22),
    .I1(n808_9),
    .I2(ff_screen_h_in_active_17),
    .I3(reg_backdrop_color[2]) 
);
defparam n1123_s15.INIT=16'hB0BB;
  LUT4 n1123_s16 (
    .F(n1123_21),
    .I0(ff_next_vram2[2]),
    .I1(n1123_23),
    .I2(n1123_24),
    .I3(ff_next_vram0_7_7) 
);
defparam n1123_s16.INIT=16'hD0DD;
  LUT2 n1125_s15 (
    .F(n1125_20),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_address_s_16_5) 
);
defparam n1125_s15.INIT=4'h8;
  LUT4 n1125_s16 (
    .F(n1125_21),
    .I0(n534_29),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_next_vram6_3_9),
    .I3(ff_next_vram2[1]) 
);
defparam n1125_s16.INIT=16'h7077;
  LUT4 n1125_s17 (
    .F(n1125_22),
    .I0(ff_screen_h_in_active_17),
    .I1(reg_backdrop_color[1]),
    .I2(n1125_23),
    .I3(ff_next_vram2_7_7) 
);
defparam n1125_s17.INIT=16'h4F00;
  LUT4 n1127_s15 (
    .F(n1127_20),
    .I0(n1123_22),
    .I1(n810_9),
    .I2(ff_screen_h_in_active_17),
    .I3(reg_backdrop_color[0]) 
);
defparam n1127_s15.INIT=16'hB0BB;
  LUT4 n1127_s16 (
    .F(n1127_21),
    .I0(ff_next_vram2[0]),
    .I1(n1123_23),
    .I2(n1127_22),
    .I3(ff_next_vram0_7_7) 
);
defparam n1127_s16.INIT=16'hD0DD;
  LUT4 n1177_s11 (
    .F(n1177_16),
    .I0(n1796_4),
    .I1(n534_29),
    .I2(n1177_18),
    .I3(n1177_21) 
);
defparam n1177_s11.INIT=16'h00EF;
  LUT4 n1177_s12 (
    .F(n1177_17),
    .I0(n1796_4),
    .I1(n803_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n534_29) 
);
defparam n1177_s12.INIT=16'h0777;
  LUT3 n1177_s13 (
    .F(n1177_18),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n1177_s13.INIT=8'h10;
  LUT4 n1179_s11 (
    .F(n1179_16),
    .I0(n1796_4),
    .I1(n804_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n534_29) 
);
defparam n1179_s11.INIT=16'h0777;
  LUT4 n1181_s11 (
    .F(n1181_16),
    .I0(n1796_4),
    .I1(n805_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n534_29) 
);
defparam n1181_s11.INIT=16'h0777;
  LUT4 n1183_s11 (
    .F(n1183_16),
    .I0(n1796_4),
    .I1(n806_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n534_29) 
);
defparam n1183_s11.INIT=16'h0777;
  LUT2 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_next_vram4_7_s4.INIT=4'h1;
  LUT3 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_9),
    .I0(ff_next_vram6_3_9),
    .I1(w_screen_mode[3]),
    .I2(w_screen_mode_3_4) 
);
defparam ff_next_vram4_3_s5.INIT=8'h0E;
  LUT3 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n179_s3.INIT=8'h80;
  LUT4 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n178_s3.INIT=16'h8000;
  LUT2 n1837_s3 (
    .F(n1837_8),
    .I0(n1837_10),
    .I1(reg_display_on) 
);
defparam n1837_s3.INIT=4'h4;
  LUT4 n528_s2 (
    .F(n528_7),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(reg_screen_mode[0]),
    .I3(n528_10) 
);
defparam n528_s2.INIT=16'h0D00;
  LUT4 n528_s3 (
    .F(n528_8),
    .I0(n1796_4),
    .I1(ff_screen_h_in_active_17),
    .I2(n528_11),
    .I3(ff_phase[1]) 
);
defparam n528_s3.INIT=16'hAFF3;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_9),
    .I1(ff_screen_h_in_active_13),
    .I2(ff_screen_h_in_active_17) 
);
defparam n138_s4.INIT=8'h3A;
  LUT4 n256_s5 (
    .F(n256_10),
    .I0(n1245_6),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n256_s5.INIT=16'hFC50;
  LUT4 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n256_12),
    .I3(ff_state_1_7) 
);
defparam n256_s6.INIT=16'h1000;
  LUT4 n1191_s16 (
    .F(n1191_23),
    .I0(n534_29),
    .I1(ff_next_vram5[0]),
    .I2(n810_9),
    .I3(n1796_4) 
);
defparam n1191_s16.INIT=16'h0FBB;
  LUT4 n1189_s15 (
    .F(n1189_22),
    .I0(n534_29),
    .I1(ff_next_vram5[1]),
    .I2(n809_9),
    .I3(n1796_4) 
);
defparam n1189_s15.INIT=16'h0FBB;
  LUT4 n1187_s15 (
    .F(n1187_22),
    .I0(n534_29),
    .I1(ff_next_vram5[2]),
    .I2(n808_9),
    .I3(n1796_4) 
);
defparam n1187_s15.INIT=16'h0FBB;
  LUT4 n1185_s15 (
    .F(n1185_22),
    .I0(n534_29),
    .I1(ff_next_vram5[3]),
    .I2(n807_9),
    .I3(n1796_4) 
);
defparam n1185_s15.INIT=16'h0FBB;
  LUT4 n1514_s5 (
    .F(n1514_8),
    .I0(n1514_10),
    .I1(n1796_4),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1514_s5.INIT=16'h0BBB;
  LUT3 n1514_s6 (
    .F(n1514_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1514_s6.INIT=8'h40;
  LUT4 n1515_s4 (
    .F(n1515_7),
    .I0(n1796_4),
    .I1(n1515_8),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1515_s4.INIT=16'h0DDD;
  LUT4 n1516_s4 (
    .F(n1516_7),
    .I0(n1796_4),
    .I1(n1520_9),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1516_s4.INIT=16'h0DDD;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(n1796_4),
    .I1(n1521_8),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1517_s4.INIT=16'h0DDD;
  LUT4 n1518_s5 (
    .F(n1518_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]),
    .I3(n1518_10) 
);
defparam n1518_s5.INIT=16'h3533;
  LUT3 n1518_s6 (
    .F(n1518_9),
    .I0(n1514_10),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram6_3_9) 
);
defparam n1518_s6.INIT=8'hC5;
  LUT4 n1519_s4 (
    .F(n1519_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]),
    .I3(n1518_10) 
);
defparam n1519_s4.INIT=16'h3533;
  LUT3 n1519_s5 (
    .F(n1519_8),
    .I0(n1515_8),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram6_3_9) 
);
defparam n1519_s5.INIT=8'hC5;
  LUT3 n1520_s6 (
    .F(n1520_9),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1520_s6.INIT=8'h35;
  LUT2 n1520_s7 (
    .F(n1520_10),
    .I0(ff_next_vram1[6]),
    .I1(n1518_10) 
);
defparam n1520_s7.INIT=4'h4;
  LUT3 n1521_s5 (
    .F(n1521_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1521_s5.INIT=8'h35;
  LUT4 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]),
    .I3(n1796_4) 
);
defparam n1522_s4.INIT=16'hAC00;
  LUT4 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]),
    .I3(n1796_4) 
);
defparam n1523_s4.INIT=16'hAC00;
  LUT4 n1524_s4 (
    .F(n1524_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[5]),
    .I3(n1796_4) 
);
defparam n1524_s4.INIT=16'hCA00;
  LUT4 n1525_s4 (
    .F(n1525_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]),
    .I3(n1796_4) 
);
defparam n1525_s4.INIT=16'hAC00;
  LUT3 n1526_s3 (
    .F(n1526_6),
    .I0(ff_next_vram1[3]),
    .I1(n1526_8),
    .I2(ff_next_vram6_3_9) 
);
defparam n1526_s3.INIT=8'h5C;
  LUT4 n1526_s4 (
    .F(n1526_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]),
    .I3(n1518_10) 
);
defparam n1526_s4.INIT=16'h3533;
  LUT3 n1527_s3 (
    .F(n1527_6),
    .I0(ff_next_vram1[2]),
    .I1(n1527_8),
    .I2(ff_next_vram6_3_9) 
);
defparam n1527_s3.INIT=8'h5C;
  LUT4 n1527_s4 (
    .F(n1527_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]),
    .I3(n1518_10) 
);
defparam n1527_s4.INIT=16'h3533;
  LUT3 n1528_s5 (
    .F(n1528_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1528_s5.INIT=8'h53;
  LUT2 n1528_s6 (
    .F(n1528_9),
    .I0(ff_next_vram1[4]),
    .I1(n1518_10) 
);
defparam n1528_s6.INIT=4'h4;
  LUT3 n1529_s5 (
    .F(n1529_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1529_s5.INIT=8'h53;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(n1796_4),
    .I1(n1530_7),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1530_s3.INIT=16'h0DDD;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(n1796_4),
    .I1(n1531_7),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1531_s3.INIT=16'h0DDD;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(n1796_4),
    .I1(n1552_9),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1532_s3.INIT=16'h0DDD;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(n1796_4),
    .I1(n1553_8),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1533_s3.INIT=16'h0DDD;
  LUT3 n1534_s4 (
    .F(n1534_7),
    .I0(ff_next_vram6_3_9),
    .I1(ff_next_vram1[5]),
    .I2(w_screen_mode[3]) 
);
defparam n1534_s4.INIT=8'h0B;
  LUT3 n1534_s5 (
    .F(n1534_8),
    .I0(ff_next_vram1[2]),
    .I1(w_screen_mode[3]),
    .I2(n1518_10) 
);
defparam n1534_s5.INIT=8'h40;
  LUT4 n1538_s3 (
    .F(n1538_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]),
    .I3(n1796_4) 
);
defparam n1538_s3.INIT=16'hAC00;
  LUT4 n1539_s3 (
    .F(n1539_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]),
    .I3(n1796_4) 
);
defparam n1539_s3.INIT=16'hAC00;
  LUT4 n1540_s3 (
    .F(n1540_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]),
    .I3(n1796_4) 
);
defparam n1540_s3.INIT=16'hAC00;
  LUT4 n1541_s3 (
    .F(n1541_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]),
    .I3(n1796_4) 
);
defparam n1541_s3.INIT=16'hAC00;
  LUT3 n1542_s3 (
    .F(n1542_6),
    .I0(ff_next_vram3[3]),
    .I1(n1542_8),
    .I2(ff_next_vram6_3_9) 
);
defparam n1542_s3.INIT=8'h5C;
  LUT4 n1542_s4 (
    .F(n1542_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram5[6]),
    .I3(n1518_10) 
);
defparam n1542_s4.INIT=16'hCACC;
  LUT3 n1543_s3 (
    .F(n1543_6),
    .I0(ff_next_vram3[2]),
    .I1(n1543_8),
    .I2(ff_next_vram6_3_9) 
);
defparam n1543_s3.INIT=8'h5C;
  LUT4 n1543_s4 (
    .F(n1543_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram5[6]),
    .I3(n1518_10) 
);
defparam n1543_s4.INIT=16'hCACC;
  LUT3 n1544_s5 (
    .F(n1544_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1544_s5.INIT=8'h53;
  LUT2 n1544_s6 (
    .F(n1544_9),
    .I0(ff_next_vram5[6]),
    .I1(n1518_10) 
);
defparam n1544_s6.INIT=4'h4;
  LUT3 n1545_s5 (
    .F(n1545_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1545_s5.INIT=8'h53;
  LUT4 n1546_s3 (
    .F(n1546_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]),
    .I3(n1796_4) 
);
defparam n1546_s3.INIT=16'hAC00;
  LUT4 n1547_s3 (
    .F(n1547_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]),
    .I3(n1796_4) 
);
defparam n1547_s3.INIT=16'hAC00;
  LUT4 n1548_s3 (
    .F(n1548_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[5]),
    .I3(n1796_4) 
);
defparam n1548_s3.INIT=16'hAC00;
  LUT4 n1549_s3 (
    .F(n1549_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]),
    .I3(n1796_4) 
);
defparam n1549_s3.INIT=16'hAC00;
  LUT4 n1550_s3 (
    .F(n1550_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[4]),
    .I3(n1518_10) 
);
defparam n1550_s3.INIT=16'h5333;
  LUT3 n1550_s4 (
    .F(n1550_7),
    .I0(n1530_7),
    .I1(ff_next_vram4[3]),
    .I2(ff_next_vram6_3_9) 
);
defparam n1550_s4.INIT=8'h3A;
  LUT4 n1551_s3 (
    .F(n1551_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[4]),
    .I3(n1518_10) 
);
defparam n1551_s3.INIT=16'h5333;
  LUT3 n1551_s4 (
    .F(n1551_7),
    .I0(n1531_7),
    .I1(ff_next_vram4[2]),
    .I2(ff_next_vram6_3_9) 
);
defparam n1551_s4.INIT=8'h3A;
  LUT2 n1552_s5 (
    .F(n1552_8),
    .I0(ff_next_vram5[4]),
    .I1(n1518_10) 
);
defparam n1552_s5.INIT=4'h8;
  LUT3 n1552_s6 (
    .F(n1552_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1552_s6.INIT=8'h53;
  LUT3 n1553_s5 (
    .F(n1553_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1553_s5.INIT=8'h53;
  LUT4 n1554_s3 (
    .F(n1554_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]),
    .I3(n1796_4) 
);
defparam n1554_s3.INIT=16'hAC00;
  LUT4 n1555_s3 (
    .F(n1555_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]),
    .I3(n1796_4) 
);
defparam n1555_s3.INIT=16'hAC00;
  LUT4 n1556_s3 (
    .F(n1556_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]),
    .I3(n1796_4) 
);
defparam n1556_s3.INIT=16'hAC00;
  LUT4 n1557_s3 (
    .F(n1557_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]),
    .I3(n1796_4) 
);
defparam n1557_s3.INIT=16'hAC00;
  LUT3 n1558_s3 (
    .F(n1558_6),
    .I0(ff_next_vram5[3]),
    .I1(n1558_8),
    .I2(ff_next_vram6_3_9) 
);
defparam n1558_s3.INIT=8'h5C;
  LUT4 n1558_s4 (
    .F(n1558_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[2]),
    .I3(n1518_10) 
);
defparam n1558_s4.INIT=16'h5333;
  LUT3 n1559_s3 (
    .F(n1559_6),
    .I0(ff_next_vram5[2]),
    .I1(n1559_8),
    .I2(ff_next_vram6_3_9) 
);
defparam n1559_s3.INIT=8'h5C;
  LUT4 n1559_s4 (
    .F(n1559_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[2]),
    .I3(n1518_10) 
);
defparam n1559_s4.INIT=16'h5333;
  LUT3 n1560_s5 (
    .F(n1560_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1560_s5.INIT=8'h53;
  LUT2 n1560_s6 (
    .F(n1560_9),
    .I0(ff_next_vram5[2]),
    .I1(n1518_10) 
);
defparam n1560_s6.INIT=4'h8;
  LUT3 n1561_s5 (
    .F(n1561_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1561_s5.INIT=8'h53;
  LUT2 n1562_s3 (
    .F(n1562_6),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram6_3_9) 
);
defparam n1562_s3.INIT=4'h8;
  LUT2 n1563_s3 (
    .F(n1563_6),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram6_3_9) 
);
defparam n1563_s3.INIT=4'h8;
  LUT2 n1564_s3 (
    .F(n1564_6),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram6_3_9) 
);
defparam n1564_s3.INIT=4'h8;
  LUT2 n1565_s3 (
    .F(n1565_6),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram6_3_9) 
);
defparam n1565_s3.INIT=4'h8;
  LUT4 n1838_s5 (
    .F(n1838_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n1838_s5.INIT=16'h4000;
  LUT4 n837_s26 (
    .F(n837_32),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n837_s26.INIT=16'h15C3;
  LUT3 n837_s27 (
    .F(n837_33),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n837_s27.INIT=8'h35;
  LUT3 n851_s21 (
    .F(n851_27),
    .I0(n851_29),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]) 
);
defparam n851_s21.INIT=8'h01;
  LUT2 n851_s22 (
    .F(n851_28),
    .I0(n534_29),
    .I1(n729_15) 
);
defparam n851_s22.INIT=4'h1;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s6.INIT=16'h0001;
  LUT3 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s7.INIT=8'h01;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(ff_screen_h_in_active_14),
    .I1(w_scroll_pos_x[7]),
    .I2(ff_pos_x_5_10),
    .I3(ff_screen_h_in_active_15) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT4 ff_next_vram1_7_s9 (
    .F(ff_next_vram1_7_13),
    .I0(n851_28),
    .I1(w_screen_mode[3]),
    .I2(w_4colors_mode),
    .I3(ff_next_vram0_7_7) 
);
defparam ff_next_vram1_7_s9.INIT=16'h0D00;
  LUT4 ff_next_vram1_3_s6 (
    .F(ff_next_vram1_3_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram1_3_s6.INIT=16'hF5C3;
  LUT3 n728_s11 (
    .F(n728_15),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(n1177_18) 
);
defparam n728_s11.INIT=8'h40;
  LUT4 n728_s13 (
    .F(n728_17),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n728_20),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n728_s13.INIT=16'h0B00;
  LUT3 n728_s14 (
    .F(n728_18),
    .I0(reg_color_table_base[16]),
    .I1(n837_30),
    .I2(ff_next_vram2_7_7) 
);
defparam n728_s14.INIT=8'h80;
  LUT3 n728_s15 (
    .F(n728_19),
    .I0(n534_29),
    .I1(reg_pattern_name_table_base[16]),
    .I2(ff_next_vram0_7_7) 
);
defparam n728_s15.INIT=8'h40;
  LUT4 n729_s11 (
    .F(n729_15),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n729_s11.INIT=16'h0110;
  LUT3 n729_s12 (
    .F(n729_16),
    .I0(n851_27),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n728_17) 
);
defparam n729_s12.INIT=8'h0B;
  LUT2 n729_s13 (
    .F(n729_17),
    .I0(n729_20),
    .I1(reg_screen_mode[0]) 
);
defparam n729_s13.INIT=4'h1;
  LUT4 n729_s14 (
    .F(n729_18),
    .I0(n1796_5),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n728_17),
    .I3(n534_29) 
);
defparam n729_s14.INIT=16'h00F4;
  LUT3 n729_s15 (
    .F(n729_19),
    .I0(reg_color_table_base[15]),
    .I1(n837_30),
    .I2(ff_next_vram2_7_7) 
);
defparam n729_s15.INIT=8'h80;
  LUT3 n730_s10 (
    .F(n730_14),
    .I0(reg_color_table_base[14]),
    .I1(n837_30),
    .I2(ff_next_vram2_7_7) 
);
defparam n730_s10.INIT=8'h80;
  LUT4 n731_s10 (
    .F(n731_14),
    .I0(ff_next_vram6_3_9),
    .I1(n731_15),
    .I2(reg_pattern_name_table_base[13]),
    .I3(ff_next_vram0_7_7) 
);
defparam n731_s10.INIT=16'hD000;
  LUT4 n732_s11 (
    .F(n732_15),
    .I0(n534_29),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(ff_next_vram6_3_9),
    .I3(ff_next_vram0_7_7) 
);
defparam n732_s11.INIT=16'h4F00;
  LUT3 n732_s12 (
    .F(n732_16),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n534_29) 
);
defparam n732_s12.INIT=8'h80;
  LUT2 n732_s14 (
    .F(n732_18),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n837_30) 
);
defparam n732_s14.INIT=4'h8;
  LUT4 n733_s10 (
    .F(n733_14),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(n729_20) 
);
defparam n733_s10.INIT=16'h0001;
  LUT3 n733_s11 (
    .F(n733_15),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n733_19),
    .I2(n851_27) 
);
defparam n733_s11.INIT=8'hBC;
  LUT4 n733_s13 (
    .F(n733_17),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n733_14),
    .I2(n732_19),
    .I3(n743_14) 
);
defparam n733_s13.INIT=16'h008F;
  LUT3 n733_s14 (
    .F(n733_18),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n728_22) 
);
defparam n733_s14.INIT=8'h80;
  LUT2 n734_s11 (
    .F(n734_15),
    .I0(ff_next_vram0[7]),
    .I1(n733_14) 
);
defparam n734_s11.INIT=4'h8;
  LUT4 n734_s12 (
    .F(n734_16),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(n1518_10),
    .I2(ff_next_vram6_3_9),
    .I3(w_screen_mode[3]) 
);
defparam n734_s12.INIT=16'hBB0F;
  LUT4 n734_s13 (
    .F(n734_17),
    .I0(w_screen_mode[3]),
    .I1(n851_28),
    .I2(w_4colors_mode),
    .I3(w_pixel_pos_y_Z[3]) 
);
defparam n734_s13.INIT=16'hF400;
  LUT4 n735_s11 (
    .F(n735_15),
    .I0(w_pattern_name_t12_pre[8]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1518_10),
    .I3(n735_20) 
);
defparam n735_s11.INIT=16'hAC00;
  LUT4 n735_s12 (
    .F(n735_16),
    .I0(ff_next_vram4[6]),
    .I1(n1796_4),
    .I2(n735_21),
    .I3(n1177_18) 
);
defparam n735_s12.INIT=16'hF800;
  LUT4 n735_s13 (
    .F(n735_17),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_address_s_16_5),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n837_30) 
);
defparam n735_s13.INIT=16'h0777;
  LUT4 n735_s14 (
    .F(n735_18),
    .I0(n534_29),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(w_sprite_mode2_4) 
);
defparam n735_s14.INIT=16'h0777;
  LUT3 n735_s15 (
    .F(n735_19),
    .I0(ff_next_vram0[6]),
    .I1(n733_14),
    .I2(n735_23) 
);
defparam n735_s15.INIT=8'h80;
  LUT2 n736_s11 (
    .F(n736_15),
    .I0(ff_next_vram0[5]),
    .I1(n733_14) 
);
defparam n736_s11.INIT=4'h8;
  LUT4 n736_s12 (
    .F(n736_16),
    .I0(w_screen_mode[3]),
    .I1(n534_29),
    .I2(n729_15),
    .I3(ff_next_vram0_7_7) 
);
defparam n736_s12.INIT=16'h0100;
  LUT4 n736_s14 (
    .F(n736_18),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n1518_10),
    .I3(n735_20) 
);
defparam n736_s14.INIT=16'hAC00;
  LUT4 n736_s15 (
    .F(n736_19),
    .I0(w_pattern_name_t12_pre[8]),
    .I1(w_sprite_mode2_4),
    .I2(ff_next_vram0_7_7),
    .I3(n736_21) 
);
defparam n736_s15.INIT=16'h007F;
  LUT4 n736_s16 (
    .F(n736_20),
    .I0(ff_next_vram0[5]),
    .I1(w_screen_mode_3_4),
    .I2(ff_next_vram2_7_7),
    .I3(n736_22) 
);
defparam n736_s16.INIT=16'h007F;
  LUT3 n737_s10 (
    .F(n737_14),
    .I0(n737_19),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]) 
);
defparam n737_s10.INIT=8'h01;
  LUT3 n737_s12 (
    .F(n737_16),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n851_27) 
);
defparam n737_s12.INIT=8'h53;
  LUT4 n737_s13 (
    .F(n737_17),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n1518_10),
    .I3(n735_20) 
);
defparam n737_s13.INIT=16'hAC00;
  LUT4 n737_s14 (
    .F(n737_18),
    .I0(ff_next_vram0_7_7),
    .I1(n737_21),
    .I2(n737_28),
    .I3(n737_23) 
);
defparam n737_s14.INIT=16'h000D;
  LUT2 n738_s10 (
    .F(n738_14),
    .I0(ff_next_vram0[3]),
    .I1(n733_14) 
);
defparam n738_s10.INIT=4'h8;
  LUT3 n738_s12 (
    .F(n738_16),
    .I0(w_pos_x[7]),
    .I1(w_address_s_16_5),
    .I2(ff_next_vram0_7_7) 
);
defparam n738_s12.INIT=8'h80;
  LUT4 n738_s13 (
    .F(n738_17),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n1518_10),
    .I3(n735_20) 
);
defparam n738_s13.INIT=16'hAC00;
  LUT4 n738_s14 (
    .F(n738_18),
    .I0(w_pos_x[6]),
    .I1(n534_29),
    .I2(n738_20),
    .I3(ff_next_vram3_7_11) 
);
defparam n738_s14.INIT=16'hF800;
  LUT4 n738_s15 (
    .F(n738_19),
    .I0(ff_next_vram4[3]),
    .I1(n728_15),
    .I2(ff_next_vram0[3]),
    .I3(n728_24) 
);
defparam n738_s15.INIT=16'h0777;
  LUT4 n739_s11 (
    .F(n739_15),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n1518_10),
    .I3(n735_20) 
);
defparam n739_s11.INIT=16'hAC00;
  LUT4 n739_s12 (
    .F(n739_16),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_sprite_mode2_4),
    .I2(n739_18),
    .I3(ff_next_vram0_7_7) 
);
defparam n739_s12.INIT=16'hF800;
  LUT4 n739_s13 (
    .F(n739_17),
    .I0(w_pos_x[5]),
    .I1(n728_22),
    .I2(ff_next_vram4[2]),
    .I3(n728_15) 
);
defparam n739_s13.INIT=16'h0777;
  LUT4 n740_s9 (
    .F(n740_13),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(w_pos_x[7]),
    .I2(n1518_10),
    .I3(n735_20) 
);
defparam n740_s9.INIT=16'hAC00;
  LUT4 n740_s10 (
    .F(n740_14),
    .I0(w_sprite_mode2_5),
    .I1(n1518_10),
    .I2(ff_next_vram0[7]),
    .I3(n737_20) 
);
defparam n740_s10.INIT=16'h4000;
  LUT4 n740_s11 (
    .F(n740_15),
    .I0(w_pos_x[5]),
    .I1(w_4colors_mode),
    .I2(n740_17),
    .I3(ff_next_vram0_7_7) 
);
defparam n740_s11.INIT=16'h8F00;
  LUT4 n740_s12 (
    .F(n740_16),
    .I0(w_pos_x[4]),
    .I1(n744_22),
    .I2(ff_next_vram4[1]),
    .I3(n728_15) 
);
defparam n740_s12.INIT=16'h0777;
  LUT4 n741_s9 (
    .F(n741_13),
    .I0(reg_screen_mode[2]),
    .I1(ff_pos_x[2]),
    .I2(w_screen_mode_3_3),
    .I3(n741_16) 
);
defparam n741_s9.INIT=16'hBF00;
  LUT4 n741_s10 (
    .F(n741_14),
    .I0(w_address_s_16_5),
    .I1(w_pos_x[4]),
    .I2(n1123_22),
    .I3(w_pos_x[6]) 
);
defparam n741_s10.INIT=16'h7077;
  LUT4 n741_s11 (
    .F(n741_15),
    .I0(w_pos_x[3]),
    .I1(n744_22),
    .I2(ff_next_vram4[0]),
    .I3(n728_15) 
);
defparam n741_s11.INIT=16'h0777;
  LUT4 n742_s10 (
    .F(n742_14),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[5]),
    .I2(n1518_10),
    .I3(w_screen_mode[3]) 
);
defparam n742_s10.INIT=16'hAC00;
  LUT4 n742_s11 (
    .F(n742_15),
    .I0(w_sprite_mode2_4),
    .I1(ff_pos_x[2]),
    .I2(w_pos_x[3]),
    .I3(w_4colors_mode) 
);
defparam n742_s11.INIT=16'h0777;
  LUT3 n742_s13 (
    .F(n742_17),
    .I0(w_pos_x[3]),
    .I1(w_pos_x[5]),
    .I2(n851_27) 
);
defparam n742_s13.INIT=8'h53;
  LUT4 n743_s10 (
    .F(n743_14),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(n1177_18),
    .I3(ff_next_vram1_7_9) 
);
defparam n743_s10.INIT=16'h00BF;
  LUT4 n743_s11 (
    .F(n743_15),
    .I0(n1518_10),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n851_28) 
);
defparam n743_s11.INIT=16'h0FBB;
  LUT3 n743_s12 (
    .F(n743_16),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n1518_10) 
);
defparam n743_s12.INIT=8'h53;
  LUT3 n743_s13 (
    .F(n743_17),
    .I0(n1796_5),
    .I1(w_address_s_6_10),
    .I2(ff_next_vram0_7_7) 
);
defparam n743_s13.INIT=8'h10;
  LUT4 n743_s14 (
    .F(n743_18),
    .I0(reg_screen_mode[1]),
    .I1(n743_20),
    .I2(ff_next_vram0[4]),
    .I3(n1518_10) 
);
defparam n743_s14.INIT=16'hB000;
  LUT4 n743_s15 (
    .F(n743_19),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n733_14),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_screen_mode_3_4) 
);
defparam n743_s15.INIT=16'h0777;
  LUT2 n744_s11 (
    .F(n744_15),
    .I0(n1518_10),
    .I1(ff_pos_x[0]) 
);
defparam n744_s11.INIT=4'h4;
  LUT4 n744_s13 (
    .F(n744_17),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n733_14),
    .I2(n744_18),
    .I3(ff_next_vram2_7_7) 
);
defparam n744_s13.INIT=16'hF800;
  LUT4 n1113_s14 (
    .F(n1113_19),
    .I0(n1123_22),
    .I1(n803_9),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1113_s14.INIT=16'h0BBB;
  LUT4 n1115_s14 (
    .F(n1115_19),
    .I0(n1123_22),
    .I1(n804_9),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1115_s14.INIT=16'h0BBB;
  LUT4 n1117_s14 (
    .F(n1117_19),
    .I0(n1123_22),
    .I1(n805_9),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1117_s14.INIT=16'h0BBB;
  LUT4 n1119_s14 (
    .F(n1119_19),
    .I0(n1123_22),
    .I1(n806_9),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1119_s14.INIT=16'h0BBB;
  LUT4 n1121_s18 (
    .F(n1121_23),
    .I0(n1123_22),
    .I1(n807_9),
    .I2(ff_next_vram2[3]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1121_s18.INIT=16'h0BBB;
  LUT2 n1123_s17 (
    .F(n1123_22),
    .I0(reg_screen_mode[1]),
    .I1(n837_30) 
);
defparam n1123_s17.INIT=4'h1;
  LUT3 n1123_s18 (
    .F(n1123_23),
    .I0(ff_next_vram0_7_7),
    .I1(ff_next_vram2_7_7),
    .I2(ff_next_vram6_3_9) 
);
defparam n1123_s18.INIT=8'h35;
  LUT4 n1123_s19 (
    .F(n1123_24),
    .I0(n534_29),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_address_s_16_5) 
);
defparam n1123_s19.INIT=16'h0777;
  LUT4 n1125_s18 (
    .F(n1125_23),
    .I0(n1123_22),
    .I1(n809_9),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram6_3_9) 
);
defparam n1125_s18.INIT=16'h0BBB;
  LUT4 n1127_s17 (
    .F(n1127_22),
    .I0(n534_29),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_address_s_16_5) 
);
defparam n1127_s17.INIT=16'h0777;
  LUT4 n1837_s5 (
    .F(n1837_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n6_8),
    .I3(reg_left_mask) 
);
defparam n1837_s5.INIT=16'h0100;
  LUT4 n528_s5 (
    .F(n528_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n528_s5.INIT=16'h001F;
  LUT4 n528_s6 (
    .F(n528_11),
    .I0(n534_29),
    .I1(ff_next_vram6_3_9),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n528_s6.INIT=16'hF50C;
  LUT2 n256_s7 (
    .F(n256_12),
    .I0(w_screen_pos_x_Z[13]),
    .I1(w_screen_pos_x_Z[6]) 
);
defparam n256_s7.INIT=4'h4;
  LUT3 n1514_s7 (
    .F(n1514_10),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1514_s7.INIT=8'h53;
  LUT3 n1515_s5 (
    .F(n1515_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1515_s5.INIT=8'h35;
  LUT4 n1518_s7 (
    .F(n1518_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n1518_11) 
);
defparam n1518_s7.INIT=16'hFD43;
  LUT3 n1526_s5 (
    .F(n1526_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1526_s5.INIT=8'h53;
  LUT3 n1527_s5 (
    .F(n1527_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1527_s5.INIT=8'h53;
  LUT3 n1530_s4 (
    .F(n1530_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1530_s4.INIT=8'h53;
  LUT3 n1531_s4 (
    .F(n1531_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1531_s4.INIT=8'h53;
  LUT3 n1542_s5 (
    .F(n1542_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1542_s5.INIT=8'h53;
  LUT3 n1543_s5 (
    .F(n1543_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1543_s5.INIT=8'h53;
  LUT3 n1558_s5 (
    .F(n1558_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1558_s5.INIT=8'h53;
  LUT3 n1559_s5 (
    .F(n1559_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1559_s5.INIT=8'h53;
  LUT3 n851_s23 (
    .F(n851_29),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]) 
);
defparam n851_s23.INIT=8'hD3;
  LUT2 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_14),
    .I0(w_scroll_pos_x[8]),
    .I1(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s9.INIT=4'h8;
  LUT4 ff_screen_h_in_active_s10 (
    .F(ff_screen_h_in_active_15),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s10.INIT=16'h8000;
  LUT3 n728_s16 (
    .F(n728_20),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n728_s16.INIT=8'h70;
  LUT4 n729_s16 (
    .F(n729_20),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n729_s16.INIT=16'hBBE1;
  LUT2 n731_s11 (
    .F(n731_15),
    .I0(n534_29),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n731_s11.INIT=4'h4;
  LUT2 n732_s15 (
    .F(n732_19),
    .I0(n732_20),
    .I1(reg_screen_mode[0]) 
);
defparam n732_s15.INIT=4'h2;
  LUT4 n733_s15 (
    .F(n733_19),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[2]),
    .I2(n534_29),
    .I3(n729_15) 
);
defparam n733_s15.INIT=16'h000D;
  LUT4 n735_s16 (
    .F(n735_20),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0_7_7) 
);
defparam n735_s16.INIT=16'hF400;
  LUT2 n735_s17 (
    .F(n735_21),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n534_29) 
);
defparam n735_s17.INIT=4'h8;
  LUT4 n736_s17 (
    .F(n736_21),
    .I0(reg_screen_mode[2]),
    .I1(ff_next_vram4[5]),
    .I2(w_screen_mode_3_3),
    .I3(n1177_18) 
);
defparam n736_s17.INIT=16'h4000;
  LUT4 n736_s18 (
    .F(n736_22),
    .I0(reg_screen_mode[2]),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n1796_5),
    .I3(ff_next_vram0_7_7) 
);
defparam n736_s18.INIT=16'h4000;
  LUT4 n737_s15 (
    .F(n737_19),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_color_table_base[7]),
    .I3(reg_screen_mode[3]) 
);
defparam n737_s15.INIT=16'hEF15;
  LUT3 n737_s16 (
    .F(n737_20),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[2]),
    .I2(ff_next_vram2_7_7) 
);
defparam n737_s16.INIT=8'hD0;
  LUT4 n737_s17 (
    .F(n737_21),
    .I0(n1796_5),
    .I1(n737_24),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(w_sprite_mode2_4) 
);
defparam n737_s17.INIT=16'h0777;
  LUT4 n737_s19 (
    .F(n737_23),
    .I0(reg_screen_mode[2]),
    .I1(ff_next_vram4[4]),
    .I2(w_screen_mode_3_3),
    .I3(n1177_18) 
);
defparam n737_s19.INIT=16'h4000;
  LUT3 n738_s16 (
    .F(n738_20),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(w_sprite_mode2_4),
    .I2(ff_next_vram0_7_7) 
);
defparam n738_s16.INIT=8'h80;
  LUT3 n739_s14 (
    .F(n739_18),
    .I0(reg_screen_mode[2]),
    .I1(w_pos_x[6]),
    .I2(n1796_5) 
);
defparam n739_s14.INIT=8'h40;
  LUT4 n740_s13 (
    .F(n740_17),
    .I0(n534_29),
    .I1(w_pos_x[4]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(w_sprite_mode2_4) 
);
defparam n740_s13.INIT=16'h0777;
  LUT4 n741_s12 (
    .F(n741_16),
    .I0(n534_29),
    .I1(w_pos_x[3]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n741_s12.INIT=16'h0777;
  LUT4 n743_s16 (
    .F(n743_20),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n743_s16.INIT=16'h273C;
  LUT2 n744_s14 (
    .F(n744_18),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_screen_mode_3_4) 
);
defparam n744_s14.INIT=4'h8;
  LUT4 n1518_s8 (
    .F(n1518_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1518_s8.INIT=16'hEFF9;
  LUT4 n732_s16 (
    .F(n732_20),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n732_s16.INIT=16'h233E;
  LUT2 n737_s20 (
    .F(n737_24),
    .I0(reg_screen_mode[2]),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n737_s20.INIT=4'h4;
  LUT4 n732_s17 (
    .F(n732_22),
    .I0(n733_14),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n732_20),
    .I3(reg_screen_mode[0]) 
);
defparam n732_s17.INIT=16'h0070;
  LUT4 n739_s15 (
    .F(n739_20),
    .I0(n534_29),
    .I1(ff_next_vram2_7_7),
    .I2(n729_20),
    .I3(reg_screen_mode[0]) 
);
defparam n739_s15.INIT=16'h0004;
  LUT4 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_13),
    .I0(ff_next_vram3_7_15),
    .I1(n1177_18),
    .I2(n534_29),
    .I3(ff_next_vram1_7_13) 
);
defparam ff_next_vram3_7_s7.INIT=16'h00A2;
  LUT4 n737_s21 (
    .F(n737_26),
    .I0(reg_screen_mode[1]),
    .I1(w_sprite_mode2_6),
    .I2(n1518_10),
    .I3(n737_20) 
);
defparam n737_s21.INIT=16'hB000;
  LUT4 n732_s18 (
    .F(n732_24),
    .I0(w_screen_mode[3]),
    .I1(reg_screen_mode[1]),
    .I2(w_sprite_mode2_6),
    .I3(n1518_10) 
);
defparam n732_s18.INIT=16'h4500;
  LUT4 n737_s22 (
    .F(n737_28),
    .I0(w_pos_x[7]),
    .I1(n534_29),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n737_s22.INIT=16'h0008;
  LUT3 n728_s17 (
    .F(n728_22),
    .I0(n534_29),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n728_s17.INIT=8'h02;
  LUT3 ff_next_vram3_7_s8 (
    .F(ff_next_vram3_7_15),
    .I0(n440_8),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram3_7_s8.INIT=8'h02;
  LUT3 n851_s24 (
    .F(n851_31),
    .I0(n851_27),
    .I1(n534_29),
    .I2(n729_15) 
);
defparam n851_s24.INIT=8'h01;
  LUT4 n742_s14 (
    .F(n742_19),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1_3_10),
    .I2(n743_14),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n742_s14.INIT=16'h0E00;
  LUT4 n744_s15 (
    .F(n744_20),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1_3_10),
    .I2(n743_14),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n744_s15.INIT=16'h0E00;
  LUT4 n743_s17 (
    .F(n743_22),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1_3_10),
    .I2(n743_14),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n743_s17.INIT=16'h0E00;
  LUT4 n736_s19 (
    .F(n736_24),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1_3_10),
    .I2(ff_next_vram1_7_9),
    .I3(ff_next_vram0[5]) 
);
defparam n736_s19.INIT=16'hE000;
  LUT3 ff_next_vram1_7_s10 (
    .F(ff_next_vram1_7_15),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1_3_10),
    .I2(ff_next_vram1_7_9) 
);
defparam ff_next_vram1_7_s10.INIT=8'hE0;
  LUT4 ff_next_vram4_3_s6 (
    .F(ff_next_vram4_3_11),
    .I0(ff_next_vram6_3_9),
    .I1(w_screen_mode[3]),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram4_3_s6.INIT=16'h0E00;
  LUT4 n738_s17 (
    .F(n738_22),
    .I0(ff_next_vram0[3]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(ff_phase[0]) 
);
defparam n738_s17.INIT=16'h0200;
  LUT4 n1519_s6 (
    .F(n1519_10),
    .I0(n1514_7),
    .I1(reg_screen_mode[2]),
    .I2(n1796_5),
    .I3(reg_backdrop_color[2]) 
);
defparam n1519_s6.INIT=16'h4500;
  LUT4 n1518_s9 (
    .F(n1518_13),
    .I0(n1514_7),
    .I1(reg_screen_mode[2]),
    .I2(n1796_5),
    .I3(reg_backdrop_color[3]) 
);
defparam n1518_s9.INIT=16'h4500;
  LUT4 n1520_s8 (
    .F(n1520_12),
    .I0(n1514_7),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1520_s8.INIT=16'h2000;
  LUT4 n1518_s10 (
    .F(n1518_15),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1514_7) 
);
defparam n1518_s10.INIT=16'hBF00;
  LUT4 n744_s16 (
    .F(n744_22),
    .I0(n534_29),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n744_s16.INIT=16'h0200;
  LUT4 n735_s18 (
    .F(n735_23),
    .I0(reg_color_table_base[9]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n735_s18.INIT=16'h2000;
  LUT4 n728_s18 (
    .F(n728_24),
    .I0(w_screen_mode_3_4),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n728_s18.INIT=16'h2000;
  LUT4 n528_s7 (
    .F(n528_13),
    .I0(reg_display_on),
    .I1(n533_3),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n528_s7.INIT=16'h8000;
  LUT4 n1537_s4 (
    .F(n1537_8),
    .I0(ff_pattern3[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1537_s4.INIT=16'h5333;
  LUT4 n1536_s4 (
    .F(n1536_8),
    .I0(ff_pattern3[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1536_s4.INIT=16'h5333;
  LUT3 n1525_s5 (
    .F(n1525_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1517_5) 
);
defparam n1525_s5.INIT=8'h07;
  LUT3 n1524_s5 (
    .F(n1524_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1516_5) 
);
defparam n1524_s5.INIT=8'h07;
  LUT3 n1523_s5 (
    .F(n1523_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1515_5) 
);
defparam n1523_s5.INIT=8'h07;
  LUT3 n1522_s5 (
    .F(n1522_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1514_5) 
);
defparam n1522_s5.INIT=8'h07;
  LUT4 n1569_s3 (
    .F(n1569_7),
    .I0(reg_backdrop_color[0]),
    .I1(n1569_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1569_s3.INIT=16'h3AAA;
  LUT4 n1568_s3 (
    .F(n1568_7),
    .I0(reg_backdrop_color[1]),
    .I1(n1568_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1568_s3.INIT=16'h3AAA;
  LUT4 n1567_s3 (
    .F(n1567_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1567_5),
    .I3(n1519_10) 
);
defparam n1567_s3.INIT=16'hFF08;
  LUT4 n1566_s3 (
    .F(n1566_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1566_5),
    .I3(n1518_13) 
);
defparam n1566_s3.INIT=16'hFF08;
  LUT4 n1533_s4 (
    .F(n1533_8),
    .I0(n1517_5),
    .I1(n1533_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1533_s4.INIT=16'hC555;
  LUT4 n1532_s4 (
    .F(n1532_8),
    .I0(n1516_5),
    .I1(n1532_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1532_s4.INIT=16'hC555;
  LUT4 n1531_s5 (
    .F(n1531_9),
    .I0(n1515_5),
    .I1(n1531_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1531_s5.INIT=16'hC555;
  LUT4 n1530_s5 (
    .F(n1530_9),
    .I0(n1514_5),
    .I1(n1530_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1530_s5.INIT=16'hC555;
  LUT4 n1517_s5 (
    .F(n1517_9),
    .I0(n1517_5),
    .I1(n1517_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1517_s5.INIT=16'hC555;
  LUT4 n1516_s5 (
    .F(n1516_9),
    .I0(n1516_5),
    .I1(n1516_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1516_s5.INIT=16'hC555;
  LUT4 n1515_s6 (
    .F(n1515_10),
    .I0(n1515_5),
    .I1(n1515_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1515_s6.INIT=16'hC555;
  LUT4 n1514_s8 (
    .F(n1514_12),
    .I0(n1514_5),
    .I1(n1514_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1514_s8.INIT=16'hC555;
  LUT4 n1177_s15 (
    .F(n1177_21),
    .I0(w_address_s_16_5),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1177_s15.INIT=16'h0001;
  LUT4 ff_next_vram3_3_s7 (
    .F(ff_next_vram3_3_12),
    .I0(n729_15),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram3_3_s7.INIT=16'h0001;
  LUT4 n1191_s17 (
    .F(n1191_25),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n744_22) 
);
defparam n1191_s17.INIT=16'h00FE;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_8),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n1513_s25 (
    .F(n1513_32),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram6_3_9) 
);
defparam n1513_s25.INIT=16'h000B;
  LUT3 n744_s17 (
    .F(n744_24),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_pos_x[3]) 
);
defparam n744_s17.INIT=8'hB0;
  LUT4 n1837_s6 (
    .F(n1837_12),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(n1796_5),
    .I3(n1838_8) 
);
defparam n1837_s6.INIT=16'h000B;
  LUT3 ff_screen_h_in_active_s11 (
    .F(ff_screen_h_in_active_17),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_sprite_mode2_4) 
);
defparam ff_screen_h_in_active_s11.INIT=8'h0B;
  LUT4 n834_s21 (
    .F(n834_26),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n834_s21.INIT=16'h0400;
  LUT4 n833_s21 (
    .F(n833_26),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n833_s21.INIT=16'h0400;
  LUT4 n832_s21 (
    .F(n832_26),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n832_s21.INIT=16'h0400;
  LUT4 n831_s22 (
    .F(n831_27),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n831_s22.INIT=16'h0400;
  LUT4 n831_s23 (
    .F(n831_29),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n534_29) 
);
defparam n831_s23.INIT=16'h00FB;
  LUT4 n1838_s6 (
    .F(n1838_10),
    .I0(n1796_5),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3),
    .I3(n1838_8) 
);
defparam n1838_s6.INIT=16'h00BA;
  LUT4 n1836_s3 (
    .F(n1836_9),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(n1796_5),
    .I3(n1840_5) 
);
defparam n1836_s3.INIT=16'h0B00;
  LUT3 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s4.INIT=8'hB0;
  LUT4 n182_s4 (
    .F(n182_10),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s4.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT4 n733_s18 (
    .F(n733_23),
    .I0(GND),
    .I1(n312_6),
    .I2(w_pattern_name_t12_pre_9_2),
    .I3(w_screen_mode[3]) 
);
defparam n733_s18.INIT=16'h9600;
  LUT4 n733_s19 (
    .F(n733_25),
    .I0(n733_23),
    .I1(reg_screen_mode[2]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n1796_5) 
);
defparam n733_s19.INIT=16'h4555;
  LUT4 n138_s5 (
    .F(n138_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(ff_screen_h_in_active_13),
    .I3(ff_screen_h_in_active_17) 
);
defparam n138_s5.INIT=16'h0544;
  LUT4 n736_s20 (
    .F(n736_26),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n534_29),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n736_s20.INIT=16'h0008;
  LUT4 n1207_s13 (
    .F(n1207_19),
    .I0(ff_next_vram0_7_7),
    .I1(w_address_s_16_5),
    .I2(n744_22),
    .I3(w_screen_mode_vram_rdata[24]) 
);
defparam n1207_s13.INIT=16'hF800;
  LUT4 n1205_s13 (
    .F(n1205_19),
    .I0(ff_next_vram0_7_7),
    .I1(w_address_s_16_5),
    .I2(n744_22),
    .I3(w_screen_mode_vram_rdata[25]) 
);
defparam n1205_s13.INIT=16'hF800;
  LUT4 n1203_s13 (
    .F(n1203_19),
    .I0(ff_next_vram0_7_7),
    .I1(w_address_s_16_5),
    .I2(n744_22),
    .I3(w_screen_mode_vram_rdata[26]) 
);
defparam n1203_s13.INIT=16'hF800;
  LUT4 n1201_s13 (
    .F(n1201_19),
    .I0(ff_next_vram0_7_7),
    .I1(w_address_s_16_5),
    .I2(n744_22),
    .I3(w_screen_mode_vram_rdata[27]) 
);
defparam n1201_s13.INIT=16'hF800;
  LUT4 n1175_s13 (
    .F(n1175_19),
    .I0(ff_next_vram0_7_7),
    .I1(w_address_s_16_5),
    .I2(n744_22),
    .I3(w_screen_mode_vram_rdata[8]) 
);
defparam n1175_s13.INIT=16'hF800;
  LUT4 n1173_s13 (
    .F(n1173_19),
    .I0(ff_next_vram0_7_7),
    .I1(w_address_s_16_5),
    .I2(n744_22),
    .I3(w_screen_mode_vram_rdata[9]) 
);
defparam n1173_s13.INIT=16'hF800;
  LUT4 n1171_s13 (
    .F(n1171_19),
    .I0(ff_next_vram0_7_7),
    .I1(w_address_s_16_5),
    .I2(n744_22),
    .I3(w_screen_mode_vram_rdata[10]) 
);
defparam n1171_s13.INIT=16'hF800;
  LUT4 n1169_s13 (
    .F(n1169_19),
    .I0(ff_next_vram0_7_7),
    .I1(w_address_s_16_5),
    .I2(n744_22),
    .I3(w_screen_mode_vram_rdata[11]) 
);
defparam n1169_s13.INIT=16'hF800;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n528_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n728_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n729_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n730_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n731_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n732_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n733_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n734_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n735_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n736_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n737_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n738_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n739_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n740_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n741_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n742_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n743_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n744_10),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n827_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n828_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n829_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n830_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n831_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n832_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n833_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n834_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1145_21),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1147_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1149_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1151_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1153_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1155_19),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1157_19),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1159_19),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1113_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1115_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1117_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1119_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1121_19),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1123_19),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1125_19),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1127_19),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1161_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1163_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1165_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1167_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1169_19),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1171_19),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1173_19),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1175_19),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n835_33),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n836_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n837_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n838_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n839_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n840_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n841_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n842_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1177_15),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1179_15),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1181_15),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1183_15),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1185_21),
    .CLK(clk85m),
    .CE(ff_next_vram5_0_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1187_21),
    .CLK(clk85m),
    .CE(ff_next_vram5_0_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1189_21),
    .CLK(clk85m),
    .CE(ff_next_vram5_0_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1191_21),
    .CLK(clk85m),
    .CE(ff_next_vram5_0_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n851_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n852_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n853_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n854_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n855_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n856_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n857_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n858_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1193_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1195_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1197_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1199_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(n1201_19),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(n1203_19),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(n1205_19),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(n1207_19),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1514_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1515_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1516_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1517_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1518_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1519_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1520_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1523_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1524_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1525_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1526_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1527_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1528_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1529_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1530_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1531_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1532_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1533_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1534_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1535_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1536_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1537_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1538_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1539_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1540_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1541_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1542_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1543_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1544_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1545_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1546_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1547_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1548_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1549_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1550_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1551_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1552_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1553_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1554_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1555_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1556_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1557_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1558_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1559_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1560_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1561_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1562_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1563_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1564_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1565_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1566_7),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1567_7),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1568_7),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1569_7),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1506_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1507_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1508_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1509_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1510_27),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1511_27),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1512_27),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1513_27),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1834_7),
    .CLK(clk85m),
    .CE(n1796_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1835_7),
    .CLK(clk85m),
    .CE(n1796_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1836_9),
    .CLK(clk85m),
    .CE(n1796_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1837_7),
    .CLK(clk85m),
    .CE(n1796_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1838_5),
    .CLK(clk85m),
    .CE(n1796_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1839_4),
    .CLK(clk85m),
    .CE(n1796_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1840_4),
    .CLK(clk85m),
    .CE(n1796_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1841_4),
    .CLK(clk85m),
    .CE(n1796_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n803_s5 (
    .O(n803_9),
    .I0(n803_6),
    .I1(n803_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n804_s5 (
    .O(n804_9),
    .I0(n804_6),
    .I1(n804_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n805_s5 (
    .O(n805_9),
    .I0(n805_6),
    .I1(n805_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n806_s5 (
    .O(n806_9),
    .I0(n806_6),
    .I1(n806_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n807_s5 (
    .O(n807_9),
    .I0(n807_6),
    .I1(n807_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n808_s5 (
    .O(n808_9),
    .I0(n808_6),
    .I1(n808_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n809_s5 (
    .O(n809_9),
    .I0(n809_6),
    .I1(n809_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n810_s5 (
    .O(n810_9),
    .I0(n810_6),
    .I1(n810_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n839_s26 (
    .O(n839_30),
    .I0(n839_28),
    .I1(n823_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n840_s26 (
    .O(n840_30),
    .I0(n840_28),
    .I1(n824_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n841_s26 (
    .O(n841_30),
    .I0(n841_28),
    .I1(n825_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n842_s26 (
    .O(n842_30),
    .I0(n842_28),
    .I1(n826_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n1502_s22 (
    .O(n1502_25),
    .I0(n1502_27),
    .I1(n1394_4),
    .S0(n1513_32) 
);
  MUX2_LUT5 n1503_s22 (
    .O(n1503_25),
    .I0(n1503_27),
    .I1(n1395_4),
    .S0(n1513_32) 
);
  MUX2_LUT5 n1504_s22 (
    .O(n1504_25),
    .I0(n1504_27),
    .I1(n1396_4),
    .S0(n1513_32) 
);
  MUX2_LUT5 n1505_s22 (
    .O(n1505_25),
    .I0(n1505_27),
    .I1(n1397_4),
    .S0(n1513_32) 
);
  MUX2_LUT5 n1510_s22 (
    .O(n1510_25),
    .I0(n1510_29),
    .I1(n1398_4),
    .S0(n1513_32) 
);
  MUX2_LUT5 n1511_s22 (
    .O(n1511_25),
    .I0(n1511_29),
    .I1(n1399_4),
    .S0(n1513_32) 
);
  MUX2_LUT5 n1512_s22 (
    .O(n1512_25),
    .I0(n1512_29),
    .I1(n1400_4),
    .S0(n1513_32) 
);
  MUX2_LUT5 n1513_s22 (
    .O(n1513_25),
    .I0(n1513_29),
    .I1(n1401_4),
    .S0(n1513_32) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_disable,
  n878_17,
  ff_screen_h_in_active_17,
  reg_sprite_16x16,
  n533_3,
  w_screen_v_active,
  ff_screen_h_active,
  n240_5,
  w_sprite_mode2,
  n1245_6,
  reg_212lines_mode,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_7,
  n440_8,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_disable;
input n878_17;
input ff_screen_h_in_active_17;
input reg_sprite_16x16;
input n533_3;
input w_screen_v_active;
input ff_screen_h_active;
input n240_5;
input w_sprite_mode2;
input n1245_6;
input reg_212lines_mode;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_7;
output n440_8;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n320_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n79_7;
wire n317_7;
wire n440_5;
wire n438_5;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire ff_selected_en_8;
wire n319_8;
wire n327_10;
wire n88_7;
wire n88_8;
wire n78_8;
wire n77_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire ff_selected_en_11;
wire ff_selected_count_3_10;
wire n77_10;
wire n78_10;
wire n80_9;
wire n81_9;
wire n88_10;
wire n438_7;
wire n322_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT4 n440_s1 (
    .F(n440_4),
    .I0(w_screen_pos_x[0]),
    .I1(n440_5),
    .I2(n440_8),
    .I3(ff_vram_valid_9) 
);
defparam n440_s1.INIT=16'h4000;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(w_selected_en),
    .I1(ff_selected_count_3_10),
    .I2(ff_selected_count_3_8),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(w_selected_count[3]),
    .I1(ff_selected_en_7),
    .I2(n327_9),
    .I3(ff_selected_en_8) 
);
defparam ff_selected_en_s3.INIT=16'h004F;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n319_s2 (
    .F(n319_7),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n317_7) 
);
defparam n319_s2.INIT=8'h60;
  LUT4 n327_s4 (
    .F(n327_9),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(n327_10),
    .I3(ff_screen_h_in_active_17) 
);
defparam n327_s4.INIT=16'h1000;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_7),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(ff_screen_h_in_active_17) 
);
defparam n317_s2.INIT=8'h10;
  LUT2 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x[1]),
    .I1(w_screen_pos_x[2]) 
);
defparam n440_s2.INIT=4'h8;
  LUT4 n438_s2 (
    .F(n438_5),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(n533_3) 
);
defparam n438_s2.INIT=16'h4000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[5]),
    .I1(ff_select_finish_10),
    .I2(n240_5),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h4000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s4.INIT=16'h0B00;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(ff_selected_count_3_8),
    .I3(ff_screen_h_in_active_17) 
);
defparam ff_selected_en_s5.INIT=16'h0100;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT2 n327_s5 (
    .F(n327_10),
    .I0(ff_selected_count_3_10),
    .I1(ff_select_finish_9) 
);
defparam n327_s5.INIT=4'h1;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_6) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n77_s3 (
    .F(n77_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n77_s3.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s5.INIT=16'h9000;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s6.INIT=16'h0100;
  LUT3 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(ff_selected_en_10),
    .I1(n240_5),
    .I2(ff_selected_en_11) 
);
defparam ff_selected_en_s6.INIT=8'h80;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s7.INIT=16'hF331;
  LUT4 ff_selected_en_s8 (
    .F(ff_selected_en_11),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s8.INIT=16'h0100;
  LUT4 ff_selected_count_3_s6 (
    .F(ff_selected_count_3_10),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s6.INIT=16'h0004;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n440_s4.INIT=16'h0008;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_6),
    .I2(n77_8),
    .I3(ff_current_plane_num[4]) 
);
defparam n77_s4.INIT=16'h0BB0;
  LUT4 n78_s4 (
    .F(n78_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_6),
    .I2(n78_8),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s4.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_6),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n1245_6) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n88_s4 (
    .F(n88_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n1245_6),
    .I2(n88_8),
    .I3(n438_5) 
);
defparam n88_s4.INIT=16'hF400;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n438_5) 
);
defparam n438_s3.INIT=16'h8000;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_17),
    .I3(ff_screen_h_in_active_17) 
);
defparam n322_s3.INIT=16'h0100;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_10),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_10),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_10),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_7,
  n878_17,
  ff_vram_valid_9,
  n533_3,
  reg_sprite_16x16,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  n878_18,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_6,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_7;
input n878_17;
input ff_vram_valid_9;
input n533_3;
input reg_sprite_16x16;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input n878_18;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_6;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1424_8;
wire n1473_7;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1427_8;
wire n1426_8;
wire n1425_8;
wire n1280_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_active_9;
wire ff_active_10;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire n1245_5;
wire ff_current_plane_2_13;
wire ff_active_11;
wire ff_current_plane_2_14;
wire ff_current_plane_2_15;
wire ff_vram_address_16_8;
wire ff_current_plane_2_17;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1245_s0 (
    .F(n1245_3),
    .I0(w_screen_pos_x_Z[13]),
    .I1(reg_display_on),
    .I2(ff_state_1_7),
    .I3(n1245_4) 
);
defparam n1245_s0.INIT=16'h4000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_vram_valid_7),
    .I3(ff_current_plane_2_17) 
);
defparam ff_current_plane_2_s5.INIT=16'hACFF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active),
    .I2(ff_active_9),
    .I3(ff_active_10) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_init_27 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_1 ),
    .I0(\ff_selected_ram[0]_ER_init_28 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT2 n1424_s3 (
    .F(n1424_8),
    .I0(n1424_9),
    .I1(ff_current_plane_2_17) 
);
defparam n1424_s3.INIT=4'h4;
  LUT2 n1473_s2 (
    .F(n1473_7),
    .I0(reg_display_on),
    .I1(ff_active_10) 
);
defparam n1473_s2.INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n533_3) 
);
defparam n1449_s2.INIT=8'h80;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT2 n1427_s3 (
    .F(n1427_8),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane_2_17) 
);
defparam n1427_s3.INIT=4'h4;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_17) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_17) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT3 n1280_s3 (
    .F(n1280_8),
    .I0(ff_state[0]),
    .I1(n1245_3),
    .I2(n878_17) 
);
defparam n1280_s3.INIT=8'h01;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(n1245_5),
    .I1(w_screen_pos_x_Z[4]),
    .I2(ff_vram_valid_7),
    .I3(n1245_6) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_13),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_current_plane_2_13) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_11),
    .I1(w_screen_pos_x_Z[13]),
    .I2(ff_state_1_7),
    .I3(n1245_4) 
);
defparam ff_active_s5.INIT=16'h1000;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h807F;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(ff_sprite_mode2),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'hAFC0;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n533_3) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[12]) 
);
defparam n1245_s2.INIT=16'h4000;
  LUT4 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1245_s3.INIT=16'h0001;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(ff_current_plane_2_14),
    .I1(ff_current_plane_2_15),
    .I2(n1424_9),
    .I3(w_selected_count[3]) 
);
defparam ff_current_plane_2_s8.INIT=16'h0440;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s6.INIT=16'h0001;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s9.INIT=16'hEB7D;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s10.INIT=16'h7887;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_17) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_active_10) 
);
defparam ff_current_plane_2_s11.INIT=16'h007F;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_2 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_26 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n6_8,
  ff_vram_valid_7,
  ff_active_d1,
  n240_5,
  n959_42,
  ff_read_color_13,
  reg_sprite_16x16,
  reg_color0_opaque,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n878_18,
  n1177_8,
  n538_6,
  n1177_10,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n6_8;
input ff_vram_valid_7;
input ff_active_d1;
input n240_5;
input n959_42;
input ff_read_color_13;
input reg_sprite_16x16;
input reg_color0_opaque;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [3:0] ff_status_register_pointer;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n878_18;
output n1177_8;
output n538_6;
output n1177_10;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_pre_pixel_color_en_8;
wire n1152_7;
wire n1143_7;
wire n1142_7;
wire n1140_7;
wire n1139_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1141_8;
wire n889_8;
wire n878_19;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire n1009_11;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n538_8;
wire n1141_10;
wire n1144_9;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1149_9;
wire n1150_10;
wire n1151_10;
wire n1153_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_12;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_10;
wire n892_10;
wire ff_current_plane_3_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n878_s14.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'h0100;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(ff_pixel_color_en_10),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1143_s2.INIT=16'h010E;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(ff_sprite_collision_7),
    .I2(w_screen_pos_x_Z[9]),
    .I3(n1143_7) 
);
defparam n1142_s2.INIT=16'h3012;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_8),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT4 n1139_s2 (
    .F(n1139_7),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_sprite_collision_7),
    .I3(n6_8) 
);
defparam n1139_s2.INIT=16'h0E00;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(n878_19),
    .I1(w_screen_pos_x_Z[4]),
    .I2(ff_state_1_7),
    .I3(n6_8) 
);
defparam n878_s15.INIT=16'h8000;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_8),
    .I3(n1009_9) 
);
defparam n1009_s1.INIT=16'h0035;
  LUT4 n1009_s2 (
    .F(n1009_5),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_9),
    .I3(n1009_8) 
);
defparam n1009_s2.INIT=16'h3050;
  LUT4 n1009_s3 (
    .F(n1009_6),
    .I0(n1009_10),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s3.INIT=16'hFDBF;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(n1009_11),
    .I1(n923_2),
    .I2(ff_active),
    .I3(ff_vram_valid_7) 
);
defparam n1009_s4.INIT=16'h8000;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_5) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_5) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_5) 
);
defparam n733_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n959_42),
    .I1(ff_read_color_13) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(w_sprite_collision),
    .I1(n240_5),
    .I2(ff_sprite_collision_9),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s5.INIT=16'h0100;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT4 n1141_s3 (
    .F(n1141_8),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s3.INIT=16'hE000;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT2 n1177_s3 (
    .F(n1177_8),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1177_s3.INIT=4'h1;
  LUT3 n878_s16 (
    .F(n878_19),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]) 
);
defparam n878_s16.INIT=8'h80;
  LUT3 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s5.INIT=8'h35;
  LUT3 n1009_s6 (
    .F(n1009_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s6.INIT=8'h35;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[7]),
    .I3(w_offset_x[6]) 
);
defparam n1009_s7.INIT=16'h7F01;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s8.INIT=16'hF331;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s6.INIT=16'h0100;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[3]),
    .I1(reg_color0_opaque) 
);
defparam ff_sprite_collision_s7.INIT=4'h1;
  LUT4 n1177_s4 (
    .F(n1177_10),
    .I0(n1177_8),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_read_color_13) 
);
defparam n1177_s4.INIT=16'hFDFF;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_5),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n1141_s4 (
    .F(n1141_10),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1141_8) 
);
defparam n1141_s4.INIT=16'h0770;
  LUT4 n1144_s3 (
    .F(n1144_9),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1144_s3.INIT=16'h7007;
  LUT3 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n959_42),
    .I2(ff_read_color_13) 
);
defparam n1145_s4.INIT=8'h15;
  LUT3 n1146_s3 (
    .F(n1146_9),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1146_s3.INIT=8'h70;
  LUT3 n1147_s3 (
    .F(n1147_9),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1147_s3.INIT=8'h70;
  LUT4 n1149_s3 (
    .F(n1149_9),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_8) 
);
defparam n1149_s3.INIT=16'h7000;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_8) 
);
defparam n1150_s4.INIT=16'h0770;
  LUT4 n1151_s4 (
    .F(n1151_10),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(n1151_8),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s4.INIT=16'h0770;
  LUT4 n1153_s3 (
    .F(n1153_9),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s3.INIT=16'h0770;
  LUT3 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n959_42),
    .I2(ff_read_color_13) 
);
defparam n1154_s3.INIT=8'h15;
  LUT3 n1155_s3 (
    .F(n1155_9),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=8'h70;
  LUT3 n1156_s3 (
    .F(n1156_9),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=8'h70;
  LUT3 n1157_s3 (
    .F(n1157_9),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n959_42),
    .I2(ff_read_color_13),
    .I3(n1177_10) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_12),
    .I0(n959_42),
    .I1(ff_read_color_13),
    .I2(ff_sprite_collision_8),
    .I3(n1177_10) 
);
defparam ff_sprite_collision_s8.INIT=16'h70FF;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n240_5) 
);
defparam ff_pixel_color_en_s4.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_12),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_disable,
  ff_screen_h_in_active_17,
  reg_sprite_16x16,
  n533_3,
  w_screen_v_active,
  n240_5,
  reg_212lines_mode,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n6_8,
  n959_42,
  ff_read_color_13,
  reg_color0_opaque,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  w_sprite_mode2_6,
  ff_vram_valid,
  n440_8,
  w_ic_vram_valid,
  n1245_6,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_8,
  n1177_10,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_disable;
input ff_screen_h_in_active_17;
input reg_sprite_16x16;
input n533_3;
input w_screen_v_active;
input n240_5;
input reg_212lines_mode;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n6_8;
input n959_42;
input ff_read_color_13;
input reg_color0_opaque;
input [13:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output w_sprite_mode2_6;
output ff_vram_valid;
output n440_8;
output w_ic_vram_valid;
output n1245_6;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_8;
output n1177_10;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire n40_7;
wire ff_screen_h_active_10;
wire w_sprite_mode2;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n878_17;
wire n878_18;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT3 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n40_s2.INIT=8'hEF;
  LUT4 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam w_sprite_mode2_s1.INIT=16'h0100;
  LUT2 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(reg_screen_mode[1]),
    .I1(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s2.INIT=4'h4;
  LUT4 w_sprite_mode2_s3 (
    .F(w_sprite_mode2_6),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s3.INIT=16'h0B3C;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_10),
    .I0(n878_17),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(n878_18) 
);
defparam ff_screen_h_active_s4.INIT=16'hABAA;
  LUT3 w_sprite_mode2_s4 (
    .F(w_sprite_mode2),
    .I0(w_sprite_mode2_4),
    .I1(reg_screen_mode[1]),
    .I2(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s4.INIT=8'h10;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_10),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_17(n878_17),
    .ff_screen_h_in_active_17(ff_screen_h_in_active_17),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n533_3(n533_3),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n240_5(n240_5),
    .w_sprite_mode2(w_sprite_mode2),
    .n1245_6(n1245_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n440_8(n440_8),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n878_17(n878_17),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n533_3(n533_3),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n878_18(n878_18),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_6(n1245_6),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n6_8(n6_8),
    .ff_vram_valid_7(ff_vram_valid_7),
    .ff_active_d1(ff_active_d1),
    .n240_5(n240_5),
    .n959_42(n959_42),
    .ff_read_color_13(ff_read_color_13),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_color0_opaque(reg_color0_opaque),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n878_18(n878_18),
    .n1177_8(n1177_8),
    .n538_6(n538_6),
    .n1177_10(n1177_10),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n103_8,
  reg_50hz_mode,
  n62_8,
  n62_10,
  reg_interlace_mode,
  w_4colors_mode,
  w_address_s_16_5,
  n240_4,
  w_address_s_16_6,
  reg_display_on,
  n6_8,
  reg_scroll_planes,
  w_address_s_6_10,
  reg_left_mask,
  reg_sprite_magify,
  reg_sprite_disable,
  reg_sprite_16x16,
  n240_5,
  ff_reset_n2_1,
  n959_42,
  ff_read_color_13,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_pattern_name_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_7,
  w_screen_mode_vram_valid,
  n534_29,
  n533_3,
  w_screen_mode_3_3,
  n1796_4,
  n1796_5,
  n837_30,
  ff_screen_h_in_active_17,
  w_sprite_mode2_4,
  ff_vram_valid,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_8,
  n1177_10,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n103_8;
input reg_50hz_mode;
input n62_8;
input n62_10;
input reg_interlace_mode;
input w_4colors_mode;
input w_address_s_16_5;
input n240_4;
input w_address_s_16_6;
input reg_display_on;
input n6_8;
input reg_scroll_planes;
input w_address_s_6_10;
input reg_left_mask;
input reg_sprite_magify;
input reg_sprite_disable;
input reg_sprite_16x16;
input n240_5;
input ff_reset_n2_1;
input n959_42;
input ff_read_color_13;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:10] reg_pattern_name_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_7;
output w_screen_mode_vram_valid;
output n534_29;
output n533_3;
output w_screen_mode_3_3;
output n1796_4;
output n1796_5;
output n837_30;
output ff_screen_h_in_active_17;
output w_sprite_mode2_4;
output ff_vram_valid;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_8;
output n1177_10;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire w_sprite_mode2_5;
wire w_sprite_mode2_6;
wire n440_8;
wire n1245_6;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n103_8(n103_8),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_8(n62_8),
    .n62_10(n62_10),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_7(ff_v_active_7),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_4colors_mode(w_4colors_mode),
    .n440_8(n440_8),
    .w_address_s_16_5(w_address_s_16_5),
    .n240_4(n240_4),
    .w_screen_v_active(w_screen_v_active),
    .w_address_s_16_6(w_address_s_16_6),
    .reg_display_on(reg_display_on),
    .n1245_6(n1245_6),
    .n6_8(n6_8),
    .reg_scroll_planes(reg_scroll_planes),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_address_s_6_10(w_address_s_6_10),
    .reg_left_mask(reg_left_mask),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .n534_29(n534_29),
    .ff_state_1_7(ff_state_1_7),
    .n533_3(n533_3),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n1796_4(n1796_4),
    .n1796_5(n1796_5),
    .n837_30(n837_30),
    .ff_screen_h_in_active_17(ff_screen_h_in_active_17),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_screen_h_in_active_17(ff_screen_h_in_active_17),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n533_3(n533_3),
    .w_screen_v_active(w_screen_v_active),
    .n240_5(n240_5),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n6_8(n6_8),
    .n959_42(n959_42),
    .ff_read_color_13(ff_read_color_13),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .ff_vram_valid(ff_vram_valid),
    .n440_8(n440_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_6(n1245_6),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_8(n1177_8),
    .n1177_10(n1177_10),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  w_command_vram_rdata_en,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  n355_7,
  w_pulse1,
  ff_vram_valid_8,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  w_cache_flush_end,
  n5284_7,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input w_command_vram_rdata_en;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input n355_7;
input w_pulse1;
input ff_vram_valid_8;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output w_cache_flush_end;
output n5284_7;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_address_16_14;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5625_8;
wire n5624_8;
wire n5623_8;
wire n5622_8;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5851_12;
wire n5852_10;
wire n5852_11;
wire n5853_10;
wire n5853_11;
wire n5854_10;
wire n5854_11;
wire n5855_10;
wire n5855_11;
wire n5856_10;
wire n5856_11;
wire n5857_10;
wire n5857_11;
wire n5858_10;
wire n5858_11;
wire n5859_10;
wire n5859_11;
wire n5860_10;
wire n5860_11;
wire n5861_10;
wire n5861_11;
wire n5862_10;
wire n5862_11;
wire n5863_10;
wire n5863_11;
wire n5864_10;
wire n5864_11;
wire n5865_10;
wire n5865_11;
wire n5866_6;
wire n5866_7;
wire n5867_5;
wire n5867_6;
wire n5867_7;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5871_8;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5886_8;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_8;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5899_13;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire ff_cache0_already_read_9;
wire ff_cache0_already_read_10;
wire ff_cache0_already_read_11;
wire ff_cache1_already_read_9;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_10;
wire ff_cache3_already_read_11;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire ff_flush_state_2_9;
wire n6693_11;
wire n6693_12;
wire ff_vram_wdata_31_9;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_12;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_12;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_12;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_16_11;
wire ff_cache2_address_16_12;
wire ff_cache2_address_16_13;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_12;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_11;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_11;
wire ff_cache2_data_en_9;
wire ff_cache3_data_en_9;
wire ff_cache3_data_en_11;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_14;
wire ff_cache3_data_mask_3_12;
wire ff_cache3_data_mask_3_14;
wire ff_cache3_data_mask_3_15;
wire ff_vram_valid_8_29;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire ff_vram_address_16_16;
wire n6411_9;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6695_13;
wire n6695_14;
wire n6693_14;
wire n5850_10;
wire n5643_9;
wire n5643_10;
wire n5642_9;
wire n5641_9;
wire n5640_9;
wire n5625_9;
wire n5851_13;
wire n5851_15;
wire n5851_16;
wire n5852_12;
wire n5852_13;
wire n5853_12;
wire n5853_13;
wire n5854_12;
wire n5854_13;
wire n5855_12;
wire n5855_13;
wire n5856_12;
wire n5856_13;
wire n5857_12;
wire n5857_13;
wire n5858_12;
wire n5858_13;
wire n5859_12;
wire n5859_13;
wire n5860_12;
wire n5860_13;
wire n5861_12;
wire n5861_13;
wire n5861_14;
wire n5862_12;
wire n5862_13;
wire n5863_12;
wire n5863_13;
wire n5864_12;
wire n5864_13;
wire n5865_12;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_8;
wire n5866_9;
wire n5866_10;
wire n5866_11;
wire n5866_12;
wire n5867_8;
wire n5867_9;
wire n5867_10;
wire n5867_11;
wire n5867_12;
wire n5867_13;
wire n5868_7;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_12;
wire n5868_13;
wire n5869_7;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5869_11;
wire n5869_12;
wire n5870_7;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5871_9;
wire n5871_10;
wire n5871_13;
wire n5871_14;
wire n5871_15;
wire n5872_7;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5872_12;
wire n5873_7;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5873_12;
wire n5874_7;
wire n5874_8;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5875_7;
wire n5875_8;
wire n5875_9;
wire n5875_11;
wire n5875_12;
wire n5875_13;
wire n5876_7;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_11;
wire n5876_12;
wire n5877_7;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5878_7;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5880_7;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5881_7;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5882_12;
wire n5883_7;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5883_12;
wire n5884_7;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5884_11;
wire n5885_7;
wire n5885_8;
wire n5885_9;
wire n5885_10;
wire n5885_11;
wire n5885_12;
wire n5886_9;
wire n5886_10;
wire n5886_11;
wire n5886_12;
wire n5886_13;
wire n5886_16;
wire n5887_8;
wire n5887_9;
wire n5887_10;
wire n5887_11;
wire n5887_12;
wire n5888_7;
wire n5888_8;
wire n5888_9;
wire n5888_10;
wire n5888_11;
wire n5889_7;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5889_11;
wire n5889_12;
wire n5890_7;
wire n5890_8;
wire n5890_9;
wire n5890_10;
wire n5890_11;
wire n5890_12;
wire n5891_7;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5891_11;
wire n5892_9;
wire n5892_10;
wire n5892_11;
wire n5892_12;
wire n5892_13;
wire n5892_14;
wire n5893_7;
wire n5893_8;
wire n5893_9;
wire n5893_10;
wire n5893_11;
wire n5894_8;
wire n5894_10;
wire n5894_11;
wire n5895_7;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5895_11;
wire n5896_7;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5896_11;
wire n5897_7;
wire n5897_8;
wire n5897_10;
wire n5897_11;
wire n5897_12;
wire n5898_13;
wire n5898_15;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5898_19;
wire n5898_20;
wire n5898_21;
wire n5898_22;
wire n5898_23;
wire n5899_14;
wire n5899_16;
wire n5899_17;
wire n5899_18;
wire n5899_19;
wire n5899_20;
wire n5900_13;
wire n5900_14;
wire n5901_12;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire ff_cache1_already_read_11;
wire ff_cache1_already_read_12;
wire ff_cache1_already_read_13;
wire ff_cache2_already_read_14;
wire ff_cache3_already_read_12;
wire ff_cache0_address_15_14;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache3_address_16_13;
wire ff_cache3_address_16_14;
wire ff_cache3_address_16_16;
wire ff_cache3_data_31_14;
wire ff_cache3_data_31_15;
wire ff_vram_address_16_17;
wire ff_cache1_data_en_12;
wire ff_cache0_data_mask_2_15;
wire ff_cache1_data_mask_3_15;
wire ff_vram_address_16_18;
wire ff_vram_address_16_19;
wire ff_vram_address_16_20;
wire n6695_15;
wire n6695_16;
wire n6695_17;
wire n5851_17;
wire n5851_19;
wire n5851_20;
wire n5852_15;
wire n5852_16;
wire n5853_14;
wire n5853_15;
wire n5853_16;
wire n5853_17;
wire n5854_15;
wire n5854_16;
wire n5855_14;
wire n5855_15;
wire n5855_16;
wire n5856_15;
wire n5856_16;
wire n5857_14;
wire n5857_15;
wire n5857_16;
wire n5858_14;
wire n5858_15;
wire n5858_16;
wire n5859_14;
wire n5859_15;
wire n5859_16;
wire n5860_14;
wire n5860_15;
wire n5860_16;
wire n5861_15;
wire n5861_16;
wire n5861_17;
wire n5861_18;
wire n5861_19;
wire n5862_15;
wire n5862_16;
wire n5863_15;
wire n5863_16;
wire n5864_15;
wire n5864_16;
wire n5866_14;
wire n5866_15;
wire n5866_16;
wire n5866_18;
wire n5866_19;
wire n5867_14;
wire n5867_15;
wire n5867_16;
wire n5867_17;
wire n5867_18;
wire n5868_14;
wire n5868_15;
wire n5868_17;
wire n5868_18;
wire n5868_19;
wire n5868_20;
wire n5869_13;
wire n5869_14;
wire n5869_15;
wire n5869_16;
wire n5870_13;
wire n5870_14;
wire n5870_15;
wire n5870_17;
wire n5871_17;
wire n5871_18;
wire n5872_13;
wire n5872_14;
wire n5872_15;
wire n5872_16;
wire n5873_13;
wire n5873_14;
wire n5873_15;
wire n5873_16;
wire n5874_13;
wire n5874_14;
wire n5874_15;
wire n5875_14;
wire n5875_15;
wire n5875_16;
wire n5875_17;
wire n5876_13;
wire n5876_14;
wire n5876_15;
wire n5876_16;
wire n5877_12;
wire n5877_13;
wire n5877_14;
wire n5878_12;
wire n5878_13;
wire n5878_14;
wire n5878_15;
wire n5878_16;
wire n5878_17;
wire n5879_12;
wire n5879_13;
wire n5879_14;
wire n5879_15;
wire n5879_16;
wire n5879_17;
wire n5880_12;
wire n5880_13;
wire n5880_14;
wire n5880_15;
wire n5880_17;
wire n5880_18;
wire n5881_12;
wire n5881_13;
wire n5881_14;
wire n5881_15;
wire n5882_13;
wire n5882_14;
wire n5882_15;
wire n5882_16;
wire n5882_17;
wire n5883_13;
wire n5883_14;
wire n5883_15;
wire n5883_16;
wire n5884_12;
wire n5884_13;
wire n5884_14;
wire n5884_15;
wire n5884_16;
wire n5885_13;
wire n5885_14;
wire n5885_15;
wire n5885_16;
wire n5886_18;
wire n5886_19;
wire n5886_20;
wire n5886_21;
wire n5886_22;
wire n5886_23;
wire n5887_13;
wire n5887_14;
wire n5887_15;
wire n5887_16;
wire n5887_17;
wire n5888_14;
wire n5888_15;
wire n5888_16;
wire n5888_17;
wire n5888_18;
wire n5889_13;
wire n5889_14;
wire n5889_15;
wire n5890_13;
wire n5890_14;
wire n5890_15;
wire n5890_16;
wire n5891_12;
wire n5891_13;
wire n5891_14;
wire n5891_15;
wire n5891_16;
wire n5891_17;
wire n5892_15;
wire n5893_14;
wire n5893_15;
wire n5893_16;
wire n5893_17;
wire n5894_12;
wire n5894_13;
wire n5894_14;
wire n5895_14;
wire n5895_15;
wire n5895_16;
wire n5895_17;
wire n5896_12;
wire n5896_13;
wire n5896_14;
wire n5896_15;
wire n5897_13;
wire n5897_14;
wire n5897_15;
wire n5897_16;
wire n5900_15;
wire ff_cache2_address_16_16;
wire ff_busy_11;
wire n5886_25;
wire ff_cache2_address_16_18;
wire ff_cache3_already_read_15;
wire ff_cache2_already_read_16;
wire n5894_17;
wire ff_cache3_data_31_17;
wire n5895_19;
wire n5893_19;
wire n5888_20;
wire ff_cache1_already_read_15;
wire n5895_21;
wire n5893_21;
wire n5888_22;
wire ff_vram_wdata_31_13;
wire ff_cache_vram_rdata_en_12;
wire n6188_10;
wire ff_vram_address_16_23;
wire n5887_19;
wire n5868_22;
wire n5851_22;
wire n5866_21;
wire ff_cache1_address_16_16;
wire n5868_24;
wire n5871_20;
wire ff_cache0_data_31_15;
wire n5630_11;
wire n5635_11;
wire n5640_11;
wire ff_cache0_data_23_14;
wire n5631_11;
wire n5636_11;
wire n5641_11;
wire ff_cache0_data_15_14;
wire n5632_11;
wire n5637_11;
wire n5642_11;
wire ff_cache0_data_7_14;
wire n5633_11;
wire n5638_11;
wire n5643_13;
wire ff_cache3_data_mask_0_15;
wire ff_cache3_data_mask_1_15;
wire ff_cache3_data_mask_2_15;
wire ff_cache3_data_mask_3_20;
wire ff_cache2_data_31_14;
wire ff_cache2_already_read_18;
wire ff_cache0_address_15_16;
wire n5899_22;
wire n5871_22;
wire n5894_19;
wire ff_cache1_address_16_18;
wire ff_vram_address_16_25;
wire ff_cache1_data_31_16;
wire n6694_13;
wire ff_cache0_data_mask_2_17;
wire ff_vram_wdata_31_15;
wire n5022_10;
wire ff_cache3_address_16_18;
wire n6693_18;
wire ff_cache0_already_read_14;
wire ff_cache1_data_31_18;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire n5894_21;
wire n5892_18;
wire n5890_19;
wire n5885_19;
wire n5883_19;
wire n5880_20;
wire n5877_17;
wire n5873_19;
wire n5871_24;
wire n5869_19;
wire n5867_21;
wire n5866_23;
wire n5865_18;
wire n5864_18;
wire n5886_27;
wire n5897_18;
wire ff_cache2_data_en_12;
wire n5863_18;
wire n5862_18;
wire n5856_18;
wire n5854_18;
wire n5852_18;
wire n5851_24;
wire n5882_19;
wire n5870_19;
wire n6695_20;
wire ff_cache3_data_mask_3_22;
wire n5625_12;
wire ff_cache3_data_en_13;
wire ff_cache0_data_en_13;
wire ff_vram_wdata_31_17;
wire n6692_11;
wire n5875_19;
wire n5898_25;
wire n5886_29;
wire ff_cache1_data_en_14;
wire n5892_20;
wire n5866_25;
wire n5643_15;
wire n6694_15;
wire ff_cache0_address_15_18;
wire n5871_26;
wire n5886_31;
wire n5892_22;
wire ff_cache2_already_read_20;
wire ff_cache2_data_15_13;
wire ff_cache3_data_15_13;
wire ff_cache2_data_23_13;
wire ff_cache3_data_23_13;
wire ff_cache2_data_31_16;
wire ff_cache3_data_31_19;
wire ff_cache2_data_7_13;
wire ff_cache3_data_7_13;
wire ff_cache3_data_31_21;
wire ff_cache1_data_31_20;
wire ff_cache3_already_read_17;
wire ff_cache0_already_read_16;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire n5023_8;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s3 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s3.INIT=8'hCA;
  LUT3 n101_s4 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s4.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s3 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s3.INIT=8'hCA;
  LUT3 n116_s4 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s4.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s3 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s3.INIT=8'hCA;
  LUT3 n122_s4 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s4.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n81_9),
    .I2(n5851_11),
    .I3(n5851_12) 
);
defparam n5851_s6.INIT=16'h000E;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5851_10),
    .I1(n82_9),
    .I2(n5852_10),
    .I3(n5852_11) 
);
defparam n5852_s6.INIT=16'h000E;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5851_10),
    .I1(n83_9),
    .I2(n5853_10),
    .I3(n5853_11) 
);
defparam n5853_s6.INIT=16'h000E;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5851_10),
    .I1(n84_9),
    .I2(n5854_10),
    .I3(n5854_11) 
);
defparam n5854_s6.INIT=16'h000E;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5851_10),
    .I1(n85_9),
    .I2(n5855_10),
    .I3(n5855_11) 
);
defparam n5855_s6.INIT=16'h000E;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5851_10),
    .I1(n86_9),
    .I2(n5856_10),
    .I3(n5856_11) 
);
defparam n5856_s6.INIT=16'h000E;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5851_10),
    .I1(n87_9),
    .I2(n5857_10),
    .I3(n5857_11) 
);
defparam n5857_s6.INIT=16'h000E;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5851_10),
    .I1(n88_9),
    .I2(n5858_10),
    .I3(n5858_11) 
);
defparam n5858_s6.INIT=16'h000E;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5851_10),
    .I1(n89_9),
    .I2(n5859_10),
    .I3(n5859_11) 
);
defparam n5859_s6.INIT=16'h000E;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5851_10),
    .I1(n90_9),
    .I2(n5860_10),
    .I3(n5860_11) 
);
defparam n5860_s6.INIT=16'h000E;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5851_10),
    .I1(n91_9),
    .I2(n5861_10),
    .I3(n5861_11) 
);
defparam n5861_s6.INIT=16'h000E;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5851_10),
    .I1(n92_9),
    .I2(n5862_10),
    .I3(n5862_11) 
);
defparam n5862_s6.INIT=16'h000E;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5851_10),
    .I1(n93_9),
    .I2(n5863_10),
    .I3(n5863_11) 
);
defparam n5863_s6.INIT=16'h000E;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5851_10),
    .I1(n94_9),
    .I2(n5864_10),
    .I3(n5864_11) 
);
defparam n5864_s6.INIT=16'h000E;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5851_10),
    .I1(n95_9),
    .I2(n5865_10),
    .I3(n5865_11) 
);
defparam n5865_s6.INIT=16'h000E;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_25),
    .I1(n96_9),
    .I2(n5866_6),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'h000E;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n5867_6),
    .I2(n97_9),
    .I3(n5867_7) 
);
defparam n5867_s1.INIT=16'hF011;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5867_7),
    .I1(n98_9),
    .I2(n5868_5),
    .I3(n5868_6) 
);
defparam n5868_s1.INIT=16'h000D;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n5869_6),
    .I2(n99_9),
    .I3(n5867_7) 
);
defparam n5869_s1.INIT=16'hF011;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n100_9),
    .I3(n5867_7) 
);
defparam n5870_s1.INIT=16'hF011;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n5871_26),
    .I3(n5871_8) 
);
defparam n5871_s1.INIT=16'h000D;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n5872_6),
    .I2(n102_9),
    .I3(n5867_7) 
);
defparam n5872_s1.INIT=16'hF011;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n103_9),
    .I3(n5867_7) 
);
defparam n5873_s1.INIT=16'hF011;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5874_6),
    .I2(n104_9),
    .I3(n5867_7) 
);
defparam n5874_s1.INIT=16'hF011;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5866_25),
    .I1(n105_9),
    .I2(n5875_5),
    .I3(n5875_6) 
);
defparam n5875_s1.INIT=16'h000E;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n106_9),
    .I3(n5867_7) 
);
defparam n5876_s1.INIT=16'hF011;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5866_25),
    .I1(n107_9),
    .I2(n5877_5),
    .I3(n5877_6) 
);
defparam n5877_s1.INIT=16'h000E;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5867_7),
    .I1(n108_9),
    .I2(n5878_5),
    .I3(n5878_6) 
);
defparam n5878_s1.INIT=16'h000D;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5867_7),
    .I1(n109_9),
    .I2(n5879_5),
    .I3(n5879_6) 
);
defparam n5879_s1.INIT=16'h000D;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5867_7),
    .I1(n110_9),
    .I2(n5880_5),
    .I3(n5880_6) 
);
defparam n5880_s1.INIT=16'h000D;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n111_9),
    .I3(n5867_7) 
);
defparam n5881_s1.INIT=16'hF011;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5867_7),
    .I1(n112_9),
    .I2(n5882_5),
    .I3(n5882_6) 
);
defparam n5882_s1.INIT=16'h000D;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5866_25),
    .I1(n113_9),
    .I2(n5883_5),
    .I3(n5883_6) 
);
defparam n5883_s1.INIT=16'h000E;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5867_7),
    .I1(n114_9),
    .I2(n5884_5),
    .I3(n5884_6) 
);
defparam n5884_s1.INIT=16'h000D;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5885_5),
    .I1(n5885_6),
    .I2(n115_9),
    .I3(n5867_7) 
);
defparam n5885_s1.INIT=16'hF011;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n5886_31),
    .I3(n5886_8) 
);
defparam n5886_s1.INIT=16'h000D;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5887_6),
    .I2(n117_9),
    .I3(n5867_7) 
);
defparam n5887_s1.INIT=16'hF011;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5867_7),
    .I1(n118_9),
    .I2(n5888_5),
    .I3(n5888_6) 
);
defparam n5888_s1.INIT=16'h000D;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5889_5),
    .I1(n5889_6),
    .I2(n119_9),
    .I3(n5867_7) 
);
defparam n5889_s1.INIT=16'hF011;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5890_6),
    .I2(n120_9),
    .I3(n5867_7) 
);
defparam n5890_s1.INIT=16'hF011;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5867_7),
    .I1(n121_9),
    .I2(n5891_5),
    .I3(n5891_6) 
);
defparam n5891_s1.INIT=16'h000D;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_20),
    .I2(n5892_22),
    .I3(n5892_8) 
);
defparam n5892_s1.INIT=16'h000B;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5867_7),
    .I1(n123_9),
    .I2(n5893_5),
    .I3(n5893_6) 
);
defparam n5893_s1.INIT=16'h000D;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5866_25),
    .I1(n124_9),
    .I2(n5894_5),
    .I3(n5894_6) 
);
defparam n5894_s1.INIT=16'h000E;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5867_7),
    .I1(n125_9),
    .I2(n5895_5),
    .I3(n5895_6) 
);
defparam n5895_s1.INIT=16'h000D;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5896_6),
    .I2(n126_9),
    .I3(n5867_7) 
);
defparam n5896_s1.INIT=16'hF011;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5866_25),
    .I1(n127_9),
    .I2(n5897_5),
    .I3(n5897_6) 
);
defparam n5897_s1.INIT=16'h000E;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(n5898_10),
    .I2(n5898_11),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'hB030;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5899_12),
    .I3(n5899_13) 
);
defparam n5899_s6.INIT=16'h7F00;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5900_12),
    .I3(ff_priority[1]) 
);
defparam n5900_s6.INIT=16'h0503;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5898_12),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5901_10),
    .I3(n5901_11) 
);
defparam n5901_s6.INIT=16'h8F00;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(n5284_7),
    .I1(ff_cache1_already_read_9),
    .I2(ff_cache1_already_read_15),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'h0E00;
  LUT4 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache2_already_read_16),
    .I3(ff_cache2_already_read_20) 
);
defparam ff_cache2_already_read_s4.INIT=16'h0E00;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hB000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5867_7),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n5284_7),
    .I1(n6693_11),
    .I2(n6693_12),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFFB0;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_15),
    .I1(ff_vram_wdata_31_9),
    .I2(ff_vram_wdata_31_17),
    .I3(ff_vram_wdata_31_13) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h8F00;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_address_15_18),
    .I2(ff_cache0_already_read_9),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_15),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(ff_cache1_address_16_18),
    .I2(ff_cache1_already_read_15),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache1_address_16_s5.INIT=16'h0D00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_18),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache1_data_31_12),
    .I3(ff_cache1_data_31_20) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_18),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache1_data_23_11),
    .I3(ff_cache1_data_31_20) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_18),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache1_data_15_11),
    .I3(ff_cache1_data_31_20) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_18),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache1_data_7_11),
    .I3(ff_cache1_data_31_20) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF400;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache2_address_16_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_address_16_s5.INIT=16'h0B00;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_9),
    .I2(ff_cache2_data_31_16),
    .I3(ff_cache2_already_read_20) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_already_read_9),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_already_read_20) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_already_read_9),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_already_read_20) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_already_read_9),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_already_read_20) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache3_address_16_12),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache3_data_31_19),
    .I3(ff_cache3_data_31_21) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_21) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_21) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_21) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(ff_cache_vram_rdata_en_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hF800;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_13),
    .I2(ff_cache0_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache1_data_en_14),
    .I2(ff_cache1_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache2_data_en_12),
    .I2(ff_cache1_data_en_14),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_data_en_9),
    .I1(ff_cache3_data_en_13),
    .I2(ff_cache3_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_11),
    .I2(ff_vram_wdata_31_17),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_23_14),
    .I1(ff_cache0_data_mask_2_17),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_15_14),
    .I1(ff_cache0_data_mask_2_17),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_7_14),
    .I1(ff_cache0_data_mask_2_17),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_3_20),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_2_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_1_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_0_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8_29),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache1_data_en_11) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h1000;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache1_data_en_11) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h1000;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache1_data_en_11) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h1000;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache1_data_en_11) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h1000;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_en_12),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_2_12),
    .I1(ff_cache2_data_en_12),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_1_12),
    .I1(ff_cache2_data_en_12),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_0_12),
    .I1(ff_cache2_data_en_12),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0100;
  LUT3 ff_vram_address_16_s10 (
    .F(ff_vram_address_16_14),
    .I0(ff_vram_address_16_16),
    .I1(ff_vram_wdata_31_17),
    .I2(ff_vram_address_16_23) 
);
defparam ff_vram_address_16_s10.INIT=8'hB0;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_9),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_12),
    .I1(n6695_13),
    .I2(ff_start),
    .I3(n6695_14) 
);
defparam n6695_s6.INIT=16'h0700;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(ff_priority[0]),
    .I1(n6694_13),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0C05;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_18),
    .I1(n6693_14),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6693_s4.INIT=16'h0A0C;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(ff_busy),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(w_command_vram_write),
    .I3(n5850_10) 
);
defparam n5850_s4.INIT=16'h5C13;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT4 n5625_s3 (
    .F(n5625_8),
    .I0(n5643_9),
    .I1(n5625_9),
    .I2(n5284_7),
    .I3(n5625_12) 
);
defparam n5625_s3.INIT=16'hF1FF;
  LUT4 n5624_s3 (
    .F(n5624_8),
    .I0(n5642_9),
    .I1(n5625_9),
    .I2(n5284_7),
    .I3(n5625_12) 
);
defparam n5624_s3.INIT=16'hF1FF;
  LUT4 n5623_s3 (
    .F(n5623_8),
    .I0(n5641_9),
    .I1(n5625_9),
    .I2(n5284_7),
    .I3(n5625_12) 
);
defparam n5623_s3.INIT=16'hF1FF;
  LUT4 n5622_s3 (
    .F(n5622_8),
    .I0(n5640_9),
    .I1(n5625_9),
    .I2(n5284_7),
    .I3(n5625_12) 
);
defparam n5622_s3.INIT=16'hF1FF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT3 n5851_s7 (
    .F(n5851_10),
    .I0(n5851_13),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(n5866_25) 
);
defparam n5851_s7.INIT=8'h70;
  LUT3 n5851_s8 (
    .F(n5851_11),
    .I0(ff_cache_vram_address[16]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5851_s8.INIT=8'h10;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(n5851_22),
    .I1(w_command_vram_address[16]),
    .I2(n5851_15),
    .I3(n5851_16) 
);
defparam n5851_s9.INIT=16'hB000;
  LUT3 n5852_s7 (
    .F(n5852_10),
    .I0(ff_cache_vram_address[15]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5852_s7.INIT=8'h10;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[15]),
    .I2(n5852_12),
    .I3(n5852_13) 
);
defparam n5852_s8.INIT=16'hB000;
  LUT3 n5853_s7 (
    .F(n5853_10),
    .I0(ff_cache_vram_address[14]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5853_s7.INIT=8'h10;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[14]),
    .I2(n5853_12),
    .I3(n5853_13) 
);
defparam n5853_s8.INIT=16'hB000;
  LUT3 n5854_s7 (
    .F(n5854_10),
    .I0(ff_cache_vram_address[13]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5854_s7.INIT=8'h10;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[13]),
    .I2(n5854_12),
    .I3(n5854_13) 
);
defparam n5854_s8.INIT=16'hB000;
  LUT3 n5855_s7 (
    .F(n5855_10),
    .I0(ff_cache_vram_address[12]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5855_s7.INIT=8'h10;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[12]),
    .I2(n5855_12),
    .I3(n5855_13) 
);
defparam n5855_s8.INIT=16'hB000;
  LUT3 n5856_s7 (
    .F(n5856_10),
    .I0(ff_cache_vram_address[11]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5856_s7.INIT=8'h10;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[11]),
    .I2(n5856_12),
    .I3(n5856_13) 
);
defparam n5856_s8.INIT=16'hB000;
  LUT3 n5857_s7 (
    .F(n5857_10),
    .I0(ff_cache_vram_address[10]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5857_s7.INIT=8'h10;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[10]),
    .I2(n5857_12),
    .I3(n5857_13) 
);
defparam n5857_s8.INIT=16'hB000;
  LUT3 n5858_s7 (
    .F(n5858_10),
    .I0(ff_cache_vram_address[9]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5858_s7.INIT=8'h10;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[9]),
    .I2(n5858_12),
    .I3(n5858_13) 
);
defparam n5858_s8.INIT=16'hB000;
  LUT3 n5859_s7 (
    .F(n5859_10),
    .I0(ff_cache_vram_address[8]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5859_s7.INIT=8'h10;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[8]),
    .I2(n5859_12),
    .I3(n5859_13) 
);
defparam n5859_s8.INIT=16'hB000;
  LUT3 n5860_s7 (
    .F(n5860_10),
    .I0(ff_cache_vram_address[7]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5860_s7.INIT=8'h10;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[7]),
    .I2(n5860_12),
    .I3(n5860_13) 
);
defparam n5860_s8.INIT=16'hB000;
  LUT3 n5861_s7 (
    .F(n5861_10),
    .I0(ff_cache_vram_address[6]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5861_s7.INIT=8'h10;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(w_command_vram_address[6]),
    .I1(n5861_12),
    .I2(n5861_13),
    .I3(n5861_14) 
);
defparam n5861_s8.INIT=16'hD000;
  LUT3 n5862_s7 (
    .F(n5862_10),
    .I0(ff_cache_vram_address[5]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5862_s7.INIT=8'h10;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[5]),
    .I2(n5862_12),
    .I3(n5862_13) 
);
defparam n5862_s8.INIT=16'hB000;
  LUT3 n5863_s7 (
    .F(n5863_10),
    .I0(ff_cache_vram_address[4]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5863_s7.INIT=8'h10;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[4]),
    .I2(n5863_12),
    .I3(n5863_13) 
);
defparam n5863_s8.INIT=16'hB000;
  LUT3 n5864_s7 (
    .F(n5864_10),
    .I0(ff_cache_vram_address[3]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5864_s7.INIT=8'h10;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5851_22),
    .I1(w_command_vram_address[3]),
    .I2(n5864_12),
    .I3(n5864_13) 
);
defparam n5864_s8.INIT=16'hB000;
  LUT3 n5865_s7 (
    .F(n5865_10),
    .I0(ff_cache_vram_address[2]),
    .I1(n5851_13),
    .I2(n5892_20) 
);
defparam n5865_s7.INIT=8'h10;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5865_12),
    .I1(n5865_13),
    .I2(n5865_14),
    .I3(n5865_15) 
);
defparam n5865_s8.INIT=16'h1000;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5851_22),
    .I1(w_command_vram_wdata[31]),
    .I2(n5866_8),
    .I3(n5866_9) 
);
defparam n5866_s3.INIT=16'hB000;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(n5866_10),
    .I1(n5866_11),
    .I2(n5866_12),
    .I3(n5867_7) 
);
defparam n5866_s4.INIT=16'h00F4;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(ff_cache_vram_write),
    .I1(n5867_8),
    .I2(n5867_9),
    .I3(n5867_10) 
);
defparam n5867_s2.INIT=16'hBF00;
  LUT3 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_11),
    .I1(n5867_12),
    .I2(n5867_13) 
);
defparam n5867_s3.INIT=8'h40;
  LUT2 n5867_s4 (
    .F(n5867_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5867_s4.INIT=4'h8;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_7),
    .I1(n5868_8),
    .I2(n5868_9),
    .I3(n5868_10) 
);
defparam n5868_s2.INIT=16'hB000;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_22),
    .I1(w_command_vram_wdata[29]),
    .I2(n5868_12),
    .I3(n5868_13) 
);
defparam n5868_s3.INIT=16'hB000;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(ff_cache_vram_write),
    .I1(n5869_7),
    .I2(n5869_8),
    .I3(n5869_9) 
);
defparam n5869_s2.INIT=16'hFE00;
  LUT3 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_10),
    .I1(n5869_11),
    .I2(n5869_12) 
);
defparam n5869_s3.INIT=8'h40;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(ff_cache_vram_write),
    .I1(n5870_7),
    .I2(n5870_8),
    .I3(n5870_9) 
);
defparam n5870_s2.INIT=16'hFE00;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_10),
    .I1(n6411_9),
    .I2(n5870_11),
    .I3(n5870_12) 
);
defparam n5870_s3.INIT=16'hB000;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_9),
    .I1(n5871_10),
    .I2(ff_priority[1]),
    .I3(n5867_7) 
);
defparam n5871_s2.INIT=16'h00EF;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_20),
    .I1(n5871_22),
    .I2(ff_priority[1]),
    .I3(n5871_13) 
);
defparam n5871_s3.INIT=16'h000D;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(n5851_22),
    .I1(w_command_vram_wdata[26]),
    .I2(n5871_14),
    .I3(n5871_15) 
);
defparam n5871_s5.INIT=16'hB000;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(ff_cache_vram_write),
    .I1(n5872_7),
    .I2(n5872_8),
    .I3(n5872_9) 
);
defparam n5872_s2.INIT=16'hFE00;
  LUT3 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_10),
    .I1(n5872_11),
    .I2(n5872_12) 
);
defparam n5872_s3.INIT=8'h40;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(ff_cache_vram_write),
    .I1(n5873_7),
    .I2(n5873_8),
    .I3(n5873_9) 
);
defparam n5873_s2.INIT=16'hFE00;
  LUT3 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_10),
    .I1(n5873_11),
    .I2(n5873_12) 
);
defparam n5873_s3.INIT=8'h40;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_7),
    .I1(n5874_8),
    .I2(n5874_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5874_s2.INIT=16'h1000;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_10),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(n5874_11),
    .I3(n5874_12) 
);
defparam n5874_s3.INIT=16'h1000;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_7),
    .I1(n5875_8),
    .I2(n5875_9),
    .I3(ff_vram_wdata_31_17) 
);
defparam n5875_s2.INIT=16'hF800;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_19),
    .I1(n5875_11),
    .I2(n5875_12),
    .I3(n5875_13) 
);
defparam n5875_s3.INIT=16'h1000;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(ff_cache_vram_write),
    .I1(n5876_7),
    .I2(n5876_8),
    .I3(n5876_9) 
);
defparam n5876_s2.INIT=16'hFE00;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_10),
    .I1(ff_cache3_data_en_9),
    .I2(n5876_11),
    .I3(n5876_12) 
);
defparam n5876_s3.INIT=16'hB000;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_7),
    .I1(n6411_9),
    .I2(n5877_8),
    .I3(n5877_9) 
);
defparam n5877_s2.INIT=16'hB000;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_10),
    .I1(n5877_11),
    .I2(ff_priority[1]),
    .I3(n5892_20) 
);
defparam n5877_s3.INIT=16'hA300;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5868_22),
    .I1(w_command_vram_wdata[19]),
    .I2(n5878_7),
    .I3(n5878_8) 
);
defparam n5878_s2.INIT=16'hB000;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_9),
    .I1(n5868_8),
    .I2(n5878_10),
    .I3(n5878_11) 
);
defparam n5878_s3.INIT=16'hB000;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5868_22),
    .I1(w_command_vram_wdata[18]),
    .I2(n5879_7),
    .I3(n5879_8) 
);
defparam n5879_s2.INIT=16'hB000;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_9),
    .I1(n5868_8),
    .I2(n5879_10),
    .I3(n5879_11) 
);
defparam n5879_s3.INIT=16'hB000;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_7),
    .I1(n5868_8),
    .I2(n5880_8),
    .I3(n5880_9) 
);
defparam n5880_s2.INIT=16'hB000;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5868_22),
    .I1(w_command_vram_wdata[17]),
    .I2(n5880_10),
    .I3(n5880_11) 
);
defparam n5880_s3.INIT=16'hB000;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(w_command_vram_wdata[16]),
    .I1(n5881_7),
    .I2(n5881_8),
    .I3(n5898_12) 
);
defparam n5881_s2.INIT=16'h40C0;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_9),
    .I1(n5881_10),
    .I2(n5881_11),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5881_s3.INIT=16'h1000;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_19),
    .I1(w_command_vram_wdata[15]),
    .I2(n5882_8),
    .I3(n5882_9) 
);
defparam n5882_s2.INIT=16'hB000;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_10),
    .I1(n5868_8),
    .I2(n5882_11),
    .I3(n5882_12) 
);
defparam n5882_s3.INIT=16'hB000;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_7),
    .I1(n5883_8),
    .I2(n5883_9),
    .I3(ff_vram_wdata_31_17) 
);
defparam n5883_s2.INIT=16'hF800;
  LUT3 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_10),
    .I1(n5883_11),
    .I2(n5883_12) 
);
defparam n5883_s3.INIT=8'h40;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5882_19),
    .I1(w_command_vram_wdata[13]),
    .I2(n5884_7),
    .I3(n5884_8) 
);
defparam n5884_s2.INIT=16'hB000;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_9),
    .I1(n5868_8),
    .I2(n5884_10),
    .I3(n5884_11) 
);
defparam n5884_s3.INIT=16'hB000;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(ff_cache_vram_write),
    .I1(n5885_7),
    .I2(n5885_8),
    .I3(n5885_9) 
);
defparam n5885_s2.INIT=16'hFE00;
  LUT3 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_10),
    .I1(n5885_11),
    .I2(n5885_12) 
);
defparam n5885_s3.INIT=8'h40;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(ff_priority[1]),
    .I1(n5886_9),
    .I2(n5886_10),
    .I3(n5892_20) 
);
defparam n5886_s2.INIT=16'hF400;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_11),
    .I1(n5886_12),
    .I2(ff_priority[1]),
    .I3(w_command_vram_wdata[11]) 
);
defparam n5886_s3.INIT=16'hCA00;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_13),
    .I1(n5886_27),
    .I2(n5886_29),
    .I3(n5886_16) 
);
defparam n5886_s5.INIT=16'h1000;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_19),
    .I1(w_command_vram_wdata[10]),
    .I2(n5887_8),
    .I3(n5887_9) 
);
defparam n5887_s2.INIT=16'hB000;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_10),
    .I1(n5887_11),
    .I2(n5887_12),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5887_s3.INIT=16'h0100;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_7),
    .I1(n5868_8),
    .I2(n5888_8),
    .I3(n5888_9) 
);
defparam n5888_s2.INIT=16'h0B00;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5868_22),
    .I1(w_command_vram_wdata[9]),
    .I2(n5888_10),
    .I3(n5888_11) 
);
defparam n5888_s3.INIT=16'hB000;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_7),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(n5889_8),
    .I3(n5889_9) 
);
defparam n5889_s2.INIT=16'h1000;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_10),
    .I1(n5889_11),
    .I2(n5889_12),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5889_s3.INIT=16'h1000;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(ff_cache_vram_write),
    .I1(n5890_7),
    .I2(n5890_8),
    .I3(n5890_9) 
);
defparam n5890_s2.INIT=16'hBF00;
  LUT3 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_10),
    .I1(n5890_11),
    .I2(n5890_12) 
);
defparam n5890_s3.INIT=8'h40;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n5868_8),
    .I2(n5891_8),
    .I3(n5891_9) 
);
defparam n5891_s2.INIT=16'hB000;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5868_22),
    .I1(w_command_vram_wdata[6]),
    .I2(n5891_10),
    .I3(n5891_11) 
);
defparam n5891_s3.INIT=16'hB000;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_9),
    .I1(n5892_10),
    .I2(ff_priority[1]),
    .I3(n5892_11) 
);
defparam n5892_s2.INIT=16'h5F30;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_12),
    .I1(n6409_11),
    .I2(n5892_13),
    .I3(n5892_14) 
);
defparam n5892_s5.INIT=16'hB000;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_7),
    .I1(n5868_8),
    .I2(n5893_8),
    .I3(n5893_9) 
);
defparam n5893_s2.INIT=16'h0B00;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5868_22),
    .I1(w_command_vram_wdata[4]),
    .I2(n5893_10),
    .I3(n5893_11) 
);
defparam n5893_s3.INIT=16'hB000;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_19),
    .I1(ff_priority[0]),
    .I2(n5894_8),
    .I3(n5894_17) 
);
defparam n5894_s2.INIT=16'hF800;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_19),
    .I1(n6411_9),
    .I2(n5894_10),
    .I3(n5894_11) 
);
defparam n5894_s3.INIT=16'hB000;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_7),
    .I1(n5868_8),
    .I2(n5895_8),
    .I3(n5895_9) 
);
defparam n5895_s2.INIT=16'h0B00;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5868_22),
    .I1(w_command_vram_wdata[2]),
    .I2(n5895_10),
    .I3(n5895_11) 
);
defparam n5895_s3.INIT=16'hB000;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5887_19),
    .I1(w_command_vram_wdata[1]),
    .I2(n5896_7),
    .I3(n5896_8) 
);
defparam n5896_s2.INIT=16'hB000;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_9),
    .I1(n5896_10),
    .I2(n5896_11),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5896_s3.INIT=16'h1000;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_7),
    .I1(n5883_8),
    .I2(n5897_8),
    .I3(ff_vram_wdata_31_17) 
);
defparam n5897_s2.INIT=16'hF800;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_18),
    .I1(n5897_10),
    .I2(n5897_11),
    .I3(n5897_12) 
);
defparam n5897_s3.INIT=16'h1000;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(n5898_13),
    .I1(ff_cache1_data_en_11),
    .I2(n5898_25),
    .I3(n5898_15) 
);
defparam n5898_s7.INIT=16'hB000;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(n5898_16),
    .I1(n5898_17),
    .I2(n5898_18),
    .I3(n5898_19) 
);
defparam n5898_s8.INIT=16'hB0BB;
  LUT4 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_20),
    .I1(n5898_21),
    .I2(n5898_22),
    .I3(n5898_23) 
);
defparam n5898_s9.INIT=16'h0001;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5868_22),
    .I1(n5899_14),
    .I2(n5899_22),
    .I3(w_command_vram_wdata_mask[2]) 
);
defparam n5899_s7.INIT=16'h0A3F;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(n5898_20),
    .I1(ff_cache3_data_mask[2]),
    .I2(ff_cache2_data_mask[2]),
    .I3(n5898_22) 
);
defparam n5899_s8.INIT=16'h0777;
  LUT4 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_16),
    .I1(n5899_17),
    .I2(n5867_7),
    .I3(n5899_18) 
);
defparam n5899_s9.INIT=16'h0700;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(n5898_16),
    .I1(n5899_19),
    .I2(n5898_18),
    .I3(n5899_20) 
);
defparam n5899_s10.INIT=16'hB0BB;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(n5898_16),
    .I3(ff_priority[0]) 
);
defparam n5900_s7.INIT=16'h0503;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5898_18),
    .I3(ff_priority[0]) 
);
defparam n5900_s8.INIT=16'h0503;
  LUT4 n5900_s9 (
    .F(n5900_12),
    .I0(n5898_12),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5900_13),
    .I3(n5900_14) 
);
defparam n5900_s9.INIT=16'h7000;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5898_22),
    .I1(ff_cache2_data_mask[0]),
    .I2(n5901_12),
    .I3(n5901_13) 
);
defparam n5901_s7.INIT=16'h7000;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(n5898_16),
    .I1(n5901_14),
    .I2(n5898_18),
    .I3(n5901_15) 
);
defparam n5901_s8.INIT=16'hB0BB;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_already_read_s6.INIT=16'h1000;
  LUT2 ff_cache0_already_read_s7 (
    .F(ff_cache0_already_read_11),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(ff_cache3_data_en_13) 
);
defparam ff_cache0_already_read_s7.INIT=4'h8;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(ff_cache_vram_write),
    .I1(n18_3),
    .I2(ff_cache1_already_read_11),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_already_read_s5.INIT=16'h8000;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_priority[0]),
    .I1(w_command_vram_rdata_en),
    .I2(ff_priority[1]),
    .I3(n5284_7) 
);
defparam ff_cache2_already_read_s5.INIT=16'h4000;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(ff_cache3_already_read_12),
    .I1(ff_vram_wdata_31_15),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00BF;
  LUT3 ff_cache3_already_read_s7 (
    .F(ff_cache3_already_read_11),
    .I0(ff_cache3_already_read_15),
    .I1(n5284_7),
    .I2(ff_cache3_data_31_17) 
);
defparam ff_cache3_already_read_s7.INIT=8'h0D;
  LUT2 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_vram_address_16_16),
    .I1(n6694_15) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=4'h4;
  LUT3 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=8'h07;
  LUT3 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=8'h01;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(ff_vram_address_16_16),
    .I1(ff_cache3_already_read_12),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_15) 
);
defparam n6693_s5.INIT=16'h3FF5;
  LUT4 n6693_s6 (
    .F(n6693_12),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(ff_cache3_data_en_13),
    .I3(ff_cache1_data_en_14) 
);
defparam n6693_s6.INIT=16'hD000;
  LUT4 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(ff_cache3_already_read_12),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_vram_wdata_31_s6.INIT=16'h000B;
  LUT3 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache0_address_15_14),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s6.INIT=8'hC5;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_14),
    .I1(ff_cache0_already_read_14),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache_vram_write),
    .I1(n6693_18),
    .I2(ff_cache1_address_16_13),
    .I3(n5284_7) 
);
defparam ff_cache1_address_16_s6.INIT=16'h007F;
  LUT4 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_13) 
);
defparam ff_cache1_data_31_s7.INIT=16'h8000;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_13) 
);
defparam ff_cache1_data_23_s6.INIT=16'h8000;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_13) 
);
defparam ff_cache1_data_15_s6.INIT=16'h8000;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_13) 
);
defparam ff_cache1_data_7_s6.INIT=16'h8000;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_priority[0]),
    .I1(ff_vram_wdata_31_15),
    .I2(ff_cache2_address_16_14),
    .I3(n5868_8) 
);
defparam ff_cache2_address_16_s6.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_wdata_31_15),
    .I2(ff_cache2_address_16_18),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s7.INIT=16'h007F;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s8.INIT=16'hBF00;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_13),
    .I1(ff_vram_wdata_31_15),
    .I2(ff_cache3_address_16_14),
    .I3(n5868_8) 
);
defparam ff_cache3_address_16_s6.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_12),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_data_31_17),
    .I2(n5284_7),
    .I3(ff_cache3_address_16_16) 
);
defparam ff_cache3_address_16_s7.INIT=16'hCEC0;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(ff_vram_address_16_17),
    .I1(ff_vram_wdata_31_9),
    .I2(ff_vram_wdata_31_17),
    .I3(w_command_vram_valid) 
);
defparam ff_vram_address_16_s11.INIT=16'h004F;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_12),
    .I2(ff_vram_wdata_31_15),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_en_s4.INIT=16'h1000;
  LUT3 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_11),
    .I0(ff_cache3_data_en_13),
    .I1(n6409_11),
    .I2(ff_cache1_data_en_14) 
);
defparam ff_cache0_data_en_s6.INIT=8'hE0;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache3_already_read_10),
    .I2(ff_cache1_data_en_12),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00EF;
  LUT2 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s6.INIT=4'h1;
  LUT3 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache2_data_en_s4.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam ff_cache3_data_en_s4.INIT=8'h10;
  LUT4 ff_cache3_data_en_s6 (
    .F(ff_cache3_data_en_11),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache3_already_read_11),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache1_data_en_14) 
);
defparam ff_cache3_data_en_s6.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache_vram_write),
    .I2(ff_cache0_address_15_18),
    .I3(ff_cache0_data_en_13) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(n18_3),
    .I1(ff_cache0_address_15_14),
    .I2(n5643_15),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h7F00;
  LUT4 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(n5284_7),
    .I1(ff_cache3_address_16_16),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_data_mask_3_s7.INIT=16'h1000;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(n5284_7),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'hF100;
  LUT3 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(ff_cache3_data_en_13),
    .I1(ff_cache3_data_en_9),
    .I2(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache3_data_mask_3_s10.INIT=8'hE0;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_29),
    .I0(ff_vram_address_16_16),
    .I1(ff_vram_wdata_31_17),
    .I2(ff_vram_address_16_15) 
);
defparam ff_vram_valid_s5.INIT=8'hB0;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n355_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_valid_s6.INIT=16'h3A00;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache1_address_16_13),
    .I1(n5640_9),
    .I2(n1350_4),
    .I3(n5643_15) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache1_data_mask_3_15),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache1_already_read_15),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h00FE;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache1_address_16_13),
    .I1(n5641_9),
    .I2(n1350_4),
    .I3(n5643_15) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache1_address_16_13),
    .I1(n5642_9),
    .I2(n1350_4),
    .I3(n5643_15) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache1_address_16_13),
    .I1(n5643_9),
    .I2(n1350_4),
    .I3(n5643_15) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h3500;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(n5640_9),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_31_14),
    .I3(n5643_15) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_address_16_13),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(n5641_9),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_31_14),
    .I3(n5643_15) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(n5642_9),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_31_14),
    .I3(n5643_15) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(n5643_9),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_31_14),
    .I3(n5643_15) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'hF400;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_16),
    .I0(ff_vram_address_16_18),
    .I1(ff_vram_address_16_19),
    .I2(ff_vram_address_16_20),
    .I3(ff_vram_address_16_25) 
);
defparam ff_vram_address_16_s12.INIT=16'h004F;
  LUT3 n6411_s4 (
    .F(n6411_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n6411_s4.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT3 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_15),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_17) 
);
defparam n6695_s7.INIT=8'h80;
  LUT4 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_16),
    .I1(n6695_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6695_s8.INIT=16'hFACF;
  LUT3 n6695_s9 (
    .F(n6695_14),
    .I0(n5898_12),
    .I1(n6695_20),
    .I2(w_command_vram_valid) 
);
defparam n6695_s9.INIT=8'h07;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s8.INIT=4'h6;
  LUT4 n5850_s5 (
    .F(n5850_10),
    .I0(ff_cache_vram_write),
    .I1(n5851_13),
    .I2(n5898_12),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5850_s5.INIT=16'hEEF0;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5643_s4.INIT=4'h1;
  LUT2 n5643_s5 (
    .F(n5643_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s5.INIT=4'h4;
  LUT2 n5642_s4 (
    .F(n5642_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5642_s4.INIT=4'h4;
  LUT2 n5641_s4 (
    .F(n5641_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5641_s4.INIT=4'h4;
  LUT2 n5640_s4 (
    .F(n5640_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5640_s4.INIT=4'h8;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(n5886_11),
    .I1(n5886_12),
    .I2(ff_priority[1]),
    .I3(ff_vram_wdata_31_15) 
);
defparam n5851_s10.INIT=16'h3500;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(n5898_20),
    .I1(ff_cache3_address[16]),
    .I2(n5851_24),
    .I3(n6695_20) 
);
defparam n5851_s12.INIT=16'h0700;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(n5898_21),
    .I1(ff_cache0_address[16]),
    .I2(n5851_19),
    .I3(n5851_20) 
);
defparam n5851_s13.INIT=16'h0007;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(n5898_21),
    .I1(ff_cache0_address[15]),
    .I2(n5852_18),
    .I3(n6695_20) 
);
defparam n5852_s9.INIT=16'h0700;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(n5898_23),
    .I1(ff_cache1_address[15]),
    .I2(n5852_15),
    .I3(n5852_16) 
);
defparam n5852_s10.INIT=16'h0007;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n5898_21),
    .I1(ff_cache0_address[14]),
    .I2(n5853_14),
    .I3(n5853_15) 
);
defparam n5853_s9.INIT=16'h0007;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(n5853_16),
    .I1(w_command_vram_address[14]),
    .I2(n5853_17),
    .I3(n6695_20) 
);
defparam n5853_s10.INIT=16'h0700;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5898_22),
    .I1(ff_cache2_address[13]),
    .I2(n5854_18),
    .I3(n6695_20) 
);
defparam n5854_s9.INIT=16'h0700;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(n5898_21),
    .I1(ff_cache0_address[13]),
    .I2(n5854_15),
    .I3(n5854_16) 
);
defparam n5854_s10.INIT=16'h0007;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(n5853_16),
    .I1(w_command_vram_address[12]),
    .I2(n5855_14),
    .I3(n6695_20) 
);
defparam n5855_s9.INIT=16'h0700;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(n5898_21),
    .I1(ff_cache0_address[12]),
    .I2(n5855_15),
    .I3(n5855_16) 
);
defparam n5855_s10.INIT=16'h0007;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(n5898_23),
    .I1(ff_cache1_address[11]),
    .I2(n5856_18),
    .I3(n6695_20) 
);
defparam n5856_s9.INIT=16'h0700;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(n5898_21),
    .I1(ff_cache0_address[11]),
    .I2(n5856_15),
    .I3(n5856_16) 
);
defparam n5856_s10.INIT=16'h0007;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(n5853_16),
    .I1(w_command_vram_address[10]),
    .I2(n5857_14),
    .I3(n6695_20) 
);
defparam n5857_s9.INIT=16'h0700;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(n5898_21),
    .I1(ff_cache0_address[10]),
    .I2(n5857_15),
    .I3(n5857_16) 
);
defparam n5857_s10.INIT=16'h0007;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(n5853_16),
    .I1(w_command_vram_address[9]),
    .I2(n5858_14),
    .I3(n6695_20) 
);
defparam n5858_s9.INIT=16'h0700;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(n5898_21),
    .I1(ff_cache0_address[9]),
    .I2(n5858_15),
    .I3(n5858_16) 
);
defparam n5858_s10.INIT=16'h0007;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n5853_16),
    .I1(w_command_vram_address[8]),
    .I2(n5859_14),
    .I3(n6695_20) 
);
defparam n5859_s9.INIT=16'h0700;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(n5898_21),
    .I1(ff_cache0_address[8]),
    .I2(n5859_15),
    .I3(n5859_16) 
);
defparam n5859_s10.INIT=16'h0007;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(n5853_16),
    .I1(w_command_vram_address[7]),
    .I2(n5860_14),
    .I3(n6695_20) 
);
defparam n5860_s9.INIT=16'h0700;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(n5898_21),
    .I1(ff_cache0_address[7]),
    .I2(n5860_15),
    .I3(n5860_16) 
);
defparam n5860_s10.INIT=16'h0007;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(n6411_9),
    .I1(n5899_16),
    .I2(n5861_15),
    .I3(n5861_16) 
);
defparam n5861_s9.INIT=16'h000D;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache2_address[6]),
    .I1(n5898_22),
    .I2(ff_cache0_address[6]),
    .I3(n5898_21) 
);
defparam n5861_s10.INIT=16'h0777;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(n5861_17),
    .I1(ff_cache3_data_en_9),
    .I2(n5861_18),
    .I3(n5861_19) 
);
defparam n5861_s11.INIT=16'h0B00;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(n5898_23),
    .I1(ff_cache1_address[5]),
    .I2(n5862_18),
    .I3(n6695_20) 
);
defparam n5862_s9.INIT=16'h0700;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(n5898_20),
    .I1(ff_cache3_address[5]),
    .I2(n5862_15),
    .I3(n5862_16) 
);
defparam n5862_s10.INIT=16'h0007;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(n5898_20),
    .I1(ff_cache3_address[4]),
    .I2(n5863_18),
    .I3(n6695_20) 
);
defparam n5863_s9.INIT=16'h0700;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(n5898_21),
    .I1(ff_cache0_address[4]),
    .I2(n5863_15),
    .I3(n5863_16) 
);
defparam n5863_s10.INIT=16'h0007;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(n5898_20),
    .I1(ff_cache3_address[3]),
    .I2(n5867_7),
    .I3(n5864_18) 
);
defparam n5864_s9.INIT=16'h0007;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(n5898_23),
    .I1(ff_cache1_address[3]),
    .I2(n5864_15),
    .I3(n5864_16) 
);
defparam n5864_s10.INIT=16'h0007;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n5861_15),
    .I1(n5851_17),
    .I2(n5861_16),
    .I3(w_command_vram_address[2]) 
);
defparam n5865_s9.INIT=16'hFE00;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5899_16),
    .I3(n6411_9) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(n5898_20),
    .I1(ff_cache3_address[2]),
    .I2(ff_cache2_address[2]),
    .I3(n5898_22) 
);
defparam n5865_s11.INIT=16'h0777;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(n5898_21),
    .I1(ff_cache0_address[2]),
    .I2(n5867_7),
    .I3(n5865_18) 
);
defparam n5865_s12.INIT=16'h0007;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(n5898_22),
    .I1(ff_cache2_data[31]),
    .I2(n5867_7),
    .I3(n5866_23) 
);
defparam n5866_s5.INIT=16'h0007;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5898_21),
    .I1(ff_cache0_data[31]),
    .I2(n5866_14),
    .I3(n5866_15) 
);
defparam n5866_s6.INIT=16'h0007;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_priority[1]),
    .I3(n5899_16) 
);
defparam n5866_s7.INIT=16'h0A0C;
  LUT3 n5866_s8 (
    .F(n5866_11),
    .I0(ff_priority[1]),
    .I1(n5866_16),
    .I2(n5866_21) 
);
defparam n5866_s8.INIT=8'h70;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(n5866_18),
    .I1(n5866_19),
    .I2(ff_priority[1]),
    .I3(n5871_20) 
);
defparam n5866_s9.INIT=16'h3A00;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_14),
    .I1(n5867_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5867_s5.INIT=16'hCFF5;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(n5867_16),
    .I1(n5867_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5867_s6.INIT=16'hF53F;
  LUT3 n5867_s7 (
    .F(n5867_10),
    .I0(n97_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam n5867_s7.INIT=8'h70;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5867_18),
    .I3(ff_cache3_data_en_9) 
);
defparam n5867_s8.INIT=16'hAC00;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(n6411_9),
    .I1(n5867_17),
    .I2(n5867_21),
    .I3(n5853_16) 
);
defparam n5867_s9.INIT=16'hD0DD;
  LUT4 n5867_s10 (
    .F(n5867_13),
    .I0(n5867_16),
    .I1(n6188_8),
    .I2(n6409_11),
    .I3(n5867_14) 
);
defparam n5867_s10.INIT=16'hBB0B;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(n5886_12),
    .I1(w_command_vram_wdata[29]),
    .I2(n5868_14),
    .I3(n5868_15) 
);
defparam n5868_s4.INIT=16'h0007;
  LUT2 n5868_s5 (
    .F(n5868_8),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[1]) 
);
defparam n5868_s5.INIT=4'h4;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(n5868_24),
    .I1(n5868_17),
    .I2(ff_cache1_address_16_16),
    .I3(n5868_18) 
);
defparam n5868_s6.INIT=16'hDD0D;
  LUT3 n5868_s7 (
    .F(n5868_10),
    .I0(n98_9),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_17) 
);
defparam n5868_s7.INIT=8'h70;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(n6409_11),
    .I1(n5868_17),
    .I2(n6411_9),
    .I3(n5868_18) 
);
defparam n5868_s9.INIT=16'hDD0D;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(n5898_22),
    .I1(ff_cache2_data[29]),
    .I2(n5868_19),
    .I3(n5868_20) 
);
defparam n5868_s10.INIT=16'h0700;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_13),
    .I1(n5869_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5869_s4.INIT=16'h0A03;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(n5869_15),
    .I1(n5869_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s5.INIT=16'hCA00;
  LUT3 n5869_s6 (
    .F(n5869_9),
    .I0(n99_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam n5869_s6.INIT=8'h70;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5899_14),
    .I3(n6409_11) 
);
defparam n5869_s7.INIT=16'hAC00;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(ff_cache3_data_en_9),
    .I1(n5869_16),
    .I2(n5869_19),
    .I3(n5853_16) 
);
defparam n5869_s8.INIT=16'hD0DD;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(n6188_8),
    .I1(n5869_13),
    .I2(n6411_9),
    .I3(n5869_15) 
);
defparam n5869_s9.INIT=16'hDD0D;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(n5870_13),
    .I1(n5870_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5870_s4.INIT=16'h0A03;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(n5870_10),
    .I1(n5870_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s5.INIT=16'hCA00;
  LUT3 n5870_s6 (
    .F(n5870_9),
    .I0(n100_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam n5870_s6.INIT=8'h70;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s7.INIT=16'h3533;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(ff_cache3_data_en_9),
    .I1(n5870_15),
    .I2(ff_cache0_data[27]),
    .I3(n5898_21) 
);
defparam n5870_s8.INIT=16'h0DDD;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(n6188_8),
    .I1(n5870_13),
    .I2(n5870_19),
    .I3(n5870_17) 
);
defparam n5870_s9.INIT=16'hDDD0;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache2_address_16_14),
    .I3(n5871_20) 
);
defparam n5871_s6.INIT=16'h5300;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5867_18),
    .I3(n5866_21) 
);
defparam n5871_s7.INIT=16'h5300;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5899_16),
    .I3(n5866_21) 
);
defparam n5871_s10.INIT=16'h5300;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(n5898_22),
    .I1(ff_cache2_data[26]),
    .I2(n5867_7),
    .I3(n5871_24) 
);
defparam n5871_s11.INIT=16'h0007;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(n5898_21),
    .I1(ff_cache0_data[26]),
    .I2(n5871_17),
    .I3(n5871_18) 
);
defparam n5871_s12.INIT=16'h0007;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_13),
    .I1(n5872_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s4.INIT=16'h0A03;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_15),
    .I1(n5872_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5872_s5.INIT=16'hCA00;
  LUT3 n5872_s6 (
    .F(n5872_9),
    .I0(n102_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam n5872_s6.INIT=8'h70;
  LUT3 n5872_s7 (
    .F(n5872_10),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(w_command_vram_wdata[25]),
    .I2(n5870_17) 
);
defparam n5872_s7.INIT=8'h0E;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(n6188_8),
    .I1(n5872_13),
    .I2(ff_cache0_data[25]),
    .I3(n5898_21) 
);
defparam n5872_s8.INIT=16'h0DDD;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(ff_cache3_data_en_9),
    .I1(n5872_16),
    .I2(n6411_9),
    .I3(n5872_15) 
);
defparam n5872_s9.INIT=16'hDD0D;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(n5873_13),
    .I1(n5873_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s4.INIT=16'h030A;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_15),
    .I1(n5873_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s5.INIT=16'hCA00;
  LUT3 n5873_s6 (
    .F(n5873_9),
    .I0(n103_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam n5873_s6.INIT=8'h70;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5873_s7.INIT=16'hAC00;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_16),
    .I1(ff_cache3_data_en_9),
    .I2(n6409_11),
    .I3(n5873_13) 
);
defparam n5873_s8.INIT=16'hBB0B;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(n6411_9),
    .I1(n5873_15),
    .I2(n5873_19),
    .I3(n5853_16) 
);
defparam n5873_s9.INIT=16'hD0DD;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(n5874_13),
    .I1(n5874_14),
    .I2(ff_priority[0]),
    .I3(n5868_8) 
);
defparam n5874_s4.INIT=16'h5C00;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5899_14),
    .I3(n5868_24) 
);
defparam n5874_s5.INIT=16'hAC00;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(ff_cache1_address_16_16),
    .I1(n5874_15),
    .I2(ff_cache_vram_write),
    .I3(n104_9) 
);
defparam n5874_s6.INIT=16'h0DDD;
  LUT3 n5874_s7 (
    .F(n5874_10),
    .I0(n5870_17),
    .I1(n5861_16),
    .I2(w_command_vram_wdata[23]) 
);
defparam n5874_s7.INIT=8'hD0;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(ff_cache2_data[23]),
    .I1(n5898_22),
    .I2(ff_cache0_data[23]),
    .I3(n5898_21) 
);
defparam n5874_s8.INIT=16'h0777;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(n5874_13),
    .I1(ff_cache3_data_en_9),
    .I2(n6411_9),
    .I3(n5874_15) 
);
defparam n5874_s9.INIT=16'hBB0B;
  LUT3 n5875_s4 (
    .F(n5875_7),
    .I0(n5875_14),
    .I1(n5875_15),
    .I2(ff_priority[1]) 
);
defparam n5875_s4.INIT=8'hCA;
  LUT2 n5875_s5 (
    .F(n5875_8),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]) 
);
defparam n5875_s5.INIT=4'h4;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(n5875_16),
    .I1(n5875_17),
    .I2(ff_priority[1]),
    .I3(n5883_8) 
);
defparam n5875_s6.INIT=16'hAC00;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5899_14),
    .I3(n6409_11) 
);
defparam n5875_s8.INIT=16'hAC00;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(ff_cache1_data_en_11),
    .I1(w_command_vram_wdata[22]),
    .I2(n5853_16),
    .I3(n5867_7) 
);
defparam n5875_s9.INIT=16'h001F;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(n5875_16),
    .I1(n6188_8),
    .I2(ff_cache3_data_en_9),
    .I3(n5875_15) 
);
defparam n5875_s10.INIT=16'hBB0B;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5876_13),
    .I1(n5876_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s4.INIT=16'h0A0C;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(n5876_15),
    .I1(n5876_10),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5876_s5.INIT=16'hCA00;
  LUT3 n5876_s6 (
    .F(n5876_9),
    .I0(n106_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam n5876_s6.INIT=8'h70;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s7.INIT=16'h3533;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(n6188_8),
    .I1(n5876_13),
    .I2(n6411_9),
    .I3(n5876_15) 
);
defparam n5876_s8.INIT=16'hDD0D;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(w_command_vram_wdata[21]),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(n5870_17),
    .I3(n5876_16) 
);
defparam n5876_s9.INIT=16'h00F1;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s4.INIT=16'h3533;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(n6188_8),
    .I1(n5877_12),
    .I2(n6409_11),
    .I3(n5877_13) 
);
defparam n5877_s5.INIT=16'hDD0D;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(n5877_14),
    .I1(ff_cache3_data_en_9),
    .I2(n5877_17),
    .I3(n5866_25) 
);
defparam n5877_s6.INIT=16'h0B00;
  LUT3 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_12),
    .I1(n5877_14),
    .I2(ff_priority[0]) 
);
defparam n5877_s7.INIT=8'hCA;
  LUT3 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_13),
    .I1(n5877_7),
    .I2(ff_priority[0]) 
);
defparam n5877_s8.INIT=8'h35;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(n6409_11),
    .I1(n5878_12),
    .I2(n6411_9),
    .I3(n5878_13) 
);
defparam n5878_s4.INIT=16'hDD0D;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(n5898_22),
    .I1(ff_cache2_data[19]),
    .I2(n5878_14),
    .I3(n5878_15) 
);
defparam n5878_s5.INIT=16'h0700;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(n5886_12),
    .I1(w_command_vram_wdata[19]),
    .I2(n5878_16),
    .I3(n5878_17) 
);
defparam n5878_s6.INIT=16'h0007;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5868_24),
    .I1(n5878_12),
    .I2(ff_cache1_address_16_16),
    .I3(n5878_13) 
);
defparam n5878_s7.INIT=16'hDD0D;
  LUT3 n5878_s8 (
    .F(n5878_11),
    .I0(n108_9),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_17) 
);
defparam n5878_s8.INIT=8'h70;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(n6409_11),
    .I1(n5879_12),
    .I2(n6411_9),
    .I3(n5879_13) 
);
defparam n5879_s4.INIT=16'hDD0D;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5898_22),
    .I1(ff_cache2_data[18]),
    .I2(n5879_14),
    .I3(n5879_15) 
);
defparam n5879_s5.INIT=16'h0700;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n5886_12),
    .I1(w_command_vram_wdata[18]),
    .I2(n5879_16),
    .I3(n5879_17) 
);
defparam n5879_s6.INIT=16'h0007;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5868_24),
    .I1(n5879_12),
    .I2(ff_cache1_address_16_16),
    .I3(n5879_13) 
);
defparam n5879_s7.INIT=16'hDD0D;
  LUT3 n5879_s8 (
    .F(n5879_11),
    .I0(n109_9),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_17) 
);
defparam n5879_s8.INIT=8'h70;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(n5886_12),
    .I1(w_command_vram_wdata[17]),
    .I2(n5880_12),
    .I3(n5880_13) 
);
defparam n5880_s4.INIT=16'h0007;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(n5868_24),
    .I1(n5880_14),
    .I2(ff_cache1_address_16_16),
    .I3(n5880_15) 
);
defparam n5880_s5.INIT=16'hDD0D;
  LUT3 n5880_s6 (
    .F(n5880_9),
    .I0(n110_9),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_17) 
);
defparam n5880_s6.INIT=8'h70;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n6409_11),
    .I1(n5880_14),
    .I2(n6411_9),
    .I3(n5880_15) 
);
defparam n5880_s7.INIT=16'hDD0D;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(n5880_20),
    .I1(n5867_7),
    .I2(n5880_17),
    .I3(n5880_18) 
);
defparam n5880_s8.INIT=16'h0001;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(ff_cache3_data_en_9),
    .I1(n5881_12),
    .I2(n6411_9),
    .I3(n5881_13) 
);
defparam n5881_s4.INIT=16'hDD0D;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5898_21),
    .I1(ff_cache0_data[16]),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(n5881_14) 
);
defparam n5881_s5.INIT=16'h0007;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(n5881_12),
    .I1(n5881_15),
    .I2(ff_priority[0]),
    .I3(n5868_8) 
);
defparam n5881_s6.INIT=16'h5C00;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5899_14),
    .I3(n5868_24) 
);
defparam n5881_s7.INIT=16'hAC00;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(ff_cache1_address_16_16),
    .I1(n5881_13),
    .I2(ff_cache_vram_write),
    .I3(n111_9) 
);
defparam n5881_s8.INIT=16'h0DDD;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(n6409_11),
    .I1(n5882_13),
    .I2(n6411_9),
    .I3(n5882_14) 
);
defparam n5882_s5.INIT=16'hDD0D;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(n5898_20),
    .I1(ff_cache3_data[15]),
    .I2(n5882_15),
    .I3(n6695_20) 
);
defparam n5882_s6.INIT=16'h0700;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5886_12),
    .I1(w_command_vram_wdata[15]),
    .I2(n5882_16),
    .I3(n5882_17) 
);
defparam n5882_s7.INIT=16'h0007;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(n5868_24),
    .I1(n5882_13),
    .I2(ff_cache1_address_16_16),
    .I3(n5882_14) 
);
defparam n5882_s8.INIT=16'hDD0D;
  LUT3 n5882_s9 (
    .F(n5882_12),
    .I0(n112_9),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_17) 
);
defparam n5882_s9.INIT=8'h70;
  LUT3 n5883_s4 (
    .F(n5883_7),
    .I0(n5883_13),
    .I1(n5883_14),
    .I2(ff_priority[1]) 
);
defparam n5883_s4.INIT=8'hCA;
  LUT2 n5883_s5 (
    .F(n5883_8),
    .I0(ff_priority[0]),
    .I1(ff_cache_vram_write) 
);
defparam n5883_s5.INIT=4'h1;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(n5883_15),
    .I1(n5883_16),
    .I2(ff_priority[1]),
    .I3(n5875_8) 
);
defparam n5883_s6.INIT=16'hA300;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5899_16),
    .I3(n6411_9) 
);
defparam n5883_s7.INIT=16'hAC00;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_14),
    .I1(n6188_8),
    .I2(n5883_19),
    .I3(n5867_7) 
);
defparam n5883_s8.INIT=16'h000B;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(n5883_15),
    .I1(ff_cache3_data_en_9),
    .I2(n6409_11),
    .I3(n5883_13) 
);
defparam n5883_s9.INIT=16'hBB0B;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n6409_11),
    .I1(n5884_12),
    .I2(n6411_9),
    .I3(n5884_13) 
);
defparam n5884_s4.INIT=16'hDD0D;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(n5898_20),
    .I1(ff_cache3_data[13]),
    .I2(n5884_14),
    .I3(n6695_20) 
);
defparam n5884_s5.INIT=16'h0700;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(n5886_12),
    .I1(w_command_vram_wdata[13]),
    .I2(n5884_15),
    .I3(n5884_16) 
);
defparam n5884_s6.INIT=16'h0007;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(n5868_24),
    .I1(n5884_12),
    .I2(ff_cache1_address_16_16),
    .I3(n5884_13) 
);
defparam n5884_s7.INIT=16'hDD0D;
  LUT3 n5884_s8 (
    .F(n5884_11),
    .I0(n114_9),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_17) 
);
defparam n5884_s8.INIT=8'h70;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_13),
    .I1(n5885_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5885_s4.INIT=16'h0A0C;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_15),
    .I1(n5885_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s5.INIT=16'hCA00;
  LUT3 n5885_s6 (
    .F(n5885_9),
    .I0(n115_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam n5885_s6.INIT=8'h70;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5899_14),
    .I3(n6409_11) 
);
defparam n5885_s7.INIT=16'hAC00;
  LUT4 n5885_s8 (
    .F(n5885_11),
    .I0(ff_cache3_data_en_9),
    .I1(n5885_16),
    .I2(n5885_19),
    .I3(n5853_16) 
);
defparam n5885_s8.INIT=16'hD0DD;
  LUT4 n5885_s9 (
    .F(n5885_12),
    .I0(n5885_13),
    .I1(n6188_8),
    .I2(n6411_9),
    .I3(n5885_15) 
);
defparam n5885_s9.INIT=16'hBB0B;
  LUT4 n5886_s6 (
    .F(n5886_9),
    .I0(ff_priority[0]),
    .I1(n5899_16),
    .I2(ff_cache1_data[11]),
    .I3(n5886_25) 
);
defparam n5886_s6.INIT=16'h007F;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache3_address_16_14),
    .I3(n5886_18) 
);
defparam n5886_s7.INIT=16'hBF00;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_19),
    .I1(n5886_20),
    .I2(n6695_17),
    .I3(n5886_21) 
);
defparam n5886_s8.INIT=16'hB0BB;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address_16_14),
    .I2(n6695_16),
    .I3(n5886_22) 
);
defparam n5886_s9.INIT=16'hB0BB;
  LUT4 n5886_s10 (
    .F(n5886_13),
    .I0(n5851_17),
    .I1(n5861_16),
    .I2(n5870_17),
    .I3(w_command_vram_wdata[11]) 
);
defparam n5886_s10.INIT=16'hEF00;
  LUT4 n5886_s13 (
    .F(n5886_16),
    .I0(n5898_20),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache2_data[11]),
    .I3(n5898_22) 
);
defparam n5886_s13.INIT=16'h0777;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_13),
    .I1(n6188_8),
    .I2(n6411_9),
    .I3(n5887_14) 
);
defparam n5887_s5.INIT=16'hBB0B;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(n5898_21),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(n5887_15) 
);
defparam n5887_s6.INIT=16'h0007;
  LUT2 n5887_s7 (
    .F(n5887_10),
    .I0(ff_cache_vram_write),
    .I1(n117_9) 
);
defparam n5887_s7.INIT=4'h8;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(n5887_13),
    .I1(n5887_16),
    .I2(ff_priority[1]),
    .I3(n5883_8) 
);
defparam n5887_s8.INIT=16'h5300;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(n5887_14),
    .I1(n5887_17),
    .I2(ff_priority[1]),
    .I3(n5875_8) 
);
defparam n5887_s9.INIT=16'h3500;
  LUT4 n5888_s4 (
    .F(n5888_7),
    .I0(n5886_12),
    .I1(w_command_vram_wdata[9]),
    .I2(n5888_22),
    .I3(n5888_20) 
);
defparam n5888_s4.INIT=16'h0007;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_14),
    .I1(n5888_15),
    .I2(ff_priority[0]),
    .I3(n5888_16) 
);
defparam n5888_s5.INIT=16'h3500;
  LUT3 n5888_s6 (
    .F(n5888_9),
    .I0(n118_9),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_17) 
);
defparam n5888_s6.INIT=8'h70;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(n5888_14),
    .I1(n6409_11),
    .I2(n6411_9),
    .I3(n5888_15) 
);
defparam n5888_s7.INIT=16'hBB0B;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(n5898_20),
    .I1(ff_cache3_data[9]),
    .I2(n5888_17),
    .I3(n5888_18) 
);
defparam n5888_s8.INIT=16'h0700;
  LUT3 n5889_s4 (
    .F(n5889_7),
    .I0(n5870_17),
    .I1(n5861_16),
    .I2(w_command_vram_wdata[8]) 
);
defparam n5889_s4.INIT=8'hD0;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(ff_cache2_data[8]),
    .I1(n5898_22),
    .I2(ff_cache0_data[8]),
    .I3(n5898_21) 
);
defparam n5889_s5.INIT=16'h0777;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(ff_cache3_data_en_9),
    .I1(n5889_13),
    .I2(n6411_9),
    .I3(n5889_14) 
);
defparam n5889_s6.INIT=16'hDD0D;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_13),
    .I1(n5889_15),
    .I2(ff_priority[0]),
    .I3(n5868_8) 
);
defparam n5889_s7.INIT=16'h5300;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5899_14),
    .I3(n5868_24) 
);
defparam n5889_s8.INIT=16'hAC00;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(ff_cache1_address_16_16),
    .I1(n5889_14),
    .I2(ff_cache_vram_write),
    .I3(n119_9) 
);
defparam n5889_s9.INIT=16'h0DDD;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_13),
    .I1(n5890_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s4.INIT=16'h5FF3;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(n5890_15),
    .I1(n5890_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5890_s5.INIT=16'hF53F;
  LUT3 n5890_s6 (
    .F(n5890_9),
    .I0(n120_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam n5890_s6.INIT=8'h70;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5899_14),
    .I3(n6409_11) 
);
defparam n5890_s7.INIT=16'hAC00;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(n6411_9),
    .I1(n5890_16),
    .I2(n5890_19),
    .I3(n5853_16) 
);
defparam n5890_s8.INIT=16'hD0DD;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(n5890_15),
    .I1(n6188_8),
    .I2(ff_cache3_data_en_9),
    .I3(n5890_13) 
);
defparam n5890_s9.INIT=16'hBB0B;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n5886_12),
    .I1(w_command_vram_wdata[6]),
    .I2(n5891_12),
    .I3(n5891_13) 
);
defparam n5891_s4.INIT=16'h0007;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5868_24),
    .I1(n5891_14),
    .I2(ff_cache1_address_16_16),
    .I3(n5891_15) 
);
defparam n5891_s5.INIT=16'hDD0D;
  LUT3 n5891_s6 (
    .F(n5891_9),
    .I0(n121_9),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_17) 
);
defparam n5891_s6.INIT=8'h70;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(n6409_11),
    .I1(n5891_14),
    .I2(n6411_9),
    .I3(n5891_15) 
);
defparam n5891_s7.INIT=16'hDD0D;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(n5898_20),
    .I1(ff_cache3_data[6]),
    .I2(n5891_16),
    .I3(n5891_17) 
);
defparam n5891_s8.INIT=16'h0700;
  LUT4 n5892_s6 (
    .F(n5892_9),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s6.INIT=16'h3533;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s7.INIT=16'h3533;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_15),
    .I1(n5892_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5892_s8.INIT=16'hF503;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s9.INIT=16'h3533;
  LUT4 n5892_s10 (
    .F(n5892_13),
    .I0(n6188_8),
    .I1(n5892_10),
    .I2(ff_cache3_data_en_9),
    .I3(n5892_9) 
);
defparam n5892_s10.INIT=16'hDD0D;
  LUT4 n5892_s11 (
    .F(n5892_14),
    .I0(n5892_15),
    .I1(n6411_9),
    .I2(n5892_18),
    .I3(n5867_7) 
);
defparam n5892_s11.INIT=16'h000B;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(n5886_12),
    .I1(w_command_vram_wdata[4]),
    .I2(n5893_21),
    .I3(n5893_19) 
);
defparam n5893_s4.INIT=16'h0007;
  LUT4 n5893_s5 (
    .F(n5893_8),
    .I0(n5893_14),
    .I1(n5893_15),
    .I2(ff_priority[0]),
    .I3(n5888_16) 
);
defparam n5893_s5.INIT=16'h3500;
  LUT3 n5893_s6 (
    .F(n5893_9),
    .I0(n123_9),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_17) 
);
defparam n5893_s6.INIT=8'h70;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(n6409_11),
    .I1(n5893_14),
    .I2(n6411_9),
    .I3(n5893_15) 
);
defparam n5893_s7.INIT=16'hDD0D;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(n5898_22),
    .I1(ff_cache2_data[4]),
    .I2(n5893_16),
    .I3(n5893_17) 
);
defparam n5893_s8.INIT=16'h0700;
  LUT4 n5894_s5 (
    .F(n5894_8),
    .I0(n5894_12),
    .I1(n5894_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s5.INIT=16'hFA0C;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(n6188_8),
    .I1(n5894_12),
    .I2(n6409_11),
    .I3(n5894_13) 
);
defparam n5894_s7.INIT=16'hDD0D;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(n5894_14),
    .I1(ff_cache3_data_en_9),
    .I2(n5894_21),
    .I3(n5866_25) 
);
defparam n5894_s8.INIT=16'h0B00;
  LUT4 n5895_s4 (
    .F(n5895_7),
    .I0(n5886_12),
    .I1(w_command_vram_wdata[2]),
    .I2(n5895_21),
    .I3(n5895_19) 
);
defparam n5895_s4.INIT=16'h0007;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_14),
    .I1(n5895_15),
    .I2(ff_priority[0]),
    .I3(n5888_16) 
);
defparam n5895_s5.INIT=16'h3500;
  LUT3 n5895_s6 (
    .F(n5895_9),
    .I0(n125_9),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_17) 
);
defparam n5895_s6.INIT=8'h70;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(n5895_14),
    .I1(n6409_11),
    .I2(n6411_9),
    .I3(n5895_15) 
);
defparam n5895_s7.INIT=16'hBB0B;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(n5898_22),
    .I1(ff_cache2_data[2]),
    .I2(n5895_16),
    .I3(n5895_17) 
);
defparam n5895_s8.INIT=16'h0700;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(n5896_12),
    .I1(n6188_8),
    .I2(n6411_9),
    .I3(n5896_13) 
);
defparam n5896_s4.INIT=16'hBB0B;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(n5898_21),
    .I1(ff_cache0_data[1]),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(n5896_14) 
);
defparam n5896_s5.INIT=16'h0007;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(n5896_12),
    .I1(n5896_15),
    .I2(ff_priority[0]),
    .I3(n5868_8) 
);
defparam n5896_s6.INIT=16'h3500;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5899_14),
    .I3(n5868_24) 
);
defparam n5896_s7.INIT=16'hAC00;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(ff_cache1_address_16_16),
    .I1(n5896_13),
    .I2(ff_cache_vram_write),
    .I3(n126_9) 
);
defparam n5896_s8.INIT=16'h0DDD;
  LUT3 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_13),
    .I1(n5897_14),
    .I2(ff_priority[1]) 
);
defparam n5897_s4.INIT=8'hCA;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_15),
    .I1(n5897_16),
    .I2(ff_priority[1]),
    .I3(n5875_8) 
);
defparam n5897_s5.INIT=16'hAC00;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5899_16),
    .I3(n6411_9) 
);
defparam n5897_s7.INIT=16'hAC00;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n6188_8),
    .I1(n5897_14),
    .I2(ff_cache3_data_en_9),
    .I3(n5897_15) 
);
defparam n5897_s8.INIT=16'hDD0D;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(ff_cache1_data_en_11),
    .I1(w_command_vram_wdata[0]),
    .I2(n5853_16),
    .I3(n5867_7) 
);
defparam n5897_s9.INIT=16'h001F;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5899_16),
    .I3(ff_flush_state[2]) 
);
defparam n5898_s10.INIT=16'h5300;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(n5898_20),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache0_data_mask[3]),
    .I3(n5898_21) 
);
defparam n5898_s12.INIT=16'h0777;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(n5886_12),
    .I1(ff_vram_wdata_31_15),
    .I2(n5892_20),
    .I3(n5866_25) 
);
defparam n5898_s13.INIT=16'hBF00;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s14.INIT=16'h5300;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(n5886_11),
    .I1(ff_vram_wdata_31_15),
    .I2(n5892_20),
    .I3(n5866_25) 
);
defparam n5898_s15.INIT=16'hBF00;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s16.INIT=16'h0503;
  LUT3 n5898_s17 (
    .F(n5898_20),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_data_en_9) 
);
defparam n5898_s17.INIT=8'h40;
  LUT3 n5898_s18 (
    .F(n5898_21),
    .I0(n5886_19),
    .I1(ff_cache0_data_en),
    .I2(n6409_11) 
);
defparam n5898_s18.INIT=8'h40;
  LUT3 n5898_s19 (
    .F(n5898_22),
    .I0(n6695_16),
    .I1(ff_cache2_data_en),
    .I2(n6188_8) 
);
defparam n5898_s19.INIT=8'h40;
  LUT3 n5898_s20 (
    .F(n5898_23),
    .I0(n6695_17),
    .I1(ff_cache1_data_en),
    .I2(n6411_9) 
);
defparam n5898_s20.INIT=8'h40;
  LUT2 n5899_s11 (
    .F(n5899_14),
    .I0(n5886_19),
    .I1(ff_cache0_data_en) 
);
defparam n5899_s11.INIT=4'h4;
  LUT2 n5899_s13 (
    .F(n5899_16),
    .I0(n6695_17),
    .I1(ff_cache1_data_en) 
);
defparam n5899_s13.INIT=4'h4;
  LUT3 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_en),
    .I2(n6411_9) 
);
defparam n5899_s14.INIT=8'hB0;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(ff_cache1_data_en_11),
    .I1(n5899_17),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n5853_16) 
);
defparam n5899_s15.INIT=16'h053F;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s16.INIT=16'h5300;
  LUT4 n5899_s17 (
    .F(n5899_20),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s17.INIT=16'h0503;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(n5898_23),
    .I2(ff_cache0_data_mask[1]),
    .I3(n5898_21) 
);
defparam n5900_s10.INIT=16'h0777;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(n5898_20),
    .I1(ff_cache3_data_mask[1]),
    .I2(n5900_15),
    .I3(n6695_20) 
);
defparam n5900_s11.INIT=16'h0700;
  LUT3 n5901_s9 (
    .F(n5901_12),
    .I0(n5898_21),
    .I1(ff_cache0_data_mask[0]),
    .I2(n6695_20) 
);
defparam n5901_s9.INIT=8'h70;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(n5898_20),
    .I1(ff_cache3_data_mask[0]),
    .I2(ff_cache1_data_mask[0]),
    .I3(n5898_23) 
);
defparam n5901_s10.INIT=16'h0777;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s11.INIT=16'h5300;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s12.INIT=16'h0503;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s7.INIT=16'hB0BB;
  LUT2 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache1_already_read_s8.INIT=4'h4;
  LUT2 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_13),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s9.INIT=4'h4;
  LUT3 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_14),
    .I0(n6693_18),
    .I1(ff_cache_vram_write),
    .I2(n5284_7) 
);
defparam ff_cache2_already_read_s10.INIT=8'h07;
  LUT4 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_already_read_s8.INIT=16'h8000;
  LUT4 ff_cache0_address_15_s9 (
    .F(ff_cache0_address_15_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache3_already_read_12),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s9.INIT=16'hEF00;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache1_already_read_13),
    .I1(ff_cache3_already_read_12),
    .I2(ff_cache1_already_read_12),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_16_s8.INIT=16'hF800;
  LUT2 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(n6695_16),
    .I1(ff_cache2_data_en) 
);
defparam ff_cache2_address_16_s9.INIT=4'h4;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam ff_cache3_address_16_s8.INIT=16'h8000;
  LUT2 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(ff_cache3_data_en),
    .I1(ff_priority[0]) 
);
defparam ff_cache3_address_16_s9.INIT=4'h8;
  LUT4 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_16),
    .I0(n69_3),
    .I1(ff_cache3_data_31_14),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_15) 
);
defparam ff_cache3_address_16_s11.INIT=16'h8F00;
  LUT2 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_data_31_s9.INIT=4'h8;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_15),
    .I0(ff_cache3_data_31_14),
    .I1(ff_cache3_already_read_15),
    .I2(ff_cache3_data_en),
    .I3(n69_3) 
);
defparam ff_cache3_data_31_s10.INIT=16'h7303;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_17),
    .I0(n1350_4),
    .I1(n5625_9),
    .I2(ff_cache1_already_read_11),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_address_16_s13.INIT=16'hEF00;
  LUT3 ff_cache1_data_en_s7 (
    .F(ff_cache1_data_en_12),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_already_read_15) 
);
defparam ff_cache1_data_en_s7.INIT=8'h0E;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(ff_cache3_data_en_13),
    .I1(n6409_11),
    .I2(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'hE0;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(n5899_16),
    .I1(ff_cache1_address_16_16),
    .I2(ff_vram_wdata_31_15),
    .I3(ff_cache1_data_31_16) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'h7F00;
  LUT4 ff_vram_address_16_s14 (
    .F(ff_vram_address_16_18),
    .I0(n592_9),
    .I1(ff_cache3_already_read),
    .I2(w_cache2_hit),
    .I3(n5643_10) 
);
defparam ff_vram_address_16_s14.INIT=16'h0D00;
  LUT4 ff_vram_address_16_s15 (
    .F(ff_vram_address_16_19),
    .I0(ff_cache2_already_read),
    .I1(n550_9),
    .I2(w_cache2_hit),
    .I3(n1350_4) 
);
defparam ff_vram_address_16_s15.INIT=16'h004F;
  LUT4 ff_vram_address_16_s16 (
    .F(ff_vram_address_16_20),
    .I0(ff_cache1_already_read),
    .I1(n1350_4),
    .I2(n508_9),
    .I3(n5625_9) 
);
defparam ff_vram_address_16_s16.INIT=16'h00BF;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(n5886_19),
    .I1(ff_cache3_address_16_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6695_s10.INIT=16'hCFFA;
  LUT4 n6695_s11 (
    .F(n6695_16),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n6695_s11.INIT=16'h8000;
  LUT4 n6695_s12 (
    .F(n6695_17),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n6695_s12.INIT=16'h8000;
  LUT3 n5851_s14 (
    .F(n5851_17),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_data_en_9) 
);
defparam n5851_s14.INIT=8'hB0;
  LUT4 n5851_s16 (
    .F(n5851_19),
    .I0(n6695_16),
    .I1(ff_cache2_address[16]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5851_s16.INIT=16'h4000;
  LUT4 n5851_s17 (
    .F(n5851_20),
    .I0(n6695_17),
    .I1(ff_cache1_address[16]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5851_s17.INIT=16'h4000;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(n6695_16),
    .I1(ff_cache2_address[15]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5852_s12.INIT=16'h4000;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address[15]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5852_s13.INIT=16'h4000;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(n6695_17),
    .I1(ff_cache1_address[14]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5853_s11.INIT=16'h4000;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address[14]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5853_s12.INIT=16'h4000;
  LUT2 n5853_s13 (
    .F(n5853_16),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5853_s13.INIT=4'h9;
  LUT4 n5853_s14 (
    .F(n5853_17),
    .I0(n6695_16),
    .I1(ff_cache2_address[14]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5853_s14.INIT=16'h4000;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address[13]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5854_s12.INIT=16'h4000;
  LUT4 n5854_s13 (
    .F(n5854_16),
    .I0(n6695_17),
    .I1(ff_cache1_address[13]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5854_s13.INIT=16'h4000;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(n6695_16),
    .I1(ff_cache2_address[12]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5855_s11.INIT=16'h4000;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(n6695_17),
    .I1(ff_cache1_address[12]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5855_s12.INIT=16'h4000;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address[12]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5855_s13.INIT=16'h4000;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address[11]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5856_s12.INIT=16'h4000;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(n6695_16),
    .I1(ff_cache2_address[11]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5856_s13.INIT=16'h4000;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address[10]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5857_s11.INIT=16'h4000;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(n6695_17),
    .I1(ff_cache1_address[10]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5857_s12.INIT=16'h4000;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(n6695_16),
    .I1(ff_cache2_address[10]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5857_s13.INIT=16'h4000;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(n6695_16),
    .I1(ff_cache2_address[9]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5858_s11.INIT=16'h4000;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(n6695_17),
    .I1(ff_cache1_address[9]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5858_s12.INIT=16'h4000;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address[9]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5858_s13.INIT=16'h4000;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address[8]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5859_s11.INIT=16'h4000;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(n6695_16),
    .I1(ff_cache2_address[8]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5859_s12.INIT=16'h4000;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(n6695_17),
    .I1(ff_cache1_address[8]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5859_s13.INIT=16'h4000;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(n6695_17),
    .I1(ff_cache1_address[7]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5860_s11.INIT=16'h4000;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(n6695_16),
    .I1(ff_cache2_address[7]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5860_s12.INIT=16'h4000;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address[7]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5860_s13.INIT=16'h4000;
  LUT3 n5861_s12 (
    .F(n5861_15),
    .I0(n5886_19),
    .I1(ff_cache0_data_en),
    .I2(n6409_11) 
);
defparam n5861_s12.INIT=8'hB0;
  LUT3 n5861_s13 (
    .F(n5861_16),
    .I0(n6695_16),
    .I1(ff_cache2_data_en),
    .I2(n6188_8) 
);
defparam n5861_s13.INIT=8'hB0;
  LUT4 n5861_s14 (
    .F(n5861_17),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5861_s14.INIT=16'h3533;
  LUT4 n5861_s15 (
    .F(n5861_18),
    .I0(n6695_17),
    .I1(ff_cache1_address[6]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5861_s15.INIT=16'h4000;
  LUT4 n5861_s16 (
    .F(n5861_19),
    .I0(n5853_16),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(n5867_7) 
);
defparam n5861_s16.INIT=16'h0007;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(n5886_19),
    .I1(ff_cache0_address[5]),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5862_s12.INIT=16'h4000;
  LUT4 n5862_s13 (
    .F(n5862_16),
    .I0(n6695_16),
    .I1(ff_cache2_address[5]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5862_s13.INIT=16'h4000;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(n6695_17),
    .I1(ff_cache1_address[4]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5863_s12.INIT=16'h4000;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(n6695_16),
    .I1(ff_cache2_address[4]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5863_s13.INIT=16'h4000;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(n5886_19),
    .I1(ff_cache0_address[3]),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5864_s12.INIT=16'h4000;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(n6695_16),
    .I1(ff_cache2_address[3]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5864_s13.INIT=16'h4000;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(n6695_17),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5866_s11.INIT=16'h4000;
  LUT4 n5866_s12 (
    .F(n5866_15),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5866_s12.INIT=16'h4000;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s13.INIT=16'hCACC;
  LUT4 n5866_s15 (
    .F(n5866_18),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s15.INIT=16'h3533;
  LUT4 n5866_s16 (
    .F(n5866_19),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s16.INIT=16'hCACC;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s11.INIT=16'h3533;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s12.INIT=16'hCACC;
  LUT4 n5867_s13 (
    .F(n5867_16),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s13.INIT=16'h3533;
  LUT4 n5867_s14 (
    .F(n5867_17),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s14.INIT=16'h3533;
  LUT2 n5867_s15 (
    .F(n5867_18),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data_en) 
);
defparam n5867_s15.INIT=4'h4;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(ff_priority[0]),
    .I1(n6695_16),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data[29]) 
);
defparam n5868_s11.INIT=16'h1000;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s12.INIT=16'h4000;
  LUT4 n5868_s14 (
    .F(n5868_17),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s14.INIT=16'h3533;
  LUT4 n5868_s15 (
    .F(n5868_18),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s15.INIT=16'h3533;
  LUT4 n5868_s16 (
    .F(n5868_19),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5868_s16.INIT=16'h4000;
  LUT4 n5868_s17 (
    .F(n5868_20),
    .I0(ff_cache1_data_en_11),
    .I1(w_command_vram_wdata[29]),
    .I2(n5853_16),
    .I3(n5867_7) 
);
defparam n5868_s17.INIT=16'h001F;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s10.INIT=16'h3533;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s11.INIT=16'hCACC;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s12.INIT=16'h3533;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s13.INIT=16'h3533;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s10.INIT=16'h3533;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s11.INIT=16'hCACC;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s12.INIT=16'h3533;
  LUT4 n5870_s14 (
    .F(n5870_17),
    .I0(n5886_19),
    .I1(ff_cache0_data_en),
    .I2(n6409_11),
    .I3(n5853_16) 
);
defparam n5870_s14.INIT=16'h004F;
  LUT4 n5871_s14 (
    .F(n5871_17),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5871_s14.INIT=16'h4000;
  LUT4 n5871_s15 (
    .F(n5871_18),
    .I0(n6695_17),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache1_data_en),
    .I3(n6411_9) 
);
defparam n5871_s15.INIT=16'h4000;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s10.INIT=16'h3533;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s11.INIT=16'hCACC;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s12.INIT=16'h3533;
  LUT4 n5872_s13 (
    .F(n5872_16),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s13.INIT=16'h3533;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s10.INIT=16'h3533;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s11.INIT=16'hCACC;
  LUT4 n5873_s12 (
    .F(n5873_15),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s12.INIT=16'h3533;
  LUT4 n5873_s13 (
    .F(n5873_16),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s13.INIT=16'h3533;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s10.INIT=16'h3533;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s11.INIT=16'hCACC;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s12.INIT=16'h3533;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s11.INIT=16'h3533;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s12.INIT=16'h3533;
  LUT4 n5875_s13 (
    .F(n5875_16),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s13.INIT=16'h3533;
  LUT4 n5875_s14 (
    .F(n5875_17),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s14.INIT=16'h3533;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s10.INIT=16'h3533;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s11.INIT=16'h3533;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s12.INIT=16'h3533;
  LUT4 n5876_s13 (
    .F(n5876_16),
    .I0(n5886_19),
    .I1(ff_cache0_data[21]),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5876_s13.INIT=16'h4000;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s9.INIT=16'h3533;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s10.INIT=16'h3533;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s11.INIT=16'h3533;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s9.INIT=16'h3533;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s10.INIT=16'h3533;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[19]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5878_s11.INIT=16'h4000;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(ff_cache1_data_en_11),
    .I1(w_command_vram_wdata[19]),
    .I2(n5853_16),
    .I3(n5867_7) 
);
defparam n5878_s12.INIT=16'h001F;
  LUT4 n5878_s13 (
    .F(n5878_16),
    .I0(ff_priority[0]),
    .I1(n6695_16),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data[19]) 
);
defparam n5878_s13.INIT=16'h1000;
  LUT4 n5878_s14 (
    .F(n5878_17),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s14.INIT=16'h4000;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s9.INIT=16'h3533;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s10.INIT=16'h3533;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[18]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5879_s11.INIT=16'h4000;
  LUT4 n5879_s12 (
    .F(n5879_15),
    .I0(ff_cache1_data_en_11),
    .I1(w_command_vram_wdata[18]),
    .I2(n5853_16),
    .I3(n5867_7) 
);
defparam n5879_s12.INIT=16'h001F;
  LUT4 n5879_s13 (
    .F(n5879_16),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s13.INIT=16'h4000;
  LUT4 n5879_s14 (
    .F(n5879_17),
    .I0(ff_priority[0]),
    .I1(n6695_16),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data[18]) 
);
defparam n5879_s14.INIT=16'h1000;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s9.INIT=16'h4000;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(ff_priority[0]),
    .I1(n6695_16),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data[17]) 
);
defparam n5880_s10.INIT=16'h1000;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s11.INIT=16'h3533;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s12.INIT=16'h3533;
  LUT4 n5880_s14 (
    .F(n5880_17),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[17]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5880_s14.INIT=16'h4000;
  LUT4 n5880_s15 (
    .F(n5880_18),
    .I0(n6695_16),
    .I1(ff_cache2_data[17]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5880_s15.INIT=16'h4000;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s9.INIT=16'h3533;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s10.INIT=16'h3533;
  LUT4 n5881_s11 (
    .F(n5881_14),
    .I0(n6695_16),
    .I1(ff_cache2_data[16]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5881_s11.INIT=16'h4000;
  LUT4 n5881_s12 (
    .F(n5881_15),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s12.INIT=16'hCACC;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s10.INIT=16'h3533;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s11.INIT=16'h3533;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(n6695_16),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5882_s12.INIT=16'h4000;
  LUT4 n5882_s13 (
    .F(n5882_16),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s13.INIT=16'h4000;
  LUT4 n5882_s14 (
    .F(n5882_17),
    .I0(ff_priority[0]),
    .I1(n6695_16),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data[15]) 
);
defparam n5882_s14.INIT=16'h1000;
  LUT4 n5883_s10 (
    .F(n5883_13),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s10.INIT=16'h3533;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s11.INIT=16'h3533;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s12.INIT=16'h3533;
  LUT4 n5883_s13 (
    .F(n5883_16),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s13.INIT=16'hCACC;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s9.INIT=16'h3533;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s10.INIT=16'h3533;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(n6695_16),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5884_s11.INIT=16'h4000;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s12.INIT=16'h4000;
  LUT4 n5884_s13 (
    .F(n5884_16),
    .I0(ff_priority[0]),
    .I1(n6695_16),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data[13]) 
);
defparam n5884_s13.INIT=16'h1000;
  LUT4 n5885_s10 (
    .F(n5885_13),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s10.INIT=16'h3533;
  LUT4 n5885_s11 (
    .F(n5885_14),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s11.INIT=16'h3533;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s12.INIT=16'h3533;
  LUT4 n5885_s13 (
    .F(n5885_16),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s13.INIT=16'h3533;
  LUT4 n5886_s15 (
    .F(n5886_18),
    .I0(n6695_16),
    .I1(ff_cache2_data[11]),
    .I2(n5886_22),
    .I3(ff_priority[1]) 
);
defparam n5886_s15.INIT=16'hBF00;
  LUT4 n5886_s16 (
    .F(n5886_19),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5886_s16.INIT=16'h8000;
  LUT2 n5886_s17 (
    .F(n5886_20),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data_en) 
);
defparam n5886_s17.INIT=4'h4;
  LUT2 n5886_s18 (
    .F(n5886_21),
    .I0(ff_cache1_data_en),
    .I1(ff_priority[0]) 
);
defparam n5886_s18.INIT=4'h8;
  LUT2 n5886_s19 (
    .F(n5886_22),
    .I0(ff_priority[0]),
    .I1(ff_cache2_data_en) 
);
defparam n5886_s19.INIT=4'h4;
  LUT4 n5886_s20 (
    .F(n5886_23),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s20.INIT=16'h3533;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s10.INIT=16'h3533;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s11.INIT=16'h3533;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5887_s12.INIT=16'h4000;
  LUT4 n5887_s13 (
    .F(n5887_16),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s13.INIT=16'h3533;
  LUT4 n5887_s14 (
    .F(n5887_17),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s14.INIT=16'h3533;
  LUT4 n5888_s11 (
    .F(n5888_14),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s11.INIT=16'h3533;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s12.INIT=16'h3533;
  LUT2 n5888_s13 (
    .F(n5888_16),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write) 
);
defparam n5888_s13.INIT=4'h1;
  LUT4 n5888_s14 (
    .F(n5888_17),
    .I0(n6695_16),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5888_s14.INIT=16'h4000;
  LUT4 n5888_s15 (
    .F(n5888_18),
    .I0(ff_cache1_data_en_11),
    .I1(w_command_vram_wdata[9]),
    .I2(n5853_16),
    .I3(n5867_7) 
);
defparam n5888_s15.INIT=16'h001F;
  LUT4 n5889_s10 (
    .F(n5889_13),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s10.INIT=16'h3533;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s11.INIT=16'h3533;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s12.INIT=16'h3533;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s10.INIT=16'h3533;
  LUT4 n5890_s11 (
    .F(n5890_14),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s11.INIT=16'h3533;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s12.INIT=16'h3533;
  LUT4 n5890_s13 (
    .F(n5890_16),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s13.INIT=16'h3533;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(ff_priority[0]),
    .I1(n6695_16),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data[6]) 
);
defparam n5891_s9.INIT=16'h1000;
  LUT4 n5891_s10 (
    .F(n5891_13),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s10.INIT=16'h4000;
  LUT4 n5891_s11 (
    .F(n5891_14),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s11.INIT=16'h3533;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s12.INIT=16'h3533;
  LUT4 n5891_s13 (
    .F(n5891_16),
    .I0(n6695_16),
    .I1(ff_cache2_data[6]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5891_s13.INIT=16'h4000;
  LUT4 n5891_s14 (
    .F(n5891_17),
    .I0(ff_cache1_data_en_11),
    .I1(w_command_vram_wdata[6]),
    .I2(n5853_16),
    .I3(n5867_7) 
);
defparam n5891_s14.INIT=16'h001F;
  LUT4 n5892_s12 (
    .F(n5892_15),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s12.INIT=16'h3533;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s11.INIT=16'h3533;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s12.INIT=16'h3533;
  LUT4 n5893_s13 (
    .F(n5893_16),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[4]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5893_s13.INIT=16'h4000;
  LUT4 n5893_s14 (
    .F(n5893_17),
    .I0(ff_cache1_data_en_11),
    .I1(w_command_vram_wdata[4]),
    .I2(n5853_16),
    .I3(n5867_7) 
);
defparam n5893_s14.INIT=16'h001F;
  LUT4 n5894_s9 (
    .F(n5894_12),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s9.INIT=16'h3533;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s10.INIT=16'h3533;
  LUT4 n5894_s11 (
    .F(n5894_14),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s11.INIT=16'h3533;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s11.INIT=16'h3533;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s12.INIT=16'h3533;
  LUT4 n5895_s13 (
    .F(n5895_16),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[2]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5895_s13.INIT=16'h4000;
  LUT4 n5895_s14 (
    .F(n5895_17),
    .I0(ff_cache1_data_en_11),
    .I1(w_command_vram_wdata[2]),
    .I2(n5853_16),
    .I3(n5867_7) 
);
defparam n5895_s14.INIT=16'h001F;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s9.INIT=16'h3533;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s10.INIT=16'h3533;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[1]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_data_en_9) 
);
defparam n5896_s11.INIT=16'h4000;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5896_s12.INIT=16'h3533;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s10.INIT=16'h3533;
  LUT4 n5897_s11 (
    .F(n5897_14),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6695_16),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s11.INIT=16'h3533;
  LUT4 n5897_s12 (
    .F(n5897_15),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s12.INIT=16'h3533;
  LUT4 n5897_s13 (
    .F(n5897_16),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s13.INIT=16'h3533;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(n6695_16),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5900_s12.INIT=16'h4000;
  LUT3 ff_cache2_address_16_s11 (
    .F(ff_cache2_address_16_16),
    .I0(ff_priority[0]),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[1]) 
);
defparam ff_cache2_address_16_s11.INIT=8'h40;
  LUT4 ff_busy_s5 (
    .F(ff_busy_11),
    .I0(n6694_15),
    .I1(n5284_7),
    .I2(w_command_vram_rdata_en),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_busy_s5.INIT=16'h0015;
  LUT4 n5886_s21 (
    .F(n5886_25),
    .I0(n5886_19),
    .I1(ff_cache0_data[11]),
    .I2(ff_priority[0]),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s21.INIT=16'h0400;
  LUT4 ff_cache2_address_16_s12 (
    .F(ff_cache2_address_16_18),
    .I0(ff_cache2_data_en),
    .I1(ff_cache2_address_16_16),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache2_address_16_s12.INIT=16'hD000;
  LUT3 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_15),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s10.INIT=8'h80;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(n5284_7),
    .I3(ff_cache2_already_read_9) 
);
defparam ff_cache2_already_read_s11.INIT=16'h00F7;
  LUT4 n5894_s13 (
    .F(n5894_17),
    .I0(n5894_14),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5892_20) 
);
defparam n5894_s13.INIT=16'hBF00;
  LUT4 ff_cache3_data_31_s11 (
    .F(ff_cache3_data_31_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_data_31_s11.INIT=16'h8000;
  LUT4 n5895_s15 (
    .F(n5895_19),
    .I0(n6695_16),
    .I1(ff_cache2_data[2]),
    .I2(ff_priority[0]),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s15.INIT=16'h0400;
  LUT4 n5893_s15 (
    .F(n5893_19),
    .I0(n6695_16),
    .I1(ff_cache2_data[4]),
    .I2(ff_priority[0]),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s15.INIT=16'h0400;
  LUT4 n5888_s16 (
    .F(n5888_20),
    .I0(n6695_16),
    .I1(ff_cache2_data[9]),
    .I2(ff_priority[0]),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s16.INIT=16'h0400;
  LUT4 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_15),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache1_already_read_s10.INIT=16'hBF00;
  LUT4 n5895_s16 (
    .F(n5895_21),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[2]),
    .I2(ff_cache3_data_en),
    .I3(ff_priority[0]) 
);
defparam n5895_s16.INIT=16'h4000;
  LUT4 n5893_s16 (
    .F(n5893_21),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[4]),
    .I2(ff_cache3_data_en),
    .I3(ff_priority[0]) 
);
defparam n5893_s16.INIT=16'h4000;
  LUT4 n5888_s17 (
    .F(n5888_22),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache3_data_en),
    .I3(ff_priority[0]) 
);
defparam n5888_s17.INIT=16'h4000;
  LUT3 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_13),
    .I0(w_command_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s9.INIT=8'h01;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(w_command_vram_valid),
    .I1(n5867_7),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'h0001;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6188_8),
    .I1(n6411_9),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT3 ff_vram_address_16_s18 (
    .F(ff_vram_address_16_23),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_address_16_15) 
);
defparam ff_vram_address_16_s18.INIT=8'h10;
  LUT4 n5887_s15 (
    .F(n5887_19),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_data_en_9),
    .I3(n5870_17) 
);
defparam n5887_s15.INIT=16'h4F00;
  LUT4 n5868_s18 (
    .F(n5868_22),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_data_en_9),
    .I3(n5861_16) 
);
defparam n5868_s18.INIT=16'h004F;
  LUT4 n5851_s18 (
    .F(n5851_22),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_data_en_9),
    .I3(n5861_12) 
);
defparam n5851_s18.INIT=16'h4F00;
  LUT3 n5866_s17 (
    .F(n5866_21),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_cache_vram_write),
    .I2(ff_priority[0]) 
);
defparam n5866_s17.INIT=8'h20;
  LUT3 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_16),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write),
    .I2(ff_priority[0]) 
);
defparam ff_cache1_address_16_s10.INIT=8'h10;
  LUT3 n5868_s19 (
    .F(n5868_24),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(ff_cache_vram_write) 
);
defparam n5868_s19.INIT=8'h01;
  LUT3 n5871_s16 (
    .F(n5871_20),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_priority[0]),
    .I2(ff_cache_vram_write) 
);
defparam n5871_s16.INIT=8'h02;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_15) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_15) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s5 (
    .F(n5640_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_15) 
);
defparam n5640_s5.INIT=16'h07FF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_15) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_15) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s5 (
    .F(n5641_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_15) 
);
defparam n5641_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_15) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_15) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s5 (
    .F(n5642_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(n5643_15) 
);
defparam n5642_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_15) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_15) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s7 (
    .F(n5643_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_15) 
);
defparam n5643_s7.INIT=16'h0EFF;
  LUT4 ff_cache3_data_mask_0_s8 (
    .F(ff_cache3_data_mask_0_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_0_s8.INIT=16'h0004;
  LUT4 ff_cache3_data_mask_1_s8 (
    .F(ff_cache3_data_mask_1_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_2_s8 (
    .F(ff_cache3_data_mask_2_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_20),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h4000;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_18),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT3 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(ff_cache2_data_en),
    .I1(n69_3),
    .I2(ff_cache3_data_en) 
);
defparam ff_cache2_already_read_s12.INIT=8'h45;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s10.INIT=16'h0100;
  LUT4 n5899_s18 (
    .F(n5899_22),
    .I0(ff_cache0_data_mask[2]),
    .I1(n5886_19),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5899_s18.INIT=16'hEF00;
  LUT4 n5871_s17 (
    .F(n5871_22),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5886_19),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s17.INIT=16'hCACC;
  LUT4 n5894_s14 (
    .F(n5894_19),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6695_17),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s14.INIT=16'h3533;
  LUT4 ff_cache1_address_16_s11 (
    .F(ff_cache1_address_16_18),
    .I0(ff_vram_wdata_31_15),
    .I1(n6695_17),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address_16_16) 
);
defparam ff_cache1_address_16_s11.INIT=16'h2000;
  LUT4 ff_vram_address_16_s19 (
    .F(ff_vram_address_16_25),
    .I0(n466_9),
    .I1(ff_cache0_already_read),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_vram_address_16_s19.INIT=16'h0D00;
  LUT4 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_16),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s10.INIT=16'h004F;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT3 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_17),
    .I0(ff_cache_vram_write),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s11.INIT=8'h20;
  LUT4 ff_vram_wdata_31_s10 (
    .F(ff_vram_wdata_31_15),
    .I0(n1350_4),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_vram_wdata_31_s10.INIT=16'h4500;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_18),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_write),
    .I3(n6693_18) 
);
defparam ff_cache3_address_16_s12.INIT=16'hB000;
  LUT4 n6693_s10 (
    .F(n6693_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s10.INIT=16'hB0BB;
  LUT3 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_14),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_11) 
);
defparam ff_cache0_already_read_s9.INIT=8'hB0;
  LUT3 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_13) 
);
defparam ff_cache1_data_31_s11.INIT=8'h0B;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 n5894_s15 (
    .F(n5894_21),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[3]),
    .I3(n5853_16) 
);
defparam n5894_s15.INIT=16'hF100;
  LUT4 n5892_s14 (
    .F(n5892_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[5]),
    .I3(n5853_16) 
);
defparam n5892_s14.INIT=16'hF100;
  LUT3 n5890_s15 (
    .F(n5890_19),
    .I0(w_command_vram_wdata[7]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5890_s15.INIT=8'h54;
  LUT3 n5885_s15 (
    .F(n5885_19),
    .I0(w_command_vram_wdata[12]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5885_s15.INIT=8'h54;
  LUT4 n5883_s15 (
    .F(n5883_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[14]),
    .I3(n5853_16) 
);
defparam n5883_s15.INIT=16'hF100;
  LUT4 n5880_s16 (
    .F(n5880_20),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[17]),
    .I3(n5853_16) 
);
defparam n5880_s16.INIT=16'hF100;
  LUT4 n5877_s13 (
    .F(n5877_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[20]),
    .I3(n5853_16) 
);
defparam n5877_s13.INIT=16'hF100;
  LUT3 n5873_s15 (
    .F(n5873_19),
    .I0(w_command_vram_wdata[24]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5873_s15.INIT=8'h54;
  LUT4 n5871_s18 (
    .F(n5871_24),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[26]),
    .I3(n5853_16) 
);
defparam n5871_s18.INIT=16'hF100;
  LUT3 n5869_s15 (
    .F(n5869_19),
    .I0(w_command_vram_wdata[28]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5869_s15.INIT=8'h54;
  LUT3 n5867_s17 (
    .F(n5867_21),
    .I0(w_command_vram_wdata[30]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5867_s17.INIT=8'h54;
  LUT4 n5866_s18 (
    .F(n5866_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[31]),
    .I3(n5853_16) 
);
defparam n5866_s18.INIT=16'hF100;
  LUT4 n5865_s14 (
    .F(n5865_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[2]),
    .I3(n5853_16) 
);
defparam n5865_s14.INIT=16'hF100;
  LUT4 n5864_s14 (
    .F(n5864_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[3]),
    .I3(n5853_16) 
);
defparam n5864_s14.INIT=16'hF100;
  LUT4 n5886_s22 (
    .F(n5886_27),
    .I0(n5853_16),
    .I1(n5886_23),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5886_s22.INIT=16'h000B;
  LUT4 n5897_s14 (
    .F(n5897_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n5897_13) 
);
defparam n5897_s14.INIT=16'h0040;
  LUT4 ff_cache2_data_en_s6 (
    .F(ff_cache2_data_en_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_cache3_data_en_13) 
);
defparam ff_cache2_data_en_s6.INIT=16'h00BF;
  LUT3 n5863_s14 (
    .F(n5863_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[4]) 
);
defparam n5863_s14.INIT=8'h90;
  LUT3 n5862_s14 (
    .F(n5862_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[5]) 
);
defparam n5862_s14.INIT=8'h90;
  LUT3 n5856_s14 (
    .F(n5856_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[11]) 
);
defparam n5856_s14.INIT=8'h90;
  LUT3 n5854_s14 (
    .F(n5854_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[13]) 
);
defparam n5854_s14.INIT=8'h90;
  LUT3 n5852_s14 (
    .F(n5852_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[15]) 
);
defparam n5852_s14.INIT=8'h90;
  LUT3 n5851_s19 (
    .F(n5851_24),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[16]) 
);
defparam n5851_s19.INIT=8'h90;
  LUT4 n5882_s15 (
    .F(n5882_19),
    .I0(n5851_17),
    .I1(n5861_16),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5882_s15.INIT=16'h0110;
  LUT4 n5870_s15 (
    .F(n5870_19),
    .I0(w_command_vram_wdata[27]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5870_s15.INIT=16'h5554;
  LUT4 n6695_s14 (
    .F(n6695_20),
    .I0(n5867_7),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6695_s14.INIT=16'h5554;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_22),
    .I0(ff_cache3_data_31_17),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h0001;
  LUT4 n5625_s6 (
    .F(n5625_12),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5625_s6.INIT=16'h0002;
  LUT4 ff_cache3_data_en_s7 (
    .F(ff_cache3_data_en_13),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache3_data_en_s7.INIT=16'h0001;
  LUT4 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_13),
    .I0(ff_cache0_already_read_9),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_en_s7.INIT=16'h0001;
  LUT4 ff_vram_wdata_31_s11 (
    .F(ff_vram_wdata_31_17),
    .I0(n5867_7),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_vram_wdata_31_s11.INIT=16'h0001;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n5875_s15 (
    .F(n5875_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5875_14) 
);
defparam n5875_s15.INIT=16'h0010;
  LUT4 n5898_s21 (
    .F(n5898_25),
    .I0(n5898_22),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5898_s21.INIT=16'h0777;
  LUT4 n5886_s23 (
    .F(n5886_29),
    .I0(n5898_21),
    .I1(ff_cache0_data[11]),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5886_s23.INIT=16'h0777;
  LUT4 ff_cache1_data_en_s8 (
    .F(ff_cache1_data_en_14),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam ff_cache1_data_en_s8.INIT=16'h0111;
  LUT4 n5892_s15 (
    .F(n5892_20),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5892_s15.INIT=16'h1500;
  LUT4 n5866_s19 (
    .F(n5866_25),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s19.INIT=16'h0777;
  LUT4 n5643_s8 (
    .F(n5643_15),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(n5625_12) 
);
defparam n5643_s8.INIT=16'h1000;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6694_s7.INIT=16'h0100;
  LUT4 ff_cache0_address_15_s11 (
    .F(ff_cache0_address_15_18),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_vram_wdata_31_15) 
);
defparam ff_cache0_address_15_s11.INIT=16'h1000;
  LUT4 n5871_s19 (
    .F(n5871_26),
    .I0(n101_6),
    .I1(n101_7),
    .I2(ff_priority[1]),
    .I3(n5866_25) 
);
defparam n5871_s19.INIT=16'h0035;
  LUT4 n5886_s24 (
    .F(n5886_31),
    .I0(n116_6),
    .I1(n116_7),
    .I2(ff_priority[1]),
    .I3(n5866_25) 
);
defparam n5886_s24.INIT=16'h0035;
  LUT4 n5892_s16 (
    .F(n5892_22),
    .I0(n122_6),
    .I1(n122_7),
    .I2(ff_priority[1]),
    .I3(n5866_25) 
);
defparam n5892_s16.INIT=16'h0035;
  LUT4 ff_cache2_already_read_s13 (
    .F(ff_cache2_already_read_20),
    .I0(n6693_18),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_already_read_s13.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(ff_cache2_data_31_14),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(ff_cache3_data_31_15),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(ff_cache2_data_31_14),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(ff_cache3_data_31_15),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_16),
    .I0(ff_cache2_data_31_14),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache3_data_31_s12 (
    .F(ff_cache3_data_31_19),
    .I0(ff_cache3_data_31_15),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s12.INIT=16'h1000;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(ff_cache2_data_31_14),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(ff_cache3_data_31_15),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache3_data_31_s13 (
    .F(ff_cache3_data_31_21),
    .I0(ff_cache3_address_16_18),
    .I1(n5284_7),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache3_data_en_13) 
);
defparam ff_cache3_data_31_s13.INIT=16'hE000;
  LUT3 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_20),
    .I0(ff_cache1_data_31_16),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(ff_cache3_data_en_13) 
);
defparam ff_cache1_data_31_s12.INIT=8'h40;
  LUT4 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_17),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache3_already_read_11),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache3_data_en_13) 
);
defparam ff_cache3_already_read_s11.INIT=16'h1000;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_16),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_10),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache3_data_en_13) 
);
defparam ff_cache0_already_read_s10.INIT=16'hE000;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_13),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_23),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  INV n5023_s3 (
    .O(n5023_8),
    .I(w_cache_vram_rdata_en) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n534_29,
  w_register_write,
  n1680_4,
  ff_reset_n2_1,
  n1796_5,
  n240_4,
  ff_port1,
  ff_busy,
  ff_bus_write,
  ff_bus_valid,
  w_command_vram_rdata_en,
  n355_7,
  w_pulse1,
  ff_vram_valid_8,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_address_s_16_5,
  w_address_s_16_6,
  ff_read_color_10,
  w_address_s_6_10,
  ff_read_color_13,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n534_29;
input w_register_write;
input n1680_4;
input ff_reset_n2_1;
input n1796_5;
input n240_4;
input ff_port1;
input ff_busy;
input ff_bus_write;
input ff_bus_valid;
input w_command_vram_rdata_en;
input n355_7;
input w_pulse1;
input ff_vram_valid_8;
input [7:0] w_register_data;
input [4:0] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_address_s_16_5;
output w_address_s_16_6;
output ff_read_color_10;
output w_address_s_6_10;
output ff_read_color_13;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_16_3;
wire w_address_s_15_3;
wire w_address_s_14_3;
wire w_address_s_13_3;
wire w_address_s_12_3;
wire w_address_s_11_3;
wire w_address_s_10_3;
wire w_address_s_9_3;
wire w_address_s_8_3;
wire w_address_d_16_3;
wire w_address_d_15_3;
wire w_address_d_14_3;
wire w_address_d_13_3;
wire w_address_d_12_3;
wire w_address_d_11_3;
wire w_address_d_10_3;
wire w_address_d_9_3;
wire w_address_d_8_3;
wire n1518_6;
wire n1518_7;
wire n1519_6;
wire n1519_7;
wire n2535_3;
wire n307_3;
wire n308_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n349_3;
wire n357_3;
wire n428_3;
wire n429_3;
wire n430_3;
wire n431_3;
wire n432_3;
wire n433_3;
wire n434_3;
wire n435_3;
wire n436_3;
wire n437_3;
wire n2649_3;
wire n2650_3;
wire n633_6;
wire n634_6;
wire n635_6;
wire n636_6;
wire n637_6;
wire n638_6;
wire n639_6;
wire n640_6;
wire n641_6;
wire n668_3;
wire n676_3;
wire n751_3;
wire n752_3;
wire n753_3;
wire n754_3;
wire n755_3;
wire n756_3;
wire n757_3;
wire n758_3;
wire n759_3;
wire n760_3;
wire n2782_3;
wire n1058_3;
wire n1059_3;
wire n1060_3;
wire n1061_3;
wire n1062_3;
wire n1063_3;
wire n1064_3;
wire n1065_3;
wire n1066_3;
wire n1099_4;
wire n1101_4;
wire n1218_3;
wire n1219_3;
wire n1220_3;
wire n1221_3;
wire n1222_3;
wire n1223_3;
wire n1224_3;
wire n1225_3;
wire n1226_3;
wire n1227_3;
wire n1276_3;
wire n1277_3;
wire n1278_3;
wire n1279_3;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n2929_3;
wire n1353_3;
wire n1371_3;
wire n1372_3;
wire n1373_3;
wire n1374_3;
wire n1375_3;
wire n1376_3;
wire n1377_3;
wire n1378_3;
wire n1965_6;
wire n1966_5;
wire n1967_5;
wire n1968_5;
wire n1969_5;
wire n1970_5;
wire n1971_5;
wire n1972_5;
wire n1979_8;
wire n1980_9;
wire n1981_8;
wire n1982_9;
wire n1889_91;
wire n1911_95;
wire n1912_93;
wire ff_sx_9_8;
wire ff_nx_8_8;
wire ff_read_color_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n1974_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_2_11;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_cache_vram_valid_12;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1910_105;
wire n1907_117;
wire n1905_112;
wire n1862_151;
wire n1533_7;
wire n1532_7;
wire n1439_8;
wire n1394_9;
wire n1275_7;
wire n1274_7;
wire n1870_93;
wire n1869_92;
wire n1868_90;
wire n1867_90;
wire n1866_90;
wire n1865_90;
wire n1864_90;
wire n1863_92;
wire n1978_12;
wire n1977_13;
wire n1976_13;
wire n1975_12;
wire n1973_13;
wire n1908_114;
wire n1906_106;
wire ff_cache_vram_address_16_11;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire ff_border_detect_6;
wire n1909_126;
wire n1880_96;
wire w_address_s_6_7;
wire w_address_s_5_7;
wire w_address_s_4_7;
wire w_address_s_3_7;
wire w_address_s_2_7;
wire w_address_s_1_7;
wire w_address_s_0_7;
wire w_address_d_6_7;
wire w_address_d_5_7;
wire w_address_d_4_7;
wire w_address_d_3_7;
wire w_address_d_2_7;
wire w_address_d_1_7;
wire w_address_d_0_7;
wire n64_5;
wire n2534_4;
wire n307_4;
wire n307_5;
wire n307_6;
wire n308_4;
wire n309_4;
wire n310_4;
wire n311_4;
wire n312_4;
wire n313_4;
wire n314_4;
wire n315_4;
wire n349_4;
wire n349_5;
wire n349_6;
wire n349_7;
wire n357_4;
wire n633_7;
wire n668_4;
wire n668_5;
wire n2781_4;
wire n1058_4;
wire n1058_5;
wire n1058_6;
wire n1058_7;
wire n1059_4;
wire n1059_5;
wire n1059_6;
wire n1059_7;
wire n1060_4;
wire n1060_5;
wire n1061_5;
wire n1061_6;
wire n1062_4;
wire n1062_5;
wire n1063_4;
wire n1063_5;
wire n1064_5;
wire n1065_4;
wire n1065_5;
wire n1065_6;
wire n1066_4;
wire n1066_5;
wire n1099_5;
wire n1099_6;
wire n1101_5;
wire n1218_4;
wire n1219_4;
wire n1220_4;
wire n1221_4;
wire n1222_4;
wire n1223_4;
wire n1224_4;
wire n1225_4;
wire n1276_4;
wire n1277_4;
wire n1278_4;
wire n1279_4;
wire n1280_4;
wire n1281_4;
wire n1282_4;
wire n1283_4;
wire n1353_4;
wire n1353_5;
wire n1979_9;
wire n1979_10;
wire n1979_12;
wire n1980_10;
wire n1980_11;
wire n1980_12;
wire n1980_13;
wire n1981_9;
wire n1981_10;
wire n1981_11;
wire n1982_10;
wire n1982_11;
wire n1982_12;
wire n1982_13;
wire n1889_92;
wire ff_sx_9_9;
wire ff_transfer_ready_7;
wire n1974_11;
wire n1974_12;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_next_state_5_13;
wire ff_next_state_0_13;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_state_5_14;
wire ff_cache_flush_start_12;
wire ff_cache_flush_start_13;
wire ff_cache_vram_valid_13;
wire ff_count_valid_13;
wire n1907_118;
wire n1907_119;
wire n1905_113;
wire n1905_114;
wire n1862_153;
wire n1535_8;
wire n1534_8;
wire n1533_8;
wire n1439_9;
wire n1439_10;
wire n1870_94;
wire n1870_95;
wire n1870_96;
wire n1869_93;
wire n1869_94;
wire n1869_95;
wire n1868_91;
wire n1868_93;
wire n1868_94;
wire n1867_91;
wire n1867_93;
wire n1866_91;
wire n1866_92;
wire n1866_93;
wire n1865_91;
wire n1865_92;
wire n1865_93;
wire n1864_91;
wire n1864_92;
wire n1864_93;
wire n1863_94;
wire n1978_13;
wire n1978_14;
wire n1978_15;
wire n1977_14;
wire n1977_16;
wire n1977_17;
wire n1976_14;
wire n1975_13;
wire n1975_14;
wire n1974_13;
wire n1973_14;
wire n1908_116;
wire n1906_107;
wire n1906_108;
wire ff_cache_vram_address_16_12;
wire ff_xsel_1_13;
wire ff_border_detect_7;
wire n1909_127;
wire n1880_97;
wire n307_7;
wire n349_8;
wire n349_10;
wire n1058_8;
wire n1058_9;
wire n1058_10;
wire n1058_12;
wire n1059_8;
wire n1059_9;
wire n1060_6;
wire n1060_7;
wire n1061_7;
wire n1063_6;
wire n1063_7;
wire n1064_6;
wire n1064_7;
wire n1065_8;
wire n1065_9;
wire n1066_6;
wire n1066_7;
wire n1218_5;
wire n1979_13;
wire n1979_14;
wire n1979_15;
wire n1979_16;
wire n1979_17;
wire n1980_14;
wire n1980_15;
wire n1980_16;
wire n1980_17;
wire n1981_13;
wire n1981_14;
wire n1981_15;
wire n1981_16;
wire n1981_17;
wire n1981_18;
wire n1981_19;
wire n1981_20;
wire n1981_21;
wire n1982_14;
wire n1982_15;
wire n1982_16;
wire n1982_17;
wire n1889_94;
wire n1911_97;
wire ff_transfer_ready_8;
wire n1974_14;
wire n1974_15;
wire n1974_16;
wire n1974_17;
wire ff_source_7_8;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire ff_cache_vram_wdata_7_14;
wire ff_next_state_0_14;
wire ff_state_5_15;
wire ff_state_5_16;
wire ff_cache_flush_start_14;
wire ff_cache_flush_start_15;
wire ff_count_valid_14;
wire n1862_155;
wire n1862_156;
wire n1535_9;
wire n1534_9;
wire n1439_11;
wire n1870_97;
wire n1870_98;
wire n1870_99;
wire n1869_96;
wire n1868_95;
wire n1868_96;
wire n1868_97;
wire n1868_98;
wire n1868_99;
wire n1868_100;
wire n1868_101;
wire n1867_94;
wire n1867_95;
wire n1867_96;
wire n1866_94;
wire n1866_95;
wire n1866_96;
wire n1865_94;
wire n1865_95;
wire n1864_94;
wire n1864_95;
wire n1864_96;
wire n1864_97;
wire n1863_95;
wire n1863_96;
wire n1863_98;
wire n1978_16;
wire n1978_17;
wire n1978_18;
wire n1978_19;
wire n1978_20;
wire n1978_21;
wire n1978_22;
wire n1977_18;
wire n1977_19;
wire n1977_20;
wire n1977_21;
wire n1977_22;
wire n1977_23;
wire n1976_16;
wire n1975_15;
wire n1974_18;
wire n1974_19;
wire n1974_20;
wire n1973_17;
wire n349_11;
wire n349_12;
wire n1059_10;
wire n1065_10;
wire n1065_11;
wire n1099_8;
wire n1979_18;
wire n1979_19;
wire n1979_20;
wire n1979_21;
wire n1980_19;
wire n1980_20;
wire n1981_22;
wire n1981_23;
wire n1981_24;
wire n1982_18;
wire n1982_19;
wire n1982_20;
wire n1974_21;
wire n1974_22;
wire ff_dx_8_12;
wire ff_cache_flush_start_16;
wire ff_cache_flush_start_17;
wire ff_count_valid_16;
wire n1870_100;
wire n1870_101;
wire n1869_97;
wire n1869_98;
wire n1868_102;
wire n1868_103;
wire n1868_104;
wire n1868_105;
wire n1868_106;
wire n1867_97;
wire n1867_98;
wire n1866_98;
wire n1865_96;
wire n1865_97;
wire n1865_98;
wire n1864_98;
wire n1864_100;
wire n1863_99;
wire n1863_101;
wire n1977_24;
wire n1977_25;
wire n1974_23;
wire n1974_24;
wire n1979_22;
wire n1979_23;
wire n1979_24;
wire ff_count_valid_17;
wire n1870_102;
wire n1869_99;
wire n1867_99;
wire n1865_99;
wire n1864_101;
wire n1863_102;
wire n1974_25;
wire n1058_14;
wire n1064_9;
wire n1981_26;
wire n1908_118;
wire ff_next_state_0_16;
wire n1099_10;
wire n1973_19;
wire n1977_27;
wire n1061_9;
wire n1863_104;
wire n1864_103;
wire n1866_100;
wire ff_next_state_5_18;
wire ff_cache_vram_write_18;
wire ff_next_state_5_20;
wire n1353_8;
wire ff_count_valid_19;
wire n633_10;
wire n1479_5;
wire n1862_158;
wire n2781_6;
wire n2534_6;
wire n1911_99;
wire n1062_8;
wire n1065_13;
wire n306_9;
wire ff_state_0_17;
wire n1980_22;
wire n1973_21;
wire n1976_18;
wire n1979_26;
wire n1974_27;
wire ff_next_state_5_22;
wire n1862_160;
wire ff_next_state_5_24;
wire ff_read_color_15;
wire ff_next_state_1_14;
wire n120_6;
wire n119_6;
wire n118_6;
wire n117_6;
wire n116_6;
wire n115_6;
wire n114_6;
wire n70_6;
wire n69_6;
wire n68_6;
wire n67_6;
wire n66_6;
wire n65_6;
wire n64_7;
wire n1889_96;
wire n1896_93;
wire n1895_93;
wire n1894_93;
wire n1893_93;
wire n1892_93;
wire n1891_93;
wire n1890_93;
wire w_address_d_0_10;
wire n1529_11;
wire n1528_11;
wire n1531_11;
wire n1530_11;
wire n1863_106;
wire n1863_108;
wire n1867_101;
wire n1868_108;
wire n1534_12;
wire ff_read_pixel_7_17;
wire n1535_12;
wire n1536_10;
wire n1536_12;
wire n1537_10;
wire n1537_12;
wire n1538_10;
wire n1539_10;
wire n1540_10;
wire n1540_12;
wire n1541_10;
wire n1541_12;
wire n1542_10;
wire n1543_10;
wire n349_17;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_read_color;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1253_1;
wire n1253_2;
wire n1252_1;
wire n1252_2;
wire n1251_1;
wire n1251_2;
wire n1250_1;
wire n1250_2;
wire n1249_1;
wire n1249_2;
wire n1248_1;
wire n1248_2;
wire n1247_1;
wire n1247_2;
wire n1246_1;
wire n1246_2;
wire n1245_1;
wire n1245_2;
wire n1244_1;
wire n1244_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1334_9;
wire n966_2;
wire n966_3;
wire n965_2;
wire n965_3;
wire n964_2;
wire n964_3;
wire n963_2;
wire n963_3;
wire n962_2;
wire n962_3;
wire n961_2;
wire n961_3;
wire n960_2;
wire n960_3;
wire n959_2;
wire n959_3;
wire n958_2;
wire n958_0_COUT;
wire n1693_1_SUM;
wire n1693_3;
wire n1694_1_SUM;
wire n1694_3;
wire n1695_1_SUM;
wire n1695_3;
wire n1696_1_SUM;
wire n1696_3;
wire n1697_1_SUM;
wire n1697_3;
wire n1698_1_SUM;
wire n1698_3;
wire n1699_1_SUM;
wire n1699_3;
wire n1700_1_SUM;
wire n1700_3;
wire n1518_9;
wire n1519_9;
wire n1880_94;
wire n1881_91;
wire n1882_91;
wire n1883_91;
wire n1884_91;
wire n1885_91;
wire n1886_91;
wire n1887_91;
wire n1888_91;
wire w_address_s_6_5;
wire w_address_s_5_5;
wire w_address_s_4_5;
wire w_address_s_3_5;
wire w_address_s_2_5;
wire w_address_s_1_5;
wire w_address_s_0_5;
wire w_address_d_6_5;
wire w_address_d_5_5;
wire w_address_d_4_5;
wire w_address_d_3_5;
wire w_address_d_2_5;
wire w_address_d_1_5;
wire w_address_d_0_5;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_vram_rdata_en;
wire w_cache_flush_end;
wire n5284_7;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [8:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1880_s93 (
    .F(w_address_s_16_3),
    .I0(ff_sy[8]),
    .I1(ff_sy[9]),
    .I2(w_address_s_16_5) 
);
defparam n1880_s93.INIT=8'hCA;
  LUT3 n1881_s88 (
    .F(w_address_s_15_3),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(w_address_s_16_5) 
);
defparam n1881_s88.INIT=8'hCA;
  LUT3 n1882_s88 (
    .F(w_address_s_14_3),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(w_address_s_16_5) 
);
defparam n1882_s88.INIT=8'hCA;
  LUT3 n1883_s88 (
    .F(w_address_s_13_3),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(w_address_s_16_5) 
);
defparam n1883_s88.INIT=8'hCA;
  LUT3 n1884_s88 (
    .F(w_address_s_12_3),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(w_address_s_16_5) 
);
defparam n1884_s88.INIT=8'hCA;
  LUT3 n1885_s88 (
    .F(w_address_s_11_3),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(w_address_s_16_5) 
);
defparam n1885_s88.INIT=8'hCA;
  LUT3 n1886_s88 (
    .F(w_address_s_10_3),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_address_s_16_5) 
);
defparam n1886_s88.INIT=8'hCA;
  LUT3 n1887_s88 (
    .F(w_address_s_9_3),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_address_s_16_5) 
);
defparam n1887_s88.INIT=8'hCA;
  LUT3 n1888_s88 (
    .F(w_address_s_8_3),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(w_address_s_16_5) 
);
defparam n1888_s88.INIT=8'hCA;
  LUT3 n1880_s94 (
    .F(w_address_d_16_3),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(w_address_s_16_5) 
);
defparam n1880_s94.INIT=8'hCA;
  LUT3 n1881_s89 (
    .F(w_address_d_15_3),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_address_s_16_5) 
);
defparam n1881_s89.INIT=8'hCA;
  LUT3 n1882_s89 (
    .F(w_address_d_14_3),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_address_s_16_5) 
);
defparam n1882_s89.INIT=8'hCA;
  LUT3 n1883_s89 (
    .F(w_address_d_13_3),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_16_5) 
);
defparam n1883_s89.INIT=8'hCA;
  LUT3 n1884_s89 (
    .F(w_address_d_12_3),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_16_5) 
);
defparam n1884_s89.INIT=8'hCA;
  LUT3 n1885_s89 (
    .F(w_address_d_11_3),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_address_s_16_5) 
);
defparam n1885_s89.INIT=8'hCA;
  LUT3 n1886_s89 (
    .F(w_address_d_10_3),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_16_5) 
);
defparam n1886_s89.INIT=8'hCA;
  LUT3 n1887_s89 (
    .F(w_address_d_9_3),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_16_5) 
);
defparam n1887_s89.INIT=8'hCA;
  LUT3 n1888_s89 (
    .F(w_address_d_8_3),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_16_5) 
);
defparam n1888_s89.INIT=8'hCA;
  LUT3 n1518_s6 (
    .F(n1518_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1518_s6.INIT=8'hCA;
  LUT3 n1518_s7 (
    .F(n1518_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1518_s7.INIT=8'hCA;
  LUT3 n1519_s6 (
    .F(n1519_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1519_s6.INIT=8'hCA;
  LUT3 n1519_s7 (
    .F(n1519_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1519_s7.INIT=8'hCA;
  LUT4 w_next_0_s0 (
    .F(w_next[0]),
    .I0(n534_29),
    .I1(reg_screen_mode[3]),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_0_s0.INIT=16'h8FFF;
  LUT4 n2535_s0 (
    .F(n2535_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2534_4) 
);
defparam n2535_s0.INIT=16'h0100;
  LUT4 n307_s0 (
    .F(n307_3),
    .I0(n307_4),
    .I1(n307_5),
    .I2(w_next_sx[8]),
    .I3(n307_6) 
);
defparam n307_s0.INIT=16'hF022;
  LUT4 n308_s0 (
    .F(n308_3),
    .I0(n307_5),
    .I1(n308_4),
    .I2(w_next_sx[7]),
    .I3(n307_6) 
);
defparam n308_s0.INIT=16'hF0EE;
  LUT4 n309_s0 (
    .F(n309_3),
    .I0(n309_4),
    .I1(n307_5),
    .I2(w_next_sx[6]),
    .I3(n307_6) 
);
defparam n309_s0.INIT=16'hF022;
  LUT4 n310_s0 (
    .F(n310_3),
    .I0(n310_4),
    .I1(n307_5),
    .I2(w_next_sx[5]),
    .I3(n307_6) 
);
defparam n310_s0.INIT=16'hF022;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(n311_4),
    .I1(n307_5),
    .I2(w_next_sx[4]),
    .I3(n307_6) 
);
defparam n311_s0.INIT=16'hF022;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(n312_4),
    .I1(n307_5),
    .I2(w_next_sx[3]),
    .I3(n307_6) 
);
defparam n312_s0.INIT=16'hF022;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(n307_5),
    .I2(w_next_sx[2]),
    .I3(n307_6) 
);
defparam n313_s0.INIT=16'hF022;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(n307_5),
    .I2(w_next_sx[1]),
    .I3(n307_6) 
);
defparam n314_s0.INIT=16'hF022;
  LUT4 n315_s0 (
    .F(n315_3),
    .I0(n315_4),
    .I1(n307_5),
    .I2(w_next_sx[0]),
    .I3(n307_6) 
);
defparam n315_s0.INIT=16'hF022;
  LUT4 n349_s0 (
    .F(n349_3),
    .I0(n349_4),
    .I1(n349_5),
    .I2(n349_6),
    .I3(n349_7) 
);
defparam n349_s0.INIT=16'hF4F0;
  LUT4 n357_s0 (
    .F(n357_3),
    .I0(n349_4),
    .I1(n349_5),
    .I2(n349_7),
    .I3(n357_4) 
);
defparam n357_s0.INIT=16'hFF40;
  LUT3 n428_s0 (
    .F(n428_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n428_s0.INIT=8'hCA;
  LUT3 n429_s0 (
    .F(n429_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n429_s0.INIT=8'hCA;
  LUT3 n430_s0 (
    .F(n430_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n430_s0.INIT=8'hCA;
  LUT3 n431_s0 (
    .F(n431_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n431_s0.INIT=8'hCA;
  LUT3 n432_s0 (
    .F(n432_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n432_s0.INIT=8'hCA;
  LUT3 n433_s0 (
    .F(n433_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n433_s0.INIT=8'hCA;
  LUT3 n434_s0 (
    .F(n434_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n434_s0.INIT=8'hCA;
  LUT3 n435_s0 (
    .F(n435_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n435_s0.INIT=8'hCA;
  LUT3 n436_s0 (
    .F(n436_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n436_s0.INIT=8'hCA;
  LUT3 n437_s0 (
    .F(n437_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n437_s0.INIT=8'hCA;
  LUT4 n2649_s0 (
    .F(n2649_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2534_4) 
);
defparam n2649_s0.INIT=16'h4000;
  LUT4 n2650_s0 (
    .F(n2650_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2534_4) 
);
defparam n2650_s0.INIT=16'h1000;
  LUT4 n633_s3 (
    .F(n633_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n633_7),
    .I3(n633_10) 
);
defparam n633_s3.INIT=16'hCCAC;
  LUT4 n634_s3 (
    .F(n634_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n633_10),
    .I3(n633_7) 
);
defparam n634_s3.INIT=16'hCACC;
  LUT4 n635_s3 (
    .F(n635_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n633_7),
    .I3(n633_10) 
);
defparam n635_s3.INIT=16'hCCAC;
  LUT4 n636_s3 (
    .F(n636_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n633_7),
    .I3(n633_10) 
);
defparam n636_s3.INIT=16'hCCAC;
  LUT4 n637_s3 (
    .F(n637_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n633_7),
    .I3(n633_10) 
);
defparam n637_s3.INIT=16'hCCAC;
  LUT4 n638_s3 (
    .F(n638_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n633_7),
    .I3(n633_10) 
);
defparam n638_s3.INIT=16'hCCAC;
  LUT4 n639_s3 (
    .F(n639_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n633_7),
    .I3(n633_10) 
);
defparam n639_s3.INIT=16'hCCAC;
  LUT4 n640_s3 (
    .F(n640_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n633_7),
    .I3(n633_10) 
);
defparam n640_s3.INIT=16'hCCAC;
  LUT4 n641_s3 (
    .F(n641_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n633_7),
    .I3(n633_10) 
);
defparam n641_s3.INIT=16'hCCAC;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n349_5),
    .I1(n668_4),
    .I2(n668_5) 
);
defparam n668_s0.INIT=8'hF8;
  LUT4 n676_s0 (
    .F(n676_3),
    .I0(n349_5),
    .I1(n668_4),
    .I2(n1680_4),
    .I3(n2534_4) 
);
defparam n676_s0.INIT=16'hF888;
  LUT3 n751_s0 (
    .F(n751_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n751_s0.INIT=8'hCA;
  LUT3 n752_s0 (
    .F(n752_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n752_s0.INIT=8'hCA;
  LUT3 n753_s0 (
    .F(n753_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n753_s0.INIT=8'hCA;
  LUT3 n754_s0 (
    .F(n754_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n754_s0.INIT=8'hCA;
  LUT3 n755_s0 (
    .F(n755_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n755_s0.INIT=8'hCA;
  LUT3 n756_s0 (
    .F(n756_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n756_s0.INIT=8'hCA;
  LUT3 n757_s0 (
    .F(n757_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n757_s0.INIT=8'hCA;
  LUT3 n758_s0 (
    .F(n758_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n758_s0.INIT=8'hCA;
  LUT3 n759_s0 (
    .F(n759_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n759_s0.INIT=8'hCA;
  LUT3 n760_s0 (
    .F(n760_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n760_s0.INIT=8'hCA;
  LUT4 n2782_s0 (
    .F(n2782_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2781_4) 
);
defparam n2782_s0.INIT=16'h0100;
  LUT4 n1058_s0 (
    .F(n1058_3),
    .I0(n1058_4),
    .I1(n1058_5),
    .I2(n1058_6),
    .I3(n1058_7) 
);
defparam n1058_s0.INIT=16'hFFF4;
  LUT4 n1059_s0 (
    .F(n1059_3),
    .I0(n1059_4),
    .I1(n1059_5),
    .I2(n1059_6),
    .I3(n1059_7) 
);
defparam n1059_s0.INIT=16'h0BFF;
  LUT4 n1060_s0 (
    .F(n1060_3),
    .I0(n1059_4),
    .I1(n1060_4),
    .I2(n1059_6),
    .I3(n1060_5) 
);
defparam n1060_s0.INIT=16'h0BFF;
  LUT4 n1061_s0 (
    .F(n1061_3),
    .I0(n1061_9),
    .I1(n1061_5),
    .I2(n1061_6),
    .I3(ff_start) 
);
defparam n1061_s0.INIT=16'hCC53;
  LUT4 n1062_s0 (
    .F(n1062_3),
    .I0(n1059_4),
    .I1(n1062_4),
    .I2(n1059_6),
    .I3(n1062_5) 
);
defparam n1062_s0.INIT=16'h0BFF;
  LUT4 n1063_s0 (
    .F(n1063_3),
    .I0(n1059_4),
    .I1(n1063_4),
    .I2(n1059_6),
    .I3(n1063_5) 
);
defparam n1063_s0.INIT=16'h0EFF;
  LUT4 n1064_s0 (
    .F(n1064_3),
    .I0(n1064_9),
    .I1(n1064_5),
    .I2(n1061_6),
    .I3(ff_start) 
);
defparam n1064_s0.INIT=16'h335C;
  LUT4 n1065_s0 (
    .F(n1065_3),
    .I0(n1065_4),
    .I1(n1065_5),
    .I2(n1065_6),
    .I3(n1065_13) 
);
defparam n1065_s0.INIT=16'hFFF8;
  LUT4 n1066_s0 (
    .F(n1066_3),
    .I0(n1058_5),
    .I1(ff_nx[0]),
    .I2(n1066_4),
    .I3(n1066_5) 
);
defparam n1066_s0.INIT=16'hFFF2;
  LUT4 n1099_s1 (
    .F(n1099_4),
    .I0(w_register_write),
    .I1(n1061_6),
    .I2(n1099_5),
    .I3(n1099_6) 
);
defparam n1099_s1.INIT=16'hF1F0;
  LUT4 n1101_s1 (
    .F(n1101_4),
    .I0(w_register_write),
    .I1(n1061_6),
    .I2(n1099_6),
    .I3(n1101_5) 
);
defparam n1101_s1.INIT=16'hFF10;
  LUT4 n1218_s0 (
    .F(n1218_3),
    .I0(w_register_data[1]),
    .I1(n1218_4),
    .I2(ff_ny[9]),
    .I3(w_register_write) 
);
defparam n1218_s0.INIT=16'hAA3C;
  LUT4 n1219_s0 (
    .F(n1219_3),
    .I0(w_register_data[0]),
    .I1(n1219_4),
    .I2(ff_ny[8]),
    .I3(w_register_write) 
);
defparam n1219_s0.INIT=16'hAA3C;
  LUT4 n1220_s0 (
    .F(n1220_3),
    .I0(w_register_data[7]),
    .I1(n1220_4),
    .I2(ff_ny[7]),
    .I3(w_register_write) 
);
defparam n1220_s0.INIT=16'hAA3C;
  LUT4 n1221_s0 (
    .F(n1221_3),
    .I0(w_register_data[6]),
    .I1(n1221_4),
    .I2(ff_ny[6]),
    .I3(w_register_write) 
);
defparam n1221_s0.INIT=16'hAA3C;
  LUT4 n1222_s0 (
    .F(n1222_3),
    .I0(w_register_data[5]),
    .I1(n1222_4),
    .I2(ff_ny[5]),
    .I3(w_register_write) 
);
defparam n1222_s0.INIT=16'hAA3C;
  LUT4 n1223_s0 (
    .F(n1223_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1223_4),
    .I3(w_register_write) 
);
defparam n1223_s0.INIT=16'hAA3C;
  LUT4 n1224_s0 (
    .F(n1224_3),
    .I0(w_register_data[3]),
    .I1(n1224_4),
    .I2(ff_ny[3]),
    .I3(w_register_write) 
);
defparam n1224_s0.INIT=16'hAA3C;
  LUT4 n1225_s0 (
    .F(n1225_3),
    .I0(w_register_data[2]),
    .I1(n1225_4),
    .I2(ff_ny[2]),
    .I3(w_register_write) 
);
defparam n1225_s0.INIT=16'hAA3C;
  LUT4 n1226_s0 (
    .F(n1226_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1226_s0.INIT=16'hAAC3;
  LUT3 n1227_s0 (
    .F(n1227_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1227_s0.INIT=8'hC5;
  LUT3 n1276_s0 (
    .F(n1276_3),
    .I0(reg_nx[8]),
    .I1(n1276_4),
    .I2(ff_start) 
);
defparam n1276_s0.INIT=8'hA3;
  LUT3 n1277_s0 (
    .F(n1277_3),
    .I0(reg_nx[7]),
    .I1(n1277_4),
    .I2(ff_start) 
);
defparam n1277_s0.INIT=8'hA3;
  LUT3 n1278_s0 (
    .F(n1278_3),
    .I0(reg_nx[6]),
    .I1(n1278_4),
    .I2(ff_start) 
);
defparam n1278_s0.INIT=8'hA3;
  LUT3 n1279_s0 (
    .F(n1279_3),
    .I0(reg_nx[5]),
    .I1(n1279_4),
    .I2(ff_start) 
);
defparam n1279_s0.INIT=8'hA3;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(reg_nx[4]),
    .I1(n1280_4),
    .I2(ff_start) 
);
defparam n1280_s0.INIT=8'hA3;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(reg_nx[3]),
    .I1(n1281_4),
    .I2(ff_start) 
);
defparam n1281_s0.INIT=8'hA3;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(reg_nx[2]),
    .I1(n1282_4),
    .I2(ff_start) 
);
defparam n1282_s0.INIT=8'hA3;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(reg_nx[1]),
    .I1(n1283_4),
    .I2(ff_start) 
);
defparam n1283_s0.INIT=8'hA3;
  LUT4 n2929_s0 (
    .F(n2929_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2781_4) 
);
defparam n2929_s0.INIT=16'h4000;
  LUT2 n1353_s0 (
    .F(n1353_3),
    .I0(n1353_4),
    .I1(n1353_5) 
);
defparam n1353_s0.INIT=4'hE;
  LUT3 n1371_s0 (
    .F(n1371_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1371_s0.INIT=8'hCA;
  LUT3 n1372_s0 (
    .F(n1372_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1372_s0.INIT=8'hCA;
  LUT3 n1373_s0 (
    .F(n1373_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1373_s0.INIT=8'hCA;
  LUT3 n1374_s0 (
    .F(n1374_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1374_s0.INIT=8'hCA;
  LUT3 n1375_s0 (
    .F(n1375_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1375_s0.INIT=8'hCA;
  LUT3 n1376_s0 (
    .F(n1376_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1376_s0.INIT=8'hCA;
  LUT3 n1377_s0 (
    .F(n1377_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1377_s0.INIT=8'hCA;
  LUT3 n1378_s0 (
    .F(n1378_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1378_s0.INIT=8'hCA;
  LUT4 n1965_s3 (
    .F(n1965_6),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1965_s3.INIT=16'hCACC;
  LUT4 n1966_s2 (
    .F(n1966_5),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1966_s2.INIT=16'hCACC;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1967_s2.INIT=16'hCACC;
  LUT4 n1968_s2 (
    .F(n1968_5),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1968_s2.INIT=16'hCACC;
  LUT4 n1969_s2 (
    .F(n1969_5),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1969_s2.INIT=16'hCACC;
  LUT4 n1970_s2 (
    .F(n1970_5),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1970_s2.INIT=16'hCACC;
  LUT4 n1971_s2 (
    .F(n1971_5),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1971_s2.INIT=16'hCACC;
  LUT4 n1972_s2 (
    .F(n1972_5),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1972_s2.INIT=16'hCACC;
  LUT4 n1979_s5 (
    .F(n1979_8),
    .I0(n1979_9),
    .I1(n1979_10),
    .I2(n1979_26),
    .I3(n1979_12) 
);
defparam n1979_s5.INIT=16'hFFD0;
  LUT4 n1980_s6 (
    .F(n1980_9),
    .I0(n1980_10),
    .I1(n1980_11),
    .I2(n1980_12),
    .I3(n1980_13) 
);
defparam n1980_s6.INIT=16'h0007;
  LUT4 n1981_s5 (
    .F(n1981_8),
    .I0(n1981_9),
    .I1(n1981_10),
    .I2(n1981_11),
    .I3(n1981_26) 
);
defparam n1981_s5.INIT=16'h004F;
  LUT4 n1982_s6 (
    .F(n1982_9),
    .I0(n1982_10),
    .I1(n1982_11),
    .I2(n1982_12),
    .I3(n1982_13) 
);
defparam n1982_s6.INIT=16'h4F00;
  LUT3 n1889_s87 (
    .F(n1889_91),
    .I0(n1889_92),
    .I1(n1889_96),
    .I2(w_address_s_16_5) 
);
defparam n1889_s87.INIT=8'h35;
  LUT3 n1911_s91 (
    .F(n1911_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1911_99) 
);
defparam n1911_s91.INIT=8'hCA;
  LUT3 n1912_s89 (
    .F(n1912_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1911_99) 
);
defparam n1912_s89.INIT=8'hCA;
  LUT4 w_address_s_16_s2 (
    .F(w_address_s_16_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_address_s_16_6) 
);
defparam w_address_s_16_s2.INIT=16'h1800;
  LUT4 ff_sx_9_s3 (
    .F(ff_sx_9_8),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_sx_9_9),
    .I3(ff_start) 
);
defparam ff_sx_9_s3.INIT=16'hFF40;
  LUT4 ff_nx_8_s3 (
    .F(ff_nx_8_8),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid),
    .I3(ff_start) 
);
defparam ff_nx_8_s3.INIT=16'hFF40;
  LUT4 ff_read_color_s3 (
    .F(ff_read_color_8),
    .I0(ff_read_color_13),
    .I1(ff_read_color_10),
    .I2(ff_start),
    .I3(ff_read_color_15) 
);
defparam ff_read_color_s3.INIT=16'hFFF8;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(ff_read_color_13),
    .I1(ff_read_color_10),
    .I2(n1353_5),
    .I3(ff_transfer_ready_7) 
);
defparam ff_transfer_ready_s3.INIT=16'hF8FF;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT4 n1974_s3 (
    .F(n1974_8),
    .I0(n1974_11),
    .I1(n1974_12),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam n1974_s3.INIT=16'hFF0E;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n1058_5),
    .I2(ff_maj),
    .I3(ff_nx_8_8) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT3 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_start),
    .I1(ff_cache_vram_wdata_7_12),
    .I2(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=8'h10;
  LUT4 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_next_state_5_24),
    .I2(ff_next_state_5_13),
    .I3(ff_reset_n2_1) 
);
defparam ff_next_state_5_s7.INIT=16'h1000;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_12),
    .I1(ff_state_5_13),
    .I2(ff_state_5_14),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFFE0;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_flush_start_12),
    .I2(ff_cache_flush_start_13),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFF10;
  LUT4 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_12),
    .I0(ff_next_state_5_24),
    .I1(ff_cache_vram_valid_13),
    .I2(ff_start),
    .I3(n5284_7) 
);
defparam ff_cache_vram_valid_s7.INIT=16'hF4FF;
  LUT3 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_cache_vram_valid),
    .I1(ff_count_valid_13),
    .I2(ff_start) 
);
defparam ff_count_valid_s7.INIT=8'hF1;
  LUT4 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_state[5]),
    .I1(ff_cache_vram_write_18),
    .I2(ff_start),
    .I3(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_write_s11.INIT=16'h0E00;
  LUT4 n1910_s91 (
    .F(n1910_105),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1910_s91.INIT=16'h00F8;
  LUT4 n1907_s101 (
    .F(n1907_117),
    .I0(n1907_118),
    .I1(n1907_119),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1907_s101.INIT=16'h050C;
  LUT4 n1905_s98 (
    .F(n1905_112),
    .I0(n1905_113),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1905_114) 
);
defparam n1905_s98.INIT=16'h3001;
  LUT4 n1862_s125 (
    .F(n1862_151),
    .I0(n1862_158),
    .I1(n1862_153),
    .I2(n1862_160),
    .I3(ff_state[5]) 
);
defparam n1862_s125.INIT=16'h00F1;
  LUT4 n1533_s2 (
    .F(n1533_7),
    .I0(n1537_12),
    .I1(n1541_12),
    .I2(n534_29),
    .I3(n1533_8) 
);
defparam n1533_s2.INIT=16'h0CCA;
  LUT4 n1532_s2 (
    .F(n1532_7),
    .I0(n1536_12),
    .I1(n1540_12),
    .I2(n534_29),
    .I3(n1533_8) 
);
defparam n1532_s2.INIT=16'h0CCA;
  LUT3 n1439_s3 (
    .F(n1439_8),
    .I0(n1439_9),
    .I1(n1439_10),
    .I2(n1353_5) 
);
defparam n1439_s3.INIT=8'h0E;
  LUT3 n1394_s4 (
    .F(n1394_9),
    .I0(ff_start),
    .I1(ff_read_color_10),
    .I2(ff_read_color_13) 
);
defparam n1394_s4.INIT=8'h40;
  LUT4 n1275_s2 (
    .F(n1275_7),
    .I0(n1245_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1275_s2.INIT=16'h0C0A;
  LUT4 n1274_s2 (
    .F(n1274_7),
    .I0(n1244_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1274_s2.INIT=16'h0C0A;
  LUT4 n1870_s87 (
    .F(n1870_93),
    .I0(n1870_94),
    .I1(n1870_95),
    .I2(n1870_96),
    .I3(ff_state[4]) 
);
defparam n1870_s87.INIT=16'hF444;
  LUT4 n1869_s86 (
    .F(n1869_92),
    .I0(n1869_93),
    .I1(n1869_94),
    .I2(n1869_95),
    .I3(ff_state[4]) 
);
defparam n1869_s86.INIT=16'hF444;
  LUT4 n1868_s84 (
    .F(n1868_90),
    .I0(n1868_91),
    .I1(n1868_108),
    .I2(n1868_93),
    .I3(n1868_94) 
);
defparam n1868_s84.INIT=16'h4F00;
  LUT4 n1867_s84 (
    .F(n1867_90),
    .I0(n1867_91),
    .I1(n1867_101),
    .I2(ff_state[5]),
    .I3(n1867_93) 
);
defparam n1867_s84.INIT=16'h000B;
  LUT4 n1866_s84 (
    .F(n1866_90),
    .I0(n1866_91),
    .I1(n1866_92),
    .I2(ff_state[5]),
    .I3(n1866_93) 
);
defparam n1866_s84.INIT=16'h4F44;
  LUT4 n1865_s84 (
    .F(n1865_90),
    .I0(n1865_91),
    .I1(n1865_92),
    .I2(ff_state[5]),
    .I3(n1865_93) 
);
defparam n1865_s84.INIT=16'h4F44;
  LUT4 n1864_s84 (
    .F(n1864_90),
    .I0(ff_dx[0]),
    .I1(n1864_91),
    .I2(n1864_92),
    .I3(n1864_93) 
);
defparam n1864_s84.INIT=16'h1F00;
  LUT4 n1863_s86 (
    .F(n1863_92),
    .I0(n1863_108),
    .I1(n1867_91),
    .I2(ff_state[5]),
    .I3(n1863_94) 
);
defparam n1863_s86.INIT=16'h000D;
  LUT4 n1978_s7 (
    .F(n1978_12),
    .I0(n1978_13),
    .I1(n1978_14),
    .I2(n1982_12),
    .I3(n1978_15) 
);
defparam n1978_s7.INIT=16'hFF10;
  LUT4 n1977_s8 (
    .F(n1977_13),
    .I0(n1977_14),
    .I1(n1977_27),
    .I2(n1977_16),
    .I3(n1977_17) 
);
defparam n1977_s8.INIT=16'hFFF8;
  LUT4 n1976_s8 (
    .F(n1976_13),
    .I0(ff_next_state_0_13),
    .I1(n1976_14),
    .I2(ff_next_state_0_16),
    .I3(n1976_18) 
);
defparam n1976_s8.INIT=16'h1F00;
  LUT4 n1975_s7 (
    .F(n1975_12),
    .I0(n1975_13),
    .I1(n1975_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n1975_s7.INIT=16'h00EF;
  LUT4 n1973_s8 (
    .F(n1973_13),
    .I0(n1973_14),
    .I1(ff_next_state_0_13),
    .I2(n1973_21),
    .I3(n1973_19) 
);
defparam n1973_s8.INIT=16'hFFB0;
  LUT4 n1908_s98 (
    .F(n1908_114),
    .I0(n1908_118),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1908_116) 
);
defparam n1908_s98.INIT=16'hCDFC;
  LUT4 n1906_s92 (
    .F(n1906_106),
    .I0(n1906_107),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1906_108) 
);
defparam n1906_s92.INIT=16'hCFFE;
  LUT4 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_next_state_5_24),
    .I2(n1982_12),
    .I3(ff_cache_vram_address_16_12) 
);
defparam ff_cache_vram_address_16_s7.INIT=16'h1000;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_xsel_1_13),
    .I3(ff_next_state_2_11) 
);
defparam ff_xsel_1_s8.INIT=16'h1F00;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state_0_17),
    .I3(ff_state_2_11) 
);
defparam ff_state_0_s7.INIT=16'hBF00;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_7),
    .I1(ff_read_color_13),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT2 n1909_s106 (
    .F(n1909_126),
    .I0(ff_state[4]),
    .I1(n1909_127) 
);
defparam n1909_s106.INIT=4'h4;
  LUT2 n1880_s91 (
    .F(n1880_96),
    .I0(n1880_97),
    .I1(ff_state[4]) 
);
defparam n1880_s91.INIT=4'hE;
  LUT3 w_address_s_6_s7 (
    .F(w_address_s_6_7),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_6_s7.INIT=8'hCA;
  LUT3 w_address_s_5_s5 (
    .F(w_address_s_5_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_5_s5.INIT=8'hAC;
  LUT3 w_address_s_4_s5 (
    .F(w_address_s_4_7),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_4_s5.INIT=8'hAC;
  LUT3 w_address_s_3_s5 (
    .F(w_address_s_3_7),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_3_s5.INIT=8'hAC;
  LUT3 w_address_s_2_s5 (
    .F(w_address_s_2_7),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_2_s5.INIT=8'hAC;
  LUT3 w_address_s_1_s5 (
    .F(w_address_s_1_7),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_1_s5.INIT=8'hAC;
  LUT3 w_address_s_0_s5 (
    .F(w_address_s_0_7),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_0_s5.INIT=8'hAC;
  LUT3 w_address_d_6_s5 (
    .F(w_address_d_6_7),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_6_s5.INIT=8'hCA;
  LUT3 w_address_d_5_s5 (
    .F(w_address_d_5_7),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_5_s5.INIT=8'hAC;
  LUT3 w_address_d_4_s5 (
    .F(w_address_d_4_7),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_4_s5.INIT=8'hAC;
  LUT3 w_address_d_3_s5 (
    .F(w_address_d_3_7),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_3_s5.INIT=8'hAC;
  LUT3 w_address_d_2_s5 (
    .F(w_address_d_2_7),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_2_s5.INIT=8'hAC;
  LUT3 w_address_d_1_s5 (
    .F(w_address_d_1_7),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_1_s5.INIT=8'hAC;
  LUT3 w_address_d_0_s6 (
    .F(w_address_d_0_7),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_0_s6.INIT=8'hAC;
  LUT2 n64_s2 (
    .F(n64_5),
    .I0(reg_screen_mode[2]),
    .I1(n1796_5) 
);
defparam n64_s2.INIT=4'h8;
  LUT4 n2534_s1 (
    .F(n2534_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2534_s1.INIT=16'h1000;
  LUT3 n307_s1 (
    .F(n307_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n1059_4) 
);
defparam n307_s1.INIT=8'hAC;
  LUT4 n307_s2 (
    .F(n307_5),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n307_s2.INIT=16'h9000;
  LUT3 n307_s3 (
    .F(n307_6),
    .I0(n349_4),
    .I1(n307_7),
    .I2(ff_start) 
);
defparam n307_s3.INIT=8'h0E;
  LUT3 n308_s1 (
    .F(n308_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n1059_4) 
);
defparam n308_s1.INIT=8'hAC;
  LUT3 n309_s1 (
    .F(n309_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n1059_4) 
);
defparam n309_s1.INIT=8'hAC;
  LUT3 n310_s1 (
    .F(n310_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n1059_4) 
);
defparam n310_s1.INIT=8'hAC;
  LUT3 n311_s1 (
    .F(n311_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n1059_4) 
);
defparam n311_s1.INIT=8'hAC;
  LUT3 n312_s1 (
    .F(n312_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n1059_4) 
);
defparam n312_s1.INIT=8'hAC;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n1059_4) 
);
defparam n313_s1.INIT=8'hAC;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n1059_4) 
);
defparam n314_s1.INIT=8'hAC;
  LUT3 n315_s1 (
    .F(n315_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n1059_4) 
);
defparam n315_s1.INIT=8'hAC;
  LUT3 n349_s1 (
    .F(n349_4),
    .I0(n349_8),
    .I1(n349_17),
    .I2(n349_10) 
);
defparam n349_s1.INIT=8'h40;
  LUT4 n349_s2 (
    .F(n349_5),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n349_s2.INIT=16'h1000;
  LUT4 n349_s3 (
    .F(n349_6),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n2534_4) 
);
defparam n349_s3.INIT=16'h4000;
  LUT4 n349_s4 (
    .F(n349_7),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[3]),
    .I3(ff_command[1]) 
);
defparam n349_s4.INIT=16'h3DCF;
  LUT4 n357_s1 (
    .F(n357_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n2534_4) 
);
defparam n357_s1.INIT=16'h1000;
  LUT4 n633_s4 (
    .F(n633_7),
    .I0(ff_maj),
    .I1(n1061_6),
    .I2(ff_dx_8_9),
    .I3(ff_start) 
);
defparam n633_s4.INIT=16'h007F;
  LUT4 n668_s1 (
    .F(n668_4),
    .I0(ff_maj),
    .I1(ff_dx_8_9),
    .I2(n349_4),
    .I3(n1061_6) 
);
defparam n668_s1.INIT=16'hBB0F;
  LUT4 n668_s2 (
    .F(n668_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2534_4) 
);
defparam n668_s2.INIT=16'h8000;
  LUT4 n2781_s1 (
    .F(n2781_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2781_s1.INIT=16'h4000;
  LUT4 n1058_s1 (
    .F(n1058_4),
    .I0(ff_nx[7]),
    .I1(n1058_8),
    .I2(n1058_9),
    .I3(ff_nx[8]) 
);
defparam n1058_s1.INIT=16'h40BF;
  LUT2 n1058_s2 (
    .F(n1058_5),
    .I0(ff_start),
    .I1(n1061_6) 
);
defparam n1058_s2.INIT=4'h4;
  LUT4 n1058_s3 (
    .F(n1058_6),
    .I0(n1058_10),
    .I1(n240_4),
    .I2(n1059_4),
    .I3(ff_start) 
);
defparam n1058_s3.INIT=16'h3500;
  LUT4 n1058_s4 (
    .F(n1058_7),
    .I0(n1058_14),
    .I1(n958_2),
    .I2(n1058_12),
    .I3(n1065_5) 
);
defparam n1058_s4.INIT=16'hC500;
  LUT4 n1059_s1 (
    .F(n1059_4),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1059_s1.INIT=16'h4000;
  LUT2 n1059_s2 (
    .F(n1059_5),
    .I0(reg_nx[7]),
    .I1(n1059_8) 
);
defparam n1059_s2.INIT=4'h9;
  LUT3 n1059_s3 (
    .F(n1059_6),
    .I0(n1058_12),
    .I1(n1061_6),
    .I2(ff_start) 
);
defparam n1059_s3.INIT=8'h0E;
  LUT4 n1059_s4 (
    .F(n1059_7),
    .I0(n959_2),
    .I1(n1058_12),
    .I2(n1065_5),
    .I3(n1059_9) 
);
defparam n1059_s4.INIT=16'h007F;
  LUT4 n1060_s1 (
    .F(n1060_4),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(n1060_6),
    .I3(reg_nx[6]) 
);
defparam n1060_s1.INIT=16'h10EF;
  LUT4 n1060_s2 (
    .F(n1060_5),
    .I0(n960_2),
    .I1(n1058_12),
    .I2(n1065_5),
    .I3(n1060_7) 
);
defparam n1060_s2.INIT=16'h007F;
  LUT4 n1061_s2 (
    .F(n1061_5),
    .I0(n961_2),
    .I1(n1058_12),
    .I2(ff_start),
    .I3(n1061_7) 
);
defparam n1061_s2.INIT=16'h07F4;
  LUT4 n1061_s3 (
    .F(n1061_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n1061_s3.INIT=16'h4000;
  LUT2 n1062_s1 (
    .F(n1062_4),
    .I0(reg_nx[4]),
    .I1(n1060_6) 
);
defparam n1062_s1.INIT=4'h9;
  LUT4 n1062_s2 (
    .F(n1062_5),
    .I0(n962_2),
    .I1(n1058_12),
    .I2(n1065_5),
    .I3(n1062_8) 
);
defparam n1062_s2.INIT=16'h007F;
  LUT4 n1063_s1 (
    .F(n1063_4),
    .I0(reg_nx[2]),
    .I1(n1061_6),
    .I2(n1063_6),
    .I3(reg_nx[3]) 
);
defparam n1063_s1.INIT=16'hEF10;
  LUT4 n1063_s2 (
    .F(n1063_5),
    .I0(n963_2),
    .I1(n1058_12),
    .I2(n1065_5),
    .I3(n1063_7) 
);
defparam n1063_s2.INIT=16'h007F;
  LUT4 n1064_s2 (
    .F(n1064_5),
    .I0(n964_2),
    .I1(n1058_12),
    .I2(ff_start),
    .I3(n1064_7) 
);
defparam n1064_s2.INIT=16'hF80B;
  LUT4 n1065_s1 (
    .F(n1065_4),
    .I0(n1059_4),
    .I1(n1065_8),
    .I2(n965_2),
    .I3(n1058_12) 
);
defparam n1065_s1.INIT=16'hF0EE;
  LUT2 n1065_s2 (
    .F(n1065_5),
    .I0(ff_start),
    .I1(n1061_6) 
);
defparam n1065_s2.INIT=4'h1;
  LUT4 n1065_s3 (
    .F(n1065_6),
    .I0(n64_5),
    .I1(n1065_9),
    .I2(n1059_4),
    .I3(ff_start) 
);
defparam n1065_s3.INIT=16'h5300;
  LUT4 n1066_s1 (
    .F(n1066_4),
    .I0(n966_2),
    .I1(n1066_6),
    .I2(n1058_12),
    .I3(n1065_5) 
);
defparam n1066_s1.INIT=16'hAC00;
  LUT4 n1066_s2 (
    .F(n1066_5),
    .I0(n240_4),
    .I1(n1066_7),
    .I2(n1059_4),
    .I3(ff_start) 
);
defparam n1066_s2.INIT=16'hA300;
  LUT4 n1099_s2 (
    .F(n1099_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n2781_4) 
);
defparam n1099_s2.INIT=16'h4000;
  LUT4 n1099_s3 (
    .F(n1099_6),
    .I0(n1058_12),
    .I1(n1099_10),
    .I2(ff_start),
    .I3(ff_nx_8_8) 
);
defparam n1099_s3.INIT=16'hF100;
  LUT4 n1101_s2 (
    .F(n1101_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n2781_4) 
);
defparam n1101_s2.INIT=16'h1000;
  LUT3 n1218_s1 (
    .F(n1218_4),
    .I0(ff_ny[8]),
    .I1(n1223_4),
    .I2(n1218_5) 
);
defparam n1218_s1.INIT=8'h40;
  LUT2 n1219_s1 (
    .F(n1219_4),
    .I0(n1223_4),
    .I1(n1218_5) 
);
defparam n1219_s1.INIT=4'h8;
  LUT4 n1220_s1 (
    .F(n1220_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n1223_4) 
);
defparam n1220_s1.INIT=16'h0100;
  LUT3 n1221_s1 (
    .F(n1221_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1223_4) 
);
defparam n1221_s1.INIT=8'h10;
  LUT2 n1222_s1 (
    .F(n1222_4),
    .I0(ff_ny[4]),
    .I1(n1223_4) 
);
defparam n1222_s1.INIT=4'h4;
  LUT4 n1223_s1 (
    .F(n1223_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1223_s1.INIT=16'h0001;
  LUT3 n1224_s1 (
    .F(n1224_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n1224_s1.INIT=8'h01;
  LUT2 n1225_s1 (
    .F(n1225_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1225_s1.INIT=4'h1;
  LUT3 n1276_s1 (
    .F(n1276_4),
    .I0(n1246_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1276_s1.INIT=8'h35;
  LUT3 n1277_s1 (
    .F(n1277_4),
    .I0(n1247_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1277_s1.INIT=8'h35;
  LUT3 n1278_s1 (
    .F(n1278_4),
    .I0(n1248_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1278_s1.INIT=8'h35;
  LUT3 n1279_s1 (
    .F(n1279_4),
    .I0(n1249_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1279_s1.INIT=8'h35;
  LUT3 n1280_s1 (
    .F(n1280_4),
    .I0(n1250_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1280_s1.INIT=8'h35;
  LUT3 n1281_s1 (
    .F(n1281_4),
    .I0(n1251_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1281_s1.INIT=8'h35;
  LUT3 n1282_s1 (
    .F(n1282_4),
    .I0(n1252_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1282_s1.INIT=8'h35;
  LUT3 n1283_s1 (
    .F(n1283_4),
    .I0(n1253_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1283_s1.INIT=8'h35;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(w_register_write),
    .I1(ff_state[5]),
    .I2(n1353_8),
    .I3(ff_next_state_0_13) 
);
defparam n1353_s1.INIT=16'h4000;
  LUT4 n1353_s2 (
    .F(n1353_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2781_4) 
);
defparam n1353_s2.INIT=16'h1000;
  LUT2 n1979_s6 (
    .F(n1979_9),
    .I0(ff_state[2]),
    .I1(n1979_13) 
);
defparam n1979_s6.INIT=4'h1;
  LUT4 n1979_s7 (
    .F(n1979_10),
    .I0(ff_state_5_12),
    .I1(n1979_14),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1979_s7.INIT=16'hFA03;
  LUT4 n1979_s9 (
    .F(n1979_12),
    .I0(n1979_16),
    .I1(n1977_27),
    .I2(n1979_17),
    .I3(ff_read_color_15) 
);
defparam n1979_s9.INIT=16'hFCB8;
  LUT4 n1980_s7 (
    .F(n1980_10),
    .I0(n1980_14),
    .I1(n1980_15),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1980_s7.INIT=16'h1FF3;
  LUT2 n1980_s8 (
    .F(n1980_11),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1980_s8.INIT=4'h4;
  LUT4 n1980_s9 (
    .F(n1980_12),
    .I0(n1980_16),
    .I1(n1980_17),
    .I2(ff_state[4]),
    .I3(n1980_22) 
);
defparam n1980_s9.INIT=16'hEF00;
  LUT4 n1980_s10 (
    .F(n1980_13),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1980_s10.INIT=16'h3D00;
  LUT4 n1981_s6 (
    .F(n1981_9),
    .I0(n1979_14),
    .I1(n1981_13),
    .I2(n1981_14),
    .I3(n1981_15) 
);
defparam n1981_s6.INIT=16'hB000;
  LUT3 n1981_s7 (
    .F(n1981_10),
    .I0(n1981_16),
    .I1(n1981_17),
    .I2(n1981_18) 
);
defparam n1981_s7.INIT=8'h10;
  LUT4 n1981_s8 (
    .F(n1981_11),
    .I0(n1980_15),
    .I1(n1981_19),
    .I2(n1981_20),
    .I3(ff_start) 
);
defparam n1981_s8.INIT=16'h001F;
  LUT4 n1982_s7 (
    .F(n1982_10),
    .I0(n1982_14),
    .I1(n1982_15),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1982_s7.INIT=16'h1000;
  LUT4 n1982_s8 (
    .F(n1982_11),
    .I0(n1979_14),
    .I1(n1981_13),
    .I2(n1979_15),
    .I3(n1982_16) 
);
defparam n1982_s8.INIT=16'h008F;
  LUT2 n1982_s9 (
    .F(n1982_12),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1982_s9.INIT=4'h1;
  LUT4 n1982_s10 (
    .F(n1982_13),
    .I0(ff_command[0]),
    .I1(n1981_21),
    .I2(n1982_17),
    .I3(ff_start) 
);
defparam n1982_s10.INIT=16'hEE0F;
  LUT4 n1889_s88 (
    .F(n1889_92),
    .I0(w_status_border_position[7]),
    .I1(w_status_border_position[8]),
    .I2(n1880_96),
    .I3(n1889_94) 
);
defparam n1889_s88.INIT=16'hF503;
  LUT2 w_address_s_16_s3 (
    .F(w_address_s_16_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_address_s_16_s3.INIT=4'h1;
  LUT4 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_command[1]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_count_valid) 
);
defparam ff_sx_9_s4.INIT=16'h7F00;
  LUT4 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_read_color_s5.INIT=16'h4000;
  LUT4 ff_transfer_ready_s4 (
    .F(ff_transfer_ready_7),
    .I0(ff_count_valid),
    .I1(ff_start),
    .I2(ff_transfer_ready_8),
    .I3(n1439_9) 
);
defparam ff_transfer_ready_s4.INIT=16'h001F;
  LUT4 n1974_s5 (
    .F(n1974_11),
    .I0(ff_state[5]),
    .I1(n1974_14),
    .I2(n1974_15),
    .I3(w_cache_flush_end) 
);
defparam n1974_s5.INIT=16'h8000;
  LUT4 n1974_s6 (
    .F(n1974_12),
    .I0(ff_next_state_0_13),
    .I1(n1974_16),
    .I2(n1974_17),
    .I3(ff_state[5]) 
);
defparam n1974_s6.INIT=16'h00F8;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_source_7_8) 
);
defparam ff_source_7_s3.INIT=16'h1000;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(w_next_nyb[2]),
    .I1(ff_dx_8_10),
    .I2(ff_dx_8_11),
    .I3(n1334_9) 
);
defparam ff_dx_8_s4.INIT=16'hBF00;
  LUT4 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_state[4]),
    .I1(ff_cache_vram_wdata_7_14),
    .I2(n1862_153),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=16'h00F8;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(n1974_14),
    .I1(n1974_15),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h008F;
  LUT4 ff_next_state_5_s9 (
    .F(ff_next_state_5_13),
    .I0(n1862_153),
    .I1(ff_next_state_5_18),
    .I2(ff_next_state_5_22),
    .I3(n1982_12) 
);
defparam ff_next_state_5_s9.INIT=16'h0E00;
  LUT2 ff_next_state_0_s9 (
    .F(ff_next_state_0_13),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam ff_next_state_0_s9.INIT=4'h1;
  LUT2 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(n349_8),
    .I1(n1099_10) 
);
defparam ff_state_5_s7.INIT=4'h8;
  LUT3 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(ff_read_color_15),
    .I1(ff_read_color),
    .I2(ff_state_5_15) 
);
defparam ff_state_5_s8.INIT=8'h0D;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state_5_16),
    .I1(ff_state[0]),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_valid) 
);
defparam ff_state_5_s9.INIT=16'h007F;
  LUT2 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(ff_state[4]),
    .I1(ff_cache_flush_start_14) 
);
defparam ff_cache_flush_start_s7.INIT=4'h4;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(ff_next_state_0_13),
    .I1(n1974_17),
    .I2(ff_cache_flush_start_15),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s8.INIT=16'hF0EE;
  LUT4 ff_cache_vram_valid_s8 (
    .F(ff_cache_vram_valid_13),
    .I0(ff_next_state_5_22),
    .I1(n1976_14),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_valid_s8.INIT=16'hF100;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(n1974_17),
    .I1(ff_count_valid_14),
    .I2(ff_count_valid_19),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s8.INIT=16'hF0BB;
  LUT3 n1907_s102 (
    .F(n1907_118),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1907_s102.INIT=8'h41;
  LUT4 n1907_s103 (
    .F(n1907_119),
    .I0(n1796_5),
    .I1(ff_next_state[3]),
    .I2(ff_next_state_0_14),
    .I3(n1911_97) 
);
defparam n1907_s103.INIT=16'h00EF;
  LUT4 n1905_s99 (
    .F(n1905_113),
    .I0(n1796_5),
    .I1(ff_next_state[5]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1905_s99.INIT=16'hBF00;
  LUT4 n1905_s100 (
    .F(n1905_114),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1905_s100.INIT=16'hE3B0;
  LUT4 n1862_s127 (
    .F(n1862_153),
    .I0(n1862_155),
    .I1(n1862_156),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1862_s127.INIT=16'h00EF;
  LUT4 n1535_s3 (
    .F(n1535_8),
    .I0(n1519_9),
    .I1(n1535_9),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n1535_s3.INIT=16'hC5CC;
  LUT4 n1534_s3 (
    .F(n1534_8),
    .I0(n1518_9),
    .I1(n1534_9),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n1534_s3.INIT=16'hC533;
  LUT3 n1533_s3 (
    .F(n1533_8),
    .I0(ff_xsel[0]),
    .I1(reg_screen_mode[3]),
    .I2(n534_29) 
);
defparam n1533_s3.INIT=8'h3A;
  LUT4 n1439_s4 (
    .F(n1439_9),
    .I0(ff_command[0]),
    .I1(n1974_15),
    .I2(n1439_11),
    .I3(n349_7) 
);
defparam n1439_s4.INIT=16'h0080;
  LUT3 n1439_s5 (
    .F(n1439_10),
    .I0(ff_start),
    .I1(ff_count_valid),
    .I2(ff_transfer_ready_8) 
);
defparam n1439_s5.INIT=8'h40;
  LUT4 n1870_s88 (
    .F(n1870_94),
    .I0(n1870_97),
    .I1(ff_read_byte[0]),
    .I2(n1870_98),
    .I3(n1911_97) 
);
defparam n1870_s88.INIT=16'h3500;
  LUT4 n1870_s89 (
    .F(n1870_95),
    .I0(n1911_97),
    .I1(ff_color[0]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n1870_s89.INIT=16'h000E;
  LUT4 n1870_s90 (
    .F(n1870_96),
    .I0(n1870_97),
    .I1(ff_read_byte[0]),
    .I2(ff_state[5]),
    .I3(n1870_99) 
);
defparam n1870_s90.INIT=16'h0A0C;
  LUT4 n1869_s87 (
    .F(n1869_93),
    .I0(n1869_96),
    .I1(ff_read_byte[1]),
    .I2(n1870_98),
    .I3(n1911_97) 
);
defparam n1869_s87.INIT=16'h3500;
  LUT4 n1869_s88 (
    .F(n1869_94),
    .I0(n1911_97),
    .I1(ff_color[1]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n1869_s88.INIT=16'h000E;
  LUT4 n1869_s89 (
    .F(n1869_95),
    .I0(n1869_96),
    .I1(ff_read_byte[1]),
    .I2(ff_state[5]),
    .I3(n1870_99) 
);
defparam n1869_s89.INIT=16'h0A0C;
  LUT4 n1868_s85 (
    .F(n1868_91),
    .I0(n1870_97),
    .I1(n534_29),
    .I2(n1868_95),
    .I3(n1868_96) 
);
defparam n1868_s85.INIT=16'h0007;
  LUT4 n1868_s87 (
    .F(n1868_93),
    .I0(n1868_97),
    .I1(n1868_98),
    .I2(n1868_99),
    .I3(n1868_100) 
);
defparam n1868_s87.INIT=16'h1F00;
  LUT3 n1868_s88 (
    .F(n1868_94),
    .I0(n1868_100),
    .I1(n1868_101),
    .I2(ff_state[5]) 
);
defparam n1868_s88.INIT=8'h0E;
  LUT3 n1867_s85 (
    .F(n1867_91),
    .I0(n1867_94),
    .I1(n1869_96),
    .I2(n534_29) 
);
defparam n1867_s85.INIT=8'hC5;
  LUT4 n1867_s87 (
    .F(n1867_93),
    .I0(n240_4),
    .I1(n1867_94),
    .I2(n1867_95),
    .I3(n1867_96) 
);
defparam n1867_s87.INIT=16'h008F;
  LUT4 n1866_s85 (
    .F(n1866_91),
    .I0(n1870_97),
    .I1(ff_read_byte[4]),
    .I2(n240_4),
    .I3(n1866_94) 
);
defparam n1866_s85.INIT=16'h0305;
  LUT4 n1866_s86 (
    .F(n1866_92),
    .I0(n1866_95),
    .I1(n1866_96),
    .I2(ff_state[5]),
    .I3(n1868_100) 
);
defparam n1866_s86.INIT=16'h0700;
  LUT4 n1866_s87 (
    .F(n1866_93),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(n1868_100),
    .I3(ff_state[4]) 
);
defparam n1866_s87.INIT=16'h0C0A;
  LUT4 n1865_s85 (
    .F(n1865_91),
    .I0(n1869_96),
    .I1(ff_read_byte[5]),
    .I2(n240_4),
    .I3(n1866_94) 
);
defparam n1865_s85.INIT=16'h0305;
  LUT4 n1865_s86 (
    .F(n1865_92),
    .I0(n1865_94),
    .I1(n1865_95),
    .I2(ff_state[5]),
    .I3(n1868_100) 
);
defparam n1865_s86.INIT=16'h0700;
  LUT4 n1865_s87 (
    .F(n1865_93),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(n1868_100),
    .I3(ff_state[4]) 
);
defparam n1865_s87.INIT=16'h0C0A;
  LUT4 n1864_s85 (
    .F(n1864_91),
    .I0(ff_dx[1]),
    .I1(n1870_97),
    .I2(n534_29),
    .I3(n1868_95) 
);
defparam n1864_s85.INIT=16'h00BF;
  LUT4 n1864_s86 (
    .F(n1864_92),
    .I0(n1864_94),
    .I1(ff_read_byte[6]),
    .I2(n240_4),
    .I3(n1868_100) 
);
defparam n1864_s86.INIT=16'h0B00;
  LUT4 n1864_s87 (
    .F(n1864_93),
    .I0(n1864_95),
    .I1(n1864_96),
    .I2(ff_state[5]),
    .I3(n1864_97) 
);
defparam n1864_s87.INIT=16'h0007;
  LUT4 n1863_s88 (
    .F(n1863_94),
    .I0(n1863_96),
    .I1(n1863_106),
    .I2(n1863_98),
    .I3(n1863_95) 
);
defparam n1863_s88.INIT=16'h004F;
  LUT4 n1978_s8 (
    .F(n1978_13),
    .I0(n1978_16),
    .I1(n1978_17),
    .I2(n1978_18),
    .I3(n1978_19) 
);
defparam n1978_s8.INIT=16'h000D;
  LUT4 n1978_s9 (
    .F(n1978_14),
    .I0(n1353_8),
    .I1(n1979_14),
    .I2(n1978_20),
    .I3(n1981_15) 
);
defparam n1978_s9.INIT=16'hF800;
  LUT4 n1978_s10 (
    .F(n1978_15),
    .I0(n1978_21),
    .I1(n1978_22),
    .I2(n1980_15),
    .I3(n1977_27) 
);
defparam n1978_s10.INIT=16'hF400;
  LUT4 n1977_s9 (
    .F(n1977_14),
    .I0(ff_state_5_12),
    .I1(n1977_18),
    .I2(n1977_19),
    .I3(ff_state[0]) 
);
defparam n1977_s9.INIT=16'hF8CF;
  LUT4 n1977_s11 (
    .F(n1977_16),
    .I0(n1977_20),
    .I1(n1977_21),
    .I2(n1977_22),
    .I3(n1982_12) 
);
defparam n1977_s11.INIT=16'hEF00;
  LUT4 n1977_s12 (
    .F(n1977_17),
    .I0(n1979_14),
    .I1(n1353_8),
    .I2(n1977_23),
    .I3(ff_state_0_17) 
);
defparam n1977_s12.INIT=16'hF400;
  LUT2 n1976_s9 (
    .F(n1976_14),
    .I0(n1976_16),
    .I1(ff_state[4]) 
);
defparam n1976_s9.INIT=4'h8;
  LUT2 n1975_s8 (
    .F(n1975_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1975_s8.INIT=4'h4;
  LUT4 n1975_s9 (
    .F(n1975_14),
    .I0(ff_state[1]),
    .I1(n1975_15),
    .I2(ff_next_state[0]),
    .I3(ff_next_state[1]) 
);
defparam n1975_s9.INIT=16'h4000;
  LUT4 n1974_s7 (
    .F(n1974_13),
    .I0(ff_eq),
    .I1(n1974_18),
    .I2(n1974_19),
    .I3(n1974_20) 
);
defparam n1974_s7.INIT=16'h8000;
  LUT4 n1973_s9 (
    .F(n1973_14),
    .I0(ff_eq),
    .I1(n1974_18),
    .I2(n1974_19),
    .I3(n1974_20) 
);
defparam n1973_s9.INIT=16'h4000;
  LUT4 n1908_s100 (
    .F(n1908_116),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1908_s100.INIT=16'hF43F;
  LUT3 n1906_s93 (
    .F(n1906_107),
    .I0(n1796_5),
    .I1(ff_next_state[4]),
    .I2(ff_dx[8]) 
);
defparam n1906_s93.INIT=8'h40;
  LUT4 n1906_s94 (
    .F(n1906_108),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1906_s94.INIT=16'hC8BF;
  LUT4 ff_cache_vram_address_16_s8 (
    .F(ff_cache_vram_address_16_12),
    .I0(ff_next_state_0_16),
    .I1(ff_next_state_0_13),
    .I2(ff_next_state_5_22),
    .I3(n1976_14) 
);
defparam ff_cache_vram_address_16_s8.INIT=16'h0007;
  LUT3 ff_xsel_1_s9 (
    .F(ff_xsel_1_13),
    .I0(ff_next_state_0_16),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_xsel_1_s9.INIT=8'h72;
  LUT4 ff_border_detect_s4 (
    .F(ff_border_detect_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[3]) 
);
defparam ff_border_detect_s4.INIT=16'h1000;
  LUT4 n1909_s107 (
    .F(n1909_127),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1909_s107.INIT=16'h31F3;
  LUT4 n1880_s92 (
    .F(n1880_97),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1880_s92.INIT=16'hB7CA;
  LUT4 w_address_s_6_s6 (
    .F(w_address_s_6_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_address_s_16_6) 
);
defparam w_address_s_6_s6.INIT=16'h4000;
  LUT4 n307_s4 (
    .F(n307_7),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n307_s4.INIT=16'h1000;
  LUT4 n349_s5 (
    .F(n349_8),
    .I0(ff_nx[4]),
    .I1(n349_11),
    .I2(n349_12),
    .I3(n1058_9) 
);
defparam n349_s5.INIT=16'h4000;
  LUT3 n349_s7 (
    .F(n349_10),
    .I0(n1796_5),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]) 
);
defparam n349_s7.INIT=8'h0B;
  LUT2 n1058_s5 (
    .F(n1058_8),
    .I0(ff_nx[4]),
    .I1(n349_12) 
);
defparam n1058_s5.INIT=4'h4;
  LUT2 n1058_s6 (
    .F(n1058_9),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]) 
);
defparam n1058_s6.INIT=4'h1;
  LUT3 n1058_s7 (
    .F(n1058_10),
    .I0(reg_nx[7]),
    .I1(n1059_8),
    .I2(reg_nx[8]) 
);
defparam n1058_s7.INIT=8'h4B;
  LUT4 n1058_s9 (
    .F(n1058_12),
    .I0(ff_transfer_ready_8),
    .I1(n349_17),
    .I2(n349_8),
    .I3(n349_10) 
);
defparam n1058_s9.INIT=16'h0E00;
  LUT4 n1059_s5 (
    .F(n1059_8),
    .I0(reg_nx[2]),
    .I1(n1061_6),
    .I2(n1059_10),
    .I3(n1063_6) 
);
defparam n1059_s5.INIT=16'h1000;
  LUT4 n1059_s6 (
    .F(n1059_9),
    .I0(n1058_8),
    .I1(n1058_9),
    .I2(ff_nx[7]),
    .I3(n1058_5) 
);
defparam n1059_s6.INIT=16'h7800;
  LUT4 n1060_s3 (
    .F(n1060_6),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(n1061_6),
    .I3(n1063_6) 
);
defparam n1060_s3.INIT=16'h0100;
  LUT4 n1060_s4 (
    .F(n1060_7),
    .I0(ff_nx[5]),
    .I1(n1058_8),
    .I2(ff_nx[6]),
    .I3(n1058_5) 
);
defparam n1060_s4.INIT=16'hB400;
  LUT4 n1061_s4 (
    .F(n1061_7),
    .I0(reg_nx[4]),
    .I1(n1060_6),
    .I2(n1059_4),
    .I3(reg_nx[5]) 
);
defparam n1061_s4.INIT=16'h040B;
  LUT2 n1063_s3 (
    .F(n1063_6),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1063_s3.INIT=4'h1;
  LUT4 n1063_s4 (
    .F(n1063_7),
    .I0(ff_nx[2]),
    .I1(n1064_6),
    .I2(ff_nx[3]),
    .I3(n1058_5) 
);
defparam n1063_s4.INIT=16'hB400;
  LUT2 n1064_s3 (
    .F(n1064_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n1064_s3.INIT=4'h1;
  LUT4 n1064_s4 (
    .F(n1064_7),
    .I0(n1061_6),
    .I1(n1063_6),
    .I2(n1059_4),
    .I3(reg_nx[2]) 
);
defparam n1064_s4.INIT=16'h040B;
  LUT4 n1065_s5 (
    .F(n1065_8),
    .I0(reg_screen_mode[2]),
    .I1(w_address_s_16_6),
    .I2(n1065_10),
    .I3(n1065_11) 
);
defparam n1065_s5.INIT=16'h7F00;
  LUT3 n1065_s6 (
    .F(n1065_9),
    .I0(n1065_8),
    .I1(reg_nx[1]),
    .I2(n1061_6) 
);
defparam n1065_s6.INIT=8'h35;
  LUT3 n1066_s3 (
    .F(n1066_6),
    .I0(reg_nx[0]),
    .I1(n1059_4),
    .I2(w_next[0]) 
);
defparam n1066_s3.INIT=8'h10;
  LUT3 n1066_s4 (
    .F(n1066_7),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n1061_6) 
);
defparam n1066_s4.INIT=8'h3D;
  LUT4 n1218_s2 (
    .F(n1218_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(ff_ny[7]) 
);
defparam n1218_s2.INIT=16'h0001;
  LUT4 n1979_s10 (
    .F(n1979_13),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1979_18) 
);
defparam n1979_s10.INIT=16'hBCD5;
  LUT3 n1979_s11 (
    .F(n1979_14),
    .I0(n1979_19),
    .I1(n349_8),
    .I2(n349_17) 
);
defparam n1979_s11.INIT=8'h10;
  LUT4 n1979_s12 (
    .F(n1979_15),
    .I0(n349_8),
    .I1(n1979_20),
    .I2(n1979_21),
    .I3(n1981_15) 
);
defparam n1979_s12.INIT=16'h8F00;
  LUT4 n1979_s13 (
    .F(n1979_16),
    .I0(ff_next_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1978_22) 
);
defparam n1979_s13.INIT=16'h2C00;
  LUT4 n1979_s14 (
    .F(n1979_17),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1979_s14.INIT=16'hE000;
  LUT4 n1980_s11 (
    .F(n1980_14),
    .I0(ff_next_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1980_s11.INIT=16'h2C00;
  LUT4 n1980_s12 (
    .F(n1980_15),
    .I0(ff_state[4]),
    .I1(n349_8),
    .I2(n1099_10),
    .I3(n1980_16) 
);
defparam n1980_s12.INIT=16'h4000;
  LUT3 n1980_s13 (
    .F(n1980_16),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1980_s13.INIT=8'h10;
  LUT4 n1980_s14 (
    .F(n1980_17),
    .I0(n1099_10),
    .I1(n349_8),
    .I2(n1980_19),
    .I3(n1880_97) 
);
defparam n1980_s14.INIT=16'h070F;
  LUT2 n1981_s10 (
    .F(n1981_13),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n1981_s10.INIT=4'h1;
  LUT2 n1981_s11 (
    .F(n1981_14),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1981_s11.INIT=4'h9;
  LUT2 n1981_s12 (
    .F(n1981_15),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1981_s12.INIT=4'h4;
  LUT4 n1981_s13 (
    .F(n1981_16),
    .I0(n1979_20),
    .I1(n349_8),
    .I2(n1975_13),
    .I3(n1974_15) 
);
defparam n1981_s13.INIT=16'h0700;
  LUT4 n1981_s14 (
    .F(n1981_17),
    .I0(n349_8),
    .I1(n349_17),
    .I2(n1981_22),
    .I3(n1981_23) 
);
defparam n1981_s14.INIT=16'h4F00;
  LUT4 n1981_s15 (
    .F(n1981_18),
    .I0(n1974_16),
    .I1(ff_next_state_0_13),
    .I2(ff_cache_flush_start_14),
    .I3(n1981_24) 
);
defparam n1981_s15.INIT=16'hBF00;
  LUT4 n1981_s16 (
    .F(n1981_19),
    .I0(ff_next_state[1]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1978_22) 
);
defparam n1981_s16.INIT=16'h2C00;
  LUT3 n1981_s17 (
    .F(n1981_20),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n1981_s17.INIT=8'h90;
  LUT2 n1981_s18 (
    .F(n1981_21),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam n1981_s18.INIT=4'h1;
  LUT4 n1982_s11 (
    .F(n1982_14),
    .I0(n1979_20),
    .I1(n349_8),
    .I2(n1862_155),
    .I3(ff_state[2]) 
);
defparam n1982_s11.INIT=16'h0700;
  LUT4 n1982_s12 (
    .F(n1982_15),
    .I0(ff_state[1]),
    .I1(n1099_10),
    .I2(n349_8),
    .I3(n1982_18) 
);
defparam n1982_s12.INIT=16'hBF00;
  LUT4 n1982_s13 (
    .F(n1982_16),
    .I0(n1974_16),
    .I1(n1982_19),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1982_s13.INIT=16'h0C0B;
  LUT4 n1982_s14 (
    .F(n1982_17),
    .I0(ff_next_state_5_22),
    .I1(ff_state[0]),
    .I2(n1982_20),
    .I3(ff_state[5]) 
);
defparam n1982_s14.INIT=16'h0D00;
  LUT4 n1889_s90 (
    .F(n1889_94),
    .I0(ff_dx[7]),
    .I1(ff_dx[8]),
    .I2(n1880_96),
    .I3(n64_5) 
);
defparam n1889_s90.INIT=16'h305F;
  LUT2 n1911_s93 (
    .F(n1911_97),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1911_s93.INIT=4'h8;
  LUT4 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam ff_transfer_ready_s5.INIT=16'h1000;
  LUT2 n1974_s8 (
    .F(n1974_14),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1974_s8.INIT=4'h8;
  LUT3 n1974_s9 (
    .F(n1974_15),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1974_s9.INIT=8'h80;
  LUT4 n1974_s10 (
    .F(n1974_16),
    .I0(n1796_5),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n1974_21) 
);
defparam n1974_s10.INIT=16'hF400;
  LUT4 n1974_s11 (
    .F(n1974_17),
    .I0(ff_eq),
    .I1(n1700_3),
    .I2(ff_state[0]),
    .I3(n1974_22) 
);
defparam n1974_s11.INIT=16'h9000;
  LUT4 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=16'h0140;
  LUT3 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[3]),
    .I1(w_next_nyb[4]),
    .I2(w_next_nyb[5]) 
);
defparam ff_dx_8_s5.INIT=8'h01;
  LUT4 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[6]),
    .I3(ff_dx_8_12) 
);
defparam ff_dx_8_s6.INIT=16'h0100;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h9EF3;
  LUT2 ff_next_state_0_s10 (
    .F(ff_next_state_0_14),
    .I0(ff_dx[8]),
    .I1(ff_state[0]) 
);
defparam ff_next_state_0_s10.INIT=4'h8;
  LUT4 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(ff_state[5]),
    .I1(ff_state[0]),
    .I2(w_status_transfer_ready),
    .I3(n1974_15) 
);
defparam ff_state_5_s10.INIT=16'h4000;
  LUT4 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(w_cache_vram_rdata_en),
    .I1(w_cache_flush_end),
    .I2(ff_state[1]),
    .I3(n1974_15) 
);
defparam ff_state_5_s11.INIT=16'h3500;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(n1796_5),
    .I1(ff_cache_flush_start_16),
    .I2(ff_cache_flush_start_17),
    .I3(n1980_16) 
);
defparam ff_cache_flush_start_s9.INIT=16'h00FB;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_15),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(n1974_15) 
);
defparam ff_cache_flush_start_s10.INIT=16'hF800;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(n1974_16),
    .I1(ff_next_state_0_13),
    .I2(ff_next_state_5_18),
    .I3(ff_count_valid_16) 
);
defparam ff_count_valid_s9.INIT=16'h000B;
  LUT2 n1862_s129 (
    .F(n1862_155),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1862_s129.INIT=4'h1;
  LUT2 n1862_s130 (
    .F(n1862_156),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n1862_s130.INIT=4'h4;
  LUT4 n1535_s4 (
    .F(n1535_9),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(n534_29),
    .I3(ff_xsel[0]) 
);
defparam n1535_s4.INIT=16'h3335;
  LUT4 n1534_s4 (
    .F(n1534_9),
    .I0(ff_xsel[0]),
    .I1(w_cache_vram_rdata[5]),
    .I2(n534_29),
    .I3(w_cache_vram_rdata[1]) 
);
defparam n1534_s4.INIT=16'h0EF4;
  LUT4 n1439_s6 (
    .F(n1439_11),
    .I0(ff_state[5]),
    .I1(ff_command[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1439_s6.INIT=16'h1400;
  LUT4 n1870_s91 (
    .F(n1870_97),
    .I0(n1870_100),
    .I1(w_status_color[0]),
    .I2(n1868_98),
    .I3(n1870_101) 
);
defparam n1870_s91.INIT=16'hC0CD;
  LUT4 n1870_s92 (
    .F(n1870_98),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n1870_s92.INIT=16'h0733;
  LUT4 n1870_s93 (
    .F(n1870_99),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1870_98),
    .I3(ff_state[3]) 
);
defparam n1870_s93.INIT=16'h0C07;
  LUT4 n1869_s90 (
    .F(n1869_96),
    .I0(n1869_97),
    .I1(w_status_color[1]),
    .I2(n1868_98),
    .I3(n1869_98) 
);
defparam n1869_s90.INIT=16'hCDC0;
  LUT4 n1868_s89 (
    .F(n1868_95),
    .I0(n1868_97),
    .I1(w_status_color[2]),
    .I2(n1868_98),
    .I3(n1868_102) 
);
defparam n1868_s89.INIT=16'hCA00;
  LUT3 n1868_s90 (
    .F(n1868_96),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n534_29) 
);
defparam n1868_s90.INIT=8'hD3;
  LUT4 n1868_s91 (
    .F(n1868_97),
    .I0(n1868_103),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[2]) 
);
defparam n1868_s91.INIT=16'hE71C;
  LUT4 n1868_s92 (
    .F(n1868_98),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(n1868_104),
    .I3(n1868_105) 
);
defparam n1868_s92.INIT=16'h1000;
  LUT4 n1868_s93 (
    .F(n1868_99),
    .I0(n1868_106),
    .I1(n1868_98),
    .I2(w_status_color[2]),
    .I3(n240_4) 
);
defparam n1868_s93.INIT=16'hF100;
  LUT4 n1868_s94 (
    .F(n1868_100),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1868_s94.INIT=16'hC788;
  LUT3 n1868_s95 (
    .F(n1868_101),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(ff_state[4]) 
);
defparam n1868_s95.INIT=8'hCA;
  LUT4 n1867_s88 (
    .F(n1867_94),
    .I0(w_status_color[3]),
    .I1(n1867_97),
    .I2(n1868_98),
    .I3(n1867_98) 
);
defparam n1867_s88.INIT=16'h5300;
  LUT4 n1867_s89 (
    .F(n1867_95),
    .I0(n240_4),
    .I1(ff_read_byte[3]),
    .I2(n1868_96),
    .I3(n1868_100) 
);
defparam n1867_s89.INIT=16'hEF00;
  LUT4 n1867_s90 (
    .F(n1867_96),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(n1868_100),
    .I3(ff_state[4]) 
);
defparam n1867_s90.INIT=16'h0C0A;
  LUT3 n1866_s88 (
    .F(n1866_94),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n534_29) 
);
defparam n1866_s88.INIT=8'hBC;
  LUT4 n1866_s89 (
    .F(n1866_95),
    .I0(n1868_98),
    .I1(n1866_100),
    .I2(ff_logical_opration[2]),
    .I3(n240_4) 
);
defparam n1866_s89.INIT=16'hEF00;
  LUT4 n1866_s90 (
    .F(n1866_96),
    .I0(ff_logical_opration[2]),
    .I1(n1866_98),
    .I2(w_status_color[4]),
    .I3(n1868_98) 
);
defparam n1866_s90.INIT=16'h0EEE;
  LUT4 n1865_s88 (
    .F(n1865_94),
    .I0(ff_source[5]),
    .I1(ff_logical_opration[2]),
    .I2(n1865_96),
    .I3(n240_4) 
);
defparam n1865_s88.INIT=16'hD700;
  LUT4 n1865_s89 (
    .F(n1865_95),
    .I0(n1865_97),
    .I1(w_status_color[5]),
    .I2(n1868_98),
    .I3(n1865_98) 
);
defparam n1865_s89.INIT=16'h3730;
  LUT3 n1864_s88 (
    .F(n1864_94),
    .I0(n534_29),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1864_s88.INIT=8'h07;
  LUT4 n1864_s89 (
    .F(n1864_95),
    .I0(n1864_98),
    .I1(n1868_98),
    .I2(n1864_103),
    .I3(n240_4) 
);
defparam n1864_s89.INIT=16'h0E00;
  LUT4 n1864_s90 (
    .F(n1864_96),
    .I0(n1868_98),
    .I1(n1864_100),
    .I2(w_status_color[6]),
    .I3(n1868_100) 
);
defparam n1864_s90.INIT=16'h1F00;
  LUT4 n1864_s91 (
    .F(n1864_97),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(n1868_100),
    .I3(ff_state[4]) 
);
defparam n1864_s91.INIT=16'h0305;
  LUT4 n1863_s89 (
    .F(n1863_95),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(n1868_100),
    .I3(ff_state[4]) 
);
defparam n1863_s89.INIT=16'h0C0A;
  LUT4 n1863_s90 (
    .F(n1863_96),
    .I0(n1868_98),
    .I1(n1863_99),
    .I2(n1863_104),
    .I3(n1863_101) 
);
defparam n1863_s90.INIT=16'h004F;
  LUT4 n1863_s92 (
    .F(n1863_98),
    .I0(n240_4),
    .I1(n1864_94),
    .I2(ff_read_byte[7]),
    .I3(n1868_100) 
);
defparam n1863_s92.INIT=16'hFE00;
  LUT4 n1978_s11 (
    .F(n1978_16),
    .I0(n1099_10),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1978_s11.INIT=16'h0E04;
  LUT4 n1978_s12 (
    .F(n1978_17),
    .I0(n349_17),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n349_8) 
);
defparam n1978_s12.INIT=16'h000B;
  LUT4 n1978_s13 (
    .F(n1978_18),
    .I0(n349_8),
    .I1(n1979_20),
    .I2(n1975_13),
    .I3(ff_state[2]) 
);
defparam n1978_s13.INIT=16'hF800;
  LUT3 n1978_s14 (
    .F(n1978_19),
    .I0(n1353_8),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n1978_s14.INIT=8'h3D;
  LUT4 n1978_s15 (
    .F(n1978_20),
    .I0(n1099_10),
    .I1(n349_8),
    .I2(n1862_156),
    .I3(n1981_14) 
);
defparam n1978_s15.INIT=16'h0007;
  LUT3 n1978_s16 (
    .F(n1978_21),
    .I0(ff_next_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1978_s16.INIT=8'hD3;
  LUT2 n1978_s17 (
    .F(n1978_22),
    .I0(ff_state[2]),
    .I1(ff_state[4]) 
);
defparam n1978_s17.INIT=4'h8;
  LUT3 n1977_s13 (
    .F(n1977_18),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[4]) 
);
defparam n1977_s13.INIT=8'h01;
  LUT4 n1977_s14 (
    .F(n1977_19),
    .I0(ff_next_state[5]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1978_22) 
);
defparam n1977_s14.INIT=16'h0B33;
  LUT4 n1977_s15 (
    .F(n1977_20),
    .I0(n349_8),
    .I1(n349_17),
    .I2(n1981_22),
    .I3(n1974_22) 
);
defparam n1977_s15.INIT=16'hB000;
  LUT4 n1977_s16 (
    .F(n1977_21),
    .I0(n1977_24),
    .I1(ff_state[3]),
    .I2(n349_8),
    .I3(n1099_10) 
);
defparam n1977_s16.INIT=16'h8000;
  LUT4 n1977_s17 (
    .F(n1977_22),
    .I0(ff_next_state_0_13),
    .I1(n1353_8),
    .I2(n1974_17),
    .I3(ff_count_valid_16) 
);
defparam n1977_s17.INIT=16'h000D;
  LUT4 n1977_s18 (
    .F(n1977_23),
    .I0(n1099_10),
    .I1(n349_8),
    .I2(n1974_14),
    .I3(n1977_25) 
);
defparam n1977_s18.INIT=16'h00F8;
  LUT4 n1976_s11 (
    .F(n1976_16),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1976_s11.INIT=16'hA7CB;
  LUT4 n1975_s10 (
    .F(n1975_15),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n1975_s10.INIT=16'h8000;
  LUT4 n1974_s12 (
    .F(n1974_18),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1974_s12.INIT=16'h9009;
  LUT4 n1974_s13 (
    .F(n1974_19),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n1974_s13.INIT=16'h9009;
  LUT4 n1974_s14 (
    .F(n1974_20),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(n1974_23),
    .I3(n1974_24) 
);
defparam n1974_s14.INIT=16'h9000;
  LUT4 n1973_s12 (
    .F(n1973_17),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1973_s12.INIT=16'hB64F;
  LUT2 n349_s8 (
    .F(n349_11),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]) 
);
defparam n349_s8.INIT=4'h1;
  LUT4 n349_s9 (
    .F(n349_12),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n349_s9.INIT=16'h0001;
  LUT4 n1059_s7 (
    .F(n1059_10),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(reg_nx[3]) 
);
defparam n1059_s7.INIT=16'h0001;
  LUT4 n1065_s7 (
    .F(n1065_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1065_s7.INIT=16'h4000;
  LUT2 n1065_s8 (
    .F(n1065_11),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1065_s8.INIT=4'h9;
  LUT2 n1099_s5 (
    .F(n1099_8),
    .I0(ff_ny[8]),
    .I1(ff_ny[9]) 
);
defparam n1099_s5.INIT=4'h1;
  LUT4 n1979_s15 (
    .F(n1979_18),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1979_s15.INIT=16'h6207;
  LUT3 n1979_s16 (
    .F(n1979_19),
    .I0(n1979_22),
    .I1(n1979_23),
    .I2(n1979_24) 
);
defparam n1979_s16.INIT=8'h80;
  LUT4 n1979_s17 (
    .F(n1979_20),
    .I0(ff_state[0]),
    .I1(n1223_4),
    .I2(n1218_5),
    .I3(n1099_8) 
);
defparam n1979_s17.INIT=16'h8000;
  LUT2 n1979_s18 (
    .F(n1979_21),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1979_s18.INIT=4'h4;
  LUT4 n1980_s16 (
    .F(n1980_19),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1980_s16.INIT=16'h4FF3;
  LUT4 n1980_s17 (
    .F(n1980_20),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1980_s17.INIT=16'h7FFE;
  LUT4 n1981_s19 (
    .F(n1981_22),
    .I0(ff_state[0]),
    .I1(n1223_4),
    .I2(n1218_5),
    .I3(n1099_8) 
);
defparam n1981_s19.INIT=16'h4000;
  LUT4 n1981_s20 (
    .F(n1981_23),
    .I0(ff_state[0]),
    .I1(ff_eq),
    .I2(n1700_3),
    .I3(n1974_22) 
);
defparam n1981_s20.INIT=16'h7D00;
  LUT4 n1981_s21 (
    .F(n1981_24),
    .I0(ff_state[4]),
    .I1(n1975_13),
    .I2(ff_state[3]),
    .I3(ff_state[5]) 
);
defparam n1981_s21.INIT=16'h00EF;
  LUT4 n1982_s15 (
    .F(n1982_18),
    .I0(ff_state[1]),
    .I1(ff_eq),
    .I2(n1700_3),
    .I3(n1907_118) 
);
defparam n1982_s15.INIT=16'hD700;
  LUT4 n1982_s16 (
    .F(n1982_19),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1982_s16.INIT=16'hD5DC;
  LUT4 n1982_s17 (
    .F(n1982_20),
    .I0(ff_next_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1974_15) 
);
defparam n1982_s17.INIT=16'h2C00;
  LUT3 n1974_s15 (
    .F(n1974_21),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1974_s15.INIT=8'h10;
  LUT4 n1974_s16 (
    .F(n1974_22),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1974_s16.INIT=16'h4000;
  LUT3 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[7]),
    .I1(w_next_nyb[8]),
    .I2(w_next_nyb[9]) 
);
defparam ff_dx_8_s7.INIT=8'h01;
  LUT3 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam ff_cache_flush_start_s11.INIT=8'h3A;
  LUT3 ff_cache_flush_start_s12 (
    .F(ff_cache_flush_start_17),
    .I0(ff_dx[8]),
    .I1(w_status_border_position[8]),
    .I2(ff_state[0]) 
);
defparam ff_cache_flush_start_s12.INIT=8'h53;
  LUT3 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(ff_state[4]),
    .I1(ff_state[3]),
    .I2(ff_count_valid_17) 
);
defparam ff_count_valid_s11.INIT=8'h40;
  LUT4 n1870_s94 (
    .F(n1870_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1870_s94.INIT=16'h004F;
  LUT4 n1870_s95 (
    .F(n1870_101),
    .I0(n1870_102),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[0]) 
);
defparam n1870_s95.INIT=16'h14E3;
  LUT4 n1869_s91 (
    .F(n1869_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1869_s91.INIT=16'h004F;
  LUT4 n1869_s92 (
    .F(n1869_98),
    .I0(n1869_99),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[1]) 
);
defparam n1869_s92.INIT=16'hE71C;
  LUT3 n1868_s96 (
    .F(n1868_102),
    .I0(w_status_color[2]),
    .I1(n534_29),
    .I2(n1868_106) 
);
defparam n1868_s96.INIT=8'h23;
  LUT3 n1868_s97 (
    .F(n1868_103),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1868_s97.INIT=8'hB0;
  LUT3 n1868_s98 (
    .F(n1868_104),
    .I0(ff_source[6]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[3]) 
);
defparam n1868_s98.INIT=8'h10;
  LUT4 n1868_s99 (
    .F(n1868_105),
    .I0(ff_source[2]),
    .I1(ff_source[3]),
    .I2(ff_source[4]),
    .I3(ff_source[5]) 
);
defparam n1868_s99.INIT=16'h0001;
  LUT4 n1868_s100 (
    .F(n1868_106),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[2]),
    .I3(ff_logical_opration[2]) 
);
defparam n1868_s100.INIT=16'h004F;
  LUT4 n1867_s91 (
    .F(n1867_97),
    .I0(ff_source[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1867_s91.INIT=16'h0100;
  LUT4 n1867_s92 (
    .F(n1867_98),
    .I0(ff_logical_opration[1]),
    .I1(ff_source[3]),
    .I2(n1867_99),
    .I3(ff_logical_opration[0]) 
);
defparam n1867_s92.INIT=16'hD335;
  LUT4 n1866_s92 (
    .F(n1866_98),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[4]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[4]) 
);
defparam n1866_s92.INIT=16'h823F;
  LUT2 n1865_s90 (
    .F(n1865_96),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1865_s90.INIT=4'h1;
  LUT4 n1865_s91 (
    .F(n1865_97),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1865_s91.INIT=16'h070C;
  LUT4 n1865_s92 (
    .F(n1865_98),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[5]),
    .I2(n1865_99),
    .I3(ff_logical_opration[2]) 
);
defparam n1865_s92.INIT=16'hAFFC;
  LUT4 n1864_s92 (
    .F(n1864_98),
    .I0(w_status_color[6]),
    .I1(n1864_101),
    .I2(ff_source[6]),
    .I3(ff_logical_opration[1]) 
);
defparam n1864_s92.INIT=16'hAFF3;
  LUT4 n1864_s94 (
    .F(n1864_100),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1864_s94.INIT=16'h070C;
  LUT3 n1863_s93 (
    .F(n1863_99),
    .I0(ff_source[7]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1863_s93.INIT=8'h01;
  LUT2 n1863_s95 (
    .F(n1863_101),
    .I0(ff_logical_opration[2]),
    .I1(n1863_102) 
);
defparam n1863_s95.INIT=4'h1;
  LUT3 n1977_s19 (
    .F(n1977_24),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[4]) 
);
defparam n1977_s19.INIT=8'h90;
  LUT3 n1977_s20 (
    .F(n1977_25),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1977_s20.INIT=8'h87;
  LUT3 n1974_s17 (
    .F(n1974_23),
    .I0(ff_sx[9]),
    .I1(reg_sx[3]),
    .I2(w_status_border_position[3]) 
);
defparam n1974_s17.INIT=8'h41;
  LUT3 n1974_s18 (
    .F(n1974_24),
    .I0(w_status_border_position[1]),
    .I1(reg_sx[1]),
    .I2(n1974_25) 
);
defparam n1974_s18.INIT=8'h90;
  LUT4 n1979_s19 (
    .F(n1979_22),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(ff_dy[9]),
    .I3(ff_diy) 
);
defparam n1979_s19.INIT=16'h0100;
  LUT4 n1979_s20 (
    .F(n1979_23),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_dy[2]),
    .I3(w_next_dy[9]) 
);
defparam n1979_s20.INIT=16'h0100;
  LUT4 n1979_s21 (
    .F(n1979_24),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_dy[5]),
    .I3(ff_dy[6]) 
);
defparam n1979_s21.INIT=16'h0001;
  LUT3 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam ff_count_valid_s12.INIT=8'h3D;
  LUT3 n1870_s96 (
    .F(n1870_102),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1870_s96.INIT=8'h7C;
  LUT3 n1869_s93 (
    .F(n1869_99),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1869_s93.INIT=8'hB0;
  LUT4 n1867_s93 (
    .F(n1867_99),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1867_s93.INIT=16'h3097;
  LUT3 n1865_s93 (
    .F(n1865_99),
    .I0(ff_logical_opration[2]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[1]) 
);
defparam n1865_s93.INIT=8'h17;
  LUT2 n1864_s95 (
    .F(n1864_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[2]) 
);
defparam n1864_s95.INIT=4'h4;
  LUT4 n1863_s96 (
    .F(n1863_102),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(w_status_color[7]),
    .I3(ff_logical_opration[1]) 
);
defparam n1863_s96.INIT=16'h7CC4;
  LUT4 n1974_s19 (
    .F(n1974_25),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1974_s19.INIT=16'h9009;
  LUT4 n1058_s10 (
    .F(n1058_14),
    .I0(n1059_4),
    .I1(reg_nx[7]),
    .I2(n1059_8),
    .I3(reg_nx[8]) 
);
defparam n1058_s10.INIT=16'h1045;
  LUT3 n1064_s5 (
    .F(n1064_9),
    .I0(ff_nx[2]),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]) 
);
defparam n1064_s5.INIT=8'h56;
  LUT4 n1981_s22 (
    .F(n1981_26),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1981_s22.INIT=16'hF100;
  LUT4 n1908_s101 (
    .F(n1908_118),
    .I0(ff_next_state[2]),
    .I1(n1796_5),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1908_s101.INIT=16'h1000;
  LUT4 ff_next_state_0_s11 (
    .F(ff_next_state_0_16),
    .I0(n1796_5),
    .I1(n1911_97),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam ff_next_state_0_s11.INIT=16'h1000;
  LUT4 n1099_s6 (
    .F(n1099_10),
    .I0(n1223_4),
    .I1(n1218_5),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n1099_s6.INIT=16'h0008;
  LUT4 n1973_s13 (
    .F(n1973_19),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1973_s13.INIT=16'h0100;
  LUT4 n1977_s21 (
    .F(n1977_27),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1977_s21.INIT=16'h0900;
  LUT3 n1061_s5 (
    .F(n1061_9),
    .I0(ff_nx[5]),
    .I1(ff_nx[4]),
    .I2(n349_12) 
);
defparam n1061_s5.INIT=8'h65;
  LUT4 n1863_s97 (
    .F(n1863_104),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[2]) 
);
defparam n1863_s97.INIT=16'h1F00;
  LUT4 n1864_s96 (
    .F(n1864_103),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[6]) 
);
defparam n1864_s96.INIT=16'hA900;
  LUT3 n1866_s93 (
    .F(n1866_100),
    .I0(ff_source[4]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1866_s93.INIT=8'h56;
  LUT4 ff_next_state_5_s13 (
    .F(ff_next_state_5_18),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1981_15) 
);
defparam ff_next_state_5_s13.INIT=16'h4000;
  LUT4 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_18),
    .I0(ff_next_state_5_22),
    .I1(ff_next_state_5_24),
    .I2(n1976_16),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_write_s13.INIT=16'h0111;
  LUT4 ff_next_state_5_s14 (
    .F(ff_next_state_5_20),
    .I0(n1796_5),
    .I1(w_status_border_position[8]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_next_state_5_s14.INIT=16'h0004;
  LUT3 n1353_s4 (
    .F(n1353_8),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1353_s4.INIT=8'h01;
  LUT4 ff_count_valid_s13 (
    .F(ff_count_valid_19),
    .I0(n1974_15),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_next_state_5_22) 
);
defparam ff_count_valid_s13.INIT=16'h00DF;
  LUT4 n633_s6 (
    .F(n633_10),
    .I0(n349_8),
    .I1(n349_17),
    .I2(n349_10),
    .I3(n1061_6) 
);
defparam n633_s6.INIT=16'h00BF;
  LUT4 n1479_s1 (
    .F(n1479_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2781_4) 
);
defparam n1479_s1.INIT=16'h4000;
  LUT4 n1862_s131 (
    .F(n1862_158),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1862_s131.INIT=16'h0400;
  LUT4 n2781_s2 (
    .F(n2781_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2781_4) 
);
defparam n2781_s2.INIT=16'h1000;
  LUT4 n2534_s2 (
    .F(n2534_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2534_4) 
);
defparam n2534_s2.INIT=16'h1000;
  LUT4 n1911_s94 (
    .F(n1911_99),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_next_state_0_13) 
);
defparam n1911_s94.INIT=16'h9500;
  LUT4 n1062_s4 (
    .F(n1062_8),
    .I0(ff_nx[4]),
    .I1(n349_12),
    .I2(ff_start),
    .I3(n1061_6) 
);
defparam n1062_s4.INIT=16'h0600;
  LUT4 n1065_s9 (
    .F(n1065_13),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_start),
    .I3(n1061_6) 
);
defparam n1065_s9.INIT=16'h0900;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_next_sx[9]),
    .I1(n349_4),
    .I2(n307_7),
    .I3(ff_start) 
);
defparam n306_s3.INIT=16'h00A8;
  LUT4 ff_read_color_s7 (
    .F(ff_read_color_13),
    .I0(ff_port1),
    .I1(ff_busy),
    .I2(ff_bus_write),
    .I3(ff_bus_valid) 
);
defparam ff_read_color_s7.INIT=16'h0200;
  LUT4 ff_state_0_s10 (
    .F(ff_state_0_17),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_state_0_s10.INIT=16'h0004;
  LUT4 n1980_s18 (
    .F(n1980_22),
    .I0(ff_state[4]),
    .I1(n1980_20),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1980_s18.INIT=16'h000B;
  LUT4 n1973_s14 (
    .F(n1973_21),
    .I0(ff_state[4]),
    .I1(n1973_17),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1973_s14.INIT=16'h0007;
  LUT3 n1976_s12 (
    .F(n1976_18),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam n1976_s12.INIT=8'h01;
  LUT4 n1979_s22 (
    .F(n1979_26),
    .I0(n1979_15),
    .I1(n1979_13),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1979_s22.INIT=16'h000E;
  LUT4 n1974_s20 (
    .F(n1974_27),
    .I0(ff_state[4]),
    .I1(n1974_13),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1974_s20.INIT=16'h000E;
  LUT3 w_next_2_s3 (
    .F(w_next[2]),
    .I0(w_next[0]),
    .I1(reg_screen_mode[2]),
    .I2(n1796_5) 
);
defparam w_next_2_s3.INIT=8'h10;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n1796_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 ff_next_state_5_s15 (
    .F(ff_next_state_5_22),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_next_state_5_s15.INIT=16'h0001;
  LUT4 n1862_s132 (
    .F(n1862_160),
    .I0(ff_cache_vram_write),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_next_state_0_16) 
);
defparam n1862_s132.INIT=16'h0200;
  LUT4 ff_next_state_5_s16 (
    .F(ff_next_state_5_24),
    .I0(n1974_16),
    .I1(ff_next_state_5_20),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_next_state_5_s16.INIT=16'h000E;
  LUT4 ff_read_color_s8 (
    .F(ff_read_color_15),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1980_16) 
);
defparam ff_read_color_s8.INIT=16'h0200;
  LUT4 ff_next_state_1_s9 (
    .F(ff_next_state_1_14),
    .I0(ff_next_state_0_16),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_next_state_2_11) 
);
defparam ff_next_state_1_s9.INIT=16'hFD00;
  LUT4 w_address_d_0_s7 (
    .F(n120_6),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_d_0_s7.INIT=16'hCAAA;
  LUT4 w_address_d_1_s6 (
    .F(n119_6),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_d_1_s6.INIT=16'hCAAA;
  LUT4 w_address_d_2_s6 (
    .F(n118_6),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_d_2_s6.INIT=16'hCAAA;
  LUT4 w_address_d_3_s6 (
    .F(n117_6),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_d_3_s6.INIT=16'hCAAA;
  LUT4 w_address_d_4_s6 (
    .F(n116_6),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_d_4_s6.INIT=16'hCAAA;
  LUT4 w_address_d_5_s6 (
    .F(n115_6),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_d_5_s6.INIT=16'hCAAA;
  LUT4 w_address_d_6_s6 (
    .F(n114_6),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_d_6_s6.INIT=16'hCAAA;
  LUT4 w_address_s_0_s6 (
    .F(n70_6),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[1]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_s_0_s6.INIT=16'hCAAA;
  LUT4 w_address_s_1_s6 (
    .F(n69_6),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_s_1_s6.INIT=16'hCAAA;
  LUT4 w_address_s_2_s6 (
    .F(n68_6),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_s_2_s6.INIT=16'hCAAA;
  LUT4 w_address_s_3_s6 (
    .F(n67_6),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_s_3_s6.INIT=16'hCAAA;
  LUT4 w_address_s_4_s6 (
    .F(n66_6),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_s_4_s6.INIT=16'hCAAA;
  LUT4 w_address_s_5_s6 (
    .F(n65_6),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_s_5_s6.INIT=16'hCAAA;
  LUT4 w_address_s_6_s8 (
    .F(n64_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam w_address_s_6_s8.INIT=16'hCAAA;
  LUT4 n1889_s91 (
    .F(n1889_96),
    .I0(ff_dy[0]),
    .I1(ff_sy[0]),
    .I2(n1880_97),
    .I3(ff_state[4]) 
);
defparam n1889_s91.INIT=16'h5553;
  LUT4 n1896_s88 (
    .F(n1896_93),
    .I0(w_address_d_0_5),
    .I1(w_address_s_0_5),
    .I2(n1880_97),
    .I3(ff_state[4]) 
);
defparam n1896_s88.INIT=16'hAAAC;
  LUT4 n1895_s88 (
    .F(n1895_93),
    .I0(w_address_d_1_5),
    .I1(w_address_s_1_5),
    .I2(n1880_97),
    .I3(ff_state[4]) 
);
defparam n1895_s88.INIT=16'hAAAC;
  LUT4 n1894_s88 (
    .F(n1894_93),
    .I0(w_address_d_2_5),
    .I1(w_address_s_2_5),
    .I2(n1880_97),
    .I3(ff_state[4]) 
);
defparam n1894_s88.INIT=16'hAAAC;
  LUT4 n1893_s88 (
    .F(n1893_93),
    .I0(w_address_d_3_5),
    .I1(w_address_s_3_5),
    .I2(n1880_97),
    .I3(ff_state[4]) 
);
defparam n1893_s88.INIT=16'hAAAC;
  LUT4 n1892_s88 (
    .F(n1892_93),
    .I0(w_address_d_4_5),
    .I1(w_address_s_4_5),
    .I2(n1880_97),
    .I3(ff_state[4]) 
);
defparam n1892_s88.INIT=16'hAAAC;
  LUT4 n1891_s88 (
    .F(n1891_93),
    .I0(w_address_d_5_5),
    .I1(w_address_s_5_5),
    .I2(n1880_97),
    .I3(ff_state[4]) 
);
defparam n1891_s88.INIT=16'hAAAC;
  LUT4 n1890_s88 (
    .F(n1890_93),
    .I0(w_address_d_6_5),
    .I1(w_address_s_6_5),
    .I2(n1880_97),
    .I3(ff_state[4]) 
);
defparam n1890_s88.INIT=16'hAAAC;
  LUT4 w_address_d_0_s5 (
    .F(w_address_d_0_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_address_s_16_6) 
);
defparam w_address_d_0_s5.INIT=16'hE7FF;
  LUT4 n1529_s4 (
    .F(n1529_11),
    .I0(reg_screen_mode[3]),
    .I1(n534_29),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1529_s4.INIT=16'h0800;
  LUT4 n1528_s4 (
    .F(n1528_11),
    .I0(reg_screen_mode[3]),
    .I1(n534_29),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1528_s4.INIT=16'h0800;
  LUT4 n1531_s4 (
    .F(n1531_11),
    .I0(reg_screen_mode[3]),
    .I1(n534_29),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1531_s4.INIT=16'h0800;
  LUT4 n1530_s4 (
    .F(n1530_11),
    .I0(reg_screen_mode[3]),
    .I1(n534_29),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1530_s4.INIT=16'h0800;
  LUT4 n1863_s98 (
    .F(n1863_106),
    .I0(n1868_98),
    .I1(w_status_color[7]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n1863_s98.INIT=16'h7000;
  LUT4 n1863_s99 (
    .F(n1863_108),
    .I0(reg_screen_mode[3]),
    .I1(n534_29),
    .I2(n1863_95),
    .I3(n1864_94) 
);
defparam n1863_s99.INIT=16'h0700;
  LUT4 n1867_s94 (
    .F(n1867_101),
    .I0(reg_screen_mode[3]),
    .I1(n534_29),
    .I2(n1868_96),
    .I3(n1868_100) 
);
defparam n1867_s94.INIT=16'h0700;
  LUT4 n1868_s101 (
    .F(n1868_108),
    .I0(n1868_96),
    .I1(ff_read_byte[2]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n1868_s101.INIT=16'h0DDD;
  LUT4 n1534_s6 (
    .F(n1534_12),
    .I0(n1534_8),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1534_s6.INIT=16'h050C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_17),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1535_s6 (
    .F(n1535_12),
    .I0(w_status_color[0]),
    .I1(n1535_8),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1535_s6.INIT=16'h030A;
  LUT4 n1536_s4 (
    .F(n1536_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1536_s4.INIT=16'h0C0A;
  LUT2 n1536_s5 (
    .F(n1536_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n1536_s5.INIT=4'h4;
  LUT4 n1537_s4 (
    .F(n1537_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1537_s4.INIT=16'h0C0A;
  LUT2 n1537_s5 (
    .F(n1537_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n1537_s5.INIT=4'h4;
  LUT4 n1538_s4 (
    .F(n1538_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1538_s4.INIT=16'h0C0A;
  LUT4 n1539_s4 (
    .F(n1539_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1539_s4.INIT=16'h0C0A;
  LUT4 n1540_s4 (
    .F(n1540_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1540_s4.INIT=16'h0C0A;
  LUT2 n1540_s5 (
    .F(n1540_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1540_s5.INIT=4'h4;
  LUT4 n1541_s4 (
    .F(n1541_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1541_s4.INIT=16'h0C0A;
  LUT2 n1541_s5 (
    .F(n1541_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1541_s5.INIT=4'h4;
  LUT4 n1542_s4 (
    .F(n1542_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1542_s4.INIT=16'h0C0A;
  LUT4 n1543_s4 (
    .F(n1543_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1543_s4.INIT=16'h0C0A;
  LUT4 n349_s11 (
    .F(n349_17),
    .I0(n1796_5),
    .I1(w_next_dx[8]),
    .I2(ff_dix),
    .I3(\w_next_dx[8]_1_1 ) 
);
defparam n349_s11.INIT=16'hB00B;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2535_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2535_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2535_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2535_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2535_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2535_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2535_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2535_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2649_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2650_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2650_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2650_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2650_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2650_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2650_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2650_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2650_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2781_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2782_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2782_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2782_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2782_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2782_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2782_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2782_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2782_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2929_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2929_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2929_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2929_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1479_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1880_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1881_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1882_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1883_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1884_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1885_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1886_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1887_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1888_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1889_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1890_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1891_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1892_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1893_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1894_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1895_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1896_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1862_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1863_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1864_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1865_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1866_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1867_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1868_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1869_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1870_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1965_6),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1966_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1967_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1968_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1969_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1970_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1971_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1972_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1905_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1906_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1907_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1908_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1909_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1910_105),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1911_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1912_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2534_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n307_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n308_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n309_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n310_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n311_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n428_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n429_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n430_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n431_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n432_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n433_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n434_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n435_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n436_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n437_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n751_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n752_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n753_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n754_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n755_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n756_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n757_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n758_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n759_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n760_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1058_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1059_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1060_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1061_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1062_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1063_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1064_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1065_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1066_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1218_3),
    .CLK(clk85m),
    .CE(n1099_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1219_3),
    .CLK(clk85m),
    .CE(n1099_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1220_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1221_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1222_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1223_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1224_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1225_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1226_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1227_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1274_7),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1275_7),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1276_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1277_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1278_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1279_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1280_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1281_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1282_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1283_3),
    .CLK(clk85m),
    .CE(ff_nx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1371_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1372_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1373_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1374_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1375_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1376_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1377_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1378_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_read_color_s1 (
    .Q(ff_read_color),
    .D(n1394_9),
    .CLK(clk85m),
    .CE(ff_read_color_8),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1439_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1528_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1529_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1530_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1531_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1532_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1533_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n633_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n634_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n635_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n636_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n637_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n638_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n639_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n640_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n641_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1977_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1978_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1979_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1980_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1981_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1982_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n1975_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n1976_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1973_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1974_27),
    .CLK(clk85m),
    .CE(n1974_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_pixel_1_s3 (
    .Q(w_status_color[1]),
    .D(n1534_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s3.INIT=1'b0;
  DFFC ff_read_pixel_0_s3 (
    .Q(w_status_color[0]),
    .D(n1535_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s3.INIT=1'b0;
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1536_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1537_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1538_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1539_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1540_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1541_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1542_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1543_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1253_s (
    .SUM(n1253_1),
    .COUT(n1253_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1253_s.ALU_MODE=0;
  ALU n1252_s (
    .SUM(n1252_1),
    .COUT(n1252_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1253_2) 
);
defparam n1252_s.ALU_MODE=0;
  ALU n1251_s (
    .SUM(n1251_1),
    .COUT(n1251_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1252_2) 
);
defparam n1251_s.ALU_MODE=0;
  ALU n1250_s (
    .SUM(n1250_1),
    .COUT(n1250_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1251_2) 
);
defparam n1250_s.ALU_MODE=0;
  ALU n1249_s (
    .SUM(n1249_1),
    .COUT(n1249_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1250_2) 
);
defparam n1249_s.ALU_MODE=0;
  ALU n1248_s (
    .SUM(n1248_1),
    .COUT(n1248_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1249_2) 
);
defparam n1248_s.ALU_MODE=0;
  ALU n1247_s (
    .SUM(n1247_1),
    .COUT(n1247_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1248_2) 
);
defparam n1247_s.ALU_MODE=0;
  ALU n1246_s (
    .SUM(n1246_1),
    .COUT(n1246_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1247_2) 
);
defparam n1246_s.ALU_MODE=0;
  ALU n1245_s (
    .SUM(n1245_1),
    .COUT(n1245_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1246_2) 
);
defparam n1245_s.ALU_MODE=0;
  ALU n1244_s (
    .SUM(n1244_1),
    .COUT(n1244_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1245_2) 
);
defparam n1244_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1334_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n966_s (
    .SUM(n966_2),
    .COUT(n966_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n966_s.ALU_MODE=1;
  ALU n965_s (
    .SUM(n965_2),
    .COUT(n965_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n966_3) 
);
defparam n965_s.ALU_MODE=1;
  ALU n964_s (
    .SUM(n964_2),
    .COUT(n964_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n965_3) 
);
defparam n964_s.ALU_MODE=1;
  ALU n963_s (
    .SUM(n963_2),
    .COUT(n963_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n964_3) 
);
defparam n963_s.ALU_MODE=1;
  ALU n962_s (
    .SUM(n962_2),
    .COUT(n962_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n963_3) 
);
defparam n962_s.ALU_MODE=1;
  ALU n961_s (
    .SUM(n961_2),
    .COUT(n961_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n962_3) 
);
defparam n961_s.ALU_MODE=1;
  ALU n960_s (
    .SUM(n960_2),
    .COUT(n960_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n961_3) 
);
defparam n960_s.ALU_MODE=1;
  ALU n959_s (
    .SUM(n959_2),
    .COUT(n959_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n960_3) 
);
defparam n959_s.ALU_MODE=1;
  ALU n958_s (
    .SUM(n958_2),
    .COUT(n958_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n959_3) 
);
defparam n958_s.ALU_MODE=1;
  ALU n1693_s0 (
    .SUM(n1693_1_SUM),
    .COUT(n1693_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1693_s0.ALU_MODE=3;
  ALU n1694_s0 (
    .SUM(n1694_1_SUM),
    .COUT(n1694_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1693_3) 
);
defparam n1694_s0.ALU_MODE=3;
  ALU n1695_s0 (
    .SUM(n1695_1_SUM),
    .COUT(n1695_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1694_3) 
);
defparam n1695_s0.ALU_MODE=3;
  ALU n1696_s0 (
    .SUM(n1696_1_SUM),
    .COUT(n1696_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1695_3) 
);
defparam n1696_s0.ALU_MODE=3;
  ALU n1697_s0 (
    .SUM(n1697_1_SUM),
    .COUT(n1697_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1696_3) 
);
defparam n1697_s0.ALU_MODE=3;
  ALU n1698_s0 (
    .SUM(n1698_1_SUM),
    .COUT(n1698_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1697_3) 
);
defparam n1698_s0.ALU_MODE=3;
  ALU n1699_s0 (
    .SUM(n1699_1_SUM),
    .COUT(n1699_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1698_3) 
);
defparam n1699_s0.ALU_MODE=3;
  ALU n1700_s0 (
    .SUM(n1700_1_SUM),
    .COUT(n1700_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1699_3) 
);
defparam n1700_s0.ALU_MODE=3;
  MUX2_LUT5 n1518_s5 (
    .O(n1518_9),
    .I0(n1518_6),
    .I1(n1518_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1519_s5 (
    .O(n1519_9),
    .I0(n1519_6),
    .I1(n1519_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1880_s90 (
    .O(n1880_94),
    .I0(w_address_s_16_3),
    .I1(w_address_d_16_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1881_s87 (
    .O(n1881_91),
    .I0(w_address_s_15_3),
    .I1(w_address_d_15_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1882_s87 (
    .O(n1882_91),
    .I0(w_address_s_14_3),
    .I1(w_address_d_14_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1883_s87 (
    .O(n1883_91),
    .I0(w_address_s_13_3),
    .I1(w_address_d_13_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1884_s87 (
    .O(n1884_91),
    .I0(w_address_s_12_3),
    .I1(w_address_d_12_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1885_s87 (
    .O(n1885_91),
    .I0(w_address_s_11_3),
    .I1(w_address_d_11_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1886_s87 (
    .O(n1886_91),
    .I0(w_address_s_10_3),
    .I1(w_address_d_10_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1887_s87 (
    .O(n1887_91),
    .I0(w_address_s_9_3),
    .I1(w_address_d_9_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1888_s87 (
    .O(n1888_91),
    .I0(w_address_s_8_3),
    .I1(w_address_d_8_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 w_address_s_6_s3 (
    .O(w_address_s_6_5),
    .I0(w_address_s_6_7),
    .I1(n64_7),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_5_s3 (
    .O(w_address_s_5_5),
    .I0(w_address_s_5_7),
    .I1(n65_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_4_s3 (
    .O(w_address_s_4_5),
    .I0(w_address_s_4_7),
    .I1(n66_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_3_s3 (
    .O(w_address_s_3_5),
    .I0(w_address_s_3_7),
    .I1(n67_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_2_s3 (
    .O(w_address_s_2_5),
    .I0(w_address_s_2_7),
    .I1(n68_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_1_s3 (
    .O(w_address_s_1_5),
    .I0(w_address_s_1_7),
    .I1(n69_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_0_s3 (
    .O(w_address_s_0_5),
    .I0(w_address_s_0_7),
    .I1(n70_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_6_s3 (
    .O(w_address_d_6_5),
    .I0(w_address_d_6_7),
    .I1(n114_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_5_s3 (
    .O(w_address_d_5_5),
    .I0(w_address_d_5_7),
    .I1(n115_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_4_s3 (
    .O(w_address_d_4_5),
    .I0(w_address_d_4_7),
    .I1(n116_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_3_s3 (
    .O(w_address_d_3_5),
    .I0(w_address_d_3_7),
    .I1(n117_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_2_s3 (
    .O(w_address_d_2_5),
    .I0(w_address_d_2_7),
    .I1(n118_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_1_s3 (
    .O(w_address_d_1_5),
    .I0(w_address_d_1_7),
    .I1(n119_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_0_s3 (
    .O(w_address_d_0_5),
    .I0(w_address_d_0_7),
    .I1(n120_6),
    .S0(w_address_d_0_10) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5284_7(n5284_7),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  n534_29,
  w_pulse1,
  ff_reset_n2_1,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  w_ic_vram_valid,
  n837_30,
  n1796_4,
  w_sprite_mode2_4,
  ff_vram_valid,
  reg_sprite_disable,
  w_command_vram_valid,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_screen_mode_vram_address,
  w_ic_vram_address,
  reg_screen_mode,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n127_3,
  n355_7,
  ff_vram_valid_8,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input n534_29;
input w_pulse1;
input ff_reset_n2_1;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input w_ic_vram_valid;
input n837_30;
input n1796_4;
input w_sprite_mode2_4;
input ff_vram_valid;
input reg_sprite_disable;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_screen_mode_vram_address;
input [16:0] w_ic_vram_address;
input [0:0] reg_screen_mode;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n127_3;
output n355_7;
output ff_vram_valid_8;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n186_4;
wire n186_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n354_9;
wire n355_6;
wire n356_6;
wire n357_6;
wire n358_6;
wire n359_6;
wire n360_6;
wire n361_6;
wire n362_6;
wire n363_6;
wire n364_6;
wire n365_6;
wire n366_6;
wire n367_6;
wire n368_6;
wire n369_6;
wire n369_7;
wire n370_6;
wire n354_10;
wire n354_11;
wire n354_12;
wire n355_8;
wire n355_9;
wire n355_10;
wire n356_7;
wire n357_7;
wire n358_7;
wire n359_7;
wire n360_7;
wire n361_7;
wire n362_7;
wire n363_7;
wire n364_7;
wire n365_7;
wire n366_7;
wire n367_7;
wire n368_7;
wire n368_8;
wire n369_8;
wire n369_9;
wire n370_7;
wire n355_11;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire n368_9;
wire ff_vram_valid_10;
wire ff_vram_write_9;
wire n371_10;
wire n371_12;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n534_29) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n534_29) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n534_29) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n534_29) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n534_29) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n534_29) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n534_29) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n534_29) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n534_29) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n534_29) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n534_29) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n534_29) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n534_29) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n534_29) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(n534_29) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(n534_29) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(n534_29) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(n534_29) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(n534_29) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(n534_29) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(n534_29) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(n534_29) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(n534_29) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(n534_29) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(n534_29) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(n534_29) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(n534_29) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(n534_29) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n127_s0.INIT=8'h80;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(w_cpu_vram_address[1]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n127_3) 
);
defparam n185_s0.INIT=16'h77F0;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n186_4),
    .I1(n186_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n127_3) 
);
defparam n186_s0.INIT=16'hBBB0;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n127_3),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n187_s0.INIT=16'hFF0E;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n127_3),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n186_5),
    .I3(n186_4) 
);
defparam n188_s0.INIT=16'hFFF4;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8),
    .I3(n354_9) 
);
defparam n354_s2.INIT=16'hEEF0;
  LUT3 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n190_4),
    .I2(n355_7) 
);
defparam n355_s2.INIT=8'hCA;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(n191_4),
    .I1(n356_6),
    .I2(n355_7) 
);
defparam n356_s2.INIT=8'hA3;
  LUT3 n357_s2 (
    .F(n357_5),
    .I0(n192_4),
    .I1(n357_6),
    .I2(n355_7) 
);
defparam n357_s2.INIT=8'hA3;
  LUT3 n358_s2 (
    .F(n358_5),
    .I0(n193_4),
    .I1(n358_6),
    .I2(n355_7) 
);
defparam n358_s2.INIT=8'hA3;
  LUT3 n359_s2 (
    .F(n359_5),
    .I0(n194_4),
    .I1(n359_6),
    .I2(n355_7) 
);
defparam n359_s2.INIT=8'hA3;
  LUT3 n360_s2 (
    .F(n360_5),
    .I0(n195_4),
    .I1(n360_6),
    .I2(n355_7) 
);
defparam n360_s2.INIT=8'hA3;
  LUT3 n361_s2 (
    .F(n361_5),
    .I0(n196_4),
    .I1(n361_6),
    .I2(n355_7) 
);
defparam n361_s2.INIT=8'hA3;
  LUT3 n362_s2 (
    .F(n362_5),
    .I0(n197_4),
    .I1(n362_6),
    .I2(n355_7) 
);
defparam n362_s2.INIT=8'hA3;
  LUT3 n363_s2 (
    .F(n363_5),
    .I0(n198_4),
    .I1(n363_6),
    .I2(n355_7) 
);
defparam n363_s2.INIT=8'hA3;
  LUT3 n364_s2 (
    .F(n364_5),
    .I0(n199_4),
    .I1(n364_6),
    .I2(n355_7) 
);
defparam n364_s2.INIT=8'hA3;
  LUT3 n365_s2 (
    .F(n365_5),
    .I0(n200_4),
    .I1(n365_6),
    .I2(n355_7) 
);
defparam n365_s2.INIT=8'hA3;
  LUT3 n366_s2 (
    .F(n366_5),
    .I0(n201_4),
    .I1(n366_6),
    .I2(n355_7) 
);
defparam n366_s2.INIT=8'hA3;
  LUT3 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n202_4),
    .I2(n355_7) 
);
defparam n367_s2.INIT=8'hCA;
  LUT3 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n203_4),
    .I2(n355_7) 
);
defparam n368_s2.INIT=8'hCA;
  LUT4 n369_s2 (
    .F(n369_5),
    .I0(n186_5),
    .I1(n369_6),
    .I2(n355_7),
    .I3(n369_7) 
);
defparam n369_s2.INIT=16'hEF00;
  LUT3 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n186_4),
    .I2(n355_7) 
);
defparam n370_s2.INIT=8'hC5;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_valid_10),
    .I1(n355_7),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(n355_7),
    .I2(ff_vram_valid_10) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'h7F;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_3),
    .I1(n354_9),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_9),
    .I1(n127_3),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n127_3),
    .I1(ff_sdr_ready),
    .I2(n355_7) 
);
defparam n34_s5.INIT=8'h40;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(n534_29) 
);
defparam n185_s1.INIT=8'hAC;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n534_29),
    .I3(n127_3) 
);
defparam n186_s1.INIT=16'hAC00;
  LUT4 n186_s2 (
    .F(n186_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(n534_29),
    .I3(n127_3) 
);
defparam n186_s2.INIT=16'hAC00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(w_cpu_vram_address[0]),
    .I1(w_screen_mode_vram_valid),
    .I2(n354_10),
    .I3(n534_29) 
);
defparam n354_s3.INIT=16'h2003;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n534_29),
    .I3(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=16'hAC00;
  LUT3 n354_s5 (
    .F(n354_8),
    .I0(n354_11),
    .I1(w_ic_vram_address[0]),
    .I2(n534_29) 
);
defparam n354_s5.INIT=8'hC5;
  LUT4 n354_s6 (
    .F(n354_9),
    .I0(reg_screen_mode[0]),
    .I1(n354_12),
    .I2(w_ic_vram_valid),
    .I3(n837_30) 
);
defparam n354_s6.INIT=16'h030B;
  LUT3 n355_s3 (
    .F(n355_6),
    .I0(n355_8),
    .I1(n355_9),
    .I2(n534_29) 
);
defparam n355_s3.INIT=8'hCA;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(n1796_4),
    .I1(w_sprite_mode2_4),
    .I2(n354_12),
    .I3(n355_10) 
);
defparam n355_s4.INIT=16'hEF00;
  LUT3 n356_s3 (
    .F(n356_6),
    .I0(n356_7),
    .I1(n355_8),
    .I2(n534_29) 
);
defparam n356_s3.INIT=8'h35;
  LUT3 n357_s3 (
    .F(n357_6),
    .I0(n357_7),
    .I1(n356_7),
    .I2(n534_29) 
);
defparam n357_s3.INIT=8'h35;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_7),
    .I1(n357_7),
    .I2(n534_29) 
);
defparam n358_s3.INIT=8'h35;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_7),
    .I1(n358_7),
    .I2(n534_29) 
);
defparam n359_s3.INIT=8'h35;
  LUT3 n360_s3 (
    .F(n360_6),
    .I0(n360_7),
    .I1(n359_7),
    .I2(n534_29) 
);
defparam n360_s3.INIT=8'h35;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_7),
    .I1(n360_7),
    .I2(n534_29) 
);
defparam n361_s3.INIT=8'h35;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_7),
    .I1(n361_7),
    .I2(n534_29) 
);
defparam n362_s3.INIT=8'h35;
  LUT3 n363_s3 (
    .F(n363_6),
    .I0(n363_7),
    .I1(n362_7),
    .I2(n534_29) 
);
defparam n363_s3.INIT=8'h35;
  LUT3 n364_s3 (
    .F(n364_6),
    .I0(n364_7),
    .I1(n363_7),
    .I2(n534_29) 
);
defparam n364_s3.INIT=8'h35;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_7),
    .I1(n364_7),
    .I2(n534_29) 
);
defparam n365_s3.INIT=8'h35;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_7),
    .I1(n365_7),
    .I2(n534_29) 
);
defparam n366_s3.INIT=8'h35;
  LUT3 n367_s3 (
    .F(n367_6),
    .I0(n366_7),
    .I1(n367_7),
    .I2(n534_29) 
);
defparam n367_s3.INIT=8'hAC;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(n368_7),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n534_29),
    .I3(n368_8) 
);
defparam n368_s3.INIT=16'h5FC0;
  LUT3 n369_s3 (
    .F(n369_6),
    .I0(n127_3),
    .I1(n534_29),
    .I2(w_command_vram_address[2]) 
);
defparam n369_s3.INIT=8'h40;
  LUT3 n369_s4 (
    .F(n369_7),
    .I0(n369_8),
    .I1(n369_9),
    .I2(n354_9) 
);
defparam n369_s4.INIT=8'h53;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(w_screen_mode_vram_address[1]),
    .I1(w_screen_mode_vram_address[0]),
    .I2(n354_9),
    .I3(n370_7) 
);
defparam n370_s3.INIT=16'h5F30;
  LUT4 n354_s7 (
    .F(n354_10),
    .I0(w_cpu_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n534_29),
    .I3(n127_3) 
);
defparam n354_s7.INIT=16'hF503;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s8.INIT=8'h07;
  LUT2 n354_s9 (
    .F(n354_12),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam n354_s9.INIT=4'h4;
  LUT4 n355_s5 (
    .F(n355_8),
    .I0(w_ic_vram_address[15]),
    .I1(n355_11),
    .I2(w_screen_mode_vram_address[15]),
    .I3(n354_9) 
);
defparam n355_s5.INIT=16'hF0EE;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(n354_11),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n354_9) 
);
defparam n355_s6.INIT=8'hC5;
  LUT2 n355_s7 (
    .F(n355_10),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid) 
);
defparam n355_s7.INIT=4'h1;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(w_ic_vram_address[14]),
    .I1(n356_8),
    .I2(w_screen_mode_vram_address[14]),
    .I3(n354_9) 
);
defparam n356_s4.INIT=16'hF0EE;
  LUT4 n357_s4 (
    .F(n357_7),
    .I0(w_ic_vram_address[13]),
    .I1(n357_8),
    .I2(w_screen_mode_vram_address[13]),
    .I3(n354_9) 
);
defparam n357_s4.INIT=16'hF0EE;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(w_ic_vram_address[12]),
    .I1(n358_8),
    .I2(w_screen_mode_vram_address[12]),
    .I3(n354_9) 
);
defparam n358_s4.INIT=16'hF0EE;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_ic_vram_address[11]),
    .I1(n359_8),
    .I2(w_screen_mode_vram_address[11]),
    .I3(n354_9) 
);
defparam n359_s4.INIT=16'hF0EE;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_ic_vram_address[10]),
    .I1(n360_8),
    .I2(w_screen_mode_vram_address[10]),
    .I3(n354_9) 
);
defparam n360_s4.INIT=16'hF0EE;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(w_ic_vram_address[9]),
    .I1(n361_8),
    .I2(w_screen_mode_vram_address[9]),
    .I3(n354_9) 
);
defparam n361_s4.INIT=16'hF0EE;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(w_ic_vram_address[8]),
    .I1(n362_8),
    .I2(w_screen_mode_vram_address[8]),
    .I3(n354_9) 
);
defparam n362_s4.INIT=16'hF0EE;
  LUT4 n363_s4 (
    .F(n363_7),
    .I0(w_ic_vram_address[7]),
    .I1(n363_8),
    .I2(w_screen_mode_vram_address[7]),
    .I3(n354_9) 
);
defparam n363_s4.INIT=16'hF0EE;
  LUT4 n364_s4 (
    .F(n364_7),
    .I0(w_ic_vram_address[6]),
    .I1(n364_8),
    .I2(w_screen_mode_vram_address[6]),
    .I3(n354_9) 
);
defparam n364_s4.INIT=16'hF0EE;
  LUT4 n365_s4 (
    .F(n365_7),
    .I0(w_ic_vram_address[5]),
    .I1(n365_8),
    .I2(w_screen_mode_vram_address[5]),
    .I3(n354_9) 
);
defparam n365_s4.INIT=16'hF0EE;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_ic_vram_address[4]),
    .I1(n366_8),
    .I2(w_screen_mode_vram_address[4]),
    .I3(n354_9) 
);
defparam n366_s4.INIT=16'hF0EE;
  LUT3 n367_s4 (
    .F(n367_7),
    .I0(n368_7),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n354_9) 
);
defparam n367_s4.INIT=8'hC5;
  LUT3 n368_s4 (
    .F(n368_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n368_s4.INIT=8'h07;
  LUT4 n368_s5 (
    .F(n368_8),
    .I0(n368_9),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n534_29),
    .I3(n354_9) 
);
defparam n368_s5.INIT=16'h0CF5;
  LUT4 n369_s5 (
    .F(n369_8),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n534_29),
    .I3(w_screen_mode_vram_valid) 
);
defparam n369_s5.INIT=16'h5300;
  LUT3 n369_s6 (
    .F(n369_9),
    .I0(n368_9),
    .I1(w_ic_vram_address[1]),
    .I2(n534_29) 
);
defparam n369_s6.INIT=8'hA3;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(w_ic_vram_address[1]),
    .I1(w_ic_vram_address[0]),
    .I2(n354_9),
    .I3(n534_29) 
);
defparam n370_s4.INIT=16'hF503;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n602_3) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT2 n355_s8 (
    .F(n355_11),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[15]) 
);
defparam n355_s8.INIT=4'h8;
  LUT2 n356_s5 (
    .F(n356_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[14]) 
);
defparam n356_s5.INIT=4'h8;
  LUT2 n357_s5 (
    .F(n357_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[13]) 
);
defparam n357_s5.INIT=4'h8;
  LUT2 n358_s5 (
    .F(n358_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[12]) 
);
defparam n358_s5.INIT=4'h8;
  LUT2 n359_s5 (
    .F(n359_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[11]) 
);
defparam n359_s5.INIT=4'h8;
  LUT2 n360_s5 (
    .F(n360_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[10]) 
);
defparam n360_s5.INIT=4'h8;
  LUT2 n361_s5 (
    .F(n361_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[9]) 
);
defparam n361_s5.INIT=4'h8;
  LUT2 n362_s5 (
    .F(n362_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[8]) 
);
defparam n362_s5.INIT=4'h8;
  LUT2 n363_s5 (
    .F(n363_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[7]) 
);
defparam n363_s5.INIT=4'h8;
  LUT2 n364_s5 (
    .F(n364_8),
    .I0(ff_vram_valid),
    .I1(ff_current_plane_num[4]) 
);
defparam n364_s5.INIT=4'h8;
  LUT2 n365_s5 (
    .F(n365_8),
    .I0(ff_vram_valid),
    .I1(ff_current_plane_num[3]) 
);
defparam n365_s5.INIT=4'h8;
  LUT2 n366_s5 (
    .F(n366_8),
    .I0(ff_vram_valid),
    .I1(ff_current_plane_num[2]) 
);
defparam n366_s5.INIT=4'h8;
  LUT3 n368_s6 (
    .F(n368_9),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s6.INIT=8'h07;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_10),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n127_3),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_valid_s6.INIT=16'h00EF;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_10),
    .I1(n355_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 n371_s4 (
    .F(n371_10),
    .I0(ff_vram_valid_10),
    .I1(n355_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n371_s4.INIT=16'h0700;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s8 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s8.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_3) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  n1796_5,
  reg_color0_opaque,
  w_sprite_display_color_en,
  w_palette_valid,
  ff_screen_h_in_active_17,
  n533_3,
  n534_29,
  w_screen_mode_3_3,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  w_sprite_display_color,
  reg_backdrop_color,
  w_4colors_mode,
  n240_4,
  n240_5,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input n1796_5;
input reg_color0_opaque;
input w_sprite_display_color_en;
input w_palette_valid;
input ff_screen_h_in_active_17;
input n533_3;
input n534_29;
input w_screen_mode_3_3;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [3:2] reg_screen_mode;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_sprite_display_color;
input [3:0] reg_backdrop_color;
output w_4colors_mode;
output n240_4;
output n240_5;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n288_3;
wire n366_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_30;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n199_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n367_4;
wire ff_display_color_7_9;
wire n197_6;
wire n196_6;
wire n195_6;
wire n195_7;
wire n195_8;
wire n194_6;
wire n199_6;
wire n197_7;
wire n197_8;
wire n196_7;
wire n196_8;
wire n195_9;
wire n195_10;
wire n199_7;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n367_6;
wire n365_5;
wire n364_5;
wire n363_5;
wire n362_5;
wire n361_5;
wire n360_5;
wire n240_7;
wire n288_6;
wire n22_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(n1796_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[0]),
    .I2(n127_4),
    .I3(n127_5) 
);
defparam n127_s0.INIT=16'hEFFF;
  LUT2 n199_s1 (
    .F(n199_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[7]) 
);
defparam n199_s1.INIT=4'h4;
  LUT2 n200_s1 (
    .F(n200_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[6]) 
);
defparam n200_s1.INIT=4'h4;
  LUT2 n201_s1 (
    .F(n201_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[5]) 
);
defparam n201_s1.INIT=4'h4;
  LUT2 n202_s1 (
    .F(n202_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[4]) 
);
defparam n202_s1.INIT=4'h4;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=16'h44F0;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(ff_display_color[0]) 
);
defparam n256_s1.INIT=4'hE;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_6),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n288_s0.INIT=16'h1000;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(n240_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_5) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_6),
    .I2(ff_display_color_7_9),
    .I3(n240_4) 
);
defparam ff_display_color_7_s3.INIT=16'hFF10;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n240_4),
    .I2(n288_6),
    .I3(ff_display_color_7_9) 
);
defparam n216_s2.INIT=16'h0100;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_30),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n197_s1 (
    .F(n197_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[0]),
    .I2(n197_6),
    .I3(ff_screen_h_in_active_17) 
);
defparam n197_s1.INIT=16'hF444;
  LUT4 n196_s1 (
    .F(n196_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[1]),
    .I2(n196_6),
    .I3(ff_screen_h_in_active_17) 
);
defparam n196_s1.INIT=16'hF444;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(w_screen_mode_display_color[2]),
    .I1(n195_6),
    .I2(n195_7),
    .I3(n195_8) 
);
defparam n195_s1.INIT=16'h8F88;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(w_screen_mode_display_color[3]),
    .I1(n195_6),
    .I2(n194_6),
    .I3(n195_8) 
);
defparam n194_s1.INIT=16'h8F88;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[5]),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color[7]) 
);
defparam n127_s1.INIT=8'h01;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT4 n199_s2 (
    .F(n199_5),
    .I0(n240_4),
    .I1(n533_3),
    .I2(n199_6),
    .I3(ff_screen_h_in_active_17) 
);
defparam n199_s2.INIT=16'hF100;
  LUT2 n240_s1 (
    .F(n240_4),
    .I0(reg_screen_mode[3]),
    .I1(n534_29) 
);
defparam n240_s1.INIT=4'h8;
  LUT4 n240_s2 (
    .F(n240_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s2.INIT=16'h0100;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n249_s1.INIT=8'h0E;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT2 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s4.INIT=4'h1;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(n197_7),
    .I1(n197_8),
    .I2(n240_4),
    .I3(n199_6) 
);
defparam n197_s2.INIT=16'hCC0D;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(n196_7),
    .I1(n196_8),
    .I2(n240_4),
    .I3(n199_6) 
);
defparam n196_s2.INIT=16'hCC0D;
  LUT3 n195_s2 (
    .F(n195_6),
    .I0(n199_6),
    .I1(ff_screen_h_in_active_17),
    .I2(n195_9) 
);
defparam n195_s2.INIT=8'h07;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[2]),
    .I2(reg_backdrop_color[2]),
    .I3(n195_10) 
);
defparam n195_s3.INIT=16'h0777;
  LUT4 n195_s4 (
    .F(n195_8),
    .I0(n199_6),
    .I1(n240_4),
    .I2(w_4colors_mode),
    .I3(ff_screen_h_in_active_17) 
);
defparam n195_s4.INIT=16'h0B00;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[3]),
    .I2(reg_backdrop_color[3]),
    .I3(n195_10) 
);
defparam n194_s2.INIT=16'h0777;
  LUT4 n199_s3 (
    .F(n199_6),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n199_7),
    .I3(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=16'hEF00;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n533_3) 
);
defparam n197_s3.INIT=16'hBB0F;
  LUT4 n197_s4 (
    .F(n197_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n195_9),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s4.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n533_3) 
);
defparam n196_s3.INIT=16'hBB0F;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n195_9),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s4.INIT=16'hAC00;
  LUT3 n195_s5 (
    .F(n195_9),
    .I0(reg_screen_mode[2]),
    .I1(n533_3),
    .I2(n1796_5) 
);
defparam n195_s5.INIT=8'h10;
  LUT2 n195_s6 (
    .F(n195_10),
    .I0(n127_3),
    .I1(n199_6) 
);
defparam n195_s6.INIT=4'h1;
  LUT3 n199_s4 (
    .F(n199_7),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n199_s4.INIT=8'h01;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(n1796_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n367_s2 (
    .F(n367_6),
    .I0(ff_display_color256[0]),
    .I1(n367_4),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n367_s2.INIT=16'hACCC;
  LUT4 n365_s1 (
    .F(n365_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n365_s1.INIT=16'hCAAA;
  LUT4 n364_s1 (
    .F(n364_5),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n364_s1.INIT=16'hCAAA;
  LUT4 n363_s1 (
    .F(n363_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n363_s1.INIT=16'hACCC;
  LUT4 n362_s1 (
    .F(n362_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n362_s1.INIT=16'hCAAA;
  LUT4 n361_s1 (
    .F(n361_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n361_s1.INIT=16'hACCC;
  LUT4 n360_s1 (
    .F(n360_5),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam n360_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n534_29) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT3 n240_s3 (
    .F(n240_7),
    .I0(reg_screen_mode[3]),
    .I1(n534_29),
    .I2(n240_5) 
);
defparam n240_s3.INIT=8'h80;
  LUT4 n288_s2 (
    .F(n288_6),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(n1796_5),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n288_s2.INIT=16'h0B00;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_7),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_6),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_30),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n7_7;
wire n6_7;
wire n5_5;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT4 n7_s3 (
    .F(n7_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s3.INIT=16'h7F80;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13084_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13084_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_13084_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13084_DIAREG_G[22]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13084_DIAREG_G[21]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13084_DIAREG_G[20]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13084_DIAREG_G[19]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13084_DIAREG_G[18]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13084_DIAREG_G[17]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13084_DIAREG_G[16]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13084_DIAREG_G[15]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13084_DIAREG_G[14]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13084_DIAREG_G[13]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13084_DIAREG_G[12]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13084_DIAREG_G[11]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13084_DIAREG_G[10]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13084_DIAREG_G[9]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13084_DIAREG_G[8]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13084_DIAREG_G[7]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13084_DIAREG_G[6]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13084_DIAREG_G[5]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13084_DIAREG_G[4]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13084_DIAREG_G[3]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13084_DIAREG_G[2]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13084_DIAREG_G[1]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13084_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13084_DIAREG_G[23]),
    .I2(ff_imem_13084_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_we_even),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_imem_n29_DOAL_G_0_18),
    .I1(ff_address_even[1]),
    .I2(n86),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h4100;
  LUT3 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=8'h90;
  LUT2 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[3]),
    .I1(n84) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=4'h4;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(n82),
    .I1(ff_address_even[5]),
    .I2(n84),
    .I3(ff_address_even[3]) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB0BB;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_REDUCAREG_G_s (
    .Q(ff_imem_13084_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_0_s (
    .Q(ff_imem_13084_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_1_s (
    .Q(ff_imem_13084_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_2_s (
    .Q(ff_imem_13084_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_3_s (
    .Q(ff_imem_13084_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_4_s (
    .Q(ff_imem_13084_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_5_s (
    .Q(ff_imem_13084_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_6_s (
    .Q(ff_imem_13084_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_7_s (
    .Q(ff_imem_13084_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_8_s (
    .Q(ff_imem_13084_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_9_s (
    .Q(ff_imem_13084_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_10_s (
    .Q(ff_imem_13084_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_11_s (
    .Q(ff_imem_13084_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_12_s (
    .Q(ff_imem_13084_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_13_s (
    .Q(ff_imem_13084_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_14_s (
    .Q(ff_imem_13084_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_15_s (
    .Q(ff_imem_13084_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_16_s (
    .Q(ff_imem_13084_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_17_s (
    .Q(ff_imem_13084_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_18_s (
    .Q(ff_imem_13084_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_19_s (
    .Q(ff_imem_13084_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_20_s (
    .Q(ff_imem_13084_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_21_s (
    .Q(ff_imem_13084_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_22_s (
    .Q(ff_imem_13084_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13084_DIAREG_G_23_s (
    .Q(ff_imem_13084_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13084_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13084_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_13185_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13084_DIAREG_G[22]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13084_DIAREG_G[21]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13084_DIAREG_G[20]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13084_DIAREG_G[19]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13084_DIAREG_G[18]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13084_DIAREG_G[17]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13084_DIAREG_G[16]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13084_DIAREG_G[15]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13084_DIAREG_G[14]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13084_DIAREG_G[13]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13084_DIAREG_G[12]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13084_DIAREG_G[11]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13084_DIAREG_G[10]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13084_DIAREG_G[9]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13084_DIAREG_G[8]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13084_DIAREG_G[7]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13084_DIAREG_G[6]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13084_DIAREG_G[5]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13084_DIAREG_G[4]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13084_DIAREG_G[3]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13084_DIAREG_G[2]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13084_DIAREG_G[1]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13084_DIAREG_G[0]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13084_DIAREG_G[23]),
    .I2(ff_imem_13185_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(n91),
    .I1(ff_address_odd[7]),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'hB00B;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_imem_n29_DOAL_G_0_18),
    .I1(ff_we_odd),
    .I2(ff_imem_n29_DOAL_G_0_19),
    .I3(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h4000;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_imem_n29_DOAL_G_0_21) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(n93),
    .I1(ff_address_odd[5]),
    .I2(ff_address_odd[0]),
    .I3(n98) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB0BB;
  LUT2 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n98),
    .I1(ff_address_odd[0]) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=4'h4;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[5]),
    .I3(n93) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13185_REDUCAREG_G_s (
    .Q(ff_imem_13185_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13084_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13084_DIAREG_G(ff_imem_13084_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13084_DIAREG_G(ff_imem_13084_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n103_8,
  n62_8,
  n62_10,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n103_8;
output n62_8;
output n62_10;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n219_8;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n22_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire n103_9;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n159_8;
wire n157_8;
wire n62_9;
wire ff_h_en_12;
wire ff_vs_7;
wire ff_x_position_r_9_11;
wire ff_x_position_r_9_12;
wire ff_x_position_r_9_14;
wire n22_10;
wire n41_10;
wire ff_v_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(n75_10),
    .I2(w_h_count_end_13),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT4 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[2]),
    .I1(n103_7),
    .I2(n103_8),
    .I3(n103_9) 
);
defparam n103_s3.INIT=16'h4000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(ff_v_en_7),
    .I3(w_h_count_end) 
);
defparam ff_v_en_s2.INIT=16'h1000;
  LUT2 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(w_h_count_end),
    .I1(ff_vs_6) 
);
defparam ff_vs_s2.INIT=4'h8;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_14),
    .I3(ff_numerator_7_8) 
);
defparam ff_x_position_r_9_s3.INIT=16'hEF00;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_9) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_9),
    .I1(n22_7) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_9) 
);
defparam n219_s3.INIT=4'h1;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(n216_8),
    .I1(ff_x_position_r_9_9) 
);
defparam n216_s2.INIT=4'h1;
  LUT3 n215_s2 (
    .F(n215_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_14) 
);
defparam n215_s2.INIT=8'h14;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_9),
    .I1(n163_8),
    .I2(ff_x_position_r[3]) 
);
defparam n163_s2.INIT=8'h14;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(ff_x_position_r_9_9),
    .I1(n160_8),
    .I2(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_9),
    .I1(n157_8),
    .I2(ff_x_position_r[9]) 
);
defparam n157_s2.INIT=8'h14;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(n62_8),
    .I3(n62_9) 
);
defparam n62_s2.INIT=16'hBFFF;
  LUT4 n22_s2 (
    .F(n22_7),
    .I0(n22_10),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(ff_h_en_9) 
);
defparam n22_s2.INIT=16'h7FFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s7.INIT=16'h1000;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s8.INIT=16'h0100;
  LUT3 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[3]),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]) 
);
defparam n103_s4.INIT=8'h10;
  LUT2 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n103_s5.INIT=4'h8;
  LUT4 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n103_s6.INIT=16'h0001;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(ff_h_en_12),
    .I3(w_h_count[8]) 
);
defparam ff_h_en_s4.INIT=16'h1000;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_11) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[5]),
    .I2(w_v_count[9]),
    .I3(n62_9) 
);
defparam ff_v_en_s3.INIT=16'h1400;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(ff_vs_7),
    .I1(w_v_count[5]),
    .I2(w_v_count[0]),
    .I3(n103_9) 
);
defparam ff_vs_s3.INIT=16'h1000;
  LUT4 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_x_position_r_9_11),
    .I1(w_h_count[0]),
    .I2(w_h_count_end_14),
    .I3(n75_11) 
);
defparam ff_x_position_r_9_s4.INIT=16'h8000;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(ff_x_position_r_9_12) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT3 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n163_s3.INIT=8'h80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT3 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n160_s3.INIT=8'h80;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT3 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n157_s3.INIT=8'h80;
  LUT3 n62_s3 (
    .F(n62_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam n62_s3.INIT=8'h01;
  LUT4 n62_s4 (
    .F(n62_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(n62_10) 
);
defparam n62_s4.INIT=16'h0100;
  LUT3 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=8'h10;
  LUT4 ff_vs_s4 (
    .F(ff_vs_7),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s4.INIT=16'hEFF7;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[6]),
    .I3(w_h_count[7]) 
);
defparam ff_x_position_r_9_s6.INIT=16'h4000;
  LUT2 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_12),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam ff_x_position_r_9_s7.INIT=4'h8;
  LUT2 n62_s5 (
    .F(n62_10),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam n62_s5.INIT=4'h4;
  LUT4 ff_x_position_r_9_s8 (
    .F(ff_x_position_r_9_14),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam ff_x_position_r_9_s8.INIT=16'h007F;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[4]),
    .I2(w_h_count[3]),
    .I3(w_h_count[5]) 
);
defparam n22_s4.INIT=16'h1000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n41_s4 (
    .F(n41_10),
    .I0(ff_h_en_10),
    .I1(ff_h_en),
    .I2(ff_h_en_9),
    .I3(ff_h_en_11) 
);
defparam n41_s4.INIT=16'h0ECC;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s8 (
    .Q(ff_h_en),
    .D(n41_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s8.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire ff_bus_write;
wire ff_port1;
wire ff_bus_valid;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1680_4;
wire n959_42;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire ff_v_active_7;
wire w_screen_mode_vram_valid;
wire n534_29;
wire n533_3;
wire w_screen_mode_3_3;
wire n1796_4;
wire n1796_5;
wire n837_30;
wire ff_screen_h_in_active_17;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_8;
wire n1177_10;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_address_s_16_5;
wire w_address_s_16_6;
wire ff_read_color_10;
wire w_address_s_6_10;
wire ff_read_color_13;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n127_3;
wire n355_7;
wire ff_vram_valid_8;
wire w_4colors_mode;
wire n240_4;
wire n240_5;
wire n6_8;
wire n103_8;
wire n62_8;
wire n62_10;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .ff_read_color_13(ff_read_color_13),
    .n1177_10(n1177_10),
    .n1177_8(n1177_8),
    .ff_read_color_10(ff_read_color_10),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n127_3(n127_3),
    .ff_v_active_7(ff_v_active_7),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .ff_bus_write(ff_bus_write),
    .ff_port1(ff_port1),
    .ff_bus_valid(ff_bus_valid),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1680_4(n1680_4),
    .n959_42(n959_42),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n103_8(n103_8),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_8(n62_8),
    .n62_10(n62_10),
    .reg_interlace_mode(reg_interlace_mode),
    .w_4colors_mode(w_4colors_mode),
    .w_address_s_16_5(w_address_s_16_5),
    .n240_4(n240_4),
    .w_address_s_16_6(w_address_s_16_6),
    .reg_display_on(reg_display_on),
    .n6_8(n6_8),
    .reg_scroll_planes(reg_scroll_planes),
    .w_address_s_6_10(w_address_s_6_10),
    .reg_left_mask(reg_left_mask),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n240_5(n240_5),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n959_42(n959_42),
    .ff_read_color_13(ff_read_color_13),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_7(ff_v_active_7),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .n534_29(n534_29),
    .n533_3(n533_3),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n1796_4(n1796_4),
    .n1796_5(n1796_5),
    .n837_30(n837_30),
    .ff_screen_h_in_active_17(ff_screen_h_in_active_17),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_8(n1177_8),
    .n1177_10(n1177_10),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n534_29(n534_29),
    .w_register_write(w_register_write),
    .n1680_4(n1680_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1796_5(n1796_5),
    .n240_4(n240_4),
    .ff_port1(ff_port1),
    .ff_busy(ff_busy),
    .ff_bus_write(ff_bus_write),
    .ff_bus_valid(ff_bus_valid),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_address_s_16_5(w_address_s_16_5),
    .w_address_s_16_6(w_address_s_16_6),
    .ff_read_color_10(ff_read_color_10),
    .w_address_s_6_10(w_address_s_6_10),
    .ff_read_color_13(ff_read_color_13),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .n534_29(n534_29),
    .w_pulse1(w_pulse1),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n837_30(n837_30),
    .n1796_4(n1796_4),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_screen_mode(reg_screen_mode[0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n127_3(n127_3),
    .n355_7(n355_7),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1796_5(n1796_5),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_palette_valid(w_palette_valid),
    .ff_screen_h_in_active_17(ff_screen_h_in_active_17),
    .n533_3(n533_3),
    .n534_29(n534_29),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .n240_4(n240_4),
    .n240_5(n240_5),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n103_8(n103_8),
    .n62_8(n62_8),
    .n62_10(n62_10),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
d0YKT4ztwskmwe8oUmihPDFuW1YO8u8AAWhpbk3Lp6Z7H6sDl2CM3QzIeYJkFj0VF7tCuBjd2tAL
CmAKHwSLKQmQskIf3SzK2M8SQgfBijMpikwgd9PeD3ogZqZhFyUvTqjfWVJbGKU4bP0Xgxg1iCzN
I7QNsj4CzT0Iu7/zZrtVz9IhPXzGFMLBAq35mjhNTfYfE2kNVwb8zWWHlz+XsRr5hMBOMcwtnLVD
hrrn67pDvk3/d06bB6+ZWJCZ69EWjVTHvmgDrpd5ezY0ZtKbDhuY1c1Lcz2CKCxnhlCCwCgr+YeP
ZUfEXhhpcQCrWTkKFTbx37oY3XqJoOUu8U7dtw==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
Kak8+0vl6RnBUXsdx0qwWz5rUwZbV5jcfYcVIqkq2pJg+T8ExaOvMZuYyZBUe8XeBvCzn6fuQGve
JaL1WyJOxfdJK2bgR3Ls+NZlDQXSlAIkzNn5sTR18vYQCWDHA0hUSCOhAxEnA6SkXzdaI79qQtAf
wFUJ3mEI6CPKN0TJV2SNeOGR0OnlbOU6d8wlFstGggKil11F7ZpMRnQKcaaFCpkhl8gEelhh9Hme
KLXekjDavhsC6j28bZIRSUFkynStFNw9DkVEhVTwGfYQmMatrSmqZJUDOKu+xy4t2inT+J6pUsS4
TYBm2KTHm1Ok4Br5ikI/MedPjwR6bBsND4MY6Z+cPNL5PxfeJYLNTqXW0GVdBOvTGO9yJ2WE4mtY
xTaWlpHe/dmzYryoIzZ5Y5NBXtOjMD3ni7EPUp8LmVzooCMnCMIQj1Om/YqiegdD1tO2Z5yZqvEP
tnSenpozoueTqkzRL4FyLrMeYqkFas2o2uJ6u37frl33OMRCLFfzGoEHw1x8kh0g/DRgAyBRKL1k
ad4saKLcuDPvQoDaLIxjBKorGNDRAh3vgQJ9o3vWS+bwCRkvgDnp8XZieH0c+SHmR499qGlnj+pw
rK+xjcqNfp4T298ERZL1HsohLQYaZ1CosTkkN4a5zPW2/Sn/0WE1Oyf9UxDnJTQmmOef4JrIj1CV
YwCHZMQvfxwAlG/9H7tqCzkpl2+6YFL+2FU4Cs/4dbAFbssyQSzYvs7042KgFgpd9nHU2TH2knqE
/eGyia4Lpe7LiKKXX6d7Ng+wL3RkJRnT8nfpKVV6L76/pd+b19XvTXJ0+nm9w/fh8QBomqlLesjt
eRdUTJZrgrbS6dN3ugm9mPugz6gRomjaMUE8Eu3qL6wlLVk1JEI51ZLsG0POx7s7UQrLo6yh6rQK
5Wyd0ZfXRf1t7M1dNtNX6LT+FIJ+Z6eyn/ylYGJMSX5A0gg4fsquAgYw0PG2GunTrJxHbBE2nJV4
l1fe6cBWTjvIazkCKlnfyD9SwYzvMWFV41CETqjo0ac7axEtXky301CKMs5Z2TewzLpeueQvMJfi
vxOlXiokRFu7o307ifGt1mz6oUmVPKv3hRo1gxtd/5xDeSuyH6VzmIlIJJSMWsGoMXlcJfOfOd2C
XPHKeD5Zvxp9tNTh4W7wsaZ1VhRS5HYC5Ad6ba0v5sTV7dGUSLWBW+KEaDW11JqELynAkjiUGJcg
wzlKBsTzf5cm6JuUHtg0XVeC3+Ip9f3iLaYwFoxnjnmmaNNF4eMyuxkz2fTIF+v2FKWC5vkrW/ow
Un/gpyX6iKyLjMKGRYbyGv6Ck93QCa8Bui4FSdRcSEA+vWpunL80PzGeMqbAAUrHNi8u6fJjwI6j
DJNFAZmEb4OvHWl22HOMLIpdnOKEcxyDAzmca1tdzgS0B58uaR7waLSY9fA9AVDq+YB2lBFX5Aq0
1Fvixf6EYUjPu58F513VvDllgTb1Oav4xWTvGJWj6muiioFGq3IF6HG1ytch9h10gLaqqa/SO9zT
A67h2e4PPGnfi6jj6oP26oVvRi+iY3upwdQ9KmkVYR0rRyDj8gRQL/bxsdK4mCdVas6NlWgJh2aA
DRDR81Xh8Wc+UOTbksP1f7AJ4s3nELeOlO/zxpJOVLtBhUOsT3Ojbo1cmwU9gnXzSCOzAwWmamaE
SPnHMM1prXsCJQaQTslxC0T4Y8W/Z3eGLmj9mUz1K0tXQC5hZP/N8Yc9Ng0SFQU92d8+FKvDGtqM
+FFNNksljau23y7h38Zm//kd2RrCk93lNTKbY8QX7tQ1NzbTcsmXnmAHrnGlipSUzGP5g26RQe8F
PkPt8KYajRoqFcx4quiQgn6pd61jSW8XXHIPuOiFhu6NEGxL4WWrHtlO46jAqGuGLtxwWQsFQ7v8
8WIqcBa3sBuY7i8xohQXFEz/dAIjw4ZlTKL8GyAeCjnI2BTtLYugRe7CohtvWMLdJux4mZY1mbMo
XmfkTVnjBTzo3SdLv51NGFVtF2CpSpU8fNSylMQa4S8o9hCYaLAlYamA73kNZ0//ynhxk9KVsbM3
Y8PyraTMhiZxoYZr4VyACPqHEgJ2NUs/QXHyvA7OZBG5dRPRTB1GUW90nB4oyYgdzP7mSnGi6ouk
RMTd7NFnA5wcbFFTJexmnftBufGjJkwUUNMUkteyTdbeRYkT47oP/tSi9CFu3IROfGVtkEL/aov1
W1ibSEKLMjXRKrGaDe2uC6fom2Ly2A+SEkSlrPdHXm/1FSCublvTscnSFnCdrwv99NURErSFy2zp
LBcbF18OnSOOQwSjikqlwIeL8wkqLmWhwLZCd8STXiLIdD0dZQISLsppzkZ+iUL5GQKcuDwBr8Qv
5/Jli1ctw0xrs1bmJQPlZmcBP5hSxDtPKnJsWS/iFWuK8k/G8g5i6IhUTSl1Cal/ot5sPc7SYj+H
7LOoOSSubra7VCmO+uU+DBlydr7WUttVELMxAz319+Qdu1+s4VbZsUObMuoSOyMD04VetJkj4TEj
TwVrqHEz2un8Dw8oVZQQdzWllXRnG1qHTO9KXmpZCcj1FG0j5XYnhyL/fJMWiCu+VWdIXpH8g9bh
a+bfPCDUepceaHW0LSe2MjVFIYa1K3xV32L9D0cNSgJQ6NQATMIb7uCdJmo7YD12hFHQuvq58v7l
7YdcV/tknq898K/5VAEWVbXVuFQj8+ZhHx7deLezpqj1oWbMEHBDFhKRTk57KPEY9tBh4A/87Dvh
o+HNAjf3hf3EeV6ZMxVywJPeA97ymP9ILL3cImkU+zKsxmjxLpzWotIMdPnfK/sY8gzMr+SXgAJp
gk+YM0RosWJYaimnQag8fYoHm8QG+5gYnAv8A3A5oqFuaqt1wv1pVRE0ZyOGrkynfYpevHIdD1n0
QHZXw8uUvGUZTR4xuJtj2KqY7Njn1g55egsy5jWqxbmUJYlPgwgHIVNQGp6zBgMH6cytO60mWObN
TQLVga0DQq9uZsP9nLmZ2QBjMcYR9wKF3835RfQuyJDN67ZOttvDsElJq/mM5LoUvrd2AdhKfBtk
XwGCtyWJQYF1b27wxDyy1+UCjmBLOkio6rPRsiOpOxsUEKZL4alMlwnHtz4o0mn+/5b32TigPTEN
oQJsFvPH2YMpJM+5UMLwXWePLhk5doLULTh+CAehApdAfce1KubZTgjWbQ/Xy5ozVpBQK0WRpxPx
X0u7VvmL9qISKtDIkV+Zo5HRGIBwoLzWjLNfTSBQb0d/+LrJANoXCwulVDOuCBWLSB601YippXGS
CrFPvxbgjhUNt9rujH1DrlNaySdmwEX0OjIqYLRH9sWmD2hoOI8qLyY6d1eUF34PaAa3W41Z5893
lJXsPoLiNqGDmTsDrbfEiqu4Z3S4dRspRUlpvuQaIlM4lZ+5en2dDKCenDbjGNxftPild35pD5WK
LOhDwmglCXkAPDWGsNdzE/o/511P8rhrVOyH4Y1Mv41PjTJgGoNGK9eq1lS4nDQj1WIXLeobEKpB
pEvtImjJ5g70xwDg6XTjcZmWf4iIlGk1sVX+lFRa5aZdLR2DB3RSJYbSTo2j4Zjx/OI57ZNfwcRX
umli3m6MOaldPu8zNC1oeXYp5LtgrkiFaBDE84WwnslZE5lIGq3FUcB9JEkn8eZ3Mv/3vtXRQTfn
uyI3D8ZhFn8yihc4fTaLzvMQwP21QUeuHB9pPaAHjf4S2dxo4WsOwzxQmweocvQCqwmJWr+yylcs
4S2T+GyfksjTTJ+9drqHBbwTW/5AS1N3KwENfdyCZpjseS5IZU+f7zPfh3myyH5RjRa9a7eRz5Wn
Bhnbp1I5PhLepWov8f/KbKQ0WDmlLdEJJ7yEN2HJdgYNSs918DnccpF6ggaEdUQiR2rZM2REpUBY
UJdvlS40ljtYW4n0/jH6+dD7J+0gn0AizNJHH90RIMdK5wsRTIj9TG4DOvendaWEaPW/e8BKjDAp
8Rey7DMaZBZr4vgCLViGKhbsMXjSy6Q0sf3ryDIy4YxAjgILGyf9595pPUaltWYypDEiQJ3kp/v0
cwseqD8SM796f8EAh6JCKIhCX2d0BLCcvfZK/JAR1HmavLVj6AZTxwwv9bSFp1YcayTiqBJb7iiM
VHKsqYj5WqDJno8vPZ35T3n7Gm0NefDzD8c9k+8PtNUflgYrEjUcfz+XMw1/h/UtSq4hM7935uAa
XgJ6VYefr6PbRdAVuhwQu2zA/n23oqazCG3yGQx37TfpLUvyoa13qRxu8NIZApWkIPeI2PghR2le
5KNt66wQnQmFS1/LAA1rXL0h02TkePTLOW0njmB8x3Zn6b/Fp1oBtagttLnWt0GQhFNQyKoUX5iy
pm1wBg7eD9sS/N7HajdUUkZnLtbQ2azlbkngr4+qgWDSRqQ1TAhQ85RFCNGhoDxctZi5oLNZBXtU
1P8unRyexAK+I91K75bAKoDbjzCjnSDgyqXoqcPDBkLTgl47rXqlE3NSZhl/mlr2jJMqGNShXyY5
QqahCUNCJ5Edx6yZ8nQobMHg98zEs7qdqpxU4wdpsyc+8Z4ZO7qHBdzgG6FMBlA1AqqdjWAmmhjt
Jwp+Sx3/tuneZbS/qvKOePwMuw1mV5mHOS6nM8nRXwgc4xWLWvF4bT2oRtqBhmN6woWI8C/BXflg
dlnK5lSlR6ktBXwj6WuG+hOhMMuagL+TT5El3SLGJE3A4eXNoocaeN9F7Ntaz6sRCUcL/H6tsX+I
T4nX3yqj+vmZAz/MVdpKW6P9N0IyzaPxBhyeax/wkxjvOogiZeWoWN6LQiE2gml9vUNx3RZeptqM
BM0xIiwtNnl0iMGhonkkwjK8d2RA9M1yw4/PLxFYMuqX7ZYEfAc1rH5bzyh5Pf+39wyC9h6izdTA
SCnny7+zGLlNeCUgUXopK5FGCc16HXLZACPHPR+Ttozqf2czZWehyKI2zzkub45Ke4RGL89ZnEZc
FtMZfbmO9quzmtRE4G2HiAi4Mv5Il0vQIpYkeZqbMYph/1uQsDZI63RDKm+lP7nptGqfFNOWP3T+
vsvYR86pLjbWaZHPBme522evk3NwXsg9ZhoPDvtXQuv8ZmUJrgqJudBMhowy0dBzj2zmFOuP6HPd
BP5CeFMPWF1ADT8Vd1HdrtpU5X7XU8JBQe1naz8uNpoQ1Ri+bPK3TC9JeCjU+y2tZs5QuIMVbo9F
QuxGxP2PmZbFX+MzJItLJ63lHEJ5x+cI9266GIKJlHRpnDUhmOxIuALsKJcSXqwH8cAw9+0diKYO
z53RG6YXGabnP5tHUE5FTlVJrYM+SolpcdJIq2bjVQfBbHpyJbTKQCfgVfgMW2DYpxwUdw+A6/HM
9HAPYmLKKfJedWCHeZ7aLdJaJj7bQHAtRmRDt0vhhPyr2F6eruuWD1uOs2TEOulT1fTF+uZ3VVKy
uHof+ZPkiIEuT8PTqrK1DQ3vGWGnvHKIEub/vmJQqB4r43Cp0+IjyREsOt6CQ+mNd+ePezZKxoF0
B82AYL49i1uwoPmWq5pGj7StBh5aWUbdwPbccXu/7ZPmVc1LR4J5MJtbAtmxkYiwWFHSFRhvLAgs
T6xLBHGvNj3wdjkP9Wj2u7loJF5ko9kuLfKpIDTbw9GniByU6Uj/2kORp9RUkDZO9Vliw7b8wBKy
bdv3lccZrJjQ7toToH1UV2+Lq93v1OzwMIXJQ60dejB2P9eDvGHJgIMQUZnIbsDpGxxgHHqot35e
CpnMq9PzMFWyHP8Y6NOS/PVZpZLjaTxT4uX1NfXfI1pSASyI3IglK8r+Et872+YSnaSj9dTV87JU
9TjkCn8+jgWx/5wsui/3bVTJTI0PYJOsqoX49JR8RidsVqD6xfKjyXd1iKlMudVfut20otzTrFSY
P9o64O03/CQt5CnZXrdKcDA9QljZAImQb8ubPf74roVJIZrEb5FjaQZY/mvpoSscU6HrhZzQ/v8z
rmpi27lIkODTs371cdxwFB2ZUmmX6OcNJIKBZN2zHGudfP/K3TqjQEQ1LNzZbGURfvEJKK4CXwkN
aCFAQdsA6ADoMklxwhvMin/RSgDbkbzYBUoqtCD2f065x65/hmD1aJUGZrBXOOHTpWwYUO0/78Mw
pT8BUEjhM5D1CaWl06oL+kK+NEoTb2E2hx/3g889JLfenE0ZF6Do1f1HS5wG+I01kZdQD9wi8cUJ
h88SUsP8VEZw5PMxv7LJGj3Qxys5/+5h8RzPMOQtfgIXnAz5ym2A26YBqsnpZqvE76kSxiYmUEO3
tttEL/DKzfo2rxtWHmIyXX47AWZlfdlaDDOq+kjc21kmyUQ3iOp5RZN/SYHTkZMuj0k7XLkzDeDF
t5TOnORTHFpzSgPF8qt4hbVhf7yENkXV5ssjnNCQEVX2trNDV5FPQsNIfNUf3we9scW3OgctB5VY
umAc95ZpAxFKoMxrPXvddb1LUZ7/8gxInewrVLBsQGQcVnMX9/TP248MZqaX42/+Yj0eJIEL2AI3
eg93jCQcc2wcNRi2rR+IL8IbruP41B3UR9mOx6uB4qRYsmcLIsfxYfrFEfLUoEN8UIH5dPlw09d+
DfF8cR0Gf9gGR/pzl8a2/12Id0KBiomvKSaR9oftrrMBWKGMgPY0vAY8cWoHwzmFOPk9LNVuER3l
/s/1wx9c6ioBy//fkPmlysrb0ctlzD4yxdRIW6F2vdo/7boYeqRwnOJX4QMm2IMOfUDtfWM4lKPs
nk32HWjKXR/wb1Sag+THz/qiqpkMyd7FoEz5VSK0Z+mfT9NZXbQ+cTcIp4PvgEB/z8JtP3vJUm0b
haZo2K5ApDF/X75DUqpK/G8dnySFDn73h0nhpNHFv9AnQafhh7G4wOMY/gYXRzgAS41+wsWfISib
FUdUaUva+H77KEQFtZnVlv18Y83EriLiI0zbCQxHw+fpY3v5ISToHepVA1pVLuKtDlA0PnaObrSF
tkz2iFtFDnOV1tZzdZusIu8/QcCxDX6G3JyUub1k7xp96yGrE3fc/9wmcOv/dP/RMPYeJ4XW81PQ
XZL4DLI8/rHQPelK5nJ3gXoC9WzumP6npWf39D7HoGL6grN9vzalJrftAAn7zbdizarvpuV3SqRS
d+rnNNwwGK4AwRWn8XcM7TPJFL2NCLR9fFum53gMtuP/JU7zMGzHCnySPARy/rANo7Y+75Lgh4/+
tzYVZYI7x1hqw6qROBw7uFXAsU08T8wn63o4zdgsZYOl+HcK8bAu0wli0tdqPZhOk29bMc9jpA7b
tDei0LIHg5CNF5FyVTnCktogEtlZj0/8fdacJnv8g3813RJ9h8/bMK38l7NUVfJY0aGs0+WLtOcp
HdUCW2X9RzV6fTuGFLlT7Z/d0kM56zpbc7c2YJ/WnmQiu9FsEgU+QEeneBr91Jg8YIJSd9030VRg
+cgpT2YmhMlGSgEgnO5M9oEzCXl5EVUexcMT0unI4sA1F0jZcBk92HuM0G8xXgmsQxmjuDFQdevv
eO360MFVJvfvOqwjBzFSOvbsCuRwSB9nv2ws+m4i7LT4x9TT/QY1uvTIbkEHkUrcxLTuXn6TS2p5
TFPMM/ayaU3NXKERer4Vlchli/HMJ0iUXxDZZVxStp1nG99u8SWRMxtbAtBO0mBTEzFYdx8n1v/H
77yeETliobYW2SAXRLFiSoaPzVMpdNrbIZ1/dyOmGfdENnIyKUwdnyZhp/Tyu2ZMi7KxAOh8eFbd
HMlj+ABMcMgW9iqrWaFIiNLLynwjJEEfzxoSaKF6UqmWZHkvXn3HVTvB3i4V98F3cpu+2bDsNk83
JvGPc5RTfDOlKXokYFtbDmYAEGc9TGdMoOJldcIMWyXO+aQPL1CJzeai5rEHrWIhvT3Ub4HtGja5
U7YK6oevh5JlS51+Ss6IUbTqk+zNsfUo2p5Tl2zzzdOZ3oThtRhARfsVIAP40sHiQbldeHxkJ2Lv
xdxvCg+vwjbJgs7wF14/8x4xJExqqucUmjc4ECYNP3DyNrZl2rSvTIzVSxef6qU0dgZzqW/qGDyD
n7p2zlefeSWWXNOZTVBRO7KIU9p8MsMgrUhqXChKA+miUrwjn7Am0yu0HEvQOmE5yLfW5XelSrCm
cFnS0inpH3DPAMgzvyyrWPWfPZlae5khmExJR1oSaDbezCY6E7R/iCYiLANbJSkv3RcRZgaG1ZwJ
J6Z09KbQtD+0VBWFl8M1ixOCUAPR0zmrblFAbcVIBn20B5fe29qCeCPYjVK9oH6UHvfP9DRCswJn
hLgRyit5BUGQmn9Z3/lNIIsP7vnajLvYA8azLeCGNvjQ8c85ArT60sGuq1tqjwiIbm848UXW7nYj
7RFPzqzT+TxVfA0/8B5NQcqprucWaMVwWyAaEyhORMkRnT2MoSuyALYMLVDCdYNbExRoyKOZuYDX
sY8CtZyVwiqhdMgSHdgDeWVcaZNZ/sR2kDnPlVZcSOKxJ/4qWpgLWPodQ9lb9/S/u/eF9/gjp8Hn
Xc2JbTOzhpUrjKQGW3eKxLpfgTmnSlgw6qrImrCI7k1MTL78Mat2o36jT7hMPEGuaOSZr7VXUzqJ
U+YU8cR0SoySIwxT7Bgl02JMcS7H+dxn/BiWDWJ/PCGfsXtNfpsTmKh5AEjtTxE3rpWrXO4TetEF
uAsW3LVC+AGTjXWIdW4waMBWt/GbkHUucrwsvD92rB/LNJXjbF99TSoD5qw+McWrPThyNoHYEEln
A7CXWHRVUOJ2hEDwBYAj9LPPDT1O1RX8mjW3Sufo2/njJfA97ogKbheuPzlKpdipxEkdIYhmfNpE
C/8Q4XBRP0jlc0TcPPlri0Tli6D59CZRTO0lug5iHEYDM3EHjHtpqEoQONBkxOqd/Z+RxTa/9v1X
oqiyv9dPUe2gEl5J+0ABctdIwXdL4On4fclDeEqS9VdJJKqgmqvCnMwl5IhBThs+TQ8Qzq7hZf+Z
Wina4woFpfBhjX5+Vixa2J/53RzT2+3iXuYCd6gT7dyg/POyrKCdEbX8iIgclZqiFFU03kUUQqI7
lGGDkYONRc/svJ9u1JJdxNbJDZ0vIo+p6fWBdO6GLVtWRx905vU2rO7RvfweZcp63vSn/9j2clCr
GbzEWX56tGJpnDAwCjYPfEr6mIlVM33N3XeLww0boanVIg/GTNV/XgNxOhY/Nn64PnjwIIbpXS6O
oJv1qmJ9VeB6JBOlt8xaNW3hcbP0HX7v4Ftgwlr5wjkZQysg2zkXt7S5CVbbfAKL3ZId9eATaG5L
/cXgdDjOAzhoyzjRDXUimUoOyGEtq82ZOVfG/8mO3UJLU8yINMU+IbmuHTrnCsjZkzIuO4Lieaso
u3PKWK1QqSAjBssUJmNq7xUBKTA3CZuVYNFPeVBh8Q/+p3Ce9BGW013+imh60cqZ745Edt2/4sIJ
iMnok7zB4hZeGfEn0TPvye43z7iRufxw4TGJcPaXwMR+eJ1gQCUsvXU1Q6Zr2m8kC1VAz6SrjBcn
fv0iTICB5wC9FpfLDFXLIkFg/9XZ41eq9xFs2sdWWUVqRmionNRzfnRtQUykQCE9oYOb86htt7QP
Bad1ffpclQhLxfUz/ika7jjrQH0GthIfqbfDkGtapLgS9jYMBE4sWPk8+5aeGH+Vt3at3A/i3r3b
bqp3Bnv/jQGtgqV/vwpl51AJWpw502pjk6Ji9CJv1logpOOJEoCg3Kp14n+kHZ71Dwu96xY+lO9p
LIIyFtPKSlHHgIH1/3HVeXfb1coekNnKLRQ4SO8yfFa5SMGO62yAzCvj8J09n22sCwmo3qZ4Yl8U
NjI6nw3CAFdEO8SUcMPiEz89QA9qUvIZ/YX/Ox6KRrIMVTdQWNO6lZBWPCdnlxy96sm9jOC4SJ0/
gFoFU9h3dhzjK8YkBz2uTWCeEGq4mTRAKy4vfrndQ3/3F2JTzgmeT8WJnjpHsk5AthDiaMZNKlCY
mlUT504X30amq7JmDFw7fCwTsG+VZDt449uG+iXwUX3/J7ARdgFTGwMClZbwI87FFbc7Eyz3U1t9
j9937l9Goqi0HDzwYA448mGmSZx0oicRCPHNUlg/ONR4LgSwJtHB6VV5/0QLBPr6BGKMvkeftQlP
mMrQ7elmdikZmGJAaKFkCV2yGwDOtNYNtSvH3MWYh0MeWbUcSc9JZ6i+C+Lpt004d/FzwS0sH6vH
t7MCRiLba0gm9ySvsRgij9sDisgxGXkwD0nfMw+W35zPVcO4c9ekjza9GncsDmkEf6StVDNf+xtY
jPxADREeKfyq+8nG6Z0tlJGAtoe81ywEi6ElsO5qDccgHsqK1j385GG29kYNJtLBKA1YoRZfuyOM
Ki94JzFLFLhu+EH1DhvfhO2/Ap//Z1kACEcLR7RPAJm8nBcYJT1BWXplvcGczpsjyf+i+mAo6skR
7Zl2JHWJuLT5gYtHcj4qKCQkJ3yYpW8yafOgUS+m+lNNX5qBIXw0JGr/c3F1HfOnbn9VscyN0vjS
Swe0yLORj2uTYByXm9fuonvy7wnVwxd7SL5mvAHp8P76vTomm95EB0TEQU1ElYZXQopUwolvqnOu
ZTpuBZJ9qmyhgLiRka3qKFLpyoUQkPJwlvGDkDrw4QcsRbRNjtm7c3bj0pEevHqnb64NDRhI/5fR
j3d8EE9kyGtVd77V5yymsVnSTo7AOYtnAMFvoTcNm9rzc/RW/m8EG7CmJF+p36fSUaJE6yE4q8+C
j1M0w5ackw+XERAk5ud8/JYPe3dKoLttq2BJ2Y93fZDi7YqkK9GFmdiCO4OXtAVPJMbNTUxwktvw
qih3FJ0U8Sxs2n46343mwPB7H6ssDmMdXHLRoqO55DQQtdC7jpvJLsScIQ3ZwEHOiem+jCnE1mkD
1qtfmBI/y7QB9aa+Mg/uh+rjGrcHy3WTOioFnVAfPzyHHOHO46jSnUrFVIB5eM3y9FhkZ9B/oZeR
oD0pg8GmsYUFSrsmFkB6eh0hswmC3+bi2VyivvOMt3BVK3tBbfJHYZp2TcQJ/owxQHEtGg0ykMKT
Z2dL2QRsxfCusVmgd6rP9ioXEZLWS4UQwUkZ1rQGHheHKBNcOSdrlY3eFGjiwiyNcuocNgtKcUhJ
4Lx5uNbAVI2lH5cqYFxShRQY19EBNN02cB0AsYgThDGdxT2FbZY3kupr6aNfqcJWDkAHFVhsL5EU
rL9YuJey/OJ5w4qhr46rPwyL30Z6iG5LzgXSwqOtFzxrNQdkYrJR0SO9zL/V2QZxgS7PC1cq5kVg
Poid4pUHxBfXby5ikMFr2dX7yMpBVoX6m64St561d2XmFJyxtCvtwzC3grVVCbJyaeRP++u28gE2
cAWXCe/+tWlbFT1E9k3aPVUlcdv5+Tklw/MuzmLJpIAXAWLlqz5aUG2gzDIz+UHduna+J5XYdTXl
h6IzD3GFNfIke886Pxxt5Xw6+GMdhDzpjkf+CgN3dR3ujLRuWghKe/hWtICQ4fFuMnqQ8qxOO4ee
TddsiSO9fv8VznRtziDp8O3geoaGldHVeODXge715YoZmWZbQmJHaA3ZcUvRcYn+zAdI7M5qgiEa
nzfMQ0k835zJLkZudXZkh/cghyyuE+ufU93B/tuwPxqSGaROGK6gunIESl/Sv2+qaNrY6KOEfHkH
5kTlcai1zFBO1+bWpd2DAm4pZocYIQuYkDQ5HaYJnxdp5p1Lf1yGhWUrIUnZ9exRCis3n9Ul7zgB
EmHppWVWFe807QSuWabsuI2F19yF4dnmttSmrftK5lpLKE5kFfF1I+7GFEf2stVhTGxDejrFbN9K
d39nmJYJfb8HCnvtHqcfZGk8xnHcApRq8OS+K4+aaTjnIcGYyuqJCbiBgfg2M6+CH935uLKRgm9y
5z5YvEhzu4aXlU6cbEOqD2pD70AlIzCn0DmUuTGjAmKNl90DkD3GPqNEMkurJMDSGzhPA7F+P2+E
HWY86IRbOtpU059JDZ15NEehYedKZc1jX+HEmZ28WqKVri10G/NsjIJbfrUPbC073WUcQqw4xhMJ
HdkTJMHQopbX86PpR/q5u/8RrOZAy7mNwRZtLTzEQnl69cPXt61W6GTJn42gjwNfsJf8ZqJJxaRY
wWiPM9I9oLH3hg+o2VX0ev3+uxoTsLVSZ6Rdv4KJ1iXxKmLagiSF3P8DmcgNiqhBqaRQmRYyLJ70
tWkhllWXp0JMnu0Q/e91N83EDY03EYPJzkuHW7e14AktIMznLvHBx48w/KBV+orJr3olPs1fzTfo
38mZtoRZW+dng9jlXxXT8n6miTzPalGEgFzj9PWTEuLpBS96Khwn8zgdA8omIAfnOh71UibAwWJl
fe7FHRZFqNa07whoAYy1LkfEseaG9wHQZfNBxTxYa6ancm8wr0DP7JzQ4pg7AflmyOJhELxcmun3
Rfw2S53LLcGzetovjaL7qFxGS6VZibqRA7675+sq/vKAtbuTu9G/QiBfYYlFjROIU/WNzTgw/vSC
RASYN38KZhg9sQvav6b0S7LrrLQ8gt8LPjMC9i7VpI9hpkJtUW9KjFLia5i203oOfhTQaZL5vMJ5
wapGuBiJFf+WLlnVtErr3v9dpywm7gq5NNI2HH9/Xy+89ST+vrRDgqoANVbrmoSDdXgcnKOZEf7J
wbAt13GsmargAKTIyJetvd8UWdbfogE0qwS5ttkKFcMMtLptoEnebiQ63ooXNQl6Hh83EK5wHsqx
hKXCMCYP4KkLX0cPrn+47630dVoMFxNDnmWGUJT4JF1zRIAVzz2mNvO5cDrf0jviGyvdQe0SvT6D
4lrK0PiymoKj+OHYYw6dshu9X++aXOWjYnqy+GljdX+GgVFCAo84pvZ9H7ANz6/9drtYBkUnYFkV
GPdRuHNNC/6JpWr0iY+w7rPnnsJChckqNLydrp2M8zud6Bo3xL+kFlPmQgflv9DzzEgLic0LmT7i
xIopDoQmizHo8jNaOCmLVEoe7T7DM/krGfTAAS4o9HR1LBTdm82ZKX6AYjgemyxUSSVYQiKZ57ch
NhK/xmH7G/aM2Zzf6iDltggJ4z8nuDh7xr14GuP83qSdYUAfVdC883bwy7diCtNJ9J8dJhClkKyw
1y/DeY70ywqUpYw2sAnqSis32tijMcP0d/TDGWrsauHoe8bUauUWXuAOPUYmZg9IR68KPZftmR9o
wb0IYASDDNxoSbOkZx1dFaHrghYm2RIiYwad3Cq6PSYa1ktvsWEfIR2cBq6eZX/XyTPrwkNS3Yj1
e7DUn6H8M1IyG2cxsfupzeTRPgdIMdfheB3ThNs6cezL30z4k1clJwnoTOdwrnhslVPlQUtKbS1f
KKA1gFkK24pWSghtzt2+0z8eIVnLqwd99CuEZ8UiC5Rcw9xTTpN8lARPWdl9uPiVDK9LsD63fz5H
/Qm07auYZknbert/+vrUXUcv8Saq+HEEmKitiHKFDb8sFn9S3Fv125/NS5/DUk6GcNU8Ob5/cAHE
jC12DLMXZ8FImhUx/Us07j77EtHJfIAEFEXsB/A3i//vlHUErvpCSzpCD2VghSol+4Wm8LKAbB3h
1JdlkY95+SSfSlZ1vj/CJkCboE+0He+KuHBeQBIcPGg2mWcWzwYdf6a09RTE15NkFTwms/HZsyHU
35rsPs+BQFOZOsyirkCeIwHYy01qlweq4HfidZe81/fWmb8nBJyIi9vYZBc9ABAA78eBrNDHHTsf
7nznR44aIKxyyrpUgaSslf0jbvGYNTbzZv5o3xD2f603J2Mprp6BpX8OE3I+Bx6H1pU866UjHkUW
X8BMh/QGhu7y0KFCVXvn3Ysrg2cYGH5IujRe8C6SFKkRumQJUc3J9oxxhdXO/bODF20xcWYaBwj6
XdfdiFaqgfUAfHOdwSJ2xHFwVMARi+A+UMycPDMjhgm7KBNvfHnbCnfDa8IBOmwdWnKZU8Df4QhF
l/09ZQqxH7KW1sHm/zwUAwFpS8gF0SfEk9gF1gJA1CW1N68+lSv9e2aUPvOwRWmlOuXLU7384/Xa
9Qr+OuEogNE8jQFstNBdH04rnxaIifVmwnn6CBOBl3dYsEUEVhWarHTVAm14coo+4L7m6irG5AwR
byO2Oi7knw4sDK07nOh4NVojqWLWFFAmvOdrn0SSwRLJ5+f6TMFobO6a7AqLOtuIat+VAei1mGCB
6vcEux24L8Rg/1B1nLsdydCAiyCawImOlDudf7nJ45n9J9q82lEwnjVUqgqf4r8W4ma+HTBxSp5n
q9w+ZisU0lXI1KV6MML9Ax0xNrpxIOKil0zosx6eKndOkY2D4lAdkndkdzLeRT/hOzpIikL6oxQr
NWA9/NvByXjvPW2v1Qzab5e416Gu97IHqLjcWgK7zkSpJmLnZgY5A4G605vjqLkI7lqQpLRJ8Aw5
pd0jre8RVWSR3e3/SblB3x0e/O5ickGrIsda+2M/4a2LJiRQYvYVClNoEabCeXxdNClA+fsK/Wgo
JLKYgtDHxxrCo90JPLyGBI9A7q/VRbfvKrI1oeDFAkisgtH38yI067iglOP5jz9Fu5YIJEyazIvV
jjfkrU46EJJB4IFxiRN3QHjU1UD47McOzqOGW/ozNiXHnmlLi5YO4mmxK9qmWemeLiT8PizkjkRm
AQBCHoi9HDkXDvTQ8+hiRpnG+aJUrDh1OWJ1evejLaTgTa/HEintfikrw2DfUt/9YpqGY7RF9JWr
Ifn56XAI7TLyLIGTUJqQEHuTxIhEadyWqE/3lHnFXAmIwzAHoD2wrD2H4XohExyY36av6TSDRPJ0
wXBwaZ0+qwHAA3mmXAaiqUq42i9Puu6fHPSc2x3KQjDed04FkEjwHNp/D1H7GJFcjllnQkLy3kbE
kOqZyRl6dErceK8uNgvsmuAF68oVt6xUpCjYChLVqhYVxGiP+81Q3K9bSvg5hEJ4t2QUa1v1xoRb
L8gK5i+ghodiriITbyhEqqH2WXsBteskefemMZBsUgDuMBa+8x7h0MdCks1PiUjt4VwOMz+sXUC4
jgvLCF4StuijxIQ4TBw6Ivok85MQ7nnk6AvhuW7X/s4dCbHQb0wR5AfWgqZCm6YUsRJoEMPzcL0B
94dirEqWgDBsiPDqmz1QR3GIS3nV1ibsg1SzSEFxJAlZOUZzP7UK8DlnoeqhAwhmCJw+jNUQbJks
fcbE2TUO3Ma9UuZhv9aBA6sIY7CUjJyA1/z50/OjTyzfEuLLOlQLG7xFp0WyL9vdDOFSntI4Xs1M
QL+NIo0K0AiiuvKOLP5QeeqL84u2mH3+pWzOxWfLYUdCrZjXUbQCFAf0oRtGZSOtE70wi8L/O5bG
SCWI/6mLr2dEKcSQVEie3d42CzDZ1ZFKJK0l06G3Z3YqgPOxjKvMaslKhWKdctUGRiu3GNo3eIKH
S7qHFjn6qGk61FxpW2cGdcuGp+j02th0mtinzT3qWoj05CwG+zn6AYj95FUE+3djqw6dpojIENiC
QTVng8qAQLKhHjt1Lui4/2hEdvjDEyDdhJdhp1OyYkPX7kjCXctP5PN/U0z+A614CeBWrSCCTm1u
lS2baS/SjFmUEXShIhLY/KQqPzbST/uJOIhz2ssUcTthiQUp6bwkT5kUsRLENlodXYyz6AViZG0M
vOkhMRMwgvl8MvP3pczT5Y8XJSak9tzIj6VjFa6P9c9gA7l3KHvVLHTs121OaCODRR0GymfhpGdw
857qHx+iCImXz4RTgV2itUo/KW8BttVU9AdWJ24C//nadCXjBPyaueNICmCXlwO8GeGD7VxrwVND
FU60G2fsBGxhMafWXWBDt6sDK0H6hW3t9NEBAU72p7l6f6jl3g/wm9vpVNzJgWRt2K6JT4Hwrurl
aSrmnmN2preJAwHiXqXpaBcQvl6pNYYnYM2/wQjMvN1APq0OM1jJiaRCLoHEOqWkQWa6ZmQ6CB4S
nifnK6E8n4crL/XIIK0eSFWQTTyklbRibFbrbXDv5KTa7GGDjSKjc1eQd/UjSbtQFCAunhakr92G
35d2uwFb7rIOujSvSvx8jTBeY+yyjOsRyf+eLBp8WuxblehVFkqX6vc0sBFJmRvDesHqwnb9/9Zn
yDlpS74hw+1Yo3YCmRL57Kheqs+hhBurk4jmA8pi4ONnvXo4xAz//3Lx9jzLHdJWe2gUYRKxL+rw
bJ+VhpHACS3R2FFUbEZpKDMhpuaFAAD6kGcu/UE3ZmjqPK6I0LkeIWhaPfed6NISydB71Oz+rUE7
9Ou0PJ33tf6yebXb0cBAvQFsLArmfFxFWe8b71G4VsGe47o1rkyC77iFXkMmr+LctJz26NMtU7P8
U+PBwzg0rz/GBReNWatYuOS8vVnHQXvRMfKOpONx/ROQpOnKIrqmgpR0Lr8291H5OLTJqhc2BYJo
d/kslEB3wdVTT5BQeHvPR7NRkWe6B+fse+aU2qh6VvBimuBVToY1X7kFXdJahVCn1M9lxzvBxp7f
5xIHXYQNHkGBkxYmT8fYC5nxc8awV8KAA1mBkBHVWfw6YSrWeiVEB7z5NYKvk9rypVT5DoBpaJG6
nrItXU9BWkjEQ6XaKLF5wL0A55nkSHu5fRynDY8PK9dq/ENSO+/MqGirf0oxbxvkQspdR54FQdNl
Dq4eNbVu9rOMbJKiE3BZ3yzycZUnVLlfEnNL8Owb03/p6clIYU8dJzwDlwyYLOkjk/Vk4v99tr/H
3Ot/L0nQeqb3ao4OzGcOPO7DbgLoWe0wb286u9TQkEqlAO3JpPKVoK6QiF/hOQZ9G9ALrws6gENY
Z2obOoIvX1mljQSbGgFmkrhbZbrF6wLxG0zg6JA9n9W4hkpoOeVZo84uIz9RYHpMcCbIhmyHCKUu
m/F8ERlS7kB7n2qu07hrWgaG8GYy/3F5V0fGkDk3L7QyzGutdzZ/iQ4h7t4VOwewXcGKhYpfW79C
pzo6Br4n+lsICFQ7hql2y5fxSTYBVe7luVVb/zSOb+3E5mILOKPcaav+D4SVG4g/dv/CoCWzy9NE
0MPbJwR9reXk22EuPgNpqH9sJpOElQgM8TnWTKtkhn729cq+pVKGooOtM/fM3M01z1gAufJNZ/TG
jaBBM7Zqcjq551yTlR7bMpuf9EjNXqwjPb+MQutC+M/y2sa/N/gcLc5yd7IMG3kn/aDlY0NYq5z8
K2CWA7If/4u36sdpoL1OnI4KhbIcvivHIGssnt66mTu/Dx4GD8eEQKr5BsX2rT4/80sU8oVgz8QK
8DuVpWd/NbD4lXihN0aGwR1rkgGU5t55iFW4VdCYpGWsw9cKI4jqIa9G9qTxAt8F2MBiH8CuFmyn
y48dG2jp2cLp+fpMfYV1WfHVFQJOwx5lEB6ZEcQdC9b96ck0mAGQPqATfSKYL+qCSl+hm3IjmqBs
qy20yHW1BcCLBMgaNi2AXloA5qblPqeiQe5xKAo29jV/eNANhBUI0HQUeusIxeJzb1PNbDEjpZJp
4NOoeupgNKQtpJP5O1IsGFMuvd9TJtVYU8fk931WoIH6gcLUI1gOORspMlsR85lyTMLTuPTgKG8o
ma6FPx3LC9ma0Xrw6RjkwsvMNuCZb0smVqWgB2lpDu6vElHVqJsy3knPniid0Vcp06ilJ/lhsQkb
+GICSBrhxN0OarO6GJwGfj2jAfPxhkhPeiIg1TPqbvmqzI8zscN7DcDQYgYOe6kjlBVo79drb5rI
Q8xD4qvNLUBX2mnPm9cY0iJEOo1L22N5P/hXkAHU4Ga4QJG3Vw6hsd27G86b0fH/NVOdsMQpxskV
r0mzopHUkctEaHFTqawlQ4uTyGwj/XnxFr3RNEntPDt8pLa1xUe+A7zyf2i6UDl0oAksVPEWH7Cr
Yp5sH1lqUu/jgl4nTCPj07Nv1PPdab5oV6dnSvQuXYySKqxrBPqJdLatF3eRTNB+3UhQvqksFRCa
oOm7VUuVbh1cl68d3XsRquAkw88TE+GpZE0s6k4COsp4jILnFzoBvp1sRhOys9khOz1wB3OllU4l
vH7wkPIad2bPdrGQBgle4N6zo6K2bE1DFunu7nNGdsoACjhejeqzgAIqxvUHFk/ITKNVDKdEG5Io
5SodlHCKGLRdXdHDE1BQBYaaMkc8akhXO3Iean/8sDf/N5tkkanqhjk8QehAMS+XzN6mZukmHo8r
7vkEjqQy8j3dpv6e8pJIQDJai9KoO2KiFuNR/rkecG+1P4puB0JR8bj2E+VL7qhIVNYADmf+dMXb
jh5pTD/KgphTiLeMnkLJ1CLJh4hnZGUdjGE1gxc20HBrrQhV3dkxLt0tIrPjoEB1jdY66ywFD9Qo
Kuhdk3s+UmBEg+n4DBg+V70eS7BOtCiuDxaRG0Hacum+UXuZR51j5+ZroLWcOgFLnY2BY2lSiSqJ
xXsSK6OmSenzqWsSS9onPFmEIdKsayPNyDkIG/gXMQA0C+6HEQADD5VxIijtkJRzf1kzCFcwYUbj
Daq4ONkDFh+z2RNl0wHiIhop4GZK7P5bUOkUtG3QJNnuHYvpCuwPVaMU6Ycifq3SIlhbzC2E7+Yj
YZfWHXzjTjbVDVLCl7fCxX2OnSDdr4uMsPOppdJTSVQwJ8uUzE8InwDZhF5z7VTL36rFD6jeGe2D
U8th3YDfc7T3EAn8ydklnDTbbu7qOAiA+RGQjGpRUbNV6ndnUOTOLfeFFLMdreo2+vEEzoXMx4uK
Yy2cM0GqVkK18T7xseCPZAG9I28PGwG8tmtiti6J0OFBLKAONc843DOsxHII4I7PgSdDYdVRIRLf
z6QYU/QA0hqej4Um2ykiR4ivIARps2akucOBba0wjBLs7YGAeAtVblyVOoyKcLX1xE8KyfX2fukY
g65EycDNsWMyq9xiPIQiIGYm7gy+p3tUdwjkfK1ownHUb9GmJBak71dN8tU4hXTEsPy1IPepUSS3
oxAkAN06Ir/EghUu6bqyMmexpXIbVSLF3WJnwz1Bh3GwlnAxz17E6CCrDXq838/Ru+0kqGPA9R1x
nrh9p3h5ZGRsa0JmUTWBow/PGk0AZQzaJMPSVMyojTApcilleiHgZCDGdJ9P5XuAsRPb/GYo+w/c
h6XDCWwRXjckILObv4IM5H+toKuRnVAuak7phNqAFcuJttJP+OeYSbqjakvI/Vkd72LoaXTR3kkj
HgPA4gmMpoIkykltkAk/sjJl+eesb8nQRBWgrJo+3sVUyX2xw+ZdCcu4+7uGqH+6GOFgRkuu33wU
HaifOzK1prOg18Yv5TB/AXQBqJ4l5ftcVJQzSeidq2mGHzF0fcNgPM7Hzke6mossOprSDxLQUzv2
kzj0HXs1UR7ryIVmQBR0Vb6QsR8wF1VB1zTMV0WjDtR+46xxrtXu83eTkyrHNCyjGCuoJLIMHPpF
a5xlC2ty6XiK0gYrC2DY+GN8dovng4ozD4T6KuijbyR9lkPm1gBdafNKBwdW/UA5CP944vuntg1Z
pTSkBGCQUh1qitYNupXOt4Y8W0Bo3lTdkWFeZMELebihq+01zotKuaF9lxyENsu/0cLYgjq4n8CL
owOO1Ddm9IJVQENlIK/fHW0r9ZgDHI3T6xdYP5OMQnoH/7zc/M6qwo5wWi/sXandRRBIwhAq/pEJ
v0cuzPsXIYIgfCoNpbCIrxPIsNEOvpa+KPAsYgGicxmnFr9aE8LEOvDEOAiRhgdlqFQ4qFu9yeVl
9s2ee5d7pTwwK6z/1H7/FCOC9zImsaqi8DtbIUE9TqyTKV0LPQSVT4m93OUcVxWuRb8/UkBh46aC
Y/MP1yz8xPBKKX40OTnPc9pnaeLC9J15b6tQXS7y/AiW7NnxoNJc6WE571J0GrV+5YABMtoHocC+
mIHxWxtW/7vqYgHqpjMsYRlhlEU7ibUoF+orzcxQuFgf++dsnLbTytF8I9fzW++rxKDocVXqaukY
QVW5Vai6pVP9kEB8Feu17ILx8mmSz1CboASzrxmE1QXJEADHECwgCPgfB46BIlf00cIHtOOMI+TB
cfIUM1T078HbzsVxSlOt9iPzuK+9QbP8JvqcfWCpf3gn1d1a62p/ON21p3WQB/f/trHihCuYm8+7
7TCEM5WgGU1nhlIRamsdglTJOONHqjlfAIoOD+TjOnh3tWXDimOP8Dquto4Tt8uFMkh5cvV212qZ
pa1XkbKX42XUmul39//sdY9x8wpKBk9lrB7dbm8tXel2ry/2BOK5Sh9dkcpLx4UIcYgh2WGZaSa6
8cWKdexd3/smyN6bWb3iqNYaMt8azoxaIc7Ga4ymn+la3dAx3L9H4vNfT1ysU3eacyCJwKWmlDHK
Udp+K6M4HoR8d6y1yZpxOSvK9kJE139jcqyBQ0bN+u8rqikjtJQYwqI6MVUJ+mk1XtLVW7rGaJIs
VN/uchPfx6GilqrMlzRsxw+78XfMR1EELL1fyUvEnHIZRMBqKFU8BzoXPupBorsvAiEms/n7VWIg
J74adAVMDdaUqnMDiFCfQbtucRJWkzE1iIAvC9MuXMQsMadVTsWz/f/i1NDrVvfm2+HNFOXWgb+a
Qc3F8S+v1bv+MRiSeC18QhijawM7nBRn7RmQ8W43n3RS3QdnxEQktDAfHU2iEtvydCbEGFf5T8V6
3uHBL7ZuuJ71+3hVcP3nqqsEemmZ2YGz5W4NdrOlVZW6eOw1UWb6ybPZMsl8qnXfv4gxzUmufYPw
WjUaHiw7IJDo5IEuAMNKw81poCKOFYldnN4zybVU9qfcm2hrxxmoL1u1lFbEkuC8X3r6b/WgKTTf
urM5hJwe241UIBvdv3Ot6Uv29zOT3vIqMbDqUXtbF674qmeEx4pX+2vkXdQHUtPQEGbi/44rBBOK
S/IdiThx0r44osnI+XgNv1La7w+s0guur6iLlnz0i0ncdwtPxTeHoI/hugT/GH9s0F2H2iRCQ4eM
c+vQo+W1npDA9VJE4sr78yxpMOvKztfK5lgR2BexDzjn8v2wDtBczN5ExOQJ7zyzZx5aSOO+a9Ly
h4EkfoPiQB5Z2xmTBMFmpDYKghm7FARZrzoD5s2tAg2ceBxe4tkuAOea+mgG2IErpiNYqEUH3hx/
q9S/NwG7Llej7An62BixGipub4S1flS1l8OSb6EmQY3qboLUWk0DUa4bekv+tL71G1amq+IO9Q/V
IfD0AFsrZkHDypR5s4vNcyZXFQGTF/uF1UeBjS4VqkJ+m5/UF+NJ/Y1CDhp1dUts62Lcq5yi64P7
1Iu9D7VLk0VpxfMudqsaysyJxwj7BFnMDLmH6KjCWvLWyjIOFDZcuFFZbNFlcIbCs0zt+g+L4iqH
vvJ/KV8vFf97vouAGhAcwxYVAOwablM3UyJdbHGjEDJ6WHSfe3DVZJyk3S62QEpCKaxLqiVpETRH
embqVlCXZJitUk8L/Mh94Sd4BOT3mpDDEy7xTimTEavCohSYDtecf0pXUJZSP8GmlsC505b4W+gG
OOGxa0Gz71a8durObw4FeaewnTFo6VjDb0/B5jV+C9c0ys4Ms0zIhlUFV1fHC0llKaQ6FCgx3A3A
+uCuzPhi/NJuOMkF5zit+f3wsa4xJO2s/MTUhqCANL1byYkVZ68DDrh0XkFb0KchOly8bfjf6eTc
IkeDIR0uH/NbDea+5f9Hzu5zJ9rz1oSKCSvHads3lKZZr8z3karTWUgFyDZ8nT9JOB3h9nn4OMQW
xhA5QEw5ydmeL49zE5eEoWNNrWXgXlrIxF6uX1T9+s39QWy3ieqDnv72l9pMaj0j/tKYCXcP4ngJ
caVK/xfSxKFDUqhl5UC36Gvni7Iax4Hsjyp7RBkl8D9+Cii9oRCwLIoQFha/ja2hH/QzBePrmfbe
Xkgj4AFk2miWQezch0f+IGsVh2s9ZJRXeV/4ZAeSpTeGmUnXmPIvJ1O6GjZTlzZfyNCAgtlGHiTD
g0kw1mI6HXU44zd+WSRvgm2GlWyZr25De06vEcroP3rbyOXFLa0R3Hf7bVyGHjBsqMBWOsJd241N
eJeZ/aIox6bczcc5Ffo0x7jYtVn85QQfPrW8mw0EJK3drVwH6GSLAyDS7yt0hYYkZlZnCs5oTdCu
Pzmbvdr+ripOwFNfMSqDAKYAzcEu28JZiZ6f6KKPe2PdgaDCI8auU1fkEtT/TyKObfmBLzYlAk2g
Z68GRDgOIb0/fM0SnPNDAcdyySap9d+TrUHzSWYzCNM7Zue8ucflckhE5sFHG7sd2vrTJ8QzOseT
0jY/Ng/tnLYvwh6hWbl1CkZsAGjKDlVOh5bGARi9tgPqvM8D9NSIC8kaKvW/AotNdbUbFs62+5wT
wQPfF3YiXMcDlGlbQgMthKVkWTawX3fPpjZKaeWVjWY23H4NoRrSZ2ek+OIJeoTlZ87lEIZSxSbV
Qj9MnIiMYN30F+51J/Ki1Ds0/w25Kv8xNIMZ0jqITlpdx+VnFNM2lMJJ04NnLrTgDXnbFg8lKraV
drhjuEXBRdmCKCXedNSo0fxC/h6fFPpntfKj8sSJjVeY3lsBJ+qGhFY0gsFooT8KIAU8owtLBaA8
wv7YuS/IhnjWjkKZRJlVAKkaQlsVG4NF1v2ZLWUKg102zXojGxbyO6H9Zn68Q9zEGK/PWgJXPykc
I76O0U7/D948D0wZ+GF7n4RLleNTLYz8bQkfIs6SgjzflqBCkwjnAtzDZbnIDqpwVArVOuHQBEO/
9nHzOYEFKXFQ24oO4qU/3YmcFeLzFpsSOK2xCl6ovE5A4/Uepl8r8DpOTE+8IGJ4oUPTTnXjd70A
3qerSU59VtfH4iigMX0Y0rdl1SSJMMgqi0kMWuLQrgjEynnWO9EIRWNFyEkaHprDdCnBg3LcAl1q
JTXiCXjLaLyjd2Rv5DiAea0p9aM93pLwYpOIKdC0EvMuvlCgdrFSSt52nbDiJsBptks0N/R1BKYR
pZAmttggf1O0mIpcjP3BrpQaqTT5V9Twg/+zmFTY/CWn8wdzYHrB7Tl9OLPGu1V9B4697swRenrr
9kF8DFLI1CwEqtrklJO6jP653SPpXJ0pJTgBaXSu1wbpAonkf+aS8ct78NBiiwQnaiLGn/D+pOum
oKYxyffN74g3OLiTpifCrhwwuCzAFrMuMPaBqXgyKh3qXjJuiaPJUOz9Dl4brDrMvMutOeiQCwD1
boCqyUPHpEnfLlI4p9+4mrV29FVWjAaIv70oUu2fH4rmQ6/e6GADAb7WtVOP2erkyb83zbZIJ6/I
yOAg1nR11E4hAF/B2qwUOmWn00RNUmf3xzVSJVCKCg5u03lc+R8j/Rd/GvZuTtLAmnM4PJbPN+GY
VVO3314E3chUVj59yRi8bc5O06NwkEzdq3T+RBg3R05YFi65mOxwgd+87km3wSeTOljxlJ2jQqhy
uBURl6m9CwZCjhHRxxt41Vhipu8oOCpvRGJHmt8ZQ7WbXIHMdsv5ahIhJOItjEuTCSt9JT7I16Sg
HV7E7PLJmcwYpgIPvHrvdMgmcoMmL1cL6W9P1nviZBlwRY5PFUUfcOXqdCfR9eKIC74MqIABycyo
F7HIuRt7py8SnfA+CDgL/Slp2pdOD5KvZl6xocC8uoiBYFPaRqAMmmdJwj+CFICTGaljnzZkyW7Q
ncc0YWjxYLIL7yMg1FgSMhr9hUAFEO1UjTg9dwRElDsQ9Fjn9WYULbx3YyuhLMeYuqE0gaFKCG55
MF551uzj3CLO1hI6QYKZ1T7lEFqSU6+VqbDCAbIIzW71mC3d0RrMznpkIGiqCrMEVqNFPjh5Y80s
drFZhD4hzgZ4Eju9Z6NDmn782IsS5AFqaarm6OoGdQpfG/zLWCjzp+F4NBp1uIAGz2eAUT1XITWX
yjr5vZTXO7VdMH+7wLzMIIVTLaOCMozqXZx6SlGmlnJ5fRRxL9n0sQ99/v0NvYJOngxIEU6BwAib
JEwnuSQOXf83HMXYTS3mmreDS6McbxqB3ADuASuIVH8KIsuO9aUdYVEMre/6IteOqDJvRqLKGyTJ
GD0OwhKKoczY+h5S6P3RMVRFswsCwvXTpBouCvsj0VbyfN7+EofbgchpD4bl/kyr1LDOfBfRbyf/
WK4UeMp96kmZAOhbd+EJQ7vWFsVbWiOf7phJwmNluP9AM7mm1FL37WiHYVCAzb0lHor6/v957rWm
e2Ou1Yfgu/sjiME7Nz1/EOdAF0ETEIkcUEfdwx4+6bItniD+7Vvpn2UlRci7oIMxcBHwKvXKUa43
3seRb3SxKetYLOv/8pInNi3nuxkhYo6RVk9341GcTbSVuVKHcNNhNh/+b/8CozXazJl0ZQGD2r8S
reUEoY7rb48z/OCwCKvF2Gxyz2gZ7ixh+ot60516kgXqQ10ltrN22zgtzyROBtwgz8KQjMio/1f4
68Tro1DRLRfEMubQ+VmG3AHOgUMJz+uEvDNLeebW8vxgSvfmqLaayR7JEHLRx2+2iiNzQhAeO5sM
hcSEoUB2H7NPyy3bv4TWey1mFokRM2MsD19rxF526cW1FJVNfWi6/n7aJpGV5pFP3OUudSKMpVLd
cZvGnx+391CYzm4+jX133qPqnXNQ/O9mI2terOcYe3J+O8G6DdWoXgMLSEk7aRnn9tnq6VJo808Y
i2NFodfudQyL97Eu3cVxFxUYxs5b8RVMgzNtofvJgUj968//Ui3kMT6mquQ7rPICmqN/yoK9sh40
dAXh0lMVRxou+3RnZFzxb4g7fjLcTRB9xcABUbsQ2G8AqNdDftk10hkXofcw7WAw2mdf1M9T25QB
/np4xBli0SSjFFZtLhVP4+2RTLakQMKw3PQ+KIT9m6Rp1wjVY/JMsdpPkrlg2angirtda+u86Ffz
Z6aZcP8dm6YJ4BenzrLQ5um5WZ0RWcFUZXvYc59gw1I6+VMGYwKT7We9hfKqVaWU+gx/TRBjMOia
qsnoGTI2pedU9BreIgUiv7xY63XZFqQBKMDKaudU+kUqX9izInATGkfZ1j7y1aPfc8aqIMaENK1q
w4G2YZFHwHhgvLvbyQ9u8W9TOLSMgC1mK0NlsvtdNcQeb6Skf1Su3Z6OIH3bgOcH/M8fwka7w89/
MQPiCEaY/YTHJPeSuCNTw5577HwYtZw5hADZtSABgrme6/CFHUl6CdIzwSnaOI6vj+DXwJyGYUnm
2DLPTNnD8xDNkl1MjwdCsOn8I8Iw+xCY9oozlNN7w/sOcILsHLM9WxWDSxhGgLeM6oDICcnGxiCm
L3edjpGs9HmXWFie0WoMDctuL5HE+qMZZPjTqLefylAn8mY3SxiPxcwQJQfg0bL2U4gW/Gwr7XUW
a2rgrkLNENoHMTGh5TIxA/lvRpI1xjJW5rhUKMS8T43BEXgVI9TSAxV/s7xHiGuTDF0k82+rwU7G
AL+IYP7tUU7tIeHMNo68SLs5RrxlStq9aON8HXR6lZhtllUbkq8vLmjcxu9yt95YTG5/9kLu2w77
gIycLn73mmYFkElxojPUWv9xOcsIPOEM3jVqeRQrpQ9w+xpIMShznFL3TbbxSxEEUbqOIKo+9gCT
baTc25gM/u5pSXnZYLEM9uevfiqOhShq/YzgAsdGSDjKAgXvw5lGuljrR7ZRpwZhDDczO2uQOJsF
G7SQYIpDgOdS1K9Y7oy0wVsuKYn9I8i7jSYSD7fEWxgj7pZI4bhxiexh0Zds5miS4Efs/wNcaxNL
P/T8q3cOKQUcfcppEiODkI48Lpnw7A9r+/A9ygzBW1lHunaMJ8tIxOYbY0562zeV4ySWumao36Hl
jFbxehx/aQl9+RxrGBuXlmDY9jkwkXMt5urg+TKEpT7JWRIBuSGVNi/aAjk96gCpU1shBx+4pA1E
Kuw+3GkJOC/qUqGM5dKIsHjb4RUN20SieyxKNc8N8SVmREwQG3jQCwc4/SkVEVxs2yeFiSnDvClV
vwJmvEBl9S0s2wSqkqn7mIO1LB6EAR45cTk1xJLGs+l1ZPSLdrUGgp9L6l+5wfGbH8UYpZGBIesY
2yDw/fkTmt0RGpiww4mrEJWNsc8L45qbbN8dXOvFYR2vBAd73ejfF8dtujrYFZ3L1p3jVFPQoTtQ
rCnJqCPXcNeON5nEBhrD3YblNDyggGbPDCXT9p/0BZfj4vT72sA/vWenIIEyEGSkyBKnJjrw5wib
/wCgguuiQJzx1wxl8tiMwpSLiTvUllhcseZWSkCFbSJb59Ra/nJxBaNU536I1UXVDMgAn92EtQQW
8g1jqYWu+gtHKqgNQDRui8NZtYLQt3QB/V/Pxb39Vcymx5xnWK03As0x8RJT4t+0Pr06ep1yTfHi
emcEMUBouHVqMQT82lcVNAHHcNHIfcd4ZIWXF6ibIQ7pi64B7+4vafslwt685RazKi6kmHvk7DwW
3vFbVRjyuBzX8ggrUWnRFV1Iji6ZHxMbPI57RK/+0w0KztZ2j6FgCvw1AM9u/zfHjMA6BuEZiv9H
b7xynC+rwHFAPxMzU9YozjmRM13zfCZNiaBAzrPHOoSqtP8K3lUdfZwL3Z9o84F8IAmp5lwxHv7B
B1hBGBcMTkOtSPNaN2yut7ojS0DexoC+pT6FdL4ISU+uDxGuIe5rPXWGa1nKhIblI/NCQ8ol8nlw
yNw+Ud408ufU+7rK1IEwvGZuFWKgHjOmB4+fvcphe9Y3eZFUHnGWY0VhIZphAS5yq8n+/EeNjjqq
A+3ZxJSA9ycADqK2EvKQ+BgCIxZAEGwo0X+U2nLkozcu4u0XGnEoat2/V4gTK5lruJlJnS9SIrKB
uzZW4wCTfUnaR58s8TMoQtlgdZjPk6OzTOFPegQPdUmV8rsNn82T7LdQYIIUjw7D++5E3jTpu6zv
BBcbbeuXwtq2gC5spEWvb1r9pWXWy5lYT3vbliKt2kyfLZ/W759aetYKJ1FrdN15wBaxp2Pz/CT+
Q76SSxkdrsbT8iXgXX6ldiIWdpJ09p18tD+q2UK85p7bY3f5N9t8q/wsVB7YXyr844ptakPg23hD
dsTCjvUsywRTD/Pb/QUZojG6g7uxgV+lgLmdRvxG46OJMl8uunWyhB2FhS7f6Xm0hMMzGu02lFxU
/GlwmWoR7vjRqk4Gx/qOd4LKqodfQ9XBMdfPoQqXxI7mtKMsVymylO3yt8Vus8/OF2jhboUC3BIX
SaF41dzer68ABvKGHCYP9c4Grc4n9C7MQKmKJsDgQ3WQXCXD1boMjt2kwmJ2wN+Izorszpe+Nh90
FdHOvGRm62/tqjYrDaA5upqyrrubvd5x1OJ3hsM0/zr/2wQyMPk5OEOJ/iDPjs6DZ6m4VQ3bOcEf
xlweqNi80+abN7YYN31gIJAP9MX4X1/ZpLO7/SOzcQk3sXyBw/yM2jVPWEU9AYbJymjIGxeRHtZp
r7BY8fA59DIclmmJWY+RSI95sBMuedA/jFmsuCYpdCJyfWGzQC9webvvoUlgmOr7GV5vt6xwR2SA
/C/ysKW/IAtFtB31gldbbcOuWCAsDDxWEhN4/BGSOAud2m4RgMnxP5YIb3WGJnxlCSlb7JMvDPbG
NkjBNuckFi/tzXYLhP2jscR8hQtq26an6gCFAKnSkeB5G0cJ2obJB2hT0xTYqZ7tO/+0my9jnK8H
xVDdWPrOHgWhETqYywlB4YDG0V8kQa12KP9Ra58d4GG8IgGZ/E+IpX+b1cL8l8TXSrWBV3WgS5NM
J4KE3uUmESyFIo//9C8SLPkaDszKCkCEdHDhVB6a0i8s7PGMHAkgINFRXJSRoCpurQiqUelxP4aZ
LmvOaTxrp7/VEmXihOSbEGCKD5jR1Gx1o/RFI/75mTrOCYqcJHI6cFZ62CgD32AdRhTDNYJjUwty
wbgXojdzQ8lAUF0bRrvyMBA2KqPn00DSHbmr8VgxPnJpbmaKhs5jTtWaSYPOY6+Pja6tWr/Dq308
i2TKKevCx1GiWvjNGsCjB9K54bMktjZsvNCtTwoewmybnLMQ0+ViCSJXjUmisBzi9F9MF1sHthDD
NWE5miWZNOk345TFNWyTrcK3Y7qhNrC2XX4Q7s3oOcOov1ADBYCDvXpyhyr9ArTCr6OWtj8HT5Yf
1/4qsNLK28lJD9mH/LNYDS57Xzhb+OiK2XmNAANcmqkVfmjLdews3vPuKqQvS+5kC+AqZjKkI+/J
jpXyaoBDudgXaCnjUbU3t+dONdmTvVaOlsgvarSUgXeP1grzFOfL4G7BeHY/FKIQQuWySuo4Z1hN
ZmOCPly00tsDBim7ykWdwP0taKNGLKONbYQeIvCxt0FcNyuyskRT2TG7ZnpZXOSB+6eReuvq+VkH
lLNNbD1maJLD/S/V+Z/Hjn3LlQVLgs+18tTtE2j8K3GafyWlG8KGNbZnLacy5OljnGkA9SNUbpoy
o7Gl/UMXh5igkF/JSZ7NCiAZh7JZh6B90hhkvhGQtm0Vpc+opK3BRinspMsulJnTtfXnmUyZK+KH
XwGKDjk76nxpYm1NzliYE0NPkYDkC7gOMtpNqBEB16WOecGZ+CaYDCCOhbZp7VFODXH38IE9YiQS
PbVLIx5rAPLZYoXGWQ564+HB/ICmZMYd4+IRdTcm6A5jdtm5UsCvRloVF9CoSalzVzjy73fTWF/K
erMGubWjMpk7HpSshSUvaeJK7UoRoEs2P1GCkOXX/86tYKLi7hM3pP2TMZ8+XUJuhql909eAfMyF
dkAmlGY+yIKBqVW2vXS5IHDSINHOc0/ufrkmvy9jVpFu4lh08WvZHxihtHA0jCUtievh9auCBXS3
M0JCESDJwx3DcCZoLxlPWKP7xNu/kufk7APt53Pv1uFsDt6tIsu2KqaP1100/4j4dg+1gZCfnmL3
5xm7rUx8UW61z5e1Xon1T6eBfbrR27u5ILjbDuZ1dCgZkXKj672JkActPyoFOuEcHSh4QW7ySJ6V
5FyMxMtMJ7mWuRAvE7O8OTjwUXZILOa1kS61rFimy6bCdC40mLbNmsTIZgL6Y3Rp7i3Xiva0m6++
vnAMdJHRdIzNvJP3/7uJ7WLKw5k8o4uopJ1YZi+htY3cL4pVdyuPBFL72EImGzxU2eozH5P0UT54
D60RPfXlSlBL+FZmTXNaDVdkcXVLGkXBp9isAca17R7nsZhHrDEA6VOlmMWLqzD8VdqIxj3wT5gy
gHY6LfE1mZvqRwirQ2YIIHRng9HCCYrRT6pylOmgQ03Swl/tJTzzQYOVX55rKMWv6AV3poeDKiHO
g5isJmYtsdeTi0dHZRgQzND4QzBddjzhrECh9ns5SMfTMK6lBpTKoMNWMfaurFHpEnpdR4DazY07
cdcdALQ2Gul4VCtiAano6cZHomFY4l8uR1GU2R1MkwhLPhYYKa+8hVQA13FuVwdrRaMIN8Rhfd86
wluxm2ig47iFRdWhi9yU18Pt8dW0Z2n6EPHxyjqfpRXaPLfZKCDdawHsOPal9HaqpcY5YfMFEwHn
nEeIASyhjBFUwkdVq4QEFspd3u7q4r56vkrzmyOYhVocO/w+PIo8rEXJRjxZ8r9SzroW50e9RZyM
Xx6VU0nnl0GU64aBmnmj2g5D2qnW3wP6UiOJPtbPeKAc/WujcPirqpNhenVsxhVLTnWEOEsVAToA
fQOjWjpHfgEN9JdAC2CcVuPr73cXQMXFv6PUs8Kvoa12yDiXgIEaOO5rDCiiFFnYcxYL6m8xrmui
JbUfruVCNLtOM60Oe2pTwCRgj7M5WgqAmFgjOLvKlb3dDoKMQUwD1wteWT0tKzAUXDiiLJYapPVa
0JjW2N3laLyT/3LDijYNlJOJMa1dNKQ+9FMO1xtPvFBhk1UwEBQq1yJqOX3+HHVz4glu4sXgGoec
o0GBFdH2TfDpI4V9C/gjB/RqHj5JkcNkhjtDoEQnhPRGo+pf27wQ16YTpXObhoFxD5oM0f0juRyc
J84AKd7qZoa6/vEaMxDwg+P/RXSAAX4uDXqkq+3tLo0yMkBy/qa6wG5uypEqh9zGJG2gVhodDkF8
cw/TTtY41iVecG27sjNdexwceePfGTGwEFP/z2dAwQTEzeahbNOBXULpLrI4eY5BmVJ81O3bi56n
Uu86XaQcWrYaY9FEyVlUvSMZJRGIz0mDrR0+fojxAamE5n8NcaBdNVy+PG8jtLLkMHiU4IDTRAPH
Y3bMYUejkBQluDLwCLnAvGqp1vhNpzypeC/WG5vCWM5BfV3C2jbGi7C8217PlIr7ZJq0CQX7zSDf
7cUB74u6vcx6uq39USYCUEtTwSCpY+jZzopR/KqZV4Y9NHZrefE2tgMfq44q6x2gpN6RUrKkDr6/
lxEd7mdtF9+qy6nDR6BRhZ1DmHxDgGAHNzbxP/CDygo4a0Qs5+mb78OHfy+NlOi2R5cTFBlO5M4u
7EQax2CADp3Du41tNq9PtEHZNcUhss3gPXR7HqWggiXII7UNgRmR16MvOmXkF4P4hpYiRSnPDP5k
/LHF+dUGtUm/DHt+cAv9IWLnv0LHgQJPXkecEZ4EDMeh0OX7OX0N0jG3iyNiBkCLs8B2OKxkijFj
cv0LmmnqRUDEn6f/vZs4RViR0UwKJrMTHnOGW1xHZ4GmjOpI++VoR6VjWJzRM5Z4Kxz4KszWVJSt
KDdK7ICjCTwxSl0AcqwzhNaZTo1ZecQRSqSMNTFzLFJ324amzOiLK6mMrTNnBbEqI2QGfvn+JNCL
1QRNWVGD8/WHSTrFK4Cs+qO3jeGB0uAW9mEjHDsrcf52NyqIz83Wl8bUMcj1T4BsNyBn9/KoMqhV
an3dBEUMqD7XCw2MqyuacmRV6bQosTFVuvg/ekUtND24xcB2o8PemAwssdQZg1t2i5/wVRIvqQbo
Dat7UnK0WuUqsybtd3JLc1BrWU4uwM5UNuvHHFSQAY5LetboRldg/QXGtqNqlf/cHTvgUDkfyBES
v64QcTRnuVVzrThdKbdObm/HRiOeXnhqoWt65j6iMEBseOEBfTDi+l5JoRs3XWc0+ov3/gC0LMKm
gsnSwLP+51gNEQMQbBHANkwYvJY7UR8XmmZ7Ynbq5LS0thX/sSuP62QIUxWAXRqSIj4jxastkPWW
SvPByRDAtT0xC9PnVYrWViej5Y6xhCV6J5e7o3rq8SFDhR1Zxl+q5alkjJPGyuJR07RgevGRMUH6
QyWS2aZd2baw1byUgOj20XG+uCF7L+hUaCp3mlBpVWy2Ej8SbVYCZUHm0LkarDQkm0e0UjDOvgO/
jkQuJR/HuYXEmTFCpM+4VORTvmsMnSz+kjj3UegoeeDHb4TDhdoCS2RDsX6hcl2V5zukWK7T84tK
zNeWOM3DZgDnwdxZZ6rg89NHhBT2o6IwHDuJKDnixaixbtRvuF9BMkxsbVbWr2PD8Co5MNzBj3yn
AQZ7KrwkcYNcsHehnS+bBJNy4gLh0QMniF0i+JP1keyqjeZbjQWHcedoDmQ80oW+tb6byCaBKhIJ
KBmZdSXtDbcWhR8VZG4cWBzt2SNJ/OYDzDzTdKH0X0jIXOVVoMEwhkUYxjHwFN4zCKhzwFWNugJb
98ckKYh0t4xcv+b/Y9yhUrGLI04s7OrD5AdDh3A+3Xx8EvDrZm8TWvAHxjd+XSqDSU27lVwjEkp4
AZNiKEw1MxsbRI5N00cKtXEQicyoXy+k2+lZT7a7ui17KPX4Og4YkkVVmzSnniVEsp+odpOOB6BN
wpH9Oul0D51UOeWPxUrb5qNVV+B9MQqHJuYZkNrQvk/4VgAMclduFqjYr/DWwGqJGUMSCNBeF5mg
VCpfgR5OC1QfQ7vE05PofpvHCZtoCGQorNVt4k0ddqYjL5DSiiVE97H8VPJwf8GFAVXbKOvbVe2z
OJLPl7V9ANLMHz+9SLdTks7HWCl7IuI8e4drY46jpSiSOs7z4AkwqcCwYDhfflARPynXgxP/EQn8
wURfaTv4n09MonWsd6rk+0ubBOJ4W1C0ZuCRxfh7FPCc9NdACVFgPKCre8vJ64rtHumlyYvyzYxn
91ZKwZ/8vj8u6l7Uk4/70ACFARV3zGbzy1DGncw6OKfRXzid8bW4edErlKv2D/mn0MNfdd6gYrkg
i1/i9L9DVoRXp8ewVNiPzeq25wPzZUZTNQg5aeHumSXvOF5iInyJlvRTMcYNUOIw0D5J1JILxiU8
2nTuNa5m5Aha1jNqaa7/304MQboswkaFzfrjzbwSjUHjiM52iuEw54HfpL5b3KmRdj8qhkAJRXir
bkK9mkFqnS8AK7Wilv4mAtv88+LUPdYx3gyXDMCcFVilC5E/VM1D+bL27NpqIFKQCXCVd3Zeb3ld
x+b76AQnEEX6NARH1jLAnvC2ccUhHPbwDKDCMUMDiz/GIhD0dmO8szxAO2I8wJXgdL3k8pTVR2+C
dQ7aGvMTOFBo7RBiIu1MCGe9g61bN0ygPrJ5ooXbU3Y7pLuYjrApOHirSHPsX8WPTeVRmbUiHI7/
dUhLzibQjnxnS5WvmRmMolFpCBRmhqlvJj3KnCcbkpy0q1YeD1YuhGXqtPcswBGO5gGCm651TJnV
eHQZerINfV6TjIBhWTLrajKEQTc5ui+gTh/l59yNRwNAq6ZUv6Efaf15H/K2VPa9PA62/9/2dH/2
GLQiszHMfkP3Yjbdp0Af1L6QbJGeEHJHpLd1jsw8rQ6wExlKjvM8BUCO6UUuIcKls2yJKIFVrI95
Nd/q8lX5dUhvkQNtB0Ph7d6YwIVwdNUS6UWWJGtfg2P7DTQ0On2yWJTtybQvKQTuGBJP2Id5tBPV
GU1wITNbfTQyrX+YoXSfVjt7TtzAbBWevc++BmyGoMwQrKMFhRi8zSl/VQuLDKR5qNXObNushS0v
wbYtppc3rT0fg1zF0Ixl3cE2QoJelk52FVgRnwEx2B6ODNMhoLMZymxrwm+b0q5YIIBz7JEZvySa
5tOf9jPT1sFUSZYC01t3X//HHniDo5f7T6R0l9H3ILI4C7y0UspED3jetOHmj6G4/mggmJdytmwV
5n6vlZlapHbajMs4e+Y6+mM7ZK9eTjupumgRGsiKcvoOPqpadjRxJgAHLHDz0QAPkDR8cIc32CpK
OiIKOBLkzEJiLh/HVg1tTUURqQgKdUkNAXL5ZrzuZtF7vCf6/2UZ3zu6D3QEGPXjUy8hy2u1qLwj
WFaGZvtiQ3OXMskTr04Fpyah/LDdD9SY6LkKPpLrjbqwmo3SdbktE1HPD2sFPoE9jo8G/l9CGtBC
OfZWOwmQHnBYBSLMIyH1Zgrohkvp0AB60RiZ0TVlS3h3xQj9cQKrxKMVAhvjEZfujSA2ZnXjc1at
4BzSJvMFlu4ouJg7jNnK3BxYQG9DaR1mUn1ixuF4t8LKLOHATqi2gyGL/NfnvK3PkTYsBEWwcBVu
2IUZzp2FM0ucZC1YesKeOsGW4VERoMU0I0cmZ9EKlNtmBEbKnH0XSDeAvW45+cFDqHJstcmTLl70
hmqpeC44Bd2Q/2Cx4neufilGYfDGBjkSy0MXJ8Y/Js/lM+pJt2W+0YsIx2hwhxlxqZo6aN668Jb/
jhR5ptr0IC5+L+ZmJ5j048F5WCZzsYQvRGuHG6rQzEGU7KZSYUMmfuRb7a3+KMxElO6VeuleswWp
H04iubgSbqhlCGYexObgB0LUTXJgEfeG3j4KKvjzO1sTOZtQ3oL0SfSwZKUytIwnFTmNM0klGNE/
zlyNxc+vLbtwh6z6P9kSvwCS2B0b3NpxXFGS6UVENeT9Cgx8HsyE7m56wXDP0pz/sH/ToyIf2OaN
k2mN3U8SZrMdhFPEeD3h9qe4D1Jv4X/L1Ek7xHULRk+XJWLDLZ4IY2qranNRRtJLyhf8RpSyxQ25
BokxO5nAQv78OwcQnAfpE12OpI295AvHtFcC2m1k74Ms0iI1l6DUh8UPfKDX6ah4PMXkUbCAzcnJ
dgvs92sEE5SJzFkmBuhy1+Xn19/Z6mSoOFt86X+SBqrMheKLxBemLrAznsXqrEzqj452b0LMurzR
eUB8RCPoVaxJtWpKOL7kgnbCjT0aXYc8qLg7RL7hZIu7sIx84RXGKHsdnvm9ZqTLqpv/4YSu+Y+F
4rkUX9e3wqRbAkL4FI2tOI6hacAHpJmszUcn4CBFA458Qbu2CM8UAaa5l+/qrFHGBoW+5Q+UkXN9
O4YC+f3PP2Hbkk67QsiaYWoeUhDI3JHrjCX3qdIz7wXLmLye6dLT94bywuZKmtirsZJBr9D5kHgJ
EJb7HSC2RLbjd87uLXsIKPKAI2PHDwRLhGDn2r6CzbdLf8rc2o1XNZjUFD2yHNShe2YY0ADDOIYZ
7xyUDUWOeMn2lQSNU4LV9SbdxJqC3FmcUIKfQwOIpjbfKFLh4X/6f46K6qcUC/wZ5y9I2Wg3Y+0u
D8ZcwHacQ1/2cFZ7G31QU5JxbWL/apU+EGBnC1giOnwHo7Qp4yL1KezaYlYCqIx7RnahS/+xwNQI
VL0Uo76Xix4VtceZFrxbBvy3Vo2ii6e7AJPzxmArWEfQ53yawre1NasJ7t5wXOLK+Mwi3AS7yyFz
cgss8JnAQ2QV+4340fgZEOtC3fgZdWUw8OwZGHiDCnDVDYhtUC+UYcaqBgSy81tB86mykfcqFvqE
war+2gPKaeEnQAjQWoj/L88nf2EnV+4GTzZEoyT/akd2TNQbD3NqbT7AveIFhO1Lrl1+hSlKYABK
eIY1Db8azPE/f7OJj9OKfBxSnoSXOue966/JYeZBWpY91nxyIy/JU8Mkx43NGjn01qQP7u+iKV8S
O60ZIRfM1ZuReDIOj0CuNe9NTEsvX6AWpgwhT7ZH/Hrc3NKcvxNUsBva2+Yxv0zvmON+saKDvnfp
LGcOmdV8yyvG/hOlEqehJ2CyUjQcAhJTsOAoJs30ySAQht7WOiA+za07KV8qVchMg/Sbv2HJd1n9
doVUlXgANwsEZ7EoAV9tBQfCV8RvdmWJWXKg9cy9pIcg3U6I5Hm5PLrgKz+FIuYZ5iac+jiGV7+x
8rqzoX9Wxw4xekOSOTrmr2HLQUoyiJTGTyL7vSlYi1uyneek00Gs/6A9W6nBDbqRVpibLDub/ren
NlgmvW+/sBprECscO0GwoSf9CIoYke3cvpt3TNloVbZp8YeEmgfpaGfg/YlfO/389ihjy/dkO87d
P0CKS9HVu3bAAFctB/bc/DIk3xRgzp7myz+Yuoq/Rr8FXEwYIIt9JlHJB2/2yXyVsyxEiuHMy/CZ
yvyOK7ogG95eSMFBds8qhEVhEC9q2/kpSakDXhjlUTZIVmayLhDlTAZ5/bbQCm0DwqQwzfAE+82x
Fl7cGeoTJdUoMNr7jOq8tPrtR9MueJbK3S6myODYnZ6hRs3qdOlR2uBIuDnngKH14YFcuL9P+pPJ
o+EEhEKI3pL3XanlO5nGE+TFuC0lZ1LbqtxMwpvmjT1eIqjkk0YyLxgqh6K1R8cmGS7zF+JXKAeG
uY9kzSGdZX/roDX3jeowwM1bPf3jOFO6xzDmch2Ydl0dhaQcj9ydIJVRAHn5HEoXmbywZRc3XRTN
f/NvyRyvEeQU/OLfTFEkw8PYjzqF36nsEdQ5+Hrgr/8FWF2xQJR6VPa5QCbcZb4rwLLCyDQtwJFj
qwifK9xR55Lv8UodDJpU9kNGb9EkIg9zau8ELN6njVeBggzp0hNN/5OBmy/Y48tuo0buiSW6M1sp
MlM6CnIuoraYDZ0Mv1aoZILmimp/+tpmHsCncbvR8xaSemW05t3tcvo02EVbiip6alLciNexLNNZ
qMCofNs/8OXwUHNY4PJGZEj2IGJ/xlWpTPBJkgopTwZg7zW+OU1ZLPC1ZasZYn6ctze9+DjwqvVB
YbUNZorZYZICe5k4V12C1dp+QKk1T961wM0/avRP+T2ulp/EqZISugYoDEJNCKNoI8qE5++kye2p
3pfYtmVKU23plXbr3V+MvydwKNHFxrikdUrPsS9SeSc2DXCvyPSFEPX/6NRgXHn9eCPqZ7xXjVJe
d+NPCrWHTkQgH3b+U5nF/CkVKFSdpraPyRWhrdZqlfZrOX4MdkQPSWajJuTEqXYMXUhHW4BAx1L4
NmlTkWusegtXl1VNbtf0+I7+30YXj2pI3HrMrAbZqkDoapWs9PtTQ2FzM8Z0pRLwA/HGa4JKp5V0
fcUAPNeNoBiuIFLslYYt2jTZEQjc2Zp95QHvo1zthGokXCtKxenK8PgGNXKEFG8rml15/gzKoTr5
W4aCJei40dlXRIqAZxW8k8u0PDUoselVt+T46NxoKzAOvelfS6g+tDPZqAfu4fttGUszvihCeOFP
hNkF9Fu2VK/GswfWgifMjzhBjzBQh1n78nEsJ7fKSDuIw9sHt7wS8iYISH9SYC/8/VS5LHYD3Mtr
dapgGleKcBDSkUnO7fD3XsEbEJTC1Bu5bUo8ISeNWybU+5zhtJ3SqPnHGh1CibkJW+xlVRpGuuif
prz0/cb5MON1PhcDGRshG3GlaPT306zRyxi1IiB+zEVVbOWZ2L5TMFTNGTxthltELBAI7ab2AxeH
bHEFo2OJPE+/BkKqy6W6NLfm5l9DRuAtsXWBoSD98jm5Jcw98IPoH46cins6GNyj8KXSXE68B37B
8vIhU3sgV0fIytkYjM/nbpVEVSSEK7OviB/+JSxOmlKlUEcpW0MdYYc2WEIUnf1K7SkmSbOht5VU
ncb/buFOVM2tVOndVStyyMUwg0QXQ2tD/+jCIkK7gvNuQWKOJa4+wmgEk2fdyWF+Cf40kU0GaQaM
HUZtWWR7KwwBLE1PLhXtJTUlumRwWzel+fi3BM0vRe1ulIxTsHO6wSkTwR+D5+Cmq/uqKg8j5z49
aPtvcn8w8fcrN7on2Mg6xY3gw/djJabi/6310rHyfLJTHeRagzqXhl63T0rBetz9o98ryqixiJou
PGPd6ZIAU4YO/YJnr5qR3F9c85vEnED8u2QufnXy03mLheVoPmkVsAR+6lNbuC7EIOOEu9FxuMau
mK6Xh74SrsJCNICl72RWvbywAhA7v4IIG4UIVnt6HdsJTXjmVHo4QmxI4kDC6JAIkWoz1u9a5/SW
T8f329BePOZf4U1Cs8Nve0IPh9Wb09lvzkSYe8kwy2UQ5RlK2M6RcswD1hd1eswwahwsJzaHq9O7
PT3jTywR8TfoWrnHMXRodSuHHf4gZlNWxQaSIsE00yh1urAUfgToulXMcJwiVeif1Kp3OP5vQ6oV
BfjAuKReJ2j48QV3nqY80YjdB/DmFnggjCL+n8YPOmC49MKXCOvSx1kfcrzY5XSVQWsCCi74UBJs
dPVUOJWYlnBrVHI6DyrZMG61sebCu2I21Or4PcmAbCTBoYuKeU+GBPrJMroNUfHbjqwwJu5JWDsz
RiY3YY04k1LLU09UOx7A3nEYoAShXq88ybgulVJYCXq68fmw4/CHpvTTlQBLBk6Y/g8l4FCF6SHX
wZXH3luRdHuk5iUAgf5TtIebhNp5pdGNw8/OhwBjT2XPnBVVyeCTvtbLNu4QoR479mMrzsRyiP+c
XLVpSFNDs6EstUFdIMOKujmX+t2O88LvKXYMY/CVyzdy8hF6v+XGYMPdZxoyp+e3FRcaNh20jRaB
rkuviOA2INQx7E/XjEcWcCNGuoLfAzQd/CW6lpC+ncuN3c5tZZQ/3bTJYKH6SSPR1ECi74sWHfrn
/pBFGwa2WnD8A52brnFUnTnsB3SP4ZVMFHAYYA9zMhVaQsCAlY6U4fFZuOhKTYyYsW8jql9Jfwd6
vVDGJ6ZPFH20uKx+2NCG9ruIiItda//U9t0y8g244WOYY3iDkbxtrloR6oE2h3M7coPKNhRhdOX9
T5vr71P/73FYojQausnchvybkrD+UEsD5XSWk8l4xfyeGsCcBnye3erD3lRSaMGAsVL9BhdR+BxQ
5kgMIqjqxq8xxN0YavN78E+jb1LeL1kecRoiovTHGaCKNs6hk/uSx6ROM58yH9ceCOF/+lQNQFGB
G9E+kRh0sDmu1ERw7EfJ7Ml5tKEkbVkyTQTJCNePuadXzwrA9Aei5WaEHyabUccb4bSH6H2OIwaz
ZqujdL9A1OHDxUkAPMVDugIYIs5aI/3jhllDNaXSv6MpyH4Ntp/hMrJtJuJNAdCWJZyFfB1hfNz6
Z1GD/rKdaUjNBKoM0OXyxF5hQUra/e645f8QLAd5SBaelxc18wm4E4o+rJ2UKkbqcoXmi2xv2BUa
t0GkgxzlvgmKQ/JWL6QxO0i6bbGvcFpwl0SdgK4YGqfGnBj+BfmsXtyQAgAm++5skK3tlLd0Yuih
zvCcg8QPkY8yapTxxTI369mY8PKT1Q1ymMPgK3PCxRjHDAHDK5ihPkK20cDE0y323xz8GEHjPha8
nuZ3MMSfs34Z6nBAM/aDdSMYj9sHRO+R6/LZdDTzXNdJh5rGaZLBmIlswGHL+C3q0ZoAyD1s/cwY
/9n1UvRZKOqQRv6Mw2pZzHRw3hHdBPJA9Jv6MqLYTDF+nwblqZGCkSYHq64s8O7uNrtDtxYb5LkF
h2iX9CAoPiJXaTz5qVQDyVwSmhD/d0j/zc22AkKe1d1u5IfB547SQ4h3l4HSygbDfij9G+Ec9B6S
SSAdMiYbz6Cas/psgexFoHj62JiGFlrLeeeYrc35SHiInS1U3KybhmPfwCh1h2j0pvrlDIvrAQvT
KYAAF2S5i3xGX19m98Hd3IlpYDR6XWNoWdW+obyLVbipKoZt5SmPXL5KBjhLmLhB2qTNaQzrq9wD
C8Lc0I7X1hsoxC7O4bfTlVM1lX7lRlFLX5QGrk+odanQZh1NHqDe58kLebgPasajqZwAF8QgkCAV
n9OvPd+qEWNZL1yo3aEslywoXt8MRe3BFTKHT1pIwRoHJkhTV2yDE3Ig5UPfCccs+PMTUZjZr1zp
5QM6DOovIZDoE3u7xS/VWhK+MWfYA+u+g//uNIskFlcNN/SrIRcjl1T2OqkSY7IjAVqIw1fYDhKX
7ia7JoZ6jTLfnM559HzrWbwcTgJq3y9GNLaaoK4tc7j41U3M7jvGdixCU3ni6yAiwjeidLlwxWUA
NDX4acAKkqtabC8pHPIYwsHEm4+PQElgUdRu/KOxEzI6G9H0fUqAvwxsN0U6CN260CGvzbUgVmvH
5Oys4Yj9Uv6l3cMmrQDxhFRQmySUrwXkbxCU/oTwiYJ7Gg8DefjBFTU3KQYG/u29JpLkoIsatJ+0
hBOCCPWSAc1rhDpOBrCIl5IZZMS17XWnMyCz7AH1gl0K1nuOSHAy6DiFFQpk5fwsM810gGU8KCzc
RIklwdlsIBfZX+tOVlnBuINvIiwQfo6XrNQTeAOJ5I2+4/jz7vqo76D2BxLKH1RLZy1M8S4lE1kR
4U9vl/zMXnHoMMWx6UeB9f134wQyMJV6dAKl7Gn9Ouci2FymKkDnp6U3DE8/A1Kizpe7iU0kH969
A41/kOe87YiKpVvmU8GCzZ60VB+1dXrgELM8+KG3NJvQqT6Ji6lAGKTpE6EHgGG2icUJT/akchhh
yydSg+OFfcafGzrysiRZ6jSh5RzRIMOPciFNFqynI0WFnHvc5x1yyHpRjAihVV6JZk9TlyUaXeUr
umtZWrMhQNoQbOgGTc3xiaNxmvjRnl+xdRCsPWxIDp19ndFXEnBY1rnd4R7d4KfqxKDzGb+b23pS
ZOk0LkR8flib3GVuTYGutoXRVtG9R7chBiwolnqVEoYwUJ9aCgKIgH1oU91Bjdf6FAaz+Qx+132i
/TVHdIvPC2srVTOmgPLVcYSG9vsoOZPkH1/j53hBgClfdjOwi7VHbN5uRnskx4O2MSjf301j8tcC
Lsr11wL1qnOIYpalDBdq1uhkVW1ffNzY1KkFPm2o8meb4u4na6tTAvf23UzfGzqB/aUS6Q/xGraH
OMHbGeM9SVAn376aRh1IZtD49bVxG5m/l4as2Pcwl7wbSMgrv6F1zdcxRyuOJbVysh6RLCaTWJBd
rmfSwP59lAQy8yereskQMZMvJpU7zbXEtAfIZwx45ev0TCtar5qvF6QUYQ1Gy+/axFuxBLd57gyQ
0o0/kpC7954mI0o1mkOv3GYNPG8/9Iede+KkjbRLC0TEvn7fRjtSUwEPg8GroaQgG5ZLDpN3M+Eb
U3Id/4zzWOyft5lAywCaxNpf5gPTsH/BN9fA4RwdlAAq3+VF3ZJPVKV8djrDPVfE1UjB3HMVENdF
28mdcwtTRaJxOGE+Pu/hCRbqcOEojmjOdrqPGcNFw7rEtij321KWCz2kcS3bsBbo0QNNbNP4UDUV
YFaeAslhIWLUxD6Zb06IP7LHZczad3T4/wWstwWjpaHxyKbJ+bNa7t41oS5E3qM5Gl3H4+ZE/9lA
NrBsUcRWwlm/JDJKK7Llb5B9ARImwXtrVu9bwIFS2Ez/ffeiSqhFw1X7WSO1AXqwm9fyve09+/HS
8NR7xyPgKk/S/d03JADawJUOWFM6t5IFrRcxR71GYhqbEsu9yrmhp3PwYDwv6LjQWfuQD3hldezV
rpyoNs2M53yirEJqv8iIDbVuPvU9SZ18cMul7nOlpOnz7HRDfyK0FdsZ11p5yYsRChjIdeb9Xn12
vKDipB3Nu2ajg5UFRdPfJ4q9sDAHuSQy8VYmZXP+uEHeR0gFRL5kmltKElY+w6SkLLSQyNBvlpPt
nGyF2MqBzN9DeyUHSJFc9zV9AOLsftCebyQEbhya60S9BgeKgnrcm2nN8RIapkiZClnHc6BjlsjW
6q8p9Lsu+wg6yRcIS2rn46Eg+6fme4q4AofOxClElpVj42IWkJirlqc4Qq0ne4hOUnhy9lISaT/6
u3hO1fQ15a10mjC43vn+v/m9sB6CKCZGjLA6Ia5379QL72lPdf951eHTbW2i+MUUm+85P/rH9Kn8
DykCkkEURTfniXXUBcYh30ucbuCShCMxAfjOAbgMluIidUT+nMB9QWn9TdcdbUu3kNLpjsjELTVe
ct1gZLK53LrPiLrzSXmjZCbrLX/mXpdHipQFgd/KbwSJmZaOAwblEkXelleiNhttE9kgEr1UvJdG
WZ62CfXJd1oxEY7l6vORdm19Askgw9DqLmY38B1jclL7sY5tEK+FVxIp+ulHSUHbPzvjuQajWMSx
UiHyylwby2UHZiE6ERzLcY6sxRzbfTN0NvoeO4/m0ERjrNeVbKKUVEWARSkXz7N9jtE4hv/ilTGw
rbHsoNgF5mS+NsYSpFuVdiwUyHUafrBXqN0ZoYPSy6rgTxzbkCkci93npXSglvR1wjfAKziaeKDH
qrSkGH5udgX0RM5+aRJ6ap0KdHIt0+gGcIn1DAUMx7wOsNMRIbWMh/GZ77giWi1LfRE69wMcoQdT
B9caQSIWv6uUil9SXr3L4iBkYi6uAkrnpyAvrhcup3C8cMp6byRafmreKPo/wT+Ms3GvL2oxYljh
tXAguJ5MWB6p7UuE1VSaEEujYWJ7MAoP3Ii7zrXgV+Br5Y1gdqz+B0py6KXcEBkhr/9LhLankGTg
N79C+oIu1xEE4L02FpCG4vplv7ldSGlavTt57VOeReQAfFUMvGZ43tFAXF8vftMk9Bt/oFCgVMwo
iXy2AIjmk2mHxPt1k+P4S6SSCq7G/HoGtU7I7iZ3Oh7LvefeVkHmi2J0G2KQv282QGSXHwFj/U9S
dK3nXXMnWT9qu2QRNXVgSh5flz+Eh6IhKOz7skDeUTrMMp92vEiFKqCfoE/WlnY/pNyLn99HHTCF
tSjSzVZ08Ur0B6wx+wTg+IRaqj02eHmVia26r3E9xlHGXb8972pHTLsx2140qE5p+zE9pY7TloZe
4m1hfz8mOnKlY3Jqk5Pl3V4noticVrpjTEcAuh9MMq5nAWs11SAymwT2m9jU15q8hAPeVcSiYdEB
A/4pcxURrCh555CpqqTSiHPlL7+ZJwJ7puYPPGOisVo1RhsJ/sm5ZY1UNdZJpA5ANsOvNI9XV5Kf
8sp7obKeSJD8momHrmP5lvUrtotcVf4AjBX1LMG9KIPk9BkubAbT0Igv/qcMbJEqXWYuzayLLDKF
jbHh0SLR8oq+GC6ZAAP2hqjMhWyTmj4XYB8U3L5fqPdN7aKwmn8UYn7pXVpAWh4BycY0W/SC3t4m
P+hF5Oz0PYhmHFnR1/sFTJuLt3kjE+JHoONQEBlyNVmgoTttFmMHHLKwAUlwCSz/uVakQ3/aMw4D
AY4tYtC+dPsIjuK+Tnj07F43SQWrZ8ySS5SV+MhPgfYyOcfCEo9UhvdisUJkxv1/C0sOLFF2ADcA
kg6et4Mo1jqIEtPV+PADqKrktYdzUPV91VKnU72AlQfGkrQ8f9jTSVtVq9bi3wGYo3Qkz1onXd0b
07mZtziT8cm7pW8ymu/4Qx93e10SZwfgWPRWR7kJh3HpF+wCNEqzBLE/Vb9WQWQTx69ksHjjqMdJ
/wh1goIWuHJsN7+FwqOee/29bJJB5IfbFEMsdVuzpapEG4/1FWeazk3TVoJVJcdXspzBZ7omvWhU
ubB5CS85hVXJfvIAfCC7DdQHKNs3NiMAD3VVu1nzLvHsg95r44y5d9IiHlT4kMcTq7ANeA44aS1L
/WZrpFtttN/wXTDVO+sgrRQ4VbmvijfnueEbX4MvDMlhHArdy/4CQ5uLdfdZppwwH1dlSfQmdShA
iOLWvqe8mkcBnVrrHnkTKnmnmrA/1Ydyyb+0g17YeGcmJpT1Vseono0KhoI8ELU+aZcTAixyUHng
xv4qjVH1EvR8tvwpfIK8v8+KtJYl+8xswD3/u8NhmrI0RlZ1McLvgEuxEc5qZH+aJgn113l3bq4c
CIHv2420F/eHwaGNNM0r8CvU+TjaVOt6NMsEj5mxJBdGHGhkjhykbgUL7wrtF7VX2D1PCtXejqdb
gXlY3DSFd65SLLvR2iFuMyNDS/5USmgkQpLUvxdG3QcTNWUjhoksWBvS8qm2NRvJgLPdtsAcgcUs
hR1U7tSIxTnJmpp2K3ssWThO+GjQwvNbZjPZGgDfvVUSX8y8u88cAjwxbKaLt3TUdvucWrhYbT9m
OZf4Jz4XfoyYFj6lQKqThCU2uM53OFYmWK3CemESd4Se5zeo+vhMfk2vGYjZGfL8dhEVRY2cXQ3C
bhsZ3p9ae4YjuetHLVPRnpD5cVLLaiDTf8S7ZjpM/EDgeL/IQSaXZfRXbb0JxBqvHZtrsYe7jOo/
65FvVW1y6b9aO/8CY18JHxF4xz9JK/Num4EXJVDXIH+67auFG9MY5QwEUo1cLsUUHZNYVd3kQYvz
R0eV1hKbThD6Wc4Zr94M19KxV7i9nf65T8Kd6LdN6tg8YkOdQF/lnCIOgJ9ubkjNXWP+60DlGH8W
ausByoi+ReeWtjENsl9KDDtrSYCVe9BdgMT4zXzJDZi2hQTBkvOazUQswPZFM4tJ4eHgc05Jb0Hp
EBNsFZRLNjhgPwf/pkctKGo4hbVKR4chbhVodIBUxGHry3VCbK8R4+TOQeNC6F7/zljGiVv/meRV
j9LnBpGZ4uYtYBIltvy8KmRvZnwn+xWrlcJclXZErQ8dYdOYYKsIQRHfIHNYD/1IO4twe4D6cGlX
b6yvUx9kHMz2UXlDd6jqdzXKF8O3o03b4vgb5E68fWd/F2dKhyjXafH08K3RFGkm4ZgdpGgmpKN9
ebKCD1lH9x3F6Tzzx+PQqHxTaYehLBpmXmHtc9CqHD3z+cI0BC8AmNYxpovV+Jul+EqkZfyDBNNC
/QbhwKT09Jj/ShVM3McRDJDI2LCTAWUceNvxkNlebKrAN+rE9LEIbKLtgXJNYM8vSc8oIHCswrko
4JbmvKaX6OmVshYCZk7e7OqTVk2pywKS0gFMQaCiGgLkKnnjdIEszyPDOKmD5Enrv89o1COjK51s
zdsW2h+4bvTG+aSGSb/HBXNOacL/QdP96wp3iZaEJTwzKh8Wv9OTI5BzBF4oWSHR71HFc/JehJfU
fSjJWo3F5cugOAgmy5yxgMKaXyOQ1oT9Mqmqak9MrHAxyURgv4G5upIL4uA5A+ucArC2MjgVJaw5
r3AXvh4wdUTQ8zj7I9OG+ml4lhdngSGqs8Nt0prOPYY5X1Dqhg0mNJZ9YA3EPRAJVl9L7tuVAeg7
Obe7iVd46kia7s3w8E/H96ZY0I46bnpwnWsrnC2Qy+1qtIQH0U7XkIqb5ppJhHkSJxQlsZYJABbl
NabCc9Z7islH4rnfjx07mQzJ1tx7n4eFXesUpYNO0Swh4J+n3wtYbMx/AJUjLmNIkOn2ABsuotFy
MRZJAv4Do/bXSiOMJoPM9ceeNOoe/rE0qfrOt7IS038GbRnI1gTcinqQvP13HQXNTaux1sf00fwx
H+Rx8lWE3OS5Ohupj6YieXBgrvowUI3sel+TJKeRP+iwzdUaTqZExseyLndN9PDUxAuCGp2t/e+9
MNG5zSUPSUCJ2DkW33vwDBOrHK3QBxZ8p5JjXFaqW8cwF3CDKMHny384E1c/9cJyvU9ENTrwyDOH
dGB22SNVKiojSbYeOBspG2xRfrKXEeNwzq4zqT20egwhBZxmw5KD2PlO88MUgmtq8s3gqZi9LP+c
ldA7QVQPFcHlVwjPguwhNExJ4XNpa25ybSwjRigsbs3ZAhgOyccGIs2QyrTAYH3eNOTtHp9Zpkwo
Z7FkPmD2x2rzwYFet/vZepSds2pAZP4NsiUOAGof7nSnZKSoxVaibmd9QZT0ua5ARCcctRiMFmN1
731x0sbWHDe9QyZRoylsacLac9XDpojn+/MaZJZ+xLBLMyxC6IXLZxUlrPqC2fpIN4fC1aaRRIq7
DPRlkHyeEzubN+2ckzjmrBQy2L4I/FFHEwL6KOV2CF5xCBVozc+VK0yiVyG3aqn69+CyiMeGpAvC
2KsjD+wv3aoFDl+xgC1VTL/EoXV0YIG9sNbbFsbzqVnvf+F+l9Hp6CynxdC9MidWKdqtIG2KjHlt
EEHPNgeTvgOi/uSNy2Q21FxCM5urNgrEg2S9gGTU+SSlkWT3UojR2uivGko+aGfma7QE2ynXLkdd
3IqYYVm8IE4L+OuUoUg51sUORxJVqRK08VhSfttUEpMZGma2WCu/B5HAOmRy1OBtcuYylssXWAcs
xD/b5ogKMX7hYif/JbWysnSBZNM9HLnSG4eP9ISF+Dr2JRZeOWT4uF+Jc22HGavibCASHSua4z1P
TxsG1k/Ix8u2xK7l+BU+h1VJnAqo2LeZ5kgLijeiz+/enjJP88b4pZ2kl6qUB65SyjQoIkQOe046
XBs9xBnGZ0UoxkIK4jKzzIP+5pKNe5dbF1R7443LxJmHXNRsWg0OdGCmDcHBz9mKltojsBx3Gl2b
UYDaB3S0Fm7uSlyyus0DyhX5s6NKLHJ3kNRFfMO/oxhKBYL6bxm86Z6jg4D58L7TQZbBa+iXNuu7
mbTgzp+MMTUYBmN5qj8USoiUHrfSs8hhkhas/JZW6GhX1vTh1Kycu6xNT9ZE22YNdcx13/LPHcSw
eHf+c2xgp0KAWz2G0swRtv5nRfJlcwDpLsY6IY2KtEsavVHzLheAFVRuY+LtTn1Wc3h4LELBX1RF
6/SFAYgcqAk/308BWPYkbJKQB1dbuyyfBF0aOa3WUWlxiYEfFLBa1UTJpOrTGrNKuTADxfTU3XC0
BJ8ee3a9QZ/+35kXOWniO0S+ZTC/gPAoK2dgXjZ1QBM9/sSIqv1TUjVCvZOkAk2K39QAmTECS7t5
gvINirrMWWj9pSPEVtpP4rhRe+/LNExRvrPVMEi6dIf7qS6pVAE4vWWPUWzBvgwMMgMSFqL4AT4J
DtJwx7rdvG9s4GJFy3XMv9xRn0cWFzNKN0DRGsZ8tdShXhlVSorTQUrc9jKnJOy6FMrsQwEMuy67
FNtzXMHcQawR1ZNiTXfti+R7L7Es4LzvuXbQhjKhVAn+RbAGGeOd+s3GjK2WCiBFXTDgBTfTYRtb
/tmkZFl6zAsSxFeV++LDsK9DP7i+9Aoe7qa72h5RzOuhKgAWTzN6y2ZN4wfJ/ydqPuKLH3Ho8noE
J9q9IZmdSNluNWxLaZ/c5Bou/Qou0F+tNgp+xk3A+ftl0e7g9s6OIlaQCrKV1XnyUf5zoMLNZY0y
WHCKgfMDo6lLUpT52vlv5GEZjMAc39Bx5yK94iuxCFAnpjkjW2NHxMQUMFl8gked0ZOaCE84ebAS
LLhulth9m9KAOfcZJtKx61zXOyq4EW/TE2ymWE1pDSm+yLvwa4A/o1MTOlZV5clCJhuEdXv+Njxp
/l5pgCT1iRUror0fDSPAr4MMjkKu47imeP95QWUKAmy8WQfECC0BdDm+IqRvhrKLbyCXBiusAJDb
Rxx3LGa3AflRKUnqBoSlrok41OXrdAXIMJfDrMP1STS4WtU/yt8sDH5N/g8F5UOFf//rg2jf2m3F
vHvvYtdjCGRH0UcUU5Jq5NhpyckWHZykteX1WNZJhzOPPTBtkUz9q6ivouFM26h5lxBnvbpe1rIq
xHpe2Iomd/y1zajhe3sTXGnSD7yd5iWMWTc5IJubkkkBiaby4i9a0kX+jE9aqVVtQsSxnulM2h+P
I22icgXb3xsWnNXdsXS60dfsHnqMzqYA3RzmO/jVmckuDXY3MqDzYmUV1P1Kqb62cRdq3XYboDFE
310uRPjJWq9CEa+/+gJzqtOCORYq11QTVabQ3YCR0C1ROeEaPpVHHE2ayYonNbq4EFAZuQVb6XRh
kVeLCWwLgZiWLpMtfR/oBV8+rkQwctwCerftAIx1AJYnVzFsHUFm7yGmqiFsFrxbWD9JH0NBxfIz
Q1Jbsi/IzekC0EWInyCmAtpLnAUBhgTv+0DdwdSfZn3fmnkyayoMEbhT7JnM3/BHghJLtH11ppPP
ATRASQ+/HV2w9JxxBBOAZELfy3zVjuD7x+8nyHJlRhDlnH2/ZEr0U/pfeV0zOZYJX3q+WNLRoZb+
qlKFTAUl0gFf94CRv0vNO3d80r95HlpP6XB0I9b7nTDJZcB83J6r6pa1kWI6KXqOwdiIQsKLJbKz
u29/BUyCJOal6poMU2UIbbFqFEfAzNrNi5eWYB/iH77vfhd/vYA8vQIxXGInTK0xT9dzMLlW55+V
2SbbHQWEHp0bxWlVvxc9ihtOOIPg698/a+8tLuN4vPoiQxldnyHHowYDxTZWI6QZp7pCP/VMS5HF
1H/5a6tsMvOd9Syq5UuNupAC6bQ3tSLnmp+wjvYFMu21dRdCG/VUgCxQfhRioXBv9n6WIMcAKAfL
2dlTyD/+rxgG8xqwF71dXMgIrIiK+eghyQODp7Z+iHiZ0pbbRpo7aQLD7xofj8Jj6H/9Ptxl107g
C9dSFokPkvzEu65x+vzJmYOM15nU/PzjUx7Pf9TseqiR4+LRaUMEJuNAuscK3q6IVr2H8+aTaACG
aAxpEK3E+lKkmKWRnv1QXEjj3XE7EbDJ2ywXLjEsYXzVutjdYVmSxm5Nrb4y/go6Z5wmnEw7jpZa
RaxOY81+H9MMVAmFpVXh0u+z9r8QKCvTPdVfgf0rx7Z9S5Y5vt6cqN5ZOn+gmE1OiXHTydHtO1Ci
wmSzRQT0H6QRLSbuALhOxVdPiu1FpHtaMtut92BwEq2GMNvQqV3R5CuonG5RuRgXfmcNFJXtyhVs
u+EKryOxrKhqCSRyBVeNiqqrtMfO8JB5rDzpJV9mNOneMJxWzPK63PJT+i8l4Fh5kCRlAa6BxK6p
v1W1BGicYlozyQlL9M4q6+r5d9kO586S002V3/jyilRY086nyEN5TfZf1nxArWa7YDSWw2LTVv46
PNvZBTbJZhV8Y8te+RBh7O41/2YPCzZ0MjZcORmU8pa6nTXyQH0xKpGkE5M8lfkUEExsaSKavjDm
tbivgPZST3sq4xACeUO2K7cmo1r9DQ0PU3js0XHhDl4/fDMbIYtHJvwTqjiDqdXVhZU+fHmt9A8c
ViAKgoQD435hFVC7Qh/XCmS1YX8nuP3o/mJDetpU7rARpG7qag6h4twPms2l5bw+dYBoREl2hV6S
z5yXyxxkM65Ueg9BwcLCBWhUbhGMocY9agpZRzYFVUmeCKLDmgVaullgleNt8aV7l/cW90P7+JS6
LFKyiBWuaFNZjWTo07r1TogDmfMrBvTpXZW0ePUbWsZtrufVAUa+DZr+tGgdFw+woN+Cw/tY6TpB
P/HzaZLtm4/6oii91cqcveQz2vLIzZBF7H8V4pkBiVQCiARtRG1CdOP2MOb/xh1hBivOatX3NZTh
Mnrul+TLW8gOCi0AQiIZtPhfohmLAVBZNJ+/fa/r/sba10Orml5ESGNoxeQvElRjAFhMuIJWYpA+
dKsKIGyXCxXPT0vpKagCChI2OJRM5LaBoQYJz3ZeJFrR5+PH2JG2nPTpBZGkWhucgiVXeBK1sO0D
kx/SBsmykLZKTrq3bXSl8PnNjIVLfeA4DitAj5CXErCUaWYJoTaq6C1C4gqQVVudkYrosiVJYFby
bRs0Ae3BA48Gg6kA/iZg8xlgA0dLpyiVz7E4tTpergNMM9KACM3fXyDeK4P/h3cnd2ZelwwDxLC9
qx4UUjM0OudFvokRZiuClbcm0JWhMwMTWOCqfU4Uq+d+igPw5YukF0tPrh/HwxpLdurKHMr1uQoV
fWXiEXU/UNUB7zjNYuSTJEDJj24XHwtIOGM0fwRiJ5W0HA+1Jmk7t47UPCyEHA6cEkXWVnKwvMpU
5AI8eAngx36IOv4mLeyJZdv7Wl96uUs0gdhGxf89DENzBW6d1NUSZF5QIZGq/TPBkx4oewPDbi/R
YQxORbHsvTNWlOo2xaFpd+zjCrhkiuQvzTx/mVWU5eWlDKJiZ+AP8mca0GJjEfhaD0fUuQvu+lur
zvzV1RMdk31AUv6ug1AeJBuar69meKv6RiW5LCY760dU0/xrnqr0iIjR4qrPzlAp3fUw9wHESDxT
0GblBrR/ZLX0ad2XX0gG1paTG6bbecKaA6/Yayuii0AY3Ek3uRgpVMy/r+snha3YZhEw/jGitKcQ
/JbWEiKCrnsc2d5Oh4OmA0h7K3PwTG3xmQhZrbjXuP1Py7jtlBXrhzign3BUQNzB9C8aPbk0J0iD
8WnUsGUZiXOvPj8KEzFk0Qmos6BuOlojYmd8LEWiIjcKI2hPUB51dB5Udx/D497JSfk0k8S/q1ej
2a8I8HpgTCT3hBGoDU6T76c5Srr1zd0URiSItbupDRB0YgD+cUxQ77pZTJGI0DZ+8fSWPwxYccyk
kxoX5PMYR/68uA2Z9L8BoCoqNB5a+Sbd/YrmRCZSYUzwJpruBP/qwHtVhF9Oy/nmqmKpR2MYbW/k
KNDpmf8lXFrUdW2hClVRcLkO0HUod1mEClf/0fgxU/3ptHLBdENZMQuPIUYWlMVFUh2qZQiyp921
AHzLr0bRqXdiQA2xgtz1dMmFZ2pUhXB2LzN1auw0D/Ajp0taHoYq6QBErIIPTFSwJIY0c3d3KJmA
3hWmVJ/KI7f/rzKGxNwfIZx/tQ+hY36dV5RCjnucq6H+g9gLnOJjuN2uUBdMd8r4GbsgUHmbk22Z
RAhkvSw0o4I/xaZan0Mg71DPHgH+iwJdNGIt1TL4A8k2wjEO6YqfO3xQis4Cmr+PdeDlv/WuRF+v
cYtReOdPcsICikhqYTsdYkCXhFt68Y0BY7ErnV0LW50pNQBoDTjl9R0JX6WRhSspddBweUU47AEX
HKlHRGXxJCEpMFeJrrWbXE/66I6NfgqxfPFFultJkbNUWN4NTxK+i1oZq4xNRXijvtYJxEIWnFGE
faYznM8SnGZv3NUXckijlV1h9+qxCeywW6AD9gI8qyCLQcfNJ/yUc6oEA5vlQvIUahn9A85Hj4x5
wneK2kB1oFRMhj8y1pviyZbp4hC8voZIv5y+IHElYDHSTWpggK94NBdYiBNclplziiTOg9hhGlWe
hlkpCs2QRi/B75nhqaR8iiPsEKMVG9WOe417hbdf1Bm3hxFt2FUuPN9WwvvMlgiDma1AhY1Eqi6P
G5p0eCqPqYi0A4JbBdnVHzcbPxbq/CTWqP6dAvm4iHIcgqDrUVhpyGzlntMB1qu4VJGb7TVcIbYC
wjNu1HoTFuPGMtKpYVjRlBfCaWEbMlLAe0H7Vm7HV6eHDa1qihlklUwbJtTq8aQUIhg7yrygIBKl
v9Xx9riKik6Smz06Uc4PyN2o4N2T1Urw7EXdmxBVq8vxR7tUJVvD1r9ivY5+tRmPYgI6r3U4mzJ/
QMinsd71HFLuaZMMhJ0ikR/Z6Bes1Rf2dof312rhSBiPguD+YPU4GXnaPYPFQQy8IM19Db6i1+ac
B0goRwvOb0FOo8ND5bpLZXmIfUr2KIooOiwIBkXt8LPSMo7cORhlEb9/5fMtG/go+q/YAoJ5Rn+2
HxqiIyrRDu/ljt+tt7l5Ef7SkBI0fSdQNFmj5VlG9mDADP+/6xerBG6U0dqFchRIcRwcyaMgPIYZ
FniKdk6Kesqzn3ZMQ+bfAoU51VeeT+HMoYWXusqz/aHkD5cfs7edzf9jFDmmgRgJRFkDTlX0WuN3
JZ6tDFZlzjOTHL4Z5Ysqamu/OvIFB8EmIpuXxfI47fypOIp30pD3g2SdC3iZ2/05edUeuWA/rytn
97lh5FBc1PYksv7Jvr5zBwhPDhAoksrwQoOPSa1KJqoWp1xdfp3wvSVFkqz5nIebHqx92WfixVLN
EHLplquLZ+43TD7XyUpQhuGzoUAi2vWOHgIEy94HOjuMJ3xSNAcOqW5bY5HdXNweEAHLPIRBMA+3
ZQuh4wIWx1oeQbJnUvDjdxF0n1VjU9BipOWJA8jhyHleJ15EGoJKnW8MnH2JmHyDDyMpgJ7pI/Yc
HMifQ3m8cI+6uZc/QrOkiwXxyQ4pbnZueH51er3h4ufs6LvU5XSI1VyPX2mwMxxaqND0SldGhn9f
CrzbFKc/42Flh7k6OVBzq/ALbZDwJkt/pX+TckZxcsN2/ROo5kTtR2/3KE48+KbLkI/0zuLY3Aoq
3Ctzje1ne2955qjoNmNR8Hw1YvDAYVhYHSZVuhZnNdkRmpIGy+zINk+SvL5jDoUnqsGDIOqD0bNb
MqHkyv0jQ1a52XgV5SNqwXH4nIwoh/QeHUXocia5my8bx+GL3dFgg+DGTweKpf4FTRBIZk9RLwsI
/9iq+gybTpyggebTxHkh9jHo7rRR1l9YCrDXg1hkvwt+QPki7D4LvDsgyv09ZoeU6zgB6z6fh836
yQtMrGNK5xsGwzMlvPCiZJ81ATQQX7Bp2dginnXyq+N/UMgvV4dvIVZeKao8MDyjExlPBfR87t/O
2tK+ZHGXIavLW0J/jxulx6fBaAMrD9FAoPAYRp1c27PnQBS4mtmB2jxZm3oL3MSfPd4TbUNrpGmD
/zptI73s5Yc7eKcRRc7VDIm2dMHcBdryCkqrJhEXdzJSgj0ZLQT13rdF6HSb1pxeb+qm1facDL7i
iRmTry6sUS+a/UmpZQOtN+lhJsFXJvSCcBM6uefVDs0uAqXM7bghR8zaj5LkfG+kNrAS76kWK8pO
o9yDeXzT9P8jwNFD1KNOnEZnrjXDlmNwuVSZf57t5yqKKjmRMFAdtRlIr703uNgnn38smvUHoD9k
ULHA30K4gTRC+EqTUWqSL2QEkFRH2kPUTuTAyd/e/k3Cah06mJFFU7JlReXkq+HxfTXLoobnLlB2
LWx8WEiWQiQUQyT3o3L0a+d8VtUGY6gF5USYkChFoO0UZ182r4DLIeZ5egCmMruszZm/OfrVrh5r
+2Kl0952MQon0igEq96JSPObCUpCOzLuLtB3cv8WZPua7xNZpwLVlz9EtXWKPsoW6nxkcjZWlJv7
eOTYL2gjPsb44143SXy7uojSq7Pny6S3TTiXU8oR29Z2ksxd/U1TK/0Cr416Bf8x/rUlny8FMYnA
wp3AgM/nyECVRt2wLJTdfOA2wlgQadyxJ12swZxNOokcHwAZQJOySITwbrmxgg98PNsbsD0plz7G
j9iyVc+uy9u7kDlOkJ++PoX3X0lZ74Bff53zeD/rlVwXp93RjWCsmR0rgDIy1AJkm0G5zzBsm0fF
7Pt2KTophEzYEIaCI7cilmIT6kyQihECApJhfjzg4ZeST+jxY2SgJP7c8puf2QTbPi2UIgcfeGHN
LYw8u49pM+y8aba1tDPUWgD7ocXsPpm5z5MKOYlQuWPdWm5su7EooU0G6WPmpLC18MPznrtTE3PG
EsKTh7BZgqHRpat3AivrKpNAIX5lpBHhXhOIhMdjZF5QNyHwY5y7i5f885n0Y+H/BgUf+G/GTw+h
qiPicUODhdnIGvI7xfquE9aFkI4yvUptseGALo/WMCiVblPmbZyqhgss3n5J5oEOqFlm97ojIiG1
U5+QNrscZMv/R2u5wGiwikAHxo1o8F7NYyAnk+/GoP4c2jn+fYuBccfYAveAuq1Ti3yBwNB7UVFY
ZsqOhkzJMOh6TRXv/KiZrW30DzTWnTOk18/jRs7JYE1ekNB5soSI+pPO/5o1iEP7+qvB3enySyIj
fKlDpye6m+XN8p7Wzf7027xkJ3CEJVzCn9HhlH93tcT5pOo9UxMIDg5nciKCBRE9UPQ6gG3T0CCv
rXZJnWeA3okoGJw2Bb+cvJqIx+JKR6PBtRcfsVmH0QCdCfPif4aTHcgxEVJg+4WQ9sunoguO8zIg
BhuN1jyJ/ALdRYVGXPAuCMLnq9M+10Yii3N673lDrsTqQmSN+yb8u2PtDVNd0XyrRBzjpi9WHrNw
sc7NwwjiuhEc8CG/wbX2eEhe0zF521y5XHl94aDO0jZeJbMKLJvACZhh3l6el0na7ip0gEzSfSFa
P+KDRsqnUJr/zxKdzXtfPyAF3XduTmV0oe6UGcwmtlP2MkinZAM5GFrEK9fkQh7bZ9OxATz5F3NV
xxcLAtgeFiedChOq+RS8U4CW8qpKoaizXSWSwZ8dXVRaG/woocLGQPGWoSnX3P1RmxpFAsyNhZvu
/OWm0r3IPR8lJWXeBkxmCeApuqJnlcNnGHLK2sQASbiF3oR3z7AfaAz9fW/lSMl66o9vKxMKo/4O
j1EguHqazBZua+MgsoqbvHVKILLuwUPLaSMA1IhRp+gkIfe4Wm+Soz6lkdQqPMYpCapQAqUKC+4k
PTVppy6rn1+O4EU9kXacU2sjzyu2/fnY3zLStf75dGveodZit53Zvk++qrUlMo+sOIicddkrNwi0
zANpwrGtD3Z1o5OUxhN7S0hznBcqgLD3mx2ZEJoa8svnz3XmfrANUgK5uMWrxdH1zxAfWQcwA1my
YeGmiB5UYrqs2bnLw4O7fn9qzoPp6ztC3yfbb2o4Lv4kTGWamCgIA3aYts8DRPfHLy7gALm1bMRW
oOcBmOWVN/LPqn8FXFO4CBarbCi6F/PTsVkS1L1jN11ocQ5FRnBnMidP8UL4LkON9PuSxodCCXUL
WGCEslpZnjG0E5K11NMTr2OSJB56TuDzrTSthBLs9HZgkZqJDIh2S0Zz8QvlUdczxTfK5924UBm+
S+JDuxJY4d5iXHRgF5K90RPVAxYcjWG1qxJvuJoqXiNJpY4hKVU7/0vXtN1OH7HknZt5yoDMotJb
UW0tPjgKL5++n4mSOiMRlWxgQm2QSJmH2H4K4bQKVn4i7qwR8haiCH/FDLS2LFwO+rTd2RKiApzx
TOMNzrQV2nFixXOz0uo6BA4H1Co+hgHN0TSPSElxTnHTk3LxaL6jENyODxGmXfDNpbGNICvj97u5
FppPF5zVqwqYdHL8EEyS9+T8oUIcUW5Zfa/zYqyj46f05FMyxBIYXIbcjRIn8Kz9/JSrsUBfM1JQ
YYv8xYaEDA3aym8BCKl2DqOcizFmQRcTbDnlEAk0i0XxP3gSbhsUtK0cLU1U5TGrJpiwzuydz+bH
TxayPvnbkwth9AqcSap6RGMDGo/mnkauwxBbh/LDC1ai3y3md09vahZU0YmGiz5ArVDnI9P575AG
H8jAV5Vil6Xs+4i07XPr7WS3VEA1vHrPLyQg11/59JGh8OO0fX7i1ndf9y8EqsBKilMjWYRkD9uj
aBkuzyZ4qbLZ0JAPaDgtlglI4Or1/fz3VlL+Y++1+Wpd2Y/OeJEF36RADD8ly4SqA9nd2AK9FX9c
nDyDxxRMYKaOe7IJ7Hs7Ag5/dhnWHmvJs7MIXjM++95NsPCHiUAsIR1NR+Wmj09NIa0dRiicUR/C
6kKL3TEmko8Xi6x/9RYS9OEvZJ7DSj1EoeZEEcuMFkua8MlT0szcEdRGn2D+AmC0VvyhJZgJDHj7
b7uzkncBVRT/sL113NBg1jeufAFb7h2tIS6VkN7KiOCn0MYsB+Q8C0wJSyViEvlVd5nXpCbz+EQ5
/P/H/v2s71D3/kmNM7T2a1wBkPvzOheNUTMzNMo5L7aBfDHXciuP1gZu3Uma//+vcecZt2jYJgc+
b63OWjkp/FKMf9mOcrP7ebx7cTQ2x/ahz7xt46RsRayUbiPuSdD22kanVFpmZUwv9NxOBbo+0+Qk
hussFcV+/alftcBTVO0OSp+lyA0bhXGSjJBjm90YtWRjx7Zg6KVKFeaZWPEp7/lmKgpFaFWcwQ+2
ziCDY9YMAre2FaQGEzYG5J3cFzQ44lSeJFL3Gg450H+A+j4jvO96bGMqYF6lMQI2mhoM9DQBWJAH
cepPaFRge0q9Em/cimxhGuryjiY6X5kNraiJkfstw4FFw7lo9TgxJt+kBgBIinaeBjn5MRjnAz6y
+VyLxgo03NC+3+MG6LJFiPkpQ7RRugmENY2rtiYQqS1VUeSPBK7cx54cNuKxvXOP+S6e6mBlylcF
pi/H83gaKnUs7av2UOxE1vq3msqFKgHjp8yvj16pe6Xuygv2IkMfo7I1p+El+LBzus4puWzkV+U2
3rzjnnm3U05mUsNJsLtoG07jDU6I5DBpWOkgbihLERZa0uS4AgHH4DtnaSfbxx9jXpzFaEabQ+4a
QFOYiQHG5CvyfHhsCPErg38wGwTHC+UczYE7fIJaARnIZQYkROdnG7vuZnrJPy/PSHfsOKt03ssO
6ZrgNRC9xfFSCAC3O6VXF9De8lbGobxBCUgeX1UyqQ8E6yaCykDJKJzyjj2cWXHQTC3Dic8fW7jS
keRA0Di/wPQPGk+7A1ZxNROA+GgjiT0Ql88wMbb/ME/NsNePsDEVVn62ZyNlgjt4tEEh2kZ8X/Wd
bpfx6PAqhoOg6yJCDq1HCZzAZ8zFWbCe+mSJbokuw5Np+o5c7Pw8T/vNo7lrFNMkbfPd+ICJvMQD
dHSPohfy7hkI8RAOVfYzqP8dFMjhGQcm7aREWAhpaZSfy0XoyC8cofGNJjP8rOiY9WzIPFytUebm
dYtYzM9uLf8GkylIeCTkLzwwqK0/p4CdlPly3+M2tTRkSXhAu2818hjCUpqENrggtubeBRVVyU1V
O+MlY+5gMuHH8d4+jLDSI7o8GBhUf69D7jV7MdcZVyHXA7KE/SceX3+WBQFd90vM3ZeQpbDuXR5y
Orztx4VeNj17ZAelkDvIR74HvuqkTTo2KTKrkPEEStURclCBFR+/kTMhQKqTe0dguRTAziOXRS7p
XegJ/+F5YxSaci+mYQbK4g2CKeMp6BW7AjkFlmNue//Nrzu27wNSNTv7DqrVO/sMEPoCpFitZxAw
evxxFMLRvfvPJhVNx6GN09sMlPIMekdcMAzcouRyCBSwBT5Rv8gRpnQXKfeSqscuIMO+eeH53U5A
yFV27jMYirZehetv2RZeWTSJgd+jHOTg05M1Ef3yEwYc2MmfAGo8EzS2m6yJquWLFgmALCjyK6OW
jHMHFOMsx83S8Ru5F27QYwQR6dtz4vp91OOZykGSaiLg+Ma90u5C3ns7uDW59zby6a/G1+SakSzD
R9mCRHY3u/H75OXBhab8TiRRA2YPLQLvY4+le4lJJkNPQDIvolk5wmKfX4HyDqLHdh8sKwHXqx5U
Rh4Yc/qjLrq/CapqscGMhRhHg1JpO3HGLJN3mZFvmeWfLWzaf7jvEqVgaVgOdyie/Qzn45rlIbvZ
JRA9+MyDEYF+GJhuTOkJ0KCtjPIqY6cqtTtkxbWIFvRSOkIrVBBMqoDDlAbWRFD1jcQ5/VNxIDv4
x9pV9LHGi2CdZ2OIKlIXQ655F4i69cn8qXDQPJGMEofaAK3ZiZh5SZC8O6frluBLY6nAsHBNOnm+
IOb5i6HjA+6poKP/LiyQzDSTMDlJKrrBSHpSn/2RYY7ExTh6+wXzlXoMZEG2/WJVxmXsDCG3t+Gg
aVLc3EeJ75E+8p+tmhFVovp0Bp+RdnzY/JwFzz3yyQyeFt6vHLQH5Noz6p0MJWJH+qSBgyMme3F9
nu7dzdHHpPsBY9dMIOPwTvxNebAGaYUcVecOcrqfs8t0Cj288jLIkcAfrqeLHa/qEroPJydpGTxJ
AzJrY9miM92sTnoOARvfe2tnrGVhaslY2IGXzqp8JQNPuZxty/27fiDStYFvU1JSQOAAwgHrVXUd
+ll9WS0+GH8yt1kXDqEa6AFueoE2StMxsJifcg01NGeKjIuiRygwIzNNz/Rc2Wsxgpz4hgO5fT2m
PfJSzSeDAtsQd9Q+5DhzC+K66NxKjVhJtzxAjbsbokoVpUEyvtt2kkyhhBJbbaaoyTuoZNIuZJ7n
mbfeHuYvSWipP1xMcZDFR8JaCHiC8w7Q9MWsflEeyGxpnIWVsHOlPMRIMPEBmolAuC3Fnfb35fmA
y2sLgDFkkeCX0bEPepzFIQPYd/lm0Swk+In1PYFrptRGABYfmT8cUr3DbNTfpRSc1Hl2R8OOMoTt
co+WkSbXxeIDKn30ADGrilXlAKvfTYEhs99E2nsM2mxgZSHfqaJWo9QV/4tt4pEU9Ds7VjH2c1x/
cCfjrRkqTEMYLg7CmOKc3b3zzjr663dtgN3BtOb+2SpjQ6Spb9HOu59AIBP4LWu1m0B6nRnrBFCH
eR4Lp00zfqPCShYQ51sNmD2nUNQBvgVxRoj4PMkUhpXt2H15ZWY3yrHNVedNCQVoBVgwUPEYEEcl
4ABHIHwzSkwauxEPg9ZWhMahLZoZIRNLXkZq/viMhxa4QgF67aQZ0tsxVufE6KWhsomyvje+YPXz
4eqn3K4oG6KXBrLXZwGYDP/J3Vm/YS0zlwG+PQBUgTGzr7F++FvUSyj76wIEkOr8/o0Q/5mXXvx7
5vPXLGdpeDcm4SGryyURx9bpEQ5k7fK5aqUCK3rn+Gkn+JsLpxwhyWhOU+mf3A/88MKsE1tgx5wB
r5oI+JTIlsLRygfYt47tWLYmsGJXDG/JtKfOaamxIrwel9M6GScyeHhg3Fu8fxm6TcAPfOgJ239D
XyJ2YxmpirA/ddZ9elYh3AyGToXCi4D/9DSpl+pd617ME0HLcXRDTEZsmke3ee2QolsNZLFPmmC+
lgU1I643r+0fn11E9QwSpoVe7w0LvEkQ0rKqFQ/5uA4HNRdG8xlHUH3mQ9y+WFXZdMcM3IeMAhZ1
KCj8QZva0HnS1iOIJRvvVKq8kM8d1wrEjBsRSn5cfSQaQ9NOFKHe7vpQPYjUK7NXhRcAzqEEopXZ
TBLprCP41f6r0IWJBUCU2+q2S9BbeuPtORLcAvHpb0JbmNEzlsvkrGcmXwzTG6idRlkc1bO//Bud
TTunmMwmyG9BRsNUYB3aP0NUoq1GbCgKJ0LB/HkikvLMiAuRjs5uQg282EkJ5F8FAjqxlXsjg/WR
dC5y5Cq65xdyExONikorUAzkQH2Qk5DNAnrgBz8/MQeJ6lrcv1c8tlJW78lVPr9DF3SDzuJ3YA6d
5UhdvvH0qLxSNQ/+WWGW0RUSnyd4LqHu36SqiBK4Z9UNjWbFzFRC09exXev5AOuDVkKpj9xCtCgc
r6AzPgpNYnyRNEub/h1Yjbw/obRX30fdiBJCaTKEKFhhrGCDH7GFgrErnXpP/1Cz2rNKkFAwLGey
66MLEUuZq/DfiU1d0TEL9VpPnZAhqvTH5bfAKwUQ7w+DMo5TVHat0ekIzD3JGmbt1AIobnNhncRw
dQVa1wcWiqzMNtXq5Dd/Cx/fVgQ8z6WKrXhQAH4Tg2AmPD+pWu7Y0DqMNbvW9AEpXnoIJ/4fDk1M
wFCK4d/SEOPHdQJbSO4KnpyALEJdvm5FfYnuDGVcqylb1ywqBYq24rfkynEOBIt1INe1gZtQ7lIa
CafQjh0om+ycM2cXk3uPuhzgOMpClpvxTYG/Dv9dWdx+ELQV5gSc02F9PliwTLEVNib9k5xo6gmy
JXb4LIdGJB6nqowAU9v526J8ROow8QHS+5S/8hAiQwAAvc97hULYh7lVQqYM3r1yLsQ+Pt12NPGG
sHFi29JOD611Zccl0beb4sGlr7o1xYkkDgXgURqC7oJSbc9X/xWWX1lLy+Up1ff3bO8p0Su6B1NI
qqNu6Mu2ZBSA/pwKA2nBVMxyTs4LbgkMPlc/NS3B4Ye6/iM9PGJW2oEfjW41oZdOdrJBkhL9RyIK
YnW+pp3U2mBF6N9dSem//GdcUS/fjiBUDlg7N7iciXPIhhxIgIBGMR5mn/movMgZ0BuapxYJ/J0Z
i7gU4gcaAazeBwA60Znef9yfsALRz+Fo8Eu4ZcVfKhagw0sktidmd/GJs+36Na5Ie6L8ZrIAvhSc
nPPeSl3WmNaiW1ArGVV61WzNxWlP44XETPYEKRdhk1zzgsvUKAn1ToHYYkh5IEcY6DJ9ViHLFKz8
As0mMCDrlpD8nZwh8shQfVD+5jckAvVeRdAqGz1J9S1IKeZq+XUkGEf1fKlBT6KvuD1Rekg1YPfk
Txwg1x5GevJZNvkRtc0s32WqTDUxzHSV6DeFHfcuEAYKI9+cMcrqNN/dSH1aDxGI67wLG9tcN9Fx
fSsXKaF2cJx83HYisgHTb6kA8hEJ5JrUcidB1zpMpQY6XpulL1p3lVJfKPBSreqJRGZURCOYFCxk
RAJOag4D1Uqm3F/VDTOr/yBGHdzx67W6IcDZV5ceoGvQArAjO38XlapA0sF0VrKdjImQM+NQ+WeM
z4cj4xc+DvEHmkeEjE48Fv9C7U8EwXsnk5ixKt2ykeqdOnAk+jQ/iXurLh1wuCJJP6b/iNvWJFIc
lV9bQkpbPw1A+mFd4zAWgdvma7xFalE4cN/y/dF3dPsqTM8ANuXPvcVnFS+pZRukqHj/K1IcIhhF
0BnAh5LLNS1Xc12LMD8kxqrL9uHGm9CoVg+iePB3gh+aMUNMHgJs6VDT7hwbul5sZocTWyMhYcpu
Mpxn3fhSOMjpr4/DhnNzKOyNJMUdmVsJCfCoxjWZ1qKOBrHb5jFwPbgbRsMJorh0uEdVpNUyNbAo
Fub1PtgpzOmaDwbm0dGZt2YnOLXrhmNHVazSsD9fV6+nYTihs0N6VYuf+qKPirNg5H7UV6detp+a
w9ZrwuPkX8KK0HfGSC5rrSPhyXlrxL0Xii/g+waC+lyrOztMd9BCsXxqeZqXDB2/O3W22NFtdpyJ
XHZqdZWM3IoBeffvzC3LyKkmGv06hLsrWqnlahxeVopibn/MLpke9w2kN+2vqanPsZKXkqRO7rU8
eyfhNCFC/K+b0BT11FeduB3zJPEjaBgrpWuoZT5rYEZQFJvS2WS7YZpav2hDHXb2OX5490m0bwF4
FosTv2MSuaGVZ7S/ZsgaQkFYNzEqedsLglDNaFm34bsI1zWvraJUPKFI9mxuUURjDV0069XU+Otg
pejNLvueJIPAI3HHBSCGcZKulpgUJSuSgueqYg3XbcFtggcbXlHYtAj2kYj7YDQVGMVhp4nHmuJC
5CvHfHRxnq6F00CA9zgDB78M3BSXgLFNj8yJR/ahYl+0fSV0iYk18cUyswtQxgWv2pdR0IgX1GtE
Kv43VpcrciOY7G7gsPHrlSlgX/av19CmtdwA26H+ijSpiE+T0hCD7S7/NHh7TXi7vptzsedRqIoR
FnYQgadZ5NotTaf9y0Hb9wC1G3ui+h/5EPMIwD2SHoY+vb3JgpLtE7YCkYq5GWXlHDgDKB3MQsi5
F1cvkdoRGN7fzGzH3SWB2iCf3clmY14iy0dX6rhgwZWK6i/Ix2HC6MXgcWjnwucQyKva+Vo+DZvv
1Z1VUUJ9dz4ymz+sd4G6qjMbogbSs0OVUnqHFDDHulZ6Ht9myf7qLBMt/7UMLzcQAH9nfCwOcWI+
BgbWtfTCsreihbnTwq3Q7hFRvor7mFZHCemHoVQmOdBKP7uhnjTEdAJMb2AC7HRCLHSTfVZFt7Tv
o876pTP870pPu+a8+LkCPQiLPib6RUePkDu78DLHgeh5aTu/l4YwjOipxVBZ9cmYf/85r0pd73mT
A6mfeufhczhQ+GK3ICnzXU+GgKTm6diWBDgpU3lrpxIgEAgE3ovks1sktyPfyWHq48JOJLMUNasU
COQyniEp0Jh2ikjLlvYF383hTLhagaBLbuOWY73AncNwad9IGA/wdmZHWG5X+J7wixFAsAYh97I+
diXc81nONzxBR4aIze2HA+sNZPPeYZ5x/S15Gmt7U3LNAvIFwYJzc+jiaX0nlG4ur2XctxnMN007
nMDX4cvNntTNuFF+YsztUbqu4fgsKP/BzqeuPKiKVASmvlbb2is23RAhqH0UwbgUz8hIcf6iqA22
jBLtoZDK/HrM32Uw8C+uA5CLfvI5GVtY8GTeq4cL54Lrk7WSwkK/t06Zu/TUrD+DzMEc6MnwEZhd
UtvtkB7xZAxvVzHOc/Ykga0g9zZV/g/qYzw0km19vOn4Z7gI9sGbOj94nCEURPj73Z6FwFeM+oeW
Pan3Eh8VqWUgphESEGUIavZAjig+qPnVTNghcKRubza2GZcXsDLQmVJo87fqQYwiZtkcAXL7S8ub
0r8mjFQWxUnBGBIZ2YZZA3M1yc5Rc0Un7Znl9Aal5R/1H+btkQvFt8ziqeNCrKLVx6/EU6py0Dc8
Ieg0UoqwxVY3PcnwaRXWvzPnb4cWZqTMXZGd0ntLSz3qu5NKQrVw4XWJoxWc5nN6VMbE7HpBOPIg
hXTucsER2/Zhl+9AWPbhXyv961Tl6EIRctPxHqc/j8o2QrdF2kyeYLuIERME5zObAQfr3yyugZov
ARkitjIvlHFcx5nwWCA6q3A2dW4uLfhZQH/iB8CPQuHkLO9TWiPVBejXlSbDrSvr/TboZbrQBdLx
Z9pJRsn6rAqnPAl2zaPnDhqj87LSeFqZd7+UyQ1dH6buIfbfdQ/Axdgf44UtL6FxCKoNgL7eNW/E
TTqgTNXHdUBDilXJAi+6bf6ILggoV/uEEKQjI9fUq2Xow4bPiDzKmimE8VXSIPVZJe4K2y1uy17h
yxDPPBVX+7uUTblDT9Jm/8n9tYFm6DafOM/1E3Is+spm6YMoU2YK6+UXdn4i/g5PbLD85OXKP0br
AZoabRNIJQFmCwiWN4ZKSQnC8KzamXMlD0yVPym3hyoHqyr0wLpMZYV26tKW2WuIWmH+0OpsZT5c
myfS/mlZaJ8u4T0Aie3qMkRmnzt/cTwSIW8OQV6j/69FRSlmky19FVhxKrPUK3sUbJDxGn0NnvdY
ow+Qt7NBDvG3WzsvvLmC6tgdaBlv7+VX3mJSgh/t5jTTxkIo/ihzEOL6PE7hINVF3P7YF7XGAw0s
VLb00JCv85oaUy0F4OaWkfO9QI4Wb8P81yKydjS1auvRErm4rfjqvbkswDuJyNsvBAGLYt8ChLzD
8v6ca+6yQ4BylG+tXa6YgABGAY1JOXqF0qE4xG2SJV+VeqUxU1suKPeosnR/5f1f856b3TaWPaEn
k2pWn5uwDz0pgnu31oonkoX5fQy3f+S2eHZkAy1QENjuI47WoEhUcftgsR/sopr4EkmO1oarxMMP
rQn5WHnVgcTkSQKv5TyCW123EXqWVJK4Imru9aOKOHMuUvWQax9CRKRW6ngr9TyQ2Tccu9ZQbv4u
obUryQ+lnd0IlyLhbaoO2w3HJV18uKP73D+M5Js1rRHAj2V96Fr+Low5YvmYNyPC6XRPKAY7aS0y
fWUW389y8nFiTt0HjAhXnHs0H+DGkcq+EyNbHk/x8rQUvHmUiiWQyiVvTb6hMqRp3wbRGWtaCs09
tTqS2KUUSBDDTPrKm18eJ+Xw+i3QqyCr0XIdHIBU+19IOmNSsUWOL27UszFbFT4sIoplNsBFsIeF
tTYqM7bP96uaaU/5GtAXjDs0x5m/1u8UgI5vMqDWLBTSU6ipw9jFBHXRDCUXUu7gz1XYES2bmZ1r
6U4luMtQ1MjG4ycdh85iycU7Pj3/ErncG9upCcwmXKiWMb65my+4nO1bgR6aI1NQXgKZd9BSfWss
AMM7I9xJ0P5oQWs+Ly+mmU3P7J1H/7hUfMuTfhVGe4j93lKhaxtBxLaoPVtV0/NVFRwB/i2FnK82
DhFnVqIC0VtNhHeL9jwJTeMM65DIGYzyXmwCGyj/8cUO7aEE52KLcSKwzvF4hOyF2dK6Qma2kuoz
v5p/r6vIA015994FP3xPRs6gQxs6KkxJagHEIPVn9i6FqlY6hLtLZT07gf8bsssTIIjFLEl3Vz0b
Hi8Y6my2JEZ1Orkz64qo+Tup5OBK7dmL9wxHUKe0nzclmcskskNOo6r6MD+gJu+IF7/4EikoQEm/
HEV2GMub/f5sw0hpLxtP/ft+O074lgCM6VJtCp/lQrKs2qF57g9ualpmFubPfVKV9A968uxFg+83
9Bq+pT+CKbZyRvH90/0BB9bJ8nIPcpGS1bCWTaZzoCBgWSAmkhf71KBiqyIBG77Lr0Jux3OAaJMc
TDDkzm1SqB6JiElJM+m4VPpmIvo8M+Ks1S0Stl9KB2NlCc/Qx753hXGL2A5aVZxC4hS+LxVZC6Z/
JKQHM4KTxBPZNolVm64B6xFQEb0Py6i4nMpGEt0H2SiHPMSB8mTRWp0oK7f8vbqbg2Hd98qVJWjB
L4mWd+eUzRrdhgPYS4mQpCmmAjBw6Kb00+cdbqFwX1wmwuitQgb1jFf1cFhHOvOQDdIUuWqTz3Qu
LqE/+0r/c4vCdNOFcMgnbUnf4uLJmgoHq8OyLmOvWwQi/6dzpVSmK1y1F9qiR5XB/cB7NIG5T+Gh
YypMxmW0MXy4Qs91UbCYH7vTSZFpKZ2J7iwHH0mpTPizMqyIBLUEvJk7gSdhcvMSs1ieBt1pjxJu
cV+mHdT5gDeoz0Hcg6DtIRKHqnHpSKkN7mM4GcqnLqee9d19ROYtDHuFuEiMndeWAN43n4FGJEWj
0nTXk/qr2vKdRSfP/HP5VBVCYTngWH3DQlwxkXAohTyd5oP17oo7P2zWZ9dbOsxYfxlwIrw1Bass
uD4nvoDWbxX8Bywdcp1rGZmHu2LJbZgMyFpERxbQqsqHsuyz+t6f63lr/vC7bo9T1AaSNgdiqh6M
PlpttOBMx6UqDO29KBiR+gwe3KNiHR1qkiYLEHof+l5T0Wv73tMYa9PayaauRRMWT7djZQKwJzgL
fX7VZZeDNcDm1XSsVd589x2qiwoHBAzzo6LFtjkiWF3RsbKVywh7v0jBV4LpOVspmePt9ypj2EIV
+6Z8Qp0dR2fw/7wUfg/jEkj1p6gJF20vK9Z1BO7hxY02aSzH1rpoLbk/pYl7/VEUNAVY2I0quuYE
n66AVHddUAEvt9phpu6HeJnMk/Gv0RnQb8hsVVZksNyI9KHJGfDZKE41+dsnVPYw9M1vr+wx1gkW
rRtHgPvKO2SkkQHetr0oC5oHvmw549JCaMdCANOvCsUZtPzBwJdkqoYGrU1+I9BFlUD83CHXzcXk
ytYskbumXj+tclx8H7guD7Gyi+2KBkGPz5z1cX67NluqZC6z9mWe993R3NEtsANx6JDuxnuJahq0
MnifLz5gH12Z/wRehebUz3PUwK+PIrkdS7bYTICXHwtTEEBoydiK1WQCYXHGd73wvhQC4fAZ2/CQ
lRWu96CY1O++zxNj45GorGP04zFJ4l9UmRy/chbdfwkCZ9c/EFZ3i6tpTKz6+aPcwYthV8acuchZ
Wh20S5crjtt41gAqSih0uMQaJvuG95FbWvqX3XvO3SwDvryUV8kl95PueuBoxM8ygpozbJAzOHjz
c1Dl+zhNJDkQaJMoaTl+LjQE2Q5dfJg5k1D8bhiKu+1oDkKEB/ZnOHbqGx3zNg3Ae5qJDzlO9pL2
uC9JyBVpL7NVHo2ke/PD3nY1Hf9TEzXB59J45jQD3Gdi3XI3jXJskCmNXaVbgO81pdEX/YTReQJe
Xa4PzSOApAdIo9lhIMS+OMLStIQRJJ2cs/afeRjsWponAj2SLBLb3Imfh/tcip1lVrC6bbINiK66
mZod2qF7/Q2Ob6GItn23ZREkbesvg9M2lKY4abtYp038eghrfy5lMecLcjzvuwmv4WOGJmOrK2wu
Z+wK6p1x1cLkAbLI0GQR4G352nbpu8N41IM24OBahP6Bu4WK6f1Ltw2v4E++s8pUcH398FmyaRcv
oJGpVeQvLLZJR1ykkT9TZsF9WaROkQ1UBkoXiihMUtmZIa+zJMlzWTwjGbe4jTkQPTQrvxms2s3C
n8uW7RpADazJXjeSTRAWnJGcghGlP8kaDL/5JRyRiYBonRjHqRLY4LPQuJlT25FrVKo6LUoC/LBO
HcJjmA+kIA8PZju25cUHQBOk5+E+BDsJEovIN3BoKKBUpEs5p82Q3+ajdcDhIOhBH/DVC12VAb+a
+jy4kTkHsIS9yHIrPB15yp6X50Gcqht0uQOlMCZuzzeqh+U1sipRCGUL8Vftg5f70Y2M1ZuIdD18
IzL38LrGRfVqt0+nOKI6kaQtW33GH9ztKHkBprtrekmLo5M6wJw2spM/1Dg3+UO8rQRB9ZpkoB8h
YgLXdiEp/TVyTfiT9zI1przn4ThYWsXLQcKR4exvjm+Is/1iNKnL3ee0KM11zff6JGkeZl6JPBVJ
9v3nCbie84anVJslMrzASwPsqpXD/UdBwEvIRAIDPuSxb6g2bZy7Hh7n1xoZLeoNTJ6CPqxd6UG8
RxN6X/ohL0DKw/ar6pMTl4zeADcUbVBpWvqz8f8lQLk241yWbGd9g4CBBk4bvmwKU/4yd6O9HEtB
xiB7ma0xbNWwgf2zHl4vZdGrkTlKpaGvUE1WBalkBVbOTR8qEId9zUXF7SVKM+7yx5UzG2OU6+vl
q03xgGfxDRZtQYjVxc4nyl8goIaJEI0kzCkEFy6ifr94aKxlxYnMlrfJndy5od1/WsTVBWlbMKqo
dncd9OQuQ/lU6LfGxix3/Va4tApwxEWf6klYO0YLc674pcrPhrb1ezFyhhKrWRlR5NbTfaPw852s
5yQNswLOdpgEN1ZLOf/8/j4K7xgNp7wNTfzyojDPfvva8wgL3YJGsihjGYLVK8aCdUTs+XTvaYjz
77CpFZFGu8Uv6BRQ/Tm4h3Er1jvXig3ii/5Y1MprRD2AfSpDSxt399nQBCF22fpgYbHdW7nes3LU
UgUBlLk+8Q/bWbGeC/rN+8tmQx6wYopg7hwaaQmZbfzdCmcDYAeElgmQEOqlcFJhOJq9kYO7rub3
gfCmEXVodif8ciMmOXDQVhz2errUGzQn+8ThnVabYP9hbdUS+hoVBvUAW+/dnLym+iMCmgv6cHKF
6iz0lEsM+3dx5/Pd6ybfVKr9MArS0CX4Ag1y0wiYgIx6xtOpfWHu6nCYjeu8xKlcmmjFc5dljmsA
a8trnCw4bmYSzGIR+bgghZrOLpWrMss3TG4UQtudRuFwQKOVvUXdXmcJSuQogRVWI7bHQEieo36q
t2c/ODaAGdxh5z1lQs6a098IiknJN/AfBDb1YUSQ3eKhThoPjPcmZmQamYGKdNCGAlXdETJdI+u5
+NUWDJ0+0M+oAilaLlF0zWF3W4bs2cNvi3QnG29+k2c5wdGcGoGBMHmvEWaMXpzVtxMc4lk7T6Qv
BvEczmO1O+FBZCc+FqOVFnyXk+k0q0zWHNJtfq2xl3q23TbxDlotwKjKl1MUp+Itk4vzaR7y6OSQ
lSbQWvgvUYSFsY051vosD5uvwPhVRmgkhQ5TT0uKg/grrGdtsFgbuPtrRJp12g2mM5yvGjfOJFSt
qSvq/1sr2jwnInA4xuOfiIJR9Q2lDX9gH27ylmJxTjUz0ePD+ZhIgBHhQRhBpg7hH6qxgq6fPM14
XJtK14w0ttoWeecB15lu7WXQpOeV1DoUGYMN6mhN/juB1pWcdv20MlQ24mWBH5DngvZoYYmPbmkm
0o8l1Hs/MXGHNkYBvZROz1Bz+NzbLtA9/jh/JUNeVxbI0Y+LDNmjQr56um1uKRcTANMdCsXKtd8z
8fPbPSOSopAIt4Rxk0iuIwBu5qZFZQ/yJW6yDewB1ZBMU/xXRV1AUhMgWC4+wDJXWKrd+eO4xmkw
QjyGgwNEp9NGvwBTBS2X0SA9Z++cVyWH26UmyCtE3hUPOE+67dtbDqIrk4Rbag/lzB2T6QjtiTaT
yM2k/szsBiQYaWb7Liib7dovjlk8QcaN0wA7jiPjzRT34jqAqVJS/Jw8N72Xe5KDuRLdtMvyg+ts
IxPvOnBT9fOy2g5wTS5o1FvZrsyNEA2qNHFk9EXsYk3h9K/QRm+hv2W+AsjbjqoOt77ry/OIcuvm
GptN4DjCjQXZ/tQ3G/34ln4nOAD5UWiGtuE7v9M9zuaJGU1Ygj6M35mNoGay21JMGPjDpmH+wDci
eK/UdqjrwJuNm2WeZS7Iv+D6k2Huhz5zUSKcYyaQrpKqu4OK2rmsfaR53tODAh1gt9meCo18HR/p
mOGai6vZq6UNYL+8MmePYx/K+sU1sR8WAF+rCrrwK99s7XkrLEwzeRFsMqT8Yw40N+nZZjPoQXZV
08XyVudVhCYnLd3bA4MHN6jgu4AHFM8R0nT9V2g7L23Xg1Fg66p4f+Eu9Nx73iT4O2aMSuQH9hrN
1SWkru1d1ucS7jU8TcRO2KSnE88P6OT5Z5c8DmwzJZ+WAzwfg6wD68xaNkcVM7SjRUCmYIvjAVUg
otu2jpqmTPPb12HD+3MZjV1jGxK8vYz1uvClOjEPLA7gMsukfPxi1aBkFGph36TE6Lm0vadXT+Pj
NF8TSUf2LXom/hTO6/yzMNv5/L1qEjbOCI56foo1cLpJHlRI+i/8CgZW8fQjZUN4sjGQxTxdxN47
Oe6uXSd6aS5950PEvPmrHrJZ8lN9ObsgsPYdF+BAGdC+NSRPY0s9l/MHYrcUmogWsWRp5ul0mHHo
JVluWBTfk5vOUD+b7y8cDkL9DBwKGW/sEVnaeKReA6Wdm5zYeTwV4TV6qhIIQ8r7W/LRARQuYAHr
7nnpwPWO61WzUIsBrEP0gJRbBpeawzFg8zL47JzU1buwvLgIggGJKBjCm7hSGvZD+Bu61TQrUyet
AZTllmwK1C85EVJ5bDen6Z9jA9k9VTXRxWaKBvEf4vJoKMlJDdbHMAkQ9YIiVIJwG4GNGluVL81F
6JGN9wN4rC42g1uJx6RSrR3qT+E/9vktAEIPHuQ1v2P5dQmpDyTnKUIvARjNJp9wrv0QPqPqevwG
ZqFqRMxxAxIkerhPV3XVzARwbljntto2jXq4ceXwfwNmR3GTN2nUjPGqLJLUCroZc1+NVZces3qP
7Rp/0M2i/HDrm28eN/Ebo4fcESl6wWt0o9ua2+veuIEmPpe60yW0ADFaP/TrpT817bUUi7vNIQgL
m4PB4SWMsi7uhDIZwsPtmejnBvIyLPhu8nnu36MJgE2E8fZGl88ifBWGSWRTeUdMmsFByCfzMFRq
6d8lw0vUcEPnFfifdhaOd9uMX70ChmX0FZzccUr18yldcFykJZ/kgoYm7CbgvEzEe5jtRvyzoDGq
4QMy5uguK2bmXtU62lVdqjZq8nBQGhMBkFcQ1Wy1+l+xD1/D0I7lgHg4NtnkV3pYwS4iLeaCckpT
nPvnmPgbt++2NJvdlkYPb7K1lYW/akzR41ODDIFPftqzXVMu2qgUv8YwAnhr7jWder6Bca0XNm2Z
u6eTPCcTHYlrDKCQF/SA6V2Pc34FE9gfeWtPw/ZmNsrybSeka8bdPYJM3dqF6D7VcwRX0ZoakzPz
RV+nbRpO2eH7ZUN+uIZrSIHAegszAQ2jpX+957oYoOzw25n6Fa6Hh7YXxCbvlep/P+wq9QD5Fjku
XHiHxKsHt5o5E7SRYcSNKzWjCpEnwggSb5j7KeDnnQ9VKFdL/zBYjZE3lia5vnQiO7xEg4zDhRsV
4WJPuSCRTvQhbwF0T2hWiJpWBVijrzy4MMC5wJQVe6uolA4w06alcAc+J68FfISl1H0HN1Iruco6
4ZZ91oNkta55te3KFXtsIJU4zzo/Yf20EA5qerqgCN5xAFd2CCHjoARSTDpxP5l50nUCvbZb1zBN
eOZj5YuiH0HJqcUq+E0lOCZ+RynguySvwusV/xORapuS0pQa5K5SfRvBjAj+CsNefqLootArf7tf
g8eQ8O3mizQ3rL3qJKPgL9p0QMvXnf9ZcEQrrNuNgnJmY/98PGo/gvUgzSZU+rm+MEflcGg1nUzU
LS44eWCYJUYwMuKXIy3Wqp4I7R5UmgkdFWi23B/xFN38AOAUJHwdFqkzXKxTrwit9CToj6H1qWPc
8rgruqm16nWvXIlkhOp6RgdWbNoPq9C34ipIqlYBxVVOnyKyzrNJ0KYrHxRxzkcmV9HKw3HHD1FM
DWkwk7cvlRV7hovnHZizOTKlWbtE3MAPsFVgJKg3T0gCm7VEP+jgCZ6VQcNslp0IG5Q/k2Efbonn
P/A2rZTYatQiyyaZSY683QM39W8iuLy21uwghw3kQxvGUgOeCEpyxChY+teWr/I7Xti7f6+iMn6H
slVcZgLCYcL5iUwnEA0rq2LOrT+uQR4TqLACEHgUAUXdc99CkhH+AQ4eSffsLL7/6WYz9v0ICQ/e
NOzKhuCnK+FX6jGXfaNOuZt/FvsCOPP1D/k1G/oNtDd6nr5pKNzvlzQihPPzPeAhPaDPDNQ2kEpt
azBjw2lB6WU/I106vZVw83WHpdSALe5316LB2hj/hdRDvdFORg9hBr8oXGoG2ua0mbbPkRgsfGET
gr0qcrdPlICVDcH8uVo0Omq3BvB8XKOHGxAmTo6XDI1VviEF1m/Wn4D5m0uVvQAdD/afO/83c3NB
4lDAvbPgK6GvulD8xr6NPDq3e+Ul8JCUXPg+0ATQyb4TneYlqI9GmebumyVdSGwZ3gqs0qjBEc/D
aPHkxmWdwrYnf0VFY5VHneEP3YtFjYAnUtVz6+Z4LcbMJrmyqdJkpRutTbAzE4+ELOesTs2uciN5
OtEQVvSWUjIROoqGE7P3SJyq6xRIcSNjLVd0AX4Zi2ZOlkyGINXg1o33BJ9n5h/NRcp5VHjFCwAV
m95Cdoh9dBXjZY4PjPBnp8gu6FFg+pdsOMw95P+eVfNg3tfNxgQndf32EJzCvwK98vuxOqMKekx5
6z1LBnTG50OBukMKCoJbdpemCjTZc6KbG1juFSjKfD7/ueMdwuz6EbW7BX3qHh+NNgYuPO/9ID4g
/rt0Hk0tbLi7SJN86xw/MsWf7lQpajl1zMpehSxCwlnk7ZEaZRgPSool6PgbE94KSfIRcHqjStU1
a8MWmDW6AuVpX8pSXer65TX95XMoTDGh2s+42IgRc+BEkAwM4pS1ttK3hPIP1O3bFWXkckAPIuL1
+7YbN4j3IV1TG4V6ZXks6y1NgGVPHeHAQJ7ZLUYVa0m8JmQchzC/RQLJRrH0wdy1lxHwyWRDkFRX
9R0A2sqzuIddgcguFKV1YVVo+DN25xX/siDkyEtzHHFNh+yqIcP1UE9KyZ5CgF6VqFvilQVXEMXz
84VqI+/Xmh7MvyRYATkN+5sEcUrcmTXIzaL/qwL9KNW/Bjkf12L47fL7065/ZMwT0eqCU6i5ZSNU
3a4MUfMGq/h2tgb40qZdNtd0NhAip0f1kKCEiyWXgYFfCei6MrzAhHJHTgIA3yk0Q8PbvbCPN+kL
1qgLdqqmMcov648/jWQjvBc3Xe+SmI8GRNAY8MSEK7rTehTyv38MIEr22u0PqdYwe+6Zk99iknJt
ef+d+Qc6TJcqRJ0YUlaNIFalHoOAyV/0WSRwOCg+c9I4Vfi0pq8Mfke+0RofGK49/r7luIx3KKUb
bn0OK/HqlzXb6SzxdUmdXDYTfoFpKrvnoJzaec9wQ+09WSJvnsI+wtibJ5Q0QY7O3IQG99N7Rgbm
ngRaRWBUpZBVGeiI04zZZJ/nCXs2JIuHM2VZTXQcQD2p6WvvJxUEnvvD6UugnYp3l+6hpJ0A9r52
1BDJmNNKT2ALIrzR576OKGYmfXyBjhl5FrMtis2AZiSPC5gPrx7yprbtJifAm53qCdrNj3nX2ZZ1
uX9UcMpyO9qLYFRN6odjXNGqbfFP+pGjzepdSzImfZJ3BQILFm397xJMElJPCsChVLOlR8JAbLBf
wY2zrvq8Gm8NahHM3hWuJIlLqcD7AeNaGwCLBnAfUVI47cKwL0F3csok/CTox8jFXVpPkjRj5f9x
xcqHALfqeu2SdEwFJf0yetarBOlItl+eZSjaDbP/J56FhL26JgACs9z+PMhcfNSuFi6byhGyq5MZ
MrojEjG3qaWLle1ylc2d28+1CSNdnd4eelcQiMOfYt07VZDyVP1AVbdu+Drj8ZITSMRZYQY3VYhi
7ZFQhcPOIKVae31Apywlkbc4ggmMFDZiEpJ564ICndyMFoW5z9c2i78K2Np0OxHoSSGYjZEFTj7M
x0cC3N9kres8r95lP5rQjdKbfGpiwNh+AbAjQbD4sWbLQlnit7Q2JwQ3wBgemT6mA8ZgKJxnxnIO
f+AlIvEaS94a6sZ3VkHxDrz3UiFg0qYTqnJ5KWs3dHni3bxtHYqViR7jyESBfKbs/VFphfUHlUdU
KMKfR0tx7QDg5Kq4vxfBXxG7nXCTqPUhj15jbtQu/1MmLaYrlqB5ZOGA/LckpHkzEyDwkhIO4Dm7
cAu7+BeV0rPPQzRDvEK4Uu+wy+2KGc3QvK2kXxhwC3fwo/MX2C3SfZCrneE7mya/eJNKloNlX1BL
Ldzh0bmJSB8uXCLXHCP39MJ60Ik9au3y6jPaV4xIH0yRfEyR4tkBRdjLcfRKlvy+n3yCRWZBBdaJ
ylvavvEQ12KG8+2SXX6qwVJkCpsGyW5HcnXNWDUzrerh3RUbnIiEfn4wBa666x9jqKKsng6eKNqR
awPzmeC3/eNoiokW9G04q/k/AuS95wfWGfwK4n0MbXkcIUcoJ+y8mE7Eeh9/EajhgMz3kgWALXHX
09XuUf39o/v/VF9DUBQx7A+L8EbHtuRxIiuJnr2ZMNovNfK/eruMXcAIPSpX8p8A5Lmasy1cnJAW
6W4Ks56Idk7zT/hctNUECXmt5Udh6iNT7TwHaYYgh9lMTGz7Kau5/8R/4mUw5BHQsmaLzdrbcCVN
2/r0Gn6OOJxBTbZwgx1NU5iJ6DTPNhB9L6ziEdfyD/ZJ5i2XNgpezKV5WA9tlR+3eGt4SziZZJbP
/6AAfGQr/bt9FKLuvFDv+QqcS+SpwYlkJIAZRkmk2G4GpxgfSUHXjSvubJZgUXTRatx5QdAUnjF9
FOnPngvQWn8Yq15LCm4NodEK1g+uNjYb9qxPbK427FZtuxiKWwZ6JD0tgDANpiZJBW4jcAHco1Aq
hlRe9InnM4/I8Ji/szZvLHqJolM52HbdecetBdk/td3d3zlc1qeDccyw3WvIzbkxH/1binkJl6aY
2Nbot4TQc0K8Kqu+/8Br824atcuLPol6P6JUVcn+Addl7JwOe9svI1MbFgmQhZNwbzqtc+V/BSiB
TUUq/8Y20Hd9JDmfK7C4Gt0adAFdhnvHTTGDTzKTHAaHTRCielwcvFTEGsnjLwwfH/jenSlDvjsg
YIs9BUvBFpw+nUPxopSDTnzpfsH4XKIlA0A/wuQUneZfUYDdrqWU4zrkZ4kjqtQ12Dxn5Vnayir+
53g6A6BPkdUUsMw5wiX5g95CYAtV8bVJ2Ex3eXkyJQBq57XYyTB0uhNv3eNqEH5LV2+F9P+d0EaG
Ww7y/vb5iLWD6eHfhF3JlxBW/2Cy3sOBjH3sqPylxcHBilmsYHh6o9ClK24nIq251xLqF5llBgRQ
nLqL2KhkeGWaIPHKee/7swowSfhMNtkrLoB4HBJ7D3tTthfcz/k0JmmIIZck/AWT5r225/xLSblM
PL41ITdbfzEC28TJwhd0G87FCjC6g9lPkMBxMfGMuVedYFpVTqR+WnAH/67xzAGFhkRg8bpI0Exu
GiJ/cHi4gZ34R8sY7BAQiq1/0ZHenQeROHZfanY97KfwBuFvnlw7rtoi5O7qD+i5LnzMPVnXMbWD
srOAsJBBfwMQu+R/hH677w2cpIZjgVT0E2B7bIG1dX+hLGLukMyleWgBuOCN8AN3HssUPdEHjNAi
H2juYDozuTxgah/OhbCtROfICqS6tSQMWylHV71JrwEAzCgGspl5b0ZzuAiBc9mtL5DI+LrXOj1W
qs/yq3v4SzKbDePguTsE3WeLPsKRZ1iwvSieqePPenzooUtquazO71lSisFMVqMW9L1zwMNsLyz6
t0CosPPF7S0xQ/2RuENxLnIX8v2+aONOqCp/OJ/YJdc3R5sJpDYLTL30pS5Tbhf74ZxxkuEGxVku
WW0pI9HtL3sFZshAzecHBi+QHMByhfCVGSGRKXMHO9QgijC5S92AWJjyDSURhoZHfoJN1C9LZWMc
jpK3hTqNCNwamHjlL1bgW7CNUS7E5NRHUds3e/gtN9576kYqxLEsDjkTrZCSWTFp03woHGJwnLU+
WODp6DQfdieD/1hGopusOZ1heFZJ4iT71bXMjRaQie1nWS1pP/WCbVQGTSrN6v2TmcEj0fZi9p3/
bedBquI+jKZw92Xpiot9E2iVIJ/XBciqUn5dYfYoCnk5eUELpmNwWgZ3Ola8XLiXZX7ChhSLWDC6
7PwNCZWlYGn3tXSeZa78kE8E7h/WcjcneuV/+wLt00H2GtB9pNz5qvIzQsD4o+SNNPBiZgTpAIeH
ZorFDFN+Srzm/FIrAeB0JeQu17MepHByyDdDj+9maa/IegE7c2ZopzKgUIrtcklDF8zmH7HAC9a3
CBP4z4CAEigu7jNIRcUmhFbmYrFL5pABKsLuOyJbOz+24+wE/CVATwax6nJEkkLbOw7eljggGHMM
nj9DBr643JVedE5WoKSkEtx84wllxR1kCWcHNTYz1bK5g/eW2HvkPPha7oRGpPzcJC7Ka/nBzH1M
8S2Q8RYrGsXJFDsZkb/OAfsqYQp+Rb8AvMwGX7gPftJxbHc51YNY1pkmt4f6msphin/ka7m0VG+0
0Yg35cnwAIWBkXKXYHVtslGfc0nXBAZMqVl+aFMpRN1ZoVosmRu20bOQhIhnPnoP3m1sGQFD7r8e
IOlREtF40D/E76k77/sx+yomHzMVaKUvAU/1Uha4hrGEPaL78LrqbFcPJZWpbXpF4uf3wjr59tyl
HGPL+Pqnicmm8ubQjKNNnwxz7O6uReK7YsTO72v9EiQmk2mCft9Y6GHbsq7jhBtNjjI8LgyEMkB2
MsBZZs2MPMYivhCvbjKt6Ukfn8Q21spYYVVN9fVKGnc7as2orzyjJON5IjhABAWwaloHglPCQbq4
D2BxRlaqAo1sZqQ5ehtWW4ZT6XMGfKcyhxaYpFSIKBVAMBIJTeyly6AfAcDfjDqPVjsN4Q4RrNSA
1Y6SsyyfBTq+HqhsChTLIv+pxuyCVCttoknr4SJ+LHV+233WZ2Mddy9iqduXnQyBgwQYPdh22bfk
Wq+Q+YCqOhjZrCxr6LCmcQnQcF7qnk02S8E6r6XrQE4ammCm8SbAXybxE7XyB9lwaOOu9arWOpim
M8fxsdshfA6gThxqQhiAvUT6b6+dw0MfZsNBMDHK27fAWZkxPkDpOUSAi7EWy6B2WY+fVn1+lXnd
zo4Gv0sOy3+MTPxYy8htIFdK+1hXSkZDiIScW4+jQLsQong+eT7OK+nBRwbcZgamS8Cbm27vjXqY
K9SxQowlzDNi8A6eQpMPSj1GzO49iy05pqHEYGTDFzl7woKuzKJKc7DsyrgOAk5DrNTRQcNopSG1
r2/AylUy9LC5zeonE1iu/iVuVpmZpXdxccE0P0RTsAWricqPojbFg56QMEv/7wXz2Hmu5mHw3kaG
KG5FNNfeHpXtNF4MReZFqVijf2pxMjn547xk/wMOXZajek0CIlR7OqzY+i2layDNCW9TMgPUBdRR
MTnfHjlH2iVT3GE0beYOP/+p6gH9/xLqngxECQ4WrJu/SCgz/F3GqegCMrMKmsNafgK7FM8lhxCf
Sn1+dKEPxBEsX+PlYxZ/e47hZFB9v3A7K9MWgNPnb7ckMJhORrIvfbHT2GgIQ0XFrMhNJFgd12ag
l0Di1L5b/ZpA2I4axBRb+5Nepx4aRaenjQ00l66EDrteM7wk2GKQOUTUcj/5+HUywGZB0mozchrB
iuNf3inIG9VDu0xXY6McP1ZBLnypwKeMComXZjsP9xm/X6N94PII2KXkS3/Bo7kPYSA5gcJNuu8V
qp/4Zeo7umD/FkgFKOojC8Cj+JOvHSV31afl+J+YbOz+SmRk329PP/koMCgcCl8+XhXnFDMta8cv
tjFBI4p5LkkEtxcMU5o5IDdpirQR9za6DFChXmg/L/22EJGxni8VWM0wDlQs7acm9asVndOjYX9R
jMCc0+R5rfGEwDT02ZtiHj3OjpYoBKT7zVML/uD0OEt7PqOPk0164GtpikLKdGkV7FMmiFNnHuv7
cYlQwFpnTyVISzAlE7lS3TKWrJq9KiPMjf0s6WDY9QEGDt5VwMubPrBVhicLrrd+MnWcIqVV6JDJ
BcOp4cU4zzuxTuQ3qYXEI2mx9u2iub95rpoCOrZRQbzp3l+W9GeuzThpx/EehD86orIKoxnzblx4
9+HxLUscQ+BcWWiIhAoYVlm68cuaUYfcw8uf07a+IeqgvuhVouhslG7ZY+/4DSYIh4Dh/Ikwat8k
TObHE8v3qK45Zv5YwFR3qVz93cP0mLhBdnIIVC3FHGVZoqJJMBpTRzoJT+ay3NzCH/2iEbsO/747
ckuY9jTm2AinKstg7ROI5hCX9FRA9p211XGZk2N6/Opp5UdfR3pfOFReJokeaKqFpFxZ0uM0n7hD
puD+BzPv+q9MCydEVXlyziFu3RKfW3FPC4WTZFDi9qY7AaAYCjYWidDm/GYlAFgqD9LPwcenRoWo
QG3uYmNSg//xKWxG216HYlGkM7At+J82Bd7sw7P0A/eYvrglIRIBYK1ncNsSA9xEasEfDBdRQpN4
MfodSEY6IBd7grjszhf13xRZwLkcU8w5Dc/6by3C2QKYaMcudSfHIZwVkPRNSOHb23WIB/OnvCgi
BLyAHO5t15Gq0bsbnEzoAUMtZv5MT8wib+AgZJRPi3aVvcSDX9jlCaSxTTiHkA45JckZh+wCharP
J6fKy4C3GYj+0AN32oK+bu0x20boyNeOJVhacotagKCu0czlvELoF82RQW+eUaXbSbT0TKnaUKdB
M2u5O7YoIr86gBOv6Enlm6Fmtt1f9ro7ruPFrk18mGK8ArqSc7KCp1MH6pQjUpoiUM5E6Hy4tmCg
ch4kKWs1xghEAEE6eLSeCDaEdtaeQCQFQQKfdC07YzXyLIghp8YRif9rN7WZ/5RdGO2QhBvecxkz
AgLOzMWAbWdhXerl09iG/lnJCNfoAv+W72kDj6S+Bbs5Zp7CvylQ8GYC0DOlrDq3KPSLnGGqenrw
iTKhQLWp9TWQx++OuLVCXPEUzDWpnr7BB95DeY+sphKEdLYT8rwZONFyigwT4do7UloUvF9VONP/
Z8yBlTvAPDxk1xj/nG5Zrxhd/l2HbRXQuRRzuN+twaduAD7h372rUoPqIwQErAVnYQRjEwu8FTpb
+AiAB6/8P2/B9mkYad+7yCbyrbTT6g8AiSqd9I1bQQjmuWJiGM4t31KfUUlpMy3hzZvw8H+Gv0qW
b2YJmwx/0Vbz7HNoQEwHMksph+knQnUEUK+jlBxXez3y8KO2h5noz9XLFmQF4Z0By6HuW+mW8VkG
TtbAgV8gjuYj8AFYAXQV2vpeQndAUyj145ejpm0XgP6DvsRBjsUjmvNTrt8oeORJWIhb/I/xMNVO
hzNJlWwC9Y+mHz1wApemmZD9hgcrd+dB2XvDff0NFKJ4PU+xH/ccwUYpn5zG+3Btl1hRbIY55ZS5
sIuF3jQ4C18ijHSYjbqRx+fkMJz9Csani0MWcYfmyg8nSIqdu2FW7XsiBeJELjnmCWe4vWQmZQ4T
Z91Wkztxp6U8ZH7qs/wR0Hz6ljyEnGNphy/jJ2LyZUbsBzfDqO5ThPqSnQEyzLPYEDavIzmIljTc
xQqRydtosra6SyUVZnmMSjoS+XI7krKd2/cOl8AHia02Fa/IufXMz693kT4kMlE96NDquysNu/A2
9fnZDWGyTbfdkzLuyzc8vQ1rWDBT3gr1sNVrK9re0tgCiKlzLGKE48j/QBUpGBabpwGitZdJamls
OQ/fetjJPNgjhp4dRyGoOT5j2KEOhgi5yhWGdXO1DKvOu++xUQLn8zN62i81zvX5+mtI+77bDGfA
jx7FsgFGoXSaLGd91o2uyyRPy0EjnuB4abDVSo1e+lSkSJa7gIS4Ied+U7rlodzHeFPw0hPvvNmb
7HirEahbifC+K2ZNGgtIIGkuNUwUe3FKYzsAIBXEjCLuPfbRrKEnhIrS/jdnV/4gvY66n9VujbPv
gFBKwICEX3/F2iOacgpxicYS5m8jdCB0HJXuJo88PfLfyBd/JfmSd7IXzB8fLeDJSTToH6DsaCTw
8oq+bNXp/QTn73eIlA9rovMX8mJZ2OY+AXqRTbygTd6uiFt7ctlMobKg4IFE0FyPOJh7tMYXdLNL
Gz/52hC/cUyMklpddY+Sm3IBTVdezl6pYvQzmhwWjq48VwDyaHl8b8W95XeZzHpR5QrT4cWjAFil
ZTdNvvDuyqlD7gEql+m+104+sZ/vAfGvolN7kv3vWBKJtp+J4iMaGkPCfKS+Ofoah/J0B6po3jRm
aCnf22HnByZpNt+josrZGvj8rMv4ayfFqwbuLWTmEk0wyVzZg6bzm7/m9/8lwv4OHXz2sNuzeG5a
MXrY9E7hPBjy7obITtLp74832E49IngF52nY4nlFatY8dmrKIMnDQc9hvRwcldXuvs+EtKiUtFjs
T9HwBEdcm6fJpXRwgtYs8S88CSTSTyh75HIQ9B/g3g3A0kRI8HiBrBpp89rSRVeUqwW9LDe+++9V
Dk1lhyOM7ZLyfzvsLOSJuKMoQ6t5BPOcB8CHmaN4AthP4xgY25z4TGPAwmFWqDiUgrb/O5jcw1t0
oQSVdkvfewDciWdaLZkWfR8DNRMozd8nAupQRLDyzTyPBzStz421GtSuetvtLKY6g0dJuXysPRqi
Anojtxx6kfktjfNMBqbeVH9XFj9sOlU0qCJ0nSmPG+uQg8PjsY4t2xLIYsXYe3CZGOQ7X8d+zsNd
uc3Q73jZLbfrgPvA4ndZERbFKAEZFGAspUtgI21Gu3o7tp10iCfeVKUdT6TDVOeeyRL++ZuVROn2
PqdajgfY+lvrKVTvccKX46m9bYMMyohVgDJ5/QhNZvDBo7wgwhwlNHNjOt1Z76cdwm2hvAqZqcIK
VbKOfgZ1r7XPYMDKnhlY7eexI10VmztNY0P/UAQEhcjUCVa2f8fn0p4SakahboU0qg7k2WxL5C1S
Fw6VDqtKf6n/SChOnNHqgUailVsL4vvapauKBMegJr7rF3SLoKPYYOTAqxcWpZsSbphhv4gtvheH
p69F+VnrI6NzT4sZRbgA0bYyJEGwZ3fJez5NH5bNFapXyuxHAtJSk5CzIQBmHxuQHJNi+0LmUl92
VYpxxavHbM6liCJrAesCRsLPJCduYWXi+HjIj8ZYDdYPYdaxKVG3ZZwpcWvTjnVmu0MOAN969BcO
d0J4lucyDK0FmzihjHPovxXMIQ0/C5i2bTBSkdiUEwcrBU20+jt3/SLqFKJqlMKRZyv08BI2Jfkk
9p2H3rsfsope6BQBjEeMINjRPs/F6veyisP1wtVcYnYeOtcR0PtnrTMN9gxrsw6CFdvsmzQB8zJn
33e17g9q5e+Q5v9UyxYebNFvhlwTNtGSO0FMtLSO7SskjDa1r0Ptqcht0BmDepGGo0hmnK/fCwto
3L+SXME5v6rlGLIvcGMzHYz8byYJvPp4WkzIprXZvpD5CbueCwwleVuEO94/ViTj3t1y0Zfw/hzT
qRFcp4xdqrkBA8Ptv2o1iqlLq9snY4Zq+urxQj3Js0Swuhs6fWvOtP5GAGB10fWb3p7r0VB+Bgf/
zwjdRf5D52Bvf4ETi1GLmURE+qMtEhfxbXltlphePiUNKgVfS60KZVc7NEKkWCEeKJYrjQWYmWWC
n2wUVQr6n3MkjaLtKhAPsVxLxUVMYLluUeUrp1xgcQtCxMsBjMbqAyZNYVigLSGvmsuPh6oKM/rm
loJrmOJXATUI2uS7oZguR+j/IrwRwMSuMXCLmc/Z34hHwioBVqUnWrxOCSMMlYocGXalPVtQzm5B
2yps4I3XOwL8PBQbXWMdbmbmHok1Ff0779yV0HoAsoI7boY0yjBQfaHJKyMQkYgxhpWf+lwDFG/A
jECqUtBG4ZnZRSvFSd1E6duEndP4pvDbSSMvgjngufLv6d2I2Jo1uICKiRpkSEuvoScxSKgX0Y7Y
bIKyNwuGfiVoBHnAhwJzJMnsrWMABqOxAiCi8ZUqUwcayQk4MQa3ZEOStpqcBVmARwv550cmNCZi
IHdfXWwaf7kXkSyvIP36VLL30njOyZAv2sAA4hx35XBOR1P9XH1gRUZuoOpH8J6dY6uaciiMqAKM
pqvlnIZMA8/sknw0oFILWmuMu4N5e8TnTpuvCsDTHkOV/a6iWCd+gNM1WzE1p/6dzPPvMWClnlou
dtbZxfX0I7MDUZ8hBePHLOYajd0ds2yvgifFsKbFRwh32KR0Bg6qQidZssFqhrA/cM94GjIpWzjC
KeuI1Pg3I96hwXdWgSNJxCKDgcGpIpGuJIF6DeBPa+Yp7WnLf/9nG+KItCH5vqy76IE0SiVzItDW
mxDvcQRscFoMyG7Wefj0Tp6uhQddMZknxieYFl9r9yKaSRMLFQ1LNZqXW4KtdgS/M6RmHKnMDmxv
MnLiO0ynqaQZOVQhPzJjn/WicANCz0oWB8vbev+pVj93A1joAGMXmwBgnELHCIiUY0DzL70B6MTh
Nqro8RJX8zolzLmuBdv/42baE599wPc7mbuO8HDkLj/ZHlLTfXj7gYZbpWiWyaAczibUIE8LQ+tt
b55ZA2w0Hzkbt6KCNGJaMLvpE6WIjZ+WFXrM5l6nDPTMto7MmnlSp22wvhcJ4rgbQuzkuzoZP14Q
z8m6gIX+0mVv1aL16vXtrvzQI5q+4J2y4YlVV81ws1i2HNKnxuCmUJr14B0+PZMIOfqgll9iDdzI
gtXzhS76cRZ/3SPAG3lWKy4P
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n245_6;
wire n581_6;
wire n291_3;
wire n302_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n371_4;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n353_6;
wire n341_6;
wire n10_4;
wire n356_4;
wire n356_5;
wire n581_7;
wire n383_4;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n262_14;
wire n265_14;
wire n265_15;
wire n529_10;
wire n468_11;
wire n468_12;
wire n320_11;
wire n316_11;
wire n314_11;
wire n312_11;
wire n352_7;
wire n346_7;
wire n544_6;
wire ff_main_timer_12_9;
wire ff_write_10;
wire n262_16;
wire n259_17;
wire n259_19;
wire n262_18;
wire ff_main_timer_12_13;
wire n342_8;
wire n274_11;
wire ff_write_12;
wire n527_15;
wire n383_6;
wire n468_16;
wire n810_8;
wire n387_5;
wire n356_7;
wire n468_18;
wire n523_26;
wire n265_19;
wire n471_13;
wire n271_15;
wire n544_8;
wire n529_12;
wire n917_6;
wire n344_9;
wire ff_main_timer_14_17;
wire n346_10;
wire n348_9;
wire n352_10;
wire n354_9;
wire ff_sdr_address_9_7;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[0]),
    .I3(n10_4) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_8) 
);
defparam n810_s2.INIT=8'h40;
  LUT2 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[0]),
    .I1(n10_4) 
);
defparam n245_s3.INIT=4'h8;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(n581_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_13),
    .I3(n810_8) 
);
defparam n291_s0.INIT=16'h0100;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_timer_12_13),
    .I2(n810_8),
    .I3(ff_main_state[3]) 
);
defparam n302_s0.INIT=16'h1000;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(n371_4) 
);
defparam n390_s0.INIT=8'hE0;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(n383_4),
    .I1(n356_5),
    .I2(n544_8),
    .I3(ff_sdr_ready) 
);
defparam n544_s1.INIT=16'h0F77;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(n356_4),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[0]) 
);
defparam n371_s1.INIT=16'h000B;
  LUT3 n259_s7 (
    .F(n259_11),
    .I0(ff_main_state[4]),
    .I1(n259_12),
    .I2(n259_13) 
);
defparam n259_s7.INIT=8'h56;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n262_14),
    .I1(n262_18),
    .I2(n259_13),
    .I3(ff_main_state[3]) 
);
defparam n262_s9.INIT=16'h0BF4;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_19),
    .I1(ff_main_state[2]),
    .I2(n265_14),
    .I3(n265_15) 
);
defparam n265_s8.INIT=16'h7D55;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(ff_main_state[1]),
    .I1(n262_14),
    .I2(ff_main_state[0]),
    .I3(n274_11) 
);
defparam n268_s7.INIT=16'h5A9A;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_15),
    .I1(ff_main_state[0]),
    .I2(n262_14),
    .I3(n265_15) 
);
defparam n271_s8.INIT=16'hD755;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_4),
    .I2(ff_main_timer_12_13) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_12),
    .I2(n468_16),
    .I3(n468_18) 
);
defparam n468_s5.INIT=16'hFF0B;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n468_18) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n468_18) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n468_18) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n468_18) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_10),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_10),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_10),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_10),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_10),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_10),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n10_4) 
);
defparam n20_s1.INIT=8'h40;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n529_10),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n468_16) 
);
defparam n463_s1.INIT=16'h00BF;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_11),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(n316_11),
    .I1(n314_11),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'h78;
  LUT3 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(ff_main_timer[12]) 
);
defparam n312_s4.INIT=8'hB4;
  LUT4 n526_s10 (
    .F(n526_17),
    .I0(n383_4),
    .I1(n356_5),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n526_s10.INIT=16'hF088;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_4),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7),
    .I2(n371_4),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s1.INIT=16'h1000;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n581_s4.INIT=4'h4;
  LUT2 n383_s1 (
    .F(n383_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]) 
);
defparam n383_s1.INIT=4'h4;
  LUT2 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n316_11),
    .I1(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s3.INIT=4'h8;
  LUT2 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s4.INIT=4'h1;
  LUT3 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam ff_write_s4.INIT=8'h10;
  LUT4 n259_s8 (
    .F(n259_12),
    .I0(ff_do_main_state),
    .I1(ff_sdr_ready),
    .I2(n259_19),
    .I3(n259_17) 
);
defparam n259_s8.INIT=16'hB080;
  LUT3 n259_s9 (
    .F(n259_13),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(ff_write_9) 
);
defparam n259_s9.INIT=8'hB8;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_do_main_state),
    .I3(ff_sdr_ready) 
);
defparam n262_s10.INIT=16'h0F77;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(ff_do_main_state),
    .I1(n259_17),
    .I2(ff_sdr_ready),
    .I3(n262_16) 
);
defparam n265_s10.INIT=16'hAC00;
  LUT3 n265_s11 (
    .F(n265_15),
    .I0(n10_4),
    .I1(n581_6),
    .I2(ff_write_9) 
);
defparam n265_s11.INIT=8'h01;
  LUT2 n529_s6 (
    .F(n529_10),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n529_s6.INIT=4'h4;
  LUT3 n468_s6 (
    .F(n468_11),
    .I0(ff_write),
    .I1(n581_6),
    .I2(ff_do_refresh) 
);
defparam n468_s6.INIT=8'hC5;
  LUT4 n468_s7 (
    .F(n468_12),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s7.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT4 n316_s5 (
    .F(n316_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam n316_s5.INIT=16'h0100;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]) 
);
defparam n314_s5.INIT=8'h01;
  LUT3 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[10]),
    .I1(n316_11),
    .I2(n314_11) 
);
defparam n312_s5.INIT=8'h40;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT3 n346_s2 (
    .F(n346_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n316_11) 
);
defparam n346_s2.INIT=8'h10;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(n581_6),
    .I1(O_sdram_addr_d_5),
    .I2(ff_row_address[5]),
    .I3(n245_6) 
);
defparam n544_s3.INIT=16'h0FBB;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(n314_11) 
);
defparam ff_main_timer_12_s5.INIT=16'h0100;
  LUT3 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam ff_write_s5.INIT=8'hBD;
  LUT2 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n262_s12.INIT=4'h8;
  LUT4 n259_s12 (
    .F(n259_17),
    .I0(n316_11),
    .I1(ff_main_timer_12_9),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam n259_s12.INIT=16'h0008;
  LUT4 n259_s13 (
    .F(n259_19),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n259_s13.INIT=16'h8000;
  LUT3 n262_s13 (
    .F(n262_18),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n262_s13.INIT=8'h80;
  LUT4 ff_main_timer_12_s7 (
    .F(ff_main_timer_12_13),
    .I0(n316_11),
    .I1(ff_main_timer_12_9),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s7.INIT=16'hFFF7;
  LUT4 n342_s2 (
    .F(n342_8),
    .I0(n371_4),
    .I1(ff_main_timer[13]),
    .I2(n316_11),
    .I3(ff_main_timer_12_9) 
);
defparam n342_s2.INIT=16'h1444;
  LUT4 n274_s6 (
    .F(n274_11),
    .I0(n245_6),
    .I1(ff_write_10),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n274_s6.INIT=16'hABAA;
  LUT4 ff_write_s6 (
    .F(ff_write_12),
    .I0(n10_3),
    .I1(ff_write_10),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s6.INIT=16'hABAA;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(n356_5),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(ff_sdr_ready) 
);
defparam n527_s8.INIT=16'h00DF;
  LUT3 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5) 
);
defparam n383_s2.INIT=8'hB0;
  LUT4 n468_s10 (
    .F(n468_16),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n371_4) 
);
defparam n468_s10.INIT=16'hFE00;
  LUT3 n810_s4 (
    .F(n810_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s4.INIT=8'h02;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s3 (
    .F(n356_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n356_s3.INIT=8'h10;
  LUT4 n468_s11 (
    .F(n468_18),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n468_s11.INIT=16'h0002;
  LUT3 n523_s21 (
    .F(n523_26),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_6) 
);
defparam n523_s21.INIT=8'hF8;
  LUT4 n265_s13 (
    .F(n265_19),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n265_s13.INIT=16'h7077;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s10 (
    .F(n271_15),
    .I0(n10_3),
    .I1(n371_4),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n271_s10.INIT=16'h1011;
  LUT4 n544_s4 (
    .F(n544_8),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(ff_col_address[5]),
    .I3(n544_6) 
);
defparam n544_s4.INIT=16'hBF00;
  LUT3 n529_s7 (
    .F(n529_12),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s7.INIT=8'h20;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_8) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n344_s3 (
    .F(n344_9),
    .I0(n312_11),
    .I1(ff_main_timer_12_13),
    .I2(n371_4),
    .I3(ff_main_timer[11]) 
);
defparam n344_s3.INIT=16'h0708;
  LUT2 ff_main_timer_14_s6 (
    .F(ff_main_timer_14_17),
    .I0(n371_4),
    .I1(ff_main_timer_12_13) 
);
defparam ff_main_timer_14_s6.INIT=4'hE;
  LUT4 n346_s4 (
    .F(n346_10),
    .I0(ff_main_timer_12_13),
    .I1(n346_7),
    .I2(n371_4),
    .I3(ff_main_timer[9]) 
);
defparam n346_s4.INIT=16'h0708;
  LUT4 n348_s3 (
    .F(n348_9),
    .I0(ff_main_timer_12_13),
    .I1(n316_11),
    .I2(n371_4),
    .I3(ff_main_timer[7]) 
);
defparam n348_s3.INIT=16'h0708;
  LUT4 n352_s4 (
    .F(n352_10),
    .I0(ff_main_timer_12_13),
    .I1(n352_7),
    .I2(n371_4),
    .I3(ff_main_timer[3]) 
);
defparam n352_s4.INIT=16'h0708;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_13),
    .I2(n371_4),
    .I3(ff_main_timer[1]) 
);
defparam n354_s3.INIT=16'h0B04;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'hF8FF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_12),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_13_s3 (
    .Q(ff_main_timer[13]),
    .D(n342_8),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFS ff_main_timer_11_s5 (
    .Q(ff_main_timer[11]),
    .D(n344_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s5.INIT=1'b1;
  DFFS ff_main_timer_9_s5 (
    .Q(ff_main_timer[9]),
    .D(n346_10),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n348_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_3_s5 (
    .Q(ff_main_timer[3]),
    .D(n352_10),
    .CLK(clk85m),
    .SET(n383_6) 
);
defparam ff_main_timer_3_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n354_9),
    .CLK(clk85m),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n105_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_state_5_8;
wire ff_count_14_7;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n133_6;
wire n133_7;
wire n102_93;
wire n102_94;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_sending_7;
wire n111_90;
wire n111_91;
wire n132_8;
wire ff_send_data_23_10;
wire n103_93;
wire n119_89;
wire n135_8;
wire n108_84;
wire n104_94;
wire n138_8;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n119_91;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n172_4),
    .I1(n128_6),
    .I2(n128_7),
    .I3(ff_count[10]) 
);
defparam n128_s2.INIT=16'h0BB0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n128_6),
    .I1(n132_6),
    .I2(n132_7),
    .I3(ff_count[6]) 
);
defparam n132_s2.INIT=16'h0770;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(n133_6),
    .I1(n172_4),
    .I2(ff_count[5]),
    .I3(n133_7) 
);
defparam n133_s2.INIT=16'h0DF0;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_6),
    .I1(n135_8),
    .I2(ff_count[3]),
    .I3(n128_6) 
);
defparam n135_s2.INIT=16'hAA3C;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_93),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_93) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n105_s78 (
    .F(n105_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n104_91),
    .I3(ff_state[2]) 
);
defparam n105_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_91),
    .I1(n133_6),
    .I2(ff_count[4]),
    .I3(n119_89) 
);
defparam n119_s79.INIT=16'h0BF0;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(n128_6),
    .I1(n119_91),
    .I2(ff_count[2]),
    .I3(n121_86) 
);
defparam n121_s79.INIT=16'h0770;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_91),
    .I1(n128_6),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n122_s80.INIT=16'hB00B;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n103_93),
    .I1(n133_6),
    .I2(ff_send_data_23_9),
    .I3(n172_3) 
);
defparam ff_send_data_23_s3.INIT=16'hFF40;
  LUT4 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(ff_state[0]),
    .I1(ff_sending_7),
    .I2(n128_6),
    .I3(n172_3) 
);
defparam ff_sending_s3.INIT=16'hFF40;
  LUT4 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n128_6) 
);
defparam ff_led_s5.INIT=16'h4F00;
  LUT4 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n172_4),
    .I1(n103_93),
    .I2(n128_6),
    .I3(n172_3) 
);
defparam ff_count_12_s5.INIT=16'hBF1F;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_90),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n128_6),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90) 
);
defparam n115_s80.INIT=8'h14;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_90),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT2 n128_s3 (
    .F(n128_6),
    .I0(n111_90),
    .I1(n131_6) 
);
defparam n128_s3.INIT=4'h8;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_90) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_7) 
);
defparam n131_s4.INIT=8'h10;
  LUT4 n132_s3 (
    .F(n132_6),
    .I0(n104_91),
    .I1(n132_8),
    .I2(ff_send_data[23]),
    .I3(ff_state[0]) 
);
defparam n132_s3.INIT=16'h0DCC;
  LUT2 n132_s4 (
    .F(n132_7),
    .I0(ff_count[5]),
    .I1(n133_7) 
);
defparam n132_s4.INIT=4'h4;
  LUT4 n133_s3 (
    .F(n133_6),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]),
    .I3(n131_6) 
);
defparam n133_s3.INIT=16'h0100;
  LUT4 n133_s4 (
    .F(n133_7),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(n121_86) 
);
defparam n133_s4.INIT=16'h0100;
  LUT4 n102_s81 (
    .F(n102_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n102_s81.INIT=16'h8000;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s79.INIT=4'h8;
  LUT3 n104_s80 (
    .F(n104_92),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n104_s80.INIT=8'h80;
  LUT2 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]) 
);
defparam n121_s80.INIT=4'h1;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n132_8),
    .I1(ff_state[0]),
    .I2(ff_count[0]),
    .I3(ff_send_data_23_10) 
);
defparam ff_send_data_23_s4.INIT=16'h4000;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_91) 
);
defparam ff_sending_s4.INIT=16'h1000;
  LUT4 n111_s82 (
    .F(n111_90),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]),
    .I3(n133_7) 
);
defparam n111_s82.INIT=16'h0100;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT3 n132_s5 (
    .F(n132_8),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n102_94) 
);
defparam n132_s5.INIT=8'h10;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[4]) 
);
defparam ff_send_data_23_s5.INIT=16'h0001;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_91) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n119_s82.INIT=16'h0001;
  LUT3 n135_s4 (
    .F(n135_8),
    .I0(ff_count[2]),
    .I1(ff_count[0]),
    .I2(ff_count[1]) 
);
defparam n135_s4.INIT=8'h01;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n104_s81 (
    .F(n104_94),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s81.INIT=16'h0770;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(n111_90),
    .I1(n131_6),
    .I2(n172_4),
    .I3(ff_count[0]) 
);
defparam n138_s4.INIT=16'h00F7;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n119_s83 (
    .F(n119_91),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n119_s83.INIT=16'h1500;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_94),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n65_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n52_6;
wire n51_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n472_4;
wire n472_5;
wire ff_counter_24_9;
wire n339_10;
wire n64_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n55_7;
wire n54_7;
wire n53_7;
wire n50_7;
wire n48_7;
wire n45_7;
wire n44_7;
wire n472_6;
wire n472_7;
wire n60_8;
wire n57_8;
wire n54_8;
wire n50_8;
wire n298_11;
wire n240_11;
wire n50_10;
wire n57_10;
wire n60_10;
wire n43_8;
wire n51_9;
wire n53_9;
wire n67_8;
wire n42_9;
wire ff_counter_24_11;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(ff_counter[24]),
    .I1(n472_4),
    .I2(n472_5),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF40;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(ff_blue_5_5),
    .I1(w_sending) 
);
defparam ff_wr_s3.INIT=4'hB;
  LUT4 n339_s4 (
    .F(n339_9),
    .I0(n339_10),
    .I1(w_bus_valid),
    .I2(w_pulse2),
    .I3(w_pulse1) 
);
defparam n339_s4.INIT=16'h00F8;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n65_s1 (
    .F(n65_6),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(n605_3),
    .I3(ff_counter[2]) 
);
defparam n65_s1.INIT=16'hFEF1;
  LUT3 n64_s1 (
    .F(n64_6),
    .I0(n605_3),
    .I1(ff_counter[3]),
    .I2(n64_7) 
);
defparam n64_s1.INIT=8'hBE;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(ff_counter[4]),
    .I2(n63_7) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT3 n61_s1 (
    .F(n61_6),
    .I0(n605_3),
    .I1(ff_counter[6]),
    .I2(n61_7) 
);
defparam n61_s1.INIT=8'hBE;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(ff_counter[7]),
    .I2(n60_10) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_10),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT3 n58_s1 (
    .F(n58_6),
    .I0(n605_3),
    .I1(ff_counter[9]),
    .I2(n58_7) 
);
defparam n58_s1.INIT=8'hBE;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(ff_counter[10]),
    .I2(n57_10) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_10),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT3 n55_s1 (
    .F(n55_6),
    .I0(n605_3),
    .I1(ff_counter[12]),
    .I2(n55_7) 
);
defparam n55_s1.INIT=8'hBE;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(ff_counter[13]),
    .I2(n54_7) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(ff_counter[14]),
    .I1(n53_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hFBF4;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(ff_counter[16]),
    .I2(n51_9) 
);
defparam n51_s1.INIT=8'hBE;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(ff_counter[17]),
    .I1(n50_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hFBF4;
  LUT3 n48_s1 (
    .F(n48_6),
    .I0(n605_3),
    .I1(ff_counter[19]),
    .I2(n48_7) 
);
defparam n48_s1.INIT=8'hBE;
  LUT3 n47_s1 (
    .F(n47_6),
    .I0(n605_3),
    .I1(ff_counter[20]),
    .I2(n472_5) 
);
defparam n47_s1.INIT=8'hBE;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(ff_counter[20]),
    .I1(n472_5),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hFBF4;
  LUT3 n45_s1 (
    .F(n45_6),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n45_7) 
);
defparam n45_s1.INIT=8'hBE;
  LUT3 n44_s1 (
    .F(n44_6),
    .I0(n605_3),
    .I1(ff_counter[23]),
    .I2(n44_7) 
);
defparam n44_s1.INIT=8'hBE;
  LUT3 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(n472_6) 
);
defparam n472_s1.INIT=8'h40;
  LUT4 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[17]),
    .I1(ff_counter[18]),
    .I2(n472_7),
    .I3(n54_7) 
);
defparam n472_s2.INIT=16'h1000;
  LUT2 ff_counter_24_s4 (
    .F(ff_counter_24_9),
    .I0(n472_5),
    .I1(n472_6) 
);
defparam ff_counter_24_s4.INIT=4'h8;
  LUT2 n339_s5 (
    .F(n339_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n339_s5.INIT=4'h6;
  LUT3 n64_s2 (
    .F(n64_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]) 
);
defparam n64_s2.INIT=8'h01;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(n63_7) 
);
defparam n61_s2.INIT=8'h10;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n60_10) 
);
defparam n58_s2.INIT=8'h10;
  LUT3 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(n57_10) 
);
defparam n55_s2.INIT=8'h10;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(n54_8),
    .I1(n63_7),
    .I2(n60_8),
    .I3(n57_8) 
);
defparam n54_s2.INIT=16'h8000;
  LUT2 n53_s2 (
    .F(n53_7),
    .I0(ff_counter[13]),
    .I1(n54_7) 
);
defparam n53_s2.INIT=4'h4;
  LUT2 n50_s2 (
    .F(n50_7),
    .I0(n54_7),
    .I1(n50_8) 
);
defparam n50_s2.INIT=4'h8;
  LUT4 n48_s2 (
    .F(n48_7),
    .I0(ff_counter[17]),
    .I1(ff_counter[18]),
    .I2(n54_7),
    .I3(n50_8) 
);
defparam n48_s2.INIT=16'h1000;
  LUT3 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n472_5) 
);
defparam n45_s2.INIT=8'h10;
  LUT4 n44_s2 (
    .F(n44_7),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(ff_counter[22]),
    .I3(n472_5) 
);
defparam n44_s2.INIT=16'h0100;
  LUT4 n472_s3 (
    .F(n472_6),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(ff_counter[22]),
    .I3(ff_counter[23]) 
);
defparam n472_s3.INIT=16'h0001;
  LUT2 n472_s4 (
    .F(n472_7),
    .I0(ff_counter[19]),
    .I1(n50_8) 
);
defparam n472_s4.INIT=4'h4;
  LUT3 n60_s3 (
    .F(n60_8),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]) 
);
defparam n60_s3.INIT=8'h01;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(ff_counter[12]) 
);
defparam n54_s3.INIT=8'h01;
  LUT4 n50_s3 (
    .F(n50_8),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]),
    .I3(ff_counter[16]) 
);
defparam n50_s3.INIT=16'h0001;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n50_s4 (
    .F(n50_10),
    .I0(n605_3),
    .I1(ff_counter[17]),
    .I2(n54_7),
    .I3(n50_8) 
);
defparam n50_s4.INIT=16'hBEEE;
  LUT4 n57_s4 (
    .F(n57_10),
    .I0(n60_10),
    .I1(ff_counter[7]),
    .I2(ff_counter[8]),
    .I3(ff_counter[9]) 
);
defparam n57_s4.INIT=16'h0002;
  LUT4 n60_s4 (
    .F(n60_10),
    .I0(n63_7),
    .I1(ff_counter[4]),
    .I2(ff_counter[5]),
    .I3(ff_counter[6]) 
);
defparam n60_s4.INIT=16'h0002;
  LUT4 n43_s2 (
    .F(n43_8),
    .I0(n605_3),
    .I1(ff_counter[24]),
    .I2(n472_5),
    .I3(n472_6) 
);
defparam n43_s2.INIT=16'hBEEE;
  LUT4 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[14]),
    .I1(ff_counter[15]),
    .I2(ff_counter[13]),
    .I3(n54_7) 
);
defparam n51_s3.INIT=16'h0100;
  LUT4 n53_s3 (
    .F(n53_9),
    .I0(n605_3),
    .I1(ff_counter[14]),
    .I2(ff_counter[13]),
    .I3(n54_7) 
);
defparam n53_s3.INIT=16'hEBEE;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter[24]),
    .I1(ff_counter_24_9),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFFB0;
  LUT4 ff_counter_24_s5 (
    .F(ff_counter_24_11),
    .I0(ff_counter[25]),
    .I1(ff_counter[24]),
    .I2(n605_3),
    .I3(ff_counter_24_9) 
);
defparam ff_counter_24_s5.INIT=16'hFEFF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_8),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_10),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_9),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
