0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sim_1/new/test_clk_ip.v,1640512312,verilog,,,,test_clk_ip,,,../../../../6_clk_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1640511809,verilog,,C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sources_1/new/clk_ip.v,,clk_wiz_0,,,../../../../6_clk_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1640511809,verilog,,C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../6_clk_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sources_1/new/clk_ip.v,1640511969,verilog,,C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sim_1/new/test_clk_ip.v,,clk_ip,,,../../../../6_clk_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
