##### 3.1.4.27 Offset E14h: PMRMSCL â€“ Persistent Memory Region Memory Space Control Lower

> **Section ID**: 3.1.4.27 | **Page**: 99-100

This optional property and the PMRMSCU property specify how the controller references the Persistent
Memory Region with host-supplied addresses. If the controller supports the Persistent Memory Regionâ€™s
controller memory space (PMRCAP.CMSS), this property is mandatory. Otherwise, this property is
reserved.
For a memory-based controller, the host shall access this property with aligned 32-bit accesses.
This property shall not be reset by a Controller Level Reset initiated by a Controller Reset.


---
### ðŸ“Š Tables (1)

#### Table 1: Table_3_1_4_27_Offset_E14h_PMRMSCL_Persistent_Memory_Region_Memory_Space_Control_Lower
![Table_3_1_4_27_Offset_E14h_PMRMSCL_Persistent_Memory_Region_Memory_Space_Control_Lower](../section_images/Table_3_1_4_27_Offset_E14h_PMRMSCL_Persistent_Memory_Region_Memory_Space_Control_Lower.png)

| Bits | Type | Reset | Description |
| :--- | :--- | :--- | :--- |
| 31:12 | RW | 0h | **Controller Base Address (CBA):** This field specifies the 20 least significant bits of the 52 most significant bits of the 64-bit base address for the Persistent Memory Region's controller address range. The Persistent Memory Region's controller base address and its size determine its controller address range.<br>The 64-bit base address specified by this field and PMRMSCU.CBA when the CMSE bit is set to '1' shall be valid only under the following conditions:<br>a) no part of the Persistent Memory Region's controller address range is greater than 2<sup>64</sup> - 1; and<br>b) if the Controller Memory Buffer's controller memory space is enabled, then the Persistent Memory Region's controller address range does not overlap the Controller Memory Buffer's controller address range. |
| 11:02 | RO | 0h | Reserved |
| 01 | RW | 0b | **Controller Memory Space Enable (CMSE):** This bit specifies whether addresses supplied by the host are permitted to reference the Persistent Memory Region.<br>If this bit is set to '1' and the controller base address is valid, then the Persistent Memory Region's controller memory space is enabled. Otherwise, the controller memory space is not enabled.<br>If the Persistent Memory Region's controller memory space is enabled, then addresses supplied by the host that fall within the Persistent Memory Region's controller address range shall reference the Persistent Memory Region.<br>If the Persistent Memory Region's controller memory space is not enabled, then no address supplied by the host shall reference the Persistent Memory Region. Instead, such addresses shall reference memory spaces other than the Persistent Memory Region. |
| 00 | RO | 0b | Reserved |

