Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -toplevel no
-ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs 

Parse
D:/minibench/scgra-sobel/scgra2x2-1k/scgra2x2-1k.srcs/sources_1/edk/base_sys/bas
e_sys.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\
   base_sys.mhs line 155 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\
   base_sys.mhs line 181 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\
   base_sys.mhs line 207 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\
   base_sys.mhs line 233 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\
   base_sys.mhs line 155 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\
   base_sys.mhs line 181 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\
   base_sys.mhs line 207 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\
   base_sys.mhs line 233 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:cgra2x2 INSTANCE:cgra2x2_0 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 259 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 155 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 181 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 207 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 233 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 37 - Running XST synthesis
INSTANCE:axi_bram_ctrl_0 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 128 - Running XST synthesis
INSTANCE:axi_interconnect_1 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 147 - Running XST synthesis
INSTANCE:axi_bram_ctrl_0_bram_block_1 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 155 - Running XST synthesis
INSTANCE:axi_bram_ctrl_1 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 162 - Running XST synthesis
INSTANCE:axi_bram_ctrl_1_bram_block_1 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 181 - Running XST synthesis
INSTANCE:axi_bram_ctrl_2 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 188 - Running XST synthesis
INSTANCE:axi_bram_ctrl_2_bram_block_1 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 207 - Running XST synthesis
INSTANCE:axi_bram_ctrl_3 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 214 - Running XST synthesis
INSTANCE:axi_bram_ctrl_3_bram_block_1 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 233 - Running XST synthesis
INSTANCE:acc_ctrl_0 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 240 - Running XST synthesis
INSTANCE:axi_interconnect_2 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 251 - Running XST synthesis
INSTANCE:cgra2x2_0 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 259 - Running XST synthesis

Running NGCBUILD ...
IPNAME:base_sys_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 147 - Running NGCBUILD
IPNAME:base_sys_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 251 - Running NGCBUILD
IPNAME:base_sys_cgra2x2_0_wrapper INSTANCE:cgra2x2_0 -
D:\minibench\scgra-sobel\scgra2x2-1k\scgra2x2-1k.srcs\sources_1\edk\base_sys\bas
e_sys.mhs line 259 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/base_sys.ucf file.

Rebuilding cache ...

Total run time: 356.00 seconds
