
*** Running vivado
    with args -log digit_display.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source digit_display.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source digit_display.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/project/lab4.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Bank' is not supported in the xdc constraint file. [/media/ad/Area51/workspace/col215_prac_lab/project/lab4.xdc:7]
Finished Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/project/lab4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1286.664 ; gain = 57.016 ; free physical = 3452 ; free virtual = 12122
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 72f38439

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: edb87294

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 3094 ; free virtual = 11762

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: edb87294

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 3094 ; free virtual = 11762

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 15 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1456440ea

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 3094 ; free virtual = 11762

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1456440ea

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 3094 ; free virtual = 11762

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 3094 ; free virtual = 11762
Ending Logic Optimization Task | Checksum: 1456440ea

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 3094 ; free virtual = 11762

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1456440ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 3094 ; free virtual = 11762
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1703.094 ; gain = 473.445 ; free physical = 3094 ; free virtual = 11762
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1727.105 ; gain = 0.000 ; free physical = 3091 ; free virtual = 11762
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_vivado/lab8_vivado.runs/impl_2/digit_display_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_vivado/lab8_vivado.runs/impl_2/digit_display_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1735.109 ; gain = 0.000 ; free physical = 3093 ; free virtual = 11756
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1735.109 ; gain = 0.000 ; free physical = 3093 ; free virtual = 11756

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dc6639bf

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1755.109 ; gain = 20.000 ; free physical = 3079 ; free virtual = 11750

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 156f0f7ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1755.109 ; gain = 20.000 ; free physical = 3073 ; free virtual = 11747

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 156f0f7ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1755.109 ; gain = 20.000 ; free physical = 3073 ; free virtual = 11747
Phase 1 Placer Initialization | Checksum: 156f0f7ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1755.109 ; gain = 20.000 ; free physical = 3067 ; free virtual = 11747

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1cae81050

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3062 ; free virtual = 11744

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cae81050

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3061 ; free virtual = 11744

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16f42998a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3061 ; free virtual = 11744

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1de5e1e01

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3061 ; free virtual = 11744

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1de5e1e01

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3061 ; free virtual = 11744

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b408ae4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3061 ; free virtual = 11744

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1333451e7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3059 ; free virtual = 11744

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10e62d30b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3059 ; free virtual = 11744

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 10e62d30b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3059 ; free virtual = 11744
Phase 3 Detail Placement | Checksum: 10e62d30b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3059 ; free virtual = 11744

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.517. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1793eff55

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3058 ; free virtual = 11743
Phase 4.1 Post Commit Optimization | Checksum: 1793eff55

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3058 ; free virtual = 11743

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1793eff55

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3058 ; free virtual = 11744

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1793eff55

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3058 ; free virtual = 11744

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 104a5e7b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3058 ; free virtual = 11744
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 104a5e7b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3058 ; free virtual = 11744
Ending Placer Task | Checksum: 916c34a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.121 ; gain = 44.012 ; free physical = 3058 ; free virtual = 11744
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1779.121 ; gain = 0.000 ; free physical = 3056 ; free virtual = 11744
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_vivado/lab8_vivado.runs/impl_2/digit_display_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1779.121 ; gain = 0.000 ; free physical = 3053 ; free virtual = 11740
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1779.121 ; gain = 0.000 ; free physical = 3054 ; free virtual = 11740
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1779.121 ; gain = 0.000 ; free physical = 3054 ; free virtual = 11740
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3e1a8276 ConstDB: 0 ShapeSum: 5351b22d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c8123bb9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1836.793 ; gain = 57.672 ; free physical = 2949 ; free virtual = 11637

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c8123bb9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1836.793 ; gain = 57.672 ; free physical = 2948 ; free virtual = 11637

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c8123bb9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1836.793 ; gain = 57.672 ; free physical = 2938 ; free virtual = 11628

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c8123bb9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1836.793 ; gain = 57.672 ; free physical = 2938 ; free virtual = 11629
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 189bb069a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2932 ; free virtual = 11623
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.506  | TNS=0.000  | WHS=-0.064 | THS=-0.064 |

Phase 2 Router Initialization | Checksum: 27731a314

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2932 ; free virtual = 11623

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 193b8f7b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2932 ; free virtual = 11622

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 126b5aa9b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2931 ; free virtual = 11622
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.197  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a684cf21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2931 ; free virtual = 11622
Phase 4 Rip-up And Reroute | Checksum: a684cf21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2931 ; free virtual = 11622

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: a684cf21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2931 ; free virtual = 11622

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a684cf21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2931 ; free virtual = 11622
Phase 5 Delay and Skew Optimization | Checksum: a684cf21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2931 ; free virtual = 11622

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d02fa668

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2931 ; free virtual = 11622
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.290  | TNS=0.000  | WHS=0.249  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d02fa668

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2931 ; free virtual = 11622
Phase 6 Post Hold Fix | Checksum: d02fa668

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2931 ; free virtual = 11622

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.033724 %
  Global Horizontal Routing Utilization  = 0.0502343 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 98d187ab

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2931 ; free virtual = 11622

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 98d187ab

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2930 ; free virtual = 11621

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c11a0036

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2930 ; free virtual = 11621

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.290  | TNS=0.000  | WHS=0.249  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c11a0036

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2930 ; free virtual = 11621
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.793 ; gain = 58.672 ; free physical = 2930 ; free virtual = 11621

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1857.809 ; gain = 78.688 ; free physical = 2930 ; free virtual = 11621
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1865.594 ; gain = 0.000 ; free physical = 2927 ; free virtual = 11621
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_vivado/lab8_vivado.runs/impl_2/digit_display_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_vivado/lab8_vivado.runs/impl_2/digit_display_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_vivado/lab8_vivado.runs/impl_2/digit_display_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file digit_display_power_routed.rpt -pb digit_display_power_summary_routed.pb -rpx digit_display_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile digit_display.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15455136 bits.
Writing bitstream ./digit_display.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2204.277 ; gain = 282.637 ; free physical = 2595 ; free virtual = 11288
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file digit_display.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 17:03:44 2017...
