;redcode
;assert 1
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	MOV 19, <-20
	MOV @127, 106
	MOV @127, 106
	MOV @127, 106
	JMN -7, @-20
	JMN -7, @-20
	JMZ <127, 106
	JMP @72, #207
	MOV -7, <-20
	MOV -7, <-20
	MOV 19, <-20
	JMN -7, @-20
	JMN -7, @-20
	CMP @121, 103
	CMP @121, 103
	MOV 19, <-20
	JMP @72, #207
	MOV 19, <-20
	JMP <127, 106
	SUB @129, @6
	SUB @129, @6
	SUB @-127, 100
	MOV -7, <-20
	MOV 19, <-20
	SUB @129, @6
	CMP -207, <-120
	SUB @129, @6
	CMP -207, <-120
	MOV -7, <-20
	MOV 19, <-20
	ADD #270, <1
	ADD #2, 0
	MOV -7, <-20
	SUB 12, @10
	SPL 0, <602
	ADD #2, 0
	MOV -7, <-20
	ADD -7, <-20
	SUB @-127, 100
	MOV @126, 106
	MOV -7, <-20
	MOV @127, 106
	SPL 0, <602
	MOV -7, <-20
