OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 173519 components and 690396 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 650588 connections.
[INFO ODB-0133]     Created 9396 nets and 39556 connections.
[INFO ODB-0134] Finished DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
###############################################################################
# Created by write_sdc
# Wed Jun 15 13:22:55 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 10.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0334 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0334 [get_ports {io_out[37]}]
set_load -pin_load 0.0334 [get_ports {io_out[36]}]
set_load -pin_load 0.0334 [get_ports {io_out[35]}]
set_load -pin_load 0.0334 [get_ports {io_out[34]}]
set_load -pin_load 0.0334 [get_ports {io_out[33]}]
set_load -pin_load 0.0334 [get_ports {io_out[32]}]
set_load -pin_load 0.0334 [get_ports {io_out[31]}]
set_load -pin_load 0.0334 [get_ports {io_out[30]}]
set_load -pin_load 0.0334 [get_ports {io_out[29]}]
set_load -pin_load 0.0334 [get_ports {io_out[28]}]
set_load -pin_load 0.0334 [get_ports {io_out[27]}]
set_load -pin_load 0.0334 [get_ports {io_out[26]}]
set_load -pin_load 0.0334 [get_ports {io_out[25]}]
set_load -pin_load 0.0334 [get_ports {io_out[24]}]
set_load -pin_load 0.0334 [get_ports {io_out[23]}]
set_load -pin_load 0.0334 [get_ports {io_out[22]}]
set_load -pin_load 0.0334 [get_ports {io_out[21]}]
set_load -pin_load 0.0334 [get_ports {io_out[20]}]
set_load -pin_load 0.0334 [get_ports {io_out[19]}]
set_load -pin_load 0.0334 [get_ports {io_out[18]}]
set_load -pin_load 0.0334 [get_ports {io_out[17]}]
set_load -pin_load 0.0334 [get_ports {io_out[16]}]
set_load -pin_load 0.0334 [get_ports {io_out[15]}]
set_load -pin_load 0.0334 [get_ports {io_out[14]}]
set_load -pin_load 0.0334 [get_ports {io_out[13]}]
set_load -pin_load 0.0334 [get_ports {io_out[12]}]
set_load -pin_load 0.0334 [get_ports {io_out[11]}]
set_load -pin_load 0.0334 [get_ports {io_out[10]}]
set_load -pin_load 0.0334 [get_ports {io_out[9]}]
set_load -pin_load 0.0334 [get_ports {io_out[8]}]
set_load -pin_load 0.0334 [get_ports {io_out[7]}]
set_load -pin_load 0.0334 [get_ports {io_out[6]}]
set_load -pin_load 0.0334 [get_ports {io_out[5]}]
set_load -pin_load 0.0334 [get_ports {io_out[4]}]
set_load -pin_load 0.0334 [get_ports {io_out[3]}]
set_load -pin_load 0.0334 [get_ports {io_out[2]}]
set_load -pin_load 0.0334 [get_ports {io_out[1]}]
set_load -pin_load 0.0334 [get_ports {io_out[0]}]
set_load -pin_load 0.0334 [get_ports {irq[2]}]
set_load -pin_load 0.0334 [get_ports {irq[1]}]
set_load -pin_load 0.0334 [get_ports {irq[0]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16557_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.09    0.09 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.09 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22    0.31 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.32 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.21    0.53 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.53 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    0.76 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.76 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23    1.00 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.00 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.20 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.20 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.21    1.41 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.41 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.18    1.59 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.59 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.12    1.71 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.71 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18    1.89 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    1.89 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18    2.07 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.07 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.17    2.24 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.24 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.40    2.64 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.07                           game.color.reset (net)
                  0.11    0.00    2.64 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.19    2.83 v _15931_/X (sky130_fd_sc_hd__buf_4)
     8    0.04                           _08098_ (net)
                  0.06    0.00    2.83 v hold74/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.16    2.99 v hold74/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           net359 (net)
                  0.09    0.00    2.99 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.16    3.15 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    3.15 v _16005_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.18    3.33 v _16005_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.03                           _08115_ (net)
                  0.07    0.00    3.33 v _16009_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    3.39 ^ _16009_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00314_ (net)
                  0.03    0.00    3.39 ^ _16557_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.39   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.48 ^ _16557_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    2.73   clock uncertainty
                         -0.24    2.49   clock reconvergence pessimism
                          0.33    2.82   library removal time
                                  2.82   data required time
-----------------------------------------------------------------------------
                                  2.82   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16554_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.09    0.09 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.09 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22    0.31 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.32 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.21    0.53 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.53 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    0.76 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.76 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23    1.00 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.00 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.20 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.20 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.21    1.41 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.41 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.18    1.59 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.59 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.12    1.71 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.71 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18    1.89 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    1.89 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18    2.07 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.07 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.17    2.24 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.24 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.40    2.64 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.07                           game.color.reset (net)
                  0.11    0.00    2.64 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.19    2.83 v _15931_/X (sky130_fd_sc_hd__buf_4)
     8    0.04                           _08098_ (net)
                  0.06    0.00    2.83 v hold74/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.16    2.99 v hold74/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           net359 (net)
                  0.09    0.00    2.99 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.16    3.15 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    3.15 v _16005_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.18    3.33 v _16005_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.03                           _08115_ (net)
                  0.07    0.00    3.33 v _16006_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    3.39 ^ _16006_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00311_ (net)
                  0.03    0.00    3.39 ^ _16554_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.39   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.47 ^ _16554_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    2.72   clock uncertainty
                         -0.24    2.49   clock reconvergence pessimism
                          0.33    2.82   library removal time
                                  2.82   data required time
-----------------------------------------------------------------------------
                                  2.82   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16553_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.09    0.09 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.09 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22    0.31 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.32 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.21    0.53 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.53 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    0.76 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.76 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23    1.00 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.00 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.20 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.20 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.21    1.41 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.41 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.18    1.59 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.59 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.12    1.71 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.71 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18    1.89 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    1.89 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18    2.07 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.07 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.17    2.24 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.24 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.40    2.64 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.07                           game.color.reset (net)
                  0.11    0.00    2.64 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.19    2.83 v _15931_/X (sky130_fd_sc_hd__buf_4)
     8    0.04                           _08098_ (net)
                  0.06    0.00    2.83 v hold74/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.16    2.99 v hold74/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           net359 (net)
                  0.09    0.00    2.99 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.16    3.15 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    3.15 v _15999_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    3.34 v _15999_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.03                           _08114_ (net)
                  0.08    0.00    3.34 v _16004_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    3.39 ^ _16004_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00310_ (net)
                  0.03    0.00    3.39 ^ _16553_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.39   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.48 ^ _16553_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    2.73   clock uncertainty
                         -0.24    2.49   clock reconvergence pessimism
                          0.33    2.82   library removal time
                                  2.82   data required time
-----------------------------------------------------------------------------
                                  2.82   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16552_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.09    0.09 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.09 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22    0.31 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.32 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.21    0.53 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.53 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    0.76 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.76 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23    1.00 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.00 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.20 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.20 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.21    1.41 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.41 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.18    1.59 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.59 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.12    1.71 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.71 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18    1.89 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    1.89 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18    2.07 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.07 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.17    2.24 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.24 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.40    2.64 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.07                           game.color.reset (net)
                  0.11    0.00    2.64 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.19    2.83 v _15931_/X (sky130_fd_sc_hd__buf_4)
     8    0.04                           _08098_ (net)
                  0.06    0.00    2.83 v hold74/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.16    2.99 v hold74/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           net359 (net)
                  0.09    0.00    2.99 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.16    3.15 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    3.15 v _15999_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    3.34 v _15999_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.03                           _08114_ (net)
                  0.08    0.00    3.34 v _16003_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    3.40 ^ _16003_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00309_ (net)
                  0.03    0.00    3.40 ^ _16552_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.40   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.48 ^ _16552_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    2.73   clock uncertainty
                         -0.24    2.49   clock reconvergence pessimism
                          0.33    2.82   library removal time
                                  2.82   data required time
-----------------------------------------------------------------------------
                                  2.82   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16551_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.09    0.09 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.09 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22    0.31 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.32 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.21    0.53 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.53 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    0.76 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.76 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23    1.00 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.00 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.20 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.20 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.21    1.41 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.41 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.18    1.59 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.59 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.12    1.71 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.71 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18    1.89 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    1.89 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18    2.07 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.07 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.17    2.24 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.24 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.40    2.64 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.07                           game.color.reset (net)
                  0.11    0.00    2.64 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.19    2.83 v _15931_/X (sky130_fd_sc_hd__buf_4)
     8    0.04                           _08098_ (net)
                  0.06    0.00    2.83 v hold74/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.16    2.99 v hold74/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           net359 (net)
                  0.09    0.00    2.99 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.16    3.15 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    3.15 v _15999_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    3.34 v _15999_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.03                           _08114_ (net)
                  0.08    0.00    3.34 v _16002_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    3.40 ^ _16002_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00308_ (net)
                  0.03    0.00    3.40 ^ _16551_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.40   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.48 ^ _16551_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    2.73   clock uncertainty
                         -0.24    2.49   clock reconvergence pessimism
                          0.33    2.82   library removal time
                                  2.82   data required time
-----------------------------------------------------------------------------
                                  2.82   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.06    0.03    2.03 ^ wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.06    0.00    2.03 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.17    2.20 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.12                           net8 (net)
                  0.18    0.06    2.26 ^ _16031_/A1 (sky130_fd_sc_hd__mux2_4)
                  0.09    0.21    2.47 ^ _16031_/X (sky130_fd_sc_hd__mux2_4)
     2    0.02                           _08120_ (net)
                  0.09    0.00    2.48 ^ _16032_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10    2.58 ^ _16032_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.00                           _00685_ (net)
                  0.03    0.00    2.58 ^ hold12/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.14    2.72 ^ hold12/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.02                           net297 (net)
                  0.12    0.00    2.72 ^ _16269_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.13    2.85 ^ _16269_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _08211_ (net)
                  0.04    0.00    2.85 ^ _16270_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    2.93 ^ _16270_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _00780_ (net)
                  0.04    0.00    2.93 ^ _16722_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.93   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.48 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.25    2.73   clock uncertainty
                          0.00    2.73   clock reconvergence pessimism
                         -0.02    2.70   library hold time
                                  2.70   data required time
-----------------------------------------------------------------------------
                                  2.70   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: io_in[2] (input port clocked by wb_clk_i)
Endpoint: _16711_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ io_in[2] (in)
     2    0.00                           io_in[2] (net)
                  0.03    0.00    2.02 ^ hold2/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.22    2.24 ^ hold2/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net287 (net)
                  0.04    0.00    2.24 ^ input3/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11    2.34 ^ input3/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           net3 (net)
                  0.03    0.00    2.34 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.21    2.55 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           net286 (net)
                  0.17    0.01    2.56 ^ _16236_/A2 (sky130_fd_sc_hd__a31o_1)
                  0.04    0.15    2.71 ^ _16236_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _00769_ (net)
                  0.04    0.00    2.71 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    2.94 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net288 (net)
                  0.04    0.00    2.94 ^ _16711_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.94   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    2.45 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.05                           clknet_2_3__leaf_game.board_clk (net)
                  0.07    0.00    2.46 ^ _16711_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.25    2.71   clock uncertainty
                          0.00    2.71   clock reconvergence pessimism
                         -0.03    2.68   library hold time
                                  2.68   data required time
-----------------------------------------------------------------------------
                                  2.68   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: io_in[2] (input port clocked by wb_clk_i)
Endpoint: _16716_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v io_in[2] (in)
     2    0.00                           io_in[2] (net)
                  0.01    0.00    2.01 v hold2/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.21    2.22 v hold2/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net287 (net)
                  0.04    0.00    2.22 v input3/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11    2.33 v input3/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           net3 (net)
                  0.03    0.00    2.33 v hold1/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.19    2.52 v hold1/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           net286 (net)
                  0.11    0.01    2.53 v _16237_/B (sky130_fd_sc_hd__xor2_1)
                  0.20    0.21    2.74 ^ _16237_/X (sky130_fd_sc_hd__xor2_1)
     2    0.01                           _08189_ (net)
                  0.20    0.00    2.75 ^ _16251_/A (sky130_fd_sc_hd__or3_1)
                  0.05    0.14    2.89 ^ _16251_/X (sky130_fd_sc_hd__or3_1)
     1    0.00                           _08199_ (net)
                  0.05    0.00    2.89 ^ _16252_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    2.96 ^ _16252_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _00774_ (net)
                  0.04    0.00    2.96 ^ _16716_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.96   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    2.45 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.05                           clknet_2_3__leaf_game.board_clk (net)
                  0.07    0.00    2.46 ^ _16716_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    2.71   clock uncertainty
                          0.00    2.71   clock reconvergence pessimism
                         -0.03    2.68   library hold time
                                  2.68   data required time
-----------------------------------------------------------------------------
                                  2.68   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: io_in[2] (input port clocked by wb_clk_i)
Endpoint: _16723_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v io_in[2] (in)
     2    0.00                           io_in[2] (net)
                  0.01    0.00    2.01 v hold2/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.21    2.22 v hold2/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net287 (net)
                  0.04    0.00    2.22 v input3/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11    2.33 v input3/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           net3 (net)
                  0.03    0.00    2.33 v hold1/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.19    2.52 v hold1/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           net286 (net)
                  0.11    0.01    2.53 v _16271_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.12    2.65 v _16271_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _08212_ (net)
                  0.03    0.00    2.65 v _16272_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.08    2.73 v _16272_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _00781_ (net)
                  0.03    0.00    2.73 v hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.22    2.95 v hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net289 (net)
                  0.04    0.00    2.95 v _16723_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.95   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    2.45 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.05                           clknet_2_3__leaf_game.board_clk (net)
                  0.07    0.00    2.46 ^ _16723_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    2.71   clock uncertainty
                          0.00    2.71   clock reconvergence pessimism
                         -0.04    2.67   library hold time
                                  2.67   data required time
-----------------------------------------------------------------------------
                                  2.67   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: io_in[2] (input port clocked by wb_clk_i)
Endpoint: _16714_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ io_in[2] (in)
     2    0.00                           io_in[2] (net)
                  0.03    0.00    2.02 ^ hold2/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.22    2.24 ^ hold2/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net287 (net)
                  0.04    0.00    2.24 ^ input3/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11    2.34 ^ input3/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           net3 (net)
                  0.03    0.00    2.34 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.21    2.55 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           net286 (net)
                  0.17    0.01    2.56 ^ _16239_/B (sky130_fd_sc_hd__xnor2_2)
                  0.05    0.09    2.65 v _16239_/Y (sky130_fd_sc_hd__xnor2_2)
     2    0.01                           _08190_ (net)
                  0.05    0.00    2.65 v _16244_/B1 (sky130_fd_sc_hd__o211a_1)
                  0.03    0.12    2.76 v _16244_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _00772_ (net)
                  0.03    0.00    2.76 v hold7/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.22    2.98 v hold7/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net292 (net)
                  0.04    0.00    2.98 v _16714_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.98   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    2.45 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.05                           clknet_2_3__leaf_game.board_clk (net)
                  0.07    0.00    2.46 ^ _16714_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    2.71   clock uncertainty
                          0.00    2.71   clock reconvergence pessimism
                         -0.04    2.66   library hold time
                                  2.66   data required time
-----------------------------------------------------------------------------
                                  2.66   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16570_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.48 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.44    2.92 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.07                           game.color.reset (net)
                  0.11    0.00    2.92 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.21    3.13 v _15931_/X (sky130_fd_sc_hd__buf_4)
     8    0.04                           _08098_ (net)
                  0.06    0.00    3.13 v hold74/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.17    3.30 v hold74/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           net359 (net)
                  0.09    0.00    3.30 v _16023_/A (sky130_fd_sc_hd__buf_2)
                  0.07    0.19    3.49 v _16023_/X (sky130_fd_sc_hd__buf_2)
     5    0.02                           _08118_ (net)
                  0.07    0.00    3.50 v _16024_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.22    3.72 v _16024_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           _08119_ (net)
                  0.10    0.00    3.72 v _16026_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    3.79 ^ _16026_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00327_ (net)
                  0.04    0.00    3.79 ^ _16570_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.79   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.14    0.09   10.09 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   10.09 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22   10.31 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00   10.32 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.21   10.53 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00   10.53 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23   10.76 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00   10.76 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23   11.00 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00   11.00 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20   11.20 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00   11.20 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.21   11.41 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.41 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.18   11.59 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00   11.59 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.12   11.71 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00   11.71 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18   11.89 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00   11.89 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   12.07 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   12.07 ^ clkbuf_2_2__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.14   12.21 ^ clkbuf_2_2__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.04                           clknet_2_2__leaf_game.board_clk (net)
                  0.06    0.00   12.22 ^ _16570_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.25   11.97   clock uncertainty
                          0.22   12.18   clock reconvergence pessimism
                          0.22   12.41   library recovery time
                                 12.41   data required time
-----------------------------------------------------------------------------
                                 12.41   data required time
                                 -3.79   data arrival time
-----------------------------------------------------------------------------
                                  8.62   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16569_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.48 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.44    2.92 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.07                           game.color.reset (net)
                  0.11    0.00    2.92 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.21    3.13 v _15931_/X (sky130_fd_sc_hd__buf_4)
     8    0.04                           _08098_ (net)
                  0.06    0.00    3.13 v hold74/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.17    3.30 v hold74/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           net359 (net)
                  0.09    0.00    3.30 v _16023_/A (sky130_fd_sc_hd__buf_2)
                  0.07    0.19    3.49 v _16023_/X (sky130_fd_sc_hd__buf_2)
     5    0.02                           _08118_ (net)
                  0.07    0.00    3.50 v _16024_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.22    3.72 v _16024_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           _08119_ (net)
                  0.10    0.00    3.72 v _16025_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    3.79 ^ _16025_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00326_ (net)
                  0.04    0.00    3.79 ^ _16569_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.79   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.14    0.09   10.09 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   10.09 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22   10.31 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00   10.32 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.21   10.53 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00   10.53 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23   10.76 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00   10.76 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23   11.00 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00   11.00 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20   11.20 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00   11.20 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.21   11.41 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.41 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.18   11.59 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00   11.59 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.12   11.71 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00   11.71 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18   11.89 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00   11.89 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   12.07 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   12.07 ^ clkbuf_2_2__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.14   12.21 ^ clkbuf_2_2__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.04                           clknet_2_2__leaf_game.board_clk (net)
                  0.06    0.00   12.22 ^ _16569_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   11.97   clock uncertainty
                          0.22   12.18   clock reconvergence pessimism
                          0.24   12.42   library recovery time
                                 12.42   data required time
-----------------------------------------------------------------------------
                                 12.42   data required time
                                 -3.79   data arrival time
-----------------------------------------------------------------------------
                                  8.63   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16549_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.48 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.44    2.92 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.07                           game.color.reset (net)
                  0.11    0.00    2.92 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.21    3.13 v _15931_/X (sky130_fd_sc_hd__buf_4)
     8    0.04                           _08098_ (net)
                  0.06    0.00    3.13 v hold74/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.17    3.30 v hold74/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           net359 (net)
                  0.09    0.00    3.30 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.18    3.48 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    3.48 v _15999_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.21    3.69 v _15999_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.03                           _08114_ (net)
                  0.08    0.00    3.69 v _16000_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    3.75 ^ _16000_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00306_ (net)
                  0.03    0.00    3.75 ^ _16549_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.75   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.14    0.09   10.09 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   10.09 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22   10.31 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00   10.32 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.21   10.53 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00   10.53 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23   10.76 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00   10.76 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23   11.00 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00   11.00 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20   11.20 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00   11.20 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.21   11.41 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.41 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.18   11.59 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00   11.59 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.12   11.71 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00   11.71 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18   11.89 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00   11.89 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   12.07 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   12.07 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.15   12.22 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.05                           clknet_2_3__leaf_game.board_clk (net)
                  0.07    0.00   12.22 ^ _16549_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.25   11.97   clock uncertainty
                          0.22   12.19   clock reconvergence pessimism
                          0.23   12.42   library recovery time
                                 12.42   data required time
-----------------------------------------------------------------------------
                                 12.42   data required time
                                 -3.75   data arrival time
-----------------------------------------------------------------------------
                                  8.66   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16548_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.48 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.44    2.92 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.07                           game.color.reset (net)
                  0.11    0.00    2.92 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.21    3.13 v _15931_/X (sky130_fd_sc_hd__buf_4)
     8    0.04                           _08098_ (net)
                  0.06    0.00    3.13 v hold74/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.17    3.30 v hold74/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           net359 (net)
                  0.09    0.00    3.30 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.18    3.48 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    3.48 v _15993_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.21    3.69 v _15993_/X (sky130_fd_sc_hd__buf_4)
    10    0.05                           _08113_ (net)
                  0.08    0.00    3.69 v _15998_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06    3.76 ^ _15998_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00305_ (net)
                  0.04    0.00    3.76 ^ _16548_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.76   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.14    0.09   10.09 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   10.09 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22   10.31 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00   10.32 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.21   10.53 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00   10.53 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23   10.76 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00   10.76 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23   11.00 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00   11.00 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20   11.20 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00   11.20 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.21   11.41 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.41 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.18   11.59 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00   11.59 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.12   11.71 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00   11.71 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18   11.89 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00   11.89 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   12.07 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   12.07 ^ clkbuf_2_2__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.14   12.21 ^ clkbuf_2_2__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.04                           clknet_2_2__leaf_game.board_clk (net)
                  0.06    0.00   12.22 ^ _16548_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   11.97   clock uncertainty
                          0.22   12.19   clock reconvergence pessimism
                          0.24   12.42   library recovery time
                                 12.42   data required time
-----------------------------------------------------------------------------
                                 12.42   data required time
                                 -3.76   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16593_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.48 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.44    2.92 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.07                           game.color.reset (net)
                  0.11    0.00    2.92 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.21    3.13 v _15931_/X (sky130_fd_sc_hd__buf_4)
     8    0.04                           _08098_ (net)
                  0.06    0.00    3.13 v hold74/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.17    3.30 v hold74/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           net359 (net)
                  0.09    0.00    3.30 v _16023_/A (sky130_fd_sc_hd__buf_2)
                  0.07    0.19    3.49 v _16023_/X (sky130_fd_sc_hd__buf_2)
     5    0.02                           _08118_ (net)
                  0.07    0.00    3.50 v _16048_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.19    3.69 v _16048_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _08123_ (net)
                  0.08    0.00    3.69 v _16053_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    3.75 ^ _16053_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00349_ (net)
                  0.03    0.00    3.75 ^ _16593_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.75   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.14    0.09   10.09 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   10.09 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22   10.31 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00   10.32 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.21   10.53 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00   10.53 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23   10.76 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00   10.76 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23   11.00 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00   11.00 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20   11.20 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00   11.20 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.21   11.41 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.41 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.18   11.59 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00   11.59 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.12   11.71 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00   11.71 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18   11.89 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00   11.89 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   12.07 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   12.07 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.15   12.22 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.05                           clknet_2_3__leaf_game.board_clk (net)
                  0.07    0.00   12.22 ^ _16593_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.25   11.97   clock uncertainty
                          0.22   12.19   clock reconvergence pessimism
                          0.23   12.42   library recovery time
                                 12.42   data required time
-----------------------------------------------------------------------------
                                 12.42   data required time
                                 -3.75   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _16817_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.35    0.00    0.00 ^ _16817_/CLK (sky130_fd_sc_hd__dfstp_2)
                  0.21    0.77    0.77 ^ _16817_/Q (sky130_fd_sc_hd__dfstp_2)
    10    0.04                           game.color.p2_x[7] (net)
                  0.21    0.01    0.77 ^ _09075_/B (sky130_fd_sc_hd__and2_1)
                  0.14    0.24    1.01 ^ _09075_/X (sky130_fd_sc_hd__and2_1)
     4    0.01                           _01605_ (net)
                  0.14    0.00    1.01 ^ _09701_/C (sky130_fd_sc_hd__and4_4)
                  0.12    0.32    1.33 ^ _09701_/X (sky130_fd_sc_hd__and4_4)
     4    0.03                           _02231_ (net)
                  0.12    0.00    1.33 ^ _09702_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.17    1.50 ^ _09702_/X (sky130_fd_sc_hd__buf_4)
     5    0.02                           _02232_ (net)
                  0.08    0.00    1.50 ^ _09707_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.11    0.52    2.02 v _09707_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _02237_ (net)
                  0.11    0.00    2.02 v _09723_/A (sky130_fd_sc_hd__nand2_1)
                  0.12    0.14    2.17 ^ _09723_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _02253_ (net)
                  0.12    0.00    2.17 ^ _09733_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.23    2.40 ^ _09733_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.04                           _02263_ (net)
                  0.12    0.00    2.40 ^ _10949_/B (sky130_fd_sc_hd__nor2_1)
                  0.05    0.07    2.47 v _10949_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _03318_ (net)
                  0.05    0.00    2.47 v _10978_/A (sky130_fd_sc_hd__or4b_1)
                  0.09    0.54    3.01 v _10978_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _03347_ (net)
                  0.09    0.00    3.01 v _10979_/C (sky130_fd_sc_hd__or4b_2)
                  0.14    0.71    3.73 v _10979_/X (sky130_fd_sc_hd__or4b_2)
     2    0.01                           _03348_ (net)
                  0.14    0.00    3.73 v _10980_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.10    0.42    4.15 v _10980_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _03349_ (net)
                  0.10    0.00    4.15 v _10981_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.10    0.21    4.36 v _10981_/X (sky130_fd_sc_hd__o221a_2)
     2    0.03                           _03350_ (net)
                  0.10    0.00    4.36 v _10998_/A1 (sky130_fd_sc_hd__o21bai_4)
                  0.27    0.30    4.66 ^ _10998_/Y (sky130_fd_sc_hd__o21bai_4)
     2    0.04                           _03367_ (net)
                  0.27    0.01    4.67 ^ _11004_/A2 (sky130_fd_sc_hd__a211oi_4)
                  0.10    0.15    4.81 v _11004_/Y (sky130_fd_sc_hd__a211oi_4)
     2    0.02                           _03373_ (net)
                  0.10    0.00    4.82 v _11293_/A (sky130_fd_sc_hd__or4_4)
                  0.21    0.74    5.56 v _11293_/X (sky130_fd_sc_hd__or4_4)
     8    0.09                           _03662_ (net)
                  0.21    0.03    5.59 v _11647_/B1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.23    5.82 v _11647_/X (sky130_fd_sc_hd__o31a_1)
     3    0.01                           _04016_ (net)
                  0.10    0.00    5.82 v _11648_/B1_N (sky130_fd_sc_hd__a21bo_1)
                  0.06    0.23    6.04 ^ _11648_/X (sky130_fd_sc_hd__a21bo_1)
     1    0.01                           _04017_ (net)
                  0.06    0.00    6.04 ^ _11649_/A3 (sky130_fd_sc_hd__a311o_1)
                  0.14    0.24    6.29 ^ _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.14    0.00    6.29 ^ _11650_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.11    0.20    6.49 ^ _11650_/X (sky130_fd_sc_hd__o21a_1)
     2    0.01                           _04019_ (net)
                  0.11    0.00    6.49 ^ _11920_/B (sky130_fd_sc_hd__nand2_1)
                  0.09    0.12    6.61 v _11920_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04289_ (net)
                  0.09    0.00    6.61 v _14315_/B1_N (sky130_fd_sc_hd__o21bai_1)
                  0.12    0.23    6.84 v _14315_/Y (sky130_fd_sc_hd__o21bai_1)
     3    0.01                           _06683_ (net)
                  0.12    0.00    6.84 v _14359_/A2 (sky130_fd_sc_hd__o211a_1)
                  0.03    0.23    7.07 v _14359_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _06726_ (net)
                  0.03    0.00    7.07 v _14360_/A_N (sky130_fd_sc_hd__and2b_1)
                  0.10    0.24    7.31 ^ _14360_/X (sky130_fd_sc_hd__and2b_1)
     1    0.01                           _06727_ (net)
                  0.10    0.00    7.31 ^ _14361_/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.26    7.57 ^ _14361_/X (sky130_fd_sc_hd__buf_12)
     4    0.23                           net14 (net)
                  0.30    0.08    7.65 ^ _17157_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.14    7.79 ^ _17157_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net15 (net)
                  0.06    0.00    7.79 ^ output15/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.20    7.99 ^ output15/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           la_data_out[3] (net)
                  0.11    0.00    7.99 ^ la_data_out[3] (out)
                                  7.99   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -7.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)


Startpoint: _16679_ (rising edge-triggered flip-flop)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.44    0.00    0.00 ^ _16679_/CLK (sky130_fd_sc_hd__dfstp_4)
                  0.13    0.82    0.82 ^ _16679_/Q (sky130_fd_sc_hd__dfstp_4)
     4    0.04                           game.color.row[1] (net)
                  0.13    0.00    0.82 ^ _10052_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.26    1.08 ^ _10052_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           _02546_ (net)
                  0.16    0.00    1.08 ^ _11061_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.07    0.29    1.37 v _11061_/X (sky130_fd_sc_hd__or2b_1)
     2    0.01                           _03430_ (net)
                  0.07    0.00    1.37 v _11062_/C1 (sky130_fd_sc_hd__o311a_2)
                  0.13    0.19    1.56 v _11062_/X (sky130_fd_sc_hd__o311a_2)
     4    0.03                           _03431_ (net)
                  0.13    0.01    1.57 v _11168_/A2 (sky130_fd_sc_hd__a211o_4)
                  0.12    0.47    2.04 v _11168_/X (sky130_fd_sc_hd__a211o_4)
     6    0.05                           _03537_ (net)
                  0.12    0.01    2.04 v _11965_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.24    2.28 v _11965_/X (sky130_fd_sc_hd__a21o_1)
     4    0.01                           _04334_ (net)
                  0.08    0.00    2.28 v _11967_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.07    0.26    2.54 v _11967_/X (sky130_fd_sc_hd__a21o_2)
     4    0.02                           _04336_ (net)
                  0.07    0.00    2.54 v _11977_/A1 (sky130_fd_sc_hd__a21bo_1)
                  0.10    0.25    2.78 v _11977_/X (sky130_fd_sc_hd__a21bo_1)
     3    0.02                           _04346_ (net)
                  0.10    0.00    2.78 v _12006_/B (sky130_fd_sc_hd__and3_1)
                  0.06    0.22    3.00 v _12006_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _04375_ (net)
                  0.06    0.00    3.00 v _12024_/A (sky130_fd_sc_hd__nor2_1)
                  0.18    0.19    3.19 ^ _12024_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _04393_ (net)
                  0.18    0.00    3.19 ^ _12076_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.28    3.47 ^ _12076_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           _04445_ (net)
                  0.17    0.01    3.48 ^ _12098_/A (sky130_fd_sc_hd__clkbuf_8)
                  0.15    0.26    3.74 ^ _12098_/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.08                           _04467_ (net)
                  0.15    0.01    3.74 ^ _12099_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.20    0.24    3.99 ^ _12099_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04468_ (net)
                  0.20    0.00    3.99 ^ _12274_/A (sky130_fd_sc_hd__buf_4)
                  0.20    0.28    4.27 ^ _12274_/X (sky130_fd_sc_hd__buf_4)
    10    0.07                           _04643_ (net)
                  0.20    0.00    4.28 ^ _12322_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.12    0.66    4.93 v _12322_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _04691_ (net)
                  0.12    0.00    4.93 v _12353_/A0 (sky130_fd_sc_hd__mux4_1)
                  0.10    0.55    5.48 v _12353_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _04722_ (net)
                  0.10    0.00    5.49 v _12389_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.13    0.47    5.95 v _12389_/X (sky130_fd_sc_hd__a211o_2)
     2    0.04                           _04758_ (net)
                  0.13    0.00    5.95 v _12459_/B1 (sky130_fd_sc_hd__a221o_1)
                  0.06    0.35    6.30 v _12459_/X (sky130_fd_sc_hd__a221o_1)
     1    0.01                           _04828_ (net)
                  0.06    0.00    6.30 v _12771_/A2 (sky130_fd_sc_hd__a311o_4)
                  0.11    0.46    6.77 v _12771_/X (sky130_fd_sc_hd__a311o_4)
     6    0.04                           _05140_ (net)
                  0.11    0.01    6.77 v _13094_/B (sky130_fd_sc_hd__nor3_2)
                  0.24    0.28    7.05 ^ _13094_/Y (sky130_fd_sc_hd__nor3_2)
     2    0.01                           _05463_ (net)
                  0.24    0.00    7.05 ^ _14274_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.08    0.19    7.24 ^ _14274_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _06643_ (net)
                  0.08    0.00    7.24 ^ _14275_/A2 (sky130_fd_sc_hd__o21a_4)
                  0.25    0.29    7.53 ^ _14275_/X (sky130_fd_sc_hd__o21a_4)
     4    0.08                           net12 (net)
                  0.25    0.00    7.53 ^ rebuffer82/A (sky130_fd_sc_hd__buf_12)
                  0.11    0.21    7.74 ^ rebuffer82/X (sky130_fd_sc_hd__buf_12)
     2    0.09                           net367 (net)
                  0.11    0.01    7.75 ^ output12/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.23    7.99 ^ output12/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           io_out[6] (net)
                  0.17    0.00    7.99 ^ io_out[6] (out)
                                  7.99   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -7.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)


Startpoint: _16817_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.35    0.00    0.00 ^ _16817_/CLK (sky130_fd_sc_hd__dfstp_2)
                  0.21    0.77    0.77 ^ _16817_/Q (sky130_fd_sc_hd__dfstp_2)
    10    0.04                           game.color.p2_x[7] (net)
                  0.21    0.01    0.77 ^ _09075_/B (sky130_fd_sc_hd__and2_1)
                  0.14    0.24    1.01 ^ _09075_/X (sky130_fd_sc_hd__and2_1)
     4    0.01                           _01605_ (net)
                  0.14    0.00    1.01 ^ _09701_/C (sky130_fd_sc_hd__and4_4)
                  0.12    0.32    1.33 ^ _09701_/X (sky130_fd_sc_hd__and4_4)
     4    0.03                           _02231_ (net)
                  0.12    0.00    1.33 ^ _09702_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.17    1.50 ^ _09702_/X (sky130_fd_sc_hd__buf_4)
     5    0.02                           _02232_ (net)
                  0.08    0.00    1.50 ^ _09707_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.11    0.52    2.02 v _09707_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _02237_ (net)
                  0.11    0.00    2.02 v _09723_/A (sky130_fd_sc_hd__nand2_1)
                  0.12    0.14    2.17 ^ _09723_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _02253_ (net)
                  0.12    0.00    2.17 ^ _09733_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.23    2.40 ^ _09733_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.04                           _02263_ (net)
                  0.12    0.00    2.40 ^ _10949_/B (sky130_fd_sc_hd__nor2_1)
                  0.05    0.07    2.47 v _10949_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _03318_ (net)
                  0.05    0.00    2.47 v _10978_/A (sky130_fd_sc_hd__or4b_1)
                  0.09    0.54    3.01 v _10978_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _03347_ (net)
                  0.09    0.00    3.01 v _10979_/C (sky130_fd_sc_hd__or4b_2)
                  0.14    0.71    3.73 v _10979_/X (sky130_fd_sc_hd__or4b_2)
     2    0.01                           _03348_ (net)
                  0.14    0.00    3.73 v _10980_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.10    0.42    4.15 v _10980_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _03349_ (net)
                  0.10    0.00    4.15 v _10981_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.10    0.21    4.36 v _10981_/X (sky130_fd_sc_hd__o221a_2)
     2    0.03                           _03350_ (net)
                  0.10    0.00    4.36 v _10998_/A1 (sky130_fd_sc_hd__o21bai_4)
                  0.27    0.30    4.66 ^ _10998_/Y (sky130_fd_sc_hd__o21bai_4)
     2    0.04                           _03367_ (net)
                  0.27    0.01    4.67 ^ _11004_/A2 (sky130_fd_sc_hd__a211oi_4)
                  0.10    0.15    4.81 v _11004_/Y (sky130_fd_sc_hd__a211oi_4)
     2    0.02                           _03373_ (net)
                  0.10    0.00    4.82 v _11293_/A (sky130_fd_sc_hd__or4_4)
                  0.21    0.74    5.56 v _11293_/X (sky130_fd_sc_hd__or4_4)
     8    0.09                           _03662_ (net)
                  0.21    0.03    5.59 v _11647_/B1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.23    5.82 v _11647_/X (sky130_fd_sc_hd__o31a_1)
     3    0.01                           _04016_ (net)
                  0.10    0.00    5.82 v _11648_/B1_N (sky130_fd_sc_hd__a21bo_1)
                  0.06    0.23    6.04 ^ _11648_/X (sky130_fd_sc_hd__a21bo_1)
     1    0.01                           _04017_ (net)
                  0.06    0.00    6.04 ^ _11649_/A3 (sky130_fd_sc_hd__a311o_1)
                  0.14    0.24    6.29 ^ _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.14    0.00    6.29 ^ _11882_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.19    6.48 ^ _11882_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _04251_ (net)
                  0.11    0.00    6.48 ^ _14312_/A (sky130_fd_sc_hd__nor3_1)
                  0.07    0.07    6.55 v _14312_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.00                           _06680_ (net)
                  0.07    0.00    6.55 v _14313_/B1 (sky130_fd_sc_hd__a31o_1)
                  0.03    0.19    6.74 v _14313_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _06681_ (net)
                  0.03    0.00    6.74 v _14314_/B1_N (sky130_fd_sc_hd__o21bai_2)
                  0.08    0.22    6.96 v _14314_/Y (sky130_fd_sc_hd__o21bai_2)
     2    0.01                           _06682_ (net)
                  0.08    0.00    6.96 v _14368_/C1 (sky130_fd_sc_hd__a211o_1)
                  0.06    0.26    7.22 v _14368_/X (sky130_fd_sc_hd__a211o_1)
     1    0.00                           _06734_ (net)
                  0.06    0.00    7.22 v _14369_/A2 (sky130_fd_sc_hd__o21a_4)
                  0.05    0.22    7.44 v _14369_/X (sky130_fd_sc_hd__o21a_4)
     2    0.01                           net9 (net)
                  0.05    0.00    7.44 v rebuffer80/A (sky130_fd_sc_hd__buf_12)
                  0.05    0.15    7.59 v rebuffer80/X (sky130_fd_sc_hd__buf_12)
     2    0.12                           net365 (net)
                  0.15    0.07    7.66 v _17158_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.13    7.80 v _17158_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net16 (net)
                  0.03    0.00    7.80 v output16/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.18    7.98 v output16/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[4] (net)
                  0.09    0.00    7.98 v la_data_out[4] (out)
                                  7.98   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -7.98   data arrival time
-----------------------------------------------------------------------------
                                 -0.23   slack (VIOLATED)


Startpoint: _16679_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.44    0.00    0.00 ^ _16679_/CLK (sky130_fd_sc_hd__dfstp_4)
                  0.13    0.82    0.82 ^ _16679_/Q (sky130_fd_sc_hd__dfstp_4)
     4    0.04                           game.color.row[1] (net)
                  0.13    0.00    0.82 ^ _10052_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.26    1.08 ^ _10052_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           _02546_ (net)
                  0.16    0.00    1.08 ^ _11061_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.07    0.29    1.37 v _11061_/X (sky130_fd_sc_hd__or2b_1)
     2    0.01                           _03430_ (net)
                  0.07    0.00    1.37 v _11062_/C1 (sky130_fd_sc_hd__o311a_2)
                  0.13    0.19    1.56 v _11062_/X (sky130_fd_sc_hd__o311a_2)
     4    0.03                           _03431_ (net)
                  0.13    0.01    1.57 v _11168_/A2 (sky130_fd_sc_hd__a211o_4)
                  0.12    0.47    2.04 v _11168_/X (sky130_fd_sc_hd__a211o_4)
     6    0.05                           _03537_ (net)
                  0.12    0.01    2.04 v _11965_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.24    2.28 v _11965_/X (sky130_fd_sc_hd__a21o_1)
     4    0.01                           _04334_ (net)
                  0.08    0.00    2.28 v _11967_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.07    0.26    2.54 v _11967_/X (sky130_fd_sc_hd__a21o_2)
     4    0.02                           _04336_ (net)
                  0.07    0.00    2.54 v _11977_/A1 (sky130_fd_sc_hd__a21bo_1)
                  0.10    0.25    2.78 v _11977_/X (sky130_fd_sc_hd__a21bo_1)
     3    0.02                           _04346_ (net)
                  0.10    0.00    2.78 v _12006_/B (sky130_fd_sc_hd__and3_1)
                  0.06    0.22    3.00 v _12006_/X (sky130_fd_sc_hd__and3_1)
     3    0.01                           _04375_ (net)
                  0.06    0.00    3.00 v _12024_/A (sky130_fd_sc_hd__nor2_1)
                  0.18    0.19    3.19 ^ _12024_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _04393_ (net)
                  0.18    0.00    3.19 ^ _12076_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.28    3.47 ^ _12076_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           _04445_ (net)
                  0.17    0.01    3.48 ^ _12098_/A (sky130_fd_sc_hd__clkbuf_8)
                  0.15    0.26    3.74 ^ _12098_/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.08                           _04467_ (net)
                  0.15    0.01    3.74 ^ _12099_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.20    0.24    3.99 ^ _12099_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04468_ (net)
                  0.20    0.00    3.99 ^ _12274_/A (sky130_fd_sc_hd__buf_4)
                  0.20    0.28    4.27 ^ _12274_/X (sky130_fd_sc_hd__buf_4)
    10    0.07                           _04643_ (net)
                  0.20    0.00    4.28 ^ _12322_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.12    0.66    4.93 v _12322_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _04691_ (net)
                  0.12    0.00    4.93 v _12353_/A0 (sky130_fd_sc_hd__mux4_1)
                  0.10    0.55    5.48 v _12353_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _04722_ (net)
                  0.10    0.00    5.49 v _12389_/A2 (sky130_fd_sc_hd__a211o_2)
                  0.13    0.47    5.95 v _12389_/X (sky130_fd_sc_hd__a211o_2)
     2    0.04                           _04758_ (net)
                  0.13    0.00    5.95 v _12459_/B1 (sky130_fd_sc_hd__a221o_1)
                  0.06    0.35    6.30 v _12459_/X (sky130_fd_sc_hd__a221o_1)
     1    0.01                           _04828_ (net)
                  0.06    0.00    6.30 v _12771_/A2 (sky130_fd_sc_hd__a311o_4)
                  0.11    0.46    6.77 v _12771_/X (sky130_fd_sc_hd__a311o_4)
     6    0.04                           _05140_ (net)
                  0.11    0.01    6.77 v _13094_/B (sky130_fd_sc_hd__nor3_2)
                  0.24    0.28    7.05 ^ _13094_/Y (sky130_fd_sc_hd__nor3_2)
     2    0.01                           _05463_ (net)
                  0.24    0.00    7.05 ^ _14274_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.08    0.19    7.24 ^ _14274_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _06643_ (net)
                  0.08    0.00    7.24 ^ _14275_/A2 (sky130_fd_sc_hd__o21a_4)
                  0.25    0.29    7.53 ^ _14275_/X (sky130_fd_sc_hd__o21a_4)
     4    0.08                           net12 (net)
                  0.25    0.01    7.54 ^ _17159_/A (sky130_fd_sc_hd__buf_8)
                  0.11    0.21    7.75 ^ _17159_/X (sky130_fd_sc_hd__buf_8)
     2    0.06                           net17 (net)
                  0.11    0.01    7.76 ^ output17/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.22    7.97 ^ output17/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           la_data_out[6] (net)
                  0.11    0.00    7.97 ^ la_data_out[6] (out)
                                  7.97   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -7.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.22   slack (VIOLATED)


Startpoint: _16817_ (rising edge-triggered flip-flop)
Endpoint: io_out[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.35    0.00    0.00 ^ _16817_/CLK (sky130_fd_sc_hd__dfstp_2)
                  0.21    0.77    0.77 ^ _16817_/Q (sky130_fd_sc_hd__dfstp_2)
    10    0.04                           game.color.p2_x[7] (net)
                  0.21    0.01    0.77 ^ _09075_/B (sky130_fd_sc_hd__and2_1)
                  0.14    0.24    1.01 ^ _09075_/X (sky130_fd_sc_hd__and2_1)
     4    0.01                           _01605_ (net)
                  0.14    0.00    1.01 ^ _09701_/C (sky130_fd_sc_hd__and4_4)
                  0.12    0.32    1.33 ^ _09701_/X (sky130_fd_sc_hd__and4_4)
     4    0.03                           _02231_ (net)
                  0.12    0.00    1.33 ^ _09702_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.17    1.50 ^ _09702_/X (sky130_fd_sc_hd__buf_4)
     5    0.02                           _02232_ (net)
                  0.08    0.00    1.50 ^ _09707_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.11    0.52    2.02 v _09707_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _02237_ (net)
                  0.11    0.00    2.02 v _09723_/A (sky130_fd_sc_hd__nand2_1)
                  0.12    0.14    2.17 ^ _09723_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _02253_ (net)
                  0.12    0.00    2.17 ^ _09733_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.23    2.40 ^ _09733_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.04                           _02263_ (net)
                  0.12    0.00    2.40 ^ _10949_/B (sky130_fd_sc_hd__nor2_1)
                  0.05    0.07    2.47 v _10949_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _03318_ (net)
                  0.05    0.00    2.47 v _10978_/A (sky130_fd_sc_hd__or4b_1)
                  0.09    0.54    3.01 v _10978_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _03347_ (net)
                  0.09    0.00    3.01 v _10979_/C (sky130_fd_sc_hd__or4b_2)
                  0.14    0.71    3.73 v _10979_/X (sky130_fd_sc_hd__or4b_2)
     2    0.01                           _03348_ (net)
                  0.14    0.00    3.73 v _10980_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.10    0.42    4.15 v _10980_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _03349_ (net)
                  0.10    0.00    4.15 v _10981_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.10    0.21    4.36 v _10981_/X (sky130_fd_sc_hd__o221a_2)
     2    0.03                           _03350_ (net)
                  0.10    0.00    4.36 v _10998_/A1 (sky130_fd_sc_hd__o21bai_4)
                  0.27    0.30    4.66 ^ _10998_/Y (sky130_fd_sc_hd__o21bai_4)
     2    0.04                           _03367_ (net)
                  0.27    0.01    4.67 ^ _11004_/A2 (sky130_fd_sc_hd__a211oi_4)
                  0.10    0.15    4.81 v _11004_/Y (sky130_fd_sc_hd__a211oi_4)
     2    0.02                           _03373_ (net)
                  0.10    0.00    4.82 v _11293_/A (sky130_fd_sc_hd__or4_4)
                  0.21    0.74    5.56 v _11293_/X (sky130_fd_sc_hd__or4_4)
     8    0.09                           _03662_ (net)
                  0.21    0.03    5.59 v _11647_/B1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.23    5.82 v _11647_/X (sky130_fd_sc_hd__o31a_1)
     3    0.01                           _04016_ (net)
                  0.10    0.00    5.82 v _11648_/B1_N (sky130_fd_sc_hd__a21bo_1)
                  0.06    0.23    6.04 ^ _11648_/X (sky130_fd_sc_hd__a21bo_1)
     1    0.01                           _04017_ (net)
                  0.06    0.00    6.04 ^ _11649_/A3 (sky130_fd_sc_hd__a311o_1)
                  0.14    0.24    6.29 ^ _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.14    0.00    6.29 ^ _11882_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.19    6.48 ^ _11882_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _04251_ (net)
                  0.11    0.00    6.48 ^ _14312_/A (sky130_fd_sc_hd__nor3_1)
                  0.07    0.07    6.55 v _14312_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.00                           _06680_ (net)
                  0.07    0.00    6.55 v _14313_/B1 (sky130_fd_sc_hd__a31o_1)
                  0.03    0.19    6.74 v _14313_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _06681_ (net)
                  0.03    0.00    6.74 v _14314_/B1_N (sky130_fd_sc_hd__o21bai_2)
                  0.08    0.22    6.96 v _14314_/Y (sky130_fd_sc_hd__o21bai_2)
     2    0.01                           _06682_ (net)
                  0.08    0.00    6.96 v _14368_/C1 (sky130_fd_sc_hd__a211o_1)
                  0.06    0.26    7.22 v _14368_/X (sky130_fd_sc_hd__a211o_1)
     1    0.00                           _06734_ (net)
                  0.06    0.00    7.22 v _14369_/A2 (sky130_fd_sc_hd__o21a_4)
                  0.05    0.22    7.44 v _14369_/X (sky130_fd_sc_hd__o21a_4)
     2    0.01                           net9 (net)
                  0.05    0.00    7.44 v rebuffer81/A (sky130_fd_sc_hd__buf_6)
                  0.10    0.17    7.61 v rebuffer81/X (sky130_fd_sc_hd__buf_6)
     2    0.12                           net366 (net)
                  0.16    0.06    7.67 v output9/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.24    7.92 v output9/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           io_out[10] (net)
                  0.09    0.00    7.92 v io_out[10] (out)
                                  7.92   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -7.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16570_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.14    0.10    0.10 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00    0.10 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.24    0.35 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00    0.35 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    0.58 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00    0.59 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    0.84 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00    0.84 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.26    1.10 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00    1.11 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.22    1.33 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00    1.33 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.23    1.56 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.56 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20    1.76 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00    1.76 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.89 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00    1.89 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.09 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00    2.09 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    2.29 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    2.29 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.18    2.47 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_2_0__leaf_game.board_clk (net)
                  0.09    0.00    2.48 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.44    2.92 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.07                           game.color.reset (net)
                  0.11    0.00    2.92 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.21    3.13 v _15931_/X (sky130_fd_sc_hd__buf_4)
     8    0.04                           _08098_ (net)
                  0.06    0.00    3.13 v hold74/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.17    3.30 v hold74/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           net359 (net)
                  0.09    0.00    3.30 v _16023_/A (sky130_fd_sc_hd__buf_2)
                  0.07    0.19    3.49 v _16023_/X (sky130_fd_sc_hd__buf_2)
     5    0.02                           _08118_ (net)
                  0.07    0.00    3.50 v _16024_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.22    3.72 v _16024_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           _08119_ (net)
                  0.10    0.00    3.72 v _16026_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    3.79 ^ _16026_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00327_ (net)
                  0.04    0.00    3.79 ^ _16570_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.79   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.14    0.09   10.09 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  0.14    0.00   10.09 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22   10.31 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net285 (net)
                  0.18    0.00   10.32 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.21   10.53 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net284 (net)
                  0.15    0.00   10.53 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23   10.76 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net283 (net)
                  0.19    0.00   10.76 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23   11.00 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net282 (net)
                  0.18    0.00   11.00 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20   11.20 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net281 (net)
                  0.13    0.00   11.20 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.21   11.41 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.41 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.18   11.59 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net279 (net)
                  0.13    0.00   11.59 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.12   11.71 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.08    0.00   11.71 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18   11.89 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           net280 (net)
                  0.14    0.00   11.89 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   12.07 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   12.07 ^ clkbuf_2_2__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.14   12.21 ^ clkbuf_2_2__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.04                           clknet_2_2__leaf_game.board_clk (net)
                  0.06    0.00   12.22 ^ _16570_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.25   11.97   clock uncertainty
                          0.22   12.18   clock reconvergence pessimism
                          0.22   12.41   library recovery time
                                 12.41   data required time
-----------------------------------------------------------------------------
                                 12.41   data required time
                                 -3.79   data arrival time
-----------------------------------------------------------------------------
                                  8.62   slack (MET)


Startpoint: _16817_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.35    0.00    0.00 ^ _16817_/CLK (sky130_fd_sc_hd__dfstp_2)
                  0.21    0.77    0.77 ^ _16817_/Q (sky130_fd_sc_hd__dfstp_2)
    10    0.04                           game.color.p2_x[7] (net)
                  0.21    0.01    0.77 ^ _09075_/B (sky130_fd_sc_hd__and2_1)
                  0.14    0.24    1.01 ^ _09075_/X (sky130_fd_sc_hd__and2_1)
     4    0.01                           _01605_ (net)
                  0.14    0.00    1.01 ^ _09701_/C (sky130_fd_sc_hd__and4_4)
                  0.12    0.32    1.33 ^ _09701_/X (sky130_fd_sc_hd__and4_4)
     4    0.03                           _02231_ (net)
                  0.12    0.00    1.33 ^ _09702_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.17    1.50 ^ _09702_/X (sky130_fd_sc_hd__buf_4)
     5    0.02                           _02232_ (net)
                  0.08    0.00    1.50 ^ _09707_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.11    0.52    2.02 v _09707_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _02237_ (net)
                  0.11    0.00    2.02 v _09723_/A (sky130_fd_sc_hd__nand2_1)
                  0.12    0.14    2.17 ^ _09723_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _02253_ (net)
                  0.12    0.00    2.17 ^ _09733_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.23    2.40 ^ _09733_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.04                           _02263_ (net)
                  0.12    0.00    2.40 ^ _10949_/B (sky130_fd_sc_hd__nor2_1)
                  0.05    0.07    2.47 v _10949_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _03318_ (net)
                  0.05    0.00    2.47 v _10978_/A (sky130_fd_sc_hd__or4b_1)
                  0.09    0.54    3.01 v _10978_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _03347_ (net)
                  0.09    0.00    3.01 v _10979_/C (sky130_fd_sc_hd__or4b_2)
                  0.14    0.71    3.73 v _10979_/X (sky130_fd_sc_hd__or4b_2)
     2    0.01                           _03348_ (net)
                  0.14    0.00    3.73 v _10980_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.10    0.42    4.15 v _10980_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _03349_ (net)
                  0.10    0.00    4.15 v _10981_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.10    0.21    4.36 v _10981_/X (sky130_fd_sc_hd__o221a_2)
     2    0.03                           _03350_ (net)
                  0.10    0.00    4.36 v _10998_/A1 (sky130_fd_sc_hd__o21bai_4)
                  0.27    0.30    4.66 ^ _10998_/Y (sky130_fd_sc_hd__o21bai_4)
     2    0.04                           _03367_ (net)
                  0.27    0.01    4.67 ^ _11004_/A2 (sky130_fd_sc_hd__a211oi_4)
                  0.10    0.15    4.81 v _11004_/Y (sky130_fd_sc_hd__a211oi_4)
     2    0.02                           _03373_ (net)
                  0.10    0.00    4.82 v _11293_/A (sky130_fd_sc_hd__or4_4)
                  0.21    0.74    5.56 v _11293_/X (sky130_fd_sc_hd__or4_4)
     8    0.09                           _03662_ (net)
                  0.21    0.03    5.59 v _11647_/B1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.23    5.82 v _11647_/X (sky130_fd_sc_hd__o31a_1)
     3    0.01                           _04016_ (net)
                  0.10    0.00    5.82 v _11648_/B1_N (sky130_fd_sc_hd__a21bo_1)
                  0.06    0.23    6.04 ^ _11648_/X (sky130_fd_sc_hd__a21bo_1)
     1    0.01                           _04017_ (net)
                  0.06    0.00    6.04 ^ _11649_/A3 (sky130_fd_sc_hd__a311o_1)
                  0.14    0.24    6.29 ^ _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.14    0.00    6.29 ^ _11650_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.11    0.20    6.49 ^ _11650_/X (sky130_fd_sc_hd__o21a_1)
     2    0.01                           _04019_ (net)
                  0.11    0.00    6.49 ^ _11920_/B (sky130_fd_sc_hd__nand2_1)
                  0.09    0.12    6.61 v _11920_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04289_ (net)
                  0.09    0.00    6.61 v _14315_/B1_N (sky130_fd_sc_hd__o21bai_1)
                  0.12    0.23    6.84 v _14315_/Y (sky130_fd_sc_hd__o21bai_1)
     3    0.01                           _06683_ (net)
                  0.12    0.00    6.84 v _14359_/A2 (sky130_fd_sc_hd__o211a_1)
                  0.03    0.23    7.07 v _14359_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _06726_ (net)
                  0.03    0.00    7.07 v _14360_/A_N (sky130_fd_sc_hd__and2b_1)
                  0.10    0.24    7.31 ^ _14360_/X (sky130_fd_sc_hd__and2b_1)
     1    0.01                           _06727_ (net)
                  0.10    0.00    7.31 ^ _14361_/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.26    7.57 ^ _14361_/X (sky130_fd_sc_hd__buf_12)
     4    0.23                           net14 (net)
                  0.30    0.08    7.65 ^ _17157_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.14    7.79 ^ _17157_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net15 (net)
                  0.06    0.00    7.79 ^ output15/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.20    7.99 ^ output15/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           la_data_out[3] (net)
                  0.11    0.00    7.99 ^ la_data_out[3] (out)
                                  7.99   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -7.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)



===========================================================================
report_checks --slack_max -0.01
============================================================================
Startpoint: _16817_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.35    0.00    0.00 ^ _16817_/CLK (sky130_fd_sc_hd__dfstp_2)
                  0.21    0.77    0.77 ^ _16817_/Q (sky130_fd_sc_hd__dfstp_2)
    10    0.04                           game.color.p2_x[7] (net)
                  0.21    0.01    0.77 ^ _09075_/B (sky130_fd_sc_hd__and2_1)
                  0.14    0.24    1.01 ^ _09075_/X (sky130_fd_sc_hd__and2_1)
     4    0.01                           _01605_ (net)
                  0.14    0.00    1.01 ^ _09701_/C (sky130_fd_sc_hd__and4_4)
                  0.12    0.32    1.33 ^ _09701_/X (sky130_fd_sc_hd__and4_4)
     4    0.03                           _02231_ (net)
                  0.12    0.00    1.33 ^ _09702_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.17    1.50 ^ _09702_/X (sky130_fd_sc_hd__buf_4)
     5    0.02                           _02232_ (net)
                  0.08    0.00    1.50 ^ _09707_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.11    0.52    2.02 v _09707_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _02237_ (net)
                  0.11    0.00    2.02 v _09723_/A (sky130_fd_sc_hd__nand2_1)
                  0.12    0.14    2.17 ^ _09723_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _02253_ (net)
                  0.12    0.00    2.17 ^ _09733_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.23    2.40 ^ _09733_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.04                           _02263_ (net)
                  0.12    0.00    2.40 ^ _10949_/B (sky130_fd_sc_hd__nor2_1)
                  0.05    0.07    2.47 v _10949_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _03318_ (net)
                  0.05    0.00    2.47 v _10978_/A (sky130_fd_sc_hd__or4b_1)
                  0.09    0.54    3.01 v _10978_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _03347_ (net)
                  0.09    0.00    3.01 v _10979_/C (sky130_fd_sc_hd__or4b_2)
                  0.14    0.71    3.73 v _10979_/X (sky130_fd_sc_hd__or4b_2)
     2    0.01                           _03348_ (net)
                  0.14    0.00    3.73 v _10980_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.10    0.42    4.15 v _10980_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _03349_ (net)
                  0.10    0.00    4.15 v _10981_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.10    0.21    4.36 v _10981_/X (sky130_fd_sc_hd__o221a_2)
     2    0.03                           _03350_ (net)
                  0.10    0.00    4.36 v _10998_/A1 (sky130_fd_sc_hd__o21bai_4)
                  0.27    0.30    4.66 ^ _10998_/Y (sky130_fd_sc_hd__o21bai_4)
     2    0.04                           _03367_ (net)
                  0.27    0.01    4.67 ^ _11004_/A2 (sky130_fd_sc_hd__a211oi_4)
                  0.10    0.15    4.81 v _11004_/Y (sky130_fd_sc_hd__a211oi_4)
     2    0.02                           _03373_ (net)
                  0.10    0.00    4.82 v _11293_/A (sky130_fd_sc_hd__or4_4)
                  0.21    0.74    5.56 v _11293_/X (sky130_fd_sc_hd__or4_4)
     8    0.09                           _03662_ (net)
                  0.21    0.03    5.59 v _11647_/B1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.23    5.82 v _11647_/X (sky130_fd_sc_hd__o31a_1)
     3    0.01                           _04016_ (net)
                  0.10    0.00    5.82 v _11648_/B1_N (sky130_fd_sc_hd__a21bo_1)
                  0.06    0.23    6.04 ^ _11648_/X (sky130_fd_sc_hd__a21bo_1)
     1    0.01                           _04017_ (net)
                  0.06    0.00    6.04 ^ _11649_/A3 (sky130_fd_sc_hd__a311o_1)
                  0.14    0.24    6.29 ^ _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.14    0.00    6.29 ^ _11650_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.11    0.20    6.49 ^ _11650_/X (sky130_fd_sc_hd__o21a_1)
     2    0.01                           _04019_ (net)
                  0.11    0.00    6.49 ^ _11920_/B (sky130_fd_sc_hd__nand2_1)
                  0.09    0.12    6.61 v _11920_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04289_ (net)
                  0.09    0.00    6.61 v _14315_/B1_N (sky130_fd_sc_hd__o21bai_1)
                  0.12    0.23    6.84 v _14315_/Y (sky130_fd_sc_hd__o21bai_1)
     3    0.01                           _06683_ (net)
                  0.12    0.00    6.84 v _14359_/A2 (sky130_fd_sc_hd__o211a_1)
                  0.03    0.23    7.07 v _14359_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _06726_ (net)
                  0.03    0.00    7.07 v _14360_/A_N (sky130_fd_sc_hd__and2b_1)
                  0.10    0.24    7.31 ^ _14360_/X (sky130_fd_sc_hd__and2b_1)
     1    0.01                           _06727_ (net)
                  0.10    0.00    7.31 ^ _14361_/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.26    7.57 ^ _14361_/X (sky130_fd_sc_hd__buf_12)
     4    0.23                           net14 (net)
                  0.30    0.08    7.65 ^ _17157_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.14    7.79 ^ _17157_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net15 (net)
                  0.06    0.00    7.79 ^ output15/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.20    7.99 ^ output15/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           la_data_out[3] (net)
                  0.11    0.00    7.99 ^ la_data_out[3] (out)
                                  7.99   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -7.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)


check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns -1.52
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns -0.24
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack -0.24

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.23
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_16557_/CLK ^
   3.30
_16564_/CLK ^
   2.21      0.00       1.09

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             3.36e-04   2.14e-04   3.42e-09   5.50e-04  36.1%
Combinational          3.78e-04   5.95e-04   3.91e-07   9.73e-04  63.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.14e-04   8.09e-04   3.94e-07   1.52e-03 100.0%
                          46.9%      53.1%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 1488097 u^2 98% utilization.
area_report_end
