{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444167168236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444167168240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 16:32:47 2015 " "Processing started: Tue Oct  6 16:32:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444167168240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444167168240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slc3 -c slc3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off slc3 -c slc3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444167168241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444167169126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "/home/wirjo2/slc3/SLC3/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_tb " "Found entity 1: slc3_tb" {  } { { "slc3_tb.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "/home/wirjo2/slc3/SLC3/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169802 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "/home/wirjo2/slc3/SLC3/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SLC3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file SLC3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.sv" "" { Text "/home/wirjo2/slc3/SLC3/sext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/wirjo2/slc3/SLC3/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/wirjo2/slc3/SLC3/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus1.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus1 " "Found entity 1: plus1" {  } { { "plus1.sv" "" { Text "/home/wirjo2/slc3/SLC3/plus1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "/home/wirjo2/slc3/SLC3/mux3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/wirjo2/slc3/SLC3/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mem2IO.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mem2IO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169907 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(70) " "Verilog HDL information at ISDU.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "/home/wirjo2/slc3/SLC3/ISDU.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1444167169917 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" ISDU.sv(292) " "Verilog HDL syntax error at ISDU.sv(292) near text \"end\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\"" {  } { { "ISDU.sv" "" { Text "/home/wirjo2/slc3/SLC3/ISDU.sv" 292 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1444167169919 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ISDU ISDU.sv(17) " "Ignored design unit \"ISDU\" at ISDU.sv(17) due to previous errors" {  } { { "ISDU.sv" "" { Text "/home/wirjo2/slc3/SLC3/ISDU.sv" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1444167169919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ISDU.sv 0 0 " "Found 0 design units, including 0 entities, in source file ISDU.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/wirjo2/slc3/SLC3/ir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/wirjo2/slc3/SLC3/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/wirjo2/slc3/SLC3/gencc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444167169961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MARMUX marmux datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"MARMUX\" differs only in case from object \"marmux\" in the same scope" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444167169961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444167169961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "/home/wirjo2/slc3/SLC3/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/wirjo2/slc3/SLC3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/wirjo2/slc3/SLC3/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167169992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167169992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167170005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167170005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.sv(36) " "Verilog HDL information at memory.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "memory.sv" "" { Text "/home/wirjo2/slc3/SLC3/memory.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1444167170015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "/home/wirjo2/slc3/SLC3/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444167170016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444167170016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444167170294 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct  6 16:32:50 2015 " "Processing ended: Tue Oct  6 16:32:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444167170294 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444167170294 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444167170294 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444167170294 ""}
