#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x117f51420 .scope module, "D_16_Flip_flop" "D_16_Flip_flop" 2 293;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 16 "Q";
o0x118040010 .functor BUFZ 1, C4<z>; HiZ drive
v0x117f78090_0 .net "CLK", 0 0, o0x118040010;  0 drivers
o0x118043f40 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x117f78120_0 .net "D", 15 0, o0x118043f40;  0 drivers
v0x117f76d10_0 .net "Q", 15 0, L_0x1201748e0;  1 drivers
L_0x1201702a0 .part o0x118043f40, 0, 1;
L_0x120170cb0 .part o0x118043f40, 1, 1;
L_0x120171680 .part o0x118043f40, 2, 1;
L_0x120172030 .part o0x118043f40, 3, 1;
L_0x120172a40 .part o0x118043f40, 4, 1;
L_0x120173420 .part o0x118043f40, 5, 1;
L_0x120173df0 .part o0x118043f40, 6, 1;
L_0x1201747c0 .part o0x118043f40, 7, 1;
L_0x120175200 .part o0x118043f40, 8, 1;
L_0x120175be0 .part o0x118043f40, 9, 1;
L_0x120176590 .part o0x118043f40, 10, 1;
L_0x120176f80 .part o0x118043f40, 11, 1;
L_0x120177950 .part o0x118043f40, 12, 1;
L_0x120178330 .part o0x118043f40, 13, 1;
L_0x120178ce0 .part o0x118043f40, 14, 1;
L_0x1201796c0 .part o0x118043f40, 15, 1;
LS_0x1201748e0_0_0 .concat8 [ 1 1 1 1], L_0x12016ffe0, L_0x1201709f0, L_0x1201713c0, L_0x120171d90;
LS_0x1201748e0_0_4 .concat8 [ 1 1 1 1], L_0x120172780, L_0x120173160, L_0x120173b30, L_0x120174500;
LS_0x1201748e0_0_8 .concat8 [ 1 1 1 1], L_0x120174f60, L_0x120175920, L_0x1201762f0, L_0x120176ce0;
LS_0x1201748e0_0_12 .concat8 [ 1 1 1 1], L_0x120177690, L_0x120178070, L_0x120178a20, L_0x120179400;
L_0x1201748e0 .concat8 [ 4 4 4 4], LS_0x1201748e0_0_0, LS_0x1201748e0_0_4, LS_0x1201748e0_0_8, LS_0x1201748e0_0_12;
S_0x117f59550 .scope module, "f0" "D_flip_flop" 2 298, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12016f930 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117fa7e80_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117fa50c0_0 .net "CLK1", 0 0, L_0x12016f930;  1 drivers
v0x117fa2300_0 .net "D", 0 0, L_0x1201702a0;  1 drivers
v0x117f9f540_0 .net "Q", 0 0, L_0x12016ffe0;  1 drivers
v0x117f9c780_0 .net "Y", 0 0, L_0x12016fb60;  1 drivers
S_0x117f58690 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x117f59550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12016f9e0 .functor NAND 1, L_0x1201702a0, o0x118040010, C4<1>, C4<1>;
L_0x12016fab0 .functor NAND 1, L_0x12016fdc0, o0x118040010, C4<1>, C4<1>;
L_0x12016fb60 .functor NAND 1, L_0x12016f9e0, L_0x12016fc30, C4<1>, C4<1>;
L_0x12016fc30 .functor NAND 1, L_0x12016fab0, L_0x12016fb60, C4<1>, C4<1>;
L_0x12016fdc0 .functor NOT 1, L_0x1201702a0, C4<0>, C4<0>, C4<0>;
v0x127e268c0_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x127e2e530_0 .net "D", 0 0, L_0x1201702a0;  alias, 1 drivers
v0x127e09770_0 .net "D1", 0 0, L_0x12016fdc0;  1 drivers
v0x127e0e020_0 .net "Q", 0 0, L_0x12016fb60;  alias, 1 drivers
v0x127e12d60_0 .net "Q1", 0 0, L_0x12016fc30;  1 drivers
v0x117feffa0_0 .net "x", 0 0, L_0x12016f9e0;  1 drivers
v0x117fd85f0_0 .net "y", 0 0, L_0x12016fab0;  1 drivers
S_0x117f577d0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x117f59550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12016fe60 .functor NAND 1, L_0x12016fb60, L_0x12016f930, C4<1>, C4<1>;
L_0x12016fed0 .functor NAND 1, L_0x1201701c0, L_0x12016f930, C4<1>, C4<1>;
L_0x12016ffe0 .functor NAND 1, L_0x12016fe60, L_0x1201700b0, C4<1>, C4<1>;
L_0x1201700b0 .functor NAND 1, L_0x12016fed0, L_0x12016ffe0, C4<1>, C4<1>;
L_0x1201701c0 .functor NOT 1, L_0x12016fb60, C4<0>, C4<0>, C4<0>;
v0x117fd5740_0 .net "C", 0 0, L_0x12016f930;  alias, 1 drivers
v0x117fd2890_0 .net "D", 0 0, L_0x12016fb60;  alias, 1 drivers
v0x117fcf9e0_0 .net "D1", 0 0, L_0x1201701c0;  1 drivers
v0x117fccb30_0 .net "Q", 0 0, L_0x12016ffe0;  alias, 1 drivers
v0x117fc9d00_0 .net "Q1", 0 0, L_0x1201700b0;  1 drivers
v0x117fc6f40_0 .net "x", 0 0, L_0x12016fe60;  1 drivers
v0x117faac40_0 .net "y", 0 0, L_0x12016fed0;  1 drivers
S_0x117f56910 .scope module, "f1" "D_flip_flop" 2 299, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201703c0 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117fc2a90_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117f84f50_0 .net "CLK1", 0 0, L_0x1201703c0;  1 drivers
v0x117f952c0_0 .net "D", 0 0, L_0x120170cb0;  1 drivers
v0x117f93f00_0 .net "Q", 0 0, L_0x1201709f0;  1 drivers
v0x117f93d20_0 .net "Y", 0 0, L_0x120170550;  1 drivers
S_0x117f55a50 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x117f56910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120170430 .functor NAND 1, L_0x120170cb0, o0x118040010, C4<1>, C4<1>;
L_0x1201704e0 .functor NAND 1, L_0x1201707d0, o0x118040010, C4<1>, C4<1>;
L_0x120170550 .functor NAND 1, L_0x120170430, L_0x120170640, C4<1>, C4<1>;
L_0x120170640 .functor NAND 1, L_0x1201704e0, L_0x120170550, C4<1>, C4<1>;
L_0x1201707d0 .functor NOT 1, L_0x120170cb0, C4<0>, C4<0>, C4<0>;
v0x117f999c0_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x127e4e280_0 .net "D", 0 0, L_0x120170cb0;  alias, 1 drivers
v0x12008f760_0 .net "D1", 0 0, L_0x1201707d0;  1 drivers
v0x127e10ed0_0 .net "Q", 0 0, L_0x120170550;  alias, 1 drivers
v0x127e0f7a0_0 .net "Q1", 0 0, L_0x120170640;  1 drivers
v0x120092290_0 .net "x", 0 0, L_0x120170430;  1 drivers
v0x127e0b660_0 .net "y", 0 0, L_0x1201704e0;  1 drivers
S_0x117f54b90 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x117f56910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120170870 .functor NAND 1, L_0x120170550, L_0x1201703c0, C4<1>, C4<1>;
L_0x1201708e0 .functor NAND 1, L_0x120170bd0, L_0x1201703c0, C4<1>, C4<1>;
L_0x1201709f0 .functor NAND 1, L_0x120170870, L_0x120170ac0, C4<1>, C4<1>;
L_0x120170ac0 .functor NAND 1, L_0x1201708e0, L_0x1201709f0, C4<1>, C4<1>;
L_0x120170bd0 .functor NOT 1, L_0x120170550, C4<0>, C4<0>, C4<0>;
v0x117f49af0_0 .net "C", 0 0, L_0x1201703c0;  alias, 1 drivers
v0x117ff18d0_0 .net "D", 0 0, L_0x120170550;  alias, 1 drivers
v0x117ff1640_0 .net "D1", 0 0, L_0x120170bd0;  1 drivers
v0x117f5b250_0 .net "Q", 0 0, L_0x1201709f0;  alias, 1 drivers
v0x117f4bf20_0 .net "Q1", 0 0, L_0x120170ac0;  1 drivers
v0x117f4bc90_0 .net "x", 0 0, L_0x120170870;  1 drivers
v0x117ff0b50_0 .net "y", 0 0, L_0x1201708e0;  1 drivers
S_0x117f53cd0 .scope module, "f10" "D_flip_flop" 2 308, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120175d00 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117f862d0_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117f71c60_0 .net "CLK1", 0 0, L_0x120175d00;  1 drivers
v0x117f81fd0_0 .net "D", 0 0, L_0x120176590;  1 drivers
v0x117f80c10_0 .net "Q", 0 0, L_0x1201762f0;  1 drivers
v0x117f80a30_0 .net "Y", 0 0, L_0x120175e90;  1 drivers
S_0x117ff5530 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x117f53cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120175d70 .functor NAND 1, L_0x120176590, o0x118040010, C4<1>, C4<1>;
L_0x120175e20 .functor NAND 1, L_0x1201760d0, o0x118040010, C4<1>, C4<1>;
L_0x120175e90 .functor NAND 1, L_0x120175d70, L_0x120175f40, C4<1>, C4<1>;
L_0x120175f40 .functor NAND 1, L_0x120175e20, L_0x120175e90, C4<1>, C4<1>;
L_0x1201760d0 .functor NOT 1, L_0x120176590, C4<0>, C4<0>, C4<0>;
v0x117f929a0_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x117f83b70_0 .net "D", 0 0, L_0x120176590;  alias, 1 drivers
v0x117f915c0_0 .net "D1", 0 0, L_0x1201760d0;  1 drivers
v0x117f901e0_0 .net "Q", 0 0, L_0x120175e90;  alias, 1 drivers
v0x117f8ef90_0 .net "Q1", 0 0, L_0x120175f40;  1 drivers
v0x117f8dbd0_0 .net "x", 0 0, L_0x120175d70;  1 drivers
v0x117f8d9f0_0 .net "y", 0 0, L_0x120175e20;  1 drivers
S_0x117ffee10 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x117f53cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120176170 .functor NAND 1, L_0x120175e90, L_0x120175d00, C4<1>, C4<1>;
L_0x1201761e0 .functor NAND 1, L_0x1201764b0, L_0x120175d00, C4<1>, C4<1>;
L_0x1201762f0 .functor NAND 1, L_0x120176170, L_0x1201763c0, C4<1>, C4<1>;
L_0x1201763c0 .functor NAND 1, L_0x1201761e0, L_0x1201762f0, C4<1>, C4<1>;
L_0x1201764b0 .functor NOT 1, L_0x120175e90, C4<0>, C4<0>, C4<0>;
v0x117f8c790_0 .net "C", 0 0, L_0x120175d00;  alias, 1 drivers
v0x117f8c600_0 .net "D", 0 0, L_0x120175e90;  alias, 1 drivers
v0x117f8b220_0 .net "D1", 0 0, L_0x1201764b0;  1 drivers
v0x117f89ea0_0 .net "Q", 0 0, L_0x1201762f0;  alias, 1 drivers
v0x117f88ac0_0 .net "Q1", 0 0, L_0x1201763c0;  1 drivers
v0x117f87840_0 .net "x", 0 0, L_0x120176170;  1 drivers
v0x117f876b0_0 .net "y", 0 0, L_0x1201761e0;  1 drivers
S_0x117ffacc0 .scope module, "f11" "D_flip_flop" 2 309, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120176710 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117f72fe0_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117f5e8e0_0 .net "CLK1", 0 0, L_0x120176710;  1 drivers
v0x117f6ec70_0 .net "D", 0 0, L_0x120176f80;  1 drivers
v0x117f6eae0_0 .net "Q", 0 0, L_0x120176ce0;  1 drivers
v0x117f6d880_0 .net "Y", 0 0, L_0x120176860;  1 drivers
S_0x120015dd0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x117ffacc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120176780 .functor NAND 1, L_0x120176f80, o0x118040010, C4<1>, C4<1>;
L_0x1201767f0 .functor NAND 1, L_0x120176ac0, o0x118040010, C4<1>, C4<1>;
L_0x120176860 .functor NAND 1, L_0x120176780, L_0x120176930, C4<1>, C4<1>;
L_0x120176930 .functor NAND 1, L_0x1201767f0, L_0x120176860, C4<1>, C4<1>;
L_0x120176ac0 .functor NOT 1, L_0x120176f80, C4<0>, C4<0>, C4<0>;
v0x117f7f6b0_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x117f70880_0 .net "D", 0 0, L_0x120176f80;  alias, 1 drivers
v0x117f7e2d0_0 .net "D1", 0 0, L_0x120176ac0;  1 drivers
v0x117f7cef0_0 .net "Q", 0 0, L_0x120176860;  alias, 1 drivers
v0x117f7bca0_0 .net "Q1", 0 0, L_0x120176930;  1 drivers
v0x117f7a8e0_0 .net "x", 0 0, L_0x120176780;  1 drivers
v0x117f7a700_0 .net "y", 0 0, L_0x1201767f0;  1 drivers
S_0x120011200 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x117ffacc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120176b60 .functor NAND 1, L_0x120176860, L_0x120176710, C4<1>, C4<1>;
L_0x120176bd0 .functor NAND 1, L_0x120176ea0, L_0x120176710, C4<1>, C4<1>;
L_0x120176ce0 .functor NAND 1, L_0x120176b60, L_0x120176db0, C4<1>, C4<1>;
L_0x120176db0 .functor NAND 1, L_0x120176bd0, L_0x120176ce0, C4<1>, C4<1>;
L_0x120176ea0 .functor NOT 1, L_0x120176860, C4<0>, C4<0>, C4<0>;
v0x117f794a0_0 .net "C", 0 0, L_0x120176710;  alias, 1 drivers
v0x117f79310_0 .net "D", 0 0, L_0x120176860;  alias, 1 drivers
v0x117f77f30_0 .net "D1", 0 0, L_0x120176ea0;  1 drivers
v0x117f76bb0_0 .net "Q", 0 0, L_0x120176ce0;  alias, 1 drivers
v0x117f757d0_0 .net "Q1", 0 0, L_0x120176db0;  1 drivers
v0x117f74550_0 .net "x", 0 0, L_0x120176b60;  1 drivers
v0x117f743c0_0 .net "y", 0 0, L_0x120176bd0;  1 drivers
S_0x12000d0b0 .scope module, "f12" "D_flip_flop" 2 310, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201770a0 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117f63960_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117f637d0_0 .net "CLK1", 0 0, L_0x1201770a0;  1 drivers
v0x117f62450_0 .net "D", 0 0, L_0x120177950;  1 drivers
v0x117f61070_0 .net "Q", 0 0, L_0x120177690;  1 drivers
v0x117f5fdf0_0 .net "Y", 0 0, L_0x120177230;  1 drivers
S_0x120007a80 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12000d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120177110 .functor NAND 1, L_0x120177950, o0x118040010, C4<1>, C4<1>;
L_0x1201771c0 .functor NAND 1, L_0x120177470, o0x118040010, C4<1>, C4<1>;
L_0x120177230 .functor NAND 1, L_0x120177110, L_0x1201772e0, C4<1>, C4<1>;
L_0x1201772e0 .functor NAND 1, L_0x1201771c0, L_0x120177230, C4<1>, C4<1>;
L_0x120177470 .functor NOT 1, L_0x120177950, C4<0>, C4<0>, C4<0>;
v0x117f6d6f0_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x117f6c300_0 .net "D", 0 0, L_0x120177950;  alias, 1 drivers
v0x117f6b0a0_0 .net "D1", 0 0, L_0x120177470;  1 drivers
v0x117f5d500_0 .net "Q", 0 0, L_0x120177230;  alias, 1 drivers
v0x117f6af10_0 .net "Q1", 0 0, L_0x1201772e0;  1 drivers
v0x117f69cb0_0 .net "x", 0 0, L_0x120177110;  1 drivers
v0x117f69b20_0 .net "y", 0 0, L_0x1201771c0;  1 drivers
S_0x120040830 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12000d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120177510 .functor NAND 1, L_0x120177230, L_0x1201770a0, C4<1>, C4<1>;
L_0x120177580 .functor NAND 1, L_0x120177870, L_0x1201770a0, C4<1>, C4<1>;
L_0x120177690 .functor NAND 1, L_0x120177510, L_0x120177760, C4<1>, C4<1>;
L_0x120177760 .functor NAND 1, L_0x120177580, L_0x120177690, C4<1>, C4<1>;
L_0x120177870 .functor NOT 1, L_0x120177230, C4<0>, C4<0>, C4<0>;
v0x117f688c0_0 .net "C", 0 0, L_0x1201770a0;  alias, 1 drivers
v0x117f68730_0 .net "D", 0 0, L_0x120177230;  alias, 1 drivers
v0x117f674d0_0 .net "D1", 0 0, L_0x120177870;  1 drivers
v0x117f67340_0 .net "Q", 0 0, L_0x120177690;  alias, 1 drivers
v0x117f65fc0_0 .net "Q1", 0 0, L_0x120177760;  1 drivers
v0x117f64d70_0 .net "x", 0 0, L_0x120177510;  1 drivers
v0x117f64be0_0 .net "y", 0 0, L_0x120177580;  1 drivers
S_0x12003bc60 .scope module, "f13" "D_flip_flop" 2 311, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120177ae0 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117fe71f0_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117fe46e0_0 .net "CLK1", 0 0, L_0x120177ae0;  1 drivers
v0x117fe4340_0 .net "D", 0 0, L_0x120178330;  1 drivers
v0x117fe1830_0 .net "Q", 0 0, L_0x120178070;  1 drivers
v0x117fe1490_0 .net "Y", 0 0, L_0x120177c30;  1 drivers
S_0x120037090 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12003bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120177b50 .functor NAND 1, L_0x120178330, o0x118040010, C4<1>, C4<1>;
L_0x120177bc0 .functor NAND 1, L_0x120177e70, o0x118040010, C4<1>, C4<1>;
L_0x120177c30 .functor NAND 1, L_0x120177b50, L_0x120177ce0, C4<1>, C4<1>;
L_0x120177ce0 .functor NAND 1, L_0x120177bc0, L_0x120177c30, C4<1>, C4<1>;
L_0x120177e70 .functor NOT 1, L_0x120178330, C4<0>, C4<0>, C4<0>;
v0x117f5fc60_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x117f5c090_0 .net "D", 0 0, L_0x120178330;  alias, 1 drivers
v0x117fde980_0 .net "D1", 0 0, L_0x120177e70;  1 drivers
v0x117fde5e0_0 .net "Q", 0 0, L_0x120177c30;  alias, 1 drivers
v0x117fdbad0_0 .net "Q1", 0 0, L_0x120177ce0;  1 drivers
v0x117fdb730_0 .net "x", 0 0, L_0x120177b50;  1 drivers
v0x117fc9aa0_0 .net "y", 0 0, L_0x120177bc0;  1 drivers
S_0x1200324c0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12003bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120177f10 .functor NAND 1, L_0x120177c30, L_0x120177ae0, C4<1>, C4<1>;
L_0x120177f80 .functor NAND 1, L_0x120178250, L_0x120177ae0, C4<1>, C4<1>;
L_0x120178070 .functor NAND 1, L_0x120177f10, L_0x120178140, C4<1>, C4<1>;
L_0x120178140 .functor NAND 1, L_0x120177f80, L_0x120178070, C4<1>, C4<1>;
L_0x120178250 .functor NOT 1, L_0x120177c30, C4<0>, C4<0>, C4<0>;
v0x117ff01a0_0 .net "C", 0 0, L_0x120177ae0;  alias, 1 drivers
v0x117fefe00_0 .net "D", 0 0, L_0x120177c30;  alias, 1 drivers
v0x117fed2f0_0 .net "D1", 0 0, L_0x120178250;  1 drivers
v0x117fecf50_0 .net "Q", 0 0, L_0x120178070;  alias, 1 drivers
v0x117fea440_0 .net "Q1", 0 0, L_0x120178140;  1 drivers
v0x117fea0a0_0 .net "x", 0 0, L_0x120177f10;  1 drivers
v0x117fe7590_0 .net "y", 0 0, L_0x120177f80;  1 drivers
S_0x12002d8f0 .scope module, "f14" "D_flip_flop" 2 312, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120178450 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117fc1d20_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117fc1830_0 .net "CLK1", 0 0, L_0x120178450;  1 drivers
v0x117fbf2f0_0 .net "D", 0 0, L_0x120178ce0;  1 drivers
v0x117fbef50_0 .net "Q", 0 0, L_0x120178a20;  1 drivers
v0x117fbea60_0 .net "Y", 0 0, L_0x1201785e0;  1 drivers
S_0x120028d20 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12002d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201784c0 .functor NAND 1, L_0x120178ce0, o0x118040010, C4<1>, C4<1>;
L_0x120178570 .functor NAND 1, L_0x120178820, o0x118040010, C4<1>, C4<1>;
L_0x1201785e0 .functor NAND 1, L_0x1201784c0, L_0x120178690, C4<1>, C4<1>;
L_0x120178690 .functor NAND 1, L_0x120178570, L_0x1201785e0, C4<1>, C4<1>;
L_0x120178820 .functor NOT 1, L_0x120178ce0, C4<0>, C4<0>, C4<0>;
v0x117fc6ce0_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x117fc3e50_0 .net "D", 0 0, L_0x120178ce0;  alias, 1 drivers
v0x117fb0de0_0 .net "D1", 0 0, L_0x120178820;  1 drivers
v0x117fb0a40_0 .net "Q", 0 0, L_0x1201785e0;  alias, 1 drivers
v0x117fb0550_0 .net "Q1", 0 0, L_0x120178690;  1 drivers
v0x117fadc70_0 .net "x", 0 0, L_0x1201784c0;  1 drivers
v0x117fad7a0_0 .net "y", 0 0, L_0x120178570;  1 drivers
S_0x120024150 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12002d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201788c0 .functor NAND 1, L_0x1201785e0, L_0x120178450, C4<1>, C4<1>;
L_0x120178930 .functor NAND 1, L_0x120178c00, L_0x120178450, C4<1>, C4<1>;
L_0x120178a20 .functor NAND 1, L_0x1201788c0, L_0x120178af0, C4<1>, C4<1>;
L_0x120178af0 .functor NAND 1, L_0x120178930, L_0x120178a20, C4<1>, C4<1>;
L_0x120178c00 .functor NOT 1, L_0x1201785e0, C4<0>, C4<0>, C4<0>;
v0x117faa9e0_0 .net "C", 0 0, L_0x120178450;  alias, 1 drivers
v0x117fa7c20_0 .net "D", 0 0, L_0x1201785e0;  alias, 1 drivers
v0x117fa4e60_0 .net "D1", 0 0, L_0x120178c00;  1 drivers
v0x117fa20a0_0 .net "Q", 0 0, L_0x120178a20;  alias, 1 drivers
v0x117f9f2e0_0 .net "Q1", 0 0, L_0x120178af0;  1 drivers
v0x117f9c520_0 .net "x", 0 0, L_0x1201788c0;  1 drivers
v0x117fc20c0_0 .net "y", 0 0, L_0x120178930;  1 drivers
S_0x120020000 .scope module, "f15" "D_flip_flop" 2 313, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120177a70 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117f4a960_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117f4a830_0 .net "CLK1", 0 0, L_0x120177a70;  1 drivers
v0x117f5a9a0_0 .net "D", 0 0, L_0x1201796c0;  1 drivers
v0x117f5a7e0_0 .net "Q", 0 0, L_0x120179400;  1 drivers
v0x117f59ae0_0 .net "Y", 0 0, L_0x120178fa0;  1 drivers
S_0x12001f570 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120020000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120178e80 .functor NAND 1, L_0x1201796c0, o0x118040010, C4<1>, C4<1>;
L_0x120178f30 .functor NAND 1, L_0x1201791e0, o0x118040010, C4<1>, C4<1>;
L_0x120178fa0 .functor NAND 1, L_0x120178e80, L_0x120179070, C4<1>, C4<1>;
L_0x120179070 .functor NAND 1, L_0x120178f30, L_0x120178fa0, C4<1>, C4<1>;
L_0x1201791e0 .functor NOT 1, L_0x1201796c0, C4<0>, C4<0>, C4<0>;
v0x117fbc520_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x117fbc180_0 .net "D", 0 0, L_0x1201796c0;  alias, 1 drivers
v0x117fbbc90_0 .net "D1", 0 0, L_0x1201791e0;  1 drivers
v0x117fb9750_0 .net "Q", 0 0, L_0x120178fa0;  alias, 1 drivers
v0x117fb93b0_0 .net "Q1", 0 0, L_0x120179070;  1 drivers
v0x117fb8ec0_0 .net "x", 0 0, L_0x120178e80;  1 drivers
v0x117fb6980_0 .net "y", 0 0, L_0x120178f30;  1 drivers
S_0x12001a9a0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120020000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120179280 .functor NAND 1, L_0x120178fa0, L_0x120177a70, C4<1>, C4<1>;
L_0x1201792f0 .functor NAND 1, L_0x1201795e0, L_0x120177a70, C4<1>, C4<1>;
L_0x120179400 .functor NAND 1, L_0x120179280, L_0x1201794d0, C4<1>, C4<1>;
L_0x1201794d0 .functor NAND 1, L_0x1201792f0, L_0x120179400, C4<1>, C4<1>;
L_0x1201795e0 .functor NOT 1, L_0x120178fa0, C4<0>, C4<0>, C4<0>;
v0x117fb65e0_0 .net "C", 0 0, L_0x120177a70;  alias, 1 drivers
v0x117fb60f0_0 .net "D", 0 0, L_0x120178fa0;  alias, 1 drivers
v0x117fb3bb0_0 .net "D1", 0 0, L_0x1201795e0;  1 drivers
v0x117fb3810_0 .net "Q", 0 0, L_0x120179400;  alias, 1 drivers
v0x117fb3320_0 .net "Q1", 0 0, L_0x1201794d0;  1 drivers
v0x117f99760_0 .net "x", 0 0, L_0x120179280;  1 drivers
v0x117f968b0_0 .net "y", 0 0, L_0x1201792f0;  1 drivers
S_0x120062890 .scope module, "f2" "D_flip_flop" 2 300, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120170dd0 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117f53380_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117f524e0_0 .net "CLK1", 0 0, L_0x120170dd0;  1 drivers
v0x117f4cbf0_0 .net "D", 0 0, L_0x120171680;  1 drivers
v0x117f51640_0 .net "Q", 0 0, L_0x1201713c0;  1 drivers
v0x117f4cac0_0 .net "Y", 0 0, L_0x120170fa0;  1 drivers
S_0x12005dcc0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120062890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120170e80 .functor NAND 1, L_0x120171680, o0x118040010, C4<1>, C4<1>;
L_0x120170f30 .functor NAND 1, L_0x1201711c0, o0x118040010, C4<1>, C4<1>;
L_0x120170fa0 .functor NAND 1, L_0x120170e80, L_0x120171050, C4<1>, C4<1>;
L_0x120171050 .functor NAND 1, L_0x120170f30, L_0x120170fa0, C4<1>, C4<1>;
L_0x1201711c0 .functor NOT 1, L_0x120171680, C4<0>, C4<0>, C4<0>;
v0x117f59920_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x117f6c490_0 .net "D", 0 0, L_0x120171680;  alias, 1 drivers
v0x117f58c20_0 .net "D1", 0 0, L_0x1201711c0;  1 drivers
v0x117f58a60_0 .net "Q", 0 0, L_0x120170fa0;  alias, 1 drivers
v0x117f57d60_0 .net "Q1", 0 0, L_0x120171050;  1 drivers
v0x117f57ba0_0 .net "x", 0 0, L_0x120170e80;  1 drivers
v0x117f56ea0_0 .net "y", 0 0, L_0x120170f30;  1 drivers
S_0x1200590f0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120062890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120171260 .functor NAND 1, L_0x120170fa0, L_0x120170dd0, C4<1>, C4<1>;
L_0x1201712d0 .functor NAND 1, L_0x1201715a0, L_0x120170dd0, C4<1>, C4<1>;
L_0x1201713c0 .functor NAND 1, L_0x120171260, L_0x120171490, C4<1>, C4<1>;
L_0x120171490 .functor NAND 1, L_0x1201712d0, L_0x1201713c0, C4<1>, C4<1>;
L_0x1201715a0 .functor NOT 1, L_0x120170fa0, C4<0>, C4<0>, C4<0>;
v0x117f56ce0_0 .net "C", 0 0, L_0x120170dd0;  alias, 1 drivers
v0x117f55fe0_0 .net "D", 0 0, L_0x120170fa0;  alias, 1 drivers
v0x117f55e20_0 .net "D1", 0 0, L_0x1201715a0;  1 drivers
v0x117f55120_0 .net "Q", 0 0, L_0x1201713c0;  alias, 1 drivers
v0x117f54f60_0 .net "Q1", 0 0, L_0x120171490;  1 drivers
v0x117f54260_0 .net "x", 0 0, L_0x120171260;  1 drivers
v0x117f540a0_0 .net "y", 0 0, L_0x1201712d0;  1 drivers
S_0x120054520 .scope module, "f3" "D_flip_flop" 2 301, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201717a0 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117f45a80_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117f44820_0 .net "CLK1", 0 0, L_0x1201717a0;  1 drivers
v0x117f36c80_0 .net "D", 0 0, L_0x120172030;  1 drivers
v0x117f44690_0 .net "Q", 0 0, L_0x120171d90;  1 drivers
v0x117f43430_0 .net "Y", 0 0, L_0x120171930;  1 drivers
S_0x12004f950 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120054520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120171810 .functor NAND 1, L_0x120172030, o0x118040010, C4<1>, C4<1>;
L_0x1201718c0 .functor NAND 1, L_0x120171b70, o0x118040010, C4<1>, C4<1>;
L_0x120171930 .functor NAND 1, L_0x120171810, L_0x120171a00, C4<1>, C4<1>;
L_0x120171a00 .functor NAND 1, L_0x1201718c0, L_0x120171930, C4<1>, C4<1>;
L_0x120171b70 .functor NOT 1, L_0x120172030, C4<0>, C4<0>, C4<0>;
v0x117f4f900_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x117f4ea60_0 .net "D", 0 0, L_0x120172030;  alias, 1 drivers
v0x117f4dbc0_0 .net "D1", 0 0, L_0x120171b70;  1 drivers
v0x117fffb80_0 .net "Q", 0 0, L_0x120171930;  alias, 1 drivers
v0x117fff540_0 .net "Q1", 0 0, L_0x120171a00;  1 drivers
v0x117ffa5d0_0 .net "x", 0 0, L_0x120171810;  1 drivers
v0x117ff6450_0 .net "y", 0 0, L_0x1201718c0;  1 drivers
S_0x12008d2f0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120054520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120171c10 .functor NAND 1, L_0x120171930, L_0x1201717a0, C4<1>, C4<1>;
L_0x120171c80 .functor NAND 1, L_0x120171f50, L_0x1201717a0, C4<1>, C4<1>;
L_0x120171d90 .functor NAND 1, L_0x120171c10, L_0x120171e40, C4<1>, C4<1>;
L_0x120171e40 .functor NAND 1, L_0x120171c80, L_0x120171d90, C4<1>, C4<1>;
L_0x120171f50 .functor NOT 1, L_0x120171930, C4<0>, C4<0>, C4<0>;
v0x117f48ab0_0 .net "C", 0 0, L_0x1201717a0;  alias, 1 drivers
v0x117f38060_0 .net "D", 0 0, L_0x120171930;  alias, 1 drivers
v0x117f483f0_0 .net "D1", 0 0, L_0x120171f50;  1 drivers
v0x117f48260_0 .net "Q", 0 0, L_0x120171d90;  alias, 1 drivers
v0x117f47000_0 .net "Q1", 0 0, L_0x120171e40;  1 drivers
v0x117f46e70_0 .net "x", 0 0, L_0x120171c10;  1 drivers
v0x117f45c10_0 .net "y", 0 0, L_0x120171c80;  1 drivers
S_0x120088720 .scope module, "f4" "D_flip_flop" 2 302, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201721d0 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117f35810_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x1200421d0_0 .net "CLK1", 0 0, L_0x1201721d0;  1 drivers
v0x120041fc0_0 .net "D", 0 0, L_0x120172a40;  1 drivers
v0x120016b40_0 .net "Q", 0 0, L_0x120172780;  1 drivers
v0x120016500_0 .net "Y", 0 0, L_0x120172320;  1 drivers
S_0x12004ad80 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120088720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120172240 .functor NAND 1, L_0x120172a40, o0x118040010, C4<1>, C4<1>;
L_0x1201722b0 .functor NAND 1, L_0x120172560, o0x118040010, C4<1>, C4<1>;
L_0x120172320 .functor NAND 1, L_0x120172240, L_0x1201723d0, C4<1>, C4<1>;
L_0x1201723d0 .functor NAND 1, L_0x1201722b0, L_0x120172320, C4<1>, C4<1>;
L_0x120172560 .functor NOT 1, L_0x120172a40, C4<0>, C4<0>, C4<0>;
v0x117f432a0_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x117f42040_0 .net "D", 0 0, L_0x120172a40;  alias, 1 drivers
v0x117f41eb0_0 .net "D1", 0 0, L_0x120172560;  1 drivers
v0x117f40c50_0 .net "Q", 0 0, L_0x120172320;  alias, 1 drivers
v0x117f40ac0_0 .net "Q1", 0 0, L_0x1201723d0;  1 drivers
v0x117f3f740_0 .net "x", 0 0, L_0x120172240;  1 drivers
v0x117f3e4f0_0 .net "y", 0 0, L_0x1201722b0;  1 drivers
S_0x120083b50 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120088720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120172600 .functor NAND 1, L_0x120172320, L_0x1201721d0, C4<1>, C4<1>;
L_0x120172670 .functor NAND 1, L_0x120172960, L_0x1201721d0, C4<1>, C4<1>;
L_0x120172780 .functor NAND 1, L_0x120172600, L_0x120172850, C4<1>, C4<1>;
L_0x120172850 .functor NAND 1, L_0x120172670, L_0x120172780, C4<1>, C4<1>;
L_0x120172960 .functor NOT 1, L_0x120172320, C4<0>, C4<0>, C4<0>;
v0x117f3e360_0 .net "C", 0 0, L_0x1201721d0;  alias, 1 drivers
v0x117f3d0e0_0 .net "D", 0 0, L_0x120172320;  alias, 1 drivers
v0x117f3cf50_0 .net "D1", 0 0, L_0x120172960;  1 drivers
v0x117f3bbd0_0 .net "Q", 0 0, L_0x120172780;  alias, 1 drivers
v0x117f3a7f0_0 .net "Q1", 0 0, L_0x120172850;  1 drivers
v0x117f39570_0 .net "x", 0 0, L_0x120172600;  1 drivers
v0x117f393e0_0 .net "y", 0 0, L_0x120172670;  1 drivers
S_0x12007ef80 .scope module, "f5" "D_flip_flop" 2 303, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120172b90 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x12002e020_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x120029a90_0 .net "CLK1", 0 0, L_0x120172b90;  1 drivers
v0x120029450_0 .net "D", 0 0, L_0x120173420;  1 drivers
v0x120024ec0_0 .net "Q", 0 0, L_0x120173160;  1 drivers
v0x120024880_0 .net "Y", 0 0, L_0x120172d20;  1 drivers
S_0x12007a3b0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12007ef80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120172c00 .functor NAND 1, L_0x120173420, o0x118040010, C4<1>, C4<1>;
L_0x120172cb0 .functor NAND 1, L_0x120172f40, o0x118040010, C4<1>, C4<1>;
L_0x120172d20 .functor NAND 1, L_0x120172c00, L_0x120172dd0, C4<1>, C4<1>;
L_0x120172dd0 .functor NAND 1, L_0x120172cb0, L_0x120172d20, C4<1>, C4<1>;
L_0x120172f40 .functor NOT 1, L_0x120173420, C4<0>, C4<0>, C4<0>;
v0x120011930_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x12000c9c0_0 .net "D", 0 0, L_0x120173420;  alias, 1 drivers
v0x1200087f0_0 .net "D1", 0 0, L_0x120172f40;  1 drivers
v0x120007e20_0 .net "Q", 0 0, L_0x120172d20;  alias, 1 drivers
v0x120007720_0 .net "Q1", 0 0, L_0x120172dd0;  1 drivers
v0x1200415a0_0 .net "x", 0 0, L_0x120172c00;  1 drivers
v0x120040f60_0 .net "y", 0 0, L_0x120172cb0;  1 drivers
S_0x1200757e0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12007ef80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120172fe0 .functor NAND 1, L_0x120172d20, L_0x120172b90, C4<1>, C4<1>;
L_0x120173050 .functor NAND 1, L_0x120173340, L_0x120172b90, C4<1>, C4<1>;
L_0x120173160 .functor NAND 1, L_0x120172fe0, L_0x120173230, C4<1>, C4<1>;
L_0x120173230 .functor NAND 1, L_0x120173050, L_0x120173160, C4<1>, C4<1>;
L_0x120173340 .functor NOT 1, L_0x120172d20, C4<0>, C4<0>, C4<0>;
v0x12003c9d0_0 .net "C", 0 0, L_0x120172b90;  alias, 1 drivers
v0x12003c390_0 .net "D", 0 0, L_0x120172d20;  alias, 1 drivers
v0x120037e00_0 .net "D1", 0 0, L_0x120173340;  1 drivers
v0x1200377c0_0 .net "Q", 0 0, L_0x120173160;  alias, 1 drivers
v0x120033230_0 .net "Q1", 0 0, L_0x120173230;  1 drivers
v0x120032bf0_0 .net "x", 0 0, L_0x120172fe0;  1 drivers
v0x12002e660_0 .net "y", 0 0, L_0x120173050;  1 drivers
S_0x120070c10 .scope module, "f6" "D_flip_flop" 2 304, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120173540 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x120054c50_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x1200506c0_0 .net "CLK1", 0 0, L_0x120173540;  1 drivers
v0x120050080_0 .net "D", 0 0, L_0x120173df0;  1 drivers
v0x12004baf0_0 .net "Q", 0 0, L_0x120173b30;  1 drivers
v0x12008e060_0 .net "Y", 0 0, L_0x1201736d0;  1 drivers
S_0x12006cac0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120070c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201735b0 .functor NAND 1, L_0x120173df0, o0x118040010, C4<1>, C4<1>;
L_0x120173660 .functor NAND 1, L_0x120173930, o0x118040010, C4<1>, C4<1>;
L_0x1201736d0 .functor NAND 1, L_0x1201735b0, L_0x1201737a0, C4<1>, C4<1>;
L_0x1201737a0 .functor NAND 1, L_0x120173660, L_0x1201736d0, C4<1>, C4<1>;
L_0x120173930 .functor NOT 1, L_0x120173df0, C4<0>, C4<0>, C4<0>;
v0x1200202e0_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x12001fea0_0 .net "D", 0 0, L_0x120173df0;  alias, 1 drivers
v0x12001fc90_0 .net "D1", 0 0, L_0x120173930;  1 drivers
v0x12001f920_0 .net "Q", 0 0, L_0x1201736d0;  alias, 1 drivers
v0x12001b710_0 .net "Q1", 0 0, L_0x1201737a0;  1 drivers
v0x12001b0d0_0 .net "x", 0 0, L_0x1201735b0;  1 drivers
v0x120063600_0 .net "y", 0 0, L_0x120173660;  1 drivers
S_0x12006c030 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120070c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201739d0 .functor NAND 1, L_0x1201736d0, L_0x120173540, C4<1>, C4<1>;
L_0x120173a40 .functor NAND 1, L_0x120173d10, L_0x120173540, C4<1>, C4<1>;
L_0x120173b30 .functor NAND 1, L_0x1201739d0, L_0x120173c00, C4<1>, C4<1>;
L_0x120173c00 .functor NAND 1, L_0x120173a40, L_0x120173b30, C4<1>, C4<1>;
L_0x120173d10 .functor NOT 1, L_0x1201736d0, C4<0>, C4<0>, C4<0>;
v0x120062fc0_0 .net "C", 0 0, L_0x120173540;  alias, 1 drivers
v0x120046b50_0 .net "D", 0 0, L_0x1201736d0;  alias, 1 drivers
v0x12005ea30_0 .net "D1", 0 0, L_0x120173d10;  1 drivers
v0x12005e3f0_0 .net "Q", 0 0, L_0x120173b30;  alias, 1 drivers
v0x120059e60_0 .net "Q1", 0 0, L_0x120173c00;  1 drivers
v0x120059820_0 .net "x", 0 0, L_0x1201739d0;  1 drivers
v0x120055290_0 .net "y", 0 0, L_0x120173a40;  1 drivers
S_0x120067460 .scope module, "f7" "D_flip_flop" 2 305, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120173f10 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x12006cda0_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x12006c960_0 .net "CLK1", 0 0, L_0x120173f10;  1 drivers
v0x12006c750_0 .net "D", 0 0, L_0x1201747c0;  1 drivers
v0x12006c3e0_0 .net "Q", 0 0, L_0x120174500;  1 drivers
v0x1200681d0_0 .net "Y", 0 0, L_0x1201740e0;  1 drivers
S_0x117f4b3e0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120067460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120173fc0 .functor NAND 1, L_0x1201747c0, o0x118040010, C4<1>, C4<1>;
L_0x120174070 .functor NAND 1, L_0x120174300, o0x118040010, C4<1>, C4<1>;
L_0x1201740e0 .functor NAND 1, L_0x120173fc0, L_0x120174190, C4<1>, C4<1>;
L_0x120174190 .functor NAND 1, L_0x120174070, L_0x1201740e0, C4<1>, C4<1>;
L_0x120174300 .functor NOT 1, L_0x1201747c0, C4<0>, C4<0>, C4<0>;
v0x12008da20_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x12004b4b0_0 .net "D", 0 0, L_0x1201747c0;  alias, 1 drivers
v0x120089490_0 .net "D1", 0 0, L_0x120174300;  1 drivers
v0x120088e50_0 .net "Q", 0 0, L_0x1201740e0;  alias, 1 drivers
v0x1200848c0_0 .net "Q1", 0 0, L_0x120174190;  1 drivers
v0x120084280_0 .net "x", 0 0, L_0x120173fc0;  1 drivers
v0x12007fcf0_0 .net "y", 0 0, L_0x120174070;  1 drivers
S_0x117fd8bc0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120067460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201743a0 .functor NAND 1, L_0x1201740e0, L_0x120173f10, C4<1>, C4<1>;
L_0x120174410 .functor NAND 1, L_0x1201746e0, L_0x120173f10, C4<1>, C4<1>;
L_0x120174500 .functor NAND 1, L_0x1201743a0, L_0x1201745d0, C4<1>, C4<1>;
L_0x1201745d0 .functor NAND 1, L_0x120174410, L_0x120174500, C4<1>, C4<1>;
L_0x1201746e0 .functor NOT 1, L_0x1201740e0, C4<0>, C4<0>, C4<0>;
v0x12007f6b0_0 .net "C", 0 0, L_0x120173f10;  alias, 1 drivers
v0x12007b120_0 .net "D", 0 0, L_0x1201740e0;  alias, 1 drivers
v0x12007aae0_0 .net "D1", 0 0, L_0x1201746e0;  1 drivers
v0x120076550_0 .net "Q", 0 0, L_0x120174500;  alias, 1 drivers
v0x120075f10_0 .net "Q1", 0 0, L_0x1201745d0;  1 drivers
v0x120071980_0 .net "x", 0 0, L_0x1201743a0;  1 drivers
v0x120071340_0 .net "y", 0 0, L_0x120174410;  1 drivers
S_0x117fd5d10 .scope module, "f8" "D_flip_flop" 2 306, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201749e0 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117f90340_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117f903d0_0 .net "CLK1", 0 0, L_0x1201749e0;  1 drivers
v0x117f8ee00_0 .net "D", 0 0, L_0x120175200;  1 drivers
v0x117f8ee90_0 .net "Q", 0 0, L_0x120174f60;  1 drivers
v0x117f8b380_0 .net "Y", 0 0, L_0x120174b00;  1 drivers
S_0x117fd2e60 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x117fd5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120172150 .functor NAND 1, L_0x120175200, o0x118040010, C4<1>, C4<1>;
L_0x120174a90 .functor NAND 1, L_0x120174d40, o0x118040010, C4<1>, C4<1>;
L_0x120174b00 .functor NAND 1, L_0x120172150, L_0x120174bd0, C4<1>, C4<1>;
L_0x120174bd0 .functor NAND 1, L_0x120174a90, L_0x120174b00, C4<1>, C4<1>;
L_0x120174d40 .functor NOT 1, L_0x120175200, C4<0>, C4<0>, C4<0>;
v0x120067b90_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x120045d00_0 .net "D", 0 0, L_0x120175200;  alias, 1 drivers
v0x117ff51f0_0 .net "D1", 0 0, L_0x120174d40;  1 drivers
v0x117ff5280_0 .net "Q", 0 0, L_0x120174b00;  alias, 1 drivers
v0x117f50780_0 .net "Q1", 0 0, L_0x120174bd0;  1 drivers
v0x117f50810_0 .net "x", 0 0, L_0x120172150;  1 drivers
v0x117f95130_0 .net "y", 0 0, L_0x120174a90;  1 drivers
S_0x117fcffb0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x117fd5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120174de0 .functor NAND 1, L_0x120174b00, L_0x1201749e0, C4<1>, C4<1>;
L_0x120174e50 .functor NAND 1, L_0x120175120, L_0x1201749e0, C4<1>, C4<1>;
L_0x120174f60 .functor NAND 1, L_0x120174de0, L_0x120175030, C4<1>, C4<1>;
L_0x120175030 .functor NAND 1, L_0x120174e50, L_0x120174f60, C4<1>, C4<1>;
L_0x120175120 .functor NOT 1, L_0x120174b00, C4<0>, C4<0>, C4<0>;
v0x117f951c0_0 .net "C", 0 0, L_0x1201749e0;  alias, 1 drivers
v0x117f83cd0_0 .net "D", 0 0, L_0x120174b00;  alias, 1 drivers
v0x117f83d60_0 .net "D1", 0 0, L_0x120175120;  1 drivers
v0x117f92b00_0 .net "Q", 0 0, L_0x120174f60;  alias, 1 drivers
v0x117f92b90_0 .net "Q1", 0 0, L_0x120175030;  1 drivers
v0x117f91720_0 .net "x", 0 0, L_0x120174de0;  1 drivers
v0x117f917b0_0 .net "y", 0 0, L_0x120174e50;  1 drivers
S_0x117fcd100 .scope module, "f9" "D_flip_flop" 2 307, 2 266 0, S_0x117f51420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120175370 .functor NOT 1, o0x118040010, C4<0>, C4<0>, C4<0>;
v0x117f7e4c0_0 .net "CLK", 0 0, o0x118040010;  alias, 0 drivers
v0x117f7d050_0 .net "CLK1", 0 0, L_0x120175370;  1 drivers
v0x117f7d0e0_0 .net "D", 0 0, L_0x120175be0;  1 drivers
v0x117f7bb10_0 .net "Q", 0 0, L_0x120175920;  1 drivers
v0x117f7bba0_0 .net "Y", 0 0, L_0x1201754c0;  1 drivers
S_0x117fca2b0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x117fcd100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201753e0 .functor NAND 1, L_0x120175be0, o0x118040010, C4<1>, C4<1>;
L_0x120175450 .functor NAND 1, L_0x120175720, o0x118040010, C4<1>, C4<1>;
L_0x1201754c0 .functor NAND 1, L_0x1201753e0, L_0x120175590, C4<1>, C4<1>;
L_0x120175590 .functor NAND 1, L_0x120175450, L_0x1201754c0, C4<1>, C4<1>;
L_0x120175720 .functor NOT 1, L_0x120175be0, C4<0>, C4<0>, C4<0>;
v0x117f8b410_0 .net "C", 0 0, o0x118040010;  alias, 0 drivers
v0x117f8a000_0 .net "D", 0 0, L_0x120175be0;  alias, 1 drivers
v0x117f8a090_0 .net "D1", 0 0, L_0x120175720;  1 drivers
v0x117f88c20_0 .net "Q", 0 0, L_0x1201754c0;  alias, 1 drivers
v0x117f88cb0_0 .net "Q1", 0 0, L_0x120175590;  1 drivers
v0x117f86430_0 .net "x", 0 0, L_0x1201753e0;  1 drivers
v0x117f864c0_0 .net "y", 0 0, L_0x120175450;  1 drivers
S_0x117fc74f0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x117fcd100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201757c0 .functor NAND 1, L_0x1201754c0, L_0x120175370, C4<1>, C4<1>;
L_0x120175830 .functor NAND 1, L_0x120175b00, L_0x120175370, C4<1>, C4<1>;
L_0x120175920 .functor NAND 1, L_0x1201757c0, L_0x1201759f0, C4<1>, C4<1>;
L_0x1201759f0 .functor NAND 1, L_0x120175830, L_0x120175920, C4<1>, C4<1>;
L_0x120175b00 .functor NOT 1, L_0x1201754c0, C4<0>, C4<0>, C4<0>;
v0x117f850b0_0 .net "C", 0 0, L_0x120175370;  alias, 1 drivers
v0x117f85140_0 .net "D", 0 0, L_0x1201754c0;  alias, 1 drivers
v0x117f81e40_0 .net "D1", 0 0, L_0x120175b00;  1 drivers
v0x117f81ed0_0 .net "Q", 0 0, L_0x120175920;  alias, 1 drivers
v0x117f7f810_0 .net "Q1", 0 0, L_0x1201759f0;  1 drivers
v0x117f7f8a0_0 .net "x", 0 0, L_0x1201757c0;  1 drivers
v0x117f7e430_0 .net "y", 0 0, L_0x120175830;  1 drivers
S_0x117f71d90 .scope module, "detect_overflow" "detect_overflow" 2 42;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow";
    .port_info 1 /INPUT 1 "carry_in";
    .port_info 2 /INPUT 1 "carry_out";
    .port_info 3 /INPUT 3 "op";
L_0x12017a300 .functor NOT 1, L_0x12017a370, C4<0>, C4<0>, C4<0>;
L_0x120178e00 .functor AND 1, L_0x12017a300, L_0x12017a410, C4<1>, C4<1>;
o0x1180442a0 .functor BUFZ 1, C4<z>; HiZ drive
o0x1180442d0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12017a4b0 .functor XOR 1, o0x1180442a0, o0x1180442d0, C4<0>, C4<0>;
v0x117f61200_0 .net *"_ivl_1", 0 0, L_0x12017a370;  1 drivers
v0x117f61290_0 .net *"_ivl_3", 0 0, L_0x12017a410;  1 drivers
v0x117f5c250_0 .net "arith", 0 0, L_0x120178e00;  1 drivers
v0x117f5c2e0_0 .net "carry_in", 0 0, o0x1180442a0;  0 drivers
v0x117f5ea40_0 .net "carry_out", 0 0, o0x1180442d0;  0 drivers
v0x117f5ead0_0 .net "nop", 0 0, L_0x12017a300;  1 drivers
o0x118044330 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x117fde090_0 .net "op", 2 0, o0x118044330;  0 drivers
v0x117fde120_0 .net "over", 0 0, L_0x12017a4b0;  1 drivers
v0x117fdb1e0_0 .net "overflow", 0 0, L_0x12017a6f0;  1 drivers
L_0x12017a370 .part o0x118044330, 0, 1;
L_0x12017a410 .part o0x118044330, 1, 1;
S_0x117fadff0 .scope module, "mux" "mux_2" 2 51, 2 63 0, S_0x117f71d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x12017a520 .functor NOT 1, L_0x120178e00, C4<0>, C4<0>, C4<0>;
L_0x12017a590 .functor AND 1, L_0x12017a4b0, L_0x120178e00, C4<1>, C4<1>;
L_0x1180b0010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12017a680 .functor AND 1, L_0x1180b0010, L_0x12017a520, C4<1>, C4<1>;
L_0x12017a6f0 .functor OR 1, L_0x12017a590, L_0x12017a680, C4<0>, C4<0>;
v0x117f76da0_0 .net "a", 0 0, L_0x1180b0010;  1 drivers
v0x117f75930_0 .net "b", 0 0, L_0x12017a4b0;  alias, 1 drivers
v0x117f759c0_0 .net "c", 0 0, L_0x120178e00;  alias, 1 drivers
v0x117f66120_0 .net "result", 0 0, L_0x12017a6f0;  alias, 1 drivers
v0x117f661b0_0 .net "w1", 0 0, L_0x12017a590;  1 drivers
v0x117f625b0_0 .net "w2", 0 0, L_0x12017a680;  1 drivers
v0x117f62640_0 .net "w3", 0 0, L_0x12017a520;  1 drivers
S_0x117f5a410 .scope module, "test" "test" 2 389;
 .timescale 0 0;
v0x12016f670_0 .net/s "IR", 15 0, L_0x12017a940;  1 drivers
v0x12016f700_0 .net/s "PC", 15 0, v0x12016ea90_0;  1 drivers
v0x12016f7d0_0 .net/s "WD", 15 0, L_0x1201facf0;  1 drivers
v0x12016f860_0 .var "clock", 0 0;
S_0x117fab1f0 .scope module, "test_cpu" "CPU" 2 393, 2 340 0, S_0x117f5a410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 16 "PC";
    .port_info 2 /OUTPUT 16 "ALUOut";
    .port_info 3 /OUTPUT 16 "IR";
L_0x12017a940 .functor BUFZ 16, L_0x12017a760, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12016e540_0 .net "A", 15 0, L_0x1201adc70;  1 drivers
v0x12016e5f0_0 .net "ALUOut", 15 0, L_0x1201facf0;  alias, 1 drivers
v0x12016e690_0 .net "ALUSrc", 0 0, L_0x1201fba60;  1 drivers
v0x12016e720_0 .net "ALUctl", 3 0, L_0x1201fbc20;  1 drivers
v0x12016e7b0_0 .net "B", 15 0, L_0x1201805a0;  1 drivers
v0x12016e8c0 .array "IMemory", 1023 0, 15 0;
v0x12016e950_0 .net "IR", 15 0, L_0x12017a940;  alias, 1 drivers
v0x12016e9f0_0 .net "NextPC", 15 0, L_0x1201dba90;  1 drivers
v0x12016ea90_0 .var "PC", 15 0;
v0x12016ebc0_0 .net "RD2", 15 0, L_0x1201bb400;  1 drivers
v0x12016ec50_0 .net "RegDst", 0 0, L_0x1201fb8c0;  1 drivers
v0x12016ece0_0 .net "RegWrite", 0 0, L_0x1201fbb00;  1 drivers
v0x12016ed70_0 .net "SignExtend", 15 0, L_0x120180ea0;  1 drivers
v0x12016ee00_0 .net "Unused", 0 0, L_0x1201dbf10;  1 drivers
v0x12016eeb0_0 .net "WR", 1 0, L_0x12017b3f0;  1 drivers
v0x12016ef80_0 .net "Zero", 0 0, L_0x1201fb2d0;  1 drivers
v0x12016f010_0 .net *"_ivl_0", 15 0, L_0x12017a760;  1 drivers
v0x12016f1a0_0 .net *"_ivl_15", 0 0, L_0x12017ce50;  1 drivers
v0x12016f250_0 .net *"_ivl_16", 7 0, L_0x120180ba0;  1 drivers
v0x12016f300_0 .net *"_ivl_19", 7 0, L_0x120180e00;  1 drivers
v0x12016f3b0_0 .net *"_ivl_2", 15 0, L_0x12017a8a0;  1 drivers
v0x12016f460_0 .net *"_ivl_4", 13 0, L_0x12017a800;  1 drivers
L_0x1180b0058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12016f510_0 .net *"_ivl_6", 1 0, L_0x1180b0058;  1 drivers
v0x12016f5c0_0 .net "clock", 0 0, v0x12016f860_0;  1 drivers
E_0x117f484d0 .event negedge, v0x12016d930_0;
L_0x12017a760 .array/port v0x12016e8c0, L_0x12017a8a0;
L_0x12017a800 .part v0x12016ea90_0, 2, 14;
L_0x12017a8a0 .concat [ 14 2 0 0], L_0x12017a800, L_0x1180b0058;
L_0x12017b500 .part L_0x12017a940, 8, 2;
L_0x12017b5a0 .part L_0x12017a940, 6, 2;
L_0x12017ce50 .part L_0x12017a940, 7, 1;
LS_0x120180ba0_0_0 .concat [ 1 1 1 1], L_0x12017ce50, L_0x12017ce50, L_0x12017ce50, L_0x12017ce50;
LS_0x120180ba0_0_4 .concat [ 1 1 1 1], L_0x12017ce50, L_0x12017ce50, L_0x12017ce50, L_0x12017ce50;
L_0x120180ba0 .concat [ 4 4 0 0], LS_0x120180ba0_0_0, LS_0x120180ba0_0_4;
L_0x120180e00 .part L_0x12017a940, 0, 8;
L_0x120180ea0 .concat [ 8 8 0 0], L_0x120180e00, L_0x120180ba0;
L_0x1201bc240 .part L_0x12017a940, 10, 2;
L_0x1201bc2e0 .part L_0x12017a940, 8, 2;
L_0x1201fb3c0 .part L_0x12017a940, 12, 4;
L_0x1201fb8c0 .part v0x117fdb270_0, 6, 1;
L_0x1201fba60 .part v0x117fdb270_0, 5, 1;
L_0x1201fbb00 .part v0x117fdb270_0, 4, 1;
L_0x1201fbc20 .part v0x117fdb270_0, 0, 4;
S_0x117fa8430 .scope module, "ainCtr" "mainctrl" 2 380, 2 316 0, S_0x117fab1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Op";
    .port_info 1 /OUTPUT 7 "Control";
v0x117fdb270_0 .var "Control", 6 0;
v0x117fd8830_0 .net "Op", 3 0, L_0x1201fb3c0;  1 drivers
E_0x117fab360 .event edge, v0x117fd8830_0;
S_0x117fa5670 .scope module, "ex" "ALU" 2 376, 2 74 0, S_0x117fab1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x1201fae20 .functor OR 1, L_0x1201fae90, L_0x1201fb4d0, C4<0>, C4<0>;
L_0x1201fa520 .functor OR 1, L_0x1201fb570, L_0x1201fb230, C4<0>, C4<0>;
L_0x1201fb2d0 .functor NOR 1, L_0x1201fae20, L_0x1201fa520, C4<0>, C4<0>;
v0x1200b2980_0 .net *"_ivl_226", 0 0, L_0x1201fae90;  1 drivers
v0x1200b2a10_0 .net *"_ivl_228", 0 0, L_0x1201fb4d0;  1 drivers
v0x1200b2aa0_0 .net *"_ivl_230", 0 0, L_0x1201fb570;  1 drivers
v0x1200b2b30_0 .net *"_ivl_232", 0 0, L_0x1201fb230;  1 drivers
v0x1200b2bd0_0 .net "a", 15 0, L_0x1201adc70;  alias, 1 drivers
v0x1200b2cc0_0 .net "b", 15 0, L_0x1201805a0;  alias, 1 drivers
v0x1200b2d70_0 .net "c1", 0 0, L_0x1201dcd90;  1 drivers
v0x1200b2e00_0 .net "c10", 0 0, L_0x1201ee8a0;  1 drivers
v0x1200b2e90_0 .net "c11", 0 0, L_0x1201f05e0;  1 drivers
v0x1200b2fa0_0 .net "c12", 0 0, L_0x1201f2490;  1 drivers
v0x1200b3030_0 .net "c13", 0 0, L_0x1201f44b0;  1 drivers
v0x1200b30c0_0 .net "c14", 0 0, L_0x1201f6270;  1 drivers
v0x1200b3150_0 .net "c15", 0 0, L_0x1201f8130;  1 drivers
v0x1200b31e0_0 .net "c16", 0 0, L_0x1201fa010;  1 drivers
v0x1200b32f0_0 .net "c2", 0 0, L_0x1201ded80;  1 drivers
v0x1200b3380_0 .net "c3", 0 0, L_0x1201e0d60;  1 drivers
v0x1200b3410_0 .net "c4", 0 0, L_0x1201e2c00;  1 drivers
v0x1200b35a0_0 .net "c5", 0 0, L_0x1201e4bc0;  1 drivers
v0x1200b3630_0 .net "c6", 0 0, L_0x1201e6c50;  1 drivers
v0x1200b36c0_0 .net "c7", 0 0, L_0x1201e8b30;  1 drivers
v0x1200b3750_0 .net "c8", 0 0, L_0x1201eaa40;  1 drivers
v0x1200b37e0_0 .net "c9", 0 0, L_0x1201ec970;  1 drivers
v0x1200b3870_0 .net "op", 3 0, L_0x1201fbc20;  alias, 1 drivers
v0x1200b3900_0 .net "or01", 0 0, L_0x1201fae20;  1 drivers
v0x1200b3990_0 .net "or23", 0 0, L_0x1201fa520;  1 drivers
v0x1200b3a20_0 .net "result", 15 0, L_0x1201facf0;  alias, 1 drivers
v0x1200b3ab0_0 .net "zero", 0 0, L_0x1201fb2d0;  alias, 1 drivers
L_0x1201dd930 .part L_0x1201adc70, 0, 1;
L_0x1201dda50 .part L_0x1201805a0, 0, 1;
L_0x1201ddbf0 .part L_0x1201fbc20, 3, 1;
L_0x1201ddd10 .part L_0x1201fbc20, 2, 1;
L_0x1201dde30 .part L_0x1201fbc20, 0, 2;
L_0x1201ddfd0 .part L_0x1201fbc20, 2, 1;
L_0x1201df950 .part L_0x1201adc70, 1, 1;
L_0x1201dfa70 .part L_0x1201805a0, 1, 1;
L_0x1201dfb90 .part L_0x1201fbc20, 3, 1;
L_0x1201dfd00 .part L_0x1201fbc20, 2, 1;
L_0x1201dfe20 .part L_0x1201fbc20, 0, 2;
L_0x1201e18c0 .part L_0x1201adc70, 2, 1;
L_0x1201e19e0 .part L_0x1201805a0, 2, 1;
L_0x1201e1b70 .part L_0x1201fbc20, 3, 1;
L_0x1201e1c90 .part L_0x1201fbc20, 2, 1;
L_0x1201e1e30 .part L_0x1201fbc20, 0, 2;
L_0x1201e37c0 .part L_0x1201adc70, 3, 1;
L_0x1201e3a70 .part L_0x1201805a0, 3, 1;
L_0x1201e3b10 .part L_0x1201fbc20, 3, 1;
L_0x1201e3c50 .part L_0x1201fbc20, 2, 1;
L_0x1201e3d70 .part L_0x1201fbc20, 0, 2;
L_0x1201e5760 .part L_0x1201adc70, 4, 1;
L_0x1201e5880 .part L_0x1201805a0, 4, 1;
L_0x1201e5b60 .part L_0x1201fbc20, 3, 1;
L_0x1201e3f10 .part L_0x1201fbc20, 2, 1;
L_0x1201e5e80 .part L_0x1201fbc20, 0, 2;
L_0x1201e7830 .part L_0x1201adc70, 5, 1;
L_0x1201e7950 .part L_0x1201805a0, 5, 1;
L_0x1201e7a70 .part L_0x1201fbc20, 3, 1;
L_0x1201e7b90 .part L_0x1201fbc20, 2, 1;
L_0x1201e7cb0 .part L_0x1201fbc20, 0, 2;
L_0x1201e9700 .part L_0x1201adc70, 6, 1;
L_0x1201e9820 .part L_0x1201805a0, 6, 1;
L_0x1201dffc0 .part L_0x1201fbc20, 3, 1;
L_0x1201e9ad0 .part L_0x1201fbc20, 2, 1;
L_0x1201e9940 .part L_0x1201fbc20, 0, 2;
L_0x1201eb610 .part L_0x1201adc70, 7, 1;
L_0x1201e9bf0 .part L_0x1201805a0, 7, 1;
L_0x1201eb860 .part L_0x1201fbc20, 3, 1;
L_0x1201eb730 .part L_0x1201fbc20, 2, 1;
L_0x1201ebac0 .part L_0x1201fbc20, 0, 2;
L_0x1201ed540 .part L_0x1201adc70, 8, 1;
L_0x1201ed660 .part L_0x1201805a0, 8, 1;
L_0x1201ebc60 .part L_0x1201fbc20, 3, 1;
L_0x1201ed8e0 .part L_0x1201fbc20, 2, 1;
L_0x1201ed780 .part L_0x1201fbc20, 0, 2;
L_0x1201ef460 .part L_0x1201adc70, 9, 1;
L_0x1201eda00 .part L_0x1201805a0, 9, 1;
L_0x1201ef700 .part L_0x1201fbc20, 3, 1;
L_0x1201ef580 .part L_0x1201fbc20, 2, 1;
L_0x1201ef9b0 .part L_0x1201fbc20, 0, 2;
L_0x1201f1160 .part L_0x1201adc70, 10, 1;
L_0x1201f1280 .part L_0x1201805a0, 10, 1;
L_0x1201e5c80 .part L_0x1201fbc20, 3, 1;
L_0x1201f1550 .part L_0x1201fbc20, 2, 1;
L_0x1201f13a0 .part L_0x1201fbc20, 0, 2;
L_0x1201f3060 .part L_0x1201adc70, 11, 1;
L_0x1201e38e0 .part L_0x1201805a0, 11, 1;
L_0x1201f1670 .part L_0x1201fbc20, 3, 1;
L_0x1201f3560 .part L_0x1201fbc20, 2, 1;
L_0x1201f3680 .part L_0x1201fbc20, 0, 2;
L_0x1201f5060 .part L_0x1201adc70, 12, 1;
L_0x1201f5180 .part L_0x1201805a0, 12, 1;
L_0x1201e59a0 .part L_0x1201fbc20, 3, 1;
L_0x1201f38a0 .part L_0x1201fbc20, 2, 1;
L_0x1201f56b0 .part L_0x1201fbc20, 0, 2;
L_0x1201f6e10 .part L_0x1201adc70, 13, 1;
L_0x1201f54a0 .part L_0x1201805a0, 13, 1;
L_0x1201f55c0 .part L_0x1201fbc20, 3, 1;
L_0x1201f6f30 .part L_0x1201fbc20, 2, 1;
L_0x1201f7050 .part L_0x1201fbc20, 0, 2;
L_0x1201f8cf0 .part L_0x1201adc70, 14, 1;
L_0x1201f8e10 .part L_0x1201805a0, 14, 1;
L_0x1201f7500 .part L_0x1201fbc20, 3, 1;
L_0x1201f7620 .part L_0x1201fbc20, 2, 1;
L_0x1201f9190 .part L_0x1201fbc20, 0, 2;
L_0x1201fabd0 .part L_0x1201adc70, 15, 1;
L_0x1201f8f30 .part L_0x1201805a0, 15, 1;
L_0x1201f9050 .part L_0x1201fbc20, 3, 1;
L_0x1201faf70 .part L_0x1201fbc20, 2, 1;
L_0x1201fb090 .part L_0x1201fbc20, 0, 2;
LS_0x1201facf0_0_0 .concat8 [ 1 1 1 1], L_0x1201dd710, L_0x1201df730, L_0x1201e16a0, L_0x1201e35a0;
LS_0x1201facf0_0_4 .concat8 [ 1 1 1 1], L_0x1201e5540, L_0x1201e7610, L_0x1201e9520, L_0x1201eb430;
LS_0x1201facf0_0_8 .concat8 [ 1 1 1 1], L_0x1201ed360, L_0x1201ef280, L_0x1201f0f40, L_0x1201f2e40;
LS_0x1201facf0_0_12 .concat8 [ 1 1 1 1], L_0x1201f4e40, L_0x1201f6c30, L_0x1201f8ad0, L_0x1201fa9b0;
L_0x1201facf0 .concat8 [ 4 4 4 4], LS_0x1201facf0_0_0, LS_0x1201facf0_0_4, LS_0x1201facf0_0_8, LS_0x1201facf0_0_12;
L_0x1201fae90 .part L_0x1201facf0, 0, 1;
L_0x1201fb4d0 .part L_0x1201facf0, 1, 1;
L_0x1201fb570 .part L_0x1201facf0, 2, 1;
L_0x1201fb230 .part L_0x1201facf0, 3, 1;
S_0x117fa28b0 .scope module, "alu0" "ALU1" 2 82, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201dbfc0 .functor NOT 1, L_0x1201dd930, C4<0>, C4<0>, C4<0>;
L_0x1201dc0b0 .functor NOT 1, L_0x1201dda50, C4<0>, C4<0>, C4<0>;
L_0x1201dc7a0 .functor AND 1, L_0x1201dc370, L_0x1201dc670, C4<1>, C4<1>;
L_0x1201dc850 .functor OR 1, L_0x1201dc370, L_0x1201dc670, C4<0>, C4<0>;
v0x117f9c9a0_0 .net "Ainvert", 0 0, L_0x1201ddbf0;  1 drivers
v0x117f9ca30_0 .net "a", 0 0, L_0x1201dd930;  1 drivers
v0x117f99be0_0 .net "a1", 0 0, L_0x1201dc370;  1 drivers
v0x117f99c70_0 .net "a_and_b", 0 0, L_0x1201dc7a0;  1 drivers
v0x117f4d9a0_0 .net "a_inv", 0 0, L_0x1201dbfc0;  1 drivers
v0x117f4da30_0 .net "a_or_b", 0 0, L_0x1201dc850;  1 drivers
v0x117f4d630_0 .net "b", 0 0, L_0x1201dda50;  1 drivers
v0x117f4d6c0_0 .net "b1", 0 0, L_0x1201dc670;  1 drivers
v0x117f53160_0 .net "b_inv", 0 0, L_0x1201dc0b0;  1 drivers
v0x117f531f0_0 .net "binvert", 0 0, L_0x1201ddd10;  1 drivers
v0x117f52df0_0 .net "carryin", 0 0, L_0x1201ddfd0;  1 drivers
v0x117f52e80_0 .net "carryout", 0 0, L_0x1201dcd90;  alias, 1 drivers
v0x117f522c0_0 .net "less", 0 0, L_0x1201fa010;  alias, 1 drivers
v0x117f52350_0 .net "op", 1 0, L_0x1201dde30;  1 drivers
v0x117f51f50_0 .net "result", 0 0, L_0x1201dd710;  1 drivers
v0x117f51fe0_0 .net "sum", 0 0, L_0x1201dc3e0;  1 drivers
S_0x117f9faf0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x117fa28b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201dcd90 .functor OR 1, L_0x1201dcca0, L_0x1201dc970, C4<0>, C4<0>;
v0x117fd2660_0 .net "C", 0 0, L_0x1201dcd90;  alias, 1 drivers
v0x117fc4680_0 .net "C1", 0 0, L_0x1201dc970;  1 drivers
v0x117fc4710_0 .net "C2", 0 0, L_0x1201dcca0;  1 drivers
v0x117fcfc20_0 .net "S", 0 0, L_0x1201dc3e0;  alias, 1 drivers
v0x117fcfcb0_0 .net "S1", 0 0, L_0x1201dc900;  1 drivers
v0x117fcf720_0 .net "x", 0 0, L_0x1201dc370;  alias, 1 drivers
v0x117fcf7b0_0 .net "y", 0 0, L_0x1201dc670;  alias, 1 drivers
v0x117fccd70_0 .net "z", 0 0, L_0x1201ddfd0;  alias, 1 drivers
S_0x117f9cd30 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x117f9faf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201dc900 .functor XOR 1, L_0x1201dc370, L_0x1201dc670, C4<0>, C4<0>;
L_0x1201dc970 .functor AND 1, L_0x1201dc370, L_0x1201dc670, C4<1>, C4<1>;
v0x117fd88c0_0 .net "C", 0 0, L_0x1201dc970;  alias, 1 drivers
v0x117fd5980_0 .net "S", 0 0, L_0x1201dc900;  alias, 1 drivers
v0x117fd5a10_0 .net "x", 0 0, L_0x1201dc370;  alias, 1 drivers
v0x117fd5480_0 .net "y", 0 0, L_0x1201dc670;  alias, 1 drivers
S_0x117f99f70 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x117f9faf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201dc3e0 .functor XOR 1, L_0x1201dc900, L_0x1201ddfd0, C4<0>, C4<0>;
L_0x1201dcca0 .functor AND 1, L_0x1201dc900, L_0x1201ddfd0, C4<1>, C4<1>;
v0x117fd5510_0 .net "C", 0 0, L_0x1201dcca0;  alias, 1 drivers
v0x117fd2ad0_0 .net "S", 0 0, L_0x1201dc3e0;  alias, 1 drivers
v0x117fd2b60_0 .net "x", 0 0, L_0x1201dc900;  alias, 1 drivers
v0x117fd25d0_0 .net "y", 0 0, L_0x1201ddfd0;  alias, 1 drivers
S_0x12001f240 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x117fa28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201dc4a0 .functor NOT 1, L_0x1201ddd10, C4<0>, C4<0>, C4<0>;
L_0x1201dc550 .functor AND 1, L_0x1201dda50, L_0x1201dc4a0, C4<1>, C4<1>;
L_0x1201dc600 .functor AND 1, L_0x1201dc0b0, L_0x1201ddd10, C4<1>, C4<1>;
L_0x1201dc670 .functor OR 1, L_0x1201dc550, L_0x1201dc600, C4<0>, C4<0>;
v0x117fcce00_0 .net "A", 0 0, L_0x1201dda50;  alias, 1 drivers
v0x117fcc870_0 .net "B", 0 0, L_0x1201dc0b0;  alias, 1 drivers
v0x117fcc900_0 .net "OUT", 0 0, L_0x1201dc670;  alias, 1 drivers
v0x117fc42d0_0 .net "i0", 0 0, L_0x1201dc4a0;  1 drivers
v0x117fc4360_0 .net "i1", 0 0, L_0x1201dc550;  1 drivers
v0x117fc9f20_0 .net "i2", 0 0, L_0x1201dc600;  1 drivers
v0x117fc9fb0_0 .net "select", 0 0, L_0x1201ddd10;  alias, 1 drivers
S_0x12006bd00 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x117fa28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201dce00 .functor NOT 1, L_0x1201dce70, C4<0>, C4<0>, C4<0>;
L_0x1201dcf10 .functor NOT 1, L_0x1201dcf80, C4<0>, C4<0>, C4<0>;
L_0x1201dd060 .functor AND 1, L_0x1201dc7a0, L_0x1201dcf10, L_0x1201dce00, C4<1>;
L_0x1201dd150 .functor AND 1, L_0x1201dc850, L_0x1201dcf10, L_0x1201dd1c0, C4<1>;
L_0x1201dd320 .functor AND 1, L_0x1201dc3e0, L_0x1201dd3e0, L_0x1201dce00, C4<1>;
L_0x1201dd4c0 .functor AND 1, L_0x1201fa010, L_0x1201dd550, L_0x1201dd630, C4<1>;
L_0x1201dd710 .functor OR 1, L_0x1201dd060, L_0x1201dd150, L_0x1201dd320, L_0x1201dd4c0;
v0x117fef940_0 .net "S0", 0 0, L_0x1201dce00;  1 drivers
v0x117feca00_0 .net "S1", 0 0, L_0x1201dcf10;  1 drivers
v0x117feca90_0 .net *"_ivl_1", 0 0, L_0x1201dce70;  1 drivers
v0x117fe9b50_0 .net *"_ivl_11", 0 0, L_0x1201dd630;  1 drivers
v0x117fe9be0_0 .net *"_ivl_3", 0 0, L_0x1201dcf80;  1 drivers
v0x117fc7160_0 .net *"_ivl_5", 0 0, L_0x1201dd1c0;  1 drivers
v0x117fc71f0_0 .net *"_ivl_7", 0 0, L_0x1201dd3e0;  1 drivers
v0x117fe6ca0_0 .net *"_ivl_9", 0 0, L_0x1201dd550;  1 drivers
v0x117fe6d30_0 .net "i0", 0 0, L_0x1201dc7a0;  alias, 1 drivers
v0x117fe3df0_0 .net "i1", 0 0, L_0x1201dc850;  alias, 1 drivers
v0x117fe3e80_0 .net "i2", 0 0, L_0x1201dc3e0;  alias, 1 drivers
v0x117fe0f40_0 .net "i3", 0 0, L_0x1201fa010;  alias, 1 drivers
v0x117fe0fd0_0 .net "select", 1 0, L_0x1201dde30;  alias, 1 drivers
v0x117faae60_0 .net "w1", 0 0, L_0x1201dd060;  1 drivers
v0x117faaef0_0 .net "w2", 0 0, L_0x1201dd150;  1 drivers
v0x117fa80a0_0 .net "w3", 0 0, L_0x1201dd320;  1 drivers
v0x117fa8130_0 .net "w4", 0 0, L_0x1201dd4c0;  1 drivers
v0x117f97100_0 .net "y", 0 0, L_0x1201dd710;  alias, 1 drivers
L_0x1201dce70 .part L_0x1201dde30, 0, 1;
L_0x1201dcf80 .part L_0x1201dde30, 1, 1;
L_0x1201dd1c0 .part L_0x1201dde30, 0, 1;
L_0x1201dd3e0 .part L_0x1201dde30, 1, 1;
L_0x1201dd550 .part L_0x1201dde30, 1, 1;
L_0x1201dd630 .part L_0x1201dde30, 0, 1;
S_0x117f4a490 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x117fa28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201dc1a0 .functor NOT 1, L_0x1201ddbf0, C4<0>, C4<0>, C4<0>;
L_0x1201dc250 .functor AND 1, L_0x1201dd930, L_0x1201dc1a0, C4<1>, C4<1>;
L_0x1201dc300 .functor AND 1, L_0x1201dbfc0, L_0x1201ddbf0, C4<1>, C4<1>;
L_0x1201dc370 .functor OR 1, L_0x1201dc250, L_0x1201dc300, C4<0>, C4<0>;
v0x117f97190_0 .net "A", 0 0, L_0x1201dd930;  alias, 1 drivers
v0x117fa2520_0 .net "B", 0 0, L_0x1201dbfc0;  alias, 1 drivers
v0x117fa25b0_0 .net "OUT", 0 0, L_0x1201dc370;  alias, 1 drivers
v0x117f9f760_0 .net "i0", 0 0, L_0x1201dc1a0;  1 drivers
v0x117f9f7f0_0 .net "i1", 0 0, L_0x1201dc250;  1 drivers
v0x117f96d50_0 .net "i2", 0 0, L_0x1201dc300;  1 drivers
v0x117f96de0_0 .net "select", 0 0, L_0x1201ddbf0;  alias, 1 drivers
S_0x117f4c720 .scope module, "alu1" "ALU1" 2 83, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201de070 .functor NOT 1, L_0x1201df950, C4<0>, C4<0>, C4<0>;
L_0x1201de0e0 .functor NOT 1, L_0x1201dfa70, C4<0>, C4<0>, C4<0>;
L_0x1201de710 .functor AND 1, L_0x1201de2e0, L_0x1201de5e0, C4<1>, C4<1>;
L_0x1201de7c0 .functor OR 1, L_0x1201de2e0, L_0x1201de5e0, C4<0>, C4<0>;
v0x117f38250_0 .net "Ainvert", 0 0, L_0x1201dfb90;  1 drivers
v0x120011f70_0 .net "a", 0 0, L_0x1201df950;  1 drivers
v0x120012000_0 .net "a1", 0 0, L_0x1201de2e0;  1 drivers
v0x12001a670_0 .net "a_and_b", 0 0, L_0x1201de710;  1 drivers
v0x12001a700_0 .net "a_inv", 0 0, L_0x1201de070;  1 drivers
v0x120016180_0 .net "a_or_b", 0 0, L_0x1201de7c0;  1 drivers
v0x120016210_0 .net "b", 0 0, L_0x1201dfa70;  1 drivers
v0x120015aa0_0 .net "b1", 0 0, L_0x1201de5e0;  1 drivers
v0x120015b30_0 .net "b_inv", 0 0, L_0x1201de0e0;  1 drivers
v0x1200115b0_0 .net "binvert", 0 0, L_0x1201dfd00;  1 drivers
v0x120011640_0 .net "carryin", 0 0, L_0x1201dcd90;  alias, 1 drivers
v0x120010ed0_0 .net "carryout", 0 0, L_0x1201ded80;  alias, 1 drivers
L_0x1180b0ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120010f60_0 .net "less", 0 0, L_0x1180b0ef8;  1 drivers
v0x12000ce90_0 .net "op", 1 0, L_0x1201dfe20;  1 drivers
v0x12000cf20_0 .net "result", 0 0, L_0x1201df730;  1 drivers
v0x12000d390_0 .net "sum", 0 0, L_0x1201de350;  1 drivers
S_0x117fdecd0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x117f4c720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201ded80 .functor OR 1, L_0x1201dec10, L_0x1201de8e0, C4<0>, C4<0>;
v0x117f4f770_0 .net "C", 0 0, L_0x1201ded80;  alias, 1 drivers
v0x117f4f370_0 .net "C1", 0 0, L_0x1201de8e0;  1 drivers
v0x117f4f400_0 .net "C2", 0 0, L_0x1201dec10;  1 drivers
v0x117f4e840_0 .net "S", 0 0, L_0x1201de350;  alias, 1 drivers
v0x117f4e8d0_0 .net "S1", 0 0, L_0x1201de870;  1 drivers
v0x117f4e4d0_0 .net "x", 0 0, L_0x1201de2e0;  alias, 1 drivers
v0x117f4e560_0 .net "y", 0 0, L_0x1201de5e0;  alias, 1 drivers
v0x117ff5dc0_0 .net "z", 0 0, L_0x1201dcd90;  alias, 1 drivers
S_0x117fdbe20 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x117fdecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201de870 .functor XOR 1, L_0x1201de2e0, L_0x1201de5e0, C4<0>, C4<0>;
L_0x1201de8e0 .functor AND 1, L_0x1201de2e0, L_0x1201de5e0, C4<1>, C4<1>;
v0x117fdee40_0 .net "C", 0 0, L_0x1201de8e0;  alias, 1 drivers
v0x117fdbf90_0 .net "S", 0 0, L_0x1201de870;  alias, 1 drivers
v0x117f50580_0 .net "x", 0 0, L_0x1201de2e0;  alias, 1 drivers
v0x117f50610_0 .net "y", 0 0, L_0x1201de5e0;  alias, 1 drivers
S_0x117fd8f70 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x117fdecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201de350 .functor XOR 1, L_0x1201de870, L_0x1201dcd90, C4<0>, C4<0>;
L_0x1201dec10 .functor AND 1, L_0x1201de870, L_0x1201dcd90, C4<1>, C4<1>;
v0x117fd90e0_0 .net "C", 0 0, L_0x1201dec10;  alias, 1 drivers
v0x117f50210_0 .net "S", 0 0, L_0x1201de350;  alias, 1 drivers
v0x117f502a0_0 .net "x", 0 0, L_0x1201de870;  alias, 1 drivers
v0x117f4f6e0_0 .net "y", 0 0, L_0x1201dcd90;  alias, 1 drivers
S_0x117fd60c0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x117f4c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201de410 .functor NOT 1, L_0x1201dfd00, C4<0>, C4<0>, C4<0>;
L_0x1201de4c0 .functor AND 1, L_0x1201dfa70, L_0x1201de410, C4<1>, C4<1>;
L_0x1201de570 .functor AND 1, L_0x1201de0e0, L_0x1201dfd00, C4<1>, C4<1>;
L_0x1201de5e0 .functor OR 1, L_0x1201de4c0, L_0x1201de570, C4<0>, C4<0>;
v0x117fd6230_0 .net "A", 0 0, L_0x1201dfa70;  alias, 1 drivers
v0x117ff5e50_0 .net "B", 0 0, L_0x1201de0e0;  alias, 1 drivers
v0x117ff5c30_0 .net "OUT", 0 0, L_0x1201de5e0;  alias, 1 drivers
v0x117ff5cc0_0 .net "i0", 0 0, L_0x1201de410;  1 drivers
v0x117ff58c0_0 .net "i1", 0 0, L_0x1201de4c0;  1 drivers
v0x117ff5950_0 .net "i2", 0 0, L_0x1201de570;  1 drivers
v0x117fff1c0_0 .net "select", 0 0, L_0x1201dfd00;  alias, 1 drivers
S_0x117fd3210 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x117f4c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201dedf0 .functor NOT 1, L_0x1201dee60, C4<0>, C4<0>, C4<0>;
L_0x1201def00 .functor NOT 1, L_0x1201def70, C4<0>, C4<0>, C4<0>;
L_0x1201df010 .functor AND 1, L_0x1201de710, L_0x1201def00, L_0x1201dedf0, C4<1>;
L_0x1201df100 .functor AND 1, L_0x1201de7c0, L_0x1201def00, L_0x1201df190, C4<1>;
L_0x1201df2f0 .functor AND 1, L_0x1201de350, L_0x1201df3b0, L_0x1201dedf0, C4<1>;
L_0x1201df490 .functor AND 1, L_0x1180b0ef8, L_0x1201df540, L_0x1201df650, C4<1>;
L_0x1201df730 .functor OR 1, L_0x1201df010, L_0x1201df100, L_0x1201df2f0, L_0x1201df490;
v0x117fff250_0 .net "S0", 0 0, L_0x1201dedf0;  1 drivers
v0x117ffeae0_0 .net "S1", 0 0, L_0x1201def00;  1 drivers
v0x117ffeb70_0 .net *"_ivl_1", 0 0, L_0x1201dee60;  1 drivers
v0x117ffaaa0_0 .net *"_ivl_11", 0 0, L_0x1201df650;  1 drivers
v0x117ffab30_0 .net *"_ivl_3", 0 0, L_0x1201def70;  1 drivers
v0x117ffafa0_0 .net *"_ivl_5", 0 0, L_0x1201df190;  1 drivers
v0x117ffb030_0 .net *"_ivl_7", 0 0, L_0x1201df3b0;  1 drivers
v0x117ffa910_0 .net *"_ivl_9", 0 0, L_0x1201df540;  1 drivers
v0x117ffa9a0_0 .net "i0", 0 0, L_0x1201de710;  alias, 1 drivers
v0x117ffa260_0 .net "i1", 0 0, L_0x1201de7c0;  alias, 1 drivers
v0x117ffa2f0_0 .net "i2", 0 0, L_0x1201de350;  alias, 1 drivers
v0x117ff9f20_0 .net "i3", 0 0, L_0x1180b0ef8;  alias, 1 drivers
v0x117ff9fb0_0 .net "select", 1 0, L_0x1201dfe20;  alias, 1 drivers
v0x117ff6290_0 .net "w1", 0 0, L_0x1201df010;  1 drivers
v0x117ff6320_0 .net "w2", 0 0, L_0x1201df100;  1 drivers
v0x117f36e10_0 .net "w3", 0 0, L_0x1201df2f0;  1 drivers
v0x117f36ea0_0 .net "w4", 0 0, L_0x1201df490;  1 drivers
v0x117f3bd30_0 .net "y", 0 0, L_0x1201df730;  alias, 1 drivers
L_0x1201dee60 .part L_0x1201dfe20, 0, 1;
L_0x1201def70 .part L_0x1201dfe20, 1, 1;
L_0x1201df190 .part L_0x1201dfe20, 0, 1;
L_0x1201df3b0 .part L_0x1201dfe20, 1, 1;
L_0x1201df540 .part L_0x1201dfe20, 1, 1;
L_0x1201df650 .part L_0x1201dfe20, 0, 1;
S_0x117fd0360 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x117f4c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201de150 .functor NOT 1, L_0x1201dfb90, C4<0>, C4<0>, C4<0>;
L_0x1201de1c0 .functor AND 1, L_0x1201df950, L_0x1201de150, C4<1>, C4<1>;
L_0x1201de270 .functor AND 1, L_0x1201de070, L_0x1201dfb90, C4<1>, C4<1>;
L_0x1201de2e0 .functor OR 1, L_0x1201de1c0, L_0x1201de270, C4<0>, C4<0>;
v0x117fd04d0_0 .net "A", 0 0, L_0x1201df950;  alias, 1 drivers
v0x117f3bdc0_0 .net "B", 0 0, L_0x1201de070;  alias, 1 drivers
v0x117f3a980_0 .net "OUT", 0 0, L_0x1201de2e0;  alias, 1 drivers
v0x117f3aa10_0 .net "i0", 0 0, L_0x1201de150;  1 drivers
v0x117f359d0_0 .net "i1", 0 0, L_0x1201de1c0;  1 drivers
v0x117f35a60_0 .net "i2", 0 0, L_0x1201de270;  1 drivers
v0x117f381c0_0 .net "select", 0 0, L_0x1201dfb90;  alias, 1 drivers
S_0x117fcd4b0 .scope module, "alu10" "ALU1" 2 92, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201ef820 .functor NOT 1, L_0x1201f1160, C4<0>, C4<0>, C4<0>;
L_0x1201eedb0 .functor NOT 1, L_0x1201f1280, C4<0>, C4<0>, C4<0>;
L_0x1201eff70 .functor AND 1, L_0x1201efbc0, L_0x1201efe40, C4<1>, C4<1>;
L_0x1201f0020 .functor OR 1, L_0x1201efbc0, L_0x1201efe40, C4<0>, C4<0>;
v0x12005da20_0 .net "Ainvert", 0 0, L_0x1201e5c80;  1 drivers
v0x1200467b0_0 .net "a", 0 0, L_0x1201f1160;  1 drivers
v0x120046840_0 .net "a1", 0 0, L_0x1201efbc0;  1 drivers
v0x1200594a0_0 .net "a_and_b", 0 0, L_0x1201eff70;  1 drivers
v0x120059530_0 .net "a_inv", 0 0, L_0x1201ef820;  1 drivers
v0x120058dc0_0 .net "a_or_b", 0 0, L_0x1201f0020;  1 drivers
v0x120058e50_0 .net "b", 0 0, L_0x1201f1280;  1 drivers
v0x120046420_0 .net "b1", 0 0, L_0x1201efe40;  1 drivers
v0x1200464b0_0 .net "b_inv", 0 0, L_0x1201eedb0;  1 drivers
v0x1200548d0_0 .net "binvert", 0 0, L_0x1201f1550;  1 drivers
v0x120054960_0 .net "carryin", 0 0, L_0x1201ee8a0;  alias, 1 drivers
v0x1200541f0_0 .net "carryout", 0 0, L_0x1201f05e0;  alias, 1 drivers
L_0x1180b1180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120054280_0 .net "less", 0 0, L_0x1180b1180;  1 drivers
v0x12004fd00_0 .net "op", 1 0, L_0x1201f13a0;  1 drivers
v0x12004fd90_0 .net "result", 0 0, L_0x1201f0f40;  1 drivers
v0x12004f620_0 .net "sum", 0 0, L_0x1201efc30;  1 drivers
S_0x117fca660 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x117fcd4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201f05e0 .functor OR 1, L_0x1201f0470, L_0x1201f0140, C4<0>, C4<0>;
v0x120008210_0 .net "C", 0 0, L_0x1201f05e0;  alias, 1 drivers
v0x120040be0_0 .net "C1", 0 0, L_0x1201f0140;  1 drivers
v0x120040c70_0 .net "C2", 0 0, L_0x1201f0470;  1 drivers
v0x120040500_0 .net "S", 0 0, L_0x1201efc30;  alias, 1 drivers
v0x120040590_0 .net "S1", 0 0, L_0x1201f00d0;  1 drivers
v0x12003c010_0 .net "x", 0 0, L_0x1201efbc0;  alias, 1 drivers
v0x12003c0a0_0 .net "y", 0 0, L_0x1201efe40;  alias, 1 drivers
v0x12003b930_0 .net "z", 0 0, L_0x1201ee8a0;  alias, 1 drivers
S_0x117fc78a0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x117fca660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201f00d0 .functor XOR 1, L_0x1201efbc0, L_0x1201efe40, C4<0>, C4<0>;
L_0x1201f0140 .functor AND 1, L_0x1201efbc0, L_0x1201efe40, C4<1>, C4<1>;
v0x117fc7a10_0 .net "C", 0 0, L_0x1201f0140;  alias, 1 drivers
v0x117fca7d0_0 .net "S", 0 0, L_0x1201f00d0;  alias, 1 drivers
v0x117fcd620_0 .net "x", 0 0, L_0x1201efbc0;  alias, 1 drivers
v0x12000d420_0 .net "y", 0 0, L_0x1201efe40;  alias, 1 drivers
S_0x117fed640 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x117fca660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201efc30 .functor XOR 1, L_0x1201f00d0, L_0x1201ee8a0, C4<0>, C4<0>;
L_0x1201f0470 .functor AND 1, L_0x1201f00d0, L_0x1201ee8a0, C4<1>, C4<1>;
v0x117fed7b0_0 .net "C", 0 0, L_0x1201f0470;  alias, 1 drivers
v0x12000c2f0_0 .net "S", 0 0, L_0x1201efc30;  alias, 1 drivers
v0x12000c380_0 .net "x", 0 0, L_0x1201f00d0;  alias, 1 drivers
v0x120008180_0 .net "y", 0 0, L_0x1201ee8a0;  alias, 1 drivers
S_0x117fea790 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x117fcd4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201efcb0 .functor NOT 1, L_0x1201f1550, C4<0>, C4<0>, C4<0>;
L_0x1201efd20 .functor AND 1, L_0x1201f1280, L_0x1201efcb0, C4<1>, C4<1>;
L_0x1201efdd0 .functor AND 1, L_0x1201eedb0, L_0x1201f1550, C4<1>, C4<1>;
L_0x1201efe40 .functor OR 1, L_0x1201efd20, L_0x1201efdd0, C4<0>, C4<0>;
v0x117fea900_0 .net "A", 0 0, L_0x1201f1280;  alias, 1 drivers
v0x12003b9c0_0 .net "B", 0 0, L_0x1201eedb0;  alias, 1 drivers
v0x120037440_0 .net "OUT", 0 0, L_0x1201efe40;  alias, 1 drivers
v0x1200374d0_0 .net "i0", 0 0, L_0x1201efcb0;  1 drivers
v0x120036d60_0 .net "i1", 0 0, L_0x1201efd20;  1 drivers
v0x120036df0_0 .net "i2", 0 0, L_0x1201efdd0;  1 drivers
v0x120032870_0 .net "select", 0 0, L_0x1201f1550;  alias, 1 drivers
S_0x117fe78e0 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x117fcd4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201f0650 .functor NOT 1, L_0x1201f06c0, C4<0>, C4<0>, C4<0>;
L_0x1201f0760 .functor NOT 1, L_0x1201f07d0, C4<0>, C4<0>, C4<0>;
L_0x1201f0870 .functor AND 1, L_0x1201eff70, L_0x1201f0760, L_0x1201f0650, C4<1>;
L_0x1201f0960 .functor AND 1, L_0x1201f0020, L_0x1201f0760, L_0x1201f09d0, C4<1>;
L_0x1201f0b30 .functor AND 1, L_0x1201efc30, L_0x1201f0bf0, L_0x1201f0650, C4<1>;
L_0x1201f0cd0 .functor AND 1, L_0x1180b1180, L_0x1201f0d80, L_0x1201f0e60, C4<1>;
L_0x1201f0f40 .functor OR 1, L_0x1201f0870, L_0x1201f0960, L_0x1201f0b30, L_0x1201f0cd0;
v0x120032900_0 .net "S0", 0 0, L_0x1201f0650;  1 drivers
v0x120032190_0 .net "S1", 0 0, L_0x1201f0760;  1 drivers
v0x120032220_0 .net *"_ivl_1", 0 0, L_0x1201f06c0;  1 drivers
v0x12002dca0_0 .net *"_ivl_11", 0 0, L_0x1201f0e60;  1 drivers
v0x12002dd30_0 .net *"_ivl_3", 0 0, L_0x1201f07d0;  1 drivers
v0x12002d5c0_0 .net *"_ivl_5", 0 0, L_0x1201f09d0;  1 drivers
v0x12002d650_0 .net *"_ivl_7", 0 0, L_0x1201f0bf0;  1 drivers
v0x1200290d0_0 .net *"_ivl_9", 0 0, L_0x1201f0d80;  1 drivers
v0x120029160_0 .net "i0", 0 0, L_0x1201eff70;  alias, 1 drivers
v0x1200289f0_0 .net "i1", 0 0, L_0x1201f0020;  alias, 1 drivers
v0x120028a80_0 .net "i2", 0 0, L_0x1201efc30;  alias, 1 drivers
v0x120024500_0 .net "i3", 0 0, L_0x1180b1180;  alias, 1 drivers
v0x120024590_0 .net "select", 1 0, L_0x1201f13a0;  alias, 1 drivers
v0x120023e20_0 .net "w1", 0 0, L_0x1201f0870;  1 drivers
v0x120023eb0_0 .net "w2", 0 0, L_0x1201f0960;  1 drivers
v0x12001ad50_0 .net "w3", 0 0, L_0x1201f0b30;  1 drivers
v0x12001ade0_0 .net "w4", 0 0, L_0x1201f0cd0;  1 drivers
v0x120062c40_0 .net "y", 0 0, L_0x1201f0f40;  alias, 1 drivers
L_0x1201f06c0 .part L_0x1201f13a0, 0, 1;
L_0x1201f07d0 .part L_0x1201f13a0, 1, 1;
L_0x1201f09d0 .part L_0x1201f13a0, 0, 1;
L_0x1201f0bf0 .part L_0x1201f13a0, 1, 1;
L_0x1201f0d80 .part L_0x1201f13a0, 1, 1;
L_0x1201f0e60 .part L_0x1201f13a0, 0, 1;
S_0x117fe4a30 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x117fcd4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201ef890 .functor NOT 1, L_0x1201e5c80, C4<0>, C4<0>, C4<0>;
L_0x1201ef900 .functor AND 1, L_0x1201f1160, L_0x1201ef890, C4<1>, C4<1>;
L_0x1201efb50 .functor AND 1, L_0x1201ef820, L_0x1201e5c80, C4<1>, C4<1>;
L_0x1201efbc0 .functor OR 1, L_0x1201ef900, L_0x1201efb50, C4<0>, C4<0>;
v0x117fe4ba0_0 .net "A", 0 0, L_0x1201f1160;  alias, 1 drivers
v0x120062cd0_0 .net "B", 0 0, L_0x1201ef820;  alias, 1 drivers
v0x120062560_0 .net "OUT", 0 0, L_0x1201efbc0;  alias, 1 drivers
v0x1200625f0_0 .net "i0", 0 0, L_0x1201ef890;  1 drivers
v0x12005e070_0 .net "i1", 0 0, L_0x1201ef900;  1 drivers
v0x12005e100_0 .net "i2", 0 0, L_0x1201efb50;  1 drivers
v0x12005d990_0 .net "select", 0 0, L_0x1201e5c80;  alias, 1 drivers
S_0x117fe1b80 .scope module, "alu11" "ALU1" 2 93, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201f17b0 .functor NOT 1, L_0x1201f3060, C4<0>, C4<0>, C4<0>;
L_0x1201f0ab0 .functor NOT 1, L_0x1201e38e0, C4<0>, C4<0>, C4<0>;
L_0x1201f1e20 .functor AND 1, L_0x1201f19f0, L_0x1201f1cf0, C4<1>, C4<1>;
L_0x1201f1ed0 .functor OR 1, L_0x1201f19f0, L_0x1201f1cf0, C4<0>, C4<0>;
v0x117f9ff30_0 .net "Ainvert", 0 0, L_0x1201f1670;  1 drivers
v0x117f9ffc0_0 .net "a", 0 0, L_0x1201f3060;  1 drivers
v0x117f9d0e0_0 .net "a1", 0 0, L_0x1201f19f0;  1 drivers
v0x117f9d170_0 .net "a_and_b", 0 0, L_0x1201f1e20;  1 drivers
v0x117f9d200_0 .net "a_inv", 0 0, L_0x1201f17b0;  1 drivers
v0x117f9a320_0 .net "a_or_b", 0 0, L_0x1201f1ed0;  1 drivers
v0x117f9a3b0_0 .net "b", 0 0, L_0x1201e38e0;  1 drivers
v0x117f9a440_0 .net "b1", 0 0, L_0x1201f1cf0;  1 drivers
v0x117fc2410_0 .net "b_inv", 0 0, L_0x1201f0ab0;  1 drivers
v0x117fc24a0_0 .net "binvert", 0 0, L_0x1201f3560;  1 drivers
v0x117fc2530_0 .net "carryin", 0 0, L_0x1201f05e0;  alias, 1 drivers
v0x117fbf640_0 .net "carryout", 0 0, L_0x1201f2490;  alias, 1 drivers
L_0x1180b11c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x117fbf6d0_0 .net "less", 0 0, L_0x1180b11c8;  1 drivers
v0x117fbf760_0 .net "op", 1 0, L_0x1201f3680;  1 drivers
v0x117fbc870_0 .net "result", 0 0, L_0x1201f2e40;  1 drivers
v0x117fbc900_0 .net "sum", 0 0, L_0x1201f1a60;  1 drivers
S_0x117fb1130 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x117fe1b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201f2490 .functor OR 1, L_0x1201f2320, L_0x1201f1ff0, C4<0>, C4<0>;
v0x12008d050_0 .net "C", 0 0, L_0x1201f2490;  alias, 1 drivers
v0x12004b130_0 .net "C1", 0 0, L_0x1201f1ff0;  1 drivers
v0x12004b1c0_0 .net "C2", 0 0, L_0x1201f2320;  1 drivers
v0x120088ad0_0 .net "S", 0 0, L_0x1201f1a60;  alias, 1 drivers
v0x120088b60_0 .net "S1", 0 0, L_0x1201f1f80;  1 drivers
v0x1200883f0_0 .net "x", 0 0, L_0x1201f19f0;  alias, 1 drivers
v0x120088480_0 .net "y", 0 0, L_0x1201f1cf0;  alias, 1 drivers
v0x120083f00_0 .net "z", 0 0, L_0x1201f05e0;  alias, 1 drivers
S_0x117fae3a0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x117fb1130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201f1f80 .functor XOR 1, L_0x1201f19f0, L_0x1201f1cf0, C4<0>, C4<0>;
L_0x1201f1ff0 .functor AND 1, L_0x1201f19f0, L_0x1201f1cf0, C4<1>, C4<1>;
v0x117fae510_0 .net "C", 0 0, L_0x1201f1ff0;  alias, 1 drivers
v0x117fb12a0_0 .net "S", 0 0, L_0x1201f1f80;  alias, 1 drivers
v0x117fe1cf0_0 .net "x", 0 0, L_0x1201f19f0;  alias, 1 drivers
v0x12004f6b0_0 .net "y", 0 0, L_0x1201f1cf0;  alias, 1 drivers
S_0x117fab5a0 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x117fb1130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201f1a60 .functor XOR 1, L_0x1201f1f80, L_0x1201f05e0, C4<0>, C4<0>;
L_0x1201f2320 .functor AND 1, L_0x1201f1f80, L_0x1201f05e0, C4<1>, C4<1>;
v0x117fab710_0 .net "C", 0 0, L_0x1201f2320;  alias, 1 drivers
v0x12008d6a0_0 .net "S", 0 0, L_0x1201f1a60;  alias, 1 drivers
v0x12008d730_0 .net "x", 0 0, L_0x1201f1f80;  alias, 1 drivers
v0x12008cfc0_0 .net "y", 0 0, L_0x1201f05e0;  alias, 1 drivers
S_0x117fa87e0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x117fe1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201f1b20 .functor NOT 1, L_0x1201f3560, C4<0>, C4<0>, C4<0>;
L_0x1201f1bd0 .functor AND 1, L_0x1201e38e0, L_0x1201f1b20, C4<1>, C4<1>;
L_0x1201f1c80 .functor AND 1, L_0x1201f0ab0, L_0x1201f3560, C4<1>, C4<1>;
L_0x1201f1cf0 .functor OR 1, L_0x1201f1bd0, L_0x1201f1c80, C4<0>, C4<0>;
v0x117fa8950_0 .net "A", 0 0, L_0x1201e38e0;  alias, 1 drivers
v0x120083f90_0 .net "B", 0 0, L_0x1201f0ab0;  alias, 1 drivers
v0x120083820_0 .net "OUT", 0 0, L_0x1201f1cf0;  alias, 1 drivers
v0x1200838b0_0 .net "i0", 0 0, L_0x1201f1b20;  1 drivers
v0x12007f330_0 .net "i1", 0 0, L_0x1201f1bd0;  1 drivers
v0x12007f3c0_0 .net "i2", 0 0, L_0x1201f1c80;  1 drivers
v0x12007ec50_0 .net "select", 0 0, L_0x1201f3560;  alias, 1 drivers
S_0x117fa5a20 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x117fe1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201f2500 .functor NOT 1, L_0x1201f2570, C4<0>, C4<0>, C4<0>;
L_0x1201f2610 .functor NOT 1, L_0x1201f2680, C4<0>, C4<0>, C4<0>;
L_0x1201f2720 .functor AND 1, L_0x1201f1e20, L_0x1201f2610, L_0x1201f2500, C4<1>;
L_0x1201f2810 .functor AND 1, L_0x1201f1ed0, L_0x1201f2610, L_0x1201f28a0, C4<1>;
L_0x1201f2a00 .functor AND 1, L_0x1201f1a60, L_0x1201f2ac0, L_0x1201f2500, C4<1>;
L_0x1201f2ba0 .functor AND 1, L_0x1180b11c8, L_0x1201f2c50, L_0x1201f2d60, C4<1>;
L_0x1201f2e40 .functor OR 1, L_0x1201f2720, L_0x1201f2810, L_0x1201f2a00, L_0x1201f2ba0;
v0x12007ece0_0 .net "S0", 0 0, L_0x1201f2500;  1 drivers
v0x12004aa50_0 .net "S1", 0 0, L_0x1201f2610;  1 drivers
v0x12004aae0_0 .net *"_ivl_1", 0 0, L_0x1201f2570;  1 drivers
v0x12007a760_0 .net *"_ivl_11", 0 0, L_0x1201f2d60;  1 drivers
v0x12007a7f0_0 .net *"_ivl_3", 0 0, L_0x1201f2680;  1 drivers
v0x12007a080_0 .net *"_ivl_5", 0 0, L_0x1201f28a0;  1 drivers
v0x12007a110_0 .net *"_ivl_7", 0 0, L_0x1201f2ac0;  1 drivers
v0x120075b90_0 .net *"_ivl_9", 0 0, L_0x1201f2c50;  1 drivers
v0x120075c20_0 .net "i0", 0 0, L_0x1201f1e20;  alias, 1 drivers
v0x1200754b0_0 .net "i1", 0 0, L_0x1201f1ed0;  alias, 1 drivers
v0x120075540_0 .net "i2", 0 0, L_0x1201f1a60;  alias, 1 drivers
v0x120070fc0_0 .net "i3", 0 0, L_0x1180b11c8;  alias, 1 drivers
v0x120071050_0 .net "select", 1 0, L_0x1201f3680;  alias, 1 drivers
v0x1200708e0_0 .net "w1", 0 0, L_0x1201f2720;  1 drivers
v0x120070970_0 .net "w2", 0 0, L_0x1201f2810;  1 drivers
v0x120067810_0 .net "w3", 0 0, L_0x1201f2a00;  1 drivers
v0x1200678a0_0 .net "w4", 0 0, L_0x1201f2ba0;  1 drivers
v0x117f73130_0 .net "y", 0 0, L_0x1201f2e40;  alias, 1 drivers
L_0x1201f2570 .part L_0x1201f3680, 0, 1;
L_0x1201f2680 .part L_0x1201f3680, 1, 1;
L_0x1201f28a0 .part L_0x1201f3680, 0, 1;
L_0x1201f2ac0 .part L_0x1201f3680, 1, 1;
L_0x1201f2c50 .part L_0x1201f3680, 1, 1;
L_0x1201f2d60 .part L_0x1201f3680, 0, 1;
S_0x117fa2c60 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x117fe1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201f1820 .functor NOT 1, L_0x1201f1670, C4<0>, C4<0>, C4<0>;
L_0x1201f18d0 .functor AND 1, L_0x1201f3060, L_0x1201f1820, C4<1>, C4<1>;
L_0x1201f1980 .functor AND 1, L_0x1201f17b0, L_0x1201f1670, C4<1>, C4<1>;
L_0x1201f19f0 .functor OR 1, L_0x1201f18d0, L_0x1201f1980, C4<0>, C4<0>;
v0x117fa2dd0_0 .net "A", 0 0, L_0x1201f3060;  alias, 1 drivers
v0x117f731c0_0 .net "B", 0 0, L_0x1201f17b0;  alias, 1 drivers
v0x117f5d680_0 .net "OUT", 0 0, L_0x1201f19f0;  alias, 1 drivers
v0x117f5d710_0 .net "i0", 0 0, L_0x1201f1820;  1 drivers
v0x12000c630_0 .net "i1", 0 0, L_0x1201f18d0;  1 drivers
v0x12000c6c0_0 .net "i2", 0 0, L_0x1201f1980;  1 drivers
v0x117f9fea0_0 .net "select", 0 0, L_0x1201f1670;  alias, 1 drivers
S_0x117fb9aa0 .scope module, "alu12" "ALU1" 2 94, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201f3380 .functor NOT 1, L_0x1201f5060, C4<0>, C4<0>, C4<0>;
L_0x1201f2980 .functor NOT 1, L_0x1201f5180, C4<0>, C4<0>, C4<0>;
L_0x1201f3e40 .functor AND 1, L_0x1201f3a10, L_0x1201f3d10, C4<1>, C4<1>;
L_0x1201f3ef0 .functor OR 1, L_0x1201f3a10, L_0x1201f3d10, C4<0>, C4<0>;
v0x1200412b0_0 .net "Ainvert", 0 0, L_0x1201e59a0;  1 drivers
v0x120041340_0 .net "a", 0 0, L_0x1201f5060;  1 drivers
v0x1200413d0_0 .net "a1", 0 0, L_0x1201f3a10;  1 drivers
v0x120041460_0 .net "a_and_b", 0 0, L_0x1201f3e40;  1 drivers
v0x12003c6e0_0 .net "a_inv", 0 0, L_0x1201f3380;  1 drivers
v0x12003c770_0 .net "a_or_b", 0 0, L_0x1201f3ef0;  1 drivers
v0x12003c800_0 .net "b", 0 0, L_0x1201f5180;  1 drivers
v0x12003c890_0 .net "b1", 0 0, L_0x1201f3d10;  1 drivers
v0x120037b10_0 .net "b_inv", 0 0, L_0x1201f2980;  1 drivers
v0x120037ba0_0 .net "binvert", 0 0, L_0x1201f38a0;  1 drivers
v0x120037c30_0 .net "carryin", 0 0, L_0x1201f2490;  alias, 1 drivers
v0x120037cc0_0 .net "carryout", 0 0, L_0x1201f44b0;  alias, 1 drivers
L_0x1180b1210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120032f40_0 .net "less", 0 0, L_0x1180b1210;  1 drivers
v0x120032fd0_0 .net "op", 1 0, L_0x1201f56b0;  1 drivers
v0x120033060_0 .net "result", 0 0, L_0x1201f4e40;  1 drivers
v0x1200330f0_0 .net "sum", 0 0, L_0x1201f3a80;  1 drivers
S_0x117fb6cd0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x117fb9aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201f44b0 .functor OR 1, L_0x1201f4340, L_0x1201f4010, C4<0>, C4<0>;
v0x117fff8a0_0 .net "C", 0 0, L_0x1201f44b0;  alias, 1 drivers
v0x117fff930_0 .net "C1", 0 0, L_0x1201f4010;  1 drivers
v0x117fff9c0_0 .net "C2", 0 0, L_0x1201f4340;  1 drivers
v0x117fffa50_0 .net "S", 0 0, L_0x1201f3a80;  alias, 1 drivers
v0x12008f8a0_0 .net "S1", 0 0, L_0x1201f3fa0;  1 drivers
v0x12008f930_0 .net "x", 0 0, L_0x1201f3a10;  alias, 1 drivers
v0x12008f9c0_0 .net "y", 0 0, L_0x1201f3d10;  alias, 1 drivers
v0x12008fa50_0 .net "z", 0 0, L_0x1201f2490;  alias, 1 drivers
S_0x117fb3f00 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x117fb6cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201f3fa0 .functor XOR 1, L_0x1201f3a10, L_0x1201f3d10, C4<0>, C4<0>;
L_0x1201f4010 .functor AND 1, L_0x1201f3a10, L_0x1201f3d10, C4<1>, C4<1>;
v0x117fb4070_0 .net "C", 0 0, L_0x1201f4010;  alias, 1 drivers
v0x117fb6e40_0 .net "S", 0 0, L_0x1201f3fa0;  alias, 1 drivers
v0x117fb9c10_0 .net "x", 0 0, L_0x1201f3a10;  alias, 1 drivers
v0x120046e00_0 .net "y", 0 0, L_0x1201f3d10;  alias, 1 drivers
S_0x120046e90 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x117fb6cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201f3a80 .functor XOR 1, L_0x1201f3fa0, L_0x1201f2490, C4<0>, C4<0>;
L_0x1201f4340 .functor AND 1, L_0x1201f3fa0, L_0x1201f2490, C4<1>, C4<1>;
v0x117f4b720_0 .net "C", 0 0, L_0x1201f4340;  alias, 1 drivers
v0x117f4b7b0_0 .net "S", 0 0, L_0x1201f3a80;  alias, 1 drivers
v0x117f4b840_0 .net "x", 0 0, L_0x1201f3fa0;  alias, 1 drivers
v0x117f4b8d0_0 .net "y", 0 0, L_0x1201f2490;  alias, 1 drivers
S_0x120016860 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x117fb9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201f3b40 .functor NOT 1, L_0x1201f38a0, C4<0>, C4<0>, C4<0>;
L_0x1201f3bf0 .functor AND 1, L_0x1201f5180, L_0x1201f3b40, C4<1>, C4<1>;
L_0x1201f3ca0 .functor AND 1, L_0x1201f2980, L_0x1201f38a0, C4<1>, C4<1>;
L_0x1201f3d10 .functor OR 1, L_0x1201f3bf0, L_0x1201f3ca0, C4<0>, C4<0>;
v0x1200169d0_0 .net "A", 0 0, L_0x1201f5180;  alias, 1 drivers
v0x120011c90_0 .net "B", 0 0, L_0x1201f2980;  alias, 1 drivers
v0x120011d20_0 .net "OUT", 0 0, L_0x1201f3d10;  alias, 1 drivers
v0x120011db0_0 .net "i0", 0 0, L_0x1201f3b40;  1 drivers
v0x120011e40_0 .net "i1", 0 0, L_0x1201f3bf0;  1 drivers
v0x12001b430_0 .net "i2", 0 0, L_0x1201f3ca0;  1 drivers
v0x12001b4c0_0 .net "select", 0 0, L_0x1201f38a0;  alias, 1 drivers
S_0x120063320 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x117fb9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201f4520 .functor NOT 1, L_0x1201f4590, C4<0>, C4<0>, C4<0>;
L_0x1201f4630 .functor NOT 1, L_0x1201f46a0, C4<0>, C4<0>, C4<0>;
L_0x1201f4740 .functor AND 1, L_0x1201f3e40, L_0x1201f4630, L_0x1201f4520, C4<1>;
L_0x1201f4830 .functor AND 1, L_0x1201f3ef0, L_0x1201f4630, L_0x1201f48a0, C4<1>;
L_0x1201f4a00 .functor AND 1, L_0x1201f3a80, L_0x1201f4aa0, L_0x1201f4520, C4<1>;
L_0x1201f4b80 .functor AND 1, L_0x1180b1210, L_0x1201f4c50, L_0x1201f4d60, C4<1>;
L_0x1201f4e40 .functor OR 1, L_0x1201f4740, L_0x1201f4830, L_0x1201f4a00, L_0x1201f4b80;
v0x12001b550_0 .net "S0", 0 0, L_0x1201f4520;  1 drivers
v0x12001b5e0_0 .net "S1", 0 0, L_0x1201f4630;  1 drivers
v0x12005e750_0 .net *"_ivl_1", 0 0, L_0x1201f4590;  1 drivers
v0x12005e7e0_0 .net *"_ivl_11", 0 0, L_0x1201f4d60;  1 drivers
v0x12005e870_0 .net *"_ivl_3", 0 0, L_0x1201f46a0;  1 drivers
v0x12005e900_0 .net *"_ivl_5", 0 0, L_0x1201f48a0;  1 drivers
v0x120059b80_0 .net *"_ivl_7", 0 0, L_0x1201f4aa0;  1 drivers
v0x120059c10_0 .net *"_ivl_9", 0 0, L_0x1201f4c50;  1 drivers
v0x120059ca0_0 .net "i0", 0 0, L_0x1201f3e40;  alias, 1 drivers
v0x120059d30_0 .net "i1", 0 0, L_0x1201f3ef0;  alias, 1 drivers
v0x120054fb0_0 .net "i2", 0 0, L_0x1201f3a80;  alias, 1 drivers
v0x120055040_0 .net "i3", 0 0, L_0x1180b1210;  alias, 1 drivers
v0x1200550d0_0 .net "select", 1 0, L_0x1201f56b0;  alias, 1 drivers
v0x120055160_0 .net "w1", 0 0, L_0x1201f4740;  1 drivers
v0x1200503e0_0 .net "w2", 0 0, L_0x1201f4830;  1 drivers
v0x120050470_0 .net "w3", 0 0, L_0x1201f4a00;  1 drivers
v0x120050500_0 .net "w4", 0 0, L_0x1201f4b80;  1 drivers
v0x120050590_0 .net "y", 0 0, L_0x1201f4e40;  alias, 1 drivers
L_0x1201f4590 .part L_0x1201f56b0, 0, 1;
L_0x1201f46a0 .part L_0x1201f56b0, 1, 1;
L_0x1201f48a0 .part L_0x1201f56b0, 0, 1;
L_0x1201f4aa0 .part L_0x1201f56b0, 1, 1;
L_0x1201f4c50 .part L_0x1201f56b0, 1, 1;
L_0x1201f4d60 .part L_0x1201f56b0, 0, 1;
S_0x120067ef0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x117fb9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201f33f0 .functor NOT 1, L_0x1201e59a0, C4<0>, C4<0>, C4<0>;
L_0x1201f3460 .functor AND 1, L_0x1201f5060, L_0x1201f33f0, C4<1>, C4<1>;
L_0x1201f34d0 .functor AND 1, L_0x1201f3380, L_0x1201e59a0, C4<1>, C4<1>;
L_0x1201f3a10 .functor OR 1, L_0x1201f3460, L_0x1201f34d0, C4<0>, C4<0>;
v0x120068060_0 .net "A", 0 0, L_0x1201f5060;  alias, 1 drivers
v0x12004b910_0 .net "B", 0 0, L_0x1201f3380;  alias, 1 drivers
v0x12004b9a0_0 .net "OUT", 0 0, L_0x1201f3a10;  alias, 1 drivers
v0x120008500_0 .net "i0", 0 0, L_0x1201f33f0;  1 drivers
v0x120008590_0 .net "i1", 0 0, L_0x1201f3460;  1 drivers
v0x120008620_0 .net "i2", 0 0, L_0x1201f34d0;  1 drivers
v0x1200086b0_0 .net "select", 0 0, L_0x1201e59a0;  alias, 1 drivers
S_0x12002e370 .scope module, "alu13" "ALU1" 2 95, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201b9440 .functor NOT 1, L_0x1201f6e10, C4<0>, C4<0>, C4<0>;
L_0x1201f4980 .functor NOT 1, L_0x1201f54a0, C4<0>, C4<0>, C4<0>;
L_0x1201f5c00 .functor AND 1, L_0x1201f5850, L_0x1201f5ad0, C4<1>, C4<1>;
L_0x1201f5cb0 .functor OR 1, L_0x1201f5850, L_0x1201f5ad0, C4<0>, C4<0>;
v0x127e34de0_0 .net "Ainvert", 0 0, L_0x1201f55c0;  1 drivers
v0x127e34e70_0 .net "a", 0 0, L_0x1201f6e10;  1 drivers
v0x127e34f00_0 .net "a1", 0 0, L_0x1201f5850;  1 drivers
v0x127e34f90_0 .net "a_and_b", 0 0, L_0x1201f5c00;  1 drivers
v0x127e0aaf0_0 .net "a_inv", 0 0, L_0x1201b9440;  1 drivers
v0x127e0ab80_0 .net "a_or_b", 0 0, L_0x1201f5cb0;  1 drivers
v0x127e0ac10_0 .net "b", 0 0, L_0x1201f54a0;  1 drivers
v0x127e0aca0_0 .net "b1", 0 0, L_0x1201f5ad0;  1 drivers
v0x127e0ad30_0 .net "b_inv", 0 0, L_0x1201f4980;  1 drivers
v0x127e0f260_0 .net "binvert", 0 0, L_0x1201f6f30;  1 drivers
v0x127e0f2f0_0 .net "carryin", 0 0, L_0x1201f44b0;  alias, 1 drivers
v0x127e0f380_0 .net "carryout", 0 0, L_0x1201f6270;  alias, 1 drivers
L_0x1180b1258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127e0f410_0 .net "less", 0 0, L_0x1180b1258;  1 drivers
v0x127e0f4a0_0 .net "op", 1 0, L_0x1201f7050;  1 drivers
v0x127e2da80_0 .net "result", 0 0, L_0x1201f6c30;  1 drivers
v0x127e2db10_0 .net "sum", 0 0, L_0x1201f58c0;  1 drivers
S_0x1200297a0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x12002e370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201f6270 .functor OR 1, L_0x1201f6100, L_0x1201f5dd0, C4<0>, C4<0>;
v0x120084660_0 .net "C", 0 0, L_0x1201f6270;  alias, 1 drivers
v0x1200846f0_0 .net "C1", 0 0, L_0x1201f5dd0;  1 drivers
v0x120084780_0 .net "C2", 0 0, L_0x1201f6100;  1 drivers
v0x12007fa00_0 .net "S", 0 0, L_0x1201f58c0;  alias, 1 drivers
v0x12007fa90_0 .net "S1", 0 0, L_0x1201f5d60;  1 drivers
v0x12007fb20_0 .net "x", 0 0, L_0x1201f5850;  alias, 1 drivers
v0x12007fbb0_0 .net "y", 0 0, L_0x1201f5ad0;  alias, 1 drivers
v0x12007ae30_0 .net "z", 0 0, L_0x1201f44b0;  alias, 1 drivers
S_0x120024bd0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200297a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201f5d60 .functor XOR 1, L_0x1201f5850, L_0x1201f5ad0, C4<0>, C4<0>;
L_0x1201f5dd0 .functor AND 1, L_0x1201f5850, L_0x1201f5ad0, C4<1>, C4<1>;
v0x120024d40_0 .net "C", 0 0, L_0x1201f5dd0;  alias, 1 drivers
v0x120029910_0 .net "S", 0 0, L_0x1201f5d60;  alias, 1 drivers
v0x12008dd70_0 .net "x", 0 0, L_0x1201f5850;  alias, 1 drivers
v0x12008de00_0 .net "y", 0 0, L_0x1201f5ad0;  alias, 1 drivers
S_0x1200891a0 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200297a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201f58c0 .functor XOR 1, L_0x1201f5d60, L_0x1201f44b0, C4<0>, C4<0>;
L_0x1201f6100 .functor AND 1, L_0x1201f5d60, L_0x1201f44b0, C4<1>, C4<1>;
v0x120089310_0 .net "C", 0 0, L_0x1201f6100;  alias, 1 drivers
v0x12008de90_0 .net "S", 0 0, L_0x1201f58c0;  alias, 1 drivers
v0x12008df20_0 .net "x", 0 0, L_0x1201f5d60;  alias, 1 drivers
v0x1200845d0_0 .net "y", 0 0, L_0x1201f44b0;  alias, 1 drivers
S_0x12007aec0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x12002e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201f5940 .functor NOT 1, L_0x1201f6f30, C4<0>, C4<0>, C4<0>;
L_0x1201f59b0 .functor AND 1, L_0x1201f54a0, L_0x1201f5940, C4<1>, C4<1>;
L_0x1201f5a60 .functor AND 1, L_0x1201f4980, L_0x1201f6f30, C4<1>, C4<1>;
L_0x1201f5ad0 .functor OR 1, L_0x1201f59b0, L_0x1201f5a60, C4<0>, C4<0>;
v0x120076260_0 .net "A", 0 0, L_0x1201f54a0;  alias, 1 drivers
v0x1200762f0_0 .net "B", 0 0, L_0x1201f4980;  alias, 1 drivers
v0x120076380_0 .net "OUT", 0 0, L_0x1201f5ad0;  alias, 1 drivers
v0x120076410_0 .net "i0", 0 0, L_0x1201f5940;  1 drivers
v0x120071690_0 .net "i1", 0 0, L_0x1201f59b0;  1 drivers
v0x120071720_0 .net "i2", 0 0, L_0x1201f5a60;  1 drivers
v0x1200717b0_0 .net "select", 0 0, L_0x1201f6f30;  alias, 1 drivers
S_0x117f82680 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x12002e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201f62e0 .functor NOT 1, L_0x1201f6350, C4<0>, C4<0>, C4<0>;
L_0x1201f63f0 .functor NOT 1, L_0x1201f6460, C4<0>, C4<0>, C4<0>;
L_0x1201f6500 .functor AND 1, L_0x1201f5c00, L_0x1201f63f0, L_0x1201f62e0, C4<1>;
L_0x1201f65f0 .functor AND 1, L_0x1201f5cb0, L_0x1201f63f0, L_0x1201f66a0, C4<1>;
L_0x1201f6800 .functor AND 1, L_0x1201f58c0, L_0x1201f6890, L_0x1201f62e0, C4<1>;
L_0x1201f6970 .functor AND 1, L_0x1180b1258, L_0x1201f6a40, L_0x1201f6b50, C4<1>;
L_0x1201f6c30 .functor OR 1, L_0x1201f6500, L_0x1201f65f0, L_0x1201f6800, L_0x1201f6970;
v0x117f827f0_0 .net "S0", 0 0, L_0x1201f62e0;  1 drivers
v0x117f6f3b0_0 .net "S1", 0 0, L_0x1201f63f0;  1 drivers
v0x117f6f440_0 .net *"_ivl_1", 0 0, L_0x1201f6350;  1 drivers
v0x117f6f4d0_0 .net *"_ivl_11", 0 0, L_0x1201f6b50;  1 drivers
v0x117f6f560_0 .net *"_ivl_3", 0 0, L_0x1201f6460;  1 drivers
v0x117fc49f0_0 .net *"_ivl_5", 0 0, L_0x1201f66a0;  1 drivers
v0x117fc4a80_0 .net *"_ivl_7", 0 0, L_0x1201f6890;  1 drivers
v0x117fc4b10_0 .net *"_ivl_9", 0 0, L_0x1201f6a40;  1 drivers
v0x117fc4ba0_0 .net "i0", 0 0, L_0x1201f5c00;  alias, 1 drivers
v0x117f97470_0 .net "i1", 0 0, L_0x1201f5cb0;  alias, 1 drivers
v0x117f97500_0 .net "i2", 0 0, L_0x1201f58c0;  alias, 1 drivers
v0x117f97590_0 .net "i3", 0 0, L_0x1180b1258;  alias, 1 drivers
v0x117f97620_0 .net "select", 1 0, L_0x1201f7050;  alias, 1 drivers
v0x127e4dc20_0 .net "w1", 0 0, L_0x1201f6500;  1 drivers
v0x127e4dcb0_0 .net "w2", 0 0, L_0x1201f65f0;  1 drivers
v0x127e4dd40_0 .net "w3", 0 0, L_0x1201f6800;  1 drivers
v0x127e4ddd0_0 .net "w4", 0 0, L_0x1201f6970;  1 drivers
v0x127e4de60_0 .net "y", 0 0, L_0x1201f6c30;  alias, 1 drivers
L_0x1201f6350 .part L_0x1201f7050, 0, 1;
L_0x1201f6460 .part L_0x1201f7050, 1, 1;
L_0x1201f66a0 .part L_0x1201f7050, 0, 1;
L_0x1201f6890 .part L_0x1201f7050, 1, 1;
L_0x1201f6a40 .part L_0x1201f7050, 1, 1;
L_0x1201f6b50 .part L_0x1201f7050, 0, 1;
S_0x127e291d0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x12002e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201b94b0 .functor NOT 1, L_0x1201f55c0, C4<0>, C4<0>, C4<0>;
L_0x1201b9520 .functor AND 1, L_0x1201f6e10, L_0x1201b94b0, C4<1>, C4<1>;
L_0x1201b9590 .functor AND 1, L_0x1201b9440, L_0x1201f55c0, C4<1>, C4<1>;
L_0x1201f5850 .functor OR 1, L_0x1201b9520, L_0x1201b9590, C4<0>, C4<0>;
v0x127e29340_0 .net "A", 0 0, L_0x1201f6e10;  alias, 1 drivers
v0x127e25380_0 .net "B", 0 0, L_0x1201b9440;  alias, 1 drivers
v0x127e25410_0 .net "OUT", 0 0, L_0x1201f5850;  alias, 1 drivers
v0x127e254a0_0 .net "i0", 0 0, L_0x1201b94b0;  1 drivers
v0x127e25530_0 .net "i1", 0 0, L_0x1201b9520;  1 drivers
v0x127e255c0_0 .net "i2", 0 0, L_0x1201b9590;  1 drivers
v0x127e34d50_0 .net "select", 0 0, L_0x1201f55c0;  alias, 1 drivers
S_0x127e2dba0 .scope module, "alu14" "ALU1" 2 96, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201f71d0 .functor NOT 1, L_0x1201f8cf0, C4<0>, C4<0>, C4<0>;
L_0x1201f6780 .functor NOT 1, L_0x1201f8e10, C4<0>, C4<0>, C4<0>;
L_0x1201f7ac0 .functor AND 1, L_0x1201f7390, L_0x1201f7990, C4<1>, C4<1>;
L_0x1201f7b70 .functor OR 1, L_0x1201f7390, L_0x1201f7990, C4<0>, C4<0>;
v0x127e3f480_0 .net "Ainvert", 0 0, L_0x1201f7500;  1 drivers
v0x117ff04f0_0 .net "a", 0 0, L_0x1201f8cf0;  1 drivers
v0x117ff0580_0 .net "a1", 0 0, L_0x1201f7390;  1 drivers
v0x117ff0610_0 .net "a_and_b", 0 0, L_0x1201f7ac0;  1 drivers
v0x117ff06a0_0 .net "a_inv", 0 0, L_0x1201f71d0;  1 drivers
v0x117ff0730_0 .net "a_or_b", 0 0, L_0x1201f7b70;  1 drivers
v0x120092370_0 .net "b", 0 0, L_0x1201f8e10;  1 drivers
v0x120092400_0 .net "b1", 0 0, L_0x1201f7990;  1 drivers
v0x120092490_0 .net "b_inv", 0 0, L_0x1201f6780;  1 drivers
v0x120092520_0 .net "binvert", 0 0, L_0x1201f7620;  1 drivers
v0x1200925b0_0 .net "carryin", 0 0, L_0x1201f6270;  alias, 1 drivers
v0x120092640_0 .net "carryout", 0 0, L_0x1201f8130;  alias, 1 drivers
L_0x1180b12a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200926d0_0 .net "less", 0 0, L_0x1180b12a0;  1 drivers
v0x120092760_0 .net "op", 1 0, L_0x1201f9190;  1 drivers
v0x1200927f0_0 .net "result", 0 0, L_0x1201f8ad0;  1 drivers
v0x120092880_0 .net "sum", 0 0, L_0x1201f7740;  1 drivers
S_0x127e2f010 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x127e2dba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201f8130 .functor OR 1, L_0x1201f7fc0, L_0x1201f7c90, C4<0>, C4<0>;
v0x127e0d9f0_0 .net "C", 0 0, L_0x1201f8130;  alias, 1 drivers
v0x127e0da80_0 .net "C1", 0 0, L_0x1201f7c90;  1 drivers
v0x127e3d4d0_0 .net "C2", 0 0, L_0x1201f7fc0;  1 drivers
v0x127e3d560_0 .net "S", 0 0, L_0x1201f7740;  alias, 1 drivers
v0x127e3d5f0_0 .net "S1", 0 0, L_0x1201f7c20;  1 drivers
v0x127e3d680_0 .net "x", 0 0, L_0x1201f7390;  alias, 1 drivers
v0x127e3d710_0 .net "y", 0 0, L_0x1201f7990;  alias, 1 drivers
v0x127e40420_0 .net "z", 0 0, L_0x1201f6270;  alias, 1 drivers
S_0x127e46320 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x127e2f010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201f7c20 .functor XOR 1, L_0x1201f7390, L_0x1201f7990, C4<0>, C4<0>;
L_0x1201f7c90 .functor AND 1, L_0x1201f7390, L_0x1201f7990, C4<1>, C4<1>;
v0x127e2f180_0 .net "C", 0 0, L_0x1201f7c90;  alias, 1 drivers
v0x127e46490_0 .net "S", 0 0, L_0x1201f7c20;  alias, 1 drivers
v0x127e46520_0 .net "x", 0 0, L_0x1201f7390;  alias, 1 drivers
v0x127e08060_0 .net "y", 0 0, L_0x1201f7990;  alias, 1 drivers
S_0x127e080f0 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x127e2f010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201f7740 .functor XOR 1, L_0x1201f7c20, L_0x1201f6270, C4<0>, C4<0>;
L_0x1201f7fc0 .functor AND 1, L_0x1201f7c20, L_0x1201f6270, C4<1>, C4<1>;
v0x127e08260_0 .net "C", 0 0, L_0x1201f7fc0;  alias, 1 drivers
v0x127e0d840_0 .net "S", 0 0, L_0x1201f7740;  alias, 1 drivers
v0x127e0d8d0_0 .net "x", 0 0, L_0x1201f7c20;  alias, 1 drivers
v0x127e0d960_0 .net "y", 0 0, L_0x1201f6270;  alias, 1 drivers
S_0x127e404b0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x127e2dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201f77c0 .functor NOT 1, L_0x1201f7620, C4<0>, C4<0>, C4<0>;
L_0x1201f7870 .functor AND 1, L_0x1201f8e10, L_0x1201f77c0, C4<1>, C4<1>;
L_0x1201f7920 .functor AND 1, L_0x1201f6780, L_0x1201f7620, C4<1>, C4<1>;
L_0x1201f7990 .functor OR 1, L_0x1201f7870, L_0x1201f7920, C4<0>, C4<0>;
v0x127e40620_0 .net "A", 0 0, L_0x1201f8e10;  alias, 1 drivers
v0x127e41c40_0 .net "B", 0 0, L_0x1201f6780;  alias, 1 drivers
v0x127e41cd0_0 .net "OUT", 0 0, L_0x1201f7990;  alias, 1 drivers
v0x127e41d60_0 .net "i0", 0 0, L_0x1201f77c0;  1 drivers
v0x127e41df0_0 .net "i1", 0 0, L_0x1201f7870;  1 drivers
v0x127e41e80_0 .net "i2", 0 0, L_0x1201f7920;  1 drivers
v0x127e47aa0_0 .net "select", 0 0, L_0x1201f7620;  alias, 1 drivers
S_0x127e47b30 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x127e2dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201f81a0 .functor NOT 1, L_0x1201f8210, C4<0>, C4<0>, C4<0>;
L_0x1201f82b0 .functor NOT 1, L_0x1201f8320, C4<0>, C4<0>, C4<0>;
L_0x1201f83c0 .functor AND 1, L_0x1201f7ac0, L_0x1201f82b0, L_0x1201f81a0, C4<1>;
L_0x1201f84b0 .functor AND 1, L_0x1201f7b70, L_0x1201f82b0, L_0x1201f8560, C4<1>;
L_0x1201f86c0 .functor AND 1, L_0x1201f7740, L_0x1201f8760, L_0x1201f81a0, C4<1>;
L_0x1201f8840 .functor AND 1, L_0x1180b12a0, L_0x1201f8910, L_0x1201f89f0, C4<1>;
L_0x1201f8ad0 .functor OR 1, L_0x1201f83c0, L_0x1201f84b0, L_0x1201f86c0, L_0x1201f8840;
v0x127e22180_0 .net "S0", 0 0, L_0x1201f81a0;  1 drivers
v0x127e22210_0 .net "S1", 0 0, L_0x1201f82b0;  1 drivers
v0x127e222a0_0 .net *"_ivl_1", 0 0, L_0x1201f8210;  1 drivers
v0x127e22330_0 .net *"_ivl_11", 0 0, L_0x1201f89f0;  1 drivers
v0x127e223c0_0 .net *"_ivl_3", 0 0, L_0x1201f8320;  1 drivers
v0x127e1efd0_0 .net *"_ivl_5", 0 0, L_0x1201f8560;  1 drivers
v0x127e1f060_0 .net *"_ivl_7", 0 0, L_0x1201f8760;  1 drivers
v0x127e1f0f0_0 .net *"_ivl_9", 0 0, L_0x1201f8910;  1 drivers
v0x127e1f180_0 .net "i0", 0 0, L_0x1201f7ac0;  alias, 1 drivers
v0x127e1f210_0 .net "i1", 0 0, L_0x1201f7b70;  alias, 1 drivers
v0x127e121a0_0 .net "i2", 0 0, L_0x1201f7740;  alias, 1 drivers
v0x127e12230_0 .net "i3", 0 0, L_0x1180b12a0;  alias, 1 drivers
v0x127e122c0_0 .net "select", 1 0, L_0x1201f9190;  alias, 1 drivers
v0x127e12350_0 .net "w1", 0 0, L_0x1201f83c0;  1 drivers
v0x127e123e0_0 .net "w2", 0 0, L_0x1201f84b0;  1 drivers
v0x127e109b0_0 .net "w3", 0 0, L_0x1201f86c0;  1 drivers
v0x127e10a40_0 .net "w4", 0 0, L_0x1201f8840;  1 drivers
v0x127e10bd0_0 .net "y", 0 0, L_0x1201f8ad0;  alias, 1 drivers
L_0x1201f8210 .part L_0x1201f9190, 0, 1;
L_0x1201f8320 .part L_0x1201f9190, 1, 1;
L_0x1201f8560 .part L_0x1201f9190, 0, 1;
L_0x1201f8760 .part L_0x1201f9190, 1, 1;
L_0x1201f8910 .part L_0x1201f9190, 1, 1;
L_0x1201f89f0 .part L_0x1201f9190, 0, 1;
S_0x127e09150 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x127e2dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201f7240 .functor NOT 1, L_0x1201f7500, C4<0>, C4<0>, C4<0>;
L_0x1201f72b0 .functor AND 1, L_0x1201f8cf0, L_0x1201f7240, C4<1>, C4<1>;
L_0x1201f7320 .functor AND 1, L_0x1201f71d0, L_0x1201f7500, C4<1>, C4<1>;
L_0x1201f7390 .functor OR 1, L_0x1201f72b0, L_0x1201f7320, C4<0>, C4<0>;
v0x127e092c0_0 .net "A", 0 0, L_0x1201f8cf0;  alias, 1 drivers
v0x127e09350_0 .net "B", 0 0, L_0x1201f71d0;  alias, 1 drivers
v0x127e093e0_0 .net "OUT", 0 0, L_0x1201f7390;  alias, 1 drivers
v0x127e3f240_0 .net "i0", 0 0, L_0x1201f7240;  1 drivers
v0x127e3f2d0_0 .net "i1", 0 0, L_0x1201f72b0;  1 drivers
v0x127e3f360_0 .net "i2", 0 0, L_0x1201f7320;  1 drivers
v0x127e3f3f0_0 .net "select", 0 0, L_0x1201f7500;  alias, 1 drivers
S_0x120092910 .scope module, "alu15" "ALUmsb" 2 97, 2 127 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201f9330 .functor NOT 1, L_0x1201fabd0, C4<0>, C4<0>, C4<0>;
L_0x1201f8640 .functor NOT 1, L_0x1201f8f30, C4<0>, C4<0>, C4<0>;
L_0x1201f99a0 .functor AND 1, L_0x1201f9570, L_0x1201f9870, C4<1>, C4<1>;
L_0x1201f9a50 .functor OR 1, L_0x1201f9570, L_0x1201f9870, C4<0>, C4<0>;
v0x120095090_0 .net "a", 0 0, L_0x1201fabd0;  1 drivers
v0x120095120_0 .net "a1", 0 0, L_0x1201f9570;  1 drivers
v0x1200951b0_0 .net "a_and_b", 0 0, L_0x1201f99a0;  1 drivers
v0x120095240_0 .net "a_inv", 0 0, L_0x1201f9330;  1 drivers
v0x1200952d0_0 .net "a_or_b", 0 0, L_0x1201f9a50;  1 drivers
v0x120095360_0 .net "ainvert", 0 0, L_0x1201f9050;  1 drivers
v0x1200953f0_0 .net "b", 0 0, L_0x1201f8f30;  1 drivers
v0x120095480_0 .net "b1", 0 0, L_0x1201f9870;  1 drivers
v0x120095510_0 .net "b_inv", 0 0, L_0x1201f8640;  1 drivers
v0x1200955a0_0 .net "binvert", 0 0, L_0x1201faf70;  1 drivers
v0x120095630_0 .net "carryin", 0 0, L_0x1201f8130;  alias, 1 drivers
v0x1200956c0_0 .net "carryout", 0 0, L_0x1201fa010;  alias, 1 drivers
L_0x1180b12e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120095750_0 .net "less", 0 0, L_0x1180b12e8;  1 drivers
v0x1200957e0_0 .net "op", 1 0, L_0x1201fb090;  1 drivers
v0x120095870_0 .net "result", 0 0, L_0x1201fa9b0;  1 drivers
v0x120095900_0 .net "sum", 0 0, L_0x1201f95e0;  1 drivers
S_0x120092b60 .scope module, "adder1" "fulladder" 2 140, 2 13 0, S_0x120092910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201fa010 .functor OR 1, L_0x1201f9ea0, L_0x1201f9b70, C4<0>, C4<0>;
v0x120093430_0 .net "C", 0 0, L_0x1201fa010;  alias, 1 drivers
v0x1200934c0_0 .net "C1", 0 0, L_0x1201f9b70;  1 drivers
v0x120093550_0 .net "C2", 0 0, L_0x1201f9ea0;  1 drivers
v0x1200935e0_0 .net "S", 0 0, L_0x1201f95e0;  alias, 1 drivers
v0x120093670_0 .net "S1", 0 0, L_0x1201f9b00;  1 drivers
v0x120093700_0 .net "x", 0 0, L_0x1201f9570;  alias, 1 drivers
v0x120093790_0 .net "y", 0 0, L_0x1201f9870;  alias, 1 drivers
v0x120093820_0 .net "z", 0 0, L_0x1201f8130;  alias, 1 drivers
S_0x120092cd0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x120092b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201f9b00 .functor XOR 1, L_0x1201f9570, L_0x1201f9870, C4<0>, C4<0>;
L_0x1201f9b70 .functor AND 1, L_0x1201f9570, L_0x1201f9870, C4<1>, C4<1>;
v0x120092e40_0 .net "C", 0 0, L_0x1201f9b70;  alias, 1 drivers
v0x120092ed0_0 .net "S", 0 0, L_0x1201f9b00;  alias, 1 drivers
v0x120092f60_0 .net "x", 0 0, L_0x1201f9570;  alias, 1 drivers
v0x120092ff0_0 .net "y", 0 0, L_0x1201f9870;  alias, 1 drivers
S_0x120093080 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x120092b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201f95e0 .functor XOR 1, L_0x1201f9b00, L_0x1201f8130, C4<0>, C4<0>;
L_0x1201f9ea0 .functor AND 1, L_0x1201f9b00, L_0x1201f8130, C4<1>, C4<1>;
v0x1200931f0_0 .net "C", 0 0, L_0x1201f9ea0;  alias, 1 drivers
v0x120093280_0 .net "S", 0 0, L_0x1201f95e0;  alias, 1 drivers
v0x120093310_0 .net "x", 0 0, L_0x1201f9b00;  alias, 1 drivers
v0x1200933a0_0 .net "y", 0 0, L_0x1201f8130;  alias, 1 drivers
S_0x1200938b0 .scope module, "mux1" "mux2x1" 2 137, 2 53 0, S_0x120092910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201f96a0 .functor NOT 1, L_0x1201faf70, C4<0>, C4<0>, C4<0>;
L_0x1201f9750 .functor AND 1, L_0x1201f8f30, L_0x1201f96a0, C4<1>, C4<1>;
L_0x1201f9800 .functor AND 1, L_0x1201f8640, L_0x1201faf70, C4<1>, C4<1>;
L_0x1201f9870 .functor OR 1, L_0x1201f9750, L_0x1201f9800, C4<0>, C4<0>;
v0x120093a20_0 .net "A", 0 0, L_0x1201f8f30;  alias, 1 drivers
v0x120093ab0_0 .net "B", 0 0, L_0x1201f8640;  alias, 1 drivers
v0x120093b40_0 .net "OUT", 0 0, L_0x1201f9870;  alias, 1 drivers
v0x120093bd0_0 .net "i0", 0 0, L_0x1201f96a0;  1 drivers
v0x120093c60_0 .net "i1", 0 0, L_0x1201f9750;  1 drivers
v0x120093cf0_0 .net "i2", 0 0, L_0x1201f9800;  1 drivers
v0x120093d80_0 .net "select", 0 0, L_0x1201faf70;  alias, 1 drivers
S_0x120093e10 .scope module, "mux2" "mux4x1" 2 141, 2 23 0, S_0x120092910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201fa080 .functor NOT 1, L_0x1201fa0f0, C4<0>, C4<0>, C4<0>;
L_0x1201fa190 .functor NOT 1, L_0x1201fa200, C4<0>, C4<0>, C4<0>;
L_0x1201fa2a0 .functor AND 1, L_0x1201f99a0, L_0x1201fa190, L_0x1201fa080, C4<1>;
L_0x1201fa390 .functor AND 1, L_0x1201f9a50, L_0x1201fa190, L_0x1201fa440, C4<1>;
L_0x1201fa5a0 .functor AND 1, L_0x1201f95e0, L_0x1201fa640, L_0x1201fa080, C4<1>;
L_0x1201fa720 .functor AND 1, L_0x1180b12e8, L_0x1201fa7f0, L_0x1201fa8d0, C4<1>;
L_0x1201fa9b0 .functor OR 1, L_0x1201fa2a0, L_0x1201fa390, L_0x1201fa5a0, L_0x1201fa720;
v0x120094010_0 .net "S0", 0 0, L_0x1201fa080;  1 drivers
v0x1200940a0_0 .net "S1", 0 0, L_0x1201fa190;  1 drivers
v0x120094130_0 .net *"_ivl_1", 0 0, L_0x1201fa0f0;  1 drivers
v0x1200941c0_0 .net *"_ivl_11", 0 0, L_0x1201fa8d0;  1 drivers
v0x120094250_0 .net *"_ivl_3", 0 0, L_0x1201fa200;  1 drivers
v0x1200942e0_0 .net *"_ivl_5", 0 0, L_0x1201fa440;  1 drivers
v0x120094370_0 .net *"_ivl_7", 0 0, L_0x1201fa640;  1 drivers
v0x120094400_0 .net *"_ivl_9", 0 0, L_0x1201fa7f0;  1 drivers
v0x120094490_0 .net "i0", 0 0, L_0x1201f99a0;  alias, 1 drivers
v0x120094520_0 .net "i1", 0 0, L_0x1201f9a50;  alias, 1 drivers
v0x1200945b0_0 .net "i2", 0 0, L_0x1201f95e0;  alias, 1 drivers
v0x120094640_0 .net "i3", 0 0, L_0x1180b12e8;  alias, 1 drivers
v0x1200946d0_0 .net "select", 1 0, L_0x1201fb090;  alias, 1 drivers
v0x120094760_0 .net "w1", 0 0, L_0x1201fa2a0;  1 drivers
v0x1200947f0_0 .net "w2", 0 0, L_0x1201fa390;  1 drivers
v0x120094880_0 .net "w3", 0 0, L_0x1201fa5a0;  1 drivers
v0x120094910_0 .net "w4", 0 0, L_0x1201fa720;  1 drivers
v0x120094aa0_0 .net "y", 0 0, L_0x1201fa9b0;  alias, 1 drivers
L_0x1201fa0f0 .part L_0x1201fb090, 0, 1;
L_0x1201fa200 .part L_0x1201fb090, 1, 1;
L_0x1201fa440 .part L_0x1201fb090, 0, 1;
L_0x1201fa640 .part L_0x1201fb090, 1, 1;
L_0x1201fa7f0 .part L_0x1201fb090, 1, 1;
L_0x1201fa8d0 .part L_0x1201fb090, 0, 1;
S_0x120094b30 .scope module, "x1" "mux2x1" 2 136, 2 53 0, S_0x120092910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201f93a0 .functor NOT 1, L_0x1201f9050, C4<0>, C4<0>, C4<0>;
L_0x1201f9450 .functor AND 1, L_0x1201fabd0, L_0x1201f93a0, C4<1>, C4<1>;
L_0x1201f9500 .functor AND 1, L_0x1201f9330, L_0x1201f9050, C4<1>, C4<1>;
L_0x1201f9570 .functor OR 1, L_0x1201f9450, L_0x1201f9500, C4<0>, C4<0>;
v0x120094ca0_0 .net "A", 0 0, L_0x1201fabd0;  alias, 1 drivers
v0x120094d30_0 .net "B", 0 0, L_0x1201f9330;  alias, 1 drivers
v0x120094dc0_0 .net "OUT", 0 0, L_0x1201f9570;  alias, 1 drivers
v0x120094e50_0 .net "i0", 0 0, L_0x1201f93a0;  1 drivers
v0x120094ee0_0 .net "i1", 0 0, L_0x1201f9450;  1 drivers
v0x120094f70_0 .net "i2", 0 0, L_0x1201f9500;  1 drivers
v0x120095000_0 .net "select", 0 0, L_0x1201f9050;  alias, 1 drivers
S_0x120095990 .scope module, "alu2" "ALU1" 2 84, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201dd2a0 .functor NOT 1, L_0x1201e18c0, C4<0>, C4<0>, C4<0>;
L_0x1201e00c0 .functor NOT 1, L_0x1201e19e0, C4<0>, C4<0>, C4<0>;
L_0x1201e06f0 .functor AND 1, L_0x1201e02c0, L_0x1201e05c0, C4<1>, C4<1>;
L_0x1201e07a0 .functor OR 1, L_0x1201e02c0, L_0x1201e05c0, C4<0>, C4<0>;
v0x120098110_0 .net "Ainvert", 0 0, L_0x1201e1b70;  1 drivers
v0x1200981a0_0 .net "a", 0 0, L_0x1201e18c0;  1 drivers
v0x120098230_0 .net "a1", 0 0, L_0x1201e02c0;  1 drivers
v0x1200982c0_0 .net "a_and_b", 0 0, L_0x1201e06f0;  1 drivers
v0x120098350_0 .net "a_inv", 0 0, L_0x1201dd2a0;  1 drivers
v0x1200983e0_0 .net "a_or_b", 0 0, L_0x1201e07a0;  1 drivers
v0x120098470_0 .net "b", 0 0, L_0x1201e19e0;  1 drivers
v0x120098500_0 .net "b1", 0 0, L_0x1201e05c0;  1 drivers
v0x120098590_0 .net "b_inv", 0 0, L_0x1201e00c0;  1 drivers
v0x120098620_0 .net "binvert", 0 0, L_0x1201e1c90;  1 drivers
v0x1200986b0_0 .net "carryin", 0 0, L_0x1201ded80;  alias, 1 drivers
v0x120098740_0 .net "carryout", 0 0, L_0x1201e0d60;  alias, 1 drivers
L_0x1180b0f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200987d0_0 .net "less", 0 0, L_0x1180b0f40;  1 drivers
v0x120098860_0 .net "op", 1 0, L_0x1201e1e30;  1 drivers
v0x1200988f0_0 .net "result", 0 0, L_0x1201e16a0;  1 drivers
v0x120098980_0 .net "sum", 0 0, L_0x1201e0330;  1 drivers
S_0x120095be0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x120095990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201e0d60 .functor OR 1, L_0x1201e0bf0, L_0x1201e08c0, C4<0>, C4<0>;
v0x1200964b0_0 .net "C", 0 0, L_0x1201e0d60;  alias, 1 drivers
v0x120096540_0 .net "C1", 0 0, L_0x1201e08c0;  1 drivers
v0x1200965d0_0 .net "C2", 0 0, L_0x1201e0bf0;  1 drivers
v0x120096660_0 .net "S", 0 0, L_0x1201e0330;  alias, 1 drivers
v0x1200966f0_0 .net "S1", 0 0, L_0x1201e0850;  1 drivers
v0x120096780_0 .net "x", 0 0, L_0x1201e02c0;  alias, 1 drivers
v0x120096810_0 .net "y", 0 0, L_0x1201e05c0;  alias, 1 drivers
v0x1200968a0_0 .net "z", 0 0, L_0x1201ded80;  alias, 1 drivers
S_0x120095d50 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x120095be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201e0850 .functor XOR 1, L_0x1201e02c0, L_0x1201e05c0, C4<0>, C4<0>;
L_0x1201e08c0 .functor AND 1, L_0x1201e02c0, L_0x1201e05c0, C4<1>, C4<1>;
v0x120095ec0_0 .net "C", 0 0, L_0x1201e08c0;  alias, 1 drivers
v0x120095f50_0 .net "S", 0 0, L_0x1201e0850;  alias, 1 drivers
v0x120095fe0_0 .net "x", 0 0, L_0x1201e02c0;  alias, 1 drivers
v0x120096070_0 .net "y", 0 0, L_0x1201e05c0;  alias, 1 drivers
S_0x120096100 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x120095be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201e0330 .functor XOR 1, L_0x1201e0850, L_0x1201ded80, C4<0>, C4<0>;
L_0x1201e0bf0 .functor AND 1, L_0x1201e0850, L_0x1201ded80, C4<1>, C4<1>;
v0x120096270_0 .net "C", 0 0, L_0x1201e0bf0;  alias, 1 drivers
v0x120096300_0 .net "S", 0 0, L_0x1201e0330;  alias, 1 drivers
v0x120096390_0 .net "x", 0 0, L_0x1201e0850;  alias, 1 drivers
v0x120096420_0 .net "y", 0 0, L_0x1201ded80;  alias, 1 drivers
S_0x120096930 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x120095990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201e03f0 .functor NOT 1, L_0x1201e1c90, C4<0>, C4<0>, C4<0>;
L_0x1201e04a0 .functor AND 1, L_0x1201e19e0, L_0x1201e03f0, C4<1>, C4<1>;
L_0x1201e0550 .functor AND 1, L_0x1201e00c0, L_0x1201e1c90, C4<1>, C4<1>;
L_0x1201e05c0 .functor OR 1, L_0x1201e04a0, L_0x1201e0550, C4<0>, C4<0>;
v0x120096aa0_0 .net "A", 0 0, L_0x1201e19e0;  alias, 1 drivers
v0x120096b30_0 .net "B", 0 0, L_0x1201e00c0;  alias, 1 drivers
v0x120096bc0_0 .net "OUT", 0 0, L_0x1201e05c0;  alias, 1 drivers
v0x120096c50_0 .net "i0", 0 0, L_0x1201e03f0;  1 drivers
v0x120096ce0_0 .net "i1", 0 0, L_0x1201e04a0;  1 drivers
v0x120096d70_0 .net "i2", 0 0, L_0x1201e0550;  1 drivers
v0x120096e00_0 .net "select", 0 0, L_0x1201e1c90;  alias, 1 drivers
S_0x120096e90 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x120095990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201e0dd0 .functor NOT 1, L_0x1201e0e40, C4<0>, C4<0>, C4<0>;
L_0x1201e0ee0 .functor NOT 1, L_0x1201e0f50, C4<0>, C4<0>, C4<0>;
L_0x1201e0ff0 .functor AND 1, L_0x1201e06f0, L_0x1201e0ee0, L_0x1201e0dd0, C4<1>;
L_0x1201e10e0 .functor AND 1, L_0x1201e07a0, L_0x1201e0ee0, L_0x1201e1150, C4<1>;
L_0x1201e12b0 .functor AND 1, L_0x1201e0330, L_0x1201e1350, L_0x1201e0dd0, C4<1>;
L_0x1201e1430 .functor AND 1, L_0x1180b0f40, L_0x1201e14e0, L_0x1201e15c0, C4<1>;
L_0x1201e16a0 .functor OR 1, L_0x1201e0ff0, L_0x1201e10e0, L_0x1201e12b0, L_0x1201e1430;
v0x120097090_0 .net "S0", 0 0, L_0x1201e0dd0;  1 drivers
v0x120097120_0 .net "S1", 0 0, L_0x1201e0ee0;  1 drivers
v0x1200971b0_0 .net *"_ivl_1", 0 0, L_0x1201e0e40;  1 drivers
v0x120097240_0 .net *"_ivl_11", 0 0, L_0x1201e15c0;  1 drivers
v0x1200972d0_0 .net *"_ivl_3", 0 0, L_0x1201e0f50;  1 drivers
v0x120097360_0 .net *"_ivl_5", 0 0, L_0x1201e1150;  1 drivers
v0x1200973f0_0 .net *"_ivl_7", 0 0, L_0x1201e1350;  1 drivers
v0x120097480_0 .net *"_ivl_9", 0 0, L_0x1201e14e0;  1 drivers
v0x120097510_0 .net "i0", 0 0, L_0x1201e06f0;  alias, 1 drivers
v0x1200975a0_0 .net "i1", 0 0, L_0x1201e07a0;  alias, 1 drivers
v0x120097630_0 .net "i2", 0 0, L_0x1201e0330;  alias, 1 drivers
v0x1200976c0_0 .net "i3", 0 0, L_0x1180b0f40;  alias, 1 drivers
v0x120097750_0 .net "select", 1 0, L_0x1201e1e30;  alias, 1 drivers
v0x1200977e0_0 .net "w1", 0 0, L_0x1201e0ff0;  1 drivers
v0x120097870_0 .net "w2", 0 0, L_0x1201e10e0;  1 drivers
v0x120097900_0 .net "w3", 0 0, L_0x1201e12b0;  1 drivers
v0x120097990_0 .net "w4", 0 0, L_0x1201e1430;  1 drivers
v0x120097b20_0 .net "y", 0 0, L_0x1201e16a0;  alias, 1 drivers
L_0x1201e0e40 .part L_0x1201e1e30, 0, 1;
L_0x1201e0f50 .part L_0x1201e1e30, 1, 1;
L_0x1201e1150 .part L_0x1201e1e30, 0, 1;
L_0x1201e1350 .part L_0x1201e1e30, 1, 1;
L_0x1201e14e0 .part L_0x1201e1e30, 1, 1;
L_0x1201e15c0 .part L_0x1201e1e30, 0, 1;
S_0x120097bb0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x120095990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201e0130 .functor NOT 1, L_0x1201e1b70, C4<0>, C4<0>, C4<0>;
L_0x1201e01a0 .functor AND 1, L_0x1201e18c0, L_0x1201e0130, C4<1>, C4<1>;
L_0x1201e0250 .functor AND 1, L_0x1201dd2a0, L_0x1201e1b70, C4<1>, C4<1>;
L_0x1201e02c0 .functor OR 1, L_0x1201e01a0, L_0x1201e0250, C4<0>, C4<0>;
v0x120097d20_0 .net "A", 0 0, L_0x1201e18c0;  alias, 1 drivers
v0x120097db0_0 .net "B", 0 0, L_0x1201dd2a0;  alias, 1 drivers
v0x120097e40_0 .net "OUT", 0 0, L_0x1201e02c0;  alias, 1 drivers
v0x120097ed0_0 .net "i0", 0 0, L_0x1201e0130;  1 drivers
v0x120097f60_0 .net "i1", 0 0, L_0x1201e01a0;  1 drivers
v0x120097ff0_0 .net "i2", 0 0, L_0x1201e0250;  1 drivers
v0x120098080_0 .net "select", 0 0, L_0x1201e1b70;  alias, 1 drivers
S_0x120098a10 .scope module, "alu3" "ALU1" 2 85, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201e1b00 .functor NOT 1, L_0x1201e37c0, C4<0>, C4<0>, C4<0>;
L_0x1201e1230 .functor NOT 1, L_0x1201e3a70, C4<0>, C4<0>, C4<0>;
L_0x1201e2590 .functor AND 1, L_0x1201e2160, L_0x1201e2460, C4<1>, C4<1>;
L_0x1201e2640 .functor OR 1, L_0x1201e2160, L_0x1201e2460, C4<0>, C4<0>;
v0x12009b190_0 .net "Ainvert", 0 0, L_0x1201e3b10;  1 drivers
v0x12009b220_0 .net "a", 0 0, L_0x1201e37c0;  1 drivers
v0x12009b2b0_0 .net "a1", 0 0, L_0x1201e2160;  1 drivers
v0x12009b340_0 .net "a_and_b", 0 0, L_0x1201e2590;  1 drivers
v0x12009b3d0_0 .net "a_inv", 0 0, L_0x1201e1b00;  1 drivers
v0x12009b460_0 .net "a_or_b", 0 0, L_0x1201e2640;  1 drivers
v0x12009b4f0_0 .net "b", 0 0, L_0x1201e3a70;  1 drivers
v0x12009b580_0 .net "b1", 0 0, L_0x1201e2460;  1 drivers
v0x12009b610_0 .net "b_inv", 0 0, L_0x1201e1230;  1 drivers
v0x12009b6a0_0 .net "binvert", 0 0, L_0x1201e3c50;  1 drivers
v0x12009b730_0 .net "carryin", 0 0, L_0x1201e0d60;  alias, 1 drivers
v0x12009b7c0_0 .net "carryout", 0 0, L_0x1201e2c00;  alias, 1 drivers
L_0x1180b0f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12009b850_0 .net "less", 0 0, L_0x1180b0f88;  1 drivers
v0x12009b8e0_0 .net "op", 1 0, L_0x1201e3d70;  1 drivers
v0x12009b970_0 .net "result", 0 0, L_0x1201e35a0;  1 drivers
v0x12009ba00_0 .net "sum", 0 0, L_0x1201e21d0;  1 drivers
S_0x120098c60 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x120098a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201e2c00 .functor OR 1, L_0x1201e2a90, L_0x1201e2760, C4<0>, C4<0>;
v0x120099530_0 .net "C", 0 0, L_0x1201e2c00;  alias, 1 drivers
v0x1200995c0_0 .net "C1", 0 0, L_0x1201e2760;  1 drivers
v0x120099650_0 .net "C2", 0 0, L_0x1201e2a90;  1 drivers
v0x1200996e0_0 .net "S", 0 0, L_0x1201e21d0;  alias, 1 drivers
v0x120099770_0 .net "S1", 0 0, L_0x1201e26f0;  1 drivers
v0x120099800_0 .net "x", 0 0, L_0x1201e2160;  alias, 1 drivers
v0x120099890_0 .net "y", 0 0, L_0x1201e2460;  alias, 1 drivers
v0x120099920_0 .net "z", 0 0, L_0x1201e0d60;  alias, 1 drivers
S_0x120098dd0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x120098c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201e26f0 .functor XOR 1, L_0x1201e2160, L_0x1201e2460, C4<0>, C4<0>;
L_0x1201e2760 .functor AND 1, L_0x1201e2160, L_0x1201e2460, C4<1>, C4<1>;
v0x120098f40_0 .net "C", 0 0, L_0x1201e2760;  alias, 1 drivers
v0x120098fd0_0 .net "S", 0 0, L_0x1201e26f0;  alias, 1 drivers
v0x120099060_0 .net "x", 0 0, L_0x1201e2160;  alias, 1 drivers
v0x1200990f0_0 .net "y", 0 0, L_0x1201e2460;  alias, 1 drivers
S_0x120099180 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x120098c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201e21d0 .functor XOR 1, L_0x1201e26f0, L_0x1201e0d60, C4<0>, C4<0>;
L_0x1201e2a90 .functor AND 1, L_0x1201e26f0, L_0x1201e0d60, C4<1>, C4<1>;
v0x1200992f0_0 .net "C", 0 0, L_0x1201e2a90;  alias, 1 drivers
v0x120099380_0 .net "S", 0 0, L_0x1201e21d0;  alias, 1 drivers
v0x120099410_0 .net "x", 0 0, L_0x1201e26f0;  alias, 1 drivers
v0x1200994a0_0 .net "y", 0 0, L_0x1201e0d60;  alias, 1 drivers
S_0x1200999b0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x120098a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201e2290 .functor NOT 1, L_0x1201e3c50, C4<0>, C4<0>, C4<0>;
L_0x1201e2340 .functor AND 1, L_0x1201e3a70, L_0x1201e2290, C4<1>, C4<1>;
L_0x1201e23f0 .functor AND 1, L_0x1201e1230, L_0x1201e3c50, C4<1>, C4<1>;
L_0x1201e2460 .functor OR 1, L_0x1201e2340, L_0x1201e23f0, C4<0>, C4<0>;
v0x120099b20_0 .net "A", 0 0, L_0x1201e3a70;  alias, 1 drivers
v0x120099bb0_0 .net "B", 0 0, L_0x1201e1230;  alias, 1 drivers
v0x120099c40_0 .net "OUT", 0 0, L_0x1201e2460;  alias, 1 drivers
v0x120099cd0_0 .net "i0", 0 0, L_0x1201e2290;  1 drivers
v0x120099d60_0 .net "i1", 0 0, L_0x1201e2340;  1 drivers
v0x120099df0_0 .net "i2", 0 0, L_0x1201e23f0;  1 drivers
v0x120099e80_0 .net "select", 0 0, L_0x1201e3c50;  alias, 1 drivers
S_0x120099f10 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x120098a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201e2c70 .functor NOT 1, L_0x1201e2ce0, C4<0>, C4<0>, C4<0>;
L_0x1201e2d80 .functor NOT 1, L_0x1201e2df0, C4<0>, C4<0>, C4<0>;
L_0x1201e2e90 .functor AND 1, L_0x1201e2590, L_0x1201e2d80, L_0x1201e2c70, C4<1>;
L_0x1201e2f80 .functor AND 1, L_0x1201e2640, L_0x1201e2d80, L_0x1201e3010, C4<1>;
L_0x1201e3170 .functor AND 1, L_0x1201e21d0, L_0x1201e31e0, L_0x1201e2c70, C4<1>;
L_0x1201e32c0 .functor AND 1, L_0x1180b0f88, L_0x1201e33b0, L_0x1201e34c0, C4<1>;
L_0x1201e35a0 .functor OR 1, L_0x1201e2e90, L_0x1201e2f80, L_0x1201e3170, L_0x1201e32c0;
v0x12009a110_0 .net "S0", 0 0, L_0x1201e2c70;  1 drivers
v0x12009a1a0_0 .net "S1", 0 0, L_0x1201e2d80;  1 drivers
v0x12009a230_0 .net *"_ivl_1", 0 0, L_0x1201e2ce0;  1 drivers
v0x12009a2c0_0 .net *"_ivl_11", 0 0, L_0x1201e34c0;  1 drivers
v0x12009a350_0 .net *"_ivl_3", 0 0, L_0x1201e2df0;  1 drivers
v0x12009a3e0_0 .net *"_ivl_5", 0 0, L_0x1201e3010;  1 drivers
v0x12009a470_0 .net *"_ivl_7", 0 0, L_0x1201e31e0;  1 drivers
v0x12009a500_0 .net *"_ivl_9", 0 0, L_0x1201e33b0;  1 drivers
v0x12009a590_0 .net "i0", 0 0, L_0x1201e2590;  alias, 1 drivers
v0x12009a620_0 .net "i1", 0 0, L_0x1201e2640;  alias, 1 drivers
v0x12009a6b0_0 .net "i2", 0 0, L_0x1201e21d0;  alias, 1 drivers
v0x12009a740_0 .net "i3", 0 0, L_0x1180b0f88;  alias, 1 drivers
v0x12009a7d0_0 .net "select", 1 0, L_0x1201e3d70;  alias, 1 drivers
v0x12009a860_0 .net "w1", 0 0, L_0x1201e2e90;  1 drivers
v0x12009a8f0_0 .net "w2", 0 0, L_0x1201e2f80;  1 drivers
v0x12009a980_0 .net "w3", 0 0, L_0x1201e3170;  1 drivers
v0x12009aa10_0 .net "w4", 0 0, L_0x1201e32c0;  1 drivers
v0x12009aba0_0 .net "y", 0 0, L_0x1201e35a0;  alias, 1 drivers
L_0x1201e2ce0 .part L_0x1201e3d70, 0, 1;
L_0x1201e2df0 .part L_0x1201e3d70, 1, 1;
L_0x1201e3010 .part L_0x1201e3d70, 0, 1;
L_0x1201e31e0 .part L_0x1201e3d70, 1, 1;
L_0x1201e33b0 .part L_0x1201e3d70, 1, 1;
L_0x1201e34c0 .part L_0x1201e3d70, 0, 1;
S_0x12009ac30 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x120098a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201e1fd0 .functor NOT 1, L_0x1201e3b10, C4<0>, C4<0>, C4<0>;
L_0x1201e2040 .functor AND 1, L_0x1201e37c0, L_0x1201e1fd0, C4<1>, C4<1>;
L_0x1201e20f0 .functor AND 1, L_0x1201e1b00, L_0x1201e3b10, C4<1>, C4<1>;
L_0x1201e2160 .functor OR 1, L_0x1201e2040, L_0x1201e20f0, C4<0>, C4<0>;
v0x12009ada0_0 .net "A", 0 0, L_0x1201e37c0;  alias, 1 drivers
v0x12009ae30_0 .net "B", 0 0, L_0x1201e1b00;  alias, 1 drivers
v0x12009aec0_0 .net "OUT", 0 0, L_0x1201e2160;  alias, 1 drivers
v0x12009af50_0 .net "i0", 0 0, L_0x1201e1fd0;  1 drivers
v0x12009afe0_0 .net "i1", 0 0, L_0x1201e2040;  1 drivers
v0x12009b070_0 .net "i2", 0 0, L_0x1201e20f0;  1 drivers
v0x12009b100_0 .net "select", 0 0, L_0x1201e3b10;  alias, 1 drivers
S_0x12009ba90 .scope module, "alu4" "ALU1" 2 86, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201e30f0 .functor NOT 1, L_0x1201e5760, C4<0>, C4<0>, C4<0>;
L_0x1201e39e0 .functor NOT 1, L_0x1201e5880, C4<0>, C4<0>, C4<0>;
L_0x1201e4550 .functor AND 1, L_0x1201e4120, L_0x1201e4420, C4<1>, C4<1>;
L_0x1201e4600 .functor OR 1, L_0x1201e4120, L_0x1201e4420, C4<0>, C4<0>;
v0x12009e500_0 .net "Ainvert", 0 0, L_0x1201e5b60;  1 drivers
v0x12009e5a0_0 .net "a", 0 0, L_0x1201e5760;  1 drivers
v0x12009e650_0 .net "a1", 0 0, L_0x1201e4120;  1 drivers
v0x12009e700_0 .net "a_and_b", 0 0, L_0x1201e4550;  1 drivers
v0x12009e7b0_0 .net "a_inv", 0 0, L_0x1201e30f0;  1 drivers
v0x12009e880_0 .net "a_or_b", 0 0, L_0x1201e4600;  1 drivers
v0x12009e930_0 .net "b", 0 0, L_0x1201e5880;  1 drivers
v0x12009e9e0_0 .net "b1", 0 0, L_0x1201e4420;  1 drivers
v0x12009ea70_0 .net "b_inv", 0 0, L_0x1201e39e0;  1 drivers
v0x12009eb80_0 .net "binvert", 0 0, L_0x1201e3f10;  1 drivers
v0x12009ec10_0 .net "carryin", 0 0, L_0x1201e2c00;  alias, 1 drivers
v0x12009ed20_0 .net "carryout", 0 0, L_0x1201e4bc0;  alias, 1 drivers
L_0x1180b0fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12009edb0_0 .net "less", 0 0, L_0x1180b0fd0;  1 drivers
v0x12009ee40_0 .net "op", 1 0, L_0x1201e5e80;  1 drivers
v0x12009eed0_0 .net "result", 0 0, L_0x1201e5540;  1 drivers
v0x12009ef80_0 .net "sum", 0 0, L_0x1201e4190;  1 drivers
S_0x12009bce0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x12009ba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201e4bc0 .functor OR 1, L_0x1201e4a50, L_0x1201e4720, C4<0>, C4<0>;
v0x12009c5b0_0 .net "C", 0 0, L_0x1201e4bc0;  alias, 1 drivers
v0x12009c640_0 .net "C1", 0 0, L_0x1201e4720;  1 drivers
v0x12009c6d0_0 .net "C2", 0 0, L_0x1201e4a50;  1 drivers
v0x12009c760_0 .net "S", 0 0, L_0x1201e4190;  alias, 1 drivers
v0x12009c7f0_0 .net "S1", 0 0, L_0x1201e46b0;  1 drivers
v0x12009c880_0 .net "x", 0 0, L_0x1201e4120;  alias, 1 drivers
v0x12009c910_0 .net "y", 0 0, L_0x1201e4420;  alias, 1 drivers
v0x12009c9a0_0 .net "z", 0 0, L_0x1201e2c00;  alias, 1 drivers
S_0x12009be50 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x12009bce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201e46b0 .functor XOR 1, L_0x1201e4120, L_0x1201e4420, C4<0>, C4<0>;
L_0x1201e4720 .functor AND 1, L_0x1201e4120, L_0x1201e4420, C4<1>, C4<1>;
v0x12009bfc0_0 .net "C", 0 0, L_0x1201e4720;  alias, 1 drivers
v0x12009c050_0 .net "S", 0 0, L_0x1201e46b0;  alias, 1 drivers
v0x12009c0e0_0 .net "x", 0 0, L_0x1201e4120;  alias, 1 drivers
v0x12009c170_0 .net "y", 0 0, L_0x1201e4420;  alias, 1 drivers
S_0x12009c200 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x12009bce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201e4190 .functor XOR 1, L_0x1201e46b0, L_0x1201e2c00, C4<0>, C4<0>;
L_0x1201e4a50 .functor AND 1, L_0x1201e46b0, L_0x1201e2c00, C4<1>, C4<1>;
v0x12009c370_0 .net "C", 0 0, L_0x1201e4a50;  alias, 1 drivers
v0x12009c400_0 .net "S", 0 0, L_0x1201e4190;  alias, 1 drivers
v0x12009c490_0 .net "x", 0 0, L_0x1201e46b0;  alias, 1 drivers
v0x12009c520_0 .net "y", 0 0, L_0x1201e2c00;  alias, 1 drivers
S_0x12009ca30 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x12009ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201e4250 .functor NOT 1, L_0x1201e3f10, C4<0>, C4<0>, C4<0>;
L_0x1201e4300 .functor AND 1, L_0x1201e5880, L_0x1201e4250, C4<1>, C4<1>;
L_0x1201e43b0 .functor AND 1, L_0x1201e39e0, L_0x1201e3f10, C4<1>, C4<1>;
L_0x1201e4420 .functor OR 1, L_0x1201e4300, L_0x1201e43b0, C4<0>, C4<0>;
v0x12009cba0_0 .net "A", 0 0, L_0x1201e5880;  alias, 1 drivers
v0x12009cc30_0 .net "B", 0 0, L_0x1201e39e0;  alias, 1 drivers
v0x12009ccc0_0 .net "OUT", 0 0, L_0x1201e4420;  alias, 1 drivers
v0x12009cd50_0 .net "i0", 0 0, L_0x1201e4250;  1 drivers
v0x12009cde0_0 .net "i1", 0 0, L_0x1201e4300;  1 drivers
v0x12009ce70_0 .net "i2", 0 0, L_0x1201e43b0;  1 drivers
v0x12009cf00_0 .net "select", 0 0, L_0x1201e3f10;  alias, 1 drivers
S_0x12009cf90 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x12009ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201e4c30 .functor NOT 1, L_0x1201e4ca0, C4<0>, C4<0>, C4<0>;
L_0x1201e4d40 .functor NOT 1, L_0x1201e4db0, C4<0>, C4<0>, C4<0>;
L_0x1201e4e50 .functor AND 1, L_0x1201e4550, L_0x1201e4d40, L_0x1201e4c30, C4<1>;
L_0x1201e4f40 .functor AND 1, L_0x1201e4600, L_0x1201e4d40, L_0x1201e4fb0, C4<1>;
L_0x1201e5110 .functor AND 1, L_0x1201e4190, L_0x1201e51d0, L_0x1201e4c30, C4<1>;
L_0x1201e52b0 .functor AND 1, L_0x1180b0fd0, L_0x1201e5380, L_0x1201e5460, C4<1>;
L_0x1201e5540 .functor OR 1, L_0x1201e4e50, L_0x1201e4f40, L_0x1201e5110, L_0x1201e52b0;
v0x12009d190_0 .net "S0", 0 0, L_0x1201e4c30;  1 drivers
v0x12009d220_0 .net "S1", 0 0, L_0x1201e4d40;  1 drivers
v0x12009d2b0_0 .net *"_ivl_1", 0 0, L_0x1201e4ca0;  1 drivers
v0x12009d340_0 .net *"_ivl_11", 0 0, L_0x1201e5460;  1 drivers
v0x12009d3d0_0 .net *"_ivl_3", 0 0, L_0x1201e4db0;  1 drivers
v0x12009d460_0 .net *"_ivl_5", 0 0, L_0x1201e4fb0;  1 drivers
v0x12009d4f0_0 .net *"_ivl_7", 0 0, L_0x1201e51d0;  1 drivers
v0x12009d5a0_0 .net *"_ivl_9", 0 0, L_0x1201e5380;  1 drivers
v0x12009d650_0 .net "i0", 0 0, L_0x1201e4550;  alias, 1 drivers
v0x12009d760_0 .net "i1", 0 0, L_0x1201e4600;  alias, 1 drivers
v0x12009d7f0_0 .net "i2", 0 0, L_0x1201e4190;  alias, 1 drivers
v0x12009d880_0 .net "i3", 0 0, L_0x1180b0fd0;  alias, 1 drivers
v0x12009d920_0 .net "select", 1 0, L_0x1201e5e80;  alias, 1 drivers
v0x12009d9d0_0 .net "w1", 0 0, L_0x1201e4e50;  1 drivers
v0x12009da70_0 .net "w2", 0 0, L_0x1201e4f40;  1 drivers
v0x12009db10_0 .net "w3", 0 0, L_0x1201e5110;  1 drivers
v0x12009dbb0_0 .net "w4", 0 0, L_0x1201e52b0;  1 drivers
v0x12009dd40_0 .net "y", 0 0, L_0x1201e5540;  alias, 1 drivers
L_0x1201e4ca0 .part L_0x1201e5e80, 0, 1;
L_0x1201e4db0 .part L_0x1201e5e80, 1, 1;
L_0x1201e4fb0 .part L_0x1201e5e80, 0, 1;
L_0x1201e51d0 .part L_0x1201e5e80, 1, 1;
L_0x1201e5380 .part L_0x1201e5e80, 1, 1;
L_0x1201e5460 .part L_0x1201e5e80, 0, 1;
S_0x12009de60 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x12009ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201e3bb0 .functor NOT 1, L_0x1201e5b60, C4<0>, C4<0>, C4<0>;
L_0x1201e4000 .functor AND 1, L_0x1201e5760, L_0x1201e3bb0, C4<1>, C4<1>;
L_0x1201e40b0 .functor AND 1, L_0x1201e30f0, L_0x1201e5b60, C4<1>, C4<1>;
L_0x1201e4120 .functor OR 1, L_0x1201e4000, L_0x1201e40b0, C4<0>, C4<0>;
v0x12009e030_0 .net "A", 0 0, L_0x1201e5760;  alias, 1 drivers
v0x12009e0d0_0 .net "B", 0 0, L_0x1201e30f0;  alias, 1 drivers
v0x12009e170_0 .net "OUT", 0 0, L_0x1201e4120;  alias, 1 drivers
v0x12009e240_0 .net "i0", 0 0, L_0x1201e3bb0;  1 drivers
v0x12009e2d0_0 .net "i1", 0 0, L_0x1201e4000;  1 drivers
v0x12009e3a0_0 .net "i2", 0 0, L_0x1201e40b0;  1 drivers
v0x12009e430_0 .net "select", 0 0, L_0x1201e5b60;  alias, 1 drivers
S_0x12009f060 .scope module, "alu5" "ALU1" 2 87, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201e5aa0 .functor NOT 1, L_0x1201e7830, C4<0>, C4<0>, C4<0>;
L_0x1201e5090 .functor NOT 1, L_0x1201e7950, C4<0>, C4<0>, C4<0>;
L_0x1201e65e0 .functor AND 1, L_0x1201e61b0, L_0x1201e64b0, C4<1>, C4<1>;
L_0x1201e6690 .functor OR 1, L_0x1201e61b0, L_0x1201e64b0, C4<0>, C4<0>;
v0x1200a2390_0 .net "Ainvert", 0 0, L_0x1201e7a70;  1 drivers
v0x1200a2430_0 .net "a", 0 0, L_0x1201e7830;  1 drivers
v0x1200a24e0_0 .net "a1", 0 0, L_0x1201e61b0;  1 drivers
v0x1200a2590_0 .net "a_and_b", 0 0, L_0x1201e65e0;  1 drivers
v0x1200a2640_0 .net "a_inv", 0 0, L_0x1201e5aa0;  1 drivers
v0x1200a2710_0 .net "a_or_b", 0 0, L_0x1201e6690;  1 drivers
v0x1200a27c0_0 .net "b", 0 0, L_0x1201e7950;  1 drivers
v0x1200a2870_0 .net "b1", 0 0, L_0x1201e64b0;  1 drivers
v0x1200a2900_0 .net "b_inv", 0 0, L_0x1201e5090;  1 drivers
v0x1200a2a10_0 .net "binvert", 0 0, L_0x1201e7b90;  1 drivers
v0x1200a2aa0_0 .net "carryin", 0 0, L_0x1201e4bc0;  alias, 1 drivers
v0x1200a2bb0_0 .net "carryout", 0 0, L_0x1201e6c50;  alias, 1 drivers
L_0x1180b1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200a2c40_0 .net "less", 0 0, L_0x1180b1018;  1 drivers
v0x1200a2cd0_0 .net "op", 1 0, L_0x1201e7cb0;  1 drivers
v0x1200a2d60_0 .net "result", 0 0, L_0x1201e7610;  1 drivers
v0x1200a2e10_0 .net "sum", 0 0, L_0x1201e6220;  1 drivers
S_0x12009f300 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x12009f060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201e6c50 .functor OR 1, L_0x1201e6ae0, L_0x1201e67b0, C4<0>, C4<0>;
v0x12009fff0_0 .net "C", 0 0, L_0x1201e6c50;  alias, 1 drivers
v0x1200a00a0_0 .net "C1", 0 0, L_0x1201e67b0;  1 drivers
v0x1200a0140_0 .net "C2", 0 0, L_0x1201e6ae0;  1 drivers
v0x1200a0210_0 .net "S", 0 0, L_0x1201e6220;  alias, 1 drivers
v0x1200a02c0_0 .net "S1", 0 0, L_0x1201e6740;  1 drivers
v0x1200a03d0_0 .net "x", 0 0, L_0x1201e61b0;  alias, 1 drivers
v0x1200a0460_0 .net "y", 0 0, L_0x1201e64b0;  alias, 1 drivers
v0x1200a04f0_0 .net "z", 0 0, L_0x1201e4bc0;  alias, 1 drivers
S_0x12009f570 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x12009f300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201e6740 .functor XOR 1, L_0x1201e61b0, L_0x1201e64b0, C4<0>, C4<0>;
L_0x1201e67b0 .functor AND 1, L_0x1201e61b0, L_0x1201e64b0, C4<1>, C4<1>;
v0x12009f7c0_0 .net "C", 0 0, L_0x1201e67b0;  alias, 1 drivers
v0x12009f870_0 .net "S", 0 0, L_0x1201e6740;  alias, 1 drivers
v0x12009f910_0 .net "x", 0 0, L_0x1201e61b0;  alias, 1 drivers
v0x12009f9c0_0 .net "y", 0 0, L_0x1201e64b0;  alias, 1 drivers
S_0x12009fac0 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x12009f300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201e6220 .functor XOR 1, L_0x1201e6740, L_0x1201e4bc0, C4<0>, C4<0>;
L_0x1201e6ae0 .functor AND 1, L_0x1201e6740, L_0x1201e4bc0, C4<1>, C4<1>;
v0x12009fcf0_0 .net "C", 0 0, L_0x1201e6ae0;  alias, 1 drivers
v0x12009fd90_0 .net "S", 0 0, L_0x1201e6220;  alias, 1 drivers
v0x12009fe30_0 .net "x", 0 0, L_0x1201e6740;  alias, 1 drivers
v0x12009ff00_0 .net "y", 0 0, L_0x1201e4bc0;  alias, 1 drivers
S_0x1200a05b0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x12009f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201e62e0 .functor NOT 1, L_0x1201e7b90, C4<0>, C4<0>, C4<0>;
L_0x1201e6390 .functor AND 1, L_0x1201e7950, L_0x1201e62e0, C4<1>, C4<1>;
L_0x1201e6440 .functor AND 1, L_0x1201e5090, L_0x1201e7b90, C4<1>, C4<1>;
L_0x1201e64b0 .functor OR 1, L_0x1201e6390, L_0x1201e6440, C4<0>, C4<0>;
v0x1200a07d0_0 .net "A", 0 0, L_0x1201e7950;  alias, 1 drivers
v0x1200a0860_0 .net "B", 0 0, L_0x1201e5090;  alias, 1 drivers
v0x1200a08f0_0 .net "OUT", 0 0, L_0x1201e64b0;  alias, 1 drivers
v0x1200a09e0_0 .net "i0", 0 0, L_0x1201e62e0;  1 drivers
v0x1200a0a70_0 .net "i1", 0 0, L_0x1201e6390;  1 drivers
v0x1200a0b40_0 .net "i2", 0 0, L_0x1201e6440;  1 drivers
v0x1200a0bd0_0 .net "select", 0 0, L_0x1201e7b90;  alias, 1 drivers
S_0x1200a0cb0 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x12009f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201e6cc0 .functor NOT 1, L_0x1201e6d30, C4<0>, C4<0>, C4<0>;
L_0x1201e6dd0 .functor NOT 1, L_0x1201e6e40, C4<0>, C4<0>, C4<0>;
L_0x1201e6ee0 .functor AND 1, L_0x1201e65e0, L_0x1201e6dd0, L_0x1201e6cc0, C4<1>;
L_0x1201e6fd0 .functor AND 1, L_0x1201e6690, L_0x1201e6dd0, L_0x1201e7060, C4<1>;
L_0x1201e71c0 .functor AND 1, L_0x1201e6220, L_0x1201e7250, L_0x1201e6cc0, C4<1>;
L_0x1201e7330 .functor AND 1, L_0x1180b1018, L_0x1201e7420, L_0x1201e7530, C4<1>;
L_0x1201e7610 .functor OR 1, L_0x1201e6ee0, L_0x1201e6fd0, L_0x1201e71c0, L_0x1201e7330;
v0x1200a0f30_0 .net "S0", 0 0, L_0x1201e6cc0;  1 drivers
v0x1200a0fd0_0 .net "S1", 0 0, L_0x1201e6dd0;  1 drivers
v0x1200a1070_0 .net *"_ivl_1", 0 0, L_0x1201e6d30;  1 drivers
v0x1200a1130_0 .net *"_ivl_11", 0 0, L_0x1201e7530;  1 drivers
v0x1200a11e0_0 .net *"_ivl_3", 0 0, L_0x1201e6e40;  1 drivers
v0x1200a12d0_0 .net *"_ivl_5", 0 0, L_0x1201e7060;  1 drivers
v0x1200a1380_0 .net *"_ivl_7", 0 0, L_0x1201e7250;  1 drivers
v0x1200a1430_0 .net *"_ivl_9", 0 0, L_0x1201e7420;  1 drivers
v0x1200a14e0_0 .net "i0", 0 0, L_0x1201e65e0;  alias, 1 drivers
v0x1200a15f0_0 .net "i1", 0 0, L_0x1201e6690;  alias, 1 drivers
v0x1200a1680_0 .net "i2", 0 0, L_0x1201e6220;  alias, 1 drivers
v0x1200a1710_0 .net "i3", 0 0, L_0x1180b1018;  alias, 1 drivers
v0x1200a17b0_0 .net "select", 1 0, L_0x1201e7cb0;  alias, 1 drivers
v0x1200a1860_0 .net "w1", 0 0, L_0x1201e6ee0;  1 drivers
v0x1200a1900_0 .net "w2", 0 0, L_0x1201e6fd0;  1 drivers
v0x1200a19a0_0 .net "w3", 0 0, L_0x1201e71c0;  1 drivers
v0x1200a1a40_0 .net "w4", 0 0, L_0x1201e7330;  1 drivers
v0x1200a1bd0_0 .net "y", 0 0, L_0x1201e7610;  alias, 1 drivers
L_0x1201e6d30 .part L_0x1201e7cb0, 0, 1;
L_0x1201e6e40 .part L_0x1201e7cb0, 1, 1;
L_0x1201e7060 .part L_0x1201e7cb0, 0, 1;
L_0x1201e7250 .part L_0x1201e7cb0, 1, 1;
L_0x1201e7420 .part L_0x1201e7cb0, 1, 1;
L_0x1201e7530 .part L_0x1201e7cb0, 0, 1;
S_0x1200a1cf0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x12009f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201e6020 .functor NOT 1, L_0x1201e7a70, C4<0>, C4<0>, C4<0>;
L_0x1201e6090 .functor AND 1, L_0x1201e7830, L_0x1201e6020, C4<1>, C4<1>;
L_0x1201e6140 .functor AND 1, L_0x1201e5aa0, L_0x1201e7a70, C4<1>, C4<1>;
L_0x1201e61b0 .functor OR 1, L_0x1201e6090, L_0x1201e6140, C4<0>, C4<0>;
v0x1200a1ec0_0 .net "A", 0 0, L_0x1201e7830;  alias, 1 drivers
v0x1200a1f60_0 .net "B", 0 0, L_0x1201e5aa0;  alias, 1 drivers
v0x1200a2000_0 .net "OUT", 0 0, L_0x1201e61b0;  alias, 1 drivers
v0x1200a20d0_0 .net "i0", 0 0, L_0x1201e6020;  1 drivers
v0x1200a2160_0 .net "i1", 0 0, L_0x1201e6090;  1 drivers
v0x1200a2230_0 .net "i2", 0 0, L_0x1201e6140;  1 drivers
v0x1200a22c0_0 .net "select", 0 0, L_0x1201e7a70;  alias, 1 drivers
S_0x1200a2ef0 .scope module, "alu6" "ALU1" 2 88, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201e7e50 .functor NOT 1, L_0x1201e9700, C4<0>, C4<0>, C4<0>;
L_0x1201e7140 .functor NOT 1, L_0x1201e9820, C4<0>, C4<0>, C4<0>;
L_0x1201e84c0 .functor AND 1, L_0x1201e8090, L_0x1201e8390, C4<1>, C4<1>;
L_0x1201e8570 .functor OR 1, L_0x1201e8090, L_0x1201e8390, C4<0>, C4<0>;
v0x1200a6220_0 .net "Ainvert", 0 0, L_0x1201dffc0;  1 drivers
v0x1200a62c0_0 .net "a", 0 0, L_0x1201e9700;  1 drivers
v0x1200a6370_0 .net "a1", 0 0, L_0x1201e8090;  1 drivers
v0x1200a6420_0 .net "a_and_b", 0 0, L_0x1201e84c0;  1 drivers
v0x1200a64d0_0 .net "a_inv", 0 0, L_0x1201e7e50;  1 drivers
v0x1200a65a0_0 .net "a_or_b", 0 0, L_0x1201e8570;  1 drivers
v0x1200a6650_0 .net "b", 0 0, L_0x1201e9820;  1 drivers
v0x1200a6700_0 .net "b1", 0 0, L_0x1201e8390;  1 drivers
v0x1200a6790_0 .net "b_inv", 0 0, L_0x1201e7140;  1 drivers
v0x1200a68a0_0 .net "binvert", 0 0, L_0x1201e9ad0;  1 drivers
v0x1200a6930_0 .net "carryin", 0 0, L_0x1201e6c50;  alias, 1 drivers
v0x1200a6a40_0 .net "carryout", 0 0, L_0x1201e8b30;  alias, 1 drivers
L_0x1180b1060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200a6ad0_0 .net "less", 0 0, L_0x1180b1060;  1 drivers
v0x1200a6b60_0 .net "op", 1 0, L_0x1201e9940;  1 drivers
v0x1200a6bf0_0 .net "result", 0 0, L_0x1201e9520;  1 drivers
v0x1200a6ca0_0 .net "sum", 0 0, L_0x1201e8100;  1 drivers
S_0x1200a3190 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200a2ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201e8b30 .functor OR 1, L_0x1201e89c0, L_0x1201e8690, C4<0>, C4<0>;
v0x1200a3e80_0 .net "C", 0 0, L_0x1201e8b30;  alias, 1 drivers
v0x1200a3f30_0 .net "C1", 0 0, L_0x1201e8690;  1 drivers
v0x1200a3fd0_0 .net "C2", 0 0, L_0x1201e89c0;  1 drivers
v0x1200a40a0_0 .net "S", 0 0, L_0x1201e8100;  alias, 1 drivers
v0x1200a4150_0 .net "S1", 0 0, L_0x1201e8620;  1 drivers
v0x1200a4260_0 .net "x", 0 0, L_0x1201e8090;  alias, 1 drivers
v0x1200a42f0_0 .net "y", 0 0, L_0x1201e8390;  alias, 1 drivers
v0x1200a4380_0 .net "z", 0 0, L_0x1201e6c50;  alias, 1 drivers
S_0x1200a3400 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200a3190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201e8620 .functor XOR 1, L_0x1201e8090, L_0x1201e8390, C4<0>, C4<0>;
L_0x1201e8690 .functor AND 1, L_0x1201e8090, L_0x1201e8390, C4<1>, C4<1>;
v0x1200a3650_0 .net "C", 0 0, L_0x1201e8690;  alias, 1 drivers
v0x1200a3700_0 .net "S", 0 0, L_0x1201e8620;  alias, 1 drivers
v0x1200a37a0_0 .net "x", 0 0, L_0x1201e8090;  alias, 1 drivers
v0x1200a3850_0 .net "y", 0 0, L_0x1201e8390;  alias, 1 drivers
S_0x1200a3950 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200a3190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201e8100 .functor XOR 1, L_0x1201e8620, L_0x1201e6c50, C4<0>, C4<0>;
L_0x1201e89c0 .functor AND 1, L_0x1201e8620, L_0x1201e6c50, C4<1>, C4<1>;
v0x1200a3b80_0 .net "C", 0 0, L_0x1201e89c0;  alias, 1 drivers
v0x1200a3c20_0 .net "S", 0 0, L_0x1201e8100;  alias, 1 drivers
v0x1200a3cc0_0 .net "x", 0 0, L_0x1201e8620;  alias, 1 drivers
v0x1200a3d90_0 .net "y", 0 0, L_0x1201e6c50;  alias, 1 drivers
S_0x1200a4440 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200a2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201e81c0 .functor NOT 1, L_0x1201e9ad0, C4<0>, C4<0>, C4<0>;
L_0x1201e8270 .functor AND 1, L_0x1201e9820, L_0x1201e81c0, C4<1>, C4<1>;
L_0x1201e8320 .functor AND 1, L_0x1201e7140, L_0x1201e9ad0, C4<1>, C4<1>;
L_0x1201e8390 .functor OR 1, L_0x1201e8270, L_0x1201e8320, C4<0>, C4<0>;
v0x1200a4660_0 .net "A", 0 0, L_0x1201e9820;  alias, 1 drivers
v0x1200a46f0_0 .net "B", 0 0, L_0x1201e7140;  alias, 1 drivers
v0x1200a4780_0 .net "OUT", 0 0, L_0x1201e8390;  alias, 1 drivers
v0x1200a4870_0 .net "i0", 0 0, L_0x1201e81c0;  1 drivers
v0x1200a4900_0 .net "i1", 0 0, L_0x1201e8270;  1 drivers
v0x1200a49d0_0 .net "i2", 0 0, L_0x1201e8320;  1 drivers
v0x1200a4a60_0 .net "select", 0 0, L_0x1201e9ad0;  alias, 1 drivers
S_0x1200a4b40 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200a2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201e8ba0 .functor NOT 1, L_0x1201e8c10, C4<0>, C4<0>, C4<0>;
L_0x1201e8cb0 .functor NOT 1, L_0x1201e8d20, C4<0>, C4<0>, C4<0>;
L_0x1201e8dc0 .functor AND 1, L_0x1201e84c0, L_0x1201e8cb0, L_0x1201e8ba0, C4<1>;
L_0x1201e8eb0 .functor AND 1, L_0x1201e8570, L_0x1201e8cb0, L_0x1201e8f60, C4<1>;
L_0x1201e90c0 .functor AND 1, L_0x1201e8100, L_0x1201e9180, L_0x1201e8ba0, C4<1>;
L_0x1201e9260 .functor AND 1, L_0x1180b1060, L_0x1201e9330, L_0x1201e9440, C4<1>;
L_0x1201e9520 .functor OR 1, L_0x1201e8dc0, L_0x1201e8eb0, L_0x1201e90c0, L_0x1201e9260;
v0x1200a4dc0_0 .net "S0", 0 0, L_0x1201e8ba0;  1 drivers
v0x1200a4e60_0 .net "S1", 0 0, L_0x1201e8cb0;  1 drivers
v0x1200a4f00_0 .net *"_ivl_1", 0 0, L_0x1201e8c10;  1 drivers
v0x1200a4fc0_0 .net *"_ivl_11", 0 0, L_0x1201e9440;  1 drivers
v0x1200a5070_0 .net *"_ivl_3", 0 0, L_0x1201e8d20;  1 drivers
v0x1200a5160_0 .net *"_ivl_5", 0 0, L_0x1201e8f60;  1 drivers
v0x1200a5210_0 .net *"_ivl_7", 0 0, L_0x1201e9180;  1 drivers
v0x1200a52c0_0 .net *"_ivl_9", 0 0, L_0x1201e9330;  1 drivers
v0x1200a5370_0 .net "i0", 0 0, L_0x1201e84c0;  alias, 1 drivers
v0x1200a5480_0 .net "i1", 0 0, L_0x1201e8570;  alias, 1 drivers
v0x1200a5510_0 .net "i2", 0 0, L_0x1201e8100;  alias, 1 drivers
v0x1200a55a0_0 .net "i3", 0 0, L_0x1180b1060;  alias, 1 drivers
v0x1200a5640_0 .net "select", 1 0, L_0x1201e9940;  alias, 1 drivers
v0x1200a56f0_0 .net "w1", 0 0, L_0x1201e8dc0;  1 drivers
v0x1200a5790_0 .net "w2", 0 0, L_0x1201e8eb0;  1 drivers
v0x1200a5830_0 .net "w3", 0 0, L_0x1201e90c0;  1 drivers
v0x1200a58d0_0 .net "w4", 0 0, L_0x1201e9260;  1 drivers
v0x1200a5a60_0 .net "y", 0 0, L_0x1201e9520;  alias, 1 drivers
L_0x1201e8c10 .part L_0x1201e9940, 0, 1;
L_0x1201e8d20 .part L_0x1201e9940, 1, 1;
L_0x1201e8f60 .part L_0x1201e9940, 0, 1;
L_0x1201e9180 .part L_0x1201e9940, 1, 1;
L_0x1201e9330 .part L_0x1201e9940, 1, 1;
L_0x1201e9440 .part L_0x1201e9940, 0, 1;
S_0x1200a5b80 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200a2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201e7ec0 .functor NOT 1, L_0x1201dffc0, C4<0>, C4<0>, C4<0>;
L_0x1201e7f70 .functor AND 1, L_0x1201e9700, L_0x1201e7ec0, C4<1>, C4<1>;
L_0x1201e8020 .functor AND 1, L_0x1201e7e50, L_0x1201dffc0, C4<1>, C4<1>;
L_0x1201e8090 .functor OR 1, L_0x1201e7f70, L_0x1201e8020, C4<0>, C4<0>;
v0x1200a5d50_0 .net "A", 0 0, L_0x1201e9700;  alias, 1 drivers
v0x1200a5df0_0 .net "B", 0 0, L_0x1201e7e50;  alias, 1 drivers
v0x1200a5e90_0 .net "OUT", 0 0, L_0x1201e8090;  alias, 1 drivers
v0x1200a5f60_0 .net "i0", 0 0, L_0x1201e7ec0;  1 drivers
v0x1200a5ff0_0 .net "i1", 0 0, L_0x1201e7f70;  1 drivers
v0x1200a60c0_0 .net "i2", 0 0, L_0x1201e8020;  1 drivers
v0x1200a6150_0 .net "select", 0 0, L_0x1201dffc0;  alias, 1 drivers
S_0x1200a6d80 .scope module, "alu7" "ALU1" 2 89, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201e99e0 .functor NOT 1, L_0x1201eb610, C4<0>, C4<0>, C4<0>;
L_0x1201e9040 .functor NOT 1, L_0x1201e9bf0, C4<0>, C4<0>, C4<0>;
L_0x1201ea3d0 .functor AND 1, L_0x1201e9fa0, L_0x1201ea2a0, C4<1>, C4<1>;
L_0x1201ea480 .functor OR 1, L_0x1201e9fa0, L_0x1201ea2a0, C4<0>, C4<0>;
v0x1200aa0b0_0 .net "Ainvert", 0 0, L_0x1201eb860;  1 drivers
v0x1200aa150_0 .net "a", 0 0, L_0x1201eb610;  1 drivers
v0x1200aa200_0 .net "a1", 0 0, L_0x1201e9fa0;  1 drivers
v0x1200aa2b0_0 .net "a_and_b", 0 0, L_0x1201ea3d0;  1 drivers
v0x1200aa360_0 .net "a_inv", 0 0, L_0x1201e99e0;  1 drivers
v0x1200aa430_0 .net "a_or_b", 0 0, L_0x1201ea480;  1 drivers
v0x1200aa4e0_0 .net "b", 0 0, L_0x1201e9bf0;  1 drivers
v0x1200aa590_0 .net "b1", 0 0, L_0x1201ea2a0;  1 drivers
v0x1200aa620_0 .net "b_inv", 0 0, L_0x1201e9040;  1 drivers
v0x1200aa730_0 .net "binvert", 0 0, L_0x1201eb730;  1 drivers
v0x1200aa7c0_0 .net "carryin", 0 0, L_0x1201e8b30;  alias, 1 drivers
v0x1200aa8d0_0 .net "carryout", 0 0, L_0x1201eaa40;  alias, 1 drivers
L_0x1180b10a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200aa960_0 .net "less", 0 0, L_0x1180b10a8;  1 drivers
v0x1200aa9f0_0 .net "op", 1 0, L_0x1201ebac0;  1 drivers
v0x1200aaa80_0 .net "result", 0 0, L_0x1201eb430;  1 drivers
v0x1200aab30_0 .net "sum", 0 0, L_0x1201ea010;  1 drivers
S_0x1200a7020 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200a6d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201eaa40 .functor OR 1, L_0x1201ea8d0, L_0x1201ea5a0, C4<0>, C4<0>;
v0x1200a7d10_0 .net "C", 0 0, L_0x1201eaa40;  alias, 1 drivers
v0x1200a7dc0_0 .net "C1", 0 0, L_0x1201ea5a0;  1 drivers
v0x1200a7e60_0 .net "C2", 0 0, L_0x1201ea8d0;  1 drivers
v0x1200a7f30_0 .net "S", 0 0, L_0x1201ea010;  alias, 1 drivers
v0x1200a7fe0_0 .net "S1", 0 0, L_0x1201ea530;  1 drivers
v0x1200a80f0_0 .net "x", 0 0, L_0x1201e9fa0;  alias, 1 drivers
v0x1200a8180_0 .net "y", 0 0, L_0x1201ea2a0;  alias, 1 drivers
v0x1200a8210_0 .net "z", 0 0, L_0x1201e8b30;  alias, 1 drivers
S_0x1200a7290 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200a7020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201ea530 .functor XOR 1, L_0x1201e9fa0, L_0x1201ea2a0, C4<0>, C4<0>;
L_0x1201ea5a0 .functor AND 1, L_0x1201e9fa0, L_0x1201ea2a0, C4<1>, C4<1>;
v0x1200a74e0_0 .net "C", 0 0, L_0x1201ea5a0;  alias, 1 drivers
v0x1200a7590_0 .net "S", 0 0, L_0x1201ea530;  alias, 1 drivers
v0x1200a7630_0 .net "x", 0 0, L_0x1201e9fa0;  alias, 1 drivers
v0x1200a76e0_0 .net "y", 0 0, L_0x1201ea2a0;  alias, 1 drivers
S_0x1200a77e0 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200a7020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201ea010 .functor XOR 1, L_0x1201ea530, L_0x1201e8b30, C4<0>, C4<0>;
L_0x1201ea8d0 .functor AND 1, L_0x1201ea530, L_0x1201e8b30, C4<1>, C4<1>;
v0x1200a7a10_0 .net "C", 0 0, L_0x1201ea8d0;  alias, 1 drivers
v0x1200a7ab0_0 .net "S", 0 0, L_0x1201ea010;  alias, 1 drivers
v0x1200a7b50_0 .net "x", 0 0, L_0x1201ea530;  alias, 1 drivers
v0x1200a7c20_0 .net "y", 0 0, L_0x1201e8b30;  alias, 1 drivers
S_0x1200a82d0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200a6d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201ea0d0 .functor NOT 1, L_0x1201eb730, C4<0>, C4<0>, C4<0>;
L_0x1201ea180 .functor AND 1, L_0x1201e9bf0, L_0x1201ea0d0, C4<1>, C4<1>;
L_0x1201ea230 .functor AND 1, L_0x1201e9040, L_0x1201eb730, C4<1>, C4<1>;
L_0x1201ea2a0 .functor OR 1, L_0x1201ea180, L_0x1201ea230, C4<0>, C4<0>;
v0x1200a84f0_0 .net "A", 0 0, L_0x1201e9bf0;  alias, 1 drivers
v0x1200a8580_0 .net "B", 0 0, L_0x1201e9040;  alias, 1 drivers
v0x1200a8610_0 .net "OUT", 0 0, L_0x1201ea2a0;  alias, 1 drivers
v0x1200a8700_0 .net "i0", 0 0, L_0x1201ea0d0;  1 drivers
v0x1200a8790_0 .net "i1", 0 0, L_0x1201ea180;  1 drivers
v0x1200a8860_0 .net "i2", 0 0, L_0x1201ea230;  1 drivers
v0x1200a88f0_0 .net "select", 0 0, L_0x1201eb730;  alias, 1 drivers
S_0x1200a89d0 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200a6d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201eaab0 .functor NOT 1, L_0x1201eab20, C4<0>, C4<0>, C4<0>;
L_0x1201eabc0 .functor NOT 1, L_0x1201eac30, C4<0>, C4<0>, C4<0>;
L_0x1201eacd0 .functor AND 1, L_0x1201ea3d0, L_0x1201eabc0, L_0x1201eaab0, C4<1>;
L_0x1201eadc0 .functor AND 1, L_0x1201ea480, L_0x1201eabc0, L_0x1201eae70, C4<1>;
L_0x1201eafd0 .functor AND 1, L_0x1201ea010, L_0x1201eb090, L_0x1201eaab0, C4<1>;
L_0x1201eb170 .functor AND 1, L_0x1180b10a8, L_0x1201eb240, L_0x1201eb350, C4<1>;
L_0x1201eb430 .functor OR 1, L_0x1201eacd0, L_0x1201eadc0, L_0x1201eafd0, L_0x1201eb170;
v0x1200a8c50_0 .net "S0", 0 0, L_0x1201eaab0;  1 drivers
v0x1200a8cf0_0 .net "S1", 0 0, L_0x1201eabc0;  1 drivers
v0x1200a8d90_0 .net *"_ivl_1", 0 0, L_0x1201eab20;  1 drivers
v0x1200a8e50_0 .net *"_ivl_11", 0 0, L_0x1201eb350;  1 drivers
v0x1200a8f00_0 .net *"_ivl_3", 0 0, L_0x1201eac30;  1 drivers
v0x1200a8ff0_0 .net *"_ivl_5", 0 0, L_0x1201eae70;  1 drivers
v0x1200a90a0_0 .net *"_ivl_7", 0 0, L_0x1201eb090;  1 drivers
v0x1200a9150_0 .net *"_ivl_9", 0 0, L_0x1201eb240;  1 drivers
v0x1200a9200_0 .net "i0", 0 0, L_0x1201ea3d0;  alias, 1 drivers
v0x1200a9310_0 .net "i1", 0 0, L_0x1201ea480;  alias, 1 drivers
v0x1200a93a0_0 .net "i2", 0 0, L_0x1201ea010;  alias, 1 drivers
v0x1200a9430_0 .net "i3", 0 0, L_0x1180b10a8;  alias, 1 drivers
v0x1200a94d0_0 .net "select", 1 0, L_0x1201ebac0;  alias, 1 drivers
v0x1200a9580_0 .net "w1", 0 0, L_0x1201eacd0;  1 drivers
v0x1200a9620_0 .net "w2", 0 0, L_0x1201eadc0;  1 drivers
v0x1200a96c0_0 .net "w3", 0 0, L_0x1201eafd0;  1 drivers
v0x1200a9760_0 .net "w4", 0 0, L_0x1201eb170;  1 drivers
v0x1200a98f0_0 .net "y", 0 0, L_0x1201eb430;  alias, 1 drivers
L_0x1201eab20 .part L_0x1201ebac0, 0, 1;
L_0x1201eac30 .part L_0x1201ebac0, 1, 1;
L_0x1201eae70 .part L_0x1201ebac0, 0, 1;
L_0x1201eb090 .part L_0x1201ebac0, 1, 1;
L_0x1201eb240 .part L_0x1201ebac0, 1, 1;
L_0x1201eb350 .part L_0x1201ebac0, 0, 1;
S_0x1200a9a10 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200a6d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201e9e10 .functor NOT 1, L_0x1201eb860, C4<0>, C4<0>, C4<0>;
L_0x1201e9e80 .functor AND 1, L_0x1201eb610, L_0x1201e9e10, C4<1>, C4<1>;
L_0x1201e9f30 .functor AND 1, L_0x1201e99e0, L_0x1201eb860, C4<1>, C4<1>;
L_0x1201e9fa0 .functor OR 1, L_0x1201e9e80, L_0x1201e9f30, C4<0>, C4<0>;
v0x1200a9be0_0 .net "A", 0 0, L_0x1201eb610;  alias, 1 drivers
v0x1200a9c80_0 .net "B", 0 0, L_0x1201e99e0;  alias, 1 drivers
v0x1200a9d20_0 .net "OUT", 0 0, L_0x1201e9fa0;  alias, 1 drivers
v0x1200a9df0_0 .net "i0", 0 0, L_0x1201e9e10;  1 drivers
v0x1200a9e80_0 .net "i1", 0 0, L_0x1201e9e80;  1 drivers
v0x1200a9f50_0 .net "i2", 0 0, L_0x1201e9f30;  1 drivers
v0x1200a9fe0_0 .net "select", 0 0, L_0x1201eb860;  alias, 1 drivers
S_0x1200aac10 .scope module, "alu8" "ALU1" 2 90, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201eb980 .functor NOT 1, L_0x1201ed540, C4<0>, C4<0>, C4<0>;
L_0x1201eaf50 .functor NOT 1, L_0x1201ed660, C4<0>, C4<0>, C4<0>;
L_0x1201ec300 .functor AND 1, L_0x1201ebed0, L_0x1201ec1d0, C4<1>, C4<1>;
L_0x1201ec3b0 .functor OR 1, L_0x1201ebed0, L_0x1201ec1d0, C4<0>, C4<0>;
v0x1200adf40_0 .net "Ainvert", 0 0, L_0x1201ebc60;  1 drivers
v0x1200adfe0_0 .net "a", 0 0, L_0x1201ed540;  1 drivers
v0x1200ae090_0 .net "a1", 0 0, L_0x1201ebed0;  1 drivers
v0x1200ae140_0 .net "a_and_b", 0 0, L_0x1201ec300;  1 drivers
v0x1200ae1f0_0 .net "a_inv", 0 0, L_0x1201eb980;  1 drivers
v0x1200ae2c0_0 .net "a_or_b", 0 0, L_0x1201ec3b0;  1 drivers
v0x1200ae370_0 .net "b", 0 0, L_0x1201ed660;  1 drivers
v0x1200ae420_0 .net "b1", 0 0, L_0x1201ec1d0;  1 drivers
v0x1200ae4b0_0 .net "b_inv", 0 0, L_0x1201eaf50;  1 drivers
v0x1200ae5c0_0 .net "binvert", 0 0, L_0x1201ed8e0;  1 drivers
v0x1200ae650_0 .net "carryin", 0 0, L_0x1201eaa40;  alias, 1 drivers
v0x1200ae760_0 .net "carryout", 0 0, L_0x1201ec970;  alias, 1 drivers
L_0x1180b10f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200ae7f0_0 .net "less", 0 0, L_0x1180b10f0;  1 drivers
v0x1200ae880_0 .net "op", 1 0, L_0x1201ed780;  1 drivers
v0x1200ae910_0 .net "result", 0 0, L_0x1201ed360;  1 drivers
v0x1200ae9c0_0 .net "sum", 0 0, L_0x1201ebf40;  1 drivers
S_0x1200aaeb0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200aac10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201ec970 .functor OR 1, L_0x1201ec800, L_0x1201ec4d0, C4<0>, C4<0>;
v0x1200abba0_0 .net "C", 0 0, L_0x1201ec970;  alias, 1 drivers
v0x1200abc50_0 .net "C1", 0 0, L_0x1201ec4d0;  1 drivers
v0x1200abcf0_0 .net "C2", 0 0, L_0x1201ec800;  1 drivers
v0x1200abdc0_0 .net "S", 0 0, L_0x1201ebf40;  alias, 1 drivers
v0x1200abe70_0 .net "S1", 0 0, L_0x1201ec460;  1 drivers
v0x1200abf80_0 .net "x", 0 0, L_0x1201ebed0;  alias, 1 drivers
v0x1200ac010_0 .net "y", 0 0, L_0x1201ec1d0;  alias, 1 drivers
v0x1200ac0a0_0 .net "z", 0 0, L_0x1201eaa40;  alias, 1 drivers
S_0x1200ab120 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200aaeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201ec460 .functor XOR 1, L_0x1201ebed0, L_0x1201ec1d0, C4<0>, C4<0>;
L_0x1201ec4d0 .functor AND 1, L_0x1201ebed0, L_0x1201ec1d0, C4<1>, C4<1>;
v0x1200ab370_0 .net "C", 0 0, L_0x1201ec4d0;  alias, 1 drivers
v0x1200ab420_0 .net "S", 0 0, L_0x1201ec460;  alias, 1 drivers
v0x1200ab4c0_0 .net "x", 0 0, L_0x1201ebed0;  alias, 1 drivers
v0x1200ab570_0 .net "y", 0 0, L_0x1201ec1d0;  alias, 1 drivers
S_0x1200ab670 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200aaeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201ebf40 .functor XOR 1, L_0x1201ec460, L_0x1201eaa40, C4<0>, C4<0>;
L_0x1201ec800 .functor AND 1, L_0x1201ec460, L_0x1201eaa40, C4<1>, C4<1>;
v0x1200ab8a0_0 .net "C", 0 0, L_0x1201ec800;  alias, 1 drivers
v0x1200ab940_0 .net "S", 0 0, L_0x1201ebf40;  alias, 1 drivers
v0x1200ab9e0_0 .net "x", 0 0, L_0x1201ec460;  alias, 1 drivers
v0x1200abab0_0 .net "y", 0 0, L_0x1201eaa40;  alias, 1 drivers
S_0x1200ac160 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200aac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201ec000 .functor NOT 1, L_0x1201ed8e0, C4<0>, C4<0>, C4<0>;
L_0x1201ec0b0 .functor AND 1, L_0x1201ed660, L_0x1201ec000, C4<1>, C4<1>;
L_0x1201ec160 .functor AND 1, L_0x1201eaf50, L_0x1201ed8e0, C4<1>, C4<1>;
L_0x1201ec1d0 .functor OR 1, L_0x1201ec0b0, L_0x1201ec160, C4<0>, C4<0>;
v0x1200ac380_0 .net "A", 0 0, L_0x1201ed660;  alias, 1 drivers
v0x1200ac410_0 .net "B", 0 0, L_0x1201eaf50;  alias, 1 drivers
v0x1200ac4a0_0 .net "OUT", 0 0, L_0x1201ec1d0;  alias, 1 drivers
v0x1200ac590_0 .net "i0", 0 0, L_0x1201ec000;  1 drivers
v0x1200ac620_0 .net "i1", 0 0, L_0x1201ec0b0;  1 drivers
v0x1200ac6f0_0 .net "i2", 0 0, L_0x1201ec160;  1 drivers
v0x1200ac780_0 .net "select", 0 0, L_0x1201ed8e0;  alias, 1 drivers
S_0x1200ac860 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200aac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201ec9e0 .functor NOT 1, L_0x1201eca50, C4<0>, C4<0>, C4<0>;
L_0x1201ecaf0 .functor NOT 1, L_0x1201ecb60, C4<0>, C4<0>, C4<0>;
L_0x1201ecc00 .functor AND 1, L_0x1201ec300, L_0x1201ecaf0, L_0x1201ec9e0, C4<1>;
L_0x1201eccf0 .functor AND 1, L_0x1201ec3b0, L_0x1201ecaf0, L_0x1201ecda0, C4<1>;
L_0x1201ecf00 .functor AND 1, L_0x1201ebf40, L_0x1201ecfc0, L_0x1201ec9e0, C4<1>;
L_0x1201ed0a0 .functor AND 1, L_0x1180b10f0, L_0x1201ed170, L_0x1201ed280, C4<1>;
L_0x1201ed360 .functor OR 1, L_0x1201ecc00, L_0x1201eccf0, L_0x1201ecf00, L_0x1201ed0a0;
v0x1200acae0_0 .net "S0", 0 0, L_0x1201ec9e0;  1 drivers
v0x1200acb80_0 .net "S1", 0 0, L_0x1201ecaf0;  1 drivers
v0x1200acc20_0 .net *"_ivl_1", 0 0, L_0x1201eca50;  1 drivers
v0x1200acce0_0 .net *"_ivl_11", 0 0, L_0x1201ed280;  1 drivers
v0x1200acd90_0 .net *"_ivl_3", 0 0, L_0x1201ecb60;  1 drivers
v0x1200ace80_0 .net *"_ivl_5", 0 0, L_0x1201ecda0;  1 drivers
v0x1200acf30_0 .net *"_ivl_7", 0 0, L_0x1201ecfc0;  1 drivers
v0x1200acfe0_0 .net *"_ivl_9", 0 0, L_0x1201ed170;  1 drivers
v0x1200ad090_0 .net "i0", 0 0, L_0x1201ec300;  alias, 1 drivers
v0x1200ad1a0_0 .net "i1", 0 0, L_0x1201ec3b0;  alias, 1 drivers
v0x1200ad230_0 .net "i2", 0 0, L_0x1201ebf40;  alias, 1 drivers
v0x1200ad2c0_0 .net "i3", 0 0, L_0x1180b10f0;  alias, 1 drivers
v0x1200ad360_0 .net "select", 1 0, L_0x1201ed780;  alias, 1 drivers
v0x1200ad410_0 .net "w1", 0 0, L_0x1201ecc00;  1 drivers
v0x1200ad4b0_0 .net "w2", 0 0, L_0x1201eccf0;  1 drivers
v0x1200ad550_0 .net "w3", 0 0, L_0x1201ecf00;  1 drivers
v0x1200ad5f0_0 .net "w4", 0 0, L_0x1201ed0a0;  1 drivers
v0x1200ad780_0 .net "y", 0 0, L_0x1201ed360;  alias, 1 drivers
L_0x1201eca50 .part L_0x1201ed780, 0, 1;
L_0x1201ecb60 .part L_0x1201ed780, 1, 1;
L_0x1201ecda0 .part L_0x1201ed780, 0, 1;
L_0x1201ecfc0 .part L_0x1201ed780, 1, 1;
L_0x1201ed170 .part L_0x1201ed780, 1, 1;
L_0x1201ed280 .part L_0x1201ed780, 0, 1;
S_0x1200ad8a0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200aac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201eb9f0 .functor NOT 1, L_0x1201ebc60, C4<0>, C4<0>, C4<0>;
L_0x1201ebdb0 .functor AND 1, L_0x1201ed540, L_0x1201eb9f0, C4<1>, C4<1>;
L_0x1201ebe60 .functor AND 1, L_0x1201eb980, L_0x1201ebc60, C4<1>, C4<1>;
L_0x1201ebed0 .functor OR 1, L_0x1201ebdb0, L_0x1201ebe60, C4<0>, C4<0>;
v0x1200ada70_0 .net "A", 0 0, L_0x1201ed540;  alias, 1 drivers
v0x1200adb10_0 .net "B", 0 0, L_0x1201eb980;  alias, 1 drivers
v0x1200adbb0_0 .net "OUT", 0 0, L_0x1201ebed0;  alias, 1 drivers
v0x1200adc80_0 .net "i0", 0 0, L_0x1201eb9f0;  1 drivers
v0x1200add10_0 .net "i1", 0 0, L_0x1201ebdb0;  1 drivers
v0x1200adde0_0 .net "i2", 0 0, L_0x1201ebe60;  1 drivers
v0x1200ade70_0 .net "select", 0 0, L_0x1201ebc60;  alias, 1 drivers
S_0x1200aeaa0 .scope module, "alu9" "ALU1" 2 91, 2 106 0, S_0x117fa5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201ed820 .functor NOT 1, L_0x1201ef460, C4<0>, C4<0>, C4<0>;
L_0x1201ece80 .functor NOT 1, L_0x1201eda00, C4<0>, C4<0>, C4<0>;
L_0x1201ee230 .functor AND 1, L_0x1201ede00, L_0x1201ee100, C4<1>, C4<1>;
L_0x1201ee2e0 .functor OR 1, L_0x1201ede00, L_0x1201ee100, C4<0>, C4<0>;
v0x1200b1dc0_0 .net "Ainvert", 0 0, L_0x1201ef700;  1 drivers
v0x1200b1e60_0 .net "a", 0 0, L_0x1201ef460;  1 drivers
v0x1200b1f10_0 .net "a1", 0 0, L_0x1201ede00;  1 drivers
v0x1200b1fc0_0 .net "a_and_b", 0 0, L_0x1201ee230;  1 drivers
v0x1200b2070_0 .net "a_inv", 0 0, L_0x1201ed820;  1 drivers
v0x1200b2140_0 .net "a_or_b", 0 0, L_0x1201ee2e0;  1 drivers
v0x1200b21f0_0 .net "b", 0 0, L_0x1201eda00;  1 drivers
v0x1200b22a0_0 .net "b1", 0 0, L_0x1201ee100;  1 drivers
v0x1200b2330_0 .net "b_inv", 0 0, L_0x1201ece80;  1 drivers
v0x1200b2440_0 .net "binvert", 0 0, L_0x1201ef580;  1 drivers
v0x1200b24d0_0 .net "carryin", 0 0, L_0x1201ec970;  alias, 1 drivers
v0x1200b25e0_0 .net "carryout", 0 0, L_0x1201ee8a0;  alias, 1 drivers
L_0x1180b1138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200b26f0_0 .net "less", 0 0, L_0x1180b1138;  1 drivers
v0x1200b2780_0 .net "op", 1 0, L_0x1201ef9b0;  1 drivers
v0x1200b2810_0 .net "result", 0 0, L_0x1201ef280;  1 drivers
v0x1200b28a0_0 .net "sum", 0 0, L_0x1201ede70;  1 drivers
S_0x1200aed40 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200aeaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201ee8a0 .functor OR 1, L_0x1201ee730, L_0x1201ee400, C4<0>, C4<0>;
v0x1200afa30_0 .net "C", 0 0, L_0x1201ee8a0;  alias, 1 drivers
v0x1200afad0_0 .net "C1", 0 0, L_0x1201ee400;  1 drivers
v0x1200afb70_0 .net "C2", 0 0, L_0x1201ee730;  1 drivers
v0x1200afc40_0 .net "S", 0 0, L_0x1201ede70;  alias, 1 drivers
v0x1200afcf0_0 .net "S1", 0 0, L_0x1201ee390;  1 drivers
v0x1200afe00_0 .net "x", 0 0, L_0x1201ede00;  alias, 1 drivers
v0x1200afe90_0 .net "y", 0 0, L_0x1201ee100;  alias, 1 drivers
v0x1200aff20_0 .net "z", 0 0, L_0x1201ec970;  alias, 1 drivers
S_0x1200aefb0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200aed40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201ee390 .functor XOR 1, L_0x1201ede00, L_0x1201ee100, C4<0>, C4<0>;
L_0x1201ee400 .functor AND 1, L_0x1201ede00, L_0x1201ee100, C4<1>, C4<1>;
v0x1200af200_0 .net "C", 0 0, L_0x1201ee400;  alias, 1 drivers
v0x1200af2b0_0 .net "S", 0 0, L_0x1201ee390;  alias, 1 drivers
v0x1200af350_0 .net "x", 0 0, L_0x1201ede00;  alias, 1 drivers
v0x1200af400_0 .net "y", 0 0, L_0x1201ee100;  alias, 1 drivers
S_0x1200af500 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200aed40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201ede70 .functor XOR 1, L_0x1201ee390, L_0x1201ec970, C4<0>, C4<0>;
L_0x1201ee730 .functor AND 1, L_0x1201ee390, L_0x1201ec970, C4<1>, C4<1>;
v0x1200af730_0 .net "C", 0 0, L_0x1201ee730;  alias, 1 drivers
v0x1200af7d0_0 .net "S", 0 0, L_0x1201ede70;  alias, 1 drivers
v0x1200af870_0 .net "x", 0 0, L_0x1201ee390;  alias, 1 drivers
v0x1200af940_0 .net "y", 0 0, L_0x1201ec970;  alias, 1 drivers
S_0x1200affe0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200aeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201edf30 .functor NOT 1, L_0x1201ef580, C4<0>, C4<0>, C4<0>;
L_0x1201edfe0 .functor AND 1, L_0x1201eda00, L_0x1201edf30, C4<1>, C4<1>;
L_0x1201ee090 .functor AND 1, L_0x1201ece80, L_0x1201ef580, C4<1>, C4<1>;
L_0x1201ee100 .functor OR 1, L_0x1201edfe0, L_0x1201ee090, C4<0>, C4<0>;
v0x1200b0200_0 .net "A", 0 0, L_0x1201eda00;  alias, 1 drivers
v0x1200b0290_0 .net "B", 0 0, L_0x1201ece80;  alias, 1 drivers
v0x1200b0320_0 .net "OUT", 0 0, L_0x1201ee100;  alias, 1 drivers
v0x1200b0410_0 .net "i0", 0 0, L_0x1201edf30;  1 drivers
v0x1200b04a0_0 .net "i1", 0 0, L_0x1201edfe0;  1 drivers
v0x1200b0570_0 .net "i2", 0 0, L_0x1201ee090;  1 drivers
v0x1200b0600_0 .net "select", 0 0, L_0x1201ef580;  alias, 1 drivers
S_0x1200b06e0 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200aeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201ee910 .functor NOT 1, L_0x1201ee980, C4<0>, C4<0>, C4<0>;
L_0x1201eea20 .functor NOT 1, L_0x1201eea90, C4<0>, C4<0>, C4<0>;
L_0x1201eeb30 .functor AND 1, L_0x1201ee230, L_0x1201eea20, L_0x1201ee910, C4<1>;
L_0x1201eec20 .functor AND 1, L_0x1201ee2e0, L_0x1201eea20, L_0x1201eecd0, C4<1>;
L_0x1201eee30 .functor AND 1, L_0x1201ede70, L_0x1201eeec0, L_0x1201ee910, C4<1>;
L_0x1201eefa0 .functor AND 1, L_0x1180b1138, L_0x1201ef090, L_0x1201ef1a0, C4<1>;
L_0x1201ef280 .functor OR 1, L_0x1201eeb30, L_0x1201eec20, L_0x1201eee30, L_0x1201eefa0;
v0x1200b0960_0 .net "S0", 0 0, L_0x1201ee910;  1 drivers
v0x1200b0a00_0 .net "S1", 0 0, L_0x1201eea20;  1 drivers
v0x1200b0aa0_0 .net *"_ivl_1", 0 0, L_0x1201ee980;  1 drivers
v0x1200b0b60_0 .net *"_ivl_11", 0 0, L_0x1201ef1a0;  1 drivers
v0x1200b0c10_0 .net *"_ivl_3", 0 0, L_0x1201eea90;  1 drivers
v0x1200b0d00_0 .net *"_ivl_5", 0 0, L_0x1201eecd0;  1 drivers
v0x1200b0db0_0 .net *"_ivl_7", 0 0, L_0x1201eeec0;  1 drivers
v0x1200b0e60_0 .net *"_ivl_9", 0 0, L_0x1201ef090;  1 drivers
v0x1200b0f10_0 .net "i0", 0 0, L_0x1201ee230;  alias, 1 drivers
v0x1200b1020_0 .net "i1", 0 0, L_0x1201ee2e0;  alias, 1 drivers
v0x1200b10b0_0 .net "i2", 0 0, L_0x1201ede70;  alias, 1 drivers
v0x1200b1140_0 .net "i3", 0 0, L_0x1180b1138;  alias, 1 drivers
v0x1200b11e0_0 .net "select", 1 0, L_0x1201ef9b0;  alias, 1 drivers
v0x1200b1290_0 .net "w1", 0 0, L_0x1201eeb30;  1 drivers
v0x1200b1330_0 .net "w2", 0 0, L_0x1201eec20;  1 drivers
v0x1200b13d0_0 .net "w3", 0 0, L_0x1201eee30;  1 drivers
v0x1200b1470_0 .net "w4", 0 0, L_0x1201eefa0;  1 drivers
v0x1200b1600_0 .net "y", 0 0, L_0x1201ef280;  alias, 1 drivers
L_0x1201ee980 .part L_0x1201ef9b0, 0, 1;
L_0x1201eea90 .part L_0x1201ef9b0, 1, 1;
L_0x1201eecd0 .part L_0x1201ef9b0, 0, 1;
L_0x1201eeec0 .part L_0x1201ef9b0, 1, 1;
L_0x1201ef090 .part L_0x1201ef9b0, 1, 1;
L_0x1201ef1a0 .part L_0x1201ef9b0, 0, 1;
S_0x1200b1720 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200aeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201edc70 .functor NOT 1, L_0x1201ef700, C4<0>, C4<0>, C4<0>;
L_0x1201edce0 .functor AND 1, L_0x1201ef460, L_0x1201edc70, C4<1>, C4<1>;
L_0x1201edd90 .functor AND 1, L_0x1201ed820, L_0x1201ef700, C4<1>, C4<1>;
L_0x1201ede00 .functor OR 1, L_0x1201edce0, L_0x1201edd90, C4<0>, C4<0>;
v0x1200b18f0_0 .net "A", 0 0, L_0x1201ef460;  alias, 1 drivers
v0x1200b1990_0 .net "B", 0 0, L_0x1201ed820;  alias, 1 drivers
v0x1200b1a30_0 .net "OUT", 0 0, L_0x1201ede00;  alias, 1 drivers
v0x1200b1b00_0 .net "i0", 0 0, L_0x1201edc70;  1 drivers
v0x1200b1b90_0 .net "i1", 0 0, L_0x1201edce0;  1 drivers
v0x1200b1c60_0 .net "i2", 0 0, L_0x1201edd90;  1 drivers
v0x1200b1cf0_0 .net "select", 0 0, L_0x1201ef700;  alias, 1 drivers
S_0x1200b3b90 .scope module, "fetch" "ALU" 2 375, 2 74 0, S_0x117fab1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x1201cbc90 .functor OR 1, L_0x1201dbbc0, L_0x1201db800, C4<0>, C4<0>;
L_0x1201db8a0 .functor OR 1, L_0x1201db910, L_0x1201db9b0, C4<0>, C4<0>;
L_0x1201dbf10 .functor NOR 1, L_0x1201cbc90, L_0x1201db8a0, C4<0>, C4<0>;
v0x1200f2750_0 .net *"_ivl_226", 0 0, L_0x1201dbbc0;  1 drivers
v0x1200f27e0_0 .net *"_ivl_228", 0 0, L_0x1201db800;  1 drivers
v0x1200f2870_0 .net *"_ivl_230", 0 0, L_0x1201db910;  1 drivers
v0x1200f2900_0 .net *"_ivl_232", 0 0, L_0x1201db9b0;  1 drivers
v0x1200f29a0_0 .net "a", 15 0, v0x12016ea90_0;  alias, 1 drivers
L_0x1180b0eb0 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1200f2a90_0 .net "b", 15 0, L_0x1180b0eb0;  1 drivers
v0x1200f2b40_0 .net "c1", 0 0, L_0x1201bd180;  1 drivers
v0x1200f2bd0_0 .net "c10", 0 0, L_0x1201cec90;  1 drivers
v0x1200f2c60_0 .net "c11", 0 0, L_0x1201d0bd0;  1 drivers
v0x1200f2d70_0 .net "c12", 0 0, L_0x1201d28f0;  1 drivers
v0x1200f2e00_0 .net "c13", 0 0, L_0x1201d4830;  1 drivers
v0x1200f2e90_0 .net "c14", 0 0, L_0x1201d68b0;  1 drivers
v0x1200f2f20_0 .net "c15", 0 0, L_0x1201d8770;  1 drivers
v0x1200f2fb0_0 .net "c16", 0 0, L_0x1201da680;  1 drivers
v0x1200f30c0_0 .net "c2", 0 0, L_0x1201bf090;  1 drivers
v0x1200f3150_0 .net "c3", 0 0, L_0x1201c1030;  1 drivers
v0x1200f31e0_0 .net "c4", 0 0, L_0x1201c2f70;  1 drivers
v0x1200f3370_0 .net "c5", 0 0, L_0x1201c4f20;  1 drivers
v0x1200f3400_0 .net "c6", 0 0, L_0x1201c6f80;  1 drivers
v0x1200f3490_0 .net "c7", 0 0, L_0x1201c8ee0;  1 drivers
v0x1200f3520_0 .net "c8", 0 0, L_0x1201cadc0;  1 drivers
v0x1200f35b0_0 .net "c9", 0 0, L_0x1201ccd90;  1 drivers
L_0x1180b0e68 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1200f3640_0 .net "op", 3 0, L_0x1180b0e68;  1 drivers
v0x1200f36d0_0 .net "or01", 0 0, L_0x1201cbc90;  1 drivers
v0x1200f3760_0 .net "or23", 0 0, L_0x1201db8a0;  1 drivers
v0x1200f37f0_0 .net "result", 15 0, L_0x1201dba90;  alias, 1 drivers
v0x1200f3880_0 .net "zero", 0 0, L_0x1201dbf10;  alias, 1 drivers
L_0x1201bdc40 .part v0x12016ea90_0, 0, 1;
L_0x1201bdde0 .part L_0x1180b0eb0, 0, 1;
L_0x1201bdf00 .part L_0x1180b0e68, 3, 1;
L_0x1201be020 .part L_0x1180b0e68, 2, 1;
L_0x1201be140 .part L_0x1180b0e68, 0, 2;
L_0x1201be2e0 .part L_0x1180b0e68, 2, 1;
L_0x1201bfc80 .part v0x12016ea90_0, 1, 1;
L_0x1201bfda0 .part L_0x1180b0eb0, 1, 1;
L_0x1201bfec0 .part L_0x1180b0e68, 3, 1;
L_0x1201c0030 .part L_0x1180b0e68, 2, 1;
L_0x1201c0150 .part L_0x1180b0e68, 0, 2;
L_0x1201c1bb0 .part v0x12016ea90_0, 2, 1;
L_0x1201c1cd0 .part L_0x1180b0eb0, 2, 1;
L_0x1201c1e60 .part L_0x1180b0e68, 3, 1;
L_0x1201c2080 .part L_0x1180b0e68, 2, 1;
L_0x1201c21a0 .part L_0x1180b0e68, 0, 2;
L_0x1201c3b60 .part v0x12016ea90_0, 3, 1;
L_0x1201c3d10 .part L_0x1180b0eb0, 3, 1;
L_0x1201c3e30 .part L_0x1180b0e68, 3, 1;
L_0x1201c3ff0 .part L_0x1180b0e68, 2, 1;
L_0x1201c4110 .part L_0x1180b0e68, 0, 2;
L_0x1201c5aa0 .part v0x12016ea90_0, 4, 1;
L_0x1201c5cc0 .part L_0x1180b0eb0, 4, 1;
L_0x1201c5e20 .part L_0x1180b0e68, 3, 1;
L_0x1201c42b0 .part L_0x1180b0e68, 2, 1;
L_0x1201c6090 .part L_0x1180b0e68, 0, 2;
L_0x1201c7b70 .part v0x12016ea90_0, 5, 1;
L_0x1201c7d70 .part L_0x1180b0eb0, 5, 1;
L_0x1201c5fc0 .part L_0x1180b0e68, 3, 1;
L_0x1201c8000 .part L_0x1180b0e68, 2, 1;
L_0x1201c7c90 .part L_0x1180b0e68, 0, 2;
L_0x1201c9a80 .part v0x12016ea90_0, 6, 1;
L_0x1201c9ba0 .part L_0x1180b0eb0, 6, 1;
L_0x1201c8220 .part L_0x1180b0e68, 3, 1;
L_0x1201c9e50 .part L_0x1180b0e68, 2, 1;
L_0x1201c9cc0 .part L_0x1180b0e68, 0, 2;
L_0x1201cb9b0 .part v0x12016ea90_0, 7, 1;
L_0x1201c9f70 .part L_0x1180b0eb0, 7, 1;
L_0x1201cbd00 .part L_0x1180b0e68, 3, 1;
L_0x1201cbad0 .part L_0x1180b0e68, 2, 1;
L_0x1201cbee0 .part L_0x1180b0e68, 0, 2;
L_0x1201cd930 .part v0x12016ea90_0, 8, 1;
L_0x1201cda50 .part L_0x1180b0eb0, 8, 1;
L_0x1201cc080 .part L_0x1180b0e68, 3, 1;
L_0x1201cdcd0 .part L_0x1180b0e68, 2, 1;
L_0x1201cdb70 .part L_0x1180b0e68, 0, 2;
L_0x1201cf870 .part v0x12016ea90_0, 9, 1;
L_0x1201cddf0 .part L_0x1180b0eb0, 9, 1;
L_0x1201cfb10 .part L_0x1180b0e68, 3, 1;
L_0x1201cf990 .part L_0x1180b0e68, 2, 1;
L_0x1201cfdc0 .part L_0x1180b0e68, 0, 2;
L_0x1201d17c0 .part v0x12016ea90_0, 10, 1;
L_0x1201d18e0 .part L_0x1180b0eb0, 10, 1;
L_0x1201cff60 .part L_0x1180b0e68, 3, 1;
L_0x1201c6230 .part L_0x1180b0e68, 2, 1;
L_0x1201c62d0 .part L_0x1180b0e68, 0, 2;
L_0x1201d34e0 .part v0x12016ea90_0, 11, 1;
L_0x1201d1a00 .part L_0x1180b0eb0, 11, 1;
L_0x1201d1b20 .part L_0x1180b0e68, 3, 1;
L_0x1201d3600 .part L_0x1180b0e68, 2, 1;
L_0x1201d3720 .part L_0x1180b0e68, 0, 2;
L_0x1201d5420 .part v0x12016ea90_0, 12, 1;
L_0x1201c5bc0 .part L_0x1180b0eb0, 12, 1;
L_0x1201d3b30 .part L_0x1180b0e68, 3, 1;
L_0x1201d3c50 .part L_0x1180b0e68, 2, 1;
L_0x1201d57c0 .part L_0x1180b0e68, 0, 2;
L_0x1201d7410 .part v0x12016ea90_0, 13, 1;
L_0x1201d5a40 .part L_0x1180b0eb0, 13, 1;
L_0x1201d5b60 .part L_0x1180b0e68, 3, 1;
L_0x1201d7530 .part L_0x1180b0e68, 2, 1;
L_0x1201d7650 .part L_0x1180b0e68, 0, 2;
L_0x1201d9360 .part v0x12016ea90_0, 14, 1;
L_0x1201d9480 .part L_0x1180b0eb0, 14, 1;
L_0x1201d7b00 .part L_0x1180b0e68, 3, 1;
L_0x1201d7c20 .part L_0x1180b0e68, 2, 1;
L_0x1201d9800 .part L_0x1180b0e68, 0, 2;
L_0x1201db270 .part v0x12016ea90_0, 15, 1;
L_0x1201d95a0 .part L_0x1180b0eb0, 15, 1;
L_0x1201cbbf0 .part L_0x1180b0e68, 3, 1;
L_0x1201d9740 .part L_0x1180b0e68, 2, 1;
L_0x1201db410 .part L_0x1180b0e68, 0, 2;
LS_0x1201dba90_0_0 .concat8 [ 1 1 1 1], L_0x1201bda50, L_0x1201bfa60, L_0x1201c1990, L_0x1201c3940;
LS_0x1201dba90_0_4 .concat8 [ 1 1 1 1], L_0x1201c5880, L_0x1201c7950, L_0x1201c9860, L_0x1201cb790;
LS_0x1201dba90_0_8 .concat8 [ 1 1 1 1], L_0x1201cd710, L_0x1201cf650, L_0x1201d15a0, L_0x1201d32c0;
LS_0x1201dba90_0_12 .concat8 [ 1 1 1 1], L_0x1201d5200, L_0x1201d71f0, L_0x1201d9140, L_0x1201db050;
L_0x1201dba90 .concat8 [ 4 4 4 4], LS_0x1201dba90_0_0, LS_0x1201dba90_0_4, LS_0x1201dba90_0_8, LS_0x1201dba90_0_12;
L_0x1201dbbc0 .part L_0x1201dba90, 0, 1;
L_0x1201db800 .part L_0x1201dba90, 1, 1;
L_0x1201db910 .part L_0x1201dba90, 2, 1;
L_0x1201db9b0 .part L_0x1201dba90, 3, 1;
S_0x1200b3d80 .scope module, "alu0" "ALU1" 2 82, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x12017b640 .functor NOT 1, L_0x1201bdc40, C4<0>, C4<0>, C4<0>;
L_0x1201bc4e0 .functor NOT 1, L_0x1201bdde0, C4<0>, C4<0>, C4<0>;
L_0x1201bcb90 .functor AND 1, L_0x1201bc760, L_0x1201bca60, C4<1>, C4<1>;
L_0x1201bcc40 .functor OR 1, L_0x1201bc760, L_0x1201bca60, C4<0>, C4<0>;
v0x1200b7100_0 .net "Ainvert", 0 0, L_0x1201bdf00;  1 drivers
v0x1200b71a0_0 .net "a", 0 0, L_0x1201bdc40;  1 drivers
v0x1200b7250_0 .net "a1", 0 0, L_0x1201bc760;  1 drivers
v0x1200b7300_0 .net "a_and_b", 0 0, L_0x1201bcb90;  1 drivers
v0x1200b73b0_0 .net "a_inv", 0 0, L_0x12017b640;  1 drivers
v0x1200b7480_0 .net "a_or_b", 0 0, L_0x1201bcc40;  1 drivers
v0x1200b7530_0 .net "b", 0 0, L_0x1201bdde0;  1 drivers
v0x1200b75e0_0 .net "b1", 0 0, L_0x1201bca60;  1 drivers
v0x1200b7670_0 .net "b_inv", 0 0, L_0x1201bc4e0;  1 drivers
v0x1200b7780_0 .net "binvert", 0 0, L_0x1201be020;  1 drivers
v0x1200b7810_0 .net "carryin", 0 0, L_0x1201be2e0;  1 drivers
v0x1200b78e0_0 .net "carryout", 0 0, L_0x1201bd180;  alias, 1 drivers
v0x1200b7970_0 .net "less", 0 0, L_0x1201da680;  alias, 1 drivers
v0x1200b7a00_0 .net "op", 1 0, L_0x1201be140;  1 drivers
v0x1200b7ab0_0 .net "result", 0 0, L_0x1201bda50;  1 drivers
v0x1200b7b60_0 .net "sum", 0 0, L_0x1201bc7d0;  1 drivers
S_0x1200b4070 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200b3d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201bd180 .functor OR 1, L_0x1201bd090, L_0x1201bcd60, C4<0>, C4<0>;
v0x1200b4d50_0 .net "C", 0 0, L_0x1201bd180;  alias, 1 drivers
v0x1200b4e00_0 .net "C1", 0 0, L_0x1201bcd60;  1 drivers
v0x1200b4ea0_0 .net "C2", 0 0, L_0x1201bd090;  1 drivers
v0x1200b4f70_0 .net "S", 0 0, L_0x1201bc7d0;  alias, 1 drivers
v0x1200b5020_0 .net "S1", 0 0, L_0x1201bccf0;  1 drivers
v0x1200b5130_0 .net "x", 0 0, L_0x1201bc760;  alias, 1 drivers
v0x1200b51c0_0 .net "y", 0 0, L_0x1201bca60;  alias, 1 drivers
v0x1200b5250_0 .net "z", 0 0, L_0x1201be2e0;  alias, 1 drivers
S_0x1200b42e0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200b4070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201bccf0 .functor XOR 1, L_0x1201bc760, L_0x1201bca60, C4<0>, C4<0>;
L_0x1201bcd60 .functor AND 1, L_0x1201bc760, L_0x1201bca60, C4<1>, C4<1>;
v0x1200b4530_0 .net "C", 0 0, L_0x1201bcd60;  alias, 1 drivers
v0x1200b45e0_0 .net "S", 0 0, L_0x1201bccf0;  alias, 1 drivers
v0x1200b4680_0 .net "x", 0 0, L_0x1201bc760;  alias, 1 drivers
v0x1200b4730_0 .net "y", 0 0, L_0x1201bca60;  alias, 1 drivers
S_0x1200b4830 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200b4070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201bc7d0 .functor XOR 1, L_0x1201bccf0, L_0x1201be2e0, C4<0>, C4<0>;
L_0x1201bd090 .functor AND 1, L_0x1201bccf0, L_0x1201be2e0, C4<1>, C4<1>;
v0x1200b4a60_0 .net "C", 0 0, L_0x1201bd090;  alias, 1 drivers
v0x1200b4b00_0 .net "S", 0 0, L_0x1201bc7d0;  alias, 1 drivers
v0x1200b4ba0_0 .net "x", 0 0, L_0x1201bccf0;  alias, 1 drivers
v0x1200b4c70_0 .net "y", 0 0, L_0x1201be2e0;  alias, 1 drivers
S_0x1200b5330 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200b3d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201bc890 .functor NOT 1, L_0x1201be020, C4<0>, C4<0>, C4<0>;
L_0x1201bc940 .functor AND 1, L_0x1201bdde0, L_0x1201bc890, C4<1>, C4<1>;
L_0x1201bc9f0 .functor AND 1, L_0x1201bc4e0, L_0x1201be020, C4<1>, C4<1>;
L_0x1201bca60 .functor OR 1, L_0x1201bc940, L_0x1201bc9f0, C4<0>, C4<0>;
v0x1200b5550_0 .net "A", 0 0, L_0x1201bdde0;  alias, 1 drivers
v0x1200b55e0_0 .net "B", 0 0, L_0x1201bc4e0;  alias, 1 drivers
v0x1200b5670_0 .net "OUT", 0 0, L_0x1201bca60;  alias, 1 drivers
v0x1200b5760_0 .net "i0", 0 0, L_0x1201bc890;  1 drivers
v0x1200b57f0_0 .net "i1", 0 0, L_0x1201bc940;  1 drivers
v0x1200b58c0_0 .net "i2", 0 0, L_0x1201bc9f0;  1 drivers
v0x1200b5950_0 .net "select", 0 0, L_0x1201be020;  alias, 1 drivers
S_0x1200b5a20 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200b3d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201bd1f0 .functor NOT 1, L_0x1201bd260, C4<0>, C4<0>, C4<0>;
L_0x1201bd300 .functor NOT 1, L_0x1201bd370, C4<0>, C4<0>, C4<0>;
L_0x1201bd450 .functor AND 1, L_0x1201bcb90, L_0x1201bd300, L_0x1201bd1f0, C4<1>;
L_0x1201bd540 .functor AND 1, L_0x1201bcc40, L_0x1201bd300, L_0x1201bd5b0, C4<1>;
L_0x1201bd710 .functor AND 1, L_0x1201bc7d0, L_0x1201bd780, L_0x1201bd1f0, C4<1>;
L_0x1201bd820 .functor AND 1, L_0x1201da680, L_0x1201bd890, L_0x1201bd970, C4<1>;
L_0x1201bda50 .functor OR 1, L_0x1201bd450, L_0x1201bd540, L_0x1201bd710, L_0x1201bd820;
v0x1200b5ca0_0 .net "S0", 0 0, L_0x1201bd1f0;  1 drivers
v0x1200b5d40_0 .net "S1", 0 0, L_0x1201bd300;  1 drivers
v0x1200b5de0_0 .net *"_ivl_1", 0 0, L_0x1201bd260;  1 drivers
v0x1200b5ea0_0 .net *"_ivl_11", 0 0, L_0x1201bd970;  1 drivers
v0x1200b5f50_0 .net *"_ivl_3", 0 0, L_0x1201bd370;  1 drivers
v0x1200b6040_0 .net *"_ivl_5", 0 0, L_0x1201bd5b0;  1 drivers
v0x1200b60f0_0 .net *"_ivl_7", 0 0, L_0x1201bd780;  1 drivers
v0x1200b61a0_0 .net *"_ivl_9", 0 0, L_0x1201bd890;  1 drivers
v0x1200b6250_0 .net "i0", 0 0, L_0x1201bcb90;  alias, 1 drivers
v0x1200b6360_0 .net "i1", 0 0, L_0x1201bcc40;  alias, 1 drivers
v0x1200b63f0_0 .net "i2", 0 0, L_0x1201bc7d0;  alias, 1 drivers
v0x1200b6480_0 .net "i3", 0 0, L_0x1201da680;  alias, 1 drivers
v0x1200b6520_0 .net "select", 1 0, L_0x1201be140;  alias, 1 drivers
v0x1200b65d0_0 .net "w1", 0 0, L_0x1201bd450;  1 drivers
v0x1200b6670_0 .net "w2", 0 0, L_0x1201bd540;  1 drivers
v0x1200b6710_0 .net "w3", 0 0, L_0x1201bd710;  1 drivers
v0x1200b67b0_0 .net "w4", 0 0, L_0x1201bd820;  1 drivers
v0x1200b6940_0 .net "y", 0 0, L_0x1201bda50;  alias, 1 drivers
L_0x1201bd260 .part L_0x1201be140, 0, 1;
L_0x1201bd370 .part L_0x1201be140, 1, 1;
L_0x1201bd5b0 .part L_0x1201be140, 0, 1;
L_0x1201bd780 .part L_0x1201be140, 1, 1;
L_0x1201bd890 .part L_0x1201be140, 1, 1;
L_0x1201bd970 .part L_0x1201be140, 0, 1;
S_0x1200b6a60 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200b3d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201bc590 .functor NOT 1, L_0x1201bdf00, C4<0>, C4<0>, C4<0>;
L_0x1201bc640 .functor AND 1, L_0x1201bdc40, L_0x1201bc590, C4<1>, C4<1>;
L_0x1201bc6f0 .functor AND 1, L_0x12017b640, L_0x1201bdf00, C4<1>, C4<1>;
L_0x1201bc760 .functor OR 1, L_0x1201bc640, L_0x1201bc6f0, C4<0>, C4<0>;
v0x1200b6c30_0 .net "A", 0 0, L_0x1201bdc40;  alias, 1 drivers
v0x1200b6cd0_0 .net "B", 0 0, L_0x12017b640;  alias, 1 drivers
v0x1200b6d70_0 .net "OUT", 0 0, L_0x1201bc760;  alias, 1 drivers
v0x1200b6e40_0 .net "i0", 0 0, L_0x1201bc590;  1 drivers
v0x1200b6ed0_0 .net "i1", 0 0, L_0x1201bc640;  1 drivers
v0x1200b6fa0_0 .net "i2", 0 0, L_0x1201bc6f0;  1 drivers
v0x1200b7030_0 .net "select", 0 0, L_0x1201bdf00;  alias, 1 drivers
S_0x1200b7c40 .scope module, "alu1" "ALU1" 2 83, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201be380 .functor NOT 1, L_0x1201bfc80, C4<0>, C4<0>, C4<0>;
L_0x1201be3f0 .functor NOT 1, L_0x1201bfda0, C4<0>, C4<0>, C4<0>;
L_0x1201bea20 .functor AND 1, L_0x1201be5f0, L_0x1201be8f0, C4<1>, C4<1>;
L_0x1201bead0 .functor OR 1, L_0x1201be5f0, L_0x1201be8f0, C4<0>, C4<0>;
v0x1200baf70_0 .net "Ainvert", 0 0, L_0x1201bfec0;  1 drivers
v0x1200bb010_0 .net "a", 0 0, L_0x1201bfc80;  1 drivers
v0x1200bb0c0_0 .net "a1", 0 0, L_0x1201be5f0;  1 drivers
v0x1200bb170_0 .net "a_and_b", 0 0, L_0x1201bea20;  1 drivers
v0x1200bb220_0 .net "a_inv", 0 0, L_0x1201be380;  1 drivers
v0x1200bb2f0_0 .net "a_or_b", 0 0, L_0x1201bead0;  1 drivers
v0x1200bb3a0_0 .net "b", 0 0, L_0x1201bfda0;  1 drivers
v0x1200bb450_0 .net "b1", 0 0, L_0x1201be8f0;  1 drivers
v0x1200bb4e0_0 .net "b_inv", 0 0, L_0x1201be3f0;  1 drivers
v0x1200bb5f0_0 .net "binvert", 0 0, L_0x1201c0030;  1 drivers
v0x1200bb680_0 .net "carryin", 0 0, L_0x1201bd180;  alias, 1 drivers
v0x1200bb790_0 .net "carryout", 0 0, L_0x1201bf090;  alias, 1 drivers
L_0x1180b0a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200bb820_0 .net "less", 0 0, L_0x1180b0a30;  1 drivers
v0x1200bb8b0_0 .net "op", 1 0, L_0x1201c0150;  1 drivers
v0x1200bb940_0 .net "result", 0 0, L_0x1201bfa60;  1 drivers
v0x1200bb9f0_0 .net "sum", 0 0, L_0x1201be660;  1 drivers
S_0x1200b7ee0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200b7c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201bf090 .functor OR 1, L_0x1201bef20, L_0x1201bebf0, C4<0>, C4<0>;
v0x1200b8bd0_0 .net "C", 0 0, L_0x1201bf090;  alias, 1 drivers
v0x1200b8c80_0 .net "C1", 0 0, L_0x1201bebf0;  1 drivers
v0x1200b8d20_0 .net "C2", 0 0, L_0x1201bef20;  1 drivers
v0x1200b8df0_0 .net "S", 0 0, L_0x1201be660;  alias, 1 drivers
v0x1200b8ea0_0 .net "S1", 0 0, L_0x1201beb80;  1 drivers
v0x1200b8fb0_0 .net "x", 0 0, L_0x1201be5f0;  alias, 1 drivers
v0x1200b9040_0 .net "y", 0 0, L_0x1201be8f0;  alias, 1 drivers
v0x1200b90d0_0 .net "z", 0 0, L_0x1201bd180;  alias, 1 drivers
S_0x1200b8150 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200b7ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201beb80 .functor XOR 1, L_0x1201be5f0, L_0x1201be8f0, C4<0>, C4<0>;
L_0x1201bebf0 .functor AND 1, L_0x1201be5f0, L_0x1201be8f0, C4<1>, C4<1>;
v0x1200b83a0_0 .net "C", 0 0, L_0x1201bebf0;  alias, 1 drivers
v0x1200b8450_0 .net "S", 0 0, L_0x1201beb80;  alias, 1 drivers
v0x1200b84f0_0 .net "x", 0 0, L_0x1201be5f0;  alias, 1 drivers
v0x1200b85a0_0 .net "y", 0 0, L_0x1201be8f0;  alias, 1 drivers
S_0x1200b86a0 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200b7ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201be660 .functor XOR 1, L_0x1201beb80, L_0x1201bd180, C4<0>, C4<0>;
L_0x1201bef20 .functor AND 1, L_0x1201beb80, L_0x1201bd180, C4<1>, C4<1>;
v0x1200b88d0_0 .net "C", 0 0, L_0x1201bef20;  alias, 1 drivers
v0x1200b8970_0 .net "S", 0 0, L_0x1201be660;  alias, 1 drivers
v0x1200b8a10_0 .net "x", 0 0, L_0x1201beb80;  alias, 1 drivers
v0x1200b8ae0_0 .net "y", 0 0, L_0x1201bd180;  alias, 1 drivers
S_0x1200b9190 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200b7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201be720 .functor NOT 1, L_0x1201c0030, C4<0>, C4<0>, C4<0>;
L_0x1201be7d0 .functor AND 1, L_0x1201bfda0, L_0x1201be720, C4<1>, C4<1>;
L_0x1201be880 .functor AND 1, L_0x1201be3f0, L_0x1201c0030, C4<1>, C4<1>;
L_0x1201be8f0 .functor OR 1, L_0x1201be7d0, L_0x1201be880, C4<0>, C4<0>;
v0x1200b93b0_0 .net "A", 0 0, L_0x1201bfda0;  alias, 1 drivers
v0x1200b9440_0 .net "B", 0 0, L_0x1201be3f0;  alias, 1 drivers
v0x1200b94d0_0 .net "OUT", 0 0, L_0x1201be8f0;  alias, 1 drivers
v0x1200b95c0_0 .net "i0", 0 0, L_0x1201be720;  1 drivers
v0x1200b9650_0 .net "i1", 0 0, L_0x1201be7d0;  1 drivers
v0x1200b9720_0 .net "i2", 0 0, L_0x1201be880;  1 drivers
v0x1200b97b0_0 .net "select", 0 0, L_0x1201c0030;  alias, 1 drivers
S_0x1200b9890 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200b7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201bf100 .functor NOT 1, L_0x1201bf170, C4<0>, C4<0>, C4<0>;
L_0x1201bf210 .functor NOT 1, L_0x1201bf280, C4<0>, C4<0>, C4<0>;
L_0x1201bf320 .functor AND 1, L_0x1201bea20, L_0x1201bf210, L_0x1201bf100, C4<1>;
L_0x1201bf410 .functor AND 1, L_0x1201bead0, L_0x1201bf210, L_0x1201bf4a0, C4<1>;
L_0x1201bf600 .functor AND 1, L_0x1201be660, L_0x1201bf6c0, L_0x1201bf100, C4<1>;
L_0x1201bf7a0 .functor AND 1, L_0x1180b0a30, L_0x1201bf870, L_0x1201bf980, C4<1>;
L_0x1201bfa60 .functor OR 1, L_0x1201bf320, L_0x1201bf410, L_0x1201bf600, L_0x1201bf7a0;
v0x1200b9b10_0 .net "S0", 0 0, L_0x1201bf100;  1 drivers
v0x1200b9bb0_0 .net "S1", 0 0, L_0x1201bf210;  1 drivers
v0x1200b9c50_0 .net *"_ivl_1", 0 0, L_0x1201bf170;  1 drivers
v0x1200b9d10_0 .net *"_ivl_11", 0 0, L_0x1201bf980;  1 drivers
v0x1200b9dc0_0 .net *"_ivl_3", 0 0, L_0x1201bf280;  1 drivers
v0x1200b9eb0_0 .net *"_ivl_5", 0 0, L_0x1201bf4a0;  1 drivers
v0x1200b9f60_0 .net *"_ivl_7", 0 0, L_0x1201bf6c0;  1 drivers
v0x1200ba010_0 .net *"_ivl_9", 0 0, L_0x1201bf870;  1 drivers
v0x1200ba0c0_0 .net "i0", 0 0, L_0x1201bea20;  alias, 1 drivers
v0x1200ba1d0_0 .net "i1", 0 0, L_0x1201bead0;  alias, 1 drivers
v0x1200ba260_0 .net "i2", 0 0, L_0x1201be660;  alias, 1 drivers
v0x1200ba2f0_0 .net "i3", 0 0, L_0x1180b0a30;  alias, 1 drivers
v0x1200ba390_0 .net "select", 1 0, L_0x1201c0150;  alias, 1 drivers
v0x1200ba440_0 .net "w1", 0 0, L_0x1201bf320;  1 drivers
v0x1200ba4e0_0 .net "w2", 0 0, L_0x1201bf410;  1 drivers
v0x1200ba580_0 .net "w3", 0 0, L_0x1201bf600;  1 drivers
v0x1200ba620_0 .net "w4", 0 0, L_0x1201bf7a0;  1 drivers
v0x1200ba7b0_0 .net "y", 0 0, L_0x1201bfa60;  alias, 1 drivers
L_0x1201bf170 .part L_0x1201c0150, 0, 1;
L_0x1201bf280 .part L_0x1201c0150, 1, 1;
L_0x1201bf4a0 .part L_0x1201c0150, 0, 1;
L_0x1201bf6c0 .part L_0x1201c0150, 1, 1;
L_0x1201bf870 .part L_0x1201c0150, 1, 1;
L_0x1201bf980 .part L_0x1201c0150, 0, 1;
S_0x1200ba8d0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200b7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201be460 .functor NOT 1, L_0x1201bfec0, C4<0>, C4<0>, C4<0>;
L_0x1201be4d0 .functor AND 1, L_0x1201bfc80, L_0x1201be460, C4<1>, C4<1>;
L_0x1201be580 .functor AND 1, L_0x1201be380, L_0x1201bfec0, C4<1>, C4<1>;
L_0x1201be5f0 .functor OR 1, L_0x1201be4d0, L_0x1201be580, C4<0>, C4<0>;
v0x1200baaa0_0 .net "A", 0 0, L_0x1201bfc80;  alias, 1 drivers
v0x1200bab40_0 .net "B", 0 0, L_0x1201be380;  alias, 1 drivers
v0x1200babe0_0 .net "OUT", 0 0, L_0x1201be5f0;  alias, 1 drivers
v0x1200bacb0_0 .net "i0", 0 0, L_0x1201be460;  1 drivers
v0x1200bad40_0 .net "i1", 0 0, L_0x1201be4d0;  1 drivers
v0x1200bae10_0 .net "i2", 0 0, L_0x1201be580;  1 drivers
v0x1200baea0_0 .net "select", 0 0, L_0x1201bfec0;  alias, 1 drivers
S_0x1200bbad0 .scope module, "alu10" "ALU1" 2 92, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201cfc30 .functor NOT 1, L_0x1201d17c0, C4<0>, C4<0>, C4<0>;
L_0x1201cf180 .functor NOT 1, L_0x1201d18e0, C4<0>, C4<0>, C4<0>;
L_0x1201d0560 .functor AND 1, L_0x1201d0170, L_0x1201d0430, C4<1>, C4<1>;
L_0x1201d0610 .functor OR 1, L_0x1201d0170, L_0x1201d0430, C4<0>, C4<0>;
v0x1200bee10_0 .net "Ainvert", 0 0, L_0x1201cff60;  1 drivers
v0x1200beeb0_0 .net "a", 0 0, L_0x1201d17c0;  1 drivers
v0x1200bef60_0 .net "a1", 0 0, L_0x1201d0170;  1 drivers
v0x1200bf010_0 .net "a_and_b", 0 0, L_0x1201d0560;  1 drivers
v0x1200bf0c0_0 .net "a_inv", 0 0, L_0x1201cfc30;  1 drivers
v0x1200bf190_0 .net "a_or_b", 0 0, L_0x1201d0610;  1 drivers
v0x1200bf240_0 .net "b", 0 0, L_0x1201d18e0;  1 drivers
v0x1200bf2f0_0 .net "b1", 0 0, L_0x1201d0430;  1 drivers
v0x1200bf380_0 .net "b_inv", 0 0, L_0x1201cf180;  1 drivers
v0x1200bf490_0 .net "binvert", 0 0, L_0x1201c6230;  1 drivers
v0x1200bf520_0 .net "carryin", 0 0, L_0x1201cec90;  alias, 1 drivers
v0x1200bf5f0_0 .net "carryout", 0 0, L_0x1201d0bd0;  alias, 1 drivers
L_0x1180b0cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200bf680_0 .net "less", 0 0, L_0x1180b0cb8;  1 drivers
v0x1200bf710_0 .net "op", 1 0, L_0x1201c62d0;  1 drivers
v0x1200bf7c0_0 .net "result", 0 0, L_0x1201d15a0;  1 drivers
v0x1200bf870_0 .net "sum", 0 0, L_0x1201d01e0;  1 drivers
S_0x1200bbd90 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200bbad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201d0bd0 .functor OR 1, L_0x1201d0a60, L_0x1201d0730, C4<0>, C4<0>;
v0x1200bca60_0 .net "C", 0 0, L_0x1201d0bd0;  alias, 1 drivers
v0x1200bcb10_0 .net "C1", 0 0, L_0x1201d0730;  1 drivers
v0x1200bcbb0_0 .net "C2", 0 0, L_0x1201d0a60;  1 drivers
v0x1200bcc80_0 .net "S", 0 0, L_0x1201d01e0;  alias, 1 drivers
v0x1200bcd30_0 .net "S1", 0 0, L_0x1201d06c0;  1 drivers
v0x1200bce40_0 .net "x", 0 0, L_0x1201d0170;  alias, 1 drivers
v0x1200bced0_0 .net "y", 0 0, L_0x1201d0430;  alias, 1 drivers
v0x1200bcf60_0 .net "z", 0 0, L_0x1201cec90;  alias, 1 drivers
S_0x1200bc000 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200bbd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201d06c0 .functor XOR 1, L_0x1201d0170, L_0x1201d0430, C4<0>, C4<0>;
L_0x1201d0730 .functor AND 1, L_0x1201d0170, L_0x1201d0430, C4<1>, C4<1>;
v0x1200bc240_0 .net "C", 0 0, L_0x1201d0730;  alias, 1 drivers
v0x1200bc2f0_0 .net "S", 0 0, L_0x1201d06c0;  alias, 1 drivers
v0x1200bc390_0 .net "x", 0 0, L_0x1201d0170;  alias, 1 drivers
v0x1200bc440_0 .net "y", 0 0, L_0x1201d0430;  alias, 1 drivers
S_0x1200bc540 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200bbd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201d01e0 .functor XOR 1, L_0x1201d06c0, L_0x1201cec90, C4<0>, C4<0>;
L_0x1201d0a60 .functor AND 1, L_0x1201d06c0, L_0x1201cec90, C4<1>, C4<1>;
v0x1200bc770_0 .net "C", 0 0, L_0x1201d0a60;  alias, 1 drivers
v0x1200bc810_0 .net "S", 0 0, L_0x1201d01e0;  alias, 1 drivers
v0x1200bc8b0_0 .net "x", 0 0, L_0x1201d06c0;  alias, 1 drivers
v0x1200bc980_0 .net "y", 0 0, L_0x1201cec90;  alias, 1 drivers
S_0x1200bd040 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200bbad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201d0260 .functor NOT 1, L_0x1201c6230, C4<0>, C4<0>, C4<0>;
L_0x1201d0310 .functor AND 1, L_0x1201d18e0, L_0x1201d0260, C4<1>, C4<1>;
L_0x1201d03c0 .functor AND 1, L_0x1201cf180, L_0x1201c6230, C4<1>, C4<1>;
L_0x1201d0430 .functor OR 1, L_0x1201d0310, L_0x1201d03c0, C4<0>, C4<0>;
v0x1200bd260_0 .net "A", 0 0, L_0x1201d18e0;  alias, 1 drivers
v0x1200bd2f0_0 .net "B", 0 0, L_0x1201cf180;  alias, 1 drivers
v0x1200bd380_0 .net "OUT", 0 0, L_0x1201d0430;  alias, 1 drivers
v0x1200bd470_0 .net "i0", 0 0, L_0x1201d0260;  1 drivers
v0x1200bd500_0 .net "i1", 0 0, L_0x1201d0310;  1 drivers
v0x1200bd5d0_0 .net "i2", 0 0, L_0x1201d03c0;  1 drivers
v0x1200bd660_0 .net "select", 0 0, L_0x1201c6230;  alias, 1 drivers
S_0x1200bd730 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200bbad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201d0c40 .functor NOT 1, L_0x1201d0cb0, C4<0>, C4<0>, C4<0>;
L_0x1201d0d50 .functor NOT 1, L_0x1201d0dc0, C4<0>, C4<0>, C4<0>;
L_0x1201d0e60 .functor AND 1, L_0x1201d0560, L_0x1201d0d50, L_0x1201d0c40, C4<1>;
L_0x1201d0f50 .functor AND 1, L_0x1201d0610, L_0x1201d0d50, L_0x1201d0fe0, C4<1>;
L_0x1201d1140 .functor AND 1, L_0x1201d01e0, L_0x1201d1200, L_0x1201d0c40, C4<1>;
L_0x1201d12e0 .functor AND 1, L_0x1180b0cb8, L_0x1201d13b0, L_0x1201d14c0, C4<1>;
L_0x1201d15a0 .functor OR 1, L_0x1201d0e60, L_0x1201d0f50, L_0x1201d1140, L_0x1201d12e0;
v0x1200bd9b0_0 .net "S0", 0 0, L_0x1201d0c40;  1 drivers
v0x1200bda50_0 .net "S1", 0 0, L_0x1201d0d50;  1 drivers
v0x1200bdaf0_0 .net *"_ivl_1", 0 0, L_0x1201d0cb0;  1 drivers
v0x1200bdbb0_0 .net *"_ivl_11", 0 0, L_0x1201d14c0;  1 drivers
v0x1200bdc60_0 .net *"_ivl_3", 0 0, L_0x1201d0dc0;  1 drivers
v0x1200bdd50_0 .net *"_ivl_5", 0 0, L_0x1201d0fe0;  1 drivers
v0x1200bde00_0 .net *"_ivl_7", 0 0, L_0x1201d1200;  1 drivers
v0x1200bdeb0_0 .net *"_ivl_9", 0 0, L_0x1201d13b0;  1 drivers
v0x1200bdf60_0 .net "i0", 0 0, L_0x1201d0560;  alias, 1 drivers
v0x1200be070_0 .net "i1", 0 0, L_0x1201d0610;  alias, 1 drivers
v0x1200be100_0 .net "i2", 0 0, L_0x1201d01e0;  alias, 1 drivers
v0x1200be190_0 .net "i3", 0 0, L_0x1180b0cb8;  alias, 1 drivers
v0x1200be230_0 .net "select", 1 0, L_0x1201c62d0;  alias, 1 drivers
v0x1200be2e0_0 .net "w1", 0 0, L_0x1201d0e60;  1 drivers
v0x1200be380_0 .net "w2", 0 0, L_0x1201d0f50;  1 drivers
v0x1200be420_0 .net "w3", 0 0, L_0x1201d1140;  1 drivers
v0x1200be4c0_0 .net "w4", 0 0, L_0x1201d12e0;  1 drivers
v0x1200be650_0 .net "y", 0 0, L_0x1201d15a0;  alias, 1 drivers
L_0x1201d0cb0 .part L_0x1201c62d0, 0, 1;
L_0x1201d0dc0 .part L_0x1201c62d0, 1, 1;
L_0x1201d0fe0 .part L_0x1201c62d0, 0, 1;
L_0x1201d1200 .part L_0x1201c62d0, 1, 1;
L_0x1201d13b0 .part L_0x1201c62d0, 1, 1;
L_0x1201d14c0 .part L_0x1201c62d0, 0, 1;
S_0x1200be770 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200bbad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201cfca0 .functor NOT 1, L_0x1201cff60, C4<0>, C4<0>, C4<0>;
L_0x1201cfd10 .functor AND 1, L_0x1201d17c0, L_0x1201cfca0, C4<1>, C4<1>;
L_0x1201d0100 .functor AND 1, L_0x1201cfc30, L_0x1201cff60, C4<1>, C4<1>;
L_0x1201d0170 .functor OR 1, L_0x1201cfd10, L_0x1201d0100, C4<0>, C4<0>;
v0x1200be940_0 .net "A", 0 0, L_0x1201d17c0;  alias, 1 drivers
v0x1200be9e0_0 .net "B", 0 0, L_0x1201cfc30;  alias, 1 drivers
v0x1200bea80_0 .net "OUT", 0 0, L_0x1201d0170;  alias, 1 drivers
v0x1200beb50_0 .net "i0", 0 0, L_0x1201cfca0;  1 drivers
v0x1200bebe0_0 .net "i1", 0 0, L_0x1201cfd10;  1 drivers
v0x1200becb0_0 .net "i2", 0 0, L_0x1201d0100;  1 drivers
v0x1200bed40_0 .net "select", 0 0, L_0x1201cff60;  alias, 1 drivers
S_0x1200bf950 .scope module, "alu11" "ALU1" 2 93, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201c6370 .functor NOT 1, L_0x1201d34e0, C4<0>, C4<0>, C4<0>;
L_0x1201d10c0 .functor NOT 1, L_0x1201d1a00, C4<0>, C4<0>, C4<0>;
L_0x1201d2280 .functor AND 1, L_0x1201d1e50, L_0x1201d2150, C4<1>, C4<1>;
L_0x1201d2330 .functor OR 1, L_0x1201d1e50, L_0x1201d2150, C4<0>, C4<0>;
v0x1200c2c80_0 .net "Ainvert", 0 0, L_0x1201d1b20;  1 drivers
v0x1200c2d20_0 .net "a", 0 0, L_0x1201d34e0;  1 drivers
v0x1200c2dd0_0 .net "a1", 0 0, L_0x1201d1e50;  1 drivers
v0x1200c2e80_0 .net "a_and_b", 0 0, L_0x1201d2280;  1 drivers
v0x1200c2f30_0 .net "a_inv", 0 0, L_0x1201c6370;  1 drivers
v0x1200c3000_0 .net "a_or_b", 0 0, L_0x1201d2330;  1 drivers
v0x1200c30b0_0 .net "b", 0 0, L_0x1201d1a00;  1 drivers
v0x1200c3160_0 .net "b1", 0 0, L_0x1201d2150;  1 drivers
v0x1200c31f0_0 .net "b_inv", 0 0, L_0x1201d10c0;  1 drivers
v0x1200c3300_0 .net "binvert", 0 0, L_0x1201d3600;  1 drivers
v0x1200c3390_0 .net "carryin", 0 0, L_0x1201d0bd0;  alias, 1 drivers
v0x1200c34a0_0 .net "carryout", 0 0, L_0x1201d28f0;  alias, 1 drivers
L_0x1180b0d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200c3530_0 .net "less", 0 0, L_0x1180b0d00;  1 drivers
v0x1200c35c0_0 .net "op", 1 0, L_0x1201d3720;  1 drivers
v0x1200c3650_0 .net "result", 0 0, L_0x1201d32c0;  1 drivers
v0x1200c3700_0 .net "sum", 0 0, L_0x1201d1ec0;  1 drivers
S_0x1200bfbf0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200bf950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201d28f0 .functor OR 1, L_0x1201d2780, L_0x1201d2450, C4<0>, C4<0>;
v0x1200c08e0_0 .net "C", 0 0, L_0x1201d28f0;  alias, 1 drivers
v0x1200c0990_0 .net "C1", 0 0, L_0x1201d2450;  1 drivers
v0x1200c0a30_0 .net "C2", 0 0, L_0x1201d2780;  1 drivers
v0x1200c0b00_0 .net "S", 0 0, L_0x1201d1ec0;  alias, 1 drivers
v0x1200c0bb0_0 .net "S1", 0 0, L_0x1201d23e0;  1 drivers
v0x1200c0cc0_0 .net "x", 0 0, L_0x1201d1e50;  alias, 1 drivers
v0x1200c0d50_0 .net "y", 0 0, L_0x1201d2150;  alias, 1 drivers
v0x1200c0de0_0 .net "z", 0 0, L_0x1201d0bd0;  alias, 1 drivers
S_0x1200bfe60 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200bfbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201d23e0 .functor XOR 1, L_0x1201d1e50, L_0x1201d2150, C4<0>, C4<0>;
L_0x1201d2450 .functor AND 1, L_0x1201d1e50, L_0x1201d2150, C4<1>, C4<1>;
v0x1200c00b0_0 .net "C", 0 0, L_0x1201d2450;  alias, 1 drivers
v0x1200c0160_0 .net "S", 0 0, L_0x1201d23e0;  alias, 1 drivers
v0x1200c0200_0 .net "x", 0 0, L_0x1201d1e50;  alias, 1 drivers
v0x1200c02b0_0 .net "y", 0 0, L_0x1201d2150;  alias, 1 drivers
S_0x1200c03b0 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200bfbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201d1ec0 .functor XOR 1, L_0x1201d23e0, L_0x1201d0bd0, C4<0>, C4<0>;
L_0x1201d2780 .functor AND 1, L_0x1201d23e0, L_0x1201d0bd0, C4<1>, C4<1>;
v0x1200c05e0_0 .net "C", 0 0, L_0x1201d2780;  alias, 1 drivers
v0x1200c0680_0 .net "S", 0 0, L_0x1201d1ec0;  alias, 1 drivers
v0x1200c0720_0 .net "x", 0 0, L_0x1201d23e0;  alias, 1 drivers
v0x1200c07f0_0 .net "y", 0 0, L_0x1201d0bd0;  alias, 1 drivers
S_0x1200c0ea0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200bf950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201d1f80 .functor NOT 1, L_0x1201d3600, C4<0>, C4<0>, C4<0>;
L_0x1201d2030 .functor AND 1, L_0x1201d1a00, L_0x1201d1f80, C4<1>, C4<1>;
L_0x1201d20e0 .functor AND 1, L_0x1201d10c0, L_0x1201d3600, C4<1>, C4<1>;
L_0x1201d2150 .functor OR 1, L_0x1201d2030, L_0x1201d20e0, C4<0>, C4<0>;
v0x1200c10c0_0 .net "A", 0 0, L_0x1201d1a00;  alias, 1 drivers
v0x1200c1150_0 .net "B", 0 0, L_0x1201d10c0;  alias, 1 drivers
v0x1200c11e0_0 .net "OUT", 0 0, L_0x1201d2150;  alias, 1 drivers
v0x1200c12d0_0 .net "i0", 0 0, L_0x1201d1f80;  1 drivers
v0x1200c1360_0 .net "i1", 0 0, L_0x1201d2030;  1 drivers
v0x1200c1430_0 .net "i2", 0 0, L_0x1201d20e0;  1 drivers
v0x1200c14c0_0 .net "select", 0 0, L_0x1201d3600;  alias, 1 drivers
S_0x1200c15a0 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200bf950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201d2960 .functor NOT 1, L_0x1201d29d0, C4<0>, C4<0>, C4<0>;
L_0x1201d2a70 .functor NOT 1, L_0x1201d2ae0, C4<0>, C4<0>, C4<0>;
L_0x1201d2b80 .functor AND 1, L_0x1201d2280, L_0x1201d2a70, L_0x1201d2960, C4<1>;
L_0x1201d2c70 .functor AND 1, L_0x1201d2330, L_0x1201d2a70, L_0x1201d2d00, C4<1>;
L_0x1201d2e60 .functor AND 1, L_0x1201d1ec0, L_0x1201d2f20, L_0x1201d2960, C4<1>;
L_0x1201d3000 .functor AND 1, L_0x1180b0d00, L_0x1201d30d0, L_0x1201d31e0, C4<1>;
L_0x1201d32c0 .functor OR 1, L_0x1201d2b80, L_0x1201d2c70, L_0x1201d2e60, L_0x1201d3000;
v0x1200c1820_0 .net "S0", 0 0, L_0x1201d2960;  1 drivers
v0x1200c18c0_0 .net "S1", 0 0, L_0x1201d2a70;  1 drivers
v0x1200c1960_0 .net *"_ivl_1", 0 0, L_0x1201d29d0;  1 drivers
v0x1200c1a20_0 .net *"_ivl_11", 0 0, L_0x1201d31e0;  1 drivers
v0x1200c1ad0_0 .net *"_ivl_3", 0 0, L_0x1201d2ae0;  1 drivers
v0x1200c1bc0_0 .net *"_ivl_5", 0 0, L_0x1201d2d00;  1 drivers
v0x1200c1c70_0 .net *"_ivl_7", 0 0, L_0x1201d2f20;  1 drivers
v0x1200c1d20_0 .net *"_ivl_9", 0 0, L_0x1201d30d0;  1 drivers
v0x1200c1dd0_0 .net "i0", 0 0, L_0x1201d2280;  alias, 1 drivers
v0x1200c1ee0_0 .net "i1", 0 0, L_0x1201d2330;  alias, 1 drivers
v0x1200c1f70_0 .net "i2", 0 0, L_0x1201d1ec0;  alias, 1 drivers
v0x1200c2000_0 .net "i3", 0 0, L_0x1180b0d00;  alias, 1 drivers
v0x1200c20a0_0 .net "select", 1 0, L_0x1201d3720;  alias, 1 drivers
v0x1200c2150_0 .net "w1", 0 0, L_0x1201d2b80;  1 drivers
v0x1200c21f0_0 .net "w2", 0 0, L_0x1201d2c70;  1 drivers
v0x1200c2290_0 .net "w3", 0 0, L_0x1201d2e60;  1 drivers
v0x1200c2330_0 .net "w4", 0 0, L_0x1201d3000;  1 drivers
v0x1200c24c0_0 .net "y", 0 0, L_0x1201d32c0;  alias, 1 drivers
L_0x1201d29d0 .part L_0x1201d3720, 0, 1;
L_0x1201d2ae0 .part L_0x1201d3720, 1, 1;
L_0x1201d2d00 .part L_0x1201d3720, 0, 1;
L_0x1201d2f20 .part L_0x1201d3720, 1, 1;
L_0x1201d30d0 .part L_0x1201d3720, 1, 1;
L_0x1201d31e0 .part L_0x1201d3720, 0, 1;
S_0x1200c25e0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200bf950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201d1cc0 .functor NOT 1, L_0x1201d1b20, C4<0>, C4<0>, C4<0>;
L_0x1201d1d30 .functor AND 1, L_0x1201d34e0, L_0x1201d1cc0, C4<1>, C4<1>;
L_0x1201d1de0 .functor AND 1, L_0x1201c6370, L_0x1201d1b20, C4<1>, C4<1>;
L_0x1201d1e50 .functor OR 1, L_0x1201d1d30, L_0x1201d1de0, C4<0>, C4<0>;
v0x1200c27b0_0 .net "A", 0 0, L_0x1201d34e0;  alias, 1 drivers
v0x1200c2850_0 .net "B", 0 0, L_0x1201c6370;  alias, 1 drivers
v0x1200c28f0_0 .net "OUT", 0 0, L_0x1201d1e50;  alias, 1 drivers
v0x1200c29c0_0 .net "i0", 0 0, L_0x1201d1cc0;  1 drivers
v0x1200c2a50_0 .net "i1", 0 0, L_0x1201d1d30;  1 drivers
v0x1200c2b20_0 .net "i2", 0 0, L_0x1201d1de0;  1 drivers
v0x1200c2bb0_0 .net "select", 0 0, L_0x1201d1b20;  alias, 1 drivers
S_0x1200c37e0 .scope module, "alu12" "ALU1" 2 94, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201d3850 .functor NOT 1, L_0x1201d5420, C4<0>, C4<0>, C4<0>;
L_0x1201d2de0 .functor NOT 1, L_0x1201c5bc0, C4<0>, C4<0>, C4<0>;
L_0x1201d41c0 .functor AND 1, L_0x1201d3d90, L_0x1201d4090, C4<1>, C4<1>;
L_0x1201d4270 .functor OR 1, L_0x1201d3d90, L_0x1201d4090, C4<0>, C4<0>;
v0x1200c6b30_0 .net "Ainvert", 0 0, L_0x1201d3b30;  1 drivers
v0x1200c6bd0_0 .net "a", 0 0, L_0x1201d5420;  1 drivers
v0x1200c6c80_0 .net "a1", 0 0, L_0x1201d3d90;  1 drivers
v0x1200c6d30_0 .net "a_and_b", 0 0, L_0x1201d41c0;  1 drivers
v0x1200c6de0_0 .net "a_inv", 0 0, L_0x1201d3850;  1 drivers
v0x1200c6eb0_0 .net "a_or_b", 0 0, L_0x1201d4270;  1 drivers
v0x1200c6f60_0 .net "b", 0 0, L_0x1201c5bc0;  1 drivers
v0x1200c7010_0 .net "b1", 0 0, L_0x1201d4090;  1 drivers
v0x1200c70a0_0 .net "b_inv", 0 0, L_0x1201d2de0;  1 drivers
v0x1200c71b0_0 .net "binvert", 0 0, L_0x1201d3c50;  1 drivers
v0x1200c7240_0 .net "carryin", 0 0, L_0x1201d28f0;  alias, 1 drivers
v0x1200c7350_0 .net "carryout", 0 0, L_0x1201d4830;  alias, 1 drivers
L_0x1180b0d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200c73e0_0 .net "less", 0 0, L_0x1180b0d48;  1 drivers
v0x1200c7470_0 .net "op", 1 0, L_0x1201d57c0;  1 drivers
v0x1200c7500_0 .net "result", 0 0, L_0x1201d5200;  1 drivers
v0x1200c75b0_0 .net "sum", 0 0, L_0x1201d3e00;  1 drivers
S_0x1200c3ac0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200c37e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201d4830 .functor OR 1, L_0x1201d46c0, L_0x1201d4390, C4<0>, C4<0>;
v0x1200c4790_0 .net "C", 0 0, L_0x1201d4830;  alias, 1 drivers
v0x1200c4840_0 .net "C1", 0 0, L_0x1201d4390;  1 drivers
v0x1200c48e0_0 .net "C2", 0 0, L_0x1201d46c0;  1 drivers
v0x1200c49b0_0 .net "S", 0 0, L_0x1201d3e00;  alias, 1 drivers
v0x1200c4a60_0 .net "S1", 0 0, L_0x1201d4320;  1 drivers
v0x1200c4b70_0 .net "x", 0 0, L_0x1201d3d90;  alias, 1 drivers
v0x1200c4c00_0 .net "y", 0 0, L_0x1201d4090;  alias, 1 drivers
v0x1200c4c90_0 .net "z", 0 0, L_0x1201d28f0;  alias, 1 drivers
S_0x1200c3d30 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200c3ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201d4320 .functor XOR 1, L_0x1201d3d90, L_0x1201d4090, C4<0>, C4<0>;
L_0x1201d4390 .functor AND 1, L_0x1201d3d90, L_0x1201d4090, C4<1>, C4<1>;
v0x1200c3f60_0 .net "C", 0 0, L_0x1201d4390;  alias, 1 drivers
v0x1200c4010_0 .net "S", 0 0, L_0x1201d4320;  alias, 1 drivers
v0x1200c40b0_0 .net "x", 0 0, L_0x1201d3d90;  alias, 1 drivers
v0x1200c4160_0 .net "y", 0 0, L_0x1201d4090;  alias, 1 drivers
S_0x1200c4260 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200c3ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201d3e00 .functor XOR 1, L_0x1201d4320, L_0x1201d28f0, C4<0>, C4<0>;
L_0x1201d46c0 .functor AND 1, L_0x1201d4320, L_0x1201d28f0, C4<1>, C4<1>;
v0x1200c4490_0 .net "C", 0 0, L_0x1201d46c0;  alias, 1 drivers
v0x1200c4530_0 .net "S", 0 0, L_0x1201d3e00;  alias, 1 drivers
v0x1200c45d0_0 .net "x", 0 0, L_0x1201d4320;  alias, 1 drivers
v0x1200c46a0_0 .net "y", 0 0, L_0x1201d28f0;  alias, 1 drivers
S_0x1200c4d50 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200c37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201d3ec0 .functor NOT 1, L_0x1201d3c50, C4<0>, C4<0>, C4<0>;
L_0x1201d3f70 .functor AND 1, L_0x1201c5bc0, L_0x1201d3ec0, C4<1>, C4<1>;
L_0x1201d4020 .functor AND 1, L_0x1201d2de0, L_0x1201d3c50, C4<1>, C4<1>;
L_0x1201d4090 .functor OR 1, L_0x1201d3f70, L_0x1201d4020, C4<0>, C4<0>;
v0x1200c4f70_0 .net "A", 0 0, L_0x1201c5bc0;  alias, 1 drivers
v0x1200c5000_0 .net "B", 0 0, L_0x1201d2de0;  alias, 1 drivers
v0x1200c5090_0 .net "OUT", 0 0, L_0x1201d4090;  alias, 1 drivers
v0x1200c5180_0 .net "i0", 0 0, L_0x1201d3ec0;  1 drivers
v0x1200c5210_0 .net "i1", 0 0, L_0x1201d3f70;  1 drivers
v0x1200c52e0_0 .net "i2", 0 0, L_0x1201d4020;  1 drivers
v0x1200c5370_0 .net "select", 0 0, L_0x1201d3c50;  alias, 1 drivers
S_0x1200c5450 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200c37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201d48a0 .functor NOT 1, L_0x1201d4910, C4<0>, C4<0>, C4<0>;
L_0x1201d49b0 .functor NOT 1, L_0x1201d4a20, C4<0>, C4<0>, C4<0>;
L_0x1201d4ac0 .functor AND 1, L_0x1201d41c0, L_0x1201d49b0, L_0x1201d48a0, C4<1>;
L_0x1201d4bb0 .functor AND 1, L_0x1201d4270, L_0x1201d49b0, L_0x1201d4c40, C4<1>;
L_0x1201d4da0 .functor AND 1, L_0x1201d3e00, L_0x1201d4e60, L_0x1201d48a0, C4<1>;
L_0x1201d4f40 .functor AND 1, L_0x1180b0d48, L_0x1201d5010, L_0x1201d5120, C4<1>;
L_0x1201d5200 .functor OR 1, L_0x1201d4ac0, L_0x1201d4bb0, L_0x1201d4da0, L_0x1201d4f40;
v0x1200c56d0_0 .net "S0", 0 0, L_0x1201d48a0;  1 drivers
v0x1200c5770_0 .net "S1", 0 0, L_0x1201d49b0;  1 drivers
v0x1200c5810_0 .net *"_ivl_1", 0 0, L_0x1201d4910;  1 drivers
v0x1200c58d0_0 .net *"_ivl_11", 0 0, L_0x1201d5120;  1 drivers
v0x1200c5980_0 .net *"_ivl_3", 0 0, L_0x1201d4a20;  1 drivers
v0x1200c5a70_0 .net *"_ivl_5", 0 0, L_0x1201d4c40;  1 drivers
v0x1200c5b20_0 .net *"_ivl_7", 0 0, L_0x1201d4e60;  1 drivers
v0x1200c5bd0_0 .net *"_ivl_9", 0 0, L_0x1201d5010;  1 drivers
v0x1200c5c80_0 .net "i0", 0 0, L_0x1201d41c0;  alias, 1 drivers
v0x1200c5d90_0 .net "i1", 0 0, L_0x1201d4270;  alias, 1 drivers
v0x1200c5e20_0 .net "i2", 0 0, L_0x1201d3e00;  alias, 1 drivers
v0x1200c5eb0_0 .net "i3", 0 0, L_0x1180b0d48;  alias, 1 drivers
v0x1200c5f50_0 .net "select", 1 0, L_0x1201d57c0;  alias, 1 drivers
v0x1200c6000_0 .net "w1", 0 0, L_0x1201d4ac0;  1 drivers
v0x1200c60a0_0 .net "w2", 0 0, L_0x1201d4bb0;  1 drivers
v0x1200c6140_0 .net "w3", 0 0, L_0x1201d4da0;  1 drivers
v0x1200c61e0_0 .net "w4", 0 0, L_0x1201d4f40;  1 drivers
v0x1200c6370_0 .net "y", 0 0, L_0x1201d5200;  alias, 1 drivers
L_0x1201d4910 .part L_0x1201d57c0, 0, 1;
L_0x1201d4a20 .part L_0x1201d57c0, 1, 1;
L_0x1201d4c40 .part L_0x1201d57c0, 0, 1;
L_0x1201d4e60 .part L_0x1201d57c0, 1, 1;
L_0x1201d5010 .part L_0x1201d57c0, 1, 1;
L_0x1201d5120 .part L_0x1201d57c0, 0, 1;
S_0x1200c6490 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200c37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201d38c0 .functor NOT 1, L_0x1201d3b30, C4<0>, C4<0>, C4<0>;
L_0x1201d3970 .functor AND 1, L_0x1201d5420, L_0x1201d38c0, C4<1>, C4<1>;
L_0x1201d3d20 .functor AND 1, L_0x1201d3850, L_0x1201d3b30, C4<1>, C4<1>;
L_0x1201d3d90 .functor OR 1, L_0x1201d3970, L_0x1201d3d20, C4<0>, C4<0>;
v0x1200c6660_0 .net "A", 0 0, L_0x1201d5420;  alias, 1 drivers
v0x1200c6700_0 .net "B", 0 0, L_0x1201d3850;  alias, 1 drivers
v0x1200c67a0_0 .net "OUT", 0 0, L_0x1201d3d90;  alias, 1 drivers
v0x1200c6870_0 .net "i0", 0 0, L_0x1201d38c0;  1 drivers
v0x1200c6900_0 .net "i1", 0 0, L_0x1201d3970;  1 drivers
v0x1200c69d0_0 .net "i2", 0 0, L_0x1201d3d20;  1 drivers
v0x1200c6a60_0 .net "select", 0 0, L_0x1201d3b30;  alias, 1 drivers
S_0x1200c7690 .scope module, "alu13" "ALU1" 2 95, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201d5c50 .functor NOT 1, L_0x1201d7410, C4<0>, C4<0>, C4<0>;
L_0x1201d4d20 .functor NOT 1, L_0x1201d5a40, C4<0>, C4<0>, C4<0>;
L_0x1201d6240 .functor AND 1, L_0x1201d5e10, L_0x1201d6110, C4<1>, C4<1>;
L_0x1201d62f0 .functor OR 1, L_0x1201d5e10, L_0x1201d6110, C4<0>, C4<0>;
v0x1200ca9c0_0 .net "Ainvert", 0 0, L_0x1201d5b60;  1 drivers
v0x1200caa60_0 .net "a", 0 0, L_0x1201d7410;  1 drivers
v0x1200cab10_0 .net "a1", 0 0, L_0x1201d5e10;  1 drivers
v0x1200cabc0_0 .net "a_and_b", 0 0, L_0x1201d6240;  1 drivers
v0x1200cac70_0 .net "a_inv", 0 0, L_0x1201d5c50;  1 drivers
v0x1200cad40_0 .net "a_or_b", 0 0, L_0x1201d62f0;  1 drivers
v0x1200cadf0_0 .net "b", 0 0, L_0x1201d5a40;  1 drivers
v0x1200caea0_0 .net "b1", 0 0, L_0x1201d6110;  1 drivers
v0x1200caf30_0 .net "b_inv", 0 0, L_0x1201d4d20;  1 drivers
v0x1200cb040_0 .net "binvert", 0 0, L_0x1201d7530;  1 drivers
v0x1200cb0d0_0 .net "carryin", 0 0, L_0x1201d4830;  alias, 1 drivers
v0x1200cb1e0_0 .net "carryout", 0 0, L_0x1201d68b0;  alias, 1 drivers
L_0x1180b0d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200cb270_0 .net "less", 0 0, L_0x1180b0d90;  1 drivers
v0x1200cb300_0 .net "op", 1 0, L_0x1201d7650;  1 drivers
v0x1200cb390_0 .net "result", 0 0, L_0x1201d71f0;  1 drivers
v0x1200cb440_0 .net "sum", 0 0, L_0x1201d5e80;  1 drivers
S_0x1200c7930 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200c7690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201d68b0 .functor OR 1, L_0x1201d6740, L_0x1201d6410, C4<0>, C4<0>;
v0x1200c8620_0 .net "C", 0 0, L_0x1201d68b0;  alias, 1 drivers
v0x1200c86d0_0 .net "C1", 0 0, L_0x1201d6410;  1 drivers
v0x1200c8770_0 .net "C2", 0 0, L_0x1201d6740;  1 drivers
v0x1200c8840_0 .net "S", 0 0, L_0x1201d5e80;  alias, 1 drivers
v0x1200c88f0_0 .net "S1", 0 0, L_0x1201d63a0;  1 drivers
v0x1200c8a00_0 .net "x", 0 0, L_0x1201d5e10;  alias, 1 drivers
v0x1200c8a90_0 .net "y", 0 0, L_0x1201d6110;  alias, 1 drivers
v0x1200c8b20_0 .net "z", 0 0, L_0x1201d4830;  alias, 1 drivers
S_0x1200c7ba0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200c7930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201d63a0 .functor XOR 1, L_0x1201d5e10, L_0x1201d6110, C4<0>, C4<0>;
L_0x1201d6410 .functor AND 1, L_0x1201d5e10, L_0x1201d6110, C4<1>, C4<1>;
v0x1200c7df0_0 .net "C", 0 0, L_0x1201d6410;  alias, 1 drivers
v0x1200c7ea0_0 .net "S", 0 0, L_0x1201d63a0;  alias, 1 drivers
v0x1200c7f40_0 .net "x", 0 0, L_0x1201d5e10;  alias, 1 drivers
v0x1200c7ff0_0 .net "y", 0 0, L_0x1201d6110;  alias, 1 drivers
S_0x1200c80f0 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200c7930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201d5e80 .functor XOR 1, L_0x1201d63a0, L_0x1201d4830, C4<0>, C4<0>;
L_0x1201d6740 .functor AND 1, L_0x1201d63a0, L_0x1201d4830, C4<1>, C4<1>;
v0x1200c8320_0 .net "C", 0 0, L_0x1201d6740;  alias, 1 drivers
v0x1200c83c0_0 .net "S", 0 0, L_0x1201d5e80;  alias, 1 drivers
v0x1200c8460_0 .net "x", 0 0, L_0x1201d63a0;  alias, 1 drivers
v0x1200c8530_0 .net "y", 0 0, L_0x1201d4830;  alias, 1 drivers
S_0x1200c8be0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200c7690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201d5f40 .functor NOT 1, L_0x1201d7530, C4<0>, C4<0>, C4<0>;
L_0x1201d5ff0 .functor AND 1, L_0x1201d5a40, L_0x1201d5f40, C4<1>, C4<1>;
L_0x1201d60a0 .functor AND 1, L_0x1201d4d20, L_0x1201d7530, C4<1>, C4<1>;
L_0x1201d6110 .functor OR 1, L_0x1201d5ff0, L_0x1201d60a0, C4<0>, C4<0>;
v0x1200c8e00_0 .net "A", 0 0, L_0x1201d5a40;  alias, 1 drivers
v0x1200c8e90_0 .net "B", 0 0, L_0x1201d4d20;  alias, 1 drivers
v0x1200c8f20_0 .net "OUT", 0 0, L_0x1201d6110;  alias, 1 drivers
v0x1200c9010_0 .net "i0", 0 0, L_0x1201d5f40;  1 drivers
v0x1200c90a0_0 .net "i1", 0 0, L_0x1201d5ff0;  1 drivers
v0x1200c9170_0 .net "i2", 0 0, L_0x1201d60a0;  1 drivers
v0x1200c9200_0 .net "select", 0 0, L_0x1201d7530;  alias, 1 drivers
S_0x1200c92e0 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200c7690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201d6920 .functor NOT 1, L_0x1201d6990, C4<0>, C4<0>, C4<0>;
L_0x1201d6a30 .functor NOT 1, L_0x1201d6aa0, C4<0>, C4<0>, C4<0>;
L_0x1201d6b40 .functor AND 1, L_0x1201d6240, L_0x1201d6a30, L_0x1201d6920, C4<1>;
L_0x1201d6c30 .functor AND 1, L_0x1201d62f0, L_0x1201d6a30, L_0x1201d6ca0, C4<1>;
L_0x1201d6e00 .functor AND 1, L_0x1201d5e80, L_0x1201d6ea0, L_0x1201d6920, C4<1>;
L_0x1201d6f80 .functor AND 1, L_0x1180b0d90, L_0x1201d7030, L_0x1201d7110, C4<1>;
L_0x1201d71f0 .functor OR 1, L_0x1201d6b40, L_0x1201d6c30, L_0x1201d6e00, L_0x1201d6f80;
v0x1200c9560_0 .net "S0", 0 0, L_0x1201d6920;  1 drivers
v0x1200c9600_0 .net "S1", 0 0, L_0x1201d6a30;  1 drivers
v0x1200c96a0_0 .net *"_ivl_1", 0 0, L_0x1201d6990;  1 drivers
v0x1200c9760_0 .net *"_ivl_11", 0 0, L_0x1201d7110;  1 drivers
v0x1200c9810_0 .net *"_ivl_3", 0 0, L_0x1201d6aa0;  1 drivers
v0x1200c9900_0 .net *"_ivl_5", 0 0, L_0x1201d6ca0;  1 drivers
v0x1200c99b0_0 .net *"_ivl_7", 0 0, L_0x1201d6ea0;  1 drivers
v0x1200c9a60_0 .net *"_ivl_9", 0 0, L_0x1201d7030;  1 drivers
v0x1200c9b10_0 .net "i0", 0 0, L_0x1201d6240;  alias, 1 drivers
v0x1200c9c20_0 .net "i1", 0 0, L_0x1201d62f0;  alias, 1 drivers
v0x1200c9cb0_0 .net "i2", 0 0, L_0x1201d5e80;  alias, 1 drivers
v0x1200c9d40_0 .net "i3", 0 0, L_0x1180b0d90;  alias, 1 drivers
v0x1200c9de0_0 .net "select", 1 0, L_0x1201d7650;  alias, 1 drivers
v0x1200c9e90_0 .net "w1", 0 0, L_0x1201d6b40;  1 drivers
v0x1200c9f30_0 .net "w2", 0 0, L_0x1201d6c30;  1 drivers
v0x1200c9fd0_0 .net "w3", 0 0, L_0x1201d6e00;  1 drivers
v0x1200ca070_0 .net "w4", 0 0, L_0x1201d6f80;  1 drivers
v0x1200ca200_0 .net "y", 0 0, L_0x1201d71f0;  alias, 1 drivers
L_0x1201d6990 .part L_0x1201d7650, 0, 1;
L_0x1201d6aa0 .part L_0x1201d7650, 1, 1;
L_0x1201d6ca0 .part L_0x1201d7650, 0, 1;
L_0x1201d6ea0 .part L_0x1201d7650, 1, 1;
L_0x1201d7030 .part L_0x1201d7650, 1, 1;
L_0x1201d7110 .part L_0x1201d7650, 0, 1;
S_0x1200ca320 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200c7690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201d5cc0 .functor NOT 1, L_0x1201d5b60, C4<0>, C4<0>, C4<0>;
L_0x1201d5d30 .functor AND 1, L_0x1201d7410, L_0x1201d5cc0, C4<1>, C4<1>;
L_0x1201d5da0 .functor AND 1, L_0x1201d5c50, L_0x1201d5b60, C4<1>, C4<1>;
L_0x1201d5e10 .functor OR 1, L_0x1201d5d30, L_0x1201d5da0, C4<0>, C4<0>;
v0x1200ca4f0_0 .net "A", 0 0, L_0x1201d7410;  alias, 1 drivers
v0x1200ca590_0 .net "B", 0 0, L_0x1201d5c50;  alias, 1 drivers
v0x1200ca630_0 .net "OUT", 0 0, L_0x1201d5e10;  alias, 1 drivers
v0x1200ca700_0 .net "i0", 0 0, L_0x1201d5cc0;  1 drivers
v0x1200ca790_0 .net "i1", 0 0, L_0x1201d5d30;  1 drivers
v0x1200ca860_0 .net "i2", 0 0, L_0x1201d5da0;  1 drivers
v0x1200ca8f0_0 .net "select", 0 0, L_0x1201d5b60;  alias, 1 drivers
S_0x1200cb520 .scope module, "alu14" "ALU1" 2 96, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201d77d0 .functor NOT 1, L_0x1201d9360, C4<0>, C4<0>, C4<0>;
L_0x1201d6d80 .functor NOT 1, L_0x1201d9480, C4<0>, C4<0>, C4<0>;
L_0x1201d8100 .functor AND 1, L_0x1201d7990, L_0x1201d7fd0, C4<1>, C4<1>;
L_0x1201d81b0 .functor OR 1, L_0x1201d7990, L_0x1201d7fd0, C4<0>, C4<0>;
v0x1200ce850_0 .net "Ainvert", 0 0, L_0x1201d7b00;  1 drivers
v0x1200ce8f0_0 .net "a", 0 0, L_0x1201d9360;  1 drivers
v0x1200ce9a0_0 .net "a1", 0 0, L_0x1201d7990;  1 drivers
v0x1200cea50_0 .net "a_and_b", 0 0, L_0x1201d8100;  1 drivers
v0x1200ceb00_0 .net "a_inv", 0 0, L_0x1201d77d0;  1 drivers
v0x1200cebd0_0 .net "a_or_b", 0 0, L_0x1201d81b0;  1 drivers
v0x1200cec80_0 .net "b", 0 0, L_0x1201d9480;  1 drivers
v0x1200ced30_0 .net "b1", 0 0, L_0x1201d7fd0;  1 drivers
v0x1200cedc0_0 .net "b_inv", 0 0, L_0x1201d6d80;  1 drivers
v0x1200ceed0_0 .net "binvert", 0 0, L_0x1201d7c20;  1 drivers
v0x1200cef60_0 .net "carryin", 0 0, L_0x1201d68b0;  alias, 1 drivers
v0x1200cf070_0 .net "carryout", 0 0, L_0x1201d8770;  alias, 1 drivers
L_0x1180b0dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200cf100_0 .net "less", 0 0, L_0x1180b0dd8;  1 drivers
v0x1200cf190_0 .net "op", 1 0, L_0x1201d9800;  1 drivers
v0x1200cf220_0 .net "result", 0 0, L_0x1201d9140;  1 drivers
v0x1200cf2d0_0 .net "sum", 0 0, L_0x1201d7d40;  1 drivers
S_0x1200cb7c0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200cb520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201d8770 .functor OR 1, L_0x1201d8600, L_0x1201d82d0, C4<0>, C4<0>;
v0x1200cc4b0_0 .net "C", 0 0, L_0x1201d8770;  alias, 1 drivers
v0x1200cc560_0 .net "C1", 0 0, L_0x1201d82d0;  1 drivers
v0x1200cc600_0 .net "C2", 0 0, L_0x1201d8600;  1 drivers
v0x1200cc6d0_0 .net "S", 0 0, L_0x1201d7d40;  alias, 1 drivers
v0x1200cc780_0 .net "S1", 0 0, L_0x1201d8260;  1 drivers
v0x1200cc890_0 .net "x", 0 0, L_0x1201d7990;  alias, 1 drivers
v0x1200cc920_0 .net "y", 0 0, L_0x1201d7fd0;  alias, 1 drivers
v0x1200cc9b0_0 .net "z", 0 0, L_0x1201d68b0;  alias, 1 drivers
S_0x1200cba30 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200cb7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201d8260 .functor XOR 1, L_0x1201d7990, L_0x1201d7fd0, C4<0>, C4<0>;
L_0x1201d82d0 .functor AND 1, L_0x1201d7990, L_0x1201d7fd0, C4<1>, C4<1>;
v0x1200cbc80_0 .net "C", 0 0, L_0x1201d82d0;  alias, 1 drivers
v0x1200cbd30_0 .net "S", 0 0, L_0x1201d8260;  alias, 1 drivers
v0x1200cbdd0_0 .net "x", 0 0, L_0x1201d7990;  alias, 1 drivers
v0x1200cbe80_0 .net "y", 0 0, L_0x1201d7fd0;  alias, 1 drivers
S_0x1200cbf80 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200cb7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201d7d40 .functor XOR 1, L_0x1201d8260, L_0x1201d68b0, C4<0>, C4<0>;
L_0x1201d8600 .functor AND 1, L_0x1201d8260, L_0x1201d68b0, C4<1>, C4<1>;
v0x1200cc1b0_0 .net "C", 0 0, L_0x1201d8600;  alias, 1 drivers
v0x1200cc250_0 .net "S", 0 0, L_0x1201d7d40;  alias, 1 drivers
v0x1200cc2f0_0 .net "x", 0 0, L_0x1201d8260;  alias, 1 drivers
v0x1200cc3c0_0 .net "y", 0 0, L_0x1201d68b0;  alias, 1 drivers
S_0x1200cca70 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200cb520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201d7e00 .functor NOT 1, L_0x1201d7c20, C4<0>, C4<0>, C4<0>;
L_0x1201d7eb0 .functor AND 1, L_0x1201d9480, L_0x1201d7e00, C4<1>, C4<1>;
L_0x1201d7f60 .functor AND 1, L_0x1201d6d80, L_0x1201d7c20, C4<1>, C4<1>;
L_0x1201d7fd0 .functor OR 1, L_0x1201d7eb0, L_0x1201d7f60, C4<0>, C4<0>;
v0x1200ccc90_0 .net "A", 0 0, L_0x1201d9480;  alias, 1 drivers
v0x1200ccd20_0 .net "B", 0 0, L_0x1201d6d80;  alias, 1 drivers
v0x1200ccdb0_0 .net "OUT", 0 0, L_0x1201d7fd0;  alias, 1 drivers
v0x1200ccea0_0 .net "i0", 0 0, L_0x1201d7e00;  1 drivers
v0x1200ccf30_0 .net "i1", 0 0, L_0x1201d7eb0;  1 drivers
v0x1200cd000_0 .net "i2", 0 0, L_0x1201d7f60;  1 drivers
v0x1200cd090_0 .net "select", 0 0, L_0x1201d7c20;  alias, 1 drivers
S_0x1200cd170 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200cb520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201d87e0 .functor NOT 1, L_0x1201d8850, C4<0>, C4<0>, C4<0>;
L_0x1201d88f0 .functor NOT 1, L_0x1201d8960, C4<0>, C4<0>, C4<0>;
L_0x1201d8a00 .functor AND 1, L_0x1201d8100, L_0x1201d88f0, L_0x1201d87e0, C4<1>;
L_0x1201d8af0 .functor AND 1, L_0x1201d81b0, L_0x1201d88f0, L_0x1201d8b80, C4<1>;
L_0x1201d8ce0 .functor AND 1, L_0x1201d7d40, L_0x1201d8da0, L_0x1201d87e0, C4<1>;
L_0x1201d8e80 .functor AND 1, L_0x1180b0dd8, L_0x1201d8f50, L_0x1201d9060, C4<1>;
L_0x1201d9140 .functor OR 1, L_0x1201d8a00, L_0x1201d8af0, L_0x1201d8ce0, L_0x1201d8e80;
v0x1200cd3f0_0 .net "S0", 0 0, L_0x1201d87e0;  1 drivers
v0x1200cd490_0 .net "S1", 0 0, L_0x1201d88f0;  1 drivers
v0x1200cd530_0 .net *"_ivl_1", 0 0, L_0x1201d8850;  1 drivers
v0x1200cd5f0_0 .net *"_ivl_11", 0 0, L_0x1201d9060;  1 drivers
v0x1200cd6a0_0 .net *"_ivl_3", 0 0, L_0x1201d8960;  1 drivers
v0x1200cd790_0 .net *"_ivl_5", 0 0, L_0x1201d8b80;  1 drivers
v0x1200cd840_0 .net *"_ivl_7", 0 0, L_0x1201d8da0;  1 drivers
v0x1200cd8f0_0 .net *"_ivl_9", 0 0, L_0x1201d8f50;  1 drivers
v0x1200cd9a0_0 .net "i0", 0 0, L_0x1201d8100;  alias, 1 drivers
v0x1200cdab0_0 .net "i1", 0 0, L_0x1201d81b0;  alias, 1 drivers
v0x1200cdb40_0 .net "i2", 0 0, L_0x1201d7d40;  alias, 1 drivers
v0x1200cdbd0_0 .net "i3", 0 0, L_0x1180b0dd8;  alias, 1 drivers
v0x1200cdc70_0 .net "select", 1 0, L_0x1201d9800;  alias, 1 drivers
v0x1200cdd20_0 .net "w1", 0 0, L_0x1201d8a00;  1 drivers
v0x1200cddc0_0 .net "w2", 0 0, L_0x1201d8af0;  1 drivers
v0x1200cde60_0 .net "w3", 0 0, L_0x1201d8ce0;  1 drivers
v0x1200cdf00_0 .net "w4", 0 0, L_0x1201d8e80;  1 drivers
v0x1200ce090_0 .net "y", 0 0, L_0x1201d9140;  alias, 1 drivers
L_0x1201d8850 .part L_0x1201d9800, 0, 1;
L_0x1201d8960 .part L_0x1201d9800, 1, 1;
L_0x1201d8b80 .part L_0x1201d9800, 0, 1;
L_0x1201d8da0 .part L_0x1201d9800, 1, 1;
L_0x1201d8f50 .part L_0x1201d9800, 1, 1;
L_0x1201d9060 .part L_0x1201d9800, 0, 1;
S_0x1200ce1b0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200cb520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201d7840 .functor NOT 1, L_0x1201d7b00, C4<0>, C4<0>, C4<0>;
L_0x1201d78b0 .functor AND 1, L_0x1201d9360, L_0x1201d7840, C4<1>, C4<1>;
L_0x1201d7920 .functor AND 1, L_0x1201d77d0, L_0x1201d7b00, C4<1>, C4<1>;
L_0x1201d7990 .functor OR 1, L_0x1201d78b0, L_0x1201d7920, C4<0>, C4<0>;
v0x1200ce380_0 .net "A", 0 0, L_0x1201d9360;  alias, 1 drivers
v0x1200ce420_0 .net "B", 0 0, L_0x1201d77d0;  alias, 1 drivers
v0x1200ce4c0_0 .net "OUT", 0 0, L_0x1201d7990;  alias, 1 drivers
v0x1200ce590_0 .net "i0", 0 0, L_0x1201d7840;  1 drivers
v0x1200ce620_0 .net "i1", 0 0, L_0x1201d78b0;  1 drivers
v0x1200ce6f0_0 .net "i2", 0 0, L_0x1201d7920;  1 drivers
v0x1200ce780_0 .net "select", 0 0, L_0x1201d7b00;  alias, 1 drivers
S_0x1200cf3b0 .scope module, "alu15" "ALUmsb" 2 97, 2 127 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201d99a0 .functor NOT 1, L_0x1201db270, C4<0>, C4<0>, C4<0>;
L_0x1201d8c60 .functor NOT 1, L_0x1201d95a0, C4<0>, C4<0>, C4<0>;
L_0x1201da010 .functor AND 1, L_0x1201d9be0, L_0x1201d9ee0, C4<1>, C4<1>;
L_0x1201da0c0 .functor OR 1, L_0x1201d9be0, L_0x1201d9ee0, C4<0>, C4<0>;
v0x1200d26f0_0 .net "a", 0 0, L_0x1201db270;  1 drivers
v0x1200d2790_0 .net "a1", 0 0, L_0x1201d9be0;  1 drivers
v0x1200d2820_0 .net "a_and_b", 0 0, L_0x1201da010;  1 drivers
v0x1200d28f0_0 .net "a_inv", 0 0, L_0x1201d99a0;  1 drivers
v0x1200d29a0_0 .net "a_or_b", 0 0, L_0x1201da0c0;  1 drivers
v0x1200d2a70_0 .net "ainvert", 0 0, L_0x1201cbbf0;  1 drivers
v0x1200d2b20_0 .net "b", 0 0, L_0x1201d95a0;  1 drivers
v0x1200d2bb0_0 .net "b1", 0 0, L_0x1201d9ee0;  1 drivers
v0x1200d2c40_0 .net "b_inv", 0 0, L_0x1201d8c60;  1 drivers
v0x1200d2d70_0 .net "binvert", 0 0, L_0x1201d9740;  1 drivers
v0x1200d2e00_0 .net "carryin", 0 0, L_0x1201d8770;  alias, 1 drivers
v0x1200d2f10_0 .net "carryout", 0 0, L_0x1201da680;  alias, 1 drivers
L_0x1180b0e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200d2fa0_0 .net "less", 0 0, L_0x1180b0e20;  1 drivers
v0x1200d3030_0 .net "op", 1 0, L_0x1201db410;  1 drivers
v0x1200d30c0_0 .net "result", 0 0, L_0x1201db050;  1 drivers
v0x1200d3150_0 .net "sum", 0 0, L_0x1201d9c50;  1 drivers
S_0x1200cf650 .scope module, "adder1" "fulladder" 2 140, 2 13 0, S_0x1200cf3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201da680 .functor OR 1, L_0x1201da510, L_0x1201da1e0, C4<0>, C4<0>;
v0x1200d0340_0 .net "C", 0 0, L_0x1201da680;  alias, 1 drivers
v0x1200d0420_0 .net "C1", 0 0, L_0x1201da1e0;  1 drivers
v0x1200d04b0_0 .net "C2", 0 0, L_0x1201da510;  1 drivers
v0x1200d0580_0 .net "S", 0 0, L_0x1201d9c50;  alias, 1 drivers
v0x1200d0610_0 .net "S1", 0 0, L_0x1201da170;  1 drivers
v0x1200d0720_0 .net "x", 0 0, L_0x1201d9be0;  alias, 1 drivers
v0x1200d07b0_0 .net "y", 0 0, L_0x1201d9ee0;  alias, 1 drivers
v0x1200d0840_0 .net "z", 0 0, L_0x1201d8770;  alias, 1 drivers
S_0x1200cf8c0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200cf650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201da170 .functor XOR 1, L_0x1201d9be0, L_0x1201d9ee0, C4<0>, C4<0>;
L_0x1201da1e0 .functor AND 1, L_0x1201d9be0, L_0x1201d9ee0, C4<1>, C4<1>;
v0x1200cfb10_0 .net "C", 0 0, L_0x1201da1e0;  alias, 1 drivers
v0x1200cfbc0_0 .net "S", 0 0, L_0x1201da170;  alias, 1 drivers
v0x1200cfc60_0 .net "x", 0 0, L_0x1201d9be0;  alias, 1 drivers
v0x1200cfd10_0 .net "y", 0 0, L_0x1201d9ee0;  alias, 1 drivers
S_0x1200cfe10 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200cf650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201d9c50 .functor XOR 1, L_0x1201da170, L_0x1201d8770, C4<0>, C4<0>;
L_0x1201da510 .functor AND 1, L_0x1201da170, L_0x1201d8770, C4<1>, C4<1>;
v0x1200d0040_0 .net "C", 0 0, L_0x1201da510;  alias, 1 drivers
v0x1200d00e0_0 .net "S", 0 0, L_0x1201d9c50;  alias, 1 drivers
v0x1200d0180_0 .net "x", 0 0, L_0x1201da170;  alias, 1 drivers
v0x1200d0250_0 .net "y", 0 0, L_0x1201d8770;  alias, 1 drivers
S_0x1200d0900 .scope module, "mux1" "mux2x1" 2 137, 2 53 0, S_0x1200cf3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201d9d10 .functor NOT 1, L_0x1201d9740, C4<0>, C4<0>, C4<0>;
L_0x1201d9dc0 .functor AND 1, L_0x1201d95a0, L_0x1201d9d10, C4<1>, C4<1>;
L_0x1201d9e70 .functor AND 1, L_0x1201d8c60, L_0x1201d9740, C4<1>, C4<1>;
L_0x1201d9ee0 .functor OR 1, L_0x1201d9dc0, L_0x1201d9e70, C4<0>, C4<0>;
v0x1200d0b20_0 .net "A", 0 0, L_0x1201d95a0;  alias, 1 drivers
v0x1200d0bb0_0 .net "B", 0 0, L_0x1201d8c60;  alias, 1 drivers
v0x1200d0c50_0 .net "OUT", 0 0, L_0x1201d9ee0;  alias, 1 drivers
v0x1200d0d40_0 .net "i0", 0 0, L_0x1201d9d10;  1 drivers
v0x1200d0dd0_0 .net "i1", 0 0, L_0x1201d9dc0;  1 drivers
v0x1200d0ea0_0 .net "i2", 0 0, L_0x1201d9e70;  1 drivers
v0x1200d0f30_0 .net "select", 0 0, L_0x1201d9740;  alias, 1 drivers
S_0x1200d1010 .scope module, "mux2" "mux4x1" 2 141, 2 23 0, S_0x1200cf3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201da6f0 .functor NOT 1, L_0x1201da760, C4<0>, C4<0>, C4<0>;
L_0x1201da800 .functor NOT 1, L_0x1201da870, C4<0>, C4<0>, C4<0>;
L_0x1201da910 .functor AND 1, L_0x1201da010, L_0x1201da800, L_0x1201da6f0, C4<1>;
L_0x1201daa00 .functor AND 1, L_0x1201da0c0, L_0x1201da800, L_0x1201daa90, C4<1>;
L_0x1201dabf0 .functor AND 1, L_0x1201d9c50, L_0x1201dacb0, L_0x1201da6f0, C4<1>;
L_0x1201dad90 .functor AND 1, L_0x1180b0e20, L_0x1201dae60, L_0x1201daf70, C4<1>;
L_0x1201db050 .functor OR 1, L_0x1201da910, L_0x1201daa00, L_0x1201dabf0, L_0x1201dad90;
v0x1200d1290_0 .net "S0", 0 0, L_0x1201da6f0;  1 drivers
v0x1200d1330_0 .net "S1", 0 0, L_0x1201da800;  1 drivers
v0x1200d13d0_0 .net *"_ivl_1", 0 0, L_0x1201da760;  1 drivers
v0x1200d1490_0 .net *"_ivl_11", 0 0, L_0x1201daf70;  1 drivers
v0x1200d1540_0 .net *"_ivl_3", 0 0, L_0x1201da870;  1 drivers
v0x1200d1630_0 .net *"_ivl_5", 0 0, L_0x1201daa90;  1 drivers
v0x1200d16e0_0 .net *"_ivl_7", 0 0, L_0x1201dacb0;  1 drivers
v0x1200d1790_0 .net *"_ivl_9", 0 0, L_0x1201dae60;  1 drivers
v0x1200d1840_0 .net "i0", 0 0, L_0x1201da010;  alias, 1 drivers
v0x1200d1950_0 .net "i1", 0 0, L_0x1201da0c0;  alias, 1 drivers
v0x1200d19e0_0 .net "i2", 0 0, L_0x1201d9c50;  alias, 1 drivers
v0x1200d1a70_0 .net "i3", 0 0, L_0x1180b0e20;  alias, 1 drivers
v0x1200d1b10_0 .net "select", 1 0, L_0x1201db410;  alias, 1 drivers
v0x1200d1bc0_0 .net "w1", 0 0, L_0x1201da910;  1 drivers
v0x1200d1c60_0 .net "w2", 0 0, L_0x1201daa00;  1 drivers
v0x1200d1d00_0 .net "w3", 0 0, L_0x1201dabf0;  1 drivers
v0x1200d1da0_0 .net "w4", 0 0, L_0x1201dad90;  1 drivers
v0x1200d1f30_0 .net "y", 0 0, L_0x1201db050;  alias, 1 drivers
L_0x1201da760 .part L_0x1201db410, 0, 1;
L_0x1201da870 .part L_0x1201db410, 1, 1;
L_0x1201daa90 .part L_0x1201db410, 0, 1;
L_0x1201dacb0 .part L_0x1201db410, 1, 1;
L_0x1201dae60 .part L_0x1201db410, 1, 1;
L_0x1201daf70 .part L_0x1201db410, 0, 1;
S_0x1200d2050 .scope module, "x1" "mux2x1" 2 136, 2 53 0, S_0x1200cf3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201d9a10 .functor NOT 1, L_0x1201cbbf0, C4<0>, C4<0>, C4<0>;
L_0x1201d9ac0 .functor AND 1, L_0x1201db270, L_0x1201d9a10, C4<1>, C4<1>;
L_0x1201d9b70 .functor AND 1, L_0x1201d99a0, L_0x1201cbbf0, C4<1>, C4<1>;
L_0x1201d9be0 .functor OR 1, L_0x1201d9ac0, L_0x1201d9b70, C4<0>, C4<0>;
v0x1200d2220_0 .net "A", 0 0, L_0x1201db270;  alias, 1 drivers
v0x1200d22c0_0 .net "B", 0 0, L_0x1201d99a0;  alias, 1 drivers
v0x1200d2360_0 .net "OUT", 0 0, L_0x1201d9be0;  alias, 1 drivers
v0x1200d2430_0 .net "i0", 0 0, L_0x1201d9a10;  1 drivers
v0x1200d24c0_0 .net "i1", 0 0, L_0x1201d9ac0;  1 drivers
v0x1200d2590_0 .net "i2", 0 0, L_0x1201d9b70;  1 drivers
v0x1200d2620_0 .net "select", 0 0, L_0x1201cbbf0;  alias, 1 drivers
S_0x1200d3230 .scope module, "alu2" "ALU1" 2 84, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201bf580 .functor NOT 1, L_0x1201c1bb0, C4<0>, C4<0>, C4<0>;
L_0x1201c0350 .functor NOT 1, L_0x1201c1cd0, C4<0>, C4<0>, C4<0>;
L_0x1201c09c0 .functor AND 1, L_0x1201c0590, L_0x1201c0890, C4<1>, C4<1>;
L_0x1201c0a70 .functor OR 1, L_0x1201c0590, L_0x1201c0890, C4<0>, C4<0>;
v0x1200d65b0_0 .net "Ainvert", 0 0, L_0x1201c1e60;  1 drivers
v0x1200d6650_0 .net "a", 0 0, L_0x1201c1bb0;  1 drivers
v0x1200d6700_0 .net "a1", 0 0, L_0x1201c0590;  1 drivers
v0x1200d67b0_0 .net "a_and_b", 0 0, L_0x1201c09c0;  1 drivers
v0x1200d6860_0 .net "a_inv", 0 0, L_0x1201bf580;  1 drivers
v0x1200d6930_0 .net "a_or_b", 0 0, L_0x1201c0a70;  1 drivers
v0x1200d69e0_0 .net "b", 0 0, L_0x1201c1cd0;  1 drivers
v0x1200d6a90_0 .net "b1", 0 0, L_0x1201c0890;  1 drivers
v0x1200d6b20_0 .net "b_inv", 0 0, L_0x1201c0350;  1 drivers
v0x1200d6c30_0 .net "binvert", 0 0, L_0x1201c2080;  1 drivers
v0x1200d6cc0_0 .net "carryin", 0 0, L_0x1201bf090;  alias, 1 drivers
v0x1200d6dd0_0 .net "carryout", 0 0, L_0x1201c1030;  alias, 1 drivers
L_0x1180b0a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200d6e60_0 .net "less", 0 0, L_0x1180b0a78;  1 drivers
v0x1200d6ef0_0 .net "op", 1 0, L_0x1201c21a0;  1 drivers
v0x1200d6f80_0 .net "result", 0 0, L_0x1201c1990;  1 drivers
v0x1200d7030_0 .net "sum", 0 0, L_0x1201c0600;  1 drivers
S_0x1200d3550 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200d3230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201c1030 .functor OR 1, L_0x1201c0ec0, L_0x1201c0b90, C4<0>, C4<0>;
v0x1200d4210_0 .net "C", 0 0, L_0x1201c1030;  alias, 1 drivers
v0x1200d42c0_0 .net "C1", 0 0, L_0x1201c0b90;  1 drivers
v0x1200d4360_0 .net "C2", 0 0, L_0x1201c0ec0;  1 drivers
v0x1200d4430_0 .net "S", 0 0, L_0x1201c0600;  alias, 1 drivers
v0x1200d44e0_0 .net "S1", 0 0, L_0x1201c0b20;  1 drivers
v0x1200d45f0_0 .net "x", 0 0, L_0x1201c0590;  alias, 1 drivers
v0x1200d4680_0 .net "y", 0 0, L_0x1201c0890;  alias, 1 drivers
v0x1200d4710_0 .net "z", 0 0, L_0x1201bf090;  alias, 1 drivers
S_0x1200d37d0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200d3550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201c0b20 .functor XOR 1, L_0x1201c0590, L_0x1201c0890, C4<0>, C4<0>;
L_0x1201c0b90 .functor AND 1, L_0x1201c0590, L_0x1201c0890, C4<1>, C4<1>;
v0x1200d3a20_0 .net "C", 0 0, L_0x1201c0b90;  alias, 1 drivers
v0x1200d3ad0_0 .net "S", 0 0, L_0x1201c0b20;  alias, 1 drivers
v0x1200d3b70_0 .net "x", 0 0, L_0x1201c0590;  alias, 1 drivers
v0x1200d3c00_0 .net "y", 0 0, L_0x1201c0890;  alias, 1 drivers
S_0x1200d3ce0 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200d3550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201c0600 .functor XOR 1, L_0x1201c0b20, L_0x1201bf090, C4<0>, C4<0>;
L_0x1201c0ec0 .functor AND 1, L_0x1201c0b20, L_0x1201bf090, C4<1>, C4<1>;
v0x1200d3f10_0 .net "C", 0 0, L_0x1201c0ec0;  alias, 1 drivers
v0x1200d3fb0_0 .net "S", 0 0, L_0x1201c0600;  alias, 1 drivers
v0x1200d4050_0 .net "x", 0 0, L_0x1201c0b20;  alias, 1 drivers
v0x1200d4120_0 .net "y", 0 0, L_0x1201bf090;  alias, 1 drivers
S_0x1200d47d0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200d3230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201c06c0 .functor NOT 1, L_0x1201c2080, C4<0>, C4<0>, C4<0>;
L_0x1201c0770 .functor AND 1, L_0x1201c1cd0, L_0x1201c06c0, C4<1>, C4<1>;
L_0x1201c0820 .functor AND 1, L_0x1201c0350, L_0x1201c2080, C4<1>, C4<1>;
L_0x1201c0890 .functor OR 1, L_0x1201c0770, L_0x1201c0820, C4<0>, C4<0>;
v0x1200d49f0_0 .net "A", 0 0, L_0x1201c1cd0;  alias, 1 drivers
v0x1200d4a80_0 .net "B", 0 0, L_0x1201c0350;  alias, 1 drivers
v0x1200d4b10_0 .net "OUT", 0 0, L_0x1201c0890;  alias, 1 drivers
v0x1200d4c00_0 .net "i0", 0 0, L_0x1201c06c0;  1 drivers
v0x1200d4c90_0 .net "i1", 0 0, L_0x1201c0770;  1 drivers
v0x1200d4d60_0 .net "i2", 0 0, L_0x1201c0820;  1 drivers
v0x1200d4df0_0 .net "select", 0 0, L_0x1201c2080;  alias, 1 drivers
S_0x1200d4ed0 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200d3230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201c10a0 .functor NOT 1, L_0x1201c1110, C4<0>, C4<0>, C4<0>;
L_0x1201c11b0 .functor NOT 1, L_0x1201c1220, C4<0>, C4<0>, C4<0>;
L_0x1201c12c0 .functor AND 1, L_0x1201c09c0, L_0x1201c11b0, L_0x1201c10a0, C4<1>;
L_0x1201c13b0 .functor AND 1, L_0x1201c0a70, L_0x1201c11b0, L_0x1201c1420, C4<1>;
L_0x1201c1580 .functor AND 1, L_0x1201c0600, L_0x1201c1620, L_0x1201c10a0, C4<1>;
L_0x1201c1700 .functor AND 1, L_0x1180b0a78, L_0x1201c17d0, L_0x1201c18b0, C4<1>;
L_0x1201c1990 .functor OR 1, L_0x1201c12c0, L_0x1201c13b0, L_0x1201c1580, L_0x1201c1700;
v0x1200d5150_0 .net "S0", 0 0, L_0x1201c10a0;  1 drivers
v0x1200d51f0_0 .net "S1", 0 0, L_0x1201c11b0;  1 drivers
v0x1200d5290_0 .net *"_ivl_1", 0 0, L_0x1201c1110;  1 drivers
v0x1200d5350_0 .net *"_ivl_11", 0 0, L_0x1201c18b0;  1 drivers
v0x1200d5400_0 .net *"_ivl_3", 0 0, L_0x1201c1220;  1 drivers
v0x1200d54f0_0 .net *"_ivl_5", 0 0, L_0x1201c1420;  1 drivers
v0x1200d55a0_0 .net *"_ivl_7", 0 0, L_0x1201c1620;  1 drivers
v0x1200d5650_0 .net *"_ivl_9", 0 0, L_0x1201c17d0;  1 drivers
v0x1200d5700_0 .net "i0", 0 0, L_0x1201c09c0;  alias, 1 drivers
v0x1200d5810_0 .net "i1", 0 0, L_0x1201c0a70;  alias, 1 drivers
v0x1200d58a0_0 .net "i2", 0 0, L_0x1201c0600;  alias, 1 drivers
v0x1200d5930_0 .net "i3", 0 0, L_0x1180b0a78;  alias, 1 drivers
v0x1200d59d0_0 .net "select", 1 0, L_0x1201c21a0;  alias, 1 drivers
v0x1200d5a80_0 .net "w1", 0 0, L_0x1201c12c0;  1 drivers
v0x1200d5b20_0 .net "w2", 0 0, L_0x1201c13b0;  1 drivers
v0x1200d5bc0_0 .net "w3", 0 0, L_0x1201c1580;  1 drivers
v0x1200d5c60_0 .net "w4", 0 0, L_0x1201c1700;  1 drivers
v0x1200d5df0_0 .net "y", 0 0, L_0x1201c1990;  alias, 1 drivers
L_0x1201c1110 .part L_0x1201c21a0, 0, 1;
L_0x1201c1220 .part L_0x1201c21a0, 1, 1;
L_0x1201c1420 .part L_0x1201c21a0, 0, 1;
L_0x1201c1620 .part L_0x1201c21a0, 1, 1;
L_0x1201c17d0 .part L_0x1201c21a0, 1, 1;
L_0x1201c18b0 .part L_0x1201c21a0, 0, 1;
S_0x1200d5f10 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200d3230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201c03c0 .functor NOT 1, L_0x1201c1e60, C4<0>, C4<0>, C4<0>;
L_0x1201c0470 .functor AND 1, L_0x1201c1bb0, L_0x1201c03c0, C4<1>, C4<1>;
L_0x1201c0520 .functor AND 1, L_0x1201bf580, L_0x1201c1e60, C4<1>, C4<1>;
L_0x1201c0590 .functor OR 1, L_0x1201c0470, L_0x1201c0520, C4<0>, C4<0>;
v0x1200d60e0_0 .net "A", 0 0, L_0x1201c1bb0;  alias, 1 drivers
v0x1200d6180_0 .net "B", 0 0, L_0x1201bf580;  alias, 1 drivers
v0x1200d6220_0 .net "OUT", 0 0, L_0x1201c0590;  alias, 1 drivers
v0x1200d62f0_0 .net "i0", 0 0, L_0x1201c03c0;  1 drivers
v0x1200d6380_0 .net "i1", 0 0, L_0x1201c0470;  1 drivers
v0x1200d6450_0 .net "i2", 0 0, L_0x1201c0520;  1 drivers
v0x1200d64e0_0 .net "select", 0 0, L_0x1201c1e60;  alias, 1 drivers
S_0x1200d7110 .scope module, "alu3" "ALU1" 2 85, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201c1df0 .functor NOT 1, L_0x1201c3b60, C4<0>, C4<0>, C4<0>;
L_0x1201c1500 .functor NOT 1, L_0x1201c3d10, C4<0>, C4<0>, C4<0>;
L_0x1201c2900 .functor AND 1, L_0x1201c24d0, L_0x1201c27d0, C4<1>, C4<1>;
L_0x1201c29b0 .functor OR 1, L_0x1201c24d0, L_0x1201c27d0, C4<0>, C4<0>;
v0x1200da440_0 .net "Ainvert", 0 0, L_0x1201c3e30;  1 drivers
v0x1200da4e0_0 .net "a", 0 0, L_0x1201c3b60;  1 drivers
v0x1200da590_0 .net "a1", 0 0, L_0x1201c24d0;  1 drivers
v0x1200da640_0 .net "a_and_b", 0 0, L_0x1201c2900;  1 drivers
v0x1200da6f0_0 .net "a_inv", 0 0, L_0x1201c1df0;  1 drivers
v0x1200da7c0_0 .net "a_or_b", 0 0, L_0x1201c29b0;  1 drivers
v0x1200da870_0 .net "b", 0 0, L_0x1201c3d10;  1 drivers
v0x1200da920_0 .net "b1", 0 0, L_0x1201c27d0;  1 drivers
v0x1200da9b0_0 .net "b_inv", 0 0, L_0x1201c1500;  1 drivers
v0x1200daac0_0 .net "binvert", 0 0, L_0x1201c3ff0;  1 drivers
v0x1200dab50_0 .net "carryin", 0 0, L_0x1201c1030;  alias, 1 drivers
v0x1200dac60_0 .net "carryout", 0 0, L_0x1201c2f70;  alias, 1 drivers
L_0x1180b0ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200dacf0_0 .net "less", 0 0, L_0x1180b0ac0;  1 drivers
v0x1200dad80_0 .net "op", 1 0, L_0x1201c4110;  1 drivers
v0x1200dae10_0 .net "result", 0 0, L_0x1201c3940;  1 drivers
v0x1200daec0_0 .net "sum", 0 0, L_0x1201c2540;  1 drivers
S_0x1200d73b0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200d7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201c2f70 .functor OR 1, L_0x1201c2e00, L_0x1201c2ad0, C4<0>, C4<0>;
v0x1200d80a0_0 .net "C", 0 0, L_0x1201c2f70;  alias, 1 drivers
v0x1200d8150_0 .net "C1", 0 0, L_0x1201c2ad0;  1 drivers
v0x1200d81f0_0 .net "C2", 0 0, L_0x1201c2e00;  1 drivers
v0x1200d82c0_0 .net "S", 0 0, L_0x1201c2540;  alias, 1 drivers
v0x1200d8370_0 .net "S1", 0 0, L_0x1201c2a60;  1 drivers
v0x1200d8480_0 .net "x", 0 0, L_0x1201c24d0;  alias, 1 drivers
v0x1200d8510_0 .net "y", 0 0, L_0x1201c27d0;  alias, 1 drivers
v0x1200d85a0_0 .net "z", 0 0, L_0x1201c1030;  alias, 1 drivers
S_0x1200d7620 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200d73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201c2a60 .functor XOR 1, L_0x1201c24d0, L_0x1201c27d0, C4<0>, C4<0>;
L_0x1201c2ad0 .functor AND 1, L_0x1201c24d0, L_0x1201c27d0, C4<1>, C4<1>;
v0x1200d7870_0 .net "C", 0 0, L_0x1201c2ad0;  alias, 1 drivers
v0x1200d7920_0 .net "S", 0 0, L_0x1201c2a60;  alias, 1 drivers
v0x1200d79c0_0 .net "x", 0 0, L_0x1201c24d0;  alias, 1 drivers
v0x1200d7a70_0 .net "y", 0 0, L_0x1201c27d0;  alias, 1 drivers
S_0x1200d7b70 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200d73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201c2540 .functor XOR 1, L_0x1201c2a60, L_0x1201c1030, C4<0>, C4<0>;
L_0x1201c2e00 .functor AND 1, L_0x1201c2a60, L_0x1201c1030, C4<1>, C4<1>;
v0x1200d7da0_0 .net "C", 0 0, L_0x1201c2e00;  alias, 1 drivers
v0x1200d7e40_0 .net "S", 0 0, L_0x1201c2540;  alias, 1 drivers
v0x1200d7ee0_0 .net "x", 0 0, L_0x1201c2a60;  alias, 1 drivers
v0x1200d7fb0_0 .net "y", 0 0, L_0x1201c1030;  alias, 1 drivers
S_0x1200d8660 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200d7110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201c2600 .functor NOT 1, L_0x1201c3ff0, C4<0>, C4<0>, C4<0>;
L_0x1201c26b0 .functor AND 1, L_0x1201c3d10, L_0x1201c2600, C4<1>, C4<1>;
L_0x1201c2760 .functor AND 1, L_0x1201c1500, L_0x1201c3ff0, C4<1>, C4<1>;
L_0x1201c27d0 .functor OR 1, L_0x1201c26b0, L_0x1201c2760, C4<0>, C4<0>;
v0x1200d8880_0 .net "A", 0 0, L_0x1201c3d10;  alias, 1 drivers
v0x1200d8910_0 .net "B", 0 0, L_0x1201c1500;  alias, 1 drivers
v0x1200d89a0_0 .net "OUT", 0 0, L_0x1201c27d0;  alias, 1 drivers
v0x1200d8a90_0 .net "i0", 0 0, L_0x1201c2600;  1 drivers
v0x1200d8b20_0 .net "i1", 0 0, L_0x1201c26b0;  1 drivers
v0x1200d8bf0_0 .net "i2", 0 0, L_0x1201c2760;  1 drivers
v0x1200d8c80_0 .net "select", 0 0, L_0x1201c3ff0;  alias, 1 drivers
S_0x1200d8d60 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200d7110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201c2fe0 .functor NOT 1, L_0x1201c3050, C4<0>, C4<0>, C4<0>;
L_0x1201c30f0 .functor NOT 1, L_0x1201c3160, C4<0>, C4<0>, C4<0>;
L_0x1201c3200 .functor AND 1, L_0x1201c2900, L_0x1201c30f0, L_0x1201c2fe0, C4<1>;
L_0x1201c32f0 .functor AND 1, L_0x1201c29b0, L_0x1201c30f0, L_0x1201c3380, C4<1>;
L_0x1201c34e0 .functor AND 1, L_0x1201c2540, L_0x1201c35a0, L_0x1201c2fe0, C4<1>;
L_0x1201c3680 .functor AND 1, L_0x1180b0ac0, L_0x1201c3750, L_0x1201c3860, C4<1>;
L_0x1201c3940 .functor OR 1, L_0x1201c3200, L_0x1201c32f0, L_0x1201c34e0, L_0x1201c3680;
v0x1200d8fe0_0 .net "S0", 0 0, L_0x1201c2fe0;  1 drivers
v0x1200d9080_0 .net "S1", 0 0, L_0x1201c30f0;  1 drivers
v0x1200d9120_0 .net *"_ivl_1", 0 0, L_0x1201c3050;  1 drivers
v0x1200d91e0_0 .net *"_ivl_11", 0 0, L_0x1201c3860;  1 drivers
v0x1200d9290_0 .net *"_ivl_3", 0 0, L_0x1201c3160;  1 drivers
v0x1200d9380_0 .net *"_ivl_5", 0 0, L_0x1201c3380;  1 drivers
v0x1200d9430_0 .net *"_ivl_7", 0 0, L_0x1201c35a0;  1 drivers
v0x1200d94e0_0 .net *"_ivl_9", 0 0, L_0x1201c3750;  1 drivers
v0x1200d9590_0 .net "i0", 0 0, L_0x1201c2900;  alias, 1 drivers
v0x1200d96a0_0 .net "i1", 0 0, L_0x1201c29b0;  alias, 1 drivers
v0x1200d9730_0 .net "i2", 0 0, L_0x1201c2540;  alias, 1 drivers
v0x1200d97c0_0 .net "i3", 0 0, L_0x1180b0ac0;  alias, 1 drivers
v0x1200d9860_0 .net "select", 1 0, L_0x1201c4110;  alias, 1 drivers
v0x1200d9910_0 .net "w1", 0 0, L_0x1201c3200;  1 drivers
v0x1200d99b0_0 .net "w2", 0 0, L_0x1201c32f0;  1 drivers
v0x1200d9a50_0 .net "w3", 0 0, L_0x1201c34e0;  1 drivers
v0x1200d9af0_0 .net "w4", 0 0, L_0x1201c3680;  1 drivers
v0x1200d9c80_0 .net "y", 0 0, L_0x1201c3940;  alias, 1 drivers
L_0x1201c3050 .part L_0x1201c4110, 0, 1;
L_0x1201c3160 .part L_0x1201c4110, 1, 1;
L_0x1201c3380 .part L_0x1201c4110, 0, 1;
L_0x1201c35a0 .part L_0x1201c4110, 1, 1;
L_0x1201c3750 .part L_0x1201c4110, 1, 1;
L_0x1201c3860 .part L_0x1201c4110, 0, 1;
S_0x1200d9da0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200d7110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201c2340 .functor NOT 1, L_0x1201c3e30, C4<0>, C4<0>, C4<0>;
L_0x1201c23b0 .functor AND 1, L_0x1201c3b60, L_0x1201c2340, C4<1>, C4<1>;
L_0x1201c2460 .functor AND 1, L_0x1201c1df0, L_0x1201c3e30, C4<1>, C4<1>;
L_0x1201c24d0 .functor OR 1, L_0x1201c23b0, L_0x1201c2460, C4<0>, C4<0>;
v0x1200d9f70_0 .net "A", 0 0, L_0x1201c3b60;  alias, 1 drivers
v0x1200da010_0 .net "B", 0 0, L_0x1201c1df0;  alias, 1 drivers
v0x1200da0b0_0 .net "OUT", 0 0, L_0x1201c24d0;  alias, 1 drivers
v0x1200da180_0 .net "i0", 0 0, L_0x1201c2340;  1 drivers
v0x1200da210_0 .net "i1", 0 0, L_0x1201c23b0;  1 drivers
v0x1200da2e0_0 .net "i2", 0 0, L_0x1201c2460;  1 drivers
v0x1200da370_0 .net "select", 0 0, L_0x1201c3e30;  alias, 1 drivers
S_0x1200dafa0 .scope module, "alu4" "ALU1" 2 86, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201c3460 .functor NOT 1, L_0x1201c5aa0, C4<0>, C4<0>, C4<0>;
L_0x1201c3c80 .functor NOT 1, L_0x1201c5cc0, C4<0>, C4<0>, C4<0>;
L_0x1201c48b0 .functor AND 1, L_0x1201c4480, L_0x1201c4780, C4<1>, C4<1>;
L_0x1201c4960 .functor OR 1, L_0x1201c4480, L_0x1201c4780, C4<0>, C4<0>;
v0x1200de2d0_0 .net "Ainvert", 0 0, L_0x1201c5e20;  1 drivers
v0x1200de370_0 .net "a", 0 0, L_0x1201c5aa0;  1 drivers
v0x1200de420_0 .net "a1", 0 0, L_0x1201c4480;  1 drivers
v0x1200de4d0_0 .net "a_and_b", 0 0, L_0x1201c48b0;  1 drivers
v0x1200de580_0 .net "a_inv", 0 0, L_0x1201c3460;  1 drivers
v0x1200de650_0 .net "a_or_b", 0 0, L_0x1201c4960;  1 drivers
v0x1200de700_0 .net "b", 0 0, L_0x1201c5cc0;  1 drivers
v0x1200de7b0_0 .net "b1", 0 0, L_0x1201c4780;  1 drivers
v0x1200de840_0 .net "b_inv", 0 0, L_0x1201c3c80;  1 drivers
v0x1200de950_0 .net "binvert", 0 0, L_0x1201c42b0;  1 drivers
v0x1200de9e0_0 .net "carryin", 0 0, L_0x1201c2f70;  alias, 1 drivers
v0x1200deaf0_0 .net "carryout", 0 0, L_0x1201c4f20;  alias, 1 drivers
L_0x1180b0b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200deb80_0 .net "less", 0 0, L_0x1180b0b08;  1 drivers
v0x1200dec10_0 .net "op", 1 0, L_0x1201c6090;  1 drivers
v0x1200deca0_0 .net "result", 0 0, L_0x1201c5880;  1 drivers
v0x1200ded50_0 .net "sum", 0 0, L_0x1201c44f0;  1 drivers
S_0x1200db240 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200dafa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201c4f20 .functor OR 1, L_0x1201c4db0, L_0x1201c4a80, C4<0>, C4<0>;
v0x1200dbf30_0 .net "C", 0 0, L_0x1201c4f20;  alias, 1 drivers
v0x1200dbfe0_0 .net "C1", 0 0, L_0x1201c4a80;  1 drivers
v0x1200dc080_0 .net "C2", 0 0, L_0x1201c4db0;  1 drivers
v0x1200dc150_0 .net "S", 0 0, L_0x1201c44f0;  alias, 1 drivers
v0x1200dc200_0 .net "S1", 0 0, L_0x1201c4a10;  1 drivers
v0x1200dc310_0 .net "x", 0 0, L_0x1201c4480;  alias, 1 drivers
v0x1200dc3a0_0 .net "y", 0 0, L_0x1201c4780;  alias, 1 drivers
v0x1200dc430_0 .net "z", 0 0, L_0x1201c2f70;  alias, 1 drivers
S_0x1200db4b0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200db240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201c4a10 .functor XOR 1, L_0x1201c4480, L_0x1201c4780, C4<0>, C4<0>;
L_0x1201c4a80 .functor AND 1, L_0x1201c4480, L_0x1201c4780, C4<1>, C4<1>;
v0x1200db700_0 .net "C", 0 0, L_0x1201c4a80;  alias, 1 drivers
v0x1200db7b0_0 .net "S", 0 0, L_0x1201c4a10;  alias, 1 drivers
v0x1200db850_0 .net "x", 0 0, L_0x1201c4480;  alias, 1 drivers
v0x1200db900_0 .net "y", 0 0, L_0x1201c4780;  alias, 1 drivers
S_0x1200dba00 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200db240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201c44f0 .functor XOR 1, L_0x1201c4a10, L_0x1201c2f70, C4<0>, C4<0>;
L_0x1201c4db0 .functor AND 1, L_0x1201c4a10, L_0x1201c2f70, C4<1>, C4<1>;
v0x1200dbc30_0 .net "C", 0 0, L_0x1201c4db0;  alias, 1 drivers
v0x1200dbcd0_0 .net "S", 0 0, L_0x1201c44f0;  alias, 1 drivers
v0x1200dbd70_0 .net "x", 0 0, L_0x1201c4a10;  alias, 1 drivers
v0x1200dbe40_0 .net "y", 0 0, L_0x1201c2f70;  alias, 1 drivers
S_0x1200dc4f0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200dafa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201c45b0 .functor NOT 1, L_0x1201c42b0, C4<0>, C4<0>, C4<0>;
L_0x1201c4660 .functor AND 1, L_0x1201c5cc0, L_0x1201c45b0, C4<1>, C4<1>;
L_0x1201c4710 .functor AND 1, L_0x1201c3c80, L_0x1201c42b0, C4<1>, C4<1>;
L_0x1201c4780 .functor OR 1, L_0x1201c4660, L_0x1201c4710, C4<0>, C4<0>;
v0x1200dc710_0 .net "A", 0 0, L_0x1201c5cc0;  alias, 1 drivers
v0x1200dc7a0_0 .net "B", 0 0, L_0x1201c3c80;  alias, 1 drivers
v0x1200dc830_0 .net "OUT", 0 0, L_0x1201c4780;  alias, 1 drivers
v0x1200dc920_0 .net "i0", 0 0, L_0x1201c45b0;  1 drivers
v0x1200dc9b0_0 .net "i1", 0 0, L_0x1201c4660;  1 drivers
v0x1200dca80_0 .net "i2", 0 0, L_0x1201c4710;  1 drivers
v0x1200dcb10_0 .net "select", 0 0, L_0x1201c42b0;  alias, 1 drivers
S_0x1200dcbf0 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200dafa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201c4f90 .functor NOT 1, L_0x1201c5000, C4<0>, C4<0>, C4<0>;
L_0x1201c50a0 .functor NOT 1, L_0x1201c5110, C4<0>, C4<0>, C4<0>;
L_0x1201c51b0 .functor AND 1, L_0x1201c48b0, L_0x1201c50a0, L_0x1201c4f90, C4<1>;
L_0x1201c52a0 .functor AND 1, L_0x1201c4960, L_0x1201c50a0, L_0x1201c5310, C4<1>;
L_0x1201c5470 .functor AND 1, L_0x1201c44f0, L_0x1201c5510, L_0x1201c4f90, C4<1>;
L_0x1201c55f0 .functor AND 1, L_0x1180b0b08, L_0x1201c56c0, L_0x1201c57a0, C4<1>;
L_0x1201c5880 .functor OR 1, L_0x1201c51b0, L_0x1201c52a0, L_0x1201c5470, L_0x1201c55f0;
v0x1200dce70_0 .net "S0", 0 0, L_0x1201c4f90;  1 drivers
v0x1200dcf10_0 .net "S1", 0 0, L_0x1201c50a0;  1 drivers
v0x1200dcfb0_0 .net *"_ivl_1", 0 0, L_0x1201c5000;  1 drivers
v0x1200dd070_0 .net *"_ivl_11", 0 0, L_0x1201c57a0;  1 drivers
v0x1200dd120_0 .net *"_ivl_3", 0 0, L_0x1201c5110;  1 drivers
v0x1200dd210_0 .net *"_ivl_5", 0 0, L_0x1201c5310;  1 drivers
v0x1200dd2c0_0 .net *"_ivl_7", 0 0, L_0x1201c5510;  1 drivers
v0x1200dd370_0 .net *"_ivl_9", 0 0, L_0x1201c56c0;  1 drivers
v0x1200dd420_0 .net "i0", 0 0, L_0x1201c48b0;  alias, 1 drivers
v0x1200dd530_0 .net "i1", 0 0, L_0x1201c4960;  alias, 1 drivers
v0x1200dd5c0_0 .net "i2", 0 0, L_0x1201c44f0;  alias, 1 drivers
v0x1200dd650_0 .net "i3", 0 0, L_0x1180b0b08;  alias, 1 drivers
v0x1200dd6f0_0 .net "select", 1 0, L_0x1201c6090;  alias, 1 drivers
v0x1200dd7a0_0 .net "w1", 0 0, L_0x1201c51b0;  1 drivers
v0x1200dd840_0 .net "w2", 0 0, L_0x1201c52a0;  1 drivers
v0x1200dd8e0_0 .net "w3", 0 0, L_0x1201c5470;  1 drivers
v0x1200dd980_0 .net "w4", 0 0, L_0x1201c55f0;  1 drivers
v0x1200ddb10_0 .net "y", 0 0, L_0x1201c5880;  alias, 1 drivers
L_0x1201c5000 .part L_0x1201c6090, 0, 1;
L_0x1201c5110 .part L_0x1201c6090, 1, 1;
L_0x1201c5310 .part L_0x1201c6090, 0, 1;
L_0x1201c5510 .part L_0x1201c6090, 1, 1;
L_0x1201c56c0 .part L_0x1201c6090, 1, 1;
L_0x1201c57a0 .part L_0x1201c6090, 0, 1;
S_0x1200ddc30 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200dafa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201c3f50 .functor NOT 1, L_0x1201c5e20, C4<0>, C4<0>, C4<0>;
L_0x1201c4360 .functor AND 1, L_0x1201c5aa0, L_0x1201c3f50, C4<1>, C4<1>;
L_0x1201c4410 .functor AND 1, L_0x1201c3460, L_0x1201c5e20, C4<1>, C4<1>;
L_0x1201c4480 .functor OR 1, L_0x1201c4360, L_0x1201c4410, C4<0>, C4<0>;
v0x1200dde00_0 .net "A", 0 0, L_0x1201c5aa0;  alias, 1 drivers
v0x1200ddea0_0 .net "B", 0 0, L_0x1201c3460;  alias, 1 drivers
v0x1200ddf40_0 .net "OUT", 0 0, L_0x1201c4480;  alias, 1 drivers
v0x1200de010_0 .net "i0", 0 0, L_0x1201c3f50;  1 drivers
v0x1200de0a0_0 .net "i1", 0 0, L_0x1201c4360;  1 drivers
v0x1200de170_0 .net "i2", 0 0, L_0x1201c4410;  1 drivers
v0x1200de200_0 .net "select", 0 0, L_0x1201c5e20;  alias, 1 drivers
S_0x1200dee30 .scope module, "alu5" "ALU1" 2 87, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201c5d60 .functor NOT 1, L_0x1201c7b70, C4<0>, C4<0>, C4<0>;
L_0x1201c53f0 .functor NOT 1, L_0x1201c7d70, C4<0>, C4<0>, C4<0>;
L_0x1201c6910 .functor AND 1, L_0x1201c64e0, L_0x1201c67e0, C4<1>, C4<1>;
L_0x1201c69c0 .functor OR 1, L_0x1201c64e0, L_0x1201c67e0, C4<0>, C4<0>;
v0x1200e2160_0 .net "Ainvert", 0 0, L_0x1201c5fc0;  1 drivers
v0x1200e2200_0 .net "a", 0 0, L_0x1201c7b70;  1 drivers
v0x1200e22b0_0 .net "a1", 0 0, L_0x1201c64e0;  1 drivers
v0x1200e2360_0 .net "a_and_b", 0 0, L_0x1201c6910;  1 drivers
v0x1200e2410_0 .net "a_inv", 0 0, L_0x1201c5d60;  1 drivers
v0x1200e24e0_0 .net "a_or_b", 0 0, L_0x1201c69c0;  1 drivers
v0x1200e2590_0 .net "b", 0 0, L_0x1201c7d70;  1 drivers
v0x1200e2640_0 .net "b1", 0 0, L_0x1201c67e0;  1 drivers
v0x1200e26d0_0 .net "b_inv", 0 0, L_0x1201c53f0;  1 drivers
v0x1200e27e0_0 .net "binvert", 0 0, L_0x1201c8000;  1 drivers
v0x1200e2870_0 .net "carryin", 0 0, L_0x1201c4f20;  alias, 1 drivers
v0x1200e2980_0 .net "carryout", 0 0, L_0x1201c6f80;  alias, 1 drivers
L_0x1180b0b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200e2a10_0 .net "less", 0 0, L_0x1180b0b50;  1 drivers
v0x1200e2aa0_0 .net "op", 1 0, L_0x1201c7c90;  1 drivers
v0x1200e2b30_0 .net "result", 0 0, L_0x1201c7950;  1 drivers
v0x1200e2be0_0 .net "sum", 0 0, L_0x1201c6550;  1 drivers
S_0x1200df0d0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200dee30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201c6f80 .functor OR 1, L_0x1201c6e10, L_0x1201c6ae0, C4<0>, C4<0>;
v0x1200dfdc0_0 .net "C", 0 0, L_0x1201c6f80;  alias, 1 drivers
v0x1200dfe70_0 .net "C1", 0 0, L_0x1201c6ae0;  1 drivers
v0x1200dff10_0 .net "C2", 0 0, L_0x1201c6e10;  1 drivers
v0x1200dffe0_0 .net "S", 0 0, L_0x1201c6550;  alias, 1 drivers
v0x1200e0090_0 .net "S1", 0 0, L_0x1201c6a70;  1 drivers
v0x1200e01a0_0 .net "x", 0 0, L_0x1201c64e0;  alias, 1 drivers
v0x1200e0230_0 .net "y", 0 0, L_0x1201c67e0;  alias, 1 drivers
v0x1200e02c0_0 .net "z", 0 0, L_0x1201c4f20;  alias, 1 drivers
S_0x1200df340 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200df0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201c6a70 .functor XOR 1, L_0x1201c64e0, L_0x1201c67e0, C4<0>, C4<0>;
L_0x1201c6ae0 .functor AND 1, L_0x1201c64e0, L_0x1201c67e0, C4<1>, C4<1>;
v0x1200df590_0 .net "C", 0 0, L_0x1201c6ae0;  alias, 1 drivers
v0x1200df640_0 .net "S", 0 0, L_0x1201c6a70;  alias, 1 drivers
v0x1200df6e0_0 .net "x", 0 0, L_0x1201c64e0;  alias, 1 drivers
v0x1200df790_0 .net "y", 0 0, L_0x1201c67e0;  alias, 1 drivers
S_0x1200df890 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200df0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201c6550 .functor XOR 1, L_0x1201c6a70, L_0x1201c4f20, C4<0>, C4<0>;
L_0x1201c6e10 .functor AND 1, L_0x1201c6a70, L_0x1201c4f20, C4<1>, C4<1>;
v0x1200dfac0_0 .net "C", 0 0, L_0x1201c6e10;  alias, 1 drivers
v0x1200dfb60_0 .net "S", 0 0, L_0x1201c6550;  alias, 1 drivers
v0x1200dfc00_0 .net "x", 0 0, L_0x1201c6a70;  alias, 1 drivers
v0x1200dfcd0_0 .net "y", 0 0, L_0x1201c4f20;  alias, 1 drivers
S_0x1200e0380 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200dee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201c6610 .functor NOT 1, L_0x1201c8000, C4<0>, C4<0>, C4<0>;
L_0x1201c66c0 .functor AND 1, L_0x1201c7d70, L_0x1201c6610, C4<1>, C4<1>;
L_0x1201c6770 .functor AND 1, L_0x1201c53f0, L_0x1201c8000, C4<1>, C4<1>;
L_0x1201c67e0 .functor OR 1, L_0x1201c66c0, L_0x1201c6770, C4<0>, C4<0>;
v0x1200e05a0_0 .net "A", 0 0, L_0x1201c7d70;  alias, 1 drivers
v0x1200e0630_0 .net "B", 0 0, L_0x1201c53f0;  alias, 1 drivers
v0x1200e06c0_0 .net "OUT", 0 0, L_0x1201c67e0;  alias, 1 drivers
v0x1200e07b0_0 .net "i0", 0 0, L_0x1201c6610;  1 drivers
v0x1200e0840_0 .net "i1", 0 0, L_0x1201c66c0;  1 drivers
v0x1200e0910_0 .net "i2", 0 0, L_0x1201c6770;  1 drivers
v0x1200e09a0_0 .net "select", 0 0, L_0x1201c8000;  alias, 1 drivers
S_0x1200e0a80 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200dee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201c6ff0 .functor NOT 1, L_0x1201c7060, C4<0>, C4<0>, C4<0>;
L_0x1201c7100 .functor NOT 1, L_0x1201c7170, C4<0>, C4<0>, C4<0>;
L_0x1201c7210 .functor AND 1, L_0x1201c6910, L_0x1201c7100, L_0x1201c6ff0, C4<1>;
L_0x1201c7300 .functor AND 1, L_0x1201c69c0, L_0x1201c7100, L_0x1201c7390, C4<1>;
L_0x1201c74f0 .functor AND 1, L_0x1201c6550, L_0x1201c75b0, L_0x1201c6ff0, C4<1>;
L_0x1201c7690 .functor AND 1, L_0x1180b0b50, L_0x1201c7760, L_0x1201c7870, C4<1>;
L_0x1201c7950 .functor OR 1, L_0x1201c7210, L_0x1201c7300, L_0x1201c74f0, L_0x1201c7690;
v0x1200e0d00_0 .net "S0", 0 0, L_0x1201c6ff0;  1 drivers
v0x1200e0da0_0 .net "S1", 0 0, L_0x1201c7100;  1 drivers
v0x1200e0e40_0 .net *"_ivl_1", 0 0, L_0x1201c7060;  1 drivers
v0x1200e0f00_0 .net *"_ivl_11", 0 0, L_0x1201c7870;  1 drivers
v0x1200e0fb0_0 .net *"_ivl_3", 0 0, L_0x1201c7170;  1 drivers
v0x1200e10a0_0 .net *"_ivl_5", 0 0, L_0x1201c7390;  1 drivers
v0x1200e1150_0 .net *"_ivl_7", 0 0, L_0x1201c75b0;  1 drivers
v0x1200e1200_0 .net *"_ivl_9", 0 0, L_0x1201c7760;  1 drivers
v0x1200e12b0_0 .net "i0", 0 0, L_0x1201c6910;  alias, 1 drivers
v0x1200e13c0_0 .net "i1", 0 0, L_0x1201c69c0;  alias, 1 drivers
v0x1200e1450_0 .net "i2", 0 0, L_0x1201c6550;  alias, 1 drivers
v0x1200e14e0_0 .net "i3", 0 0, L_0x1180b0b50;  alias, 1 drivers
v0x1200e1580_0 .net "select", 1 0, L_0x1201c7c90;  alias, 1 drivers
v0x1200e1630_0 .net "w1", 0 0, L_0x1201c7210;  1 drivers
v0x1200e16d0_0 .net "w2", 0 0, L_0x1201c7300;  1 drivers
v0x1200e1770_0 .net "w3", 0 0, L_0x1201c74f0;  1 drivers
v0x1200e1810_0 .net "w4", 0 0, L_0x1201c7690;  1 drivers
v0x1200e19a0_0 .net "y", 0 0, L_0x1201c7950;  alias, 1 drivers
L_0x1201c7060 .part L_0x1201c7c90, 0, 1;
L_0x1201c7170 .part L_0x1201c7c90, 1, 1;
L_0x1201c7390 .part L_0x1201c7c90, 0, 1;
L_0x1201c75b0 .part L_0x1201c7c90, 1, 1;
L_0x1201c7760 .part L_0x1201c7c90, 1, 1;
L_0x1201c7870 .part L_0x1201c7c90, 0, 1;
S_0x1200e1ac0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200dee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201c1f80 .functor NOT 1, L_0x1201c5fc0, C4<0>, C4<0>, C4<0>;
L_0x1201c1ff0 .functor AND 1, L_0x1201c7b70, L_0x1201c1f80, C4<1>, C4<1>;
L_0x1201c6470 .functor AND 1, L_0x1201c5d60, L_0x1201c5fc0, C4<1>, C4<1>;
L_0x1201c64e0 .functor OR 1, L_0x1201c1ff0, L_0x1201c6470, C4<0>, C4<0>;
v0x1200e1c90_0 .net "A", 0 0, L_0x1201c7b70;  alias, 1 drivers
v0x1200e1d30_0 .net "B", 0 0, L_0x1201c5d60;  alias, 1 drivers
v0x1200e1dd0_0 .net "OUT", 0 0, L_0x1201c64e0;  alias, 1 drivers
v0x1200e1ea0_0 .net "i0", 0 0, L_0x1201c1f80;  1 drivers
v0x1200e1f30_0 .net "i1", 0 0, L_0x1201c1ff0;  1 drivers
v0x1200e2000_0 .net "i2", 0 0, L_0x1201c6470;  1 drivers
v0x1200e2090_0 .net "select", 0 0, L_0x1201c5fc0;  alias, 1 drivers
S_0x1200e2cc0 .scope module, "alu6" "ALU1" 2 88, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201c7470 .functor NOT 1, L_0x1201c9a80, C4<0>, C4<0>, C4<0>;
L_0x1201c7f10 .functor NOT 1, L_0x1201c9ba0, C4<0>, C4<0>, C4<0>;
L_0x1201c8870 .functor AND 1, L_0x1201c8440, L_0x1201c8740, C4<1>, C4<1>;
L_0x1201c8920 .functor OR 1, L_0x1201c8440, L_0x1201c8740, C4<0>, C4<0>;
v0x1200e5ff0_0 .net "Ainvert", 0 0, L_0x1201c8220;  1 drivers
v0x1200e6090_0 .net "a", 0 0, L_0x1201c9a80;  1 drivers
v0x1200e6140_0 .net "a1", 0 0, L_0x1201c8440;  1 drivers
v0x1200e61f0_0 .net "a_and_b", 0 0, L_0x1201c8870;  1 drivers
v0x1200e62a0_0 .net "a_inv", 0 0, L_0x1201c7470;  1 drivers
v0x1200e6370_0 .net "a_or_b", 0 0, L_0x1201c8920;  1 drivers
v0x1200e6420_0 .net "b", 0 0, L_0x1201c9ba0;  1 drivers
v0x1200e64d0_0 .net "b1", 0 0, L_0x1201c8740;  1 drivers
v0x1200e6560_0 .net "b_inv", 0 0, L_0x1201c7f10;  1 drivers
v0x1200e6670_0 .net "binvert", 0 0, L_0x1201c9e50;  1 drivers
v0x1200e6700_0 .net "carryin", 0 0, L_0x1201c6f80;  alias, 1 drivers
v0x1200e6810_0 .net "carryout", 0 0, L_0x1201c8ee0;  alias, 1 drivers
L_0x1180b0b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200e68a0_0 .net "less", 0 0, L_0x1180b0b98;  1 drivers
v0x1200e6930_0 .net "op", 1 0, L_0x1201c9cc0;  1 drivers
v0x1200e69c0_0 .net "result", 0 0, L_0x1201c9860;  1 drivers
v0x1200e6a70_0 .net "sum", 0 0, L_0x1201c84b0;  1 drivers
S_0x1200e2f60 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200e2cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201c8ee0 .functor OR 1, L_0x1201c8d70, L_0x1201c8a40, C4<0>, C4<0>;
v0x1200e3c50_0 .net "C", 0 0, L_0x1201c8ee0;  alias, 1 drivers
v0x1200e3d00_0 .net "C1", 0 0, L_0x1201c8a40;  1 drivers
v0x1200e3da0_0 .net "C2", 0 0, L_0x1201c8d70;  1 drivers
v0x1200e3e70_0 .net "S", 0 0, L_0x1201c84b0;  alias, 1 drivers
v0x1200e3f20_0 .net "S1", 0 0, L_0x1201c89d0;  1 drivers
v0x1200e4030_0 .net "x", 0 0, L_0x1201c8440;  alias, 1 drivers
v0x1200e40c0_0 .net "y", 0 0, L_0x1201c8740;  alias, 1 drivers
v0x1200e4150_0 .net "z", 0 0, L_0x1201c6f80;  alias, 1 drivers
S_0x1200e31d0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200e2f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201c89d0 .functor XOR 1, L_0x1201c8440, L_0x1201c8740, C4<0>, C4<0>;
L_0x1201c8a40 .functor AND 1, L_0x1201c8440, L_0x1201c8740, C4<1>, C4<1>;
v0x1200e3420_0 .net "C", 0 0, L_0x1201c8a40;  alias, 1 drivers
v0x1200e34d0_0 .net "S", 0 0, L_0x1201c89d0;  alias, 1 drivers
v0x1200e3570_0 .net "x", 0 0, L_0x1201c8440;  alias, 1 drivers
v0x1200e3620_0 .net "y", 0 0, L_0x1201c8740;  alias, 1 drivers
S_0x1200e3720 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200e2f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201c84b0 .functor XOR 1, L_0x1201c89d0, L_0x1201c6f80, C4<0>, C4<0>;
L_0x1201c8d70 .functor AND 1, L_0x1201c89d0, L_0x1201c6f80, C4<1>, C4<1>;
v0x1200e3950_0 .net "C", 0 0, L_0x1201c8d70;  alias, 1 drivers
v0x1200e39f0_0 .net "S", 0 0, L_0x1201c84b0;  alias, 1 drivers
v0x1200e3a90_0 .net "x", 0 0, L_0x1201c89d0;  alias, 1 drivers
v0x1200e3b60_0 .net "y", 0 0, L_0x1201c6f80;  alias, 1 drivers
S_0x1200e4210 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200e2cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201c8570 .functor NOT 1, L_0x1201c9e50, C4<0>, C4<0>, C4<0>;
L_0x1201c8620 .functor AND 1, L_0x1201c9ba0, L_0x1201c8570, C4<1>, C4<1>;
L_0x1201c86d0 .functor AND 1, L_0x1201c7f10, L_0x1201c9e50, C4<1>, C4<1>;
L_0x1201c8740 .functor OR 1, L_0x1201c8620, L_0x1201c86d0, C4<0>, C4<0>;
v0x1200e4430_0 .net "A", 0 0, L_0x1201c9ba0;  alias, 1 drivers
v0x1200e44c0_0 .net "B", 0 0, L_0x1201c7f10;  alias, 1 drivers
v0x1200e4550_0 .net "OUT", 0 0, L_0x1201c8740;  alias, 1 drivers
v0x1200e4640_0 .net "i0", 0 0, L_0x1201c8570;  1 drivers
v0x1200e46d0_0 .net "i1", 0 0, L_0x1201c8620;  1 drivers
v0x1200e47a0_0 .net "i2", 0 0, L_0x1201c86d0;  1 drivers
v0x1200e4830_0 .net "select", 0 0, L_0x1201c9e50;  alias, 1 drivers
S_0x1200e4910 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200e2cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201c8f50 .functor NOT 1, L_0x1201c8fc0, C4<0>, C4<0>, C4<0>;
L_0x1201c9060 .functor NOT 1, L_0x1201c90d0, C4<0>, C4<0>, C4<0>;
L_0x1201c9170 .functor AND 1, L_0x1201c8870, L_0x1201c9060, L_0x1201c8f50, C4<1>;
L_0x1201c9260 .functor AND 1, L_0x1201c8920, L_0x1201c9060, L_0x1201c92d0, C4<1>;
L_0x1201c9430 .functor AND 1, L_0x1201c84b0, L_0x1201c94f0, L_0x1201c8f50, C4<1>;
L_0x1201c95d0 .functor AND 1, L_0x1180b0b98, L_0x1201c96a0, L_0x1201c9780, C4<1>;
L_0x1201c9860 .functor OR 1, L_0x1201c9170, L_0x1201c9260, L_0x1201c9430, L_0x1201c95d0;
v0x1200e4b90_0 .net "S0", 0 0, L_0x1201c8f50;  1 drivers
v0x1200e4c30_0 .net "S1", 0 0, L_0x1201c9060;  1 drivers
v0x1200e4cd0_0 .net *"_ivl_1", 0 0, L_0x1201c8fc0;  1 drivers
v0x1200e4d90_0 .net *"_ivl_11", 0 0, L_0x1201c9780;  1 drivers
v0x1200e4e40_0 .net *"_ivl_3", 0 0, L_0x1201c90d0;  1 drivers
v0x1200e4f30_0 .net *"_ivl_5", 0 0, L_0x1201c92d0;  1 drivers
v0x1200e4fe0_0 .net *"_ivl_7", 0 0, L_0x1201c94f0;  1 drivers
v0x1200e5090_0 .net *"_ivl_9", 0 0, L_0x1201c96a0;  1 drivers
v0x1200e5140_0 .net "i0", 0 0, L_0x1201c8870;  alias, 1 drivers
v0x1200e5250_0 .net "i1", 0 0, L_0x1201c8920;  alias, 1 drivers
v0x1200e52e0_0 .net "i2", 0 0, L_0x1201c84b0;  alias, 1 drivers
v0x1200e5370_0 .net "i3", 0 0, L_0x1180b0b98;  alias, 1 drivers
v0x1200e5410_0 .net "select", 1 0, L_0x1201c9cc0;  alias, 1 drivers
v0x1200e54c0_0 .net "w1", 0 0, L_0x1201c9170;  1 drivers
v0x1200e5560_0 .net "w2", 0 0, L_0x1201c9260;  1 drivers
v0x1200e5600_0 .net "w3", 0 0, L_0x1201c9430;  1 drivers
v0x1200e56a0_0 .net "w4", 0 0, L_0x1201c95d0;  1 drivers
v0x1200e5830_0 .net "y", 0 0, L_0x1201c9860;  alias, 1 drivers
L_0x1201c8fc0 .part L_0x1201c9cc0, 0, 1;
L_0x1201c90d0 .part L_0x1201c9cc0, 1, 1;
L_0x1201c92d0 .part L_0x1201c9cc0, 0, 1;
L_0x1201c94f0 .part L_0x1201c9cc0, 1, 1;
L_0x1201c96a0 .part L_0x1201c9cc0, 1, 1;
L_0x1201c9780 .part L_0x1201c9cc0, 0, 1;
S_0x1200e5950 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200e2cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201c7f80 .functor NOT 1, L_0x1201c8220, C4<0>, C4<0>, C4<0>;
L_0x1201c8320 .functor AND 1, L_0x1201c9a80, L_0x1201c7f80, C4<1>, C4<1>;
L_0x1201c83d0 .functor AND 1, L_0x1201c7470, L_0x1201c8220, C4<1>, C4<1>;
L_0x1201c8440 .functor OR 1, L_0x1201c8320, L_0x1201c83d0, C4<0>, C4<0>;
v0x1200e5b20_0 .net "A", 0 0, L_0x1201c9a80;  alias, 1 drivers
v0x1200e5bc0_0 .net "B", 0 0, L_0x1201c7470;  alias, 1 drivers
v0x1200e5c60_0 .net "OUT", 0 0, L_0x1201c8440;  alias, 1 drivers
v0x1200e5d30_0 .net "i0", 0 0, L_0x1201c7f80;  1 drivers
v0x1200e5dc0_0 .net "i1", 0 0, L_0x1201c8320;  1 drivers
v0x1200e5e90_0 .net "i2", 0 0, L_0x1201c83d0;  1 drivers
v0x1200e5f20_0 .net "select", 0 0, L_0x1201c8220;  alias, 1 drivers
S_0x1200e6b50 .scope module, "alu7" "ALU1" 2 89, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201c9d60 .functor NOT 1, L_0x1201cb9b0, C4<0>, C4<0>, C4<0>;
L_0x1201c93b0 .functor NOT 1, L_0x1201c9f70, C4<0>, C4<0>, C4<0>;
L_0x1201ca750 .functor AND 1, L_0x1201ca320, L_0x1201ca620, C4<1>, C4<1>;
L_0x1201ca800 .functor OR 1, L_0x1201ca320, L_0x1201ca620, C4<0>, C4<0>;
v0x1200e9e80_0 .net "Ainvert", 0 0, L_0x1201cbd00;  1 drivers
v0x1200e9f20_0 .net "a", 0 0, L_0x1201cb9b0;  1 drivers
v0x1200e9fd0_0 .net "a1", 0 0, L_0x1201ca320;  1 drivers
v0x1200ea080_0 .net "a_and_b", 0 0, L_0x1201ca750;  1 drivers
v0x1200ea130_0 .net "a_inv", 0 0, L_0x1201c9d60;  1 drivers
v0x1200ea200_0 .net "a_or_b", 0 0, L_0x1201ca800;  1 drivers
v0x1200ea2b0_0 .net "b", 0 0, L_0x1201c9f70;  1 drivers
v0x1200ea360_0 .net "b1", 0 0, L_0x1201ca620;  1 drivers
v0x1200ea3f0_0 .net "b_inv", 0 0, L_0x1201c93b0;  1 drivers
v0x1200ea500_0 .net "binvert", 0 0, L_0x1201cbad0;  1 drivers
v0x1200ea590_0 .net "carryin", 0 0, L_0x1201c8ee0;  alias, 1 drivers
v0x1200ea6a0_0 .net "carryout", 0 0, L_0x1201cadc0;  alias, 1 drivers
L_0x1180b0be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200ea730_0 .net "less", 0 0, L_0x1180b0be0;  1 drivers
v0x1200ea7c0_0 .net "op", 1 0, L_0x1201cbee0;  1 drivers
v0x1200ea850_0 .net "result", 0 0, L_0x1201cb790;  1 drivers
v0x1200ea900_0 .net "sum", 0 0, L_0x1201ca390;  1 drivers
S_0x1200e6df0 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200e6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201cadc0 .functor OR 1, L_0x1201cac50, L_0x1201ca920, C4<0>, C4<0>;
v0x1200e7ae0_0 .net "C", 0 0, L_0x1201cadc0;  alias, 1 drivers
v0x1200e7b90_0 .net "C1", 0 0, L_0x1201ca920;  1 drivers
v0x1200e7c30_0 .net "C2", 0 0, L_0x1201cac50;  1 drivers
v0x1200e7d00_0 .net "S", 0 0, L_0x1201ca390;  alias, 1 drivers
v0x1200e7db0_0 .net "S1", 0 0, L_0x1201ca8b0;  1 drivers
v0x1200e7ec0_0 .net "x", 0 0, L_0x1201ca320;  alias, 1 drivers
v0x1200e7f50_0 .net "y", 0 0, L_0x1201ca620;  alias, 1 drivers
v0x1200e7fe0_0 .net "z", 0 0, L_0x1201c8ee0;  alias, 1 drivers
S_0x1200e7060 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200e6df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201ca8b0 .functor XOR 1, L_0x1201ca320, L_0x1201ca620, C4<0>, C4<0>;
L_0x1201ca920 .functor AND 1, L_0x1201ca320, L_0x1201ca620, C4<1>, C4<1>;
v0x1200e72b0_0 .net "C", 0 0, L_0x1201ca920;  alias, 1 drivers
v0x1200e7360_0 .net "S", 0 0, L_0x1201ca8b0;  alias, 1 drivers
v0x1200e7400_0 .net "x", 0 0, L_0x1201ca320;  alias, 1 drivers
v0x1200e74b0_0 .net "y", 0 0, L_0x1201ca620;  alias, 1 drivers
S_0x1200e75b0 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200e6df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201ca390 .functor XOR 1, L_0x1201ca8b0, L_0x1201c8ee0, C4<0>, C4<0>;
L_0x1201cac50 .functor AND 1, L_0x1201ca8b0, L_0x1201c8ee0, C4<1>, C4<1>;
v0x1200e77e0_0 .net "C", 0 0, L_0x1201cac50;  alias, 1 drivers
v0x1200e7880_0 .net "S", 0 0, L_0x1201ca390;  alias, 1 drivers
v0x1200e7920_0 .net "x", 0 0, L_0x1201ca8b0;  alias, 1 drivers
v0x1200e79f0_0 .net "y", 0 0, L_0x1201c8ee0;  alias, 1 drivers
S_0x1200e80a0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200e6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201ca450 .functor NOT 1, L_0x1201cbad0, C4<0>, C4<0>, C4<0>;
L_0x1201ca500 .functor AND 1, L_0x1201c9f70, L_0x1201ca450, C4<1>, C4<1>;
L_0x1201ca5b0 .functor AND 1, L_0x1201c93b0, L_0x1201cbad0, C4<1>, C4<1>;
L_0x1201ca620 .functor OR 1, L_0x1201ca500, L_0x1201ca5b0, C4<0>, C4<0>;
v0x1200e82c0_0 .net "A", 0 0, L_0x1201c9f70;  alias, 1 drivers
v0x1200e8350_0 .net "B", 0 0, L_0x1201c93b0;  alias, 1 drivers
v0x1200e83e0_0 .net "OUT", 0 0, L_0x1201ca620;  alias, 1 drivers
v0x1200e84d0_0 .net "i0", 0 0, L_0x1201ca450;  1 drivers
v0x1200e8560_0 .net "i1", 0 0, L_0x1201ca500;  1 drivers
v0x1200e8630_0 .net "i2", 0 0, L_0x1201ca5b0;  1 drivers
v0x1200e86c0_0 .net "select", 0 0, L_0x1201cbad0;  alias, 1 drivers
S_0x1200e87a0 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200e6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201cae30 .functor NOT 1, L_0x1201caea0, C4<0>, C4<0>, C4<0>;
L_0x1201caf40 .functor NOT 1, L_0x1201cafb0, C4<0>, C4<0>, C4<0>;
L_0x1201cb050 .functor AND 1, L_0x1201ca750, L_0x1201caf40, L_0x1201cae30, C4<1>;
L_0x1201cb140 .functor AND 1, L_0x1201ca800, L_0x1201caf40, L_0x1201cb1d0, C4<1>;
L_0x1201cb330 .functor AND 1, L_0x1201ca390, L_0x1201cb3f0, L_0x1201cae30, C4<1>;
L_0x1201cb4d0 .functor AND 1, L_0x1180b0be0, L_0x1201cb5a0, L_0x1201cb6b0, C4<1>;
L_0x1201cb790 .functor OR 1, L_0x1201cb050, L_0x1201cb140, L_0x1201cb330, L_0x1201cb4d0;
v0x1200e8a20_0 .net "S0", 0 0, L_0x1201cae30;  1 drivers
v0x1200e8ac0_0 .net "S1", 0 0, L_0x1201caf40;  1 drivers
v0x1200e8b60_0 .net *"_ivl_1", 0 0, L_0x1201caea0;  1 drivers
v0x1200e8c20_0 .net *"_ivl_11", 0 0, L_0x1201cb6b0;  1 drivers
v0x1200e8cd0_0 .net *"_ivl_3", 0 0, L_0x1201cafb0;  1 drivers
v0x1200e8dc0_0 .net *"_ivl_5", 0 0, L_0x1201cb1d0;  1 drivers
v0x1200e8e70_0 .net *"_ivl_7", 0 0, L_0x1201cb3f0;  1 drivers
v0x1200e8f20_0 .net *"_ivl_9", 0 0, L_0x1201cb5a0;  1 drivers
v0x1200e8fd0_0 .net "i0", 0 0, L_0x1201ca750;  alias, 1 drivers
v0x1200e90e0_0 .net "i1", 0 0, L_0x1201ca800;  alias, 1 drivers
v0x1200e9170_0 .net "i2", 0 0, L_0x1201ca390;  alias, 1 drivers
v0x1200e9200_0 .net "i3", 0 0, L_0x1180b0be0;  alias, 1 drivers
v0x1200e92a0_0 .net "select", 1 0, L_0x1201cbee0;  alias, 1 drivers
v0x1200e9350_0 .net "w1", 0 0, L_0x1201cb050;  1 drivers
v0x1200e93f0_0 .net "w2", 0 0, L_0x1201cb140;  1 drivers
v0x1200e9490_0 .net "w3", 0 0, L_0x1201cb330;  1 drivers
v0x1200e9530_0 .net "w4", 0 0, L_0x1201cb4d0;  1 drivers
v0x1200e96c0_0 .net "y", 0 0, L_0x1201cb790;  alias, 1 drivers
L_0x1201caea0 .part L_0x1201cbee0, 0, 1;
L_0x1201cafb0 .part L_0x1201cbee0, 1, 1;
L_0x1201cb1d0 .part L_0x1201cbee0, 0, 1;
L_0x1201cb3f0 .part L_0x1201cbee0, 1, 1;
L_0x1201cb5a0 .part L_0x1201cbee0, 1, 1;
L_0x1201cb6b0 .part L_0x1201cbee0, 0, 1;
S_0x1200e97e0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200e6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201ca190 .functor NOT 1, L_0x1201cbd00, C4<0>, C4<0>, C4<0>;
L_0x1201ca200 .functor AND 1, L_0x1201cb9b0, L_0x1201ca190, C4<1>, C4<1>;
L_0x1201ca2b0 .functor AND 1, L_0x1201c9d60, L_0x1201cbd00, C4<1>, C4<1>;
L_0x1201ca320 .functor OR 1, L_0x1201ca200, L_0x1201ca2b0, C4<0>, C4<0>;
v0x1200e99b0_0 .net "A", 0 0, L_0x1201cb9b0;  alias, 1 drivers
v0x1200e9a50_0 .net "B", 0 0, L_0x1201c9d60;  alias, 1 drivers
v0x1200e9af0_0 .net "OUT", 0 0, L_0x1201ca320;  alias, 1 drivers
v0x1200e9bc0_0 .net "i0", 0 0, L_0x1201ca190;  1 drivers
v0x1200e9c50_0 .net "i1", 0 0, L_0x1201ca200;  1 drivers
v0x1200e9d20_0 .net "i2", 0 0, L_0x1201ca2b0;  1 drivers
v0x1200e9db0_0 .net "select", 0 0, L_0x1201cbd00;  alias, 1 drivers
S_0x1200ea9e0 .scope module, "alu8" "ALU1" 2 90, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201cbda0 .functor NOT 1, L_0x1201cd930, C4<0>, C4<0>, C4<0>;
L_0x1201cb2b0 .functor NOT 1, L_0x1201cda50, C4<0>, C4<0>, C4<0>;
L_0x1201cc720 .functor AND 1, L_0x1201cc2f0, L_0x1201cc5f0, C4<1>, C4<1>;
L_0x1201cc7d0 .functor OR 1, L_0x1201cc2f0, L_0x1201cc5f0, C4<0>, C4<0>;
v0x1200edd10_0 .net "Ainvert", 0 0, L_0x1201cc080;  1 drivers
v0x1200eddb0_0 .net "a", 0 0, L_0x1201cd930;  1 drivers
v0x1200ede60_0 .net "a1", 0 0, L_0x1201cc2f0;  1 drivers
v0x1200edf10_0 .net "a_and_b", 0 0, L_0x1201cc720;  1 drivers
v0x1200edfc0_0 .net "a_inv", 0 0, L_0x1201cbda0;  1 drivers
v0x1200ee090_0 .net "a_or_b", 0 0, L_0x1201cc7d0;  1 drivers
v0x1200ee140_0 .net "b", 0 0, L_0x1201cda50;  1 drivers
v0x1200ee1f0_0 .net "b1", 0 0, L_0x1201cc5f0;  1 drivers
v0x1200ee280_0 .net "b_inv", 0 0, L_0x1201cb2b0;  1 drivers
v0x1200ee390_0 .net "binvert", 0 0, L_0x1201cdcd0;  1 drivers
v0x1200ee420_0 .net "carryin", 0 0, L_0x1201cadc0;  alias, 1 drivers
v0x1200ee530_0 .net "carryout", 0 0, L_0x1201ccd90;  alias, 1 drivers
L_0x1180b0c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200ee5c0_0 .net "less", 0 0, L_0x1180b0c28;  1 drivers
v0x1200ee650_0 .net "op", 1 0, L_0x1201cdb70;  1 drivers
v0x1200ee6e0_0 .net "result", 0 0, L_0x1201cd710;  1 drivers
v0x1200ee790_0 .net "sum", 0 0, L_0x1201cc360;  1 drivers
S_0x1200eac80 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200ea9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201ccd90 .functor OR 1, L_0x1201ccc20, L_0x1201cc8f0, C4<0>, C4<0>;
v0x1200eb970_0 .net "C", 0 0, L_0x1201ccd90;  alias, 1 drivers
v0x1200eba20_0 .net "C1", 0 0, L_0x1201cc8f0;  1 drivers
v0x1200ebac0_0 .net "C2", 0 0, L_0x1201ccc20;  1 drivers
v0x1200ebb90_0 .net "S", 0 0, L_0x1201cc360;  alias, 1 drivers
v0x1200ebc40_0 .net "S1", 0 0, L_0x1201cc880;  1 drivers
v0x1200ebd50_0 .net "x", 0 0, L_0x1201cc2f0;  alias, 1 drivers
v0x1200ebde0_0 .net "y", 0 0, L_0x1201cc5f0;  alias, 1 drivers
v0x1200ebe70_0 .net "z", 0 0, L_0x1201cadc0;  alias, 1 drivers
S_0x1200eaef0 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200eac80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201cc880 .functor XOR 1, L_0x1201cc2f0, L_0x1201cc5f0, C4<0>, C4<0>;
L_0x1201cc8f0 .functor AND 1, L_0x1201cc2f0, L_0x1201cc5f0, C4<1>, C4<1>;
v0x1200eb140_0 .net "C", 0 0, L_0x1201cc8f0;  alias, 1 drivers
v0x1200eb1f0_0 .net "S", 0 0, L_0x1201cc880;  alias, 1 drivers
v0x1200eb290_0 .net "x", 0 0, L_0x1201cc2f0;  alias, 1 drivers
v0x1200eb340_0 .net "y", 0 0, L_0x1201cc5f0;  alias, 1 drivers
S_0x1200eb440 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200eac80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201cc360 .functor XOR 1, L_0x1201cc880, L_0x1201cadc0, C4<0>, C4<0>;
L_0x1201ccc20 .functor AND 1, L_0x1201cc880, L_0x1201cadc0, C4<1>, C4<1>;
v0x1200eb670_0 .net "C", 0 0, L_0x1201ccc20;  alias, 1 drivers
v0x1200eb710_0 .net "S", 0 0, L_0x1201cc360;  alias, 1 drivers
v0x1200eb7b0_0 .net "x", 0 0, L_0x1201cc880;  alias, 1 drivers
v0x1200eb880_0 .net "y", 0 0, L_0x1201cadc0;  alias, 1 drivers
S_0x1200ebf30 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200ea9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201cc420 .functor NOT 1, L_0x1201cdcd0, C4<0>, C4<0>, C4<0>;
L_0x1201cc4d0 .functor AND 1, L_0x1201cda50, L_0x1201cc420, C4<1>, C4<1>;
L_0x1201cc580 .functor AND 1, L_0x1201cb2b0, L_0x1201cdcd0, C4<1>, C4<1>;
L_0x1201cc5f0 .functor OR 1, L_0x1201cc4d0, L_0x1201cc580, C4<0>, C4<0>;
v0x1200ec150_0 .net "A", 0 0, L_0x1201cda50;  alias, 1 drivers
v0x1200ec1e0_0 .net "B", 0 0, L_0x1201cb2b0;  alias, 1 drivers
v0x1200ec270_0 .net "OUT", 0 0, L_0x1201cc5f0;  alias, 1 drivers
v0x1200ec360_0 .net "i0", 0 0, L_0x1201cc420;  1 drivers
v0x1200ec3f0_0 .net "i1", 0 0, L_0x1201cc4d0;  1 drivers
v0x1200ec4c0_0 .net "i2", 0 0, L_0x1201cc580;  1 drivers
v0x1200ec550_0 .net "select", 0 0, L_0x1201cdcd0;  alias, 1 drivers
S_0x1200ec630 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200ea9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201cce00 .functor NOT 1, L_0x1201cce70, C4<0>, C4<0>, C4<0>;
L_0x1201ccf10 .functor NOT 1, L_0x1201ccf80, C4<0>, C4<0>, C4<0>;
L_0x1201cd020 .functor AND 1, L_0x1201cc720, L_0x1201ccf10, L_0x1201cce00, C4<1>;
L_0x1201cd110 .functor AND 1, L_0x1201cc7d0, L_0x1201ccf10, L_0x1201cd180, C4<1>;
L_0x1201cd2e0 .functor AND 1, L_0x1201cc360, L_0x1201cd3a0, L_0x1201cce00, C4<1>;
L_0x1201cd480 .functor AND 1, L_0x1180b0c28, L_0x1201cd550, L_0x1201cd630, C4<1>;
L_0x1201cd710 .functor OR 1, L_0x1201cd020, L_0x1201cd110, L_0x1201cd2e0, L_0x1201cd480;
v0x1200ec8b0_0 .net "S0", 0 0, L_0x1201cce00;  1 drivers
v0x1200ec950_0 .net "S1", 0 0, L_0x1201ccf10;  1 drivers
v0x1200ec9f0_0 .net *"_ivl_1", 0 0, L_0x1201cce70;  1 drivers
v0x1200ecab0_0 .net *"_ivl_11", 0 0, L_0x1201cd630;  1 drivers
v0x1200ecb60_0 .net *"_ivl_3", 0 0, L_0x1201ccf80;  1 drivers
v0x1200ecc50_0 .net *"_ivl_5", 0 0, L_0x1201cd180;  1 drivers
v0x1200ecd00_0 .net *"_ivl_7", 0 0, L_0x1201cd3a0;  1 drivers
v0x1200ecdb0_0 .net *"_ivl_9", 0 0, L_0x1201cd550;  1 drivers
v0x1200ece60_0 .net "i0", 0 0, L_0x1201cc720;  alias, 1 drivers
v0x1200ecf70_0 .net "i1", 0 0, L_0x1201cc7d0;  alias, 1 drivers
v0x1200ed000_0 .net "i2", 0 0, L_0x1201cc360;  alias, 1 drivers
v0x1200ed090_0 .net "i3", 0 0, L_0x1180b0c28;  alias, 1 drivers
v0x1200ed130_0 .net "select", 1 0, L_0x1201cdb70;  alias, 1 drivers
v0x1200ed1e0_0 .net "w1", 0 0, L_0x1201cd020;  1 drivers
v0x1200ed280_0 .net "w2", 0 0, L_0x1201cd110;  1 drivers
v0x1200ed320_0 .net "w3", 0 0, L_0x1201cd2e0;  1 drivers
v0x1200ed3c0_0 .net "w4", 0 0, L_0x1201cd480;  1 drivers
v0x1200ed550_0 .net "y", 0 0, L_0x1201cd710;  alias, 1 drivers
L_0x1201cce70 .part L_0x1201cdb70, 0, 1;
L_0x1201ccf80 .part L_0x1201cdb70, 1, 1;
L_0x1201cd180 .part L_0x1201cdb70, 0, 1;
L_0x1201cd3a0 .part L_0x1201cdb70, 1, 1;
L_0x1201cd550 .part L_0x1201cdb70, 1, 1;
L_0x1201cd630 .part L_0x1201cdb70, 0, 1;
S_0x1200ed670 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200ea9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201cbe10 .functor NOT 1, L_0x1201cc080, C4<0>, C4<0>, C4<0>;
L_0x1201cc1d0 .functor AND 1, L_0x1201cd930, L_0x1201cbe10, C4<1>, C4<1>;
L_0x1201cc280 .functor AND 1, L_0x1201cbda0, L_0x1201cc080, C4<1>, C4<1>;
L_0x1201cc2f0 .functor OR 1, L_0x1201cc1d0, L_0x1201cc280, C4<0>, C4<0>;
v0x1200ed840_0 .net "A", 0 0, L_0x1201cd930;  alias, 1 drivers
v0x1200ed8e0_0 .net "B", 0 0, L_0x1201cbda0;  alias, 1 drivers
v0x1200ed980_0 .net "OUT", 0 0, L_0x1201cc2f0;  alias, 1 drivers
v0x1200eda50_0 .net "i0", 0 0, L_0x1201cbe10;  1 drivers
v0x1200edae0_0 .net "i1", 0 0, L_0x1201cc1d0;  1 drivers
v0x1200edbb0_0 .net "i2", 0 0, L_0x1201cc280;  1 drivers
v0x1200edc40_0 .net "select", 0 0, L_0x1201cc080;  alias, 1 drivers
S_0x1200ee870 .scope module, "alu9" "ALU1" 2 91, 2 106 0, S_0x1200b3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x1201cdc10 .functor NOT 1, L_0x1201cf870, C4<0>, C4<0>, C4<0>;
L_0x1201cd260 .functor NOT 1, L_0x1201cddf0, C4<0>, C4<0>, C4<0>;
L_0x1201ce620 .functor AND 1, L_0x1201ce1f0, L_0x1201ce4f0, C4<1>, C4<1>;
L_0x1201ce6d0 .functor OR 1, L_0x1201ce1f0, L_0x1201ce4f0, C4<0>, C4<0>;
v0x1200f1b90_0 .net "Ainvert", 0 0, L_0x1201cfb10;  1 drivers
v0x1200f1c30_0 .net "a", 0 0, L_0x1201cf870;  1 drivers
v0x1200f1ce0_0 .net "a1", 0 0, L_0x1201ce1f0;  1 drivers
v0x1200f1d90_0 .net "a_and_b", 0 0, L_0x1201ce620;  1 drivers
v0x1200f1e40_0 .net "a_inv", 0 0, L_0x1201cdc10;  1 drivers
v0x1200f1f10_0 .net "a_or_b", 0 0, L_0x1201ce6d0;  1 drivers
v0x1200f1fc0_0 .net "b", 0 0, L_0x1201cddf0;  1 drivers
v0x1200f2070_0 .net "b1", 0 0, L_0x1201ce4f0;  1 drivers
v0x1200f2100_0 .net "b_inv", 0 0, L_0x1201cd260;  1 drivers
v0x1200f2210_0 .net "binvert", 0 0, L_0x1201cf990;  1 drivers
v0x1200f22a0_0 .net "carryin", 0 0, L_0x1201ccd90;  alias, 1 drivers
v0x1200f23b0_0 .net "carryout", 0 0, L_0x1201cec90;  alias, 1 drivers
L_0x1180b0c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1200f24c0_0 .net "less", 0 0, L_0x1180b0c70;  1 drivers
v0x1200f2550_0 .net "op", 1 0, L_0x1201cfdc0;  1 drivers
v0x1200f25e0_0 .net "result", 0 0, L_0x1201cf650;  1 drivers
v0x1200f2670_0 .net "sum", 0 0, L_0x1201ce260;  1 drivers
S_0x1200eeb10 .scope module, "adder1" "fulladder" 2 121, 2 13 0, S_0x1200ee870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x1201cec90 .functor OR 1, L_0x1201ceb20, L_0x1201ce7f0, C4<0>, C4<0>;
v0x1200ef800_0 .net "C", 0 0, L_0x1201cec90;  alias, 1 drivers
v0x1200ef8a0_0 .net "C1", 0 0, L_0x1201ce7f0;  1 drivers
v0x1200ef940_0 .net "C2", 0 0, L_0x1201ceb20;  1 drivers
v0x1200efa10_0 .net "S", 0 0, L_0x1201ce260;  alias, 1 drivers
v0x1200efac0_0 .net "S1", 0 0, L_0x1201ce780;  1 drivers
v0x1200efbd0_0 .net "x", 0 0, L_0x1201ce1f0;  alias, 1 drivers
v0x1200efc60_0 .net "y", 0 0, L_0x1201ce4f0;  alias, 1 drivers
v0x1200efcf0_0 .net "z", 0 0, L_0x1201ccd90;  alias, 1 drivers
S_0x1200eed80 .scope module, "HA1" "halfadder" 2 18, 2 1 0, S_0x1200eeb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201ce780 .functor XOR 1, L_0x1201ce1f0, L_0x1201ce4f0, C4<0>, C4<0>;
L_0x1201ce7f0 .functor AND 1, L_0x1201ce1f0, L_0x1201ce4f0, C4<1>, C4<1>;
v0x1200eefd0_0 .net "C", 0 0, L_0x1201ce7f0;  alias, 1 drivers
v0x1200ef080_0 .net "S", 0 0, L_0x1201ce780;  alias, 1 drivers
v0x1200ef120_0 .net "x", 0 0, L_0x1201ce1f0;  alias, 1 drivers
v0x1200ef1d0_0 .net "y", 0 0, L_0x1201ce4f0;  alias, 1 drivers
S_0x1200ef2d0 .scope module, "HA2" "halfadder" 2 19, 2 1 0, S_0x1200eeb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
L_0x1201ce260 .functor XOR 1, L_0x1201ce780, L_0x1201ccd90, C4<0>, C4<0>;
L_0x1201ceb20 .functor AND 1, L_0x1201ce780, L_0x1201ccd90, C4<1>, C4<1>;
v0x1200ef500_0 .net "C", 0 0, L_0x1201ceb20;  alias, 1 drivers
v0x1200ef5a0_0 .net "S", 0 0, L_0x1201ce260;  alias, 1 drivers
v0x1200ef640_0 .net "x", 0 0, L_0x1201ce780;  alias, 1 drivers
v0x1200ef710_0 .net "y", 0 0, L_0x1201ccd90;  alias, 1 drivers
S_0x1200efdb0 .scope module, "mux1" "mux2x1" 2 117, 2 53 0, S_0x1200ee870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201ce320 .functor NOT 1, L_0x1201cf990, C4<0>, C4<0>, C4<0>;
L_0x1201ce3d0 .functor AND 1, L_0x1201cddf0, L_0x1201ce320, C4<1>, C4<1>;
L_0x1201ce480 .functor AND 1, L_0x1201cd260, L_0x1201cf990, C4<1>, C4<1>;
L_0x1201ce4f0 .functor OR 1, L_0x1201ce3d0, L_0x1201ce480, C4<0>, C4<0>;
v0x1200effd0_0 .net "A", 0 0, L_0x1201cddf0;  alias, 1 drivers
v0x1200f0060_0 .net "B", 0 0, L_0x1201cd260;  alias, 1 drivers
v0x1200f00f0_0 .net "OUT", 0 0, L_0x1201ce4f0;  alias, 1 drivers
v0x1200f01e0_0 .net "i0", 0 0, L_0x1201ce320;  1 drivers
v0x1200f0270_0 .net "i1", 0 0, L_0x1201ce3d0;  1 drivers
v0x1200f0340_0 .net "i2", 0 0, L_0x1201ce480;  1 drivers
v0x1200f03d0_0 .net "select", 0 0, L_0x1201cf990;  alias, 1 drivers
S_0x1200f04b0 .scope module, "mux2" "mux4x1" 2 122, 2 23 0, S_0x1200ee870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201ced00 .functor NOT 1, L_0x1201ced70, C4<0>, C4<0>, C4<0>;
L_0x1201cee10 .functor NOT 1, L_0x1201cee80, C4<0>, C4<0>, C4<0>;
L_0x1201cef20 .functor AND 1, L_0x1201ce620, L_0x1201cee10, L_0x1201ced00, C4<1>;
L_0x1201cf010 .functor AND 1, L_0x1201ce6d0, L_0x1201cee10, L_0x1201cf0a0, C4<1>;
L_0x1201cf200 .functor AND 1, L_0x1201ce260, L_0x1201cf290, L_0x1201ced00, C4<1>;
L_0x1201cf370 .functor AND 1, L_0x1180b0c70, L_0x1201cf460, L_0x1201cf570, C4<1>;
L_0x1201cf650 .functor OR 1, L_0x1201cef20, L_0x1201cf010, L_0x1201cf200, L_0x1201cf370;
v0x1200f0730_0 .net "S0", 0 0, L_0x1201ced00;  1 drivers
v0x1200f07d0_0 .net "S1", 0 0, L_0x1201cee10;  1 drivers
v0x1200f0870_0 .net *"_ivl_1", 0 0, L_0x1201ced70;  1 drivers
v0x1200f0930_0 .net *"_ivl_11", 0 0, L_0x1201cf570;  1 drivers
v0x1200f09e0_0 .net *"_ivl_3", 0 0, L_0x1201cee80;  1 drivers
v0x1200f0ad0_0 .net *"_ivl_5", 0 0, L_0x1201cf0a0;  1 drivers
v0x1200f0b80_0 .net *"_ivl_7", 0 0, L_0x1201cf290;  1 drivers
v0x1200f0c30_0 .net *"_ivl_9", 0 0, L_0x1201cf460;  1 drivers
v0x1200f0ce0_0 .net "i0", 0 0, L_0x1201ce620;  alias, 1 drivers
v0x1200f0df0_0 .net "i1", 0 0, L_0x1201ce6d0;  alias, 1 drivers
v0x1200f0e80_0 .net "i2", 0 0, L_0x1201ce260;  alias, 1 drivers
v0x1200f0f10_0 .net "i3", 0 0, L_0x1180b0c70;  alias, 1 drivers
v0x1200f0fb0_0 .net "select", 1 0, L_0x1201cfdc0;  alias, 1 drivers
v0x1200f1060_0 .net "w1", 0 0, L_0x1201cef20;  1 drivers
v0x1200f1100_0 .net "w2", 0 0, L_0x1201cf010;  1 drivers
v0x1200f11a0_0 .net "w3", 0 0, L_0x1201cf200;  1 drivers
v0x1200f1240_0 .net "w4", 0 0, L_0x1201cf370;  1 drivers
v0x1200f13d0_0 .net "y", 0 0, L_0x1201cf650;  alias, 1 drivers
L_0x1201ced70 .part L_0x1201cfdc0, 0, 1;
L_0x1201cee80 .part L_0x1201cfdc0, 1, 1;
L_0x1201cf0a0 .part L_0x1201cfdc0, 0, 1;
L_0x1201cf290 .part L_0x1201cfdc0, 1, 1;
L_0x1201cf460 .part L_0x1201cfdc0, 1, 1;
L_0x1201cf570 .part L_0x1201cfdc0, 0, 1;
S_0x1200f14f0 .scope module, "x1" "mux2x1" 2 116, 2 53 0, S_0x1200ee870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x1201ce060 .functor NOT 1, L_0x1201cfb10, C4<0>, C4<0>, C4<0>;
L_0x1201ce0d0 .functor AND 1, L_0x1201cf870, L_0x1201ce060, C4<1>, C4<1>;
L_0x1201ce180 .functor AND 1, L_0x1201cdc10, L_0x1201cfb10, C4<1>, C4<1>;
L_0x1201ce1f0 .functor OR 1, L_0x1201ce0d0, L_0x1201ce180, C4<0>, C4<0>;
v0x1200f16c0_0 .net "A", 0 0, L_0x1201cf870;  alias, 1 drivers
v0x1200f1760_0 .net "B", 0 0, L_0x1201cdc10;  alias, 1 drivers
v0x1200f1800_0 .net "OUT", 0 0, L_0x1201ce1f0;  alias, 1 drivers
v0x1200f18d0_0 .net "i0", 0 0, L_0x1201ce060;  1 drivers
v0x1200f1960_0 .net "i1", 0 0, L_0x1201ce0d0;  1 drivers
v0x1200f1a30_0 .net "i2", 0 0, L_0x1201ce180;  1 drivers
v0x1200f1ac0_0 .net "select", 0 0, L_0x1201cfb10;  alias, 1 drivers
S_0x1200f3960 .scope module, "mx2" "mux16bit2x1" 2 371, 2 201 0, S_0x117fab1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 16 "OUT";
v0x1200fad90_0 .net "A", 15 0, L_0x1201bb400;  alias, 1 drivers
v0x1200fae50_0 .net "B", 15 0, L_0x120180ea0;  alias, 1 drivers
v0x1200faef0_0 .net "OUT", 15 0, L_0x1201805a0;  alias, 1 drivers
v0x1200fafc0_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
L_0x12017b9b0 .part L_0x1201bb400, 0, 1;
L_0x12017bb10 .part L_0x120180ea0, 0, 1;
L_0x12017bed0 .part L_0x1201bb400, 1, 1;
L_0x12017bfb0 .part L_0x120180ea0, 1, 1;
L_0x12017c390 .part L_0x1201bb400, 2, 1;
L_0x12017c470 .part L_0x120180ea0, 2, 1;
L_0x12017c8b0 .part L_0x1201bb400, 3, 1;
L_0x12017c990 .part L_0x120180ea0, 3, 1;
L_0x12017cd70 .part L_0x1201bb400, 4, 1;
L_0x12017cfa0 .part L_0x120180ea0, 4, 1;
L_0x12017d2d0 .part L_0x1201bb400, 5, 1;
L_0x12017d410 .part L_0x120180ea0, 5, 1;
L_0x12017d7b0 .part L_0x1201bb400, 6, 1;
L_0x12017d900 .part L_0x120180ea0, 6, 1;
L_0x12017db10 .part L_0x1201bb400, 7, 1;
L_0x12017dc70 .part L_0x120180ea0, 7, 1;
L_0x12017dfe0 .part L_0x1201bb400, 8, 1;
L_0x12017e150 .part L_0x120180ea0, 8, 1;
L_0x12017e4e0 .part L_0x1201bb400, 9, 1;
L_0x12017e660 .part L_0x120180ea0, 9, 1;
L_0x12017e9d0 .part L_0x1201bb400, 10, 1;
L_0x12017e5c0 .part L_0x120180ea0, 10, 1;
L_0x12017eea0 .part L_0x1201bb400, 11, 1;
L_0x12017f040 .part L_0x120180ea0, 11, 1;
L_0x12017f370 .part L_0x1201bb400, 12, 1;
L_0x12017f650 .part L_0x120180ea0, 12, 1;
L_0x12017f960 .part L_0x1201bb400, 13, 1;
L_0x12017fa40 .part L_0x120180ea0, 13, 1;
L_0x12017fe00 .part L_0x1201bb400, 14, 1;
L_0x12017fee0 .part L_0x120180ea0, 14, 1;
L_0x1201803e0 .part L_0x1201bb400, 15, 1;
L_0x1201804c0 .part L_0x120180ea0, 15, 1;
LS_0x1201805a0_0_0 .concat8 [ 1 1 1 1], L_0x12017b8a0, L_0x12017bda0, L_0x12017c280, L_0x12017c7a0;
LS_0x1201805a0_0_4 .concat8 [ 1 1 1 1], L_0x12017cc60, L_0x12017d1c0, L_0x12017d6a0, L_0x1200fb140;
LS_0x1201805a0_0_8 .concat8 [ 1 1 1 1], L_0x12017ded0, L_0x12017e3b0, L_0x12017e8a0, L_0x12017ed90;
LS_0x1201805a0_0_12 .concat8 [ 1 1 1 1], L_0x12017f260, L_0x12017f850, L_0x12017fcf0, L_0x1201802d0;
L_0x1201805a0 .concat8 [ 4 4 4 4], LS_0x1201805a0_0_0, LS_0x1201805a0_0_4, LS_0x1201805a0_0_8, LS_0x1201805a0_0_12;
S_0x1200f3b30 .scope module, "mux1" "mux2x1" 2 206, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017b6f0 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017b760 .functor AND 1, L_0x12017b9b0, L_0x12017b6f0, C4<1>, C4<1>;
L_0x12017b7d0 .functor AND 1, L_0x12017bb10, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017b8a0 .functor OR 1, L_0x12017b760, L_0x12017b7d0, C4<0>, C4<0>;
v0x1200f3d70_0 .net "A", 0 0, L_0x12017b9b0;  1 drivers
v0x1200f3e20_0 .net "B", 0 0, L_0x12017bb10;  1 drivers
v0x1200f3ec0_0 .net "OUT", 0 0, L_0x12017b8a0;  1 drivers
v0x1200f3f50_0 .net "i0", 0 0, L_0x12017b6f0;  1 drivers
v0x1200f3fe0_0 .net "i1", 0 0, L_0x12017b760;  1 drivers
v0x1200f40c0_0 .net "i2", 0 0, L_0x12017b7d0;  1 drivers
v0x1200f4160_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f4240 .scope module, "mux10" "mux2x1" 2 215, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017dbf0 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017e1f0 .functor AND 1, L_0x12017e4e0, L_0x12017dbf0, C4<1>, C4<1>;
L_0x12017e2e0 .functor AND 1, L_0x12017e660, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017e3b0 .functor OR 1, L_0x12017e1f0, L_0x12017e2e0, C4<0>, C4<0>;
v0x1200f4470_0 .net "A", 0 0, L_0x12017e4e0;  1 drivers
v0x1200f4510_0 .net "B", 0 0, L_0x12017e660;  1 drivers
v0x1200f45b0_0 .net "OUT", 0 0, L_0x12017e3b0;  1 drivers
v0x1200f4660_0 .net "i0", 0 0, L_0x12017dbf0;  1 drivers
v0x1200f4700_0 .net "i1", 0 0, L_0x12017e1f0;  1 drivers
v0x1200f47e0_0 .net "i2", 0 0, L_0x12017e2e0;  1 drivers
v0x1200f4880_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f4960 .scope module, "mux11" "mux2x1" 2 216, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017e0c0 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017e700 .functor AND 1, L_0x12017e9d0, L_0x12017e0c0, C4<1>, C4<1>;
L_0x12017e7d0 .functor AND 1, L_0x12017e5c0, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017e8a0 .functor OR 1, L_0x12017e700, L_0x12017e7d0, C4<0>, C4<0>;
v0x1200f4ba0_0 .net "A", 0 0, L_0x12017e9d0;  1 drivers
v0x1200f4c40_0 .net "B", 0 0, L_0x12017e5c0;  1 drivers
v0x1200f4ce0_0 .net "OUT", 0 0, L_0x12017e8a0;  1 drivers
v0x1200f4d90_0 .net "i0", 0 0, L_0x12017e0c0;  1 drivers
v0x1200f4e30_0 .net "i1", 0 0, L_0x12017e700;  1 drivers
v0x1200f4f10_0 .net "i2", 0 0, L_0x12017e7d0;  1 drivers
v0x1200f4fb0_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f50a0 .scope module, "mux12" "mux2x1" 2 217, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017eba0 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017ec10 .functor AND 1, L_0x12017eea0, L_0x12017eba0, C4<1>, C4<1>;
L_0x12017ecc0 .functor AND 1, L_0x12017f040, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017ed90 .functor OR 1, L_0x12017ec10, L_0x12017ecc0, C4<0>, C4<0>;
v0x1200f52c0_0 .net "A", 0 0, L_0x12017eea0;  1 drivers
v0x1200f5370_0 .net "B", 0 0, L_0x12017f040;  1 drivers
v0x1200f5410_0 .net "OUT", 0 0, L_0x12017ed90;  1 drivers
v0x1200f54c0_0 .net "i0", 0 0, L_0x12017eba0;  1 drivers
v0x1200f5560_0 .net "i1", 0 0, L_0x12017ec10;  1 drivers
v0x1200f5640_0 .net "i2", 0 0, L_0x12017ecc0;  1 drivers
v0x1200f56e0_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f57b0 .scope module, "mux13" "mux2x1" 2 218, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017eab0 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017f120 .functor AND 1, L_0x12017f370, L_0x12017eab0, C4<1>, C4<1>;
L_0x12017f190 .functor AND 1, L_0x12017f650, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017f260 .functor OR 1, L_0x12017f120, L_0x12017f190, C4<0>, C4<0>;
v0x1200f5a10_0 .net "A", 0 0, L_0x12017f370;  1 drivers
v0x1200f5aa0_0 .net "B", 0 0, L_0x12017f650;  1 drivers
v0x1200f5b40_0 .net "OUT", 0 0, L_0x12017f260;  1 drivers
v0x1200f5bf0_0 .net "i0", 0 0, L_0x12017eab0;  1 drivers
v0x1200f5c90_0 .net "i1", 0 0, L_0x12017f120;  1 drivers
v0x1200f5d70_0 .net "i2", 0 0, L_0x12017f190;  1 drivers
v0x1200f5e10_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f5f60 .scope module, "mux14" "mux2x1" 2 219, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017ef80 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017f730 .functor AND 1, L_0x12017f960, L_0x12017ef80, C4<1>, C4<1>;
L_0x12017f7a0 .functor AND 1, L_0x12017fa40, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017f850 .functor OR 1, L_0x12017f730, L_0x12017f7a0, C4<0>, C4<0>;
v0x1200f6180_0 .net "A", 0 0, L_0x12017f960;  1 drivers
v0x1200f6210_0 .net "B", 0 0, L_0x12017fa40;  1 drivers
v0x1200f62a0_0 .net "OUT", 0 0, L_0x12017f850;  1 drivers
v0x1200f6350_0 .net "i0", 0 0, L_0x12017ef80;  1 drivers
v0x1200f63e0_0 .net "i1", 0 0, L_0x12017f730;  1 drivers
v0x1200f64c0_0 .net "i2", 0 0, L_0x12017f7a0;  1 drivers
v0x1200f6560_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f6630 .scope module, "mux15" "mux2x1" 2 220, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017fb20 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017fb90 .functor AND 1, L_0x12017fe00, L_0x12017fb20, C4<1>, C4<1>;
L_0x12017fc40 .functor AND 1, L_0x12017fee0, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017fcf0 .functor OR 1, L_0x12017fb90, L_0x12017fc40, C4<0>, C4<0>;
v0x1200f6850_0 .net "A", 0 0, L_0x12017fe00;  1 drivers
v0x1200f6900_0 .net "B", 0 0, L_0x12017fee0;  1 drivers
v0x1200f69a0_0 .net "OUT", 0 0, L_0x12017fcf0;  1 drivers
v0x1200f6a50_0 .net "i0", 0 0, L_0x12017fb20;  1 drivers
v0x1200f6af0_0 .net "i1", 0 0, L_0x12017fb90;  1 drivers
v0x1200f6bd0_0 .net "i2", 0 0, L_0x12017fc40;  1 drivers
v0x1200f6c70_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f6d40 .scope module, "mux16" "mux2x1" 2 221, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017d9a0 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017da10 .functor AND 1, L_0x1201803e0, L_0x12017d9a0, C4<1>, C4<1>;
L_0x120180200 .functor AND 1, L_0x1201804c0, L_0x1201fba60, C4<1>, C4<1>;
L_0x1201802d0 .functor OR 1, L_0x12017da10, L_0x120180200, C4<0>, C4<0>;
v0x1200f6f60_0 .net "A", 0 0, L_0x1201803e0;  1 drivers
v0x1200f7010_0 .net "B", 0 0, L_0x1201804c0;  1 drivers
v0x1200f70b0_0 .net "OUT", 0 0, L_0x1201802d0;  1 drivers
v0x1200f7160_0 .net "i0", 0 0, L_0x12017d9a0;  1 drivers
v0x1200f7200_0 .net "i1", 0 0, L_0x12017da10;  1 drivers
v0x1200f72e0_0 .net "i2", 0 0, L_0x120180200;  1 drivers
v0x1200f7380_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f7450 .scope module, "mux2" "mux2x1" 2 207, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017bbf0 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017bc60 .functor AND 1, L_0x12017bed0, L_0x12017bbf0, C4<1>, C4<1>;
L_0x12017bd10 .functor AND 1, L_0x12017bfb0, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017bda0 .functor OR 1, L_0x12017bc60, L_0x12017bd10, C4<0>, C4<0>;
v0x1200f76f0_0 .net "A", 0 0, L_0x12017bed0;  1 drivers
v0x1200f77a0_0 .net "B", 0 0, L_0x12017bfb0;  1 drivers
v0x1200f7840_0 .net "OUT", 0 0, L_0x12017bda0;  1 drivers
v0x1200f78d0_0 .net "i0", 0 0, L_0x12017bbf0;  1 drivers
v0x1200f7960_0 .net "i1", 0 0, L_0x12017bc60;  1 drivers
v0x1200f7a30_0 .net "i2", 0 0, L_0x12017bd10;  1 drivers
v0x1200f7ad0_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f7ca0 .scope module, "mux3" "mux2x1" 2 208, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017c090 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017c100 .functor AND 1, L_0x12017c390, L_0x12017c090, C4<1>, C4<1>;
L_0x12017c1b0 .functor AND 1, L_0x12017c470, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017c280 .functor OR 1, L_0x12017c100, L_0x12017c1b0, C4<0>, C4<0>;
v0x1200f7e70_0 .net "A", 0 0, L_0x12017c390;  1 drivers
v0x1200f7f00_0 .net "B", 0 0, L_0x12017c470;  1 drivers
v0x1200f7f90_0 .net "OUT", 0 0, L_0x12017c280;  1 drivers
v0x1200f8040_0 .net "i0", 0 0, L_0x12017c090;  1 drivers
v0x1200f80e0_0 .net "i1", 0 0, L_0x12017c100;  1 drivers
v0x1200f81c0_0 .net "i2", 0 0, L_0x12017c1b0;  1 drivers
v0x1200f8260_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f8330 .scope module, "mux4" "mux2x1" 2 209, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017c5d0 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017c640 .functor AND 1, L_0x12017c8b0, L_0x12017c5d0, C4<1>, C4<1>;
L_0x12017c6f0 .functor AND 1, L_0x12017c990, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017c7a0 .functor OR 1, L_0x12017c640, L_0x12017c6f0, C4<0>, C4<0>;
v0x1200f8550_0 .net "A", 0 0, L_0x12017c8b0;  1 drivers
v0x1200f8600_0 .net "B", 0 0, L_0x12017c990;  1 drivers
v0x1200f86a0_0 .net "OUT", 0 0, L_0x12017c7a0;  1 drivers
v0x1200f8750_0 .net "i0", 0 0, L_0x12017c5d0;  1 drivers
v0x1200f87f0_0 .net "i1", 0 0, L_0x12017c640;  1 drivers
v0x1200f88d0_0 .net "i2", 0 0, L_0x12017c6f0;  1 drivers
v0x1200f8970_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f8a40 .scope module, "mux5" "mux2x1" 2 210, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017ca70 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017cae0 .functor AND 1, L_0x12017cd70, L_0x12017ca70, C4<1>, C4<1>;
L_0x12017cb90 .functor AND 1, L_0x12017cfa0, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017cc60 .functor OR 1, L_0x12017cae0, L_0x12017cb90, C4<0>, C4<0>;
v0x1200f8c60_0 .net "A", 0 0, L_0x12017cd70;  1 drivers
v0x1200f8d10_0 .net "B", 0 0, L_0x12017cfa0;  1 drivers
v0x1200f8db0_0 .net "OUT", 0 0, L_0x12017cc60;  1 drivers
v0x1200f8e60_0 .net "i0", 0 0, L_0x12017ca70;  1 drivers
v0x1200f8f00_0 .net "i1", 0 0, L_0x12017cae0;  1 drivers
v0x1200f8fe0_0 .net "i2", 0 0, L_0x12017cb90;  1 drivers
v0x1200f9080_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f9150 .scope module, "mux6" "mux2x1" 2 211, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017ba90 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017d040 .functor AND 1, L_0x12017d2d0, L_0x12017ba90, C4<1>, C4<1>;
L_0x12017d0f0 .functor AND 1, L_0x12017d410, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017d1c0 .functor OR 1, L_0x12017d040, L_0x12017d0f0, C4<0>, C4<0>;
v0x1200f9370_0 .net "A", 0 0, L_0x12017d2d0;  1 drivers
v0x1200f9420_0 .net "B", 0 0, L_0x12017d410;  1 drivers
v0x1200f94c0_0 .net "OUT", 0 0, L_0x12017d1c0;  1 drivers
v0x1200f9570_0 .net "i0", 0 0, L_0x12017ba90;  1 drivers
v0x1200f9610_0 .net "i1", 0 0, L_0x12017d040;  1 drivers
v0x1200f96f0_0 .net "i2", 0 0, L_0x12017d0f0;  1 drivers
v0x1200f9790_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f9860 .scope module, "mux7" "mux2x1" 2 212, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017d4b0 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017d520 .functor AND 1, L_0x12017d7b0, L_0x12017d4b0, C4<1>, C4<1>;
L_0x12017d5d0 .functor AND 1, L_0x12017d900, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017d6a0 .functor OR 1, L_0x12017d520, L_0x12017d5d0, C4<0>, C4<0>;
v0x1200f9a80_0 .net "A", 0 0, L_0x12017d7b0;  1 drivers
v0x1200f9b30_0 .net "B", 0 0, L_0x12017d900;  1 drivers
v0x1200f9bd0_0 .net "OUT", 0 0, L_0x12017d6a0;  1 drivers
v0x1200f9c80_0 .net "i0", 0 0, L_0x12017d4b0;  1 drivers
v0x1200f9d20_0 .net "i1", 0 0, L_0x12017d520;  1 drivers
v0x1200f9e00_0 .net "i2", 0 0, L_0x12017d5d0;  1 drivers
v0x1200f9ea0_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200f9f70 .scope module, "mux8" "mux2x1" 2 213, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017daa0 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017c550 .functor AND 1, L_0x12017db10, L_0x12017daa0, C4<1>, C4<1>;
L_0x1200fb090 .functor AND 1, L_0x12017dc70, L_0x1201fba60, C4<1>, C4<1>;
L_0x1200fb140 .functor OR 1, L_0x12017c550, L_0x1200fb090, C4<0>, C4<0>;
v0x1200fa190_0 .net "A", 0 0, L_0x12017db10;  1 drivers
v0x1200fa240_0 .net "B", 0 0, L_0x12017dc70;  1 drivers
v0x1200fa2e0_0 .net "OUT", 0 0, L_0x1200fb140;  1 drivers
v0x1200fa390_0 .net "i0", 0 0, L_0x12017daa0;  1 drivers
v0x1200fa430_0 .net "i1", 0 0, L_0x12017c550;  1 drivers
v0x1200fa510_0 .net "i2", 0 0, L_0x1200fb090;  1 drivers
v0x1200fa5b0_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200fa680 .scope module, "mux9" "mux2x1" 2 214, 2 53 0, S_0x1200f3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017d890 .functor NOT 1, L_0x1201fba60, C4<0>, C4<0>, C4<0>;
L_0x12017dd10 .functor AND 1, L_0x12017dfe0, L_0x12017d890, C4<1>, C4<1>;
L_0x12017de00 .functor AND 1, L_0x12017e150, L_0x1201fba60, C4<1>, C4<1>;
L_0x12017ded0 .functor OR 1, L_0x12017dd10, L_0x12017de00, C4<0>, C4<0>;
v0x1200fa8a0_0 .net "A", 0 0, L_0x12017dfe0;  1 drivers
v0x1200fa950_0 .net "B", 0 0, L_0x12017e150;  1 drivers
v0x1200fa9f0_0 .net "OUT", 0 0, L_0x12017ded0;  1 drivers
v0x1200faaa0_0 .net "i0", 0 0, L_0x12017d890;  1 drivers
v0x1200fab40_0 .net "i1", 0 0, L_0x12017dd10;  1 drivers
v0x1200fac20_0 .net "i2", 0 0, L_0x12017de00;  1 drivers
v0x1200facc0_0 .net "select", 0 0, L_0x1201fba60;  alias, 1 drivers
S_0x1200fb250 .scope module, "mx4" "mux2bit2x1" 2 369, 2 192 0, S_0x117fab1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 2 "OUT";
v0x1200fc240_0 .net "A", 1 0, L_0x12017b500;  1 drivers
v0x1200fc300_0 .net "B", 1 0, L_0x12017b5a0;  1 drivers
v0x1200fc3a0_0 .net "OUT", 1 0, L_0x12017b3f0;  alias, 1 drivers
v0x1200fc450_0 .net "select", 0 0, L_0x1201fb8c0;  alias, 1 drivers
L_0x12017acf0 .part L_0x12017b500, 0, 1;
L_0x12017add0 .part L_0x12017b5a0, 0, 1;
L_0x12017b1f0 .part L_0x12017b500, 1, 1;
L_0x12017b310 .part L_0x12017b5a0, 1, 1;
L_0x12017b3f0 .concat8 [ 1 1 0 0], L_0x12017abc0, L_0x12017b0e0;
S_0x1200fb420 .scope module, "m1" "mux2x1" 2 197, 2 53 0, S_0x1200fb250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017a9b0 .functor NOT 1, L_0x1201fb8c0, C4<0>, C4<0>, C4<0>;
L_0x12017aaa0 .functor AND 1, L_0x12017acf0, L_0x12017a9b0, C4<1>, C4<1>;
L_0x12017ab10 .functor AND 1, L_0x12017add0, L_0x1201fb8c0, C4<1>, C4<1>;
L_0x12017abc0 .functor OR 1, L_0x12017aaa0, L_0x12017ab10, C4<0>, C4<0>;
v0x1200fb640_0 .net "A", 0 0, L_0x12017acf0;  1 drivers
v0x1200fb6d0_0 .net "B", 0 0, L_0x12017add0;  1 drivers
v0x1200fb770_0 .net "OUT", 0 0, L_0x12017abc0;  1 drivers
v0x1200fb820_0 .net "i0", 0 0, L_0x12017a9b0;  1 drivers
v0x1200fb8c0_0 .net "i1", 0 0, L_0x12017aaa0;  1 drivers
v0x1200fb9a0_0 .net "i2", 0 0, L_0x12017ab10;  1 drivers
v0x1200fba40_0 .net "select", 0 0, L_0x1201fb8c0;  alias, 1 drivers
S_0x1200fbb20 .scope module, "m2" "mux2x1" 2 198, 2 53 0, S_0x1200fb250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
L_0x12017aeb0 .functor NOT 1, L_0x1201fb8c0, C4<0>, C4<0>, C4<0>;
L_0x12017af20 .functor AND 1, L_0x12017b1f0, L_0x12017aeb0, C4<1>, C4<1>;
L_0x12017b010 .functor AND 1, L_0x12017b310, L_0x1201fb8c0, C4<1>, C4<1>;
L_0x12017b0e0 .functor OR 1, L_0x12017af20, L_0x12017b010, C4<0>, C4<0>;
v0x1200fbd50_0 .net "A", 0 0, L_0x12017b1f0;  1 drivers
v0x1200fbdf0_0 .net "B", 0 0, L_0x12017b310;  1 drivers
v0x1200fbe90_0 .net "OUT", 0 0, L_0x12017b0e0;  1 drivers
v0x1200fbf40_0 .net "i0", 0 0, L_0x12017aeb0;  1 drivers
v0x1200fbfe0_0 .net "i1", 0 0, L_0x12017af20;  1 drivers
v0x1200fc0c0_0 .net "i2", 0 0, L_0x12017b010;  1 drivers
v0x1200fc160_0 .net "select", 0 0, L_0x1201fb8c0;  alias, 1 drivers
S_0x1200fc560 .scope module, "rf" "reg_file" 2 374, 2 146 0, S_0x117fab1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "rr1";
    .port_info 1 /INPUT 2 "rr2";
    .port_info 2 /INPUT 2 "wr";
    .port_info 3 /INPUT 16 "wd";
    .port_info 4 /INPUT 1 "regwrite";
    .port_info 5 /OUTPUT 16 "rd1";
    .port_info 6 /OUTPUT 16 "rd2";
    .port_info 7 /INPUT 1 "clock";
L_0x1201bc000 .functor AND 1, L_0x1201fbb00, v0x12016f860_0, C4<1>, C4<1>;
L_0x1201bc070 .functor AND 1, L_0x1201bc000, L_0x1201bbab0, C4<1>, C4<1>;
L_0x1201bc0e0 .functor AND 1, L_0x1201bc000, L_0x1201bbba0, C4<1>, C4<1>;
L_0x1201bc150 .functor AND 1, L_0x1201bc000, L_0x1201bbc90, C4<1>, C4<1>;
v0x120163ec0_0 .net "c1", 0 0, L_0x1201bc070;  1 drivers
v0x12016d800_0 .net "c2", 0 0, L_0x1201bc0e0;  1 drivers
v0x12016d8a0_0 .net "c3", 0 0, L_0x1201bc150;  1 drivers
v0x12016d930_0 .net "clock", 0 0, v0x12016f860_0;  alias, 1 drivers
v0x12016d9c0_0 .net "q1", 15 0, L_0x12018aea0;  1 drivers
v0x12016da90_0 .net "q2", 15 0, L_0x1201951c0;  1 drivers
v0x12016db30_0 .net "q3", 15 0, L_0x12019f6c0;  1 drivers
v0x12016dbd0_0 .net "rd1", 15 0, L_0x1201adc70;  alias, 1 drivers
v0x12016dcb0_0 .net "rd2", 15 0, L_0x1201bb400;  alias, 1 drivers
v0x12016ddc0_0 .net "regwrite", 0 0, L_0x1201fbb00;  alias, 1 drivers
v0x12016de50_0 .net "regwrite_and_clock", 0 0, L_0x1201bc000;  1 drivers
v0x12016dee0_0 .net "rr1", 1 0, L_0x1201bc240;  1 drivers
v0x12016df70_0 .net "rr2", 1 0, L_0x1201bc2e0;  1 drivers
v0x12016e010_0 .net "w0", 0 0, L_0x1201bb360;  1 drivers
v0x12016e0a0_0 .net "w1", 0 0, L_0x1201bbab0;  1 drivers
v0x12016e150_0 .net "w2", 0 0, L_0x1201bbba0;  1 drivers
v0x12016e200_0 .net "w3", 0 0, L_0x1201bbc90;  1 drivers
v0x12016e390_0 .net "wd", 15 0, L_0x1201facf0;  alias, 1 drivers
v0x12016e420_0 .net "wr", 1 0, L_0x12017b3f0;  alias, 1 drivers
L_0x1201bbd40 .part L_0x12017b3f0, 1, 1;
L_0x1201bbee0 .part L_0x12017b3f0, 0, 1;
S_0x1200fc820 .scope module, "dec" "decoder" 2 161, 2 253 0, S_0x1200fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S1";
    .port_info 1 /INPUT 1 "S0";
    .port_info 2 /OUTPUT 1 "D3";
    .port_info 3 /OUTPUT 1 "D2";
    .port_info 4 /OUTPUT 1 "D1";
    .port_info 5 /OUTPUT 1 "D0";
L_0x1201bb280 .functor NOT 1, L_0x1201bbee0, C4<0>, C4<0>, C4<0>;
L_0x1201bb2f0 .functor NOT 1, L_0x1201bbd40, C4<0>, C4<0>, C4<0>;
L_0x1201bb360 .functor AND 1, L_0x1201bb2f0, L_0x1201bb280, C4<1>, C4<1>;
L_0x1201bbab0 .functor AND 1, L_0x1201bb2f0, L_0x1201bbee0, C4<1>, C4<1>;
L_0x1201bbba0 .functor AND 1, L_0x1201bbd40, L_0x1201bb280, C4<1>, C4<1>;
L_0x1201bbc90 .functor AND 1, L_0x1201bbd40, L_0x1201bbee0, C4<1>, C4<1>;
v0x1200fcab0_0 .net "D0", 0 0, L_0x1201bb360;  alias, 1 drivers
v0x1200fcb60_0 .net "D1", 0 0, L_0x1201bbab0;  alias, 1 drivers
v0x1200fcc00_0 .net "D2", 0 0, L_0x1201bbba0;  alias, 1 drivers
v0x1200fcc90_0 .net "D3", 0 0, L_0x1201bbc90;  alias, 1 drivers
v0x1200fcd30_0 .net "S0", 0 0, L_0x1201bbee0;  1 drivers
v0x1200fce10_0 .net "S1", 0 0, L_0x1201bbd40;  1 drivers
v0x1200fceb0_0 .net "notS0", 0 0, L_0x1201bb280;  1 drivers
v0x1200fcf50_0 .net "notS1", 0 0, L_0x1201bb2f0;  1 drivers
S_0x1200fd080 .scope module, "mux1" "mux4x1_16bit" 2 157, 2 226 0, S_0x1200fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i0";
    .port_info 1 /INPUT 16 "i1";
    .port_info 2 /INPUT 16 "i2";
    .port_info 3 /INPUT 16 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 16 "y";
L_0x1180b0520 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120110d60_0 .net "i0", 15 0, L_0x1180b0520;  1 drivers
v0x120110df0_0 .net "i1", 15 0, L_0x12018aea0;  alias, 1 drivers
v0x120110e80_0 .net "i2", 15 0, L_0x1201951c0;  alias, 1 drivers
v0x120110f10_0 .net "i3", 15 0, L_0x12019f6c0;  alias, 1 drivers
v0x120110fa0_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x120109bf0_0 .net "y", 15 0, L_0x1201adc70;  alias, 1 drivers
L_0x1201a0820 .part L_0x12018aea0, 0, 1;
L_0x1201a0900 .part L_0x1201951c0, 0, 1;
L_0x1201a09e0 .part L_0x12019f6c0, 0, 1;
L_0x1201a15b0 .part L_0x12018aea0, 1, 1;
L_0x1201a1690 .part L_0x1201951c0, 1, 1;
L_0x1201a1770 .part L_0x12019f6c0, 1, 1;
L_0x1201a21f0 .part L_0x12018aea0, 2, 1;
L_0x1201a2310 .part L_0x1201951c0, 2, 1;
L_0x1201a23f0 .part L_0x12019f6c0, 2, 1;
L_0x1201a2f90 .part L_0x12018aea0, 3, 1;
L_0x1201a3170 .part L_0x1201951c0, 3, 1;
L_0x1201a3350 .part L_0x12019f6c0, 3, 1;
L_0x1201a3ea0 .part L_0x12018aea0, 4, 1;
L_0x1201a3f80 .part L_0x1201951c0, 4, 1;
L_0x1201a4060 .part L_0x12019f6c0, 4, 1;
L_0x1201a4c70 .part L_0x12018aea0, 5, 1;
L_0x1201a4d50 .part L_0x1201951c0, 5, 1;
L_0x1201a4ec0 .part L_0x12019f6c0, 5, 1;
L_0x1201a5aa0 .part L_0x12018aea0, 6, 1;
L_0x1201a5be0 .part L_0x1201951c0, 6, 1;
L_0x1201a5c80 .part L_0x12019f6c0, 6, 1;
L_0x1201a6850 .part L_0x12018aea0, 7, 1;
L_0x1201a6930 .part L_0x1201951c0, 7, 1;
L_0x1201a6ad0 .part L_0x12019f6c0, 7, 1;
L_0x1201a75f0 .part L_0x12018aea0, 8, 1;
L_0x1201a77a0 .part L_0x1201951c0, 8, 1;
L_0x1201a6a10 .part L_0x12019f6c0, 8, 1;
L_0x1201a8380 .part L_0x12018aea0, 9, 1;
L_0x1201a8460 .part L_0x1201951c0, 9, 1;
L_0x1201a8630 .part L_0x12019f6c0, 9, 1;
L_0x1201a9150 .part L_0x12018aea0, 10, 1;
L_0x1201a9330 .part L_0x1201951c0, 10, 1;
L_0x1201a8540 .part L_0x12019f6c0, 10, 1;
L_0x1201a9f20 .part L_0x12018aea0, 11, 1;
L_0x1201a3070 .part L_0x1201951c0, 11, 1;
L_0x1201a3250 .part L_0x12019f6c0, 11, 1;
L_0x1201aafb0 .part L_0x12018aea0, 12, 1;
L_0x1201aa400 .part L_0x1201951c0, 12, 1;
L_0x1201ab1c0 .part L_0x12019f6c0, 12, 1;
L_0x1201abd30 .part L_0x12018aea0, 13, 1;
L_0x1201abe10 .part L_0x1201951c0, 13, 1;
L_0x1201ab260 .part L_0x12019f6c0, 13, 1;
L_0x1201acbf0 .part L_0x12018aea0, 14, 1;
L_0x1201abef0 .part L_0x1201951c0, 14, 1;
L_0x1201abf90 .part L_0x12019f6c0, 14, 1;
L_0x1201ad930 .part L_0x12018aea0, 15, 1;
L_0x1201ada10 .part L_0x1201951c0, 15, 1;
L_0x1201accd0 .part L_0x12019f6c0, 15, 1;
LS_0x1201adc70_0_0 .concat8 [ 1 1 1 1], L_0x1201a06f0, L_0x1201a1390, L_0x1201a1f90, L_0x1201a2d70;
LS_0x1201adc70_0_4 .concat8 [ 1 1 1 1], L_0x1201a3cb0, L_0x1201a4a50, L_0x1201a5800, L_0x1201a6630;
LS_0x1201adc70_0_8 .concat8 [ 1 1 1 1], L_0x1201a73d0, L_0x1201a8190, L_0x1201a8f30, L_0x1201a9d00;
LS_0x1201adc70_0_12 .concat8 [ 1 1 1 1], L_0x1201aadc0, L_0x1201abb40, L_0x1201ac8d0, L_0x1201ad710;
L_0x1201adc70 .concat8 [ 4 4 4 4], LS_0x1201adc70_0_0, LS_0x1201adc70_0_4, LS_0x1201adc70_0_8, LS_0x1201adc70_0_12;
S_0x1200fd2d0 .scope module, "mux1" "mux4x1" 2 231, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a0100 .functor NOT 1, L_0x1201a0170, C4<0>, C4<0>, C4<0>;
L_0x12019ecc0 .functor NOT 1, L_0x1201a0210, C4<0>, C4<0>, C4<0>;
L_0x1180b00a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a02b0 .functor AND 1, L_0x1180b00a0, L_0x12019ecc0, L_0x1201a0100, C4<1>;
L_0x1201a0320 .functor AND 1, L_0x1201a0820, L_0x12019ecc0, L_0x1201a0390, C4<1>;
L_0x1201a0430 .functor AND 1, L_0x1201a0900, L_0x1201a04a0, L_0x1201a0100, C4<1>;
L_0x1201a0540 .functor AND 1, L_0x1201a09e0, L_0x1201a05b0, L_0x1201a0650, C4<1>;
L_0x1201a06f0 .functor OR 1, L_0x1201a02b0, L_0x1201a0320, L_0x1201a0430, L_0x1201a0540;
v0x1200fd550_0 .net "S0", 0 0, L_0x1201a0100;  1 drivers
v0x1200fd5f0_0 .net "S1", 0 0, L_0x12019ecc0;  1 drivers
v0x1200fd690_0 .net *"_ivl_1", 0 0, L_0x1201a0170;  1 drivers
v0x1200fd750_0 .net *"_ivl_11", 0 0, L_0x1201a0650;  1 drivers
v0x1200fd800_0 .net *"_ivl_3", 0 0, L_0x1201a0210;  1 drivers
v0x1200fd8f0_0 .net *"_ivl_5", 0 0, L_0x1201a0390;  1 drivers
v0x1200fd9a0_0 .net *"_ivl_7", 0 0, L_0x1201a04a0;  1 drivers
v0x1200fda50_0 .net *"_ivl_9", 0 0, L_0x1201a05b0;  1 drivers
v0x1200fdb00_0 .net "i0", 0 0, L_0x1180b00a0;  1 drivers
v0x1200fdc10_0 .net "i1", 0 0, L_0x1201a0820;  1 drivers
v0x1200fdca0_0 .net "i2", 0 0, L_0x1201a0900;  1 drivers
v0x1200fdd40_0 .net "i3", 0 0, L_0x1201a09e0;  1 drivers
v0x1200fdde0_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x1200fde90_0 .net "w1", 0 0, L_0x1201a02b0;  1 drivers
v0x1200fdf30_0 .net "w2", 0 0, L_0x1201a0320;  1 drivers
v0x1200fdfd0_0 .net "w3", 0 0, L_0x1201a0430;  1 drivers
v0x1200fe070_0 .net "w4", 0 0, L_0x1201a0540;  1 drivers
v0x1200fe200_0 .net "y", 0 0, L_0x1201a06f0;  1 drivers
L_0x1201a0170 .part L_0x1201bc240, 0, 1;
L_0x1201a0210 .part L_0x1201bc240, 1, 1;
L_0x1201a0390 .part L_0x1201bc240, 0, 1;
L_0x1201a04a0 .part L_0x1201bc240, 1, 1;
L_0x1201a05b0 .part L_0x1201bc240, 1, 1;
L_0x1201a0650 .part L_0x1201bc240, 0, 1;
S_0x1200fe300 .scope module, "mux10" "mux4x1" 2 242, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a79a0 .functor NOT 1, L_0x1201a76d0, C4<0>, C4<0>, C4<0>;
L_0x1201a7a50 .functor NOT 1, L_0x1201a7ac0, C4<0>, C4<0>, C4<0>;
L_0x1180b0328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a7ba0 .functor AND 1, L_0x1180b0328, L_0x1201a7a50, L_0x1201a79a0, C4<1>;
L_0x1201a7c90 .functor AND 1, L_0x1201a8380, L_0x1201a7a50, L_0x1201a7d00, C4<1>;
L_0x1201a7de0 .functor AND 1, L_0x1201a8460, L_0x1201a7e50, L_0x1201a79a0, C4<1>;
L_0x1201a7f30 .functor AND 1, L_0x1201a8630, L_0x1201a7fa0, L_0x1201a80b0, C4<1>;
L_0x1201a8190 .functor OR 1, L_0x1201a7ba0, L_0x1201a7c90, L_0x1201a7de0, L_0x1201a7f30;
v0x1200fe500_0 .net "S0", 0 0, L_0x1201a79a0;  1 drivers
v0x1200fe590_0 .net "S1", 0 0, L_0x1201a7a50;  1 drivers
v0x1200fe620_0 .net *"_ivl_1", 0 0, L_0x1201a76d0;  1 drivers
v0x1200fe6e0_0 .net *"_ivl_11", 0 0, L_0x1201a80b0;  1 drivers
v0x1200fe790_0 .net *"_ivl_3", 0 0, L_0x1201a7ac0;  1 drivers
v0x1200fe880_0 .net *"_ivl_5", 0 0, L_0x1201a7d00;  1 drivers
v0x1200fe930_0 .net *"_ivl_7", 0 0, L_0x1201a7e50;  1 drivers
v0x1200fe9e0_0 .net *"_ivl_9", 0 0, L_0x1201a7fa0;  1 drivers
v0x1200fea90_0 .net "i0", 0 0, L_0x1180b0328;  1 drivers
v0x1200feba0_0 .net "i1", 0 0, L_0x1201a8380;  1 drivers
v0x1200fec30_0 .net "i2", 0 0, L_0x1201a8460;  1 drivers
v0x1200fecd0_0 .net "i3", 0 0, L_0x1201a8630;  1 drivers
v0x1200fed70_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x1200fee30_0 .net "w1", 0 0, L_0x1201a7ba0;  1 drivers
v0x1200feec0_0 .net "w2", 0 0, L_0x1201a7c90;  1 drivers
v0x1200fef50_0 .net "w3", 0 0, L_0x1201a7de0;  1 drivers
v0x1200fefe0_0 .net "w4", 0 0, L_0x1201a7f30;  1 drivers
v0x1200ff170_0 .net "y", 0 0, L_0x1201a8190;  1 drivers
L_0x1201a76d0 .part L_0x1201bc240, 0, 1;
L_0x1201a7ac0 .part L_0x1201bc240, 1, 1;
L_0x1201a7d00 .part L_0x1201bc240, 0, 1;
L_0x1201a7e50 .part L_0x1201bc240, 1, 1;
L_0x1201a7fa0 .part L_0x1201bc240, 1, 1;
L_0x1201a80b0 .part L_0x1201bc240, 0, 1;
S_0x1200ff290 .scope module, "mux11" "mux4x1" 2 243, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a78c0 .functor NOT 1, L_0x1201a8710, C4<0>, C4<0>, C4<0>;
L_0x1201a87b0 .functor NOT 1, L_0x1201a8820, C4<0>, C4<0>, C4<0>;
L_0x1180b0370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a8900 .functor AND 1, L_0x1180b0370, L_0x1201a87b0, L_0x1201a78c0, C4<1>;
L_0x1201a89f0 .functor AND 1, L_0x1201a9150, L_0x1201a87b0, L_0x1201a8a60, C4<1>;
L_0x1201a8b40 .functor AND 1, L_0x1201a9330, L_0x1201a8bb0, L_0x1201a78c0, C4<1>;
L_0x1201a8c90 .functor AND 1, L_0x1201a8540, L_0x1201a8d40, L_0x1201a8e50, C4<1>;
L_0x1201a8f30 .functor OR 1, L_0x1201a8900, L_0x1201a89f0, L_0x1201a8b40, L_0x1201a8c90;
v0x1200ff490_0 .net "S0", 0 0, L_0x1201a78c0;  1 drivers
v0x1200ff520_0 .net "S1", 0 0, L_0x1201a87b0;  1 drivers
v0x1200ff5c0_0 .net *"_ivl_1", 0 0, L_0x1201a8710;  1 drivers
v0x1200ff680_0 .net *"_ivl_11", 0 0, L_0x1201a8e50;  1 drivers
v0x1200ff730_0 .net *"_ivl_3", 0 0, L_0x1201a8820;  1 drivers
v0x1200ff820_0 .net *"_ivl_5", 0 0, L_0x1201a8a60;  1 drivers
v0x1200ff8d0_0 .net *"_ivl_7", 0 0, L_0x1201a8bb0;  1 drivers
v0x1200ff980_0 .net *"_ivl_9", 0 0, L_0x1201a8d40;  1 drivers
v0x1200ffa30_0 .net "i0", 0 0, L_0x1180b0370;  1 drivers
v0x1200ffb40_0 .net "i1", 0 0, L_0x1201a9150;  1 drivers
v0x1200ffbd0_0 .net "i2", 0 0, L_0x1201a9330;  1 drivers
v0x1200ffc70_0 .net "i3", 0 0, L_0x1201a8540;  1 drivers
v0x1200ffd10_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x1200ffdb0_0 .net "w1", 0 0, L_0x1201a8900;  1 drivers
v0x1200ffe50_0 .net "w2", 0 0, L_0x1201a89f0;  1 drivers
v0x1200ffef0_0 .net "w3", 0 0, L_0x1201a8b40;  1 drivers
v0x120104080_0 .net "w4", 0 0, L_0x1201a8c90;  1 drivers
v0x120104210_0 .net "y", 0 0, L_0x1201a8f30;  1 drivers
L_0x1201a8710 .part L_0x1201bc240, 0, 1;
L_0x1201a8820 .part L_0x1201bc240, 1, 1;
L_0x1201a8a60 .part L_0x1201bc240, 0, 1;
L_0x1201a8bb0 .part L_0x1201bc240, 1, 1;
L_0x1201a8d40 .part L_0x1201bc240, 1, 1;
L_0x1201a8e50 .part L_0x1201bc240, 0, 1;
S_0x1201042c0 .scope module, "mux12" "mux4x1" 2 244, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a9230 .functor NOT 1, L_0x1201a9520, C4<0>, C4<0>, C4<0>;
L_0x1201a95c0 .functor NOT 1, L_0x1201a9630, C4<0>, C4<0>, C4<0>;
L_0x1180b03b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a96d0 .functor AND 1, L_0x1180b03b8, L_0x1201a95c0, L_0x1201a9230, C4<1>;
L_0x1201a97c0 .functor AND 1, L_0x1201a9f20, L_0x1201a95c0, L_0x1201a9830, C4<1>;
L_0x1201a9910 .functor AND 1, L_0x1201a3070, L_0x1201a9980, L_0x1201a9230, C4<1>;
L_0x1201a9a60 .functor AND 1, L_0x1201a3250, L_0x1201a9b10, L_0x1201a9c20, C4<1>;
L_0x1201a9d00 .functor OR 1, L_0x1201a96d0, L_0x1201a97c0, L_0x1201a9910, L_0x1201a9a60;
v0x1201044c0_0 .net "S0", 0 0, L_0x1201a9230;  1 drivers
v0x120104550_0 .net "S1", 0 0, L_0x1201a95c0;  1 drivers
v0x1201045e0_0 .net *"_ivl_1", 0 0, L_0x1201a9520;  1 drivers
v0x1201046a0_0 .net *"_ivl_11", 0 0, L_0x1201a9c20;  1 drivers
v0x120104750_0 .net *"_ivl_3", 0 0, L_0x1201a9630;  1 drivers
v0x120104840_0 .net *"_ivl_5", 0 0, L_0x1201a9830;  1 drivers
v0x1201048f0_0 .net *"_ivl_7", 0 0, L_0x1201a9980;  1 drivers
v0x1201049a0_0 .net *"_ivl_9", 0 0, L_0x1201a9b10;  1 drivers
v0x120104a50_0 .net "i0", 0 0, L_0x1180b03b8;  1 drivers
v0x120104b60_0 .net "i1", 0 0, L_0x1201a9f20;  1 drivers
v0x120104bf0_0 .net "i2", 0 0, L_0x1201a3070;  1 drivers
v0x120104c90_0 .net "i3", 0 0, L_0x1201a3250;  1 drivers
v0x120104d30_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x120104dd0_0 .net "w1", 0 0, L_0x1201a96d0;  1 drivers
v0x120104e70_0 .net "w2", 0 0, L_0x1201a97c0;  1 drivers
v0x120104f10_0 .net "w3", 0 0, L_0x1201a9910;  1 drivers
v0x120104fb0_0 .net "w4", 0 0, L_0x1201a9a60;  1 drivers
v0x120105140_0 .net "y", 0 0, L_0x1201a9d00;  1 drivers
L_0x1201a9520 .part L_0x1201bc240, 0, 1;
L_0x1201a9630 .part L_0x1201bc240, 1, 1;
L_0x1201a9830 .part L_0x1201bc240, 0, 1;
L_0x1201a9980 .part L_0x1201bc240, 1, 1;
L_0x1201a9b10 .part L_0x1201bc240, 1, 1;
L_0x1201a9c20 .part L_0x1201bc240, 0, 1;
S_0x120105240 .scope module, "mux13" "mux4x1" 2 246, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a33f0 .functor NOT 1, L_0x1201a9410, C4<0>, C4<0>, C4<0>;
L_0x1201a3460 .functor NOT 1, L_0x1201aa720, C4<0>, C4<0>, C4<0>;
L_0x1180b0400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201aa800 .functor AND 1, L_0x1180b0400, L_0x1201a3460, L_0x1201a33f0, C4<1>;
L_0x1201aa8f0 .functor AND 1, L_0x1201aafb0, L_0x1201a3460, L_0x1201aa960, C4<1>;
L_0x1201aaa40 .functor AND 1, L_0x1201aa400, L_0x1201aaab0, L_0x1201a33f0, C4<1>;
L_0x1201aab90 .functor AND 1, L_0x1201ab1c0, L_0x1201aac00, L_0x1201aace0, C4<1>;
L_0x1201aadc0 .functor OR 1, L_0x1201aa800, L_0x1201aa8f0, L_0x1201aaa40, L_0x1201aab90;
v0x120105480_0 .net "S0", 0 0, L_0x1201a33f0;  1 drivers
v0x120105510_0 .net "S1", 0 0, L_0x1201a3460;  1 drivers
v0x1201055a0_0 .net *"_ivl_1", 0 0, L_0x1201a9410;  1 drivers
v0x120105640_0 .net *"_ivl_11", 0 0, L_0x1201aace0;  1 drivers
v0x1201056f0_0 .net *"_ivl_3", 0 0, L_0x1201aa720;  1 drivers
v0x1201057e0_0 .net *"_ivl_5", 0 0, L_0x1201aa960;  1 drivers
v0x120105890_0 .net *"_ivl_7", 0 0, L_0x1201aaab0;  1 drivers
v0x120105940_0 .net *"_ivl_9", 0 0, L_0x1201aac00;  1 drivers
v0x1201059f0_0 .net "i0", 0 0, L_0x1180b0400;  1 drivers
v0x120105b00_0 .net "i1", 0 0, L_0x1201aafb0;  1 drivers
v0x120105b90_0 .net "i2", 0 0, L_0x1201aa400;  1 drivers
v0x120105c30_0 .net "i3", 0 0, L_0x1201ab1c0;  1 drivers
v0x120105cd0_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x120105df0_0 .net "w1", 0 0, L_0x1201aa800;  1 drivers
v0x120105e80_0 .net "w2", 0 0, L_0x1201aa8f0;  1 drivers
v0x120105f10_0 .net "w3", 0 0, L_0x1201aaa40;  1 drivers
v0x120105fa0_0 .net "w4", 0 0, L_0x1201aab90;  1 drivers
v0x120106130_0 .net "y", 0 0, L_0x1201aadc0;  1 drivers
L_0x1201a9410 .part L_0x1201bc240, 0, 1;
L_0x1201aa720 .part L_0x1201bc240, 1, 1;
L_0x1201aa960 .part L_0x1201bc240, 0, 1;
L_0x1201aaab0 .part L_0x1201bc240, 1, 1;
L_0x1201aac00 .part L_0x1201bc240, 1, 1;
L_0x1201aace0 .part L_0x1201bc240, 0, 1;
S_0x120106220 .scope module, "mux14" "mux4x1" 2 247, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201ab090 .functor NOT 1, L_0x1201ab100, C4<0>, C4<0>, C4<0>;
L_0x1201ab3e0 .functor NOT 1, L_0x1201ab450, C4<0>, C4<0>, C4<0>;
L_0x1180b0448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201ab530 .functor AND 1, L_0x1180b0448, L_0x1201ab3e0, L_0x1201ab090, C4<1>;
L_0x1201ab620 .functor AND 1, L_0x1201abd30, L_0x1201ab3e0, L_0x1201ab690, C4<1>;
L_0x1201ab770 .functor AND 1, L_0x1201abe10, L_0x1201ab7e0, L_0x1201ab090, C4<1>;
L_0x1201ab8c0 .functor AND 1, L_0x1201ab260, L_0x1201ab950, L_0x1201aba60, C4<1>;
L_0x1201abb40 .functor OR 1, L_0x1201ab530, L_0x1201ab620, L_0x1201ab770, L_0x1201ab8c0;
v0x120106420_0 .net "S0", 0 0, L_0x1201ab090;  1 drivers
v0x1201064b0_0 .net "S1", 0 0, L_0x1201ab3e0;  1 drivers
v0x120106540_0 .net *"_ivl_1", 0 0, L_0x1201ab100;  1 drivers
v0x120106600_0 .net *"_ivl_11", 0 0, L_0x1201aba60;  1 drivers
v0x1201066b0_0 .net *"_ivl_3", 0 0, L_0x1201ab450;  1 drivers
v0x1201067a0_0 .net *"_ivl_5", 0 0, L_0x1201ab690;  1 drivers
v0x120106850_0 .net *"_ivl_7", 0 0, L_0x1201ab7e0;  1 drivers
v0x120106900_0 .net *"_ivl_9", 0 0, L_0x1201ab950;  1 drivers
v0x1201069b0_0 .net "i0", 0 0, L_0x1180b0448;  1 drivers
v0x120106ac0_0 .net "i1", 0 0, L_0x1201abd30;  1 drivers
v0x120106b50_0 .net "i2", 0 0, L_0x1201abe10;  1 drivers
v0x120106bf0_0 .net "i3", 0 0, L_0x1201ab260;  1 drivers
v0x120106c90_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x120106d30_0 .net "w1", 0 0, L_0x1201ab530;  1 drivers
v0x120106dd0_0 .net "w2", 0 0, L_0x1201ab620;  1 drivers
v0x120106e70_0 .net "w3", 0 0, L_0x1201ab770;  1 drivers
v0x120106f10_0 .net "w4", 0 0, L_0x1201ab8c0;  1 drivers
v0x1201070a0_0 .net "y", 0 0, L_0x1201abb40;  1 drivers
L_0x1201ab100 .part L_0x1201bc240, 0, 1;
L_0x1201ab450 .part L_0x1201bc240, 1, 1;
L_0x1201ab690 .part L_0x1201bc240, 0, 1;
L_0x1201ab7e0 .part L_0x1201bc240, 1, 1;
L_0x1201ab950 .part L_0x1201bc240, 1, 1;
L_0x1201aba60 .part L_0x1201bc240, 0, 1;
S_0x1201071a0 .scope module, "mux15" "mux4x1" 2 248, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201ac040 .functor NOT 1, L_0x1201ac0b0, C4<0>, C4<0>, C4<0>;
L_0x1201ac150 .functor NOT 1, L_0x1201ac1c0, C4<0>, C4<0>, C4<0>;
L_0x1180b0490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201ac2a0 .functor AND 1, L_0x1180b0490, L_0x1201ac150, L_0x1201ac040, C4<1>;
L_0x1201ac390 .functor AND 1, L_0x1201acbf0, L_0x1201ac150, L_0x1201ac400, C4<1>;
L_0x1201ac4e0 .functor AND 1, L_0x1201abef0, L_0x1201ac550, L_0x1201ac040, C4<1>;
L_0x1201ac630 .functor AND 1, L_0x1201abf90, L_0x1201ac6e0, L_0x1201ac7f0, C4<1>;
L_0x1201ac8d0 .functor OR 1, L_0x1201ac2a0, L_0x1201ac390, L_0x1201ac4e0, L_0x1201ac630;
v0x1201073a0_0 .net "S0", 0 0, L_0x1201ac040;  1 drivers
v0x120107430_0 .net "S1", 0 0, L_0x1201ac150;  1 drivers
v0x1201074c0_0 .net *"_ivl_1", 0 0, L_0x1201ac0b0;  1 drivers
v0x120107580_0 .net *"_ivl_11", 0 0, L_0x1201ac7f0;  1 drivers
v0x120107630_0 .net *"_ivl_3", 0 0, L_0x1201ac1c0;  1 drivers
v0x120107720_0 .net *"_ivl_5", 0 0, L_0x1201ac400;  1 drivers
v0x1201077d0_0 .net *"_ivl_7", 0 0, L_0x1201ac550;  1 drivers
v0x120107880_0 .net *"_ivl_9", 0 0, L_0x1201ac6e0;  1 drivers
v0x120107930_0 .net "i0", 0 0, L_0x1180b0490;  1 drivers
v0x120107a40_0 .net "i1", 0 0, L_0x1201acbf0;  1 drivers
v0x120107ad0_0 .net "i2", 0 0, L_0x1201abef0;  1 drivers
v0x120107b70_0 .net "i3", 0 0, L_0x1201abf90;  1 drivers
v0x120107c10_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x120107cb0_0 .net "w1", 0 0, L_0x1201ac2a0;  1 drivers
v0x120107d50_0 .net "w2", 0 0, L_0x1201ac390;  1 drivers
v0x120107df0_0 .net "w3", 0 0, L_0x1201ac4e0;  1 drivers
v0x120107e90_0 .net "w4", 0 0, L_0x1201ac630;  1 drivers
v0x120108020_0 .net "y", 0 0, L_0x1201ac8d0;  1 drivers
L_0x1201ac0b0 .part L_0x1201bc240, 0, 1;
L_0x1201ac1c0 .part L_0x1201bc240, 1, 1;
L_0x1201ac400 .part L_0x1201bc240, 0, 1;
L_0x1201ac550 .part L_0x1201bc240, 1, 1;
L_0x1201ac6e0 .part L_0x1201bc240, 1, 1;
L_0x1201ac7f0 .part L_0x1201bc240, 0, 1;
S_0x120108120 .scope module, "mux16" "mux4x1" 2 249, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201ace40 .functor NOT 1, L_0x1201aceb0, C4<0>, C4<0>, C4<0>;
L_0x1201acf90 .functor NOT 1, L_0x1201ad000, C4<0>, C4<0>, C4<0>;
L_0x1180b04d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201ad0e0 .functor AND 1, L_0x1180b04d8, L_0x1201acf90, L_0x1201ace40, C4<1>;
L_0x1201ad1d0 .functor AND 1, L_0x1201ad930, L_0x1201acf90, L_0x1201ad240, C4<1>;
L_0x1201ad320 .functor AND 1, L_0x1201ada10, L_0x1201ad390, L_0x1201ace40, C4<1>;
L_0x1201ad470 .functor AND 1, L_0x1201accd0, L_0x1201ad520, L_0x1201ad630, C4<1>;
L_0x1201ad710 .functor OR 1, L_0x1201ad0e0, L_0x1201ad1d0, L_0x1201ad320, L_0x1201ad470;
v0x120108320_0 .net "S0", 0 0, L_0x1201ace40;  1 drivers
v0x1201083b0_0 .net "S1", 0 0, L_0x1201acf90;  1 drivers
v0x120108440_0 .net *"_ivl_1", 0 0, L_0x1201aceb0;  1 drivers
v0x120108500_0 .net *"_ivl_11", 0 0, L_0x1201ad630;  1 drivers
v0x1201085b0_0 .net *"_ivl_3", 0 0, L_0x1201ad000;  1 drivers
v0x1201086a0_0 .net *"_ivl_5", 0 0, L_0x1201ad240;  1 drivers
v0x120108750_0 .net *"_ivl_7", 0 0, L_0x1201ad390;  1 drivers
v0x120108800_0 .net *"_ivl_9", 0 0, L_0x1201ad520;  1 drivers
v0x1201088b0_0 .net "i0", 0 0, L_0x1180b04d8;  1 drivers
v0x1201089c0_0 .net "i1", 0 0, L_0x1201ad930;  1 drivers
v0x120108a50_0 .net "i2", 0 0, L_0x1201ada10;  1 drivers
v0x120108af0_0 .net "i3", 0 0, L_0x1201accd0;  1 drivers
v0x120108b90_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x120108c30_0 .net "w1", 0 0, L_0x1201ad0e0;  1 drivers
v0x120108cd0_0 .net "w2", 0 0, L_0x1201ad1d0;  1 drivers
v0x120108d70_0 .net "w3", 0 0, L_0x1201ad320;  1 drivers
v0x120108e10_0 .net "w4", 0 0, L_0x1201ad470;  1 drivers
v0x120108fa0_0 .net "y", 0 0, L_0x1201ad710;  1 drivers
L_0x1201aceb0 .part L_0x1201bc240, 0, 1;
L_0x1201ad000 .part L_0x1201bc240, 1, 1;
L_0x1201ad240 .part L_0x1201bc240, 0, 1;
L_0x1201ad390 .part L_0x1201bc240, 1, 1;
L_0x1201ad520 .part L_0x1201bc240, 1, 1;
L_0x1201ad630 .part L_0x1201bc240, 0, 1;
S_0x1201090a0 .scope module, "mux2" "mux4x1" 2 232, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a0a80 .functor NOT 1, L_0x1201a0af0, C4<0>, C4<0>, C4<0>;
L_0x1201a0b90 .functor NOT 1, L_0x1201a0c00, C4<0>, C4<0>, C4<0>;
L_0x1180b00e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a0ce0 .functor AND 1, L_0x1180b00e8, L_0x1201a0b90, L_0x1201a0a80, C4<1>;
L_0x1201a0dd0 .functor AND 1, L_0x1201a15b0, L_0x1201a0b90, L_0x1201a0e60, C4<1>;
L_0x1201a0f40 .functor AND 1, L_0x1201a1690, L_0x1201a1040, L_0x1201a0a80, C4<1>;
L_0x1201a1120 .functor AND 1, L_0x1201a1770, L_0x1201a11d0, L_0x1201a12b0, C4<1>;
L_0x1201a1390 .functor OR 1, L_0x1201a0ce0, L_0x1201a0dd0, L_0x1201a0f40, L_0x1201a1120;
v0x120109320_0 .net "S0", 0 0, L_0x1201a0a80;  1 drivers
v0x1201093b0_0 .net "S1", 0 0, L_0x1201a0b90;  1 drivers
v0x120109440_0 .net *"_ivl_1", 0 0, L_0x1201a0af0;  1 drivers
v0x1201094d0_0 .net *"_ivl_11", 0 0, L_0x1201a12b0;  1 drivers
v0x120109570_0 .net *"_ivl_3", 0 0, L_0x1201a0c00;  1 drivers
v0x120109660_0 .net *"_ivl_5", 0 0, L_0x1201a0e60;  1 drivers
v0x120109710_0 .net *"_ivl_7", 0 0, L_0x1201a1040;  1 drivers
v0x1201097c0_0 .net *"_ivl_9", 0 0, L_0x1201a11d0;  1 drivers
v0x120109870_0 .net "i0", 0 0, L_0x1180b00e8;  1 drivers
v0x120109980_0 .net "i1", 0 0, L_0x1201a15b0;  1 drivers
v0x120109a10_0 .net "i2", 0 0, L_0x1201a1690;  1 drivers
v0x120109ab0_0 .net "i3", 0 0, L_0x1201a1770;  1 drivers
v0x120109b50_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x120109cf0_0 .net "w1", 0 0, L_0x1201a0ce0;  1 drivers
v0x120109d80_0 .net "w2", 0 0, L_0x1201a0dd0;  1 drivers
v0x120109e10_0 .net "w3", 0 0, L_0x1201a0f40;  1 drivers
v0x120109ea0_0 .net "w4", 0 0, L_0x1201a1120;  1 drivers
v0x12010a030_0 .net "y", 0 0, L_0x1201a1390;  1 drivers
L_0x1201a0af0 .part L_0x1201bc240, 0, 1;
L_0x1201a0c00 .part L_0x1201bc240, 1, 1;
L_0x1201a0e60 .part L_0x1201bc240, 0, 1;
L_0x1201a1040 .part L_0x1201bc240, 1, 1;
L_0x1201a11d0 .part L_0x1201bc240, 1, 1;
L_0x1201a12b0 .part L_0x1201bc240, 0, 1;
S_0x12010a0e0 .scope module, "mux3" "mux4x1" 2 233, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a1810 .functor NOT 1, L_0x1201a1880, C4<0>, C4<0>, C4<0>;
L_0x1201a1960 .functor NOT 1, L_0x1201a19d0, C4<0>, C4<0>, C4<0>;
L_0x1180b0130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a1ab0 .functor AND 1, L_0x1180b0130, L_0x1201a1960, L_0x1201a1810, C4<1>;
L_0x1201a1ba0 .functor AND 1, L_0x1201a21f0, L_0x1201a1960, L_0x1201a1c10, C4<1>;
L_0x120111070 .functor AND 1, L_0x1201a2310, L_0x120111170, L_0x1201a1810, C4<1>;
L_0x1201a1cf0 .functor AND 1, L_0x1201a23f0, L_0x1201a1da0, L_0x1201a1eb0, C4<1>;
L_0x1201a1f90 .functor OR 1, L_0x1201a1ab0, L_0x1201a1ba0, L_0x120111070, L_0x1201a1cf0;
v0x12010a2e0_0 .net "S0", 0 0, L_0x1201a1810;  1 drivers
v0x12010a370_0 .net "S1", 0 0, L_0x1201a1960;  1 drivers
v0x12010a400_0 .net *"_ivl_1", 0 0, L_0x1201a1880;  1 drivers
v0x12010a4c0_0 .net *"_ivl_11", 0 0, L_0x1201a1eb0;  1 drivers
v0x12010a570_0 .net *"_ivl_3", 0 0, L_0x1201a19d0;  1 drivers
v0x12010a660_0 .net *"_ivl_5", 0 0, L_0x1201a1c10;  1 drivers
v0x12010a710_0 .net *"_ivl_7", 0 0, L_0x120111170;  1 drivers
v0x12010a7c0_0 .net *"_ivl_9", 0 0, L_0x1201a1da0;  1 drivers
v0x12010a870_0 .net "i0", 0 0, L_0x1180b0130;  1 drivers
v0x12010a980_0 .net "i1", 0 0, L_0x1201a21f0;  1 drivers
v0x12010aa10_0 .net "i2", 0 0, L_0x1201a2310;  1 drivers
v0x12010aab0_0 .net "i3", 0 0, L_0x1201a23f0;  1 drivers
v0x12010ab50_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x12010abf0_0 .net "w1", 0 0, L_0x1201a1ab0;  1 drivers
v0x12010ac90_0 .net "w2", 0 0, L_0x1201a1ba0;  1 drivers
v0x12010ad30_0 .net "w3", 0 0, L_0x120111070;  1 drivers
v0x12010add0_0 .net "w4", 0 0, L_0x1201a1cf0;  1 drivers
v0x12010af60_0 .net "y", 0 0, L_0x1201a1f90;  1 drivers
L_0x1201a1880 .part L_0x1201bc240, 0, 1;
L_0x1201a19d0 .part L_0x1201bc240, 1, 1;
L_0x1201a1c10 .part L_0x1201bc240, 0, 1;
L_0x120111170 .part L_0x1201bc240, 1, 1;
L_0x1201a1da0 .part L_0x1201bc240, 1, 1;
L_0x1201a1eb0 .part L_0x1201bc240, 0, 1;
S_0x12010b060 .scope module, "mux4" "mux4x1" 2 234, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a2520 .functor NOT 1, L_0x1201a2590, C4<0>, C4<0>, C4<0>;
L_0x1201a2630 .functor NOT 1, L_0x1201a26a0, C4<0>, C4<0>, C4<0>;
L_0x1180b0178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a2740 .functor AND 1, L_0x1180b0178, L_0x1201a2630, L_0x1201a2520, C4<1>;
L_0x1201a2830 .functor AND 1, L_0x1201a2f90, L_0x1201a2630, L_0x1201a28a0, C4<1>;
L_0x1201a2980 .functor AND 1, L_0x1201a3170, L_0x1201a29f0, L_0x1201a2520, C4<1>;
L_0x1201a2ad0 .functor AND 1, L_0x1201a3350, L_0x1201a2b80, L_0x1201a2c90, C4<1>;
L_0x1201a2d70 .functor OR 1, L_0x1201a2740, L_0x1201a2830, L_0x1201a2980, L_0x1201a2ad0;
v0x12010b260_0 .net "S0", 0 0, L_0x1201a2520;  1 drivers
v0x12010b2f0_0 .net "S1", 0 0, L_0x1201a2630;  1 drivers
v0x12010b380_0 .net *"_ivl_1", 0 0, L_0x1201a2590;  1 drivers
v0x12010b440_0 .net *"_ivl_11", 0 0, L_0x1201a2c90;  1 drivers
v0x12010b4f0_0 .net *"_ivl_3", 0 0, L_0x1201a26a0;  1 drivers
v0x12010b5e0_0 .net *"_ivl_5", 0 0, L_0x1201a28a0;  1 drivers
v0x12010b690_0 .net *"_ivl_7", 0 0, L_0x1201a29f0;  1 drivers
v0x12010b740_0 .net *"_ivl_9", 0 0, L_0x1201a2b80;  1 drivers
v0x12010b7f0_0 .net "i0", 0 0, L_0x1180b0178;  1 drivers
v0x12010b900_0 .net "i1", 0 0, L_0x1201a2f90;  1 drivers
v0x12010b990_0 .net "i2", 0 0, L_0x1201a3170;  1 drivers
v0x12010ba30_0 .net "i3", 0 0, L_0x1201a3350;  1 drivers
v0x12010bad0_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x12010bb70_0 .net "w1", 0 0, L_0x1201a2740;  1 drivers
v0x12010bc10_0 .net "w2", 0 0, L_0x1201a2830;  1 drivers
v0x12010bcb0_0 .net "w3", 0 0, L_0x1201a2980;  1 drivers
v0x12010bd50_0 .net "w4", 0 0, L_0x1201a2ad0;  1 drivers
v0x12010bee0_0 .net "y", 0 0, L_0x1201a2d70;  1 drivers
L_0x1201a2590 .part L_0x1201bc240, 0, 1;
L_0x1201a26a0 .part L_0x1201bc240, 1, 1;
L_0x1201a28a0 .part L_0x1201bc240, 0, 1;
L_0x1201a29f0 .part L_0x1201bc240, 1, 1;
L_0x1201a2b80 .part L_0x1201bc240, 1, 1;
L_0x1201a2c90 .part L_0x1201bc240, 0, 1;
S_0x12010bfe0 .scope module, "mux5" "mux4x1" 2 236, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a34f0 .functor NOT 1, L_0x1201a3560, C4<0>, C4<0>, C4<0>;
L_0x12019f7f0 .functor NOT 1, L_0x1201a3600, C4<0>, C4<0>, C4<0>;
L_0x1180b01c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a36a0 .functor AND 1, L_0x1180b01c0, L_0x12019f7f0, L_0x1201a34f0, C4<1>;
L_0x1201a3790 .functor AND 1, L_0x1201a3ea0, L_0x12019f7f0, L_0x1201a3800, C4<1>;
L_0x1201a38e0 .functor AND 1, L_0x1201a3f80, L_0x1201a3950, L_0x1201a34f0, C4<1>;
L_0x1201a3a30 .functor AND 1, L_0x1201a4060, L_0x1201a3ac0, L_0x1201a3bd0, C4<1>;
L_0x1201a3cb0 .functor OR 1, L_0x1201a36a0, L_0x1201a3790, L_0x1201a38e0, L_0x1201a3a30;
v0x12010c1e0_0 .net "S0", 0 0, L_0x1201a34f0;  1 drivers
v0x12010c270_0 .net "S1", 0 0, L_0x12019f7f0;  1 drivers
v0x12010c300_0 .net *"_ivl_1", 0 0, L_0x1201a3560;  1 drivers
v0x12010c3c0_0 .net *"_ivl_11", 0 0, L_0x1201a3bd0;  1 drivers
v0x12010c470_0 .net *"_ivl_3", 0 0, L_0x1201a3600;  1 drivers
v0x12010c560_0 .net *"_ivl_5", 0 0, L_0x1201a3800;  1 drivers
v0x12010c610_0 .net *"_ivl_7", 0 0, L_0x1201a3950;  1 drivers
v0x12010c6c0_0 .net *"_ivl_9", 0 0, L_0x1201a3ac0;  1 drivers
v0x12010c770_0 .net "i0", 0 0, L_0x1180b01c0;  1 drivers
v0x12010c880_0 .net "i1", 0 0, L_0x1201a3ea0;  1 drivers
v0x12010c910_0 .net "i2", 0 0, L_0x1201a3f80;  1 drivers
v0x12010c9b0_0 .net "i3", 0 0, L_0x1201a4060;  1 drivers
v0x12010ca50_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x12010caf0_0 .net "w1", 0 0, L_0x1201a36a0;  1 drivers
v0x12010cb90_0 .net "w2", 0 0, L_0x1201a3790;  1 drivers
v0x12010cc30_0 .net "w3", 0 0, L_0x1201a38e0;  1 drivers
v0x12010ccd0_0 .net "w4", 0 0, L_0x1201a3a30;  1 drivers
v0x12010ce60_0 .net "y", 0 0, L_0x1201a3cb0;  1 drivers
L_0x1201a3560 .part L_0x1201bc240, 0, 1;
L_0x1201a3600 .part L_0x1201bc240, 1, 1;
L_0x1201a3800 .part L_0x1201bc240, 0, 1;
L_0x1201a3950 .part L_0x1201bc240, 1, 1;
L_0x1201a3ac0 .part L_0x1201bc240, 1, 1;
L_0x1201a3bd0 .part L_0x1201bc240, 0, 1;
S_0x12010cf60 .scope module, "mux6" "mux4x1" 2 237, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a4140 .functor NOT 1, L_0x1201a41b0, C4<0>, C4<0>, C4<0>;
L_0x1201a4290 .functor NOT 1, L_0x1201a4300, C4<0>, C4<0>, C4<0>;
L_0x1180b0208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a43e0 .functor AND 1, L_0x1180b0208, L_0x1201a4290, L_0x1201a4140, C4<1>;
L_0x1201a44d0 .functor AND 1, L_0x1201a4c70, L_0x1201a4290, L_0x1201a4540, C4<1>;
L_0x1201a4620 .functor AND 1, L_0x1201a4d50, L_0x1201a4690, L_0x1201a4140, C4<1>;
L_0x1201a4770 .functor AND 1, L_0x1201a4ec0, L_0x1201a4860, L_0x1201a4970, C4<1>;
L_0x1201a4a50 .functor OR 1, L_0x1201a43e0, L_0x1201a44d0, L_0x1201a4620, L_0x1201a4770;
v0x12010d160_0 .net "S0", 0 0, L_0x1201a4140;  1 drivers
v0x12010d1f0_0 .net "S1", 0 0, L_0x1201a4290;  1 drivers
v0x12010d280_0 .net *"_ivl_1", 0 0, L_0x1201a41b0;  1 drivers
v0x12010d340_0 .net *"_ivl_11", 0 0, L_0x1201a4970;  1 drivers
v0x12010d3f0_0 .net *"_ivl_3", 0 0, L_0x1201a4300;  1 drivers
v0x12010d4e0_0 .net *"_ivl_5", 0 0, L_0x1201a4540;  1 drivers
v0x12010d590_0 .net *"_ivl_7", 0 0, L_0x1201a4690;  1 drivers
v0x12010d640_0 .net *"_ivl_9", 0 0, L_0x1201a4860;  1 drivers
v0x12010d6f0_0 .net "i0", 0 0, L_0x1180b0208;  1 drivers
v0x12010d800_0 .net "i1", 0 0, L_0x1201a4c70;  1 drivers
v0x12010d890_0 .net "i2", 0 0, L_0x1201a4d50;  1 drivers
v0x12010d930_0 .net "i3", 0 0, L_0x1201a4ec0;  1 drivers
v0x12010d9d0_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x12010da70_0 .net "w1", 0 0, L_0x1201a43e0;  1 drivers
v0x12010db10_0 .net "w2", 0 0, L_0x1201a44d0;  1 drivers
v0x12010dbb0_0 .net "w3", 0 0, L_0x1201a4620;  1 drivers
v0x12010dc50_0 .net "w4", 0 0, L_0x1201a4770;  1 drivers
v0x12010dde0_0 .net "y", 0 0, L_0x1201a4a50;  1 drivers
L_0x1201a41b0 .part L_0x1201bc240, 0, 1;
L_0x1201a4300 .part L_0x1201bc240, 1, 1;
L_0x1201a4540 .part L_0x1201bc240, 0, 1;
L_0x1201a4690 .part L_0x1201bc240, 1, 1;
L_0x1201a4860 .part L_0x1201bc240, 1, 1;
L_0x1201a4970 .part L_0x1201bc240, 0, 1;
S_0x12010dee0 .scope module, "mux7" "mux4x1" 2 238, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x12018afd0 .functor NOT 1, L_0x1201a4fa0, C4<0>, C4<0>, C4<0>;
L_0x1201a5080 .functor NOT 1, L_0x1201a50f0, C4<0>, C4<0>, C4<0>;
L_0x1180b0250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a51d0 .functor AND 1, L_0x1180b0250, L_0x1201a5080, L_0x12018afd0, C4<1>;
L_0x1201a52c0 .functor AND 1, L_0x1201a5aa0, L_0x1201a5080, L_0x1201a5330, C4<1>;
L_0x1201a5410 .functor AND 1, L_0x1201a5be0, L_0x1201a5480, L_0x12018afd0, C4<1>;
L_0x1201a5560 .functor AND 1, L_0x1201a5c80, L_0x1201a5610, L_0x1201a5720, C4<1>;
L_0x1201a5800 .functor OR 1, L_0x1201a51d0, L_0x1201a52c0, L_0x1201a5410, L_0x1201a5560;
v0x12010e0e0_0 .net "S0", 0 0, L_0x12018afd0;  1 drivers
v0x12010e170_0 .net "S1", 0 0, L_0x1201a5080;  1 drivers
v0x12010e200_0 .net *"_ivl_1", 0 0, L_0x1201a4fa0;  1 drivers
v0x12010e2c0_0 .net *"_ivl_11", 0 0, L_0x1201a5720;  1 drivers
v0x12010e370_0 .net *"_ivl_3", 0 0, L_0x1201a50f0;  1 drivers
v0x12010e460_0 .net *"_ivl_5", 0 0, L_0x1201a5330;  1 drivers
v0x12010e510_0 .net *"_ivl_7", 0 0, L_0x1201a5480;  1 drivers
v0x12010e5c0_0 .net *"_ivl_9", 0 0, L_0x1201a5610;  1 drivers
v0x12010e670_0 .net "i0", 0 0, L_0x1180b0250;  1 drivers
v0x12010e780_0 .net "i1", 0 0, L_0x1201a5aa0;  1 drivers
v0x12010e810_0 .net "i2", 0 0, L_0x1201a5be0;  1 drivers
v0x12010e8b0_0 .net "i3", 0 0, L_0x1201a5c80;  1 drivers
v0x12010e950_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x12010e9f0_0 .net "w1", 0 0, L_0x1201a51d0;  1 drivers
v0x12010ea90_0 .net "w2", 0 0, L_0x1201a52c0;  1 drivers
v0x12010eb30_0 .net "w3", 0 0, L_0x1201a5410;  1 drivers
v0x12010ebd0_0 .net "w4", 0 0, L_0x1201a5560;  1 drivers
v0x12010ed60_0 .net "y", 0 0, L_0x1201a5800;  1 drivers
L_0x1201a4fa0 .part L_0x1201bc240, 0, 1;
L_0x1201a50f0 .part L_0x1201bc240, 1, 1;
L_0x1201a5330 .part L_0x1201bc240, 0, 1;
L_0x1201a5480 .part L_0x1201bc240, 1, 1;
L_0x1201a5610 .part L_0x1201bc240, 1, 1;
L_0x1201a5720 .part L_0x1201bc240, 0, 1;
S_0x12010ee60 .scope module, "mux8" "mux4x1" 2 239, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a5dd0 .functor NOT 1, L_0x1201a5b40, C4<0>, C4<0>, C4<0>;
L_0x1201a5e40 .functor NOT 1, L_0x1201a5eb0, C4<0>, C4<0>, C4<0>;
L_0x1180b0298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a5f90 .functor AND 1, L_0x1180b0298, L_0x1201a5e40, L_0x1201a5dd0, C4<1>;
L_0x1201a6080 .functor AND 1, L_0x1201a6850, L_0x1201a5e40, L_0x1201a60f0, C4<1>;
L_0x1201a61d0 .functor AND 1, L_0x1201a6930, L_0x1201a6290, L_0x1201a5dd0, C4<1>;
L_0x1201a6370 .functor AND 1, L_0x1201a6ad0, L_0x1201a6440, L_0x1201a6550, C4<1>;
L_0x1201a6630 .functor OR 1, L_0x1201a5f90, L_0x1201a6080, L_0x1201a61d0, L_0x1201a6370;
v0x12010f060_0 .net "S0", 0 0, L_0x1201a5dd0;  1 drivers
v0x12010f0f0_0 .net "S1", 0 0, L_0x1201a5e40;  1 drivers
v0x12010f180_0 .net *"_ivl_1", 0 0, L_0x1201a5b40;  1 drivers
v0x12010f240_0 .net *"_ivl_11", 0 0, L_0x1201a6550;  1 drivers
v0x12010f2f0_0 .net *"_ivl_3", 0 0, L_0x1201a5eb0;  1 drivers
v0x12010f3e0_0 .net *"_ivl_5", 0 0, L_0x1201a60f0;  1 drivers
v0x12010f490_0 .net *"_ivl_7", 0 0, L_0x1201a6290;  1 drivers
v0x12010f540_0 .net *"_ivl_9", 0 0, L_0x1201a6440;  1 drivers
v0x12010f5f0_0 .net "i0", 0 0, L_0x1180b0298;  1 drivers
v0x12010f700_0 .net "i1", 0 0, L_0x1201a6850;  1 drivers
v0x12010f790_0 .net "i2", 0 0, L_0x1201a6930;  1 drivers
v0x12010f830_0 .net "i3", 0 0, L_0x1201a6ad0;  1 drivers
v0x12010f8d0_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x12010f970_0 .net "w1", 0 0, L_0x1201a5f90;  1 drivers
v0x12010fa10_0 .net "w2", 0 0, L_0x1201a6080;  1 drivers
v0x12010fab0_0 .net "w3", 0 0, L_0x1201a61d0;  1 drivers
v0x12010fb50_0 .net "w4", 0 0, L_0x1201a6370;  1 drivers
v0x12010fce0_0 .net "y", 0 0, L_0x1201a6630;  1 drivers
L_0x1201a5b40 .part L_0x1201bc240, 0, 1;
L_0x1201a5eb0 .part L_0x1201bc240, 1, 1;
L_0x1201a60f0 .part L_0x1201bc240, 0, 1;
L_0x1201a6290 .part L_0x1201bc240, 1, 1;
L_0x1201a6440 .part L_0x1201bc240, 1, 1;
L_0x1201a6550 .part L_0x1201bc240, 0, 1;
S_0x12010fde0 .scope module, "mux9" "mux4x1" 2 241, 2 23 0, S_0x1200fd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201a5d20 .functor NOT 1, L_0x1201a6bb0, C4<0>, C4<0>, C4<0>;
L_0x1201a6c50 .functor NOT 1, L_0x1201a6cc0, C4<0>, C4<0>, C4<0>;
L_0x1180b02e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201a6da0 .functor AND 1, L_0x1180b02e0, L_0x1201a6c50, L_0x1201a5d20, C4<1>;
L_0x1201a6e90 .functor AND 1, L_0x1201a75f0, L_0x1201a6c50, L_0x1201a6f00, C4<1>;
L_0x1201a6fe0 .functor AND 1, L_0x1201a77a0, L_0x1201a7050, L_0x1201a5d20, C4<1>;
L_0x1201a7130 .functor AND 1, L_0x1201a6a10, L_0x1201a71e0, L_0x1201a72f0, C4<1>;
L_0x1201a73d0 .functor OR 1, L_0x1201a6da0, L_0x1201a6e90, L_0x1201a6fe0, L_0x1201a7130;
v0x12010ffe0_0 .net "S0", 0 0, L_0x1201a5d20;  1 drivers
v0x120110070_0 .net "S1", 0 0, L_0x1201a6c50;  1 drivers
v0x120110100_0 .net *"_ivl_1", 0 0, L_0x1201a6bb0;  1 drivers
v0x1201101c0_0 .net *"_ivl_11", 0 0, L_0x1201a72f0;  1 drivers
v0x120110270_0 .net *"_ivl_3", 0 0, L_0x1201a6cc0;  1 drivers
v0x120110360_0 .net *"_ivl_5", 0 0, L_0x1201a6f00;  1 drivers
v0x120110410_0 .net *"_ivl_7", 0 0, L_0x1201a7050;  1 drivers
v0x1201104c0_0 .net *"_ivl_9", 0 0, L_0x1201a71e0;  1 drivers
v0x120110570_0 .net "i0", 0 0, L_0x1180b02e0;  1 drivers
v0x120110680_0 .net "i1", 0 0, L_0x1201a75f0;  1 drivers
v0x120110710_0 .net "i2", 0 0, L_0x1201a77a0;  1 drivers
v0x1201107b0_0 .net "i3", 0 0, L_0x1201a6a10;  1 drivers
v0x120110850_0 .net "select", 1 0, L_0x1201bc240;  alias, 1 drivers
v0x1201108f0_0 .net "w1", 0 0, L_0x1201a6da0;  1 drivers
v0x120110990_0 .net "w2", 0 0, L_0x1201a6e90;  1 drivers
v0x120110a30_0 .net "w3", 0 0, L_0x1201a6fe0;  1 drivers
v0x120110ad0_0 .net "w4", 0 0, L_0x1201a7130;  1 drivers
v0x120110c60_0 .net "y", 0 0, L_0x1201a73d0;  1 drivers
L_0x1201a6bb0 .part L_0x1201bc240, 0, 1;
L_0x1201a6cc0 .part L_0x1201bc240, 1, 1;
L_0x1201a6f00 .part L_0x1201bc240, 0, 1;
L_0x1201a7050 .part L_0x1201bc240, 1, 1;
L_0x1201a71e0 .part L_0x1201bc240, 1, 1;
L_0x1201a72f0 .part L_0x1201bc240, 0, 1;
S_0x120111290 .scope module, "mux2" "mux4x1_16bit" 2 158, 2 226 0, S_0x1200fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i0";
    .port_info 1 /INPUT 16 "i1";
    .port_info 2 /INPUT 16 "i2";
    .port_info 3 /INPUT 16 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 16 "y";
L_0x1180b09e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120120f20_0 .net "i0", 15 0, L_0x1180b09e8;  1 drivers
v0x120120fb0_0 .net "i1", 15 0, L_0x12018aea0;  alias, 1 drivers
v0x120121040_0 .net "i2", 15 0, L_0x1201951c0;  alias, 1 drivers
v0x1201210d0_0 .net "i3", 15 0, L_0x12019f6c0;  alias, 1 drivers
v0x120121180_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x120119db0_0 .net "y", 15 0, L_0x1201bb400;  alias, 1 drivers
L_0x1201aeb30 .part L_0x12018aea0, 0, 1;
L_0x1201aec10 .part L_0x1201951c0, 0, 1;
L_0x1201aecf0 .part L_0x12019f6c0, 0, 1;
L_0x1201af820 .part L_0x12018aea0, 1, 1;
L_0x1201af900 .part L_0x1201951c0, 1, 1;
L_0x1201af9e0 .part L_0x12019f6c0, 1, 1;
L_0x1201b0380 .part L_0x12018aea0, 2, 1;
L_0x1201b04a0 .part L_0x1201951c0, 2, 1;
L_0x1201b0580 .part L_0x12019f6c0, 2, 1;
L_0x1201b1110 .part L_0x12018aea0, 3, 1;
L_0x1201b11f0 .part L_0x1201951c0, 3, 1;
L_0x1201b1330 .part L_0x12019f6c0, 3, 1;
L_0x1201b1ee0 .part L_0x12018aea0, 4, 1;
L_0x1201b2030 .part L_0x1201951c0, 4, 1;
L_0x1201b2110 .part L_0x12019f6c0, 4, 1;
L_0x1201b2c90 .part L_0x12018aea0, 5, 1;
L_0x1201b2d70 .part L_0x1201951c0, 5, 1;
L_0x1201b2ee0 .part L_0x12019f6c0, 5, 1;
L_0x1201b3a00 .part L_0x12018aea0, 6, 1;
L_0x1201b3b80 .part L_0x1201951c0, 6, 1;
L_0x1201b3c60 .part L_0x12019f6c0, 6, 1;
L_0x1201b4830 .part L_0x12018aea0, 7, 1;
L_0x1201b4910 .part L_0x1201951c0, 7, 1;
L_0x1201b4ab0 .part L_0x12019f6c0, 7, 1;
L_0x1201b55d0 .part L_0x12018aea0, 8, 1;
L_0x1201b5780 .part L_0x1201951c0, 8, 1;
L_0x1201b49f0 .part L_0x12019f6c0, 8, 1;
L_0x1201b6360 .part L_0x12018aea0, 9, 1;
L_0x1201b6440 .part L_0x1201951c0, 9, 1;
L_0x1201b6610 .part L_0x12019f6c0, 9, 1;
L_0x1201b7130 .part L_0x12018aea0, 10, 1;
L_0x1201b7310 .part L_0x1201951c0, 10, 1;
L_0x1201b6520 .part L_0x12019f6c0, 10, 1;
L_0x1201b7f00 .part L_0x12018aea0, 11, 1;
L_0x1201aa000 .part L_0x1201951c0, 11, 1;
L_0x1201b73f0 .part L_0x12019f6c0, 11, 1;
L_0x1201b8630 .part L_0x12018aea0, 12, 1;
L_0x1201aa0e0 .part L_0x1201951c0, 12, 1;
L_0x1201b8840 .part L_0x12019f6c0, 12, 1;
L_0x1201acaf0 .part L_0x12018aea0, 13, 1;
L_0x1201b9640 .part L_0x1201951c0, 13, 1;
L_0x1201b88e0 .part L_0x12019f6c0, 13, 1;
L_0x1201ba290 .part L_0x12018aea0, 14, 1;
L_0x1201b9720 .part L_0x1201951c0, 14, 1;
L_0x1201ba4d0 .part L_0x12019f6c0, 14, 1;
L_0x1201bb0c0 .part L_0x12018aea0, 15, 1;
L_0x1201bb1a0 .part L_0x1201951c0, 15, 1;
L_0x1201ba570 .part L_0x12019f6c0, 15, 1;
LS_0x1201bb400_0_0 .concat8 [ 1 1 1 1], L_0x1201ae940, L_0x1201af630, L_0x1201b0190, L_0x1201b0f20;
LS_0x1201bb400_0_4 .concat8 [ 1 1 1 1], L_0x1201b1cc0, L_0x1201b2a70, L_0x1201b3820, L_0x1201b4610;
LS_0x1201bb400_0_8 .concat8 [ 1 1 1 1], L_0x1201b53b0, L_0x1201b6170, L_0x1201b6f10, L_0x1201b7ce0;
LS_0x1201bb400_0_12 .concat8 [ 1 1 1 1], L_0x1201b8440, L_0x1201b9220, L_0x1201ba0e0, L_0x1201baea0;
L_0x1201bb400 .concat8 [ 4 4 4 4], LS_0x1201bb400_0_0, LS_0x1201bb400_0_4, LS_0x1201bb400_0_8, LS_0x1201bb400_0_12;
S_0x120111500 .scope module, "mux1" "mux4x1" 2 231, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201adaf0 .functor NOT 1, L_0x1201adb60, C4<0>, C4<0>, C4<0>;
L_0x1201adc00 .functor NOT 1, L_0x1201ae2a0, C4<0>, C4<0>, C4<0>;
L_0x1180b0568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201ae380 .functor AND 1, L_0x1180b0568, L_0x1201adc00, L_0x1201adaf0, C4<1>;
L_0x1201ae470 .functor AND 1, L_0x1201aeb30, L_0x1201adc00, L_0x1201ae4e0, C4<1>;
L_0x1201ae5c0 .functor AND 1, L_0x1201aec10, L_0x1201ae630, L_0x1201adaf0, C4<1>;
L_0x1201ae710 .functor AND 1, L_0x1201aecf0, L_0x1201ae780, L_0x1201ae860, C4<1>;
L_0x1201ae940 .functor OR 1, L_0x1201ae380, L_0x1201ae470, L_0x1201ae5c0, L_0x1201ae710;
v0x120111780_0 .net "S0", 0 0, L_0x1201adaf0;  1 drivers
v0x120111830_0 .net "S1", 0 0, L_0x1201adc00;  1 drivers
v0x1201118d0_0 .net *"_ivl_1", 0 0, L_0x1201adb60;  1 drivers
v0x120111990_0 .net *"_ivl_11", 0 0, L_0x1201ae860;  1 drivers
v0x120111a40_0 .net *"_ivl_3", 0 0, L_0x1201ae2a0;  1 drivers
v0x120111b30_0 .net *"_ivl_5", 0 0, L_0x1201ae4e0;  1 drivers
v0x120111be0_0 .net *"_ivl_7", 0 0, L_0x1201ae630;  1 drivers
v0x120111c90_0 .net *"_ivl_9", 0 0, L_0x1201ae780;  1 drivers
v0x120111d40_0 .net "i0", 0 0, L_0x1180b0568;  1 drivers
v0x120111e50_0 .net "i1", 0 0, L_0x1201aeb30;  1 drivers
v0x120111ee0_0 .net "i2", 0 0, L_0x1201aec10;  1 drivers
v0x120111f80_0 .net "i3", 0 0, L_0x1201aecf0;  1 drivers
v0x120112020_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x1201120d0_0 .net "w1", 0 0, L_0x1201ae380;  1 drivers
v0x120112170_0 .net "w2", 0 0, L_0x1201ae470;  1 drivers
v0x120112210_0 .net "w3", 0 0, L_0x1201ae5c0;  1 drivers
v0x1201122b0_0 .net "w4", 0 0, L_0x1201ae710;  1 drivers
v0x120112440_0 .net "y", 0 0, L_0x1201ae940;  1 drivers
L_0x1201adb60 .part L_0x1201bc2e0, 0, 1;
L_0x1201ae2a0 .part L_0x1201bc2e0, 1, 1;
L_0x1201ae4e0 .part L_0x1201bc2e0, 0, 1;
L_0x1201ae630 .part L_0x1201bc2e0, 1, 1;
L_0x1201ae780 .part L_0x1201bc2e0, 1, 1;
L_0x1201ae860 .part L_0x1201bc2e0, 0, 1;
S_0x120112540 .scope module, "mux10" "mux4x1" 2 242, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201b5980 .functor NOT 1, L_0x1201b56b0, C4<0>, C4<0>, C4<0>;
L_0x1201b5a30 .functor NOT 1, L_0x1201b5aa0, C4<0>, C4<0>, C4<0>;
L_0x1180b07f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201b5b80 .functor AND 1, L_0x1180b07f0, L_0x1201b5a30, L_0x1201b5980, C4<1>;
L_0x1201b5c70 .functor AND 1, L_0x1201b6360, L_0x1201b5a30, L_0x1201b5ce0, C4<1>;
L_0x1201b5dc0 .functor AND 1, L_0x1201b6440, L_0x1201b5e30, L_0x1201b5980, C4<1>;
L_0x1201b5f10 .functor AND 1, L_0x1201b6610, L_0x1201b5f80, L_0x1201b6090, C4<1>;
L_0x1201b6170 .functor OR 1, L_0x1201b5b80, L_0x1201b5c70, L_0x1201b5dc0, L_0x1201b5f10;
v0x120112740_0 .net "S0", 0 0, L_0x1201b5980;  1 drivers
v0x1201127d0_0 .net "S1", 0 0, L_0x1201b5a30;  1 drivers
v0x120112860_0 .net *"_ivl_1", 0 0, L_0x1201b56b0;  1 drivers
v0x120112920_0 .net *"_ivl_11", 0 0, L_0x1201b6090;  1 drivers
v0x1201129d0_0 .net *"_ivl_3", 0 0, L_0x1201b5aa0;  1 drivers
v0x120112ac0_0 .net *"_ivl_5", 0 0, L_0x1201b5ce0;  1 drivers
v0x120112b70_0 .net *"_ivl_7", 0 0, L_0x1201b5e30;  1 drivers
v0x120112c20_0 .net *"_ivl_9", 0 0, L_0x1201b5f80;  1 drivers
v0x120112cd0_0 .net "i0", 0 0, L_0x1180b07f0;  1 drivers
v0x120112de0_0 .net "i1", 0 0, L_0x1201b6360;  1 drivers
v0x120112e70_0 .net "i2", 0 0, L_0x1201b6440;  1 drivers
v0x120112f10_0 .net "i3", 0 0, L_0x1201b6610;  1 drivers
v0x120112fb0_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x120113070_0 .net "w1", 0 0, L_0x1201b5b80;  1 drivers
v0x120113100_0 .net "w2", 0 0, L_0x1201b5c70;  1 drivers
v0x120113190_0 .net "w3", 0 0, L_0x1201b5dc0;  1 drivers
v0x120113220_0 .net "w4", 0 0, L_0x1201b5f10;  1 drivers
v0x1201133b0_0 .net "y", 0 0, L_0x1201b6170;  1 drivers
L_0x1201b56b0 .part L_0x1201bc2e0, 0, 1;
L_0x1201b5aa0 .part L_0x1201bc2e0, 1, 1;
L_0x1201b5ce0 .part L_0x1201bc2e0, 0, 1;
L_0x1201b5e30 .part L_0x1201bc2e0, 1, 1;
L_0x1201b5f80 .part L_0x1201bc2e0, 1, 1;
L_0x1201b6090 .part L_0x1201bc2e0, 0, 1;
S_0x1201134d0 .scope module, "mux11" "mux4x1" 2 243, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201b58a0 .functor NOT 1, L_0x1201b66f0, C4<0>, C4<0>, C4<0>;
L_0x1201b6790 .functor NOT 1, L_0x1201b6800, C4<0>, C4<0>, C4<0>;
L_0x1180b0838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201b68e0 .functor AND 1, L_0x1180b0838, L_0x1201b6790, L_0x1201b58a0, C4<1>;
L_0x1201b69d0 .functor AND 1, L_0x1201b7130, L_0x1201b6790, L_0x1201b6a40, C4<1>;
L_0x1201b6b20 .functor AND 1, L_0x1201b7310, L_0x1201b6b90, L_0x1201b58a0, C4<1>;
L_0x1201b6c70 .functor AND 1, L_0x1201b6520, L_0x1201b6d20, L_0x1201b6e30, C4<1>;
L_0x1201b6f10 .functor OR 1, L_0x1201b68e0, L_0x1201b69d0, L_0x1201b6b20, L_0x1201b6c70;
v0x1201136d0_0 .net "S0", 0 0, L_0x1201b58a0;  1 drivers
v0x120113760_0 .net "S1", 0 0, L_0x1201b6790;  1 drivers
v0x120113800_0 .net *"_ivl_1", 0 0, L_0x1201b66f0;  1 drivers
v0x1201138c0_0 .net *"_ivl_11", 0 0, L_0x1201b6e30;  1 drivers
v0x120113970_0 .net *"_ivl_3", 0 0, L_0x1201b6800;  1 drivers
v0x120113a60_0 .net *"_ivl_5", 0 0, L_0x1201b6a40;  1 drivers
v0x120113b10_0 .net *"_ivl_7", 0 0, L_0x1201b6b90;  1 drivers
v0x120113bc0_0 .net *"_ivl_9", 0 0, L_0x1201b6d20;  1 drivers
v0x120113c70_0 .net "i0", 0 0, L_0x1180b0838;  1 drivers
v0x120113d80_0 .net "i1", 0 0, L_0x1201b7130;  1 drivers
v0x120113e10_0 .net "i2", 0 0, L_0x1201b7310;  1 drivers
v0x120113eb0_0 .net "i3", 0 0, L_0x1201b6520;  1 drivers
v0x120113f50_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x120113ff0_0 .net "w1", 0 0, L_0x1201b68e0;  1 drivers
v0x120114090_0 .net "w2", 0 0, L_0x1201b69d0;  1 drivers
v0x120114130_0 .net "w3", 0 0, L_0x1201b6b20;  1 drivers
v0x1201141d0_0 .net "w4", 0 0, L_0x1201b6c70;  1 drivers
v0x120114360_0 .net "y", 0 0, L_0x1201b6f10;  1 drivers
L_0x1201b66f0 .part L_0x1201bc2e0, 0, 1;
L_0x1201b6800 .part L_0x1201bc2e0, 1, 1;
L_0x1201b6a40 .part L_0x1201bc2e0, 0, 1;
L_0x1201b6b90 .part L_0x1201bc2e0, 1, 1;
L_0x1201b6d20 .part L_0x1201bc2e0, 1, 1;
L_0x1201b6e30 .part L_0x1201bc2e0, 0, 1;
S_0x120114480 .scope module, "mux12" "mux4x1" 2 244, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201b7210 .functor NOT 1, L_0x1201b7500, C4<0>, C4<0>, C4<0>;
L_0x1201b75a0 .functor NOT 1, L_0x1201b7610, C4<0>, C4<0>, C4<0>;
L_0x1180b0880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201b76b0 .functor AND 1, L_0x1180b0880, L_0x1201b75a0, L_0x1201b7210, C4<1>;
L_0x1201b77a0 .functor AND 1, L_0x1201b7f00, L_0x1201b75a0, L_0x1201b7810, C4<1>;
L_0x1201b78f0 .functor AND 1, L_0x1201aa000, L_0x1201b7960, L_0x1201b7210, C4<1>;
L_0x1201b7a40 .functor AND 1, L_0x1201b73f0, L_0x1201b7af0, L_0x1201b7c00, C4<1>;
L_0x1201b7ce0 .functor OR 1, L_0x1201b76b0, L_0x1201b77a0, L_0x1201b78f0, L_0x1201b7a40;
v0x120114680_0 .net "S0", 0 0, L_0x1201b7210;  1 drivers
v0x120114710_0 .net "S1", 0 0, L_0x1201b75a0;  1 drivers
v0x1201147a0_0 .net *"_ivl_1", 0 0, L_0x1201b7500;  1 drivers
v0x120114860_0 .net *"_ivl_11", 0 0, L_0x1201b7c00;  1 drivers
v0x120114910_0 .net *"_ivl_3", 0 0, L_0x1201b7610;  1 drivers
v0x120114a00_0 .net *"_ivl_5", 0 0, L_0x1201b7810;  1 drivers
v0x120114ab0_0 .net *"_ivl_7", 0 0, L_0x1201b7960;  1 drivers
v0x120114b60_0 .net *"_ivl_9", 0 0, L_0x1201b7af0;  1 drivers
v0x120114c10_0 .net "i0", 0 0, L_0x1180b0880;  1 drivers
v0x120114d20_0 .net "i1", 0 0, L_0x1201b7f00;  1 drivers
v0x120114db0_0 .net "i2", 0 0, L_0x1201aa000;  1 drivers
v0x120114e50_0 .net "i3", 0 0, L_0x1201b73f0;  1 drivers
v0x120114ef0_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x120114f90_0 .net "w1", 0 0, L_0x1201b76b0;  1 drivers
v0x120115030_0 .net "w2", 0 0, L_0x1201b77a0;  1 drivers
v0x1201150d0_0 .net "w3", 0 0, L_0x1201b78f0;  1 drivers
v0x120115170_0 .net "w4", 0 0, L_0x1201b7a40;  1 drivers
v0x120115300_0 .net "y", 0 0, L_0x1201b7ce0;  1 drivers
L_0x1201b7500 .part L_0x1201bc2e0, 0, 1;
L_0x1201b7610 .part L_0x1201bc2e0, 1, 1;
L_0x1201b7810 .part L_0x1201bc2e0, 0, 1;
L_0x1201b7960 .part L_0x1201bc2e0, 1, 1;
L_0x1201b7af0 .part L_0x1201bc2e0, 1, 1;
L_0x1201b7c00 .part L_0x1201bc2e0, 0, 1;
S_0x120115400 .scope module, "mux13" "mux4x1" 2 246, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201aa520 .functor NOT 1, L_0x1201aa590, C4<0>, C4<0>, C4<0>;
L_0x1201aa670 .functor NOT 1, L_0x1201aa200, C4<0>, C4<0>, C4<0>;
L_0x1180b08c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201aa2a0 .functor AND 1, L_0x1180b08c8, L_0x1201aa670, L_0x1201aa520, C4<1>;
L_0x1201aa390 .functor AND 1, L_0x1201b8630, L_0x1201aa670, L_0x1201b7fe0, C4<1>;
L_0x1201b80c0 .functor AND 1, L_0x1201aa0e0, L_0x1201b8130, L_0x1201aa520, C4<1>;
L_0x1201b8210 .functor AND 1, L_0x1201b8840, L_0x1201b8280, L_0x1201b8360, C4<1>;
L_0x1201b8440 .functor OR 1, L_0x1201aa2a0, L_0x1201aa390, L_0x1201b80c0, L_0x1201b8210;
v0x120115640_0 .net "S0", 0 0, L_0x1201aa520;  1 drivers
v0x1201156d0_0 .net "S1", 0 0, L_0x1201aa670;  1 drivers
v0x120115760_0 .net *"_ivl_1", 0 0, L_0x1201aa590;  1 drivers
v0x120115800_0 .net *"_ivl_11", 0 0, L_0x1201b8360;  1 drivers
v0x1201158b0_0 .net *"_ivl_3", 0 0, L_0x1201aa200;  1 drivers
v0x1201159a0_0 .net *"_ivl_5", 0 0, L_0x1201b7fe0;  1 drivers
v0x120115a50_0 .net *"_ivl_7", 0 0, L_0x1201b8130;  1 drivers
v0x120115b00_0 .net *"_ivl_9", 0 0, L_0x1201b8280;  1 drivers
v0x120115bb0_0 .net "i0", 0 0, L_0x1180b08c8;  1 drivers
v0x120115cc0_0 .net "i1", 0 0, L_0x1201b8630;  1 drivers
v0x120115d50_0 .net "i2", 0 0, L_0x1201aa0e0;  1 drivers
v0x120115df0_0 .net "i3", 0 0, L_0x1201b8840;  1 drivers
v0x120115e90_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x120115fb0_0 .net "w1", 0 0, L_0x1201aa2a0;  1 drivers
v0x120116040_0 .net "w2", 0 0, L_0x1201aa390;  1 drivers
v0x1201160d0_0 .net "w3", 0 0, L_0x1201b80c0;  1 drivers
v0x120116160_0 .net "w4", 0 0, L_0x1201b8210;  1 drivers
v0x1201162f0_0 .net "y", 0 0, L_0x1201b8440;  1 drivers
L_0x1201aa590 .part L_0x1201bc2e0, 0, 1;
L_0x1201aa200 .part L_0x1201bc2e0, 1, 1;
L_0x1201b7fe0 .part L_0x1201bc2e0, 0, 1;
L_0x1201b8130 .part L_0x1201bc2e0, 1, 1;
L_0x1201b8280 .part L_0x1201bc2e0, 1, 1;
L_0x1201b8360 .part L_0x1201bc2e0, 0, 1;
S_0x1201163e0 .scope module, "mux14" "mux4x1" 2 247, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201b8710 .functor NOT 1, L_0x1201b8780, C4<0>, C4<0>, C4<0>;
L_0x1201b8a60 .functor NOT 1, L_0x1201b8ad0, C4<0>, C4<0>, C4<0>;
L_0x1180b0910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201b8bb0 .functor AND 1, L_0x1180b0910, L_0x1201b8a60, L_0x1201b8710, C4<1>;
L_0x1201b8ca0 .functor AND 1, L_0x1201acaf0, L_0x1201b8a60, L_0x1201b8d10, C4<1>;
L_0x1201b8df0 .functor AND 1, L_0x1201b9640, L_0x1201b8e60, L_0x1201b8710, C4<1>;
L_0x1201b8f40 .functor AND 1, L_0x1201b88e0, L_0x1201b9030, L_0x1201b9140, C4<1>;
L_0x1201b9220 .functor OR 1, L_0x1201b8bb0, L_0x1201b8ca0, L_0x1201b8df0, L_0x1201b8f40;
v0x1201165e0_0 .net "S0", 0 0, L_0x1201b8710;  1 drivers
v0x120116670_0 .net "S1", 0 0, L_0x1201b8a60;  1 drivers
v0x120116700_0 .net *"_ivl_1", 0 0, L_0x1201b8780;  1 drivers
v0x1201167c0_0 .net *"_ivl_11", 0 0, L_0x1201b9140;  1 drivers
v0x120116870_0 .net *"_ivl_3", 0 0, L_0x1201b8ad0;  1 drivers
v0x120116960_0 .net *"_ivl_5", 0 0, L_0x1201b8d10;  1 drivers
v0x120116a10_0 .net *"_ivl_7", 0 0, L_0x1201b8e60;  1 drivers
v0x120116ac0_0 .net *"_ivl_9", 0 0, L_0x1201b9030;  1 drivers
v0x120116b70_0 .net "i0", 0 0, L_0x1180b0910;  1 drivers
v0x120116c80_0 .net "i1", 0 0, L_0x1201acaf0;  1 drivers
v0x120116d10_0 .net "i2", 0 0, L_0x1201b9640;  1 drivers
v0x120116db0_0 .net "i3", 0 0, L_0x1201b88e0;  1 drivers
v0x120116e50_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x120116ef0_0 .net "w1", 0 0, L_0x1201b8bb0;  1 drivers
v0x120116f90_0 .net "w2", 0 0, L_0x1201b8ca0;  1 drivers
v0x120117030_0 .net "w3", 0 0, L_0x1201b8df0;  1 drivers
v0x1201170d0_0 .net "w4", 0 0, L_0x1201b8f40;  1 drivers
v0x120117260_0 .net "y", 0 0, L_0x1201b9220;  1 drivers
L_0x1201b8780 .part L_0x1201bc2e0, 0, 1;
L_0x1201b8ad0 .part L_0x1201bc2e0, 1, 1;
L_0x1201b8d10 .part L_0x1201bc2e0, 0, 1;
L_0x1201b8e60 .part L_0x1201bc2e0, 1, 1;
L_0x1201b9030 .part L_0x1201bc2e0, 1, 1;
L_0x1201b9140 .part L_0x1201bc2e0, 0, 1;
S_0x120117360 .scope module, "mux15" "mux4x1" 2 248, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201b9870 .functor NOT 1, L_0x1201b98e0, C4<0>, C4<0>, C4<0>;
L_0x1201b9980 .functor NOT 1, L_0x1201b99f0, C4<0>, C4<0>, C4<0>;
L_0x1180b0958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201b9ad0 .functor AND 1, L_0x1180b0958, L_0x1201b9980, L_0x1201b9870, C4<1>;
L_0x1201b9bc0 .functor AND 1, L_0x1201ba290, L_0x1201b9980, L_0x1201b9c30, C4<1>;
L_0x1201b9d10 .functor AND 1, L_0x1201b9720, L_0x1201b9d80, L_0x1201b9870, C4<1>;
L_0x1201b9e60 .functor AND 1, L_0x1201ba4d0, L_0x1201b9ef0, L_0x1201ba000, C4<1>;
L_0x1201ba0e0 .functor OR 1, L_0x1201b9ad0, L_0x1201b9bc0, L_0x1201b9d10, L_0x1201b9e60;
v0x120117560_0 .net "S0", 0 0, L_0x1201b9870;  1 drivers
v0x1201175f0_0 .net "S1", 0 0, L_0x1201b9980;  1 drivers
v0x120117680_0 .net *"_ivl_1", 0 0, L_0x1201b98e0;  1 drivers
v0x120117740_0 .net *"_ivl_11", 0 0, L_0x1201ba000;  1 drivers
v0x1201177f0_0 .net *"_ivl_3", 0 0, L_0x1201b99f0;  1 drivers
v0x1201178e0_0 .net *"_ivl_5", 0 0, L_0x1201b9c30;  1 drivers
v0x120117990_0 .net *"_ivl_7", 0 0, L_0x1201b9d80;  1 drivers
v0x120117a40_0 .net *"_ivl_9", 0 0, L_0x1201b9ef0;  1 drivers
v0x120117af0_0 .net "i0", 0 0, L_0x1180b0958;  1 drivers
v0x120117c00_0 .net "i1", 0 0, L_0x1201ba290;  1 drivers
v0x120117c90_0 .net "i2", 0 0, L_0x1201b9720;  1 drivers
v0x120117d30_0 .net "i3", 0 0, L_0x1201ba4d0;  1 drivers
v0x120117dd0_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x120117e70_0 .net "w1", 0 0, L_0x1201b9ad0;  1 drivers
v0x120117f10_0 .net "w2", 0 0, L_0x1201b9bc0;  1 drivers
v0x120117fb0_0 .net "w3", 0 0, L_0x1201b9d10;  1 drivers
v0x120118050_0 .net "w4", 0 0, L_0x1201b9e60;  1 drivers
v0x1201181e0_0 .net "y", 0 0, L_0x1201ba0e0;  1 drivers
L_0x1201b98e0 .part L_0x1201bc2e0, 0, 1;
L_0x1201b99f0 .part L_0x1201bc2e0, 1, 1;
L_0x1201b9c30 .part L_0x1201bc2e0, 0, 1;
L_0x1201b9d80 .part L_0x1201bc2e0, 1, 1;
L_0x1201b9ef0 .part L_0x1201bc2e0, 1, 1;
L_0x1201ba000 .part L_0x1201bc2e0, 0, 1;
S_0x1201182e0 .scope module, "mux16" "mux4x1" 2 249, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201ba370 .functor NOT 1, L_0x1201ba3e0, C4<0>, C4<0>, C4<0>;
L_0x1201ba6e0 .functor NOT 1, L_0x1201ba750, C4<0>, C4<0>, C4<0>;
L_0x1180b09a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201ba830 .functor AND 1, L_0x1180b09a0, L_0x1201ba6e0, L_0x1201ba370, C4<1>;
L_0x1201ba920 .functor AND 1, L_0x1201bb0c0, L_0x1201ba6e0, L_0x1201ba990, C4<1>;
L_0x1201baa70 .functor AND 1, L_0x1201bb1a0, L_0x1201baae0, L_0x1201ba370, C4<1>;
L_0x1201babc0 .functor AND 1, L_0x1201ba570, L_0x1201bacb0, L_0x1201badc0, C4<1>;
L_0x1201baea0 .functor OR 1, L_0x1201ba830, L_0x1201ba920, L_0x1201baa70, L_0x1201babc0;
v0x1201184e0_0 .net "S0", 0 0, L_0x1201ba370;  1 drivers
v0x120118570_0 .net "S1", 0 0, L_0x1201ba6e0;  1 drivers
v0x120118600_0 .net *"_ivl_1", 0 0, L_0x1201ba3e0;  1 drivers
v0x1201186c0_0 .net *"_ivl_11", 0 0, L_0x1201badc0;  1 drivers
v0x120118770_0 .net *"_ivl_3", 0 0, L_0x1201ba750;  1 drivers
v0x120118860_0 .net *"_ivl_5", 0 0, L_0x1201ba990;  1 drivers
v0x120118910_0 .net *"_ivl_7", 0 0, L_0x1201baae0;  1 drivers
v0x1201189c0_0 .net *"_ivl_9", 0 0, L_0x1201bacb0;  1 drivers
v0x120118a70_0 .net "i0", 0 0, L_0x1180b09a0;  1 drivers
v0x120118b80_0 .net "i1", 0 0, L_0x1201bb0c0;  1 drivers
v0x120118c10_0 .net "i2", 0 0, L_0x1201bb1a0;  1 drivers
v0x120118cb0_0 .net "i3", 0 0, L_0x1201ba570;  1 drivers
v0x120118d50_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x120118df0_0 .net "w1", 0 0, L_0x1201ba830;  1 drivers
v0x120118e90_0 .net "w2", 0 0, L_0x1201ba920;  1 drivers
v0x120118f30_0 .net "w3", 0 0, L_0x1201baa70;  1 drivers
v0x120118fd0_0 .net "w4", 0 0, L_0x1201babc0;  1 drivers
v0x120119160_0 .net "y", 0 0, L_0x1201baea0;  1 drivers
L_0x1201ba3e0 .part L_0x1201bc2e0, 0, 1;
L_0x1201ba750 .part L_0x1201bc2e0, 1, 1;
L_0x1201ba990 .part L_0x1201bc2e0, 0, 1;
L_0x1201baae0 .part L_0x1201bc2e0, 1, 1;
L_0x1201bacb0 .part L_0x1201bc2e0, 1, 1;
L_0x1201badc0 .part L_0x1201bc2e0, 0, 1;
S_0x120119260 .scope module, "mux2" "mux4x1" 2 232, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201aedd0 .functor NOT 1, L_0x1201aee40, C4<0>, C4<0>, C4<0>;
L_0x1201aef20 .functor NOT 1, L_0x1201aef90, C4<0>, C4<0>, C4<0>;
L_0x1180b05b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201af070 .functor AND 1, L_0x1180b05b0, L_0x1201aef20, L_0x1201aedd0, C4<1>;
L_0x1201af160 .functor AND 1, L_0x1201af820, L_0x1201aef20, L_0x1201af1d0, C4<1>;
L_0x1201af2b0 .functor AND 1, L_0x1201af900, L_0x1201af320, L_0x1201aedd0, C4<1>;
L_0x1201af400 .functor AND 1, L_0x1201af9e0, L_0x1201af470, L_0x1201af550, C4<1>;
L_0x1201af630 .functor OR 1, L_0x1201af070, L_0x1201af160, L_0x1201af2b0, L_0x1201af400;
v0x1201194e0_0 .net "S0", 0 0, L_0x1201aedd0;  1 drivers
v0x120119570_0 .net "S1", 0 0, L_0x1201aef20;  1 drivers
v0x120119600_0 .net *"_ivl_1", 0 0, L_0x1201aee40;  1 drivers
v0x120119690_0 .net *"_ivl_11", 0 0, L_0x1201af550;  1 drivers
v0x120119730_0 .net *"_ivl_3", 0 0, L_0x1201aef90;  1 drivers
v0x120119820_0 .net *"_ivl_5", 0 0, L_0x1201af1d0;  1 drivers
v0x1201198d0_0 .net *"_ivl_7", 0 0, L_0x1201af320;  1 drivers
v0x120119980_0 .net *"_ivl_9", 0 0, L_0x1201af470;  1 drivers
v0x120119a30_0 .net "i0", 0 0, L_0x1180b05b0;  1 drivers
v0x120119b40_0 .net "i1", 0 0, L_0x1201af820;  1 drivers
v0x120119bd0_0 .net "i2", 0 0, L_0x1201af900;  1 drivers
v0x120119c70_0 .net "i3", 0 0, L_0x1201af9e0;  1 drivers
v0x120119d10_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x120119eb0_0 .net "w1", 0 0, L_0x1201af070;  1 drivers
v0x120119f40_0 .net "w2", 0 0, L_0x1201af160;  1 drivers
v0x120119fd0_0 .net "w3", 0 0, L_0x1201af2b0;  1 drivers
v0x12011a060_0 .net "w4", 0 0, L_0x1201af400;  1 drivers
v0x12011a1f0_0 .net "y", 0 0, L_0x1201af630;  1 drivers
L_0x1201aee40 .part L_0x1201bc2e0, 0, 1;
L_0x1201aef90 .part L_0x1201bc2e0, 1, 1;
L_0x1201af1d0 .part L_0x1201bc2e0, 0, 1;
L_0x1201af320 .part L_0x1201bc2e0, 1, 1;
L_0x1201af470 .part L_0x1201bc2e0, 1, 1;
L_0x1201af550 .part L_0x1201bc2e0, 0, 1;
S_0x12011a2a0 .scope module, "mux3" "mux4x1" 2 233, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201afac0 .functor NOT 1, L_0x1201afb30, C4<0>, C4<0>, C4<0>;
L_0x1201afc10 .functor NOT 1, L_0x1201afc80, C4<0>, C4<0>, C4<0>;
L_0x1180b05f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201afd60 .functor AND 1, L_0x1180b05f8, L_0x1201afc10, L_0x1201afac0, C4<1>;
L_0x1201afe50 .functor AND 1, L_0x1201b0380, L_0x1201afc10, L_0x1201afec0, C4<1>;
L_0x120121250 .functor AND 1, L_0x1201b04a0, L_0x1201212c0, L_0x1201afac0, C4<1>;
L_0x1201213a0 .functor AND 1, L_0x1201b0580, L_0x1201affa0, L_0x1201b00b0, C4<1>;
L_0x1201b0190 .functor OR 1, L_0x1201afd60, L_0x1201afe50, L_0x120121250, L_0x1201213a0;
v0x12011a4a0_0 .net "S0", 0 0, L_0x1201afac0;  1 drivers
v0x12011a530_0 .net "S1", 0 0, L_0x1201afc10;  1 drivers
v0x12011a5c0_0 .net *"_ivl_1", 0 0, L_0x1201afb30;  1 drivers
v0x12011a680_0 .net *"_ivl_11", 0 0, L_0x1201b00b0;  1 drivers
v0x12011a730_0 .net *"_ivl_3", 0 0, L_0x1201afc80;  1 drivers
v0x12011a820_0 .net *"_ivl_5", 0 0, L_0x1201afec0;  1 drivers
v0x12011a8d0_0 .net *"_ivl_7", 0 0, L_0x1201212c0;  1 drivers
v0x12011a980_0 .net *"_ivl_9", 0 0, L_0x1201affa0;  1 drivers
v0x12011aa30_0 .net "i0", 0 0, L_0x1180b05f8;  1 drivers
v0x12011ab40_0 .net "i1", 0 0, L_0x1201b0380;  1 drivers
v0x12011abd0_0 .net "i2", 0 0, L_0x1201b04a0;  1 drivers
v0x12011ac70_0 .net "i3", 0 0, L_0x1201b0580;  1 drivers
v0x12011ad10_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x12011adb0_0 .net "w1", 0 0, L_0x1201afd60;  1 drivers
v0x12011ae50_0 .net "w2", 0 0, L_0x1201afe50;  1 drivers
v0x12011aef0_0 .net "w3", 0 0, L_0x120121250;  1 drivers
v0x12011af90_0 .net "w4", 0 0, L_0x1201213a0;  1 drivers
v0x12011b120_0 .net "y", 0 0, L_0x1201b0190;  1 drivers
L_0x1201afb30 .part L_0x1201bc2e0, 0, 1;
L_0x1201afc80 .part L_0x1201bc2e0, 1, 1;
L_0x1201afec0 .part L_0x1201bc2e0, 0, 1;
L_0x1201212c0 .part L_0x1201bc2e0, 1, 1;
L_0x1201affa0 .part L_0x1201bc2e0, 1, 1;
L_0x1201b00b0 .part L_0x1201bc2e0, 0, 1;
S_0x12011b220 .scope module, "mux4" "mux4x1" 2 234, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201b06b0 .functor NOT 1, L_0x1201b0720, C4<0>, C4<0>, C4<0>;
L_0x1201b07c0 .functor NOT 1, L_0x1201b0830, C4<0>, C4<0>, C4<0>;
L_0x1180b0640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201b0910 .functor AND 1, L_0x1180b0640, L_0x1201b07c0, L_0x1201b06b0, C4<1>;
L_0x1201b0a00 .functor AND 1, L_0x1201b1110, L_0x1201b07c0, L_0x1201b0a70, C4<1>;
L_0x1201b0b50 .functor AND 1, L_0x1201b11f0, L_0x1201b0bc0, L_0x1201b06b0, C4<1>;
L_0x1201b0ca0 .functor AND 1, L_0x1201b1330, L_0x1201b0d30, L_0x1201b0e40, C4<1>;
L_0x1201b0f20 .functor OR 1, L_0x1201b0910, L_0x1201b0a00, L_0x1201b0b50, L_0x1201b0ca0;
v0x12011b420_0 .net "S0", 0 0, L_0x1201b06b0;  1 drivers
v0x12011b4b0_0 .net "S1", 0 0, L_0x1201b07c0;  1 drivers
v0x12011b540_0 .net *"_ivl_1", 0 0, L_0x1201b0720;  1 drivers
v0x12011b600_0 .net *"_ivl_11", 0 0, L_0x1201b0e40;  1 drivers
v0x12011b6b0_0 .net *"_ivl_3", 0 0, L_0x1201b0830;  1 drivers
v0x12011b7a0_0 .net *"_ivl_5", 0 0, L_0x1201b0a70;  1 drivers
v0x12011b850_0 .net *"_ivl_7", 0 0, L_0x1201b0bc0;  1 drivers
v0x12011b900_0 .net *"_ivl_9", 0 0, L_0x1201b0d30;  1 drivers
v0x12011b9b0_0 .net "i0", 0 0, L_0x1180b0640;  1 drivers
v0x12011bac0_0 .net "i1", 0 0, L_0x1201b1110;  1 drivers
v0x12011bb50_0 .net "i2", 0 0, L_0x1201b11f0;  1 drivers
v0x12011bbf0_0 .net "i3", 0 0, L_0x1201b1330;  1 drivers
v0x12011bc90_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x12011bd30_0 .net "w1", 0 0, L_0x1201b0910;  1 drivers
v0x12011bdd0_0 .net "w2", 0 0, L_0x1201b0a00;  1 drivers
v0x12011be70_0 .net "w3", 0 0, L_0x1201b0b50;  1 drivers
v0x12011bf10_0 .net "w4", 0 0, L_0x1201b0ca0;  1 drivers
v0x12011c0a0_0 .net "y", 0 0, L_0x1201b0f20;  1 drivers
L_0x1201b0720 .part L_0x1201bc2e0, 0, 1;
L_0x1201b0830 .part L_0x1201bc2e0, 1, 1;
L_0x1201b0a70 .part L_0x1201bc2e0, 0, 1;
L_0x1201b0bc0 .part L_0x1201bc2e0, 1, 1;
L_0x1201b0d30 .part L_0x1201bc2e0, 1, 1;
L_0x1201b0e40 .part L_0x1201bc2e0, 0, 1;
S_0x12011c1a0 .scope module, "mux5" "mux4x1" 2 236, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201b1410 .functor NOT 1, L_0x1201b1480, C4<0>, C4<0>, C4<0>;
L_0x1201b1520 .functor NOT 1, L_0x1201b1590, C4<0>, C4<0>, C4<0>;
L_0x1180b0688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201b1670 .functor AND 1, L_0x1180b0688, L_0x1201b1520, L_0x1201b1410, C4<1>;
L_0x1201b1760 .functor AND 1, L_0x1201b1ee0, L_0x1201b1520, L_0x1201b17d0, C4<1>;
L_0x1201b18b0 .functor AND 1, L_0x1201b2030, L_0x1201b1920, L_0x1201b1410, C4<1>;
L_0x1201b1a00 .functor AND 1, L_0x1201b2110, L_0x1201b1ad0, L_0x1201b1be0, C4<1>;
L_0x1201b1cc0 .functor OR 1, L_0x1201b1670, L_0x1201b1760, L_0x1201b18b0, L_0x1201b1a00;
v0x12011c3a0_0 .net "S0", 0 0, L_0x1201b1410;  1 drivers
v0x12011c430_0 .net "S1", 0 0, L_0x1201b1520;  1 drivers
v0x12011c4c0_0 .net *"_ivl_1", 0 0, L_0x1201b1480;  1 drivers
v0x12011c580_0 .net *"_ivl_11", 0 0, L_0x1201b1be0;  1 drivers
v0x12011c630_0 .net *"_ivl_3", 0 0, L_0x1201b1590;  1 drivers
v0x12011c720_0 .net *"_ivl_5", 0 0, L_0x1201b17d0;  1 drivers
v0x12011c7d0_0 .net *"_ivl_7", 0 0, L_0x1201b1920;  1 drivers
v0x12011c880_0 .net *"_ivl_9", 0 0, L_0x1201b1ad0;  1 drivers
v0x12011c930_0 .net "i0", 0 0, L_0x1180b0688;  1 drivers
v0x12011ca40_0 .net "i1", 0 0, L_0x1201b1ee0;  1 drivers
v0x12011cad0_0 .net "i2", 0 0, L_0x1201b2030;  1 drivers
v0x12011cb70_0 .net "i3", 0 0, L_0x1201b2110;  1 drivers
v0x12011cc10_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x12011ccb0_0 .net "w1", 0 0, L_0x1201b1670;  1 drivers
v0x12011cd50_0 .net "w2", 0 0, L_0x1201b1760;  1 drivers
v0x12011cdf0_0 .net "w3", 0 0, L_0x1201b18b0;  1 drivers
v0x12011ce90_0 .net "w4", 0 0, L_0x1201b1a00;  1 drivers
v0x12011d020_0 .net "y", 0 0, L_0x1201b1cc0;  1 drivers
L_0x1201b1480 .part L_0x1201bc2e0, 0, 1;
L_0x1201b1590 .part L_0x1201bc2e0, 1, 1;
L_0x1201b17d0 .part L_0x1201bc2e0, 0, 1;
L_0x1201b1920 .part L_0x1201bc2e0, 1, 1;
L_0x1201b1ad0 .part L_0x1201bc2e0, 1, 1;
L_0x1201b1be0 .part L_0x1201bc2e0, 0, 1;
S_0x12011d120 .scope module, "mux6" "mux4x1" 2 237, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201b1fc0 .functor NOT 1, L_0x1201b2230, C4<0>, C4<0>, C4<0>;
L_0x1201b22d0 .functor NOT 1, L_0x1201b2340, C4<0>, C4<0>, C4<0>;
L_0x1180b06d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201b2420 .functor AND 1, L_0x1180b06d0, L_0x1201b22d0, L_0x1201b1fc0, C4<1>;
L_0x1201b2510 .functor AND 1, L_0x1201b2c90, L_0x1201b22d0, L_0x1201b2580, C4<1>;
L_0x1201b2660 .functor AND 1, L_0x1201b2d70, L_0x1201b26d0, L_0x1201b1fc0, C4<1>;
L_0x1201b27b0 .functor AND 1, L_0x1201b2ee0, L_0x1201b2880, L_0x1201b2990, C4<1>;
L_0x1201b2a70 .functor OR 1, L_0x1201b2420, L_0x1201b2510, L_0x1201b2660, L_0x1201b27b0;
v0x12011d320_0 .net "S0", 0 0, L_0x1201b1fc0;  1 drivers
v0x12011d3b0_0 .net "S1", 0 0, L_0x1201b22d0;  1 drivers
v0x12011d440_0 .net *"_ivl_1", 0 0, L_0x1201b2230;  1 drivers
v0x12011d500_0 .net *"_ivl_11", 0 0, L_0x1201b2990;  1 drivers
v0x12011d5b0_0 .net *"_ivl_3", 0 0, L_0x1201b2340;  1 drivers
v0x12011d6a0_0 .net *"_ivl_5", 0 0, L_0x1201b2580;  1 drivers
v0x12011d750_0 .net *"_ivl_7", 0 0, L_0x1201b26d0;  1 drivers
v0x12011d800_0 .net *"_ivl_9", 0 0, L_0x1201b2880;  1 drivers
v0x12011d8b0_0 .net "i0", 0 0, L_0x1180b06d0;  1 drivers
v0x12011d9c0_0 .net "i1", 0 0, L_0x1201b2c90;  1 drivers
v0x12011da50_0 .net "i2", 0 0, L_0x1201b2d70;  1 drivers
v0x12011daf0_0 .net "i3", 0 0, L_0x1201b2ee0;  1 drivers
v0x12011db90_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x12011dc30_0 .net "w1", 0 0, L_0x1201b2420;  1 drivers
v0x12011dcd0_0 .net "w2", 0 0, L_0x1201b2510;  1 drivers
v0x12011dd70_0 .net "w3", 0 0, L_0x1201b2660;  1 drivers
v0x12011de10_0 .net "w4", 0 0, L_0x1201b27b0;  1 drivers
v0x12011dfa0_0 .net "y", 0 0, L_0x1201b2a70;  1 drivers
L_0x1201b2230 .part L_0x1201bc2e0, 0, 1;
L_0x1201b2340 .part L_0x1201bc2e0, 1, 1;
L_0x1201b2580 .part L_0x1201bc2e0, 0, 1;
L_0x1201b26d0 .part L_0x1201bc2e0, 1, 1;
L_0x1201b2880 .part L_0x1201bc2e0, 1, 1;
L_0x1201b2990 .part L_0x1201bc2e0, 0, 1;
S_0x12011e0a0 .scope module, "mux7" "mux4x1" 2 238, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201b21b0 .functor NOT 1, L_0x1201b2fc0, C4<0>, C4<0>, C4<0>;
L_0x1201b30a0 .functor NOT 1, L_0x1201b3110, C4<0>, C4<0>, C4<0>;
L_0x1180b0718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201b31f0 .functor AND 1, L_0x1180b0718, L_0x1201b30a0, L_0x1201b21b0, C4<1>;
L_0x1201b32e0 .functor AND 1, L_0x1201b3a00, L_0x1201b30a0, L_0x1201b3350, C4<1>;
L_0x1201b3430 .functor AND 1, L_0x1201b3b80, L_0x1201b34a0, L_0x1201b21b0, C4<1>;
L_0x1201b3580 .functor AND 1, L_0x1201b3c60, L_0x1201b3630, L_0x1201b3740, C4<1>;
L_0x1201b3820 .functor OR 1, L_0x1201b31f0, L_0x1201b32e0, L_0x1201b3430, L_0x1201b3580;
v0x12011e2a0_0 .net "S0", 0 0, L_0x1201b21b0;  1 drivers
v0x12011e330_0 .net "S1", 0 0, L_0x1201b30a0;  1 drivers
v0x12011e3c0_0 .net *"_ivl_1", 0 0, L_0x1201b2fc0;  1 drivers
v0x12011e480_0 .net *"_ivl_11", 0 0, L_0x1201b3740;  1 drivers
v0x12011e530_0 .net *"_ivl_3", 0 0, L_0x1201b3110;  1 drivers
v0x12011e620_0 .net *"_ivl_5", 0 0, L_0x1201b3350;  1 drivers
v0x12011e6d0_0 .net *"_ivl_7", 0 0, L_0x1201b34a0;  1 drivers
v0x12011e780_0 .net *"_ivl_9", 0 0, L_0x1201b3630;  1 drivers
v0x12011e830_0 .net "i0", 0 0, L_0x1180b0718;  1 drivers
v0x12011e940_0 .net "i1", 0 0, L_0x1201b3a00;  1 drivers
v0x12011e9d0_0 .net "i2", 0 0, L_0x1201b3b80;  1 drivers
v0x12011ea70_0 .net "i3", 0 0, L_0x1201b3c60;  1 drivers
v0x12011eb10_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x12011ebb0_0 .net "w1", 0 0, L_0x1201b31f0;  1 drivers
v0x12011ec50_0 .net "w2", 0 0, L_0x1201b32e0;  1 drivers
v0x12011ecf0_0 .net "w3", 0 0, L_0x1201b3430;  1 drivers
v0x12011ed90_0 .net "w4", 0 0, L_0x1201b3580;  1 drivers
v0x12011ef20_0 .net "y", 0 0, L_0x1201b3820;  1 drivers
L_0x1201b2fc0 .part L_0x1201bc2e0, 0, 1;
L_0x1201b3110 .part L_0x1201bc2e0, 1, 1;
L_0x1201b3350 .part L_0x1201bc2e0, 0, 1;
L_0x1201b34a0 .part L_0x1201bc2e0, 1, 1;
L_0x1201b3630 .part L_0x1201bc2e0, 1, 1;
L_0x1201b3740 .part L_0x1201bc2e0, 0, 1;
S_0x12011f020 .scope module, "mux8" "mux4x1" 2 239, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201b3db0 .functor NOT 1, L_0x1201b3ae0, C4<0>, C4<0>, C4<0>;
L_0x1201b3e20 .functor NOT 1, L_0x1201b3e90, C4<0>, C4<0>, C4<0>;
L_0x1180b0760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201b3f70 .functor AND 1, L_0x1180b0760, L_0x1201b3e20, L_0x1201b3db0, C4<1>;
L_0x1201b4060 .functor AND 1, L_0x1201b4830, L_0x1201b3e20, L_0x1201b40d0, C4<1>;
L_0x1201b41b0 .functor AND 1, L_0x1201b4910, L_0x1201b4270, L_0x1201b3db0, C4<1>;
L_0x1201b4350 .functor AND 1, L_0x1201b4ab0, L_0x1201b4420, L_0x1201b4530, C4<1>;
L_0x1201b4610 .functor OR 1, L_0x1201b3f70, L_0x1201b4060, L_0x1201b41b0, L_0x1201b4350;
v0x12011f220_0 .net "S0", 0 0, L_0x1201b3db0;  1 drivers
v0x12011f2b0_0 .net "S1", 0 0, L_0x1201b3e20;  1 drivers
v0x12011f340_0 .net *"_ivl_1", 0 0, L_0x1201b3ae0;  1 drivers
v0x12011f400_0 .net *"_ivl_11", 0 0, L_0x1201b4530;  1 drivers
v0x12011f4b0_0 .net *"_ivl_3", 0 0, L_0x1201b3e90;  1 drivers
v0x12011f5a0_0 .net *"_ivl_5", 0 0, L_0x1201b40d0;  1 drivers
v0x12011f650_0 .net *"_ivl_7", 0 0, L_0x1201b4270;  1 drivers
v0x12011f700_0 .net *"_ivl_9", 0 0, L_0x1201b4420;  1 drivers
v0x12011f7b0_0 .net "i0", 0 0, L_0x1180b0760;  1 drivers
v0x12011f8c0_0 .net "i1", 0 0, L_0x1201b4830;  1 drivers
v0x12011f950_0 .net "i2", 0 0, L_0x1201b4910;  1 drivers
v0x12011f9f0_0 .net "i3", 0 0, L_0x1201b4ab0;  1 drivers
v0x12011fa90_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x12011fb30_0 .net "w1", 0 0, L_0x1201b3f70;  1 drivers
v0x12011fbd0_0 .net "w2", 0 0, L_0x1201b4060;  1 drivers
v0x12011fc70_0 .net "w3", 0 0, L_0x1201b41b0;  1 drivers
v0x12011fd10_0 .net "w4", 0 0, L_0x1201b4350;  1 drivers
v0x12011fea0_0 .net "y", 0 0, L_0x1201b4610;  1 drivers
L_0x1201b3ae0 .part L_0x1201bc2e0, 0, 1;
L_0x1201b3e90 .part L_0x1201bc2e0, 1, 1;
L_0x1201b40d0 .part L_0x1201bc2e0, 0, 1;
L_0x1201b4270 .part L_0x1201bc2e0, 1, 1;
L_0x1201b4420 .part L_0x1201bc2e0, 1, 1;
L_0x1201b4530 .part L_0x1201bc2e0, 0, 1;
S_0x12011ffa0 .scope module, "mux9" "mux4x1" 2 241, 2 23 0, S_0x120111290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "y";
L_0x1201b3d00 .functor NOT 1, L_0x1201b4b90, C4<0>, C4<0>, C4<0>;
L_0x1201b4c30 .functor NOT 1, L_0x1201b4ca0, C4<0>, C4<0>, C4<0>;
L_0x1180b07a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1201b4d80 .functor AND 1, L_0x1180b07a8, L_0x1201b4c30, L_0x1201b3d00, C4<1>;
L_0x1201b4e70 .functor AND 1, L_0x1201b55d0, L_0x1201b4c30, L_0x1201b4ee0, C4<1>;
L_0x1201b4fc0 .functor AND 1, L_0x1201b5780, L_0x1201b5030, L_0x1201b3d00, C4<1>;
L_0x1201b5110 .functor AND 1, L_0x1201b49f0, L_0x1201b51c0, L_0x1201b52d0, C4<1>;
L_0x1201b53b0 .functor OR 1, L_0x1201b4d80, L_0x1201b4e70, L_0x1201b4fc0, L_0x1201b5110;
v0x1201201a0_0 .net "S0", 0 0, L_0x1201b3d00;  1 drivers
v0x120120230_0 .net "S1", 0 0, L_0x1201b4c30;  1 drivers
v0x1201202c0_0 .net *"_ivl_1", 0 0, L_0x1201b4b90;  1 drivers
v0x120120380_0 .net *"_ivl_11", 0 0, L_0x1201b52d0;  1 drivers
v0x120120430_0 .net *"_ivl_3", 0 0, L_0x1201b4ca0;  1 drivers
v0x120120520_0 .net *"_ivl_5", 0 0, L_0x1201b4ee0;  1 drivers
v0x1201205d0_0 .net *"_ivl_7", 0 0, L_0x1201b5030;  1 drivers
v0x120120680_0 .net *"_ivl_9", 0 0, L_0x1201b51c0;  1 drivers
v0x120120730_0 .net "i0", 0 0, L_0x1180b07a8;  1 drivers
v0x120120840_0 .net "i1", 0 0, L_0x1201b55d0;  1 drivers
v0x1201208d0_0 .net "i2", 0 0, L_0x1201b5780;  1 drivers
v0x120120970_0 .net "i3", 0 0, L_0x1201b49f0;  1 drivers
v0x120120a10_0 .net "select", 1 0, L_0x1201bc2e0;  alias, 1 drivers
v0x120120ab0_0 .net "w1", 0 0, L_0x1201b4d80;  1 drivers
v0x120120b50_0 .net "w2", 0 0, L_0x1201b4e70;  1 drivers
v0x120120bf0_0 .net "w3", 0 0, L_0x1201b4fc0;  1 drivers
v0x120120c90_0 .net "w4", 0 0, L_0x1201b5110;  1 drivers
v0x120120e20_0 .net "y", 0 0, L_0x1201b53b0;  1 drivers
L_0x1201b4b90 .part L_0x1201bc2e0, 0, 1;
L_0x1201b4ca0 .part L_0x1201bc2e0, 1, 1;
L_0x1201b4ee0 .part L_0x1201bc2e0, 0, 1;
L_0x1201b5030 .part L_0x1201bc2e0, 1, 1;
L_0x1201b51c0 .part L_0x1201bc2e0, 1, 1;
L_0x1201b52d0 .part L_0x1201bc2e0, 0, 1;
S_0x120121450 .scope module, "reg1" "register" 2 153, 2 169 0, S_0x1200fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "WriteData";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 16 "ReadData";
v0x120135530_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x12012bb20_0 .net "ReadData", 15 0, L_0x12018aea0;  alias, 1 drivers
v0x12012bbf0_0 .net "WriteData", 15 0, L_0x1201facf0;  alias, 1 drivers
L_0x120181790 .part L_0x1201facf0, 0, 1;
L_0x1201820e0 .part L_0x1201facf0, 1, 1;
L_0x120182ae0 .part L_0x1201facf0, 2, 1;
L_0x1201834f0 .part L_0x1201facf0, 3, 1;
L_0x120183ee0 .part L_0x1201facf0, 4, 1;
L_0x1201848e0 .part L_0x1201facf0, 5, 1;
L_0x1201852d0 .part L_0x1201facf0, 6, 1;
L_0x120185cd0 .part L_0x1201facf0, 7, 1;
L_0x1201866c0 .part L_0x1201facf0, 8, 1;
L_0x1201870c0 .part L_0x1201facf0, 9, 1;
L_0x120187bb0 .part L_0x1201facf0, 10, 1;
L_0x1201885c0 .part L_0x1201facf0, 11, 1;
L_0x120188f90 .part L_0x1201facf0, 12, 1;
L_0x120189990 .part L_0x1201facf0, 13, 1;
L_0x12018a380 .part L_0x1201facf0, 14, 1;
L_0x12018ad80 .part L_0x1201facf0, 15, 1;
LS_0x12018aea0_0_0 .concat8 [ 1 1 1 1], L_0x120181510, L_0x120181e60, L_0x120182840, L_0x120183230;
LS_0x12018aea0_0_4 .concat8 [ 1 1 1 1], L_0x120183c20, L_0x120184620, L_0x120185010, L_0x120185a10;
LS_0x12018aea0_0_8 .concat8 [ 1 1 1 1], L_0x120186400, L_0x120186e00, L_0x1201878f0, L_0x120188300;
LS_0x12018aea0_0_12 .concat8 [ 1 1 1 1], L_0x120188cd0, L_0x1201896d0, L_0x12018a0c0, L_0x12018aac0;
L_0x12018aea0 .concat8 [ 4 4 4 4], LS_0x12018aea0_0_0, LS_0x12018aea0_0_4, LS_0x12018aea0_0_8, LS_0x12018aea0_0_12;
S_0x120121680 .scope module, "r0" "D_flip_flop" 2 173, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120180f90 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x1201226c0_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120122760_0 .net "CLK1", 0 0, L_0x120180f90;  1 drivers
v0x120122810_0 .net "D", 0 0, L_0x120181790;  1 drivers
v0x1201228e0_0 .net "Q", 0 0, L_0x120181510;  1 drivers
v0x120122990_0 .net "Y", 0 0, L_0x120181120;  1 drivers
S_0x1201218c0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120121680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120181000 .functor NAND 1, L_0x120181790, L_0x1201bc070, C4<1>, C4<1>;
L_0x1201810b0 .functor NAND 1, L_0x120181340, L_0x1201bc070, C4<1>, C4<1>;
L_0x120181120 .functor NAND 1, L_0x120181000, L_0x1201811d0, C4<1>, C4<1>;
L_0x1201811d0 .functor NAND 1, L_0x1201810b0, L_0x120181120, C4<1>, C4<1>;
L_0x120181340 .functor NOT 1, L_0x120181790, C4<0>, C4<0>, C4<0>;
v0x120121b00_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120121bb0_0 .net "D", 0 0, L_0x120181790;  alias, 1 drivers
v0x120121c50_0 .net "D1", 0 0, L_0x120181340;  1 drivers
v0x120121ce0_0 .net "Q", 0 0, L_0x120181120;  alias, 1 drivers
v0x120121d70_0 .net "Q1", 0 0, L_0x1201811d0;  1 drivers
v0x120121e50_0 .net "x", 0 0, L_0x120181000;  1 drivers
v0x120121ef0_0 .net "y", 0 0, L_0x1201810b0;  1 drivers
S_0x120121fc0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120121680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201813b0 .functor NAND 1, L_0x120181120, L_0x120180f90, C4<1>, C4<1>;
L_0x120181420 .functor NAND 1, L_0x1201816b0, L_0x120180f90, C4<1>, C4<1>;
L_0x120181510 .functor NAND 1, L_0x1201813b0, L_0x1201815c0, C4<1>, C4<1>;
L_0x1201815c0 .functor NAND 1, L_0x120181420, L_0x120181510, C4<1>, C4<1>;
L_0x1201816b0 .functor NOT 1, L_0x120181120, C4<0>, C4<0>, C4<0>;
v0x1201221e0_0 .net "C", 0 0, L_0x120180f90;  alias, 1 drivers
v0x120122280_0 .net "D", 0 0, L_0x120181120;  alias, 1 drivers
v0x120122340_0 .net "D1", 0 0, L_0x1201816b0;  1 drivers
v0x1201223f0_0 .net "Q", 0 0, L_0x120181510;  alias, 1 drivers
v0x120122480_0 .net "Q1", 0 0, L_0x1201815c0;  1 drivers
v0x120122550_0 .net "x", 0 0, L_0x1201813b0;  1 drivers
v0x1201225f0_0 .net "y", 0 0, L_0x120181420;  1 drivers
S_0x120122aa0 .scope module, "r1" "D_flip_flop" 2 174, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201818b0 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x120123ab0_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120123b50_0 .net "CLK1", 0 0, L_0x1201818b0;  1 drivers
v0x120123bf0_0 .net "D", 0 0, L_0x1201820e0;  1 drivers
v0x120123cc0_0 .net "Q", 0 0, L_0x120181e60;  1 drivers
v0x120123d70_0 .net "Y", 0 0, L_0x120181a40;  1 drivers
S_0x120122cb0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120122aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120181920 .functor NAND 1, L_0x1201820e0, L_0x1201bc070, C4<1>, C4<1>;
L_0x1201819d0 .functor NAND 1, L_0x120181c60, L_0x1201bc070, C4<1>, C4<1>;
L_0x120181a40 .functor NAND 1, L_0x120181920, L_0x120181af0, C4<1>, C4<1>;
L_0x120181af0 .functor NAND 1, L_0x1201819d0, L_0x120181a40, C4<1>, C4<1>;
L_0x120181c60 .functor NOT 1, L_0x1201820e0, C4<0>, C4<0>, C4<0>;
v0x120122ec0_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120122f90_0 .net "D", 0 0, L_0x1201820e0;  alias, 1 drivers
v0x120123030_0 .net "D1", 0 0, L_0x120181c60;  1 drivers
v0x1201230c0_0 .net "Q", 0 0, L_0x120181a40;  alias, 1 drivers
v0x120123160_0 .net "Q1", 0 0, L_0x120181af0;  1 drivers
v0x120123240_0 .net "x", 0 0, L_0x120181920;  1 drivers
v0x1201232e0_0 .net "y", 0 0, L_0x1201819d0;  1 drivers
S_0x1201233b0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120122aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120181d00 .functor NAND 1, L_0x120181a40, L_0x1201818b0, C4<1>, C4<1>;
L_0x120181d70 .functor NAND 1, L_0x120182000, L_0x1201818b0, C4<1>, C4<1>;
L_0x120181e60 .functor NAND 1, L_0x120181d00, L_0x120181f10, C4<1>, C4<1>;
L_0x120181f10 .functor NAND 1, L_0x120181d70, L_0x120181e60, C4<1>, C4<1>;
L_0x120182000 .functor NOT 1, L_0x120181a40, C4<0>, C4<0>, C4<0>;
v0x1201235d0_0 .net "C", 0 0, L_0x1201818b0;  alias, 1 drivers
v0x120123670_0 .net "D", 0 0, L_0x120181a40;  alias, 1 drivers
v0x120123730_0 .net "D1", 0 0, L_0x120182000;  1 drivers
v0x1201237e0_0 .net "Q", 0 0, L_0x120181e60;  alias, 1 drivers
v0x120123870_0 .net "Q1", 0 0, L_0x120181f10;  1 drivers
v0x120123940_0 .net "x", 0 0, L_0x120181d00;  1 drivers
v0x1201239e0_0 .net "y", 0 0, L_0x120181d70;  1 drivers
S_0x120123e80 .scope module, "r10" "D_flip_flop" 2 183, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120182200 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x120124ec0_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120124f60_0 .net "CLK1", 0 0, L_0x120182200;  1 drivers
v0x120125000_0 .net "D", 0 0, L_0x120187bb0;  1 drivers
v0x1201250d0_0 .net "Q", 0 0, L_0x1201878f0;  1 drivers
v0x120125180_0 .net "Y", 0 0, L_0x120187490;  1 drivers
S_0x120124090 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120123e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120182270 .functor NAND 1, L_0x120187bb0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120187420 .functor NAND 1, L_0x1201876d0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120187490 .functor NAND 1, L_0x120182270, L_0x120187540, C4<1>, C4<1>;
L_0x120187540 .functor NAND 1, L_0x120187420, L_0x120187490, C4<1>, C4<1>;
L_0x1201876d0 .functor NOT 1, L_0x120187bb0, C4<0>, C4<0>, C4<0>;
v0x1201242c0_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x1201243d0_0 .net "D", 0 0, L_0x120187bb0;  alias, 1 drivers
v0x120124460_0 .net "D1", 0 0, L_0x1201876d0;  1 drivers
v0x1201244f0_0 .net "Q", 0 0, L_0x120187490;  alias, 1 drivers
v0x120124580_0 .net "Q1", 0 0, L_0x120187540;  1 drivers
v0x120124650_0 .net "x", 0 0, L_0x120182270;  1 drivers
v0x1201246f0_0 .net "y", 0 0, L_0x120187420;  1 drivers
S_0x1201247c0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120123e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120187770 .functor NAND 1, L_0x120187490, L_0x120182200, C4<1>, C4<1>;
L_0x1201877e0 .functor NAND 1, L_0x120187ad0, L_0x120182200, C4<1>, C4<1>;
L_0x1201878f0 .functor NAND 1, L_0x120187770, L_0x1201879c0, C4<1>, C4<1>;
L_0x1201879c0 .functor NAND 1, L_0x1201877e0, L_0x1201878f0, C4<1>, C4<1>;
L_0x120187ad0 .functor NOT 1, L_0x120187490, C4<0>, C4<0>, C4<0>;
v0x1201249e0_0 .net "C", 0 0, L_0x120182200;  alias, 1 drivers
v0x120124a80_0 .net "D", 0 0, L_0x120187490;  alias, 1 drivers
v0x120124b40_0 .net "D1", 0 0, L_0x120187ad0;  1 drivers
v0x120124bf0_0 .net "Q", 0 0, L_0x1201878f0;  alias, 1 drivers
v0x120124c80_0 .net "Q1", 0 0, L_0x1201879c0;  1 drivers
v0x120124d50_0 .net "x", 0 0, L_0x120187770;  1 drivers
v0x120124df0_0 .net "y", 0 0, L_0x1201877e0;  1 drivers
S_0x120125290 .scope module, "r11" "D_flip_flop" 2 184, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120187d30 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x120126280_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120126320_0 .net "CLK1", 0 0, L_0x120187d30;  1 drivers
v0x1201263c0_0 .net "D", 0 0, L_0x1201885c0;  1 drivers
v0x120126490_0 .net "Q", 0 0, L_0x120188300;  1 drivers
v0x120126540_0 .net "Y", 0 0, L_0x120187e80;  1 drivers
S_0x1201254a0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120125290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120187da0 .functor NAND 1, L_0x1201885c0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120187e10 .functor NAND 1, L_0x1201880e0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120187e80 .functor NAND 1, L_0x120187da0, L_0x120187f50, C4<1>, C4<1>;
L_0x120187f50 .functor NAND 1, L_0x120187e10, L_0x120187e80, C4<1>, C4<1>;
L_0x1201880e0 .functor NOT 1, L_0x1201885c0, C4<0>, C4<0>, C4<0>;
v0x1201256b0_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120125740_0 .net "D", 0 0, L_0x1201885c0;  alias, 1 drivers
v0x1201257e0_0 .net "D1", 0 0, L_0x1201880e0;  1 drivers
v0x120125890_0 .net "Q", 0 0, L_0x120187e80;  alias, 1 drivers
v0x120125930_0 .net "Q1", 0 0, L_0x120187f50;  1 drivers
v0x120125a10_0 .net "x", 0 0, L_0x120187da0;  1 drivers
v0x120125ab0_0 .net "y", 0 0, L_0x120187e10;  1 drivers
S_0x120125b80 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120125290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120188180 .functor NAND 1, L_0x120187e80, L_0x120187d30, C4<1>, C4<1>;
L_0x1201881f0 .functor NAND 1, L_0x1201884e0, L_0x120187d30, C4<1>, C4<1>;
L_0x120188300 .functor NAND 1, L_0x120188180, L_0x1201883d0, C4<1>, C4<1>;
L_0x1201883d0 .functor NAND 1, L_0x1201881f0, L_0x120188300, C4<1>, C4<1>;
L_0x1201884e0 .functor NOT 1, L_0x120187e80, C4<0>, C4<0>, C4<0>;
v0x120125da0_0 .net "C", 0 0, L_0x120187d30;  alias, 1 drivers
v0x120125e40_0 .net "D", 0 0, L_0x120187e80;  alias, 1 drivers
v0x120125f00_0 .net "D1", 0 0, L_0x1201884e0;  1 drivers
v0x120125fb0_0 .net "Q", 0 0, L_0x120188300;  alias, 1 drivers
v0x120126040_0 .net "Q1", 0 0, L_0x1201883d0;  1 drivers
v0x120126110_0 .net "x", 0 0, L_0x120188180;  1 drivers
v0x1201261b0_0 .net "y", 0 0, L_0x1201881f0;  1 drivers
S_0x120126650 .scope module, "r12" "D_flip_flop" 2 185, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201886e0 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x1201276e0_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120127780_0 .net "CLK1", 0 0, L_0x1201886e0;  1 drivers
v0x120127820_0 .net "D", 0 0, L_0x120188f90;  1 drivers
v0x1201278f0_0 .net "Q", 0 0, L_0x120188cd0;  1 drivers
v0x1201279a0_0 .net "Y", 0 0, L_0x120188870;  1 drivers
S_0x1201268a0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120126650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120188750 .functor NAND 1, L_0x120188f90, L_0x1201bc070, C4<1>, C4<1>;
L_0x120188800 .functor NAND 1, L_0x120188ab0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120188870 .functor NAND 1, L_0x120188750, L_0x120188940, C4<1>, C4<1>;
L_0x120188940 .functor NAND 1, L_0x120188800, L_0x120188870, C4<1>, C4<1>;
L_0x120188ab0 .functor NOT 1, L_0x120188f90, C4<0>, C4<0>, C4<0>;
v0x120126ab0_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120126c40_0 .net "D", 0 0, L_0x120188f90;  alias, 1 drivers
v0x120126cd0_0 .net "D1", 0 0, L_0x120188ab0;  1 drivers
v0x120126d60_0 .net "Q", 0 0, L_0x120188870;  alias, 1 drivers
v0x120126df0_0 .net "Q1", 0 0, L_0x120188940;  1 drivers
v0x120126e80_0 .net "x", 0 0, L_0x120188750;  1 drivers
v0x120126f10_0 .net "y", 0 0, L_0x120188800;  1 drivers
S_0x120126fe0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120126650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120188b50 .functor NAND 1, L_0x120188870, L_0x1201886e0, C4<1>, C4<1>;
L_0x120188bc0 .functor NAND 1, L_0x120188eb0, L_0x1201886e0, C4<1>, C4<1>;
L_0x120188cd0 .functor NAND 1, L_0x120188b50, L_0x120188da0, C4<1>, C4<1>;
L_0x120188da0 .functor NAND 1, L_0x120188bc0, L_0x120188cd0, C4<1>, C4<1>;
L_0x120188eb0 .functor NOT 1, L_0x120188870, C4<0>, C4<0>, C4<0>;
v0x120127200_0 .net "C", 0 0, L_0x1201886e0;  alias, 1 drivers
v0x1201272a0_0 .net "D", 0 0, L_0x120188870;  alias, 1 drivers
v0x120127360_0 .net "D1", 0 0, L_0x120188eb0;  1 drivers
v0x120127410_0 .net "Q", 0 0, L_0x120188cd0;  alias, 1 drivers
v0x1201274a0_0 .net "Q1", 0 0, L_0x120188da0;  1 drivers
v0x120127570_0 .net "x", 0 0, L_0x120188b50;  1 drivers
v0x120127610_0 .net "y", 0 0, L_0x120188bc0;  1 drivers
S_0x120127ab0 .scope module, "r13" "D_flip_flop" 2 186, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120189120 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x120128aa0_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120128b40_0 .net "CLK1", 0 0, L_0x120189120;  1 drivers
v0x120128be0_0 .net "D", 0 0, L_0x120189990;  1 drivers
v0x120128cb0_0 .net "Q", 0 0, L_0x1201896d0;  1 drivers
v0x120128d60_0 .net "Y", 0 0, L_0x120189270;  1 drivers
S_0x120127cc0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120127ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120189190 .functor NAND 1, L_0x120189990, L_0x1201bc070, C4<1>, C4<1>;
L_0x120189200 .functor NAND 1, L_0x1201894b0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120189270 .functor NAND 1, L_0x120189190, L_0x120189320, C4<1>, C4<1>;
L_0x120189320 .functor NAND 1, L_0x120189200, L_0x120189270, C4<1>, C4<1>;
L_0x1201894b0 .functor NOT 1, L_0x120189990, C4<0>, C4<0>, C4<0>;
v0x120127ed0_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120127f60_0 .net "D", 0 0, L_0x120189990;  alias, 1 drivers
v0x120128000_0 .net "D1", 0 0, L_0x1201894b0;  1 drivers
v0x1201280b0_0 .net "Q", 0 0, L_0x120189270;  alias, 1 drivers
v0x120128150_0 .net "Q1", 0 0, L_0x120189320;  1 drivers
v0x120128230_0 .net "x", 0 0, L_0x120189190;  1 drivers
v0x1201282d0_0 .net "y", 0 0, L_0x120189200;  1 drivers
S_0x1201283a0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120127ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120189550 .functor NAND 1, L_0x120189270, L_0x120189120, C4<1>, C4<1>;
L_0x1201895c0 .functor NAND 1, L_0x1201898b0, L_0x120189120, C4<1>, C4<1>;
L_0x1201896d0 .functor NAND 1, L_0x120189550, L_0x1201897a0, C4<1>, C4<1>;
L_0x1201897a0 .functor NAND 1, L_0x1201895c0, L_0x1201896d0, C4<1>, C4<1>;
L_0x1201898b0 .functor NOT 1, L_0x120189270, C4<0>, C4<0>, C4<0>;
v0x1201285c0_0 .net "C", 0 0, L_0x120189120;  alias, 1 drivers
v0x120128660_0 .net "D", 0 0, L_0x120189270;  alias, 1 drivers
v0x120128720_0 .net "D1", 0 0, L_0x1201898b0;  1 drivers
v0x1201287d0_0 .net "Q", 0 0, L_0x1201896d0;  alias, 1 drivers
v0x120128860_0 .net "Q1", 0 0, L_0x1201897a0;  1 drivers
v0x120128930_0 .net "x", 0 0, L_0x120189550;  1 drivers
v0x1201289d0_0 .net "y", 0 0, L_0x1201895c0;  1 drivers
S_0x120128e70 .scope module, "r14" "D_flip_flop" 2 187, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120189ab0 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x120129e60_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120129f00_0 .net "CLK1", 0 0, L_0x120189ab0;  1 drivers
v0x120129fa0_0 .net "D", 0 0, L_0x12018a380;  1 drivers
v0x12012a070_0 .net "Q", 0 0, L_0x12018a0c0;  1 drivers
v0x12012a120_0 .net "Y", 0 0, L_0x120189c40;  1 drivers
S_0x120129080 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120128e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120189b20 .functor NAND 1, L_0x12018a380, L_0x1201bc070, C4<1>, C4<1>;
L_0x120189bd0 .functor NAND 1, L_0x120189ea0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120189c40 .functor NAND 1, L_0x120189b20, L_0x120189d10, C4<1>, C4<1>;
L_0x120189d10 .functor NAND 1, L_0x120189bd0, L_0x120189c40, C4<1>, C4<1>;
L_0x120189ea0 .functor NOT 1, L_0x12018a380, C4<0>, C4<0>, C4<0>;
v0x120129290_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120129320_0 .net "D", 0 0, L_0x12018a380;  alias, 1 drivers
v0x1201293c0_0 .net "D1", 0 0, L_0x120189ea0;  1 drivers
v0x120129470_0 .net "Q", 0 0, L_0x120189c40;  alias, 1 drivers
v0x120129510_0 .net "Q1", 0 0, L_0x120189d10;  1 drivers
v0x1201295f0_0 .net "x", 0 0, L_0x120189b20;  1 drivers
v0x120129690_0 .net "y", 0 0, L_0x120189bd0;  1 drivers
S_0x120129760 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120128e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120189f40 .functor NAND 1, L_0x120189c40, L_0x120189ab0, C4<1>, C4<1>;
L_0x120189fb0 .functor NAND 1, L_0x12018a2a0, L_0x120189ab0, C4<1>, C4<1>;
L_0x12018a0c0 .functor NAND 1, L_0x120189f40, L_0x12018a190, C4<1>, C4<1>;
L_0x12018a190 .functor NAND 1, L_0x120189fb0, L_0x12018a0c0, C4<1>, C4<1>;
L_0x12018a2a0 .functor NOT 1, L_0x120189c40, C4<0>, C4<0>, C4<0>;
v0x120129980_0 .net "C", 0 0, L_0x120189ab0;  alias, 1 drivers
v0x120129a20_0 .net "D", 0 0, L_0x120189c40;  alias, 1 drivers
v0x120129ae0_0 .net "D1", 0 0, L_0x12018a2a0;  1 drivers
v0x120129b90_0 .net "Q", 0 0, L_0x12018a0c0;  alias, 1 drivers
v0x120129c20_0 .net "Q1", 0 0, L_0x12018a190;  1 drivers
v0x120129cf0_0 .net "x", 0 0, L_0x120189f40;  1 drivers
v0x120129d90_0 .net "y", 0 0, L_0x120189fb0;  1 drivers
S_0x12012a230 .scope module, "r15" "D_flip_flop" 2 188, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201890b0 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x12012b220_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x12012b2c0_0 .net "CLK1", 0 0, L_0x1201890b0;  1 drivers
v0x12012b360_0 .net "D", 0 0, L_0x12018ad80;  1 drivers
v0x12012b430_0 .net "Q", 0 0, L_0x12018aac0;  1 drivers
v0x12012b4e0_0 .net "Y", 0 0, L_0x12018a640;  1 drivers
S_0x12012a440 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12012a230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018a520 .functor NAND 1, L_0x12018ad80, L_0x1201bc070, C4<1>, C4<1>;
L_0x12018a5d0 .functor NAND 1, L_0x12018a8a0, L_0x1201bc070, C4<1>, C4<1>;
L_0x12018a640 .functor NAND 1, L_0x12018a520, L_0x12018a710, C4<1>, C4<1>;
L_0x12018a710 .functor NAND 1, L_0x12018a5d0, L_0x12018a640, C4<1>, C4<1>;
L_0x12018a8a0 .functor NOT 1, L_0x12018ad80, C4<0>, C4<0>, C4<0>;
v0x12012a650_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x12012a6e0_0 .net "D", 0 0, L_0x12018ad80;  alias, 1 drivers
v0x12012a780_0 .net "D1", 0 0, L_0x12018a8a0;  1 drivers
v0x12012a830_0 .net "Q", 0 0, L_0x12018a640;  alias, 1 drivers
v0x12012a8d0_0 .net "Q1", 0 0, L_0x12018a710;  1 drivers
v0x12012a9b0_0 .net "x", 0 0, L_0x12018a520;  1 drivers
v0x12012aa50_0 .net "y", 0 0, L_0x12018a5d0;  1 drivers
S_0x12012ab20 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12012a230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018a940 .functor NAND 1, L_0x12018a640, L_0x1201890b0, C4<1>, C4<1>;
L_0x12018a9b0 .functor NAND 1, L_0x12018aca0, L_0x1201890b0, C4<1>, C4<1>;
L_0x12018aac0 .functor NAND 1, L_0x12018a940, L_0x12018ab90, C4<1>, C4<1>;
L_0x12018ab90 .functor NAND 1, L_0x12018a9b0, L_0x12018aac0, C4<1>, C4<1>;
L_0x12018aca0 .functor NOT 1, L_0x12018a640, C4<0>, C4<0>, C4<0>;
v0x12012ad40_0 .net "C", 0 0, L_0x1201890b0;  alias, 1 drivers
v0x12012ade0_0 .net "D", 0 0, L_0x12018a640;  alias, 1 drivers
v0x12012aea0_0 .net "D1", 0 0, L_0x12018aca0;  1 drivers
v0x12012af50_0 .net "Q", 0 0, L_0x12018aac0;  alias, 1 drivers
v0x12012afe0_0 .net "Q1", 0 0, L_0x12018ab90;  1 drivers
v0x12012b0b0_0 .net "x", 0 0, L_0x12018a940;  1 drivers
v0x12012b150_0 .net "y", 0 0, L_0x12018a9b0;  1 drivers
S_0x12012b5f0 .scope module, "r2" "D_flip_flop" 2 175, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120182300 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x12012c720_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x12012c7c0_0 .net "CLK1", 0 0, L_0x120182300;  1 drivers
v0x12012c860_0 .net "D", 0 0, L_0x120182ae0;  1 drivers
v0x12012c930_0 .net "Q", 0 0, L_0x120182840;  1 drivers
v0x12012c9e0_0 .net "Y", 0 0, L_0x120182420;  1 drivers
S_0x12012b880 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12012b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12016dd40 .functor NAND 1, L_0x120182ae0, L_0x1201bc070, C4<1>, C4<1>;
L_0x1201823b0 .functor NAND 1, L_0x120182640, L_0x1201bc070, C4<1>, C4<1>;
L_0x120182420 .functor NAND 1, L_0x12016dd40, L_0x1201824d0, C4<1>, C4<1>;
L_0x1201824d0 .functor NAND 1, L_0x1201823b0, L_0x120182420, C4<1>, C4<1>;
L_0x120182640 .functor NOT 1, L_0x120182ae0, C4<0>, C4<0>, C4<0>;
v0x12012ba90_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120126b40_0 .net "D", 0 0, L_0x120182ae0;  alias, 1 drivers
v0x12012bd20_0 .net "D1", 0 0, L_0x120182640;  1 drivers
v0x12012bdb0_0 .net "Q", 0 0, L_0x120182420;  alias, 1 drivers
v0x12012be40_0 .net "Q1", 0 0, L_0x1201824d0;  1 drivers
v0x12012bed0_0 .net "x", 0 0, L_0x12016dd40;  1 drivers
v0x12012bf60_0 .net "y", 0 0, L_0x1201823b0;  1 drivers
S_0x12012c020 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12012b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201826e0 .functor NAND 1, L_0x120182420, L_0x120182300, C4<1>, C4<1>;
L_0x120182750 .functor NAND 1, L_0x120182a00, L_0x120182300, C4<1>, C4<1>;
L_0x120182840 .functor NAND 1, L_0x1201826e0, L_0x1201828f0, C4<1>, C4<1>;
L_0x1201828f0 .functor NAND 1, L_0x120182750, L_0x120182840, C4<1>, C4<1>;
L_0x120182a00 .functor NOT 1, L_0x120182420, C4<0>, C4<0>, C4<0>;
v0x12012c240_0 .net "C", 0 0, L_0x120182300;  alias, 1 drivers
v0x12012c2e0_0 .net "D", 0 0, L_0x120182420;  alias, 1 drivers
v0x12012c3a0_0 .net "D1", 0 0, L_0x120182a00;  1 drivers
v0x12012c450_0 .net "Q", 0 0, L_0x120182840;  alias, 1 drivers
v0x12012c4e0_0 .net "Q1", 0 0, L_0x1201828f0;  1 drivers
v0x12012c5b0_0 .net "x", 0 0, L_0x1201826e0;  1 drivers
v0x12012c650_0 .net "y", 0 0, L_0x120182750;  1 drivers
S_0x12012caf0 .scope module, "r3" "D_flip_flop" 2 176, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120182c00 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x12012dae0_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x12012db80_0 .net "CLK1", 0 0, L_0x120182c00;  1 drivers
v0x12012dc20_0 .net "D", 0 0, L_0x1201834f0;  1 drivers
v0x12012dcf0_0 .net "Q", 0 0, L_0x120183230;  1 drivers
v0x12012dda0_0 .net "Y", 0 0, L_0x120182d90;  1 drivers
S_0x12012cd00 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12012caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120182c70 .functor NAND 1, L_0x1201834f0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120182d20 .functor NAND 1, L_0x120183010, L_0x1201bc070, C4<1>, C4<1>;
L_0x120182d90 .functor NAND 1, L_0x120182c70, L_0x120182e80, C4<1>, C4<1>;
L_0x120182e80 .functor NAND 1, L_0x120182d20, L_0x120182d90, C4<1>, C4<1>;
L_0x120183010 .functor NOT 1, L_0x1201834f0, C4<0>, C4<0>, C4<0>;
v0x12012cf10_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x12012cfa0_0 .net "D", 0 0, L_0x1201834f0;  alias, 1 drivers
v0x12012d040_0 .net "D1", 0 0, L_0x120183010;  1 drivers
v0x12012d0f0_0 .net "Q", 0 0, L_0x120182d90;  alias, 1 drivers
v0x12012d190_0 .net "Q1", 0 0, L_0x120182e80;  1 drivers
v0x12012d270_0 .net "x", 0 0, L_0x120182c70;  1 drivers
v0x12012d310_0 .net "y", 0 0, L_0x120182d20;  1 drivers
S_0x12012d3e0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12012caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201830b0 .functor NAND 1, L_0x120182d90, L_0x120182c00, C4<1>, C4<1>;
L_0x120183120 .functor NAND 1, L_0x120183410, L_0x120182c00, C4<1>, C4<1>;
L_0x120183230 .functor NAND 1, L_0x1201830b0, L_0x120183300, C4<1>, C4<1>;
L_0x120183300 .functor NAND 1, L_0x120183120, L_0x120183230, C4<1>, C4<1>;
L_0x120183410 .functor NOT 1, L_0x120182d90, C4<0>, C4<0>, C4<0>;
v0x12012d600_0 .net "C", 0 0, L_0x120182c00;  alias, 1 drivers
v0x12012d6a0_0 .net "D", 0 0, L_0x120182d90;  alias, 1 drivers
v0x12012d760_0 .net "D1", 0 0, L_0x120183410;  1 drivers
v0x12012d810_0 .net "Q", 0 0, L_0x120183230;  alias, 1 drivers
v0x12012d8a0_0 .net "Q1", 0 0, L_0x120183300;  1 drivers
v0x12012d970_0 .net "x", 0 0, L_0x1201830b0;  1 drivers
v0x12012da10_0 .net "y", 0 0, L_0x120183120;  1 drivers
S_0x12012deb0 .scope module, "r4" "D_flip_flop" 2 177, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120183610 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x12012eea0_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x12012ef40_0 .net "CLK1", 0 0, L_0x120183610;  1 drivers
v0x12012efe0_0 .net "D", 0 0, L_0x120183ee0;  1 drivers
v0x12012f0b0_0 .net "Q", 0 0, L_0x120183c20;  1 drivers
v0x12012f160_0 .net "Y", 0 0, L_0x1201837a0;  1 drivers
S_0x12012e0c0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12012deb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120183680 .functor NAND 1, L_0x120183ee0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120183730 .functor NAND 1, L_0x120183a00, L_0x1201bc070, C4<1>, C4<1>;
L_0x1201837a0 .functor NAND 1, L_0x120183680, L_0x120183870, C4<1>, C4<1>;
L_0x120183870 .functor NAND 1, L_0x120183730, L_0x1201837a0, C4<1>, C4<1>;
L_0x120183a00 .functor NOT 1, L_0x120183ee0, C4<0>, C4<0>, C4<0>;
v0x12012e2d0_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x12012e360_0 .net "D", 0 0, L_0x120183ee0;  alias, 1 drivers
v0x12012e400_0 .net "D1", 0 0, L_0x120183a00;  1 drivers
v0x12012e4b0_0 .net "Q", 0 0, L_0x1201837a0;  alias, 1 drivers
v0x12012e550_0 .net "Q1", 0 0, L_0x120183870;  1 drivers
v0x12012e630_0 .net "x", 0 0, L_0x120183680;  1 drivers
v0x12012e6d0_0 .net "y", 0 0, L_0x120183730;  1 drivers
S_0x12012e7a0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12012deb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120183aa0 .functor NAND 1, L_0x1201837a0, L_0x120183610, C4<1>, C4<1>;
L_0x120183b10 .functor NAND 1, L_0x120183e00, L_0x120183610, C4<1>, C4<1>;
L_0x120183c20 .functor NAND 1, L_0x120183aa0, L_0x120183cf0, C4<1>, C4<1>;
L_0x120183cf0 .functor NAND 1, L_0x120183b10, L_0x120183c20, C4<1>, C4<1>;
L_0x120183e00 .functor NOT 1, L_0x1201837a0, C4<0>, C4<0>, C4<0>;
v0x12012e9c0_0 .net "C", 0 0, L_0x120183610;  alias, 1 drivers
v0x12012ea60_0 .net "D", 0 0, L_0x1201837a0;  alias, 1 drivers
v0x12012eb20_0 .net "D1", 0 0, L_0x120183e00;  1 drivers
v0x12012ebd0_0 .net "Q", 0 0, L_0x120183c20;  alias, 1 drivers
v0x12012ec60_0 .net "Q1", 0 0, L_0x120183cf0;  1 drivers
v0x12012ed30_0 .net "x", 0 0, L_0x120183aa0;  1 drivers
v0x12012edd0_0 .net "y", 0 0, L_0x120183b10;  1 drivers
S_0x12012f270 .scope module, "r5" "D_flip_flop" 2 178, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120184030 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x120130260_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120130300_0 .net "CLK1", 0 0, L_0x120184030;  1 drivers
v0x1201303a0_0 .net "D", 0 0, L_0x1201848e0;  1 drivers
v0x120130470_0 .net "Q", 0 0, L_0x120184620;  1 drivers
v0x120130520_0 .net "Y", 0 0, L_0x1201841c0;  1 drivers
S_0x12012f480 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12012f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201840a0 .functor NAND 1, L_0x1201848e0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120184150 .functor NAND 1, L_0x120184400, L_0x1201bc070, C4<1>, C4<1>;
L_0x1201841c0 .functor NAND 1, L_0x1201840a0, L_0x120184270, C4<1>, C4<1>;
L_0x120184270 .functor NAND 1, L_0x120184150, L_0x1201841c0, C4<1>, C4<1>;
L_0x120184400 .functor NOT 1, L_0x1201848e0, C4<0>, C4<0>, C4<0>;
v0x12012f690_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x12012f720_0 .net "D", 0 0, L_0x1201848e0;  alias, 1 drivers
v0x12012f7c0_0 .net "D1", 0 0, L_0x120184400;  1 drivers
v0x12012f870_0 .net "Q", 0 0, L_0x1201841c0;  alias, 1 drivers
v0x12012f910_0 .net "Q1", 0 0, L_0x120184270;  1 drivers
v0x12012f9f0_0 .net "x", 0 0, L_0x1201840a0;  1 drivers
v0x12012fa90_0 .net "y", 0 0, L_0x120184150;  1 drivers
S_0x12012fb60 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12012f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201844a0 .functor NAND 1, L_0x1201841c0, L_0x120184030, C4<1>, C4<1>;
L_0x120184510 .functor NAND 1, L_0x120184800, L_0x120184030, C4<1>, C4<1>;
L_0x120184620 .functor NAND 1, L_0x1201844a0, L_0x1201846f0, C4<1>, C4<1>;
L_0x1201846f0 .functor NAND 1, L_0x120184510, L_0x120184620, C4<1>, C4<1>;
L_0x120184800 .functor NOT 1, L_0x1201841c0, C4<0>, C4<0>, C4<0>;
v0x12012fd80_0 .net "C", 0 0, L_0x120184030;  alias, 1 drivers
v0x12012fe20_0 .net "D", 0 0, L_0x1201841c0;  alias, 1 drivers
v0x12012fee0_0 .net "D1", 0 0, L_0x120184800;  1 drivers
v0x12012ff90_0 .net "Q", 0 0, L_0x120184620;  alias, 1 drivers
v0x120130020_0 .net "Q1", 0 0, L_0x1201846f0;  1 drivers
v0x1201300f0_0 .net "x", 0 0, L_0x1201844a0;  1 drivers
v0x120130190_0 .net "y", 0 0, L_0x120184510;  1 drivers
S_0x120130630 .scope module, "r6" "D_flip_flop" 2 179, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120184a00 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x120131620_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x1201316c0_0 .net "CLK1", 0 0, L_0x120184a00;  1 drivers
v0x120131760_0 .net "D", 0 0, L_0x1201852d0;  1 drivers
v0x120131830_0 .net "Q", 0 0, L_0x120185010;  1 drivers
v0x1201318e0_0 .net "Y", 0 0, L_0x120184b90;  1 drivers
S_0x120130840 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120130630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120184a70 .functor NAND 1, L_0x1201852d0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120184b20 .functor NAND 1, L_0x120184df0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120184b90 .functor NAND 1, L_0x120184a70, L_0x120184c60, C4<1>, C4<1>;
L_0x120184c60 .functor NAND 1, L_0x120184b20, L_0x120184b90, C4<1>, C4<1>;
L_0x120184df0 .functor NOT 1, L_0x1201852d0, C4<0>, C4<0>, C4<0>;
v0x120130a50_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120130ae0_0 .net "D", 0 0, L_0x1201852d0;  alias, 1 drivers
v0x120130b80_0 .net "D1", 0 0, L_0x120184df0;  1 drivers
v0x120130c30_0 .net "Q", 0 0, L_0x120184b90;  alias, 1 drivers
v0x120130cd0_0 .net "Q1", 0 0, L_0x120184c60;  1 drivers
v0x120130db0_0 .net "x", 0 0, L_0x120184a70;  1 drivers
v0x120130e50_0 .net "y", 0 0, L_0x120184b20;  1 drivers
S_0x120130f20 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120130630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120184e90 .functor NAND 1, L_0x120184b90, L_0x120184a00, C4<1>, C4<1>;
L_0x120184f00 .functor NAND 1, L_0x1201851f0, L_0x120184a00, C4<1>, C4<1>;
L_0x120185010 .functor NAND 1, L_0x120184e90, L_0x1201850e0, C4<1>, C4<1>;
L_0x1201850e0 .functor NAND 1, L_0x120184f00, L_0x120185010, C4<1>, C4<1>;
L_0x1201851f0 .functor NOT 1, L_0x120184b90, C4<0>, C4<0>, C4<0>;
v0x120131140_0 .net "C", 0 0, L_0x120184a00;  alias, 1 drivers
v0x1201311e0_0 .net "D", 0 0, L_0x120184b90;  alias, 1 drivers
v0x1201312a0_0 .net "D1", 0 0, L_0x1201851f0;  1 drivers
v0x120131350_0 .net "Q", 0 0, L_0x120185010;  alias, 1 drivers
v0x1201313e0_0 .net "Q1", 0 0, L_0x1201850e0;  1 drivers
v0x1201314b0_0 .net "x", 0 0, L_0x120184e90;  1 drivers
v0x120131550_0 .net "y", 0 0, L_0x120184f00;  1 drivers
S_0x1201319f0 .scope module, "r7" "D_flip_flop" 2 180, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201853f0 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x1201329e0_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120132a80_0 .net "CLK1", 0 0, L_0x1201853f0;  1 drivers
v0x120132b20_0 .net "D", 0 0, L_0x120185cd0;  1 drivers
v0x120132bf0_0 .net "Q", 0 0, L_0x120185a10;  1 drivers
v0x120132ca0_0 .net "Y", 0 0, L_0x1201855c0;  1 drivers
S_0x120131c00 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x1201319f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201854a0 .functor NAND 1, L_0x120185cd0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120185550 .functor NAND 1, L_0x120185800, L_0x1201bc070, C4<1>, C4<1>;
L_0x1201855c0 .functor NAND 1, L_0x1201854a0, L_0x120185670, C4<1>, C4<1>;
L_0x120185670 .functor NAND 1, L_0x120185550, L_0x1201855c0, C4<1>, C4<1>;
L_0x120185800 .functor NOT 1, L_0x120185cd0, C4<0>, C4<0>, C4<0>;
v0x120131e10_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120131ea0_0 .net "D", 0 0, L_0x120185cd0;  alias, 1 drivers
v0x120131f40_0 .net "D1", 0 0, L_0x120185800;  1 drivers
v0x120131ff0_0 .net "Q", 0 0, L_0x1201855c0;  alias, 1 drivers
v0x120132090_0 .net "Q1", 0 0, L_0x120185670;  1 drivers
v0x120132170_0 .net "x", 0 0, L_0x1201854a0;  1 drivers
v0x120132210_0 .net "y", 0 0, L_0x120185550;  1 drivers
S_0x1201322e0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x1201319f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120185870 .functor NAND 1, L_0x1201855c0, L_0x1201853f0, C4<1>, C4<1>;
L_0x1201858e0 .functor NAND 1, L_0x120185bf0, L_0x1201853f0, C4<1>, C4<1>;
L_0x120185a10 .functor NAND 1, L_0x120185870, L_0x120185ae0, C4<1>, C4<1>;
L_0x120185ae0 .functor NAND 1, L_0x1201858e0, L_0x120185a10, C4<1>, C4<1>;
L_0x120185bf0 .functor NOT 1, L_0x1201855c0, C4<0>, C4<0>, C4<0>;
v0x120132500_0 .net "C", 0 0, L_0x1201853f0;  alias, 1 drivers
v0x1201325a0_0 .net "D", 0 0, L_0x1201855c0;  alias, 1 drivers
v0x120132660_0 .net "D1", 0 0, L_0x120185bf0;  1 drivers
v0x120132710_0 .net "Q", 0 0, L_0x120185a10;  alias, 1 drivers
v0x1201327a0_0 .net "Q1", 0 0, L_0x120185ae0;  1 drivers
v0x120132870_0 .net "x", 0 0, L_0x120185870;  1 drivers
v0x120132910_0 .net "y", 0 0, L_0x1201858e0;  1 drivers
S_0x120132db0 .scope module, "r8" "D_flip_flop" 2 181, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120185df0 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x120133da0_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120133e40_0 .net "CLK1", 0 0, L_0x120185df0;  1 drivers
v0x120133ee0_0 .net "D", 0 0, L_0x1201866c0;  1 drivers
v0x120133fb0_0 .net "Q", 0 0, L_0x120186400;  1 drivers
v0x120134060_0 .net "Y", 0 0, L_0x120185f60;  1 drivers
S_0x120132fc0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120132db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120185e60 .functor NAND 1, L_0x1201866c0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120185ed0 .functor NAND 1, L_0x1201861e0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120185f60 .functor NAND 1, L_0x120185e60, L_0x120186050, C4<1>, C4<1>;
L_0x120186050 .functor NAND 1, L_0x120185ed0, L_0x120185f60, C4<1>, C4<1>;
L_0x1201861e0 .functor NOT 1, L_0x1201866c0, C4<0>, C4<0>, C4<0>;
v0x1201331d0_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120133260_0 .net "D", 0 0, L_0x1201866c0;  alias, 1 drivers
v0x120133300_0 .net "D1", 0 0, L_0x1201861e0;  1 drivers
v0x1201333b0_0 .net "Q", 0 0, L_0x120185f60;  alias, 1 drivers
v0x120133450_0 .net "Q1", 0 0, L_0x120186050;  1 drivers
v0x120133530_0 .net "x", 0 0, L_0x120185e60;  1 drivers
v0x1201335d0_0 .net "y", 0 0, L_0x120185ed0;  1 drivers
S_0x1201336a0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120132db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120186280 .functor NAND 1, L_0x120185f60, L_0x120185df0, C4<1>, C4<1>;
L_0x1201862f0 .functor NAND 1, L_0x1201865e0, L_0x120185df0, C4<1>, C4<1>;
L_0x120186400 .functor NAND 1, L_0x120186280, L_0x1201864d0, C4<1>, C4<1>;
L_0x1201864d0 .functor NAND 1, L_0x1201862f0, L_0x120186400, C4<1>, C4<1>;
L_0x1201865e0 .functor NOT 1, L_0x120185f60, C4<0>, C4<0>, C4<0>;
v0x1201338c0_0 .net "C", 0 0, L_0x120185df0;  alias, 1 drivers
v0x120133960_0 .net "D", 0 0, L_0x120185f60;  alias, 1 drivers
v0x120133a20_0 .net "D1", 0 0, L_0x1201865e0;  1 drivers
v0x120133ad0_0 .net "Q", 0 0, L_0x120186400;  alias, 1 drivers
v0x120133b60_0 .net "Q1", 0 0, L_0x1201864d0;  1 drivers
v0x120133c30_0 .net "x", 0 0, L_0x120186280;  1 drivers
v0x120133cd0_0 .net "y", 0 0, L_0x1201862f0;  1 drivers
S_0x120134170 .scope module, "r9" "D_flip_flop" 2 182, 2 266 0, S_0x120121450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120186830 .functor NOT 1, L_0x1201bc070, C4<0>, C4<0>, C4<0>;
v0x120135160_0 .net "CLK", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120135200_0 .net "CLK1", 0 0, L_0x120186830;  1 drivers
v0x1201352a0_0 .net "D", 0 0, L_0x1201870c0;  1 drivers
v0x120135370_0 .net "Q", 0 0, L_0x120186e00;  1 drivers
v0x120135420_0 .net "Y", 0 0, L_0x120186980;  1 drivers
S_0x120134380 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120134170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201868a0 .functor NAND 1, L_0x1201870c0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120186910 .functor NAND 1, L_0x120186be0, L_0x1201bc070, C4<1>, C4<1>;
L_0x120186980 .functor NAND 1, L_0x1201868a0, L_0x120186a50, C4<1>, C4<1>;
L_0x120186a50 .functor NAND 1, L_0x120186910, L_0x120186980, C4<1>, C4<1>;
L_0x120186be0 .functor NOT 1, L_0x1201870c0, C4<0>, C4<0>, C4<0>;
v0x120134590_0 .net "C", 0 0, L_0x1201bc070;  alias, 1 drivers
v0x120134620_0 .net "D", 0 0, L_0x1201870c0;  alias, 1 drivers
v0x1201346c0_0 .net "D1", 0 0, L_0x120186be0;  1 drivers
v0x120134770_0 .net "Q", 0 0, L_0x120186980;  alias, 1 drivers
v0x120134810_0 .net "Q1", 0 0, L_0x120186a50;  1 drivers
v0x1201348f0_0 .net "x", 0 0, L_0x1201868a0;  1 drivers
v0x120134990_0 .net "y", 0 0, L_0x120186910;  1 drivers
S_0x120134a60 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120134170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120186c80 .functor NAND 1, L_0x120186980, L_0x120186830, C4<1>, C4<1>;
L_0x120186cf0 .functor NAND 1, L_0x120186fe0, L_0x120186830, C4<1>, C4<1>;
L_0x120186e00 .functor NAND 1, L_0x120186c80, L_0x120186ed0, C4<1>, C4<1>;
L_0x120186ed0 .functor NAND 1, L_0x120186cf0, L_0x120186e00, C4<1>, C4<1>;
L_0x120186fe0 .functor NOT 1, L_0x120186980, C4<0>, C4<0>, C4<0>;
v0x120134c80_0 .net "C", 0 0, L_0x120186830;  alias, 1 drivers
v0x120134d20_0 .net "D", 0 0, L_0x120186980;  alias, 1 drivers
v0x120134de0_0 .net "D1", 0 0, L_0x120186fe0;  1 drivers
v0x120134e90_0 .net "Q", 0 0, L_0x120186e00;  alias, 1 drivers
v0x120134f20_0 .net "Q1", 0 0, L_0x120186ed0;  1 drivers
v0x120134ff0_0 .net "x", 0 0, L_0x120186c80;  1 drivers
v0x120135090_0 .net "y", 0 0, L_0x120186cf0;  1 drivers
S_0x1201355c0 .scope module, "reg2" "register" 2 154, 2 169 0, S_0x1200fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "WriteData";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 16 "ReadData";
v0x120159650_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x12014fc40_0 .net "ReadData", 15 0, L_0x1201951c0;  alias, 1 drivers
v0x12014fd10_0 .net "WriteData", 15 0, L_0x1201facf0;  alias, 1 drivers
L_0x12018be40 .part L_0x1201facf0, 0, 1;
L_0x12018c710 .part L_0x1201facf0, 1, 1;
L_0x12018d0e0 .part L_0x1201facf0, 2, 1;
L_0x12018daf0 .part L_0x1201facf0, 3, 1;
L_0x12018e4e0 .part L_0x1201facf0, 4, 1;
L_0x12018eee0 .part L_0x1201facf0, 5, 1;
L_0x12018f8d0 .part L_0x1201facf0, 6, 1;
L_0x1201902d0 .part L_0x1201facf0, 7, 1;
L_0x120190cc0 .part L_0x1201facf0, 8, 1;
L_0x1201916c0 .part L_0x1201facf0, 9, 1;
L_0x120191eb0 .part L_0x1201facf0, 10, 1;
L_0x1201928c0 .part L_0x1201facf0, 11, 1;
L_0x1201932b0 .part L_0x1201facf0, 12, 1;
L_0x120193cb0 .part L_0x1201facf0, 13, 1;
L_0x1201946a0 .part L_0x1201facf0, 14, 1;
L_0x1201950a0 .part L_0x1201facf0, 15, 1;
LS_0x1201951c0_0_0 .concat8 [ 1 1 1 1], L_0x12018bcf0, L_0x12018c450, L_0x12018ce20, L_0x12018d830;
LS_0x1201951c0_0_4 .concat8 [ 1 1 1 1], L_0x12018e220, L_0x12018ec20, L_0x12018f610, L_0x120190010;
LS_0x1201951c0_0_8 .concat8 [ 1 1 1 1], L_0x120190a00, L_0x120191400, L_0x120191bf0, L_0x120192600;
LS_0x1201951c0_0_12 .concat8 [ 1 1 1 1], L_0x120192ff0, L_0x1201939f0, L_0x1201943e0, L_0x120194de0;
L_0x1201951c0 .concat8 [ 4 4 4 4], LS_0x1201951c0_0_0, LS_0x1201951c0_0_4, LS_0x1201951c0_0_8, LS_0x1201951c0_0_12;
S_0x1201357c0 .scope module, "r0" "D_flip_flop" 2 173, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018b8e0 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x1201367e0_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120136880_0 .net "CLK1", 0 0, L_0x12018b8e0;  1 drivers
v0x120136930_0 .net "D", 0 0, L_0x12018be40;  1 drivers
v0x120136a00_0 .net "Q", 0 0, L_0x12018bcf0;  1 drivers
v0x120136ab0_0 .net "Y", 0 0, L_0x12018b9c0;  1 drivers
S_0x1201359d0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x1201357c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018a4a0 .functor NAND 1, L_0x12018be40, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018b950 .functor NAND 1, L_0x12018bb20, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018b9c0 .functor NAND 1, L_0x12018a4a0, L_0x12018ba30, C4<1>, C4<1>;
L_0x12018ba30 .functor NAND 1, L_0x12018b950, L_0x12018b9c0, C4<1>, C4<1>;
L_0x12018bb20 .functor NOT 1, L_0x12018be40, C4<0>, C4<0>, C4<0>;
v0x120135c00_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120135ca0_0 .net "D", 0 0, L_0x12018be40;  alias, 1 drivers
v0x120135d40_0 .net "D1", 0 0, L_0x12018bb20;  1 drivers
v0x120135df0_0 .net "Q", 0 0, L_0x12018b9c0;  alias, 1 drivers
v0x120135e90_0 .net "Q1", 0 0, L_0x12018ba30;  1 drivers
v0x120135f70_0 .net "x", 0 0, L_0x12018a4a0;  1 drivers
v0x120136010_0 .net "y", 0 0, L_0x12018b950;  1 drivers
S_0x1201360e0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x1201357c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018bb90 .functor NAND 1, L_0x12018b9c0, L_0x12018b8e0, C4<1>, C4<1>;
L_0x12018bc00 .functor NAND 1, L_0x12018bdd0, L_0x12018b8e0, C4<1>, C4<1>;
L_0x12018bcf0 .functor NAND 1, L_0x12018bb90, L_0x12018bd60, C4<1>, C4<1>;
L_0x12018bd60 .functor NAND 1, L_0x12018bc00, L_0x12018bcf0, C4<1>, C4<1>;
L_0x12018bdd0 .functor NOT 1, L_0x12018b9c0, C4<0>, C4<0>, C4<0>;
v0x120136300_0 .net "C", 0 0, L_0x12018b8e0;  alias, 1 drivers
v0x1201363a0_0 .net "D", 0 0, L_0x12018b9c0;  alias, 1 drivers
v0x120136460_0 .net "D1", 0 0, L_0x12018bdd0;  1 drivers
v0x120136510_0 .net "Q", 0 0, L_0x12018bcf0;  alias, 1 drivers
v0x1201365a0_0 .net "Q1", 0 0, L_0x12018bd60;  1 drivers
v0x120136670_0 .net "x", 0 0, L_0x12018bb90;  1 drivers
v0x120136710_0 .net "y", 0 0, L_0x12018bc00;  1 drivers
S_0x120136bc0 .scope module, "r1" "D_flip_flop" 2 174, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018bf60 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x120137bd0_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120137c70_0 .net "CLK1", 0 0, L_0x12018bf60;  1 drivers
v0x120137d10_0 .net "D", 0 0, L_0x12018c710;  1 drivers
v0x120137de0_0 .net "Q", 0 0, L_0x12018c450;  1 drivers
v0x120137e90_0 .net "Y", 0 0, L_0x12018c0b0;  1 drivers
S_0x120136dd0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120136bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018bfd0 .functor NAND 1, L_0x12018c710, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018c040 .functor NAND 1, L_0x12018c250, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018c0b0 .functor NAND 1, L_0x12018bfd0, L_0x12018c120, C4<1>, C4<1>;
L_0x12018c120 .functor NAND 1, L_0x12018c040, L_0x12018c0b0, C4<1>, C4<1>;
L_0x12018c250 .functor NOT 1, L_0x12018c710, C4<0>, C4<0>, C4<0>;
v0x120136fe0_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x1201370b0_0 .net "D", 0 0, L_0x12018c710;  alias, 1 drivers
v0x120137150_0 .net "D1", 0 0, L_0x12018c250;  1 drivers
v0x1201371e0_0 .net "Q", 0 0, L_0x12018c0b0;  alias, 1 drivers
v0x120137280_0 .net "Q1", 0 0, L_0x12018c120;  1 drivers
v0x120137360_0 .net "x", 0 0, L_0x12018bfd0;  1 drivers
v0x120137400_0 .net "y", 0 0, L_0x12018c040;  1 drivers
S_0x1201374d0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120136bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018c2f0 .functor NAND 1, L_0x12018c0b0, L_0x12018bf60, C4<1>, C4<1>;
L_0x12018c360 .functor NAND 1, L_0x12018c630, L_0x12018bf60, C4<1>, C4<1>;
L_0x12018c450 .functor NAND 1, L_0x12018c2f0, L_0x12018c520, C4<1>, C4<1>;
L_0x12018c520 .functor NAND 1, L_0x12018c360, L_0x12018c450, C4<1>, C4<1>;
L_0x12018c630 .functor NOT 1, L_0x12018c0b0, C4<0>, C4<0>, C4<0>;
v0x1201376f0_0 .net "C", 0 0, L_0x12018bf60;  alias, 1 drivers
v0x120137790_0 .net "D", 0 0, L_0x12018c0b0;  alias, 1 drivers
v0x120137850_0 .net "D1", 0 0, L_0x12018c630;  1 drivers
v0x120137900_0 .net "Q", 0 0, L_0x12018c450;  alias, 1 drivers
v0x120137990_0 .net "Q1", 0 0, L_0x12018c520;  1 drivers
v0x120137a60_0 .net "x", 0 0, L_0x12018c2f0;  1 drivers
v0x120137b00_0 .net "y", 0 0, L_0x12018c360;  1 drivers
S_0x120137fa0 .scope module, "r10" "D_flip_flop" 2 183, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201871e0 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x120138fe0_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120139080_0 .net "CLK1", 0 0, L_0x1201871e0;  1 drivers
v0x120139120_0 .net "D", 0 0, L_0x120191eb0;  1 drivers
v0x1201391f0_0 .net "Q", 0 0, L_0x120191bf0;  1 drivers
v0x1201392a0_0 .net "Y", 0 0, L_0x120187370;  1 drivers
S_0x1201381b0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120137fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120187250 .functor NAND 1, L_0x120191eb0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120187300 .functor NAND 1, L_0x1201919d0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120187370 .functor NAND 1, L_0x120187250, L_0x120191840, C4<1>, C4<1>;
L_0x120191840 .functor NAND 1, L_0x120187300, L_0x120187370, C4<1>, C4<1>;
L_0x1201919d0 .functor NOT 1, L_0x120191eb0, C4<0>, C4<0>, C4<0>;
v0x1201383e0_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x1201384f0_0 .net "D", 0 0, L_0x120191eb0;  alias, 1 drivers
v0x120138580_0 .net "D1", 0 0, L_0x1201919d0;  1 drivers
v0x120138610_0 .net "Q", 0 0, L_0x120187370;  alias, 1 drivers
v0x1201386a0_0 .net "Q1", 0 0, L_0x120191840;  1 drivers
v0x120138770_0 .net "x", 0 0, L_0x120187250;  1 drivers
v0x120138810_0 .net "y", 0 0, L_0x120187300;  1 drivers
S_0x1201388e0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120137fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120191a70 .functor NAND 1, L_0x120187370, L_0x1201871e0, C4<1>, C4<1>;
L_0x120191ae0 .functor NAND 1, L_0x120191dd0, L_0x1201871e0, C4<1>, C4<1>;
L_0x120191bf0 .functor NAND 1, L_0x120191a70, L_0x120191cc0, C4<1>, C4<1>;
L_0x120191cc0 .functor NAND 1, L_0x120191ae0, L_0x120191bf0, C4<1>, C4<1>;
L_0x120191dd0 .functor NOT 1, L_0x120187370, C4<0>, C4<0>, C4<0>;
v0x120138b00_0 .net "C", 0 0, L_0x1201871e0;  alias, 1 drivers
v0x120138ba0_0 .net "D", 0 0, L_0x120187370;  alias, 1 drivers
v0x120138c60_0 .net "D1", 0 0, L_0x120191dd0;  1 drivers
v0x120138d10_0 .net "Q", 0 0, L_0x120191bf0;  alias, 1 drivers
v0x120138da0_0 .net "Q1", 0 0, L_0x120191cc0;  1 drivers
v0x120138e70_0 .net "x", 0 0, L_0x120191a70;  1 drivers
v0x120138f10_0 .net "y", 0 0, L_0x120191ae0;  1 drivers
S_0x1201393b0 .scope module, "r11" "D_flip_flop" 2 184, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120192030 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x12013a3a0_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x12013a440_0 .net "CLK1", 0 0, L_0x120192030;  1 drivers
v0x12013a4e0_0 .net "D", 0 0, L_0x1201928c0;  1 drivers
v0x12013a5b0_0 .net "Q", 0 0, L_0x120192600;  1 drivers
v0x12013a660_0 .net "Y", 0 0, L_0x120192180;  1 drivers
S_0x1201395c0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x1201393b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201920a0 .functor NAND 1, L_0x1201928c0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120192110 .functor NAND 1, L_0x1201923e0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120192180 .functor NAND 1, L_0x1201920a0, L_0x120192250, C4<1>, C4<1>;
L_0x120192250 .functor NAND 1, L_0x120192110, L_0x120192180, C4<1>, C4<1>;
L_0x1201923e0 .functor NOT 1, L_0x1201928c0, C4<0>, C4<0>, C4<0>;
v0x1201397d0_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120139860_0 .net "D", 0 0, L_0x1201928c0;  alias, 1 drivers
v0x120139900_0 .net "D1", 0 0, L_0x1201923e0;  1 drivers
v0x1201399b0_0 .net "Q", 0 0, L_0x120192180;  alias, 1 drivers
v0x120139a50_0 .net "Q1", 0 0, L_0x120192250;  1 drivers
v0x120139b30_0 .net "x", 0 0, L_0x1201920a0;  1 drivers
v0x120139bd0_0 .net "y", 0 0, L_0x120192110;  1 drivers
S_0x120139ca0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x1201393b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120192480 .functor NAND 1, L_0x120192180, L_0x120192030, C4<1>, C4<1>;
L_0x1201924f0 .functor NAND 1, L_0x1201927e0, L_0x120192030, C4<1>, C4<1>;
L_0x120192600 .functor NAND 1, L_0x120192480, L_0x1201926d0, C4<1>, C4<1>;
L_0x1201926d0 .functor NAND 1, L_0x1201924f0, L_0x120192600, C4<1>, C4<1>;
L_0x1201927e0 .functor NOT 1, L_0x120192180, C4<0>, C4<0>, C4<0>;
v0x120139ec0_0 .net "C", 0 0, L_0x120192030;  alias, 1 drivers
v0x120139f60_0 .net "D", 0 0, L_0x120192180;  alias, 1 drivers
v0x12013a020_0 .net "D1", 0 0, L_0x1201927e0;  1 drivers
v0x12013a0d0_0 .net "Q", 0 0, L_0x120192600;  alias, 1 drivers
v0x12013a160_0 .net "Q1", 0 0, L_0x1201926d0;  1 drivers
v0x12013a230_0 .net "x", 0 0, L_0x120192480;  1 drivers
v0x12013a2d0_0 .net "y", 0 0, L_0x1201924f0;  1 drivers
S_0x12013a770 .scope module, "r12" "D_flip_flop" 2 185, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201929e0 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x12014b800_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x12014b8a0_0 .net "CLK1", 0 0, L_0x1201929e0;  1 drivers
v0x12014b940_0 .net "D", 0 0, L_0x1201932b0;  1 drivers
v0x12014ba10_0 .net "Q", 0 0, L_0x120192ff0;  1 drivers
v0x12014bac0_0 .net "Y", 0 0, L_0x120192b70;  1 drivers
S_0x12013a9c0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12013a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120192a50 .functor NAND 1, L_0x1201932b0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120192b00 .functor NAND 1, L_0x120192dd0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120192b70 .functor NAND 1, L_0x120192a50, L_0x120192c40, C4<1>, C4<1>;
L_0x120192c40 .functor NAND 1, L_0x120192b00, L_0x120192b70, C4<1>, C4<1>;
L_0x120192dd0 .functor NOT 1, L_0x1201932b0, C4<0>, C4<0>, C4<0>;
v0x12013abd0_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x12013ad60_0 .net "D", 0 0, L_0x1201932b0;  alias, 1 drivers
v0x12013adf0_0 .net "D1", 0 0, L_0x120192dd0;  1 drivers
v0x12013ae80_0 .net "Q", 0 0, L_0x120192b70;  alias, 1 drivers
v0x12013af10_0 .net "Q1", 0 0, L_0x120192c40;  1 drivers
v0x12013afa0_0 .net "x", 0 0, L_0x120192a50;  1 drivers
v0x12014b030_0 .net "y", 0 0, L_0x120192b00;  1 drivers
S_0x12014b100 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12013a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120192e70 .functor NAND 1, L_0x120192b70, L_0x1201929e0, C4<1>, C4<1>;
L_0x120192ee0 .functor NAND 1, L_0x1201931d0, L_0x1201929e0, C4<1>, C4<1>;
L_0x120192ff0 .functor NAND 1, L_0x120192e70, L_0x1201930c0, C4<1>, C4<1>;
L_0x1201930c0 .functor NAND 1, L_0x120192ee0, L_0x120192ff0, C4<1>, C4<1>;
L_0x1201931d0 .functor NOT 1, L_0x120192b70, C4<0>, C4<0>, C4<0>;
v0x12014b320_0 .net "C", 0 0, L_0x1201929e0;  alias, 1 drivers
v0x12014b3c0_0 .net "D", 0 0, L_0x120192b70;  alias, 1 drivers
v0x12014b480_0 .net "D1", 0 0, L_0x1201931d0;  1 drivers
v0x12014b530_0 .net "Q", 0 0, L_0x120192ff0;  alias, 1 drivers
v0x12014b5c0_0 .net "Q1", 0 0, L_0x1201930c0;  1 drivers
v0x12014b690_0 .net "x", 0 0, L_0x120192e70;  1 drivers
v0x12014b730_0 .net "y", 0 0, L_0x120192ee0;  1 drivers
S_0x12014bbd0 .scope module, "r13" "D_flip_flop" 2 186, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120193440 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x12014cbc0_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x12014cc60_0 .net "CLK1", 0 0, L_0x120193440;  1 drivers
v0x12014cd00_0 .net "D", 0 0, L_0x120193cb0;  1 drivers
v0x12014cdd0_0 .net "Q", 0 0, L_0x1201939f0;  1 drivers
v0x12014ce80_0 .net "Y", 0 0, L_0x120193590;  1 drivers
S_0x12014bde0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12014bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201934b0 .functor NAND 1, L_0x120193cb0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120193520 .functor NAND 1, L_0x1201937d0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120193590 .functor NAND 1, L_0x1201934b0, L_0x120193640, C4<1>, C4<1>;
L_0x120193640 .functor NAND 1, L_0x120193520, L_0x120193590, C4<1>, C4<1>;
L_0x1201937d0 .functor NOT 1, L_0x120193cb0, C4<0>, C4<0>, C4<0>;
v0x12014bff0_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x12014c080_0 .net "D", 0 0, L_0x120193cb0;  alias, 1 drivers
v0x12014c120_0 .net "D1", 0 0, L_0x1201937d0;  1 drivers
v0x12014c1d0_0 .net "Q", 0 0, L_0x120193590;  alias, 1 drivers
v0x12014c270_0 .net "Q1", 0 0, L_0x120193640;  1 drivers
v0x12014c350_0 .net "x", 0 0, L_0x1201934b0;  1 drivers
v0x12014c3f0_0 .net "y", 0 0, L_0x120193520;  1 drivers
S_0x12014c4c0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12014bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120193870 .functor NAND 1, L_0x120193590, L_0x120193440, C4<1>, C4<1>;
L_0x1201938e0 .functor NAND 1, L_0x120193bd0, L_0x120193440, C4<1>, C4<1>;
L_0x1201939f0 .functor NAND 1, L_0x120193870, L_0x120193ac0, C4<1>, C4<1>;
L_0x120193ac0 .functor NAND 1, L_0x1201938e0, L_0x1201939f0, C4<1>, C4<1>;
L_0x120193bd0 .functor NOT 1, L_0x120193590, C4<0>, C4<0>, C4<0>;
v0x12014c6e0_0 .net "C", 0 0, L_0x120193440;  alias, 1 drivers
v0x12014c780_0 .net "D", 0 0, L_0x120193590;  alias, 1 drivers
v0x12014c840_0 .net "D1", 0 0, L_0x120193bd0;  1 drivers
v0x12014c8f0_0 .net "Q", 0 0, L_0x1201939f0;  alias, 1 drivers
v0x12014c980_0 .net "Q1", 0 0, L_0x120193ac0;  1 drivers
v0x12014ca50_0 .net "x", 0 0, L_0x120193870;  1 drivers
v0x12014caf0_0 .net "y", 0 0, L_0x1201938e0;  1 drivers
S_0x12014cf90 .scope module, "r14" "D_flip_flop" 2 187, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120193dd0 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x12014df80_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x12014e020_0 .net "CLK1", 0 0, L_0x120193dd0;  1 drivers
v0x12014e0c0_0 .net "D", 0 0, L_0x1201946a0;  1 drivers
v0x12014e190_0 .net "Q", 0 0, L_0x1201943e0;  1 drivers
v0x12014e240_0 .net "Y", 0 0, L_0x120193f60;  1 drivers
S_0x12014d1a0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12014cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120193e40 .functor NAND 1, L_0x1201946a0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120193ef0 .functor NAND 1, L_0x1201941c0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120193f60 .functor NAND 1, L_0x120193e40, L_0x120194030, C4<1>, C4<1>;
L_0x120194030 .functor NAND 1, L_0x120193ef0, L_0x120193f60, C4<1>, C4<1>;
L_0x1201941c0 .functor NOT 1, L_0x1201946a0, C4<0>, C4<0>, C4<0>;
v0x12014d3b0_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x12014d440_0 .net "D", 0 0, L_0x1201946a0;  alias, 1 drivers
v0x12014d4e0_0 .net "D1", 0 0, L_0x1201941c0;  1 drivers
v0x12014d590_0 .net "Q", 0 0, L_0x120193f60;  alias, 1 drivers
v0x12014d630_0 .net "Q1", 0 0, L_0x120194030;  1 drivers
v0x12014d710_0 .net "x", 0 0, L_0x120193e40;  1 drivers
v0x12014d7b0_0 .net "y", 0 0, L_0x120193ef0;  1 drivers
S_0x12014d880 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12014cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120194260 .functor NAND 1, L_0x120193f60, L_0x120193dd0, C4<1>, C4<1>;
L_0x1201942d0 .functor NAND 1, L_0x1201945c0, L_0x120193dd0, C4<1>, C4<1>;
L_0x1201943e0 .functor NAND 1, L_0x120194260, L_0x1201944b0, C4<1>, C4<1>;
L_0x1201944b0 .functor NAND 1, L_0x1201942d0, L_0x1201943e0, C4<1>, C4<1>;
L_0x1201945c0 .functor NOT 1, L_0x120193f60, C4<0>, C4<0>, C4<0>;
v0x12014daa0_0 .net "C", 0 0, L_0x120193dd0;  alias, 1 drivers
v0x12014db40_0 .net "D", 0 0, L_0x120193f60;  alias, 1 drivers
v0x12014dc00_0 .net "D1", 0 0, L_0x1201945c0;  1 drivers
v0x12014dcb0_0 .net "Q", 0 0, L_0x1201943e0;  alias, 1 drivers
v0x12014dd40_0 .net "Q1", 0 0, L_0x1201944b0;  1 drivers
v0x12014de10_0 .net "x", 0 0, L_0x120194260;  1 drivers
v0x12014deb0_0 .net "y", 0 0, L_0x1201942d0;  1 drivers
S_0x12014e350 .scope module, "r15" "D_flip_flop" 2 188, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201933d0 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x12014f340_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x12014f3e0_0 .net "CLK1", 0 0, L_0x1201933d0;  1 drivers
v0x12014f480_0 .net "D", 0 0, L_0x1201950a0;  1 drivers
v0x12014f550_0 .net "Q", 0 0, L_0x120194de0;  1 drivers
v0x12014f600_0 .net "Y", 0 0, L_0x120194960;  1 drivers
S_0x12014e560 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12014e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120194840 .functor NAND 1, L_0x1201950a0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x1201948f0 .functor NAND 1, L_0x120194bc0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120194960 .functor NAND 1, L_0x120194840, L_0x120194a30, C4<1>, C4<1>;
L_0x120194a30 .functor NAND 1, L_0x1201948f0, L_0x120194960, C4<1>, C4<1>;
L_0x120194bc0 .functor NOT 1, L_0x1201950a0, C4<0>, C4<0>, C4<0>;
v0x12014e770_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x12014e800_0 .net "D", 0 0, L_0x1201950a0;  alias, 1 drivers
v0x12014e8a0_0 .net "D1", 0 0, L_0x120194bc0;  1 drivers
v0x12014e950_0 .net "Q", 0 0, L_0x120194960;  alias, 1 drivers
v0x12014e9f0_0 .net "Q1", 0 0, L_0x120194a30;  1 drivers
v0x12014ead0_0 .net "x", 0 0, L_0x120194840;  1 drivers
v0x12014eb70_0 .net "y", 0 0, L_0x1201948f0;  1 drivers
S_0x12014ec40 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12014e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120194c60 .functor NAND 1, L_0x120194960, L_0x1201933d0, C4<1>, C4<1>;
L_0x120194cd0 .functor NAND 1, L_0x120194fc0, L_0x1201933d0, C4<1>, C4<1>;
L_0x120194de0 .functor NAND 1, L_0x120194c60, L_0x120194eb0, C4<1>, C4<1>;
L_0x120194eb0 .functor NAND 1, L_0x120194cd0, L_0x120194de0, C4<1>, C4<1>;
L_0x120194fc0 .functor NOT 1, L_0x120194960, C4<0>, C4<0>, C4<0>;
v0x12014ee60_0 .net "C", 0 0, L_0x1201933d0;  alias, 1 drivers
v0x12014ef00_0 .net "D", 0 0, L_0x120194960;  alias, 1 drivers
v0x12014efc0_0 .net "D1", 0 0, L_0x120194fc0;  1 drivers
v0x12014f070_0 .net "Q", 0 0, L_0x120194de0;  alias, 1 drivers
v0x12014f100_0 .net "Q1", 0 0, L_0x120194eb0;  1 drivers
v0x12014f1d0_0 .net "x", 0 0, L_0x120194c60;  1 drivers
v0x12014f270_0 .net "y", 0 0, L_0x120194cd0;  1 drivers
S_0x12014f710 .scope module, "r2" "D_flip_flop" 2 175, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018c830 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x120150840_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x1201508e0_0 .net "CLK1", 0 0, L_0x12018c830;  1 drivers
v0x120150980_0 .net "D", 0 0, L_0x12018d0e0;  1 drivers
v0x120150a50_0 .net "Q", 0 0, L_0x12018ce20;  1 drivers
v0x120150b00_0 .net "Y", 0 0, L_0x12018c9c0;  1 drivers
S_0x12014f9a0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12014f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018c8a0 .functor NAND 1, L_0x12018d0e0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018c950 .functor NAND 1, L_0x12018cc00, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018c9c0 .functor NAND 1, L_0x12018c8a0, L_0x12018ca70, C4<1>, C4<1>;
L_0x12018ca70 .functor NAND 1, L_0x12018c950, L_0x12018c9c0, C4<1>, C4<1>;
L_0x12018cc00 .functor NOT 1, L_0x12018d0e0, C4<0>, C4<0>, C4<0>;
v0x12014fbb0_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x12013ac60_0 .net "D", 0 0, L_0x12018d0e0;  alias, 1 drivers
v0x12014fe40_0 .net "D1", 0 0, L_0x12018cc00;  1 drivers
v0x12014fed0_0 .net "Q", 0 0, L_0x12018c9c0;  alias, 1 drivers
v0x12014ff60_0 .net "Q1", 0 0, L_0x12018ca70;  1 drivers
v0x12014fff0_0 .net "x", 0 0, L_0x12018c8a0;  1 drivers
v0x120150080_0 .net "y", 0 0, L_0x12018c950;  1 drivers
S_0x120150140 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12014f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018cca0 .functor NAND 1, L_0x12018c9c0, L_0x12018c830, C4<1>, C4<1>;
L_0x12018cd10 .functor NAND 1, L_0x12018d000, L_0x12018c830, C4<1>, C4<1>;
L_0x12018ce20 .functor NAND 1, L_0x12018cca0, L_0x12018cef0, C4<1>, C4<1>;
L_0x12018cef0 .functor NAND 1, L_0x12018cd10, L_0x12018ce20, C4<1>, C4<1>;
L_0x12018d000 .functor NOT 1, L_0x12018c9c0, C4<0>, C4<0>, C4<0>;
v0x120150360_0 .net "C", 0 0, L_0x12018c830;  alias, 1 drivers
v0x120150400_0 .net "D", 0 0, L_0x12018c9c0;  alias, 1 drivers
v0x1201504c0_0 .net "D1", 0 0, L_0x12018d000;  1 drivers
v0x120150570_0 .net "Q", 0 0, L_0x12018ce20;  alias, 1 drivers
v0x120150600_0 .net "Q1", 0 0, L_0x12018cef0;  1 drivers
v0x1201506d0_0 .net "x", 0 0, L_0x12018cca0;  1 drivers
v0x120150770_0 .net "y", 0 0, L_0x12018cd10;  1 drivers
S_0x120150c10 .scope module, "r3" "D_flip_flop" 2 176, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018d200 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x120151c00_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120151ca0_0 .net "CLK1", 0 0, L_0x12018d200;  1 drivers
v0x120151d40_0 .net "D", 0 0, L_0x12018daf0;  1 drivers
v0x120151e10_0 .net "Q", 0 0, L_0x12018d830;  1 drivers
v0x120151ec0_0 .net "Y", 0 0, L_0x12018d390;  1 drivers
S_0x120150e20 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120150c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018d270 .functor NAND 1, L_0x12018daf0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018d320 .functor NAND 1, L_0x12018d610, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018d390 .functor NAND 1, L_0x12018d270, L_0x12018d480, C4<1>, C4<1>;
L_0x12018d480 .functor NAND 1, L_0x12018d320, L_0x12018d390, C4<1>, C4<1>;
L_0x12018d610 .functor NOT 1, L_0x12018daf0, C4<0>, C4<0>, C4<0>;
v0x120151030_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x1201510c0_0 .net "D", 0 0, L_0x12018daf0;  alias, 1 drivers
v0x120151160_0 .net "D1", 0 0, L_0x12018d610;  1 drivers
v0x120151210_0 .net "Q", 0 0, L_0x12018d390;  alias, 1 drivers
v0x1201512b0_0 .net "Q1", 0 0, L_0x12018d480;  1 drivers
v0x120151390_0 .net "x", 0 0, L_0x12018d270;  1 drivers
v0x120151430_0 .net "y", 0 0, L_0x12018d320;  1 drivers
S_0x120151500 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120150c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018d6b0 .functor NAND 1, L_0x12018d390, L_0x12018d200, C4<1>, C4<1>;
L_0x12018d720 .functor NAND 1, L_0x12018da10, L_0x12018d200, C4<1>, C4<1>;
L_0x12018d830 .functor NAND 1, L_0x12018d6b0, L_0x12018d900, C4<1>, C4<1>;
L_0x12018d900 .functor NAND 1, L_0x12018d720, L_0x12018d830, C4<1>, C4<1>;
L_0x12018da10 .functor NOT 1, L_0x12018d390, C4<0>, C4<0>, C4<0>;
v0x120151720_0 .net "C", 0 0, L_0x12018d200;  alias, 1 drivers
v0x1201517c0_0 .net "D", 0 0, L_0x12018d390;  alias, 1 drivers
v0x120151880_0 .net "D1", 0 0, L_0x12018da10;  1 drivers
v0x120151930_0 .net "Q", 0 0, L_0x12018d830;  alias, 1 drivers
v0x1201519c0_0 .net "Q1", 0 0, L_0x12018d900;  1 drivers
v0x120151a90_0 .net "x", 0 0, L_0x12018d6b0;  1 drivers
v0x120151b30_0 .net "y", 0 0, L_0x12018d720;  1 drivers
S_0x120151fd0 .scope module, "r4" "D_flip_flop" 2 177, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018dc10 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x120152fc0_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120153060_0 .net "CLK1", 0 0, L_0x12018dc10;  1 drivers
v0x120153100_0 .net "D", 0 0, L_0x12018e4e0;  1 drivers
v0x1201531d0_0 .net "Q", 0 0, L_0x12018e220;  1 drivers
v0x120153280_0 .net "Y", 0 0, L_0x12018dda0;  1 drivers
S_0x1201521e0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120151fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018dc80 .functor NAND 1, L_0x12018e4e0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018dd30 .functor NAND 1, L_0x12018e000, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018dda0 .functor NAND 1, L_0x12018dc80, L_0x12018de70, C4<1>, C4<1>;
L_0x12018de70 .functor NAND 1, L_0x12018dd30, L_0x12018dda0, C4<1>, C4<1>;
L_0x12018e000 .functor NOT 1, L_0x12018e4e0, C4<0>, C4<0>, C4<0>;
v0x1201523f0_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120152480_0 .net "D", 0 0, L_0x12018e4e0;  alias, 1 drivers
v0x120152520_0 .net "D1", 0 0, L_0x12018e000;  1 drivers
v0x1201525d0_0 .net "Q", 0 0, L_0x12018dda0;  alias, 1 drivers
v0x120152670_0 .net "Q1", 0 0, L_0x12018de70;  1 drivers
v0x120152750_0 .net "x", 0 0, L_0x12018dc80;  1 drivers
v0x1201527f0_0 .net "y", 0 0, L_0x12018dd30;  1 drivers
S_0x1201528c0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120151fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018e0a0 .functor NAND 1, L_0x12018dda0, L_0x12018dc10, C4<1>, C4<1>;
L_0x12018e110 .functor NAND 1, L_0x12018e400, L_0x12018dc10, C4<1>, C4<1>;
L_0x12018e220 .functor NAND 1, L_0x12018e0a0, L_0x12018e2f0, C4<1>, C4<1>;
L_0x12018e2f0 .functor NAND 1, L_0x12018e110, L_0x12018e220, C4<1>, C4<1>;
L_0x12018e400 .functor NOT 1, L_0x12018dda0, C4<0>, C4<0>, C4<0>;
v0x120152ae0_0 .net "C", 0 0, L_0x12018dc10;  alias, 1 drivers
v0x120152b80_0 .net "D", 0 0, L_0x12018dda0;  alias, 1 drivers
v0x120152c40_0 .net "D1", 0 0, L_0x12018e400;  1 drivers
v0x120152cf0_0 .net "Q", 0 0, L_0x12018e220;  alias, 1 drivers
v0x120152d80_0 .net "Q1", 0 0, L_0x12018e2f0;  1 drivers
v0x120152e50_0 .net "x", 0 0, L_0x12018e0a0;  1 drivers
v0x120152ef0_0 .net "y", 0 0, L_0x12018e110;  1 drivers
S_0x120153390 .scope module, "r5" "D_flip_flop" 2 178, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018e630 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x120154380_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120154420_0 .net "CLK1", 0 0, L_0x12018e630;  1 drivers
v0x1201544c0_0 .net "D", 0 0, L_0x12018eee0;  1 drivers
v0x120154590_0 .net "Q", 0 0, L_0x12018ec20;  1 drivers
v0x120154640_0 .net "Y", 0 0, L_0x12018e7c0;  1 drivers
S_0x1201535a0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120153390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018e6a0 .functor NAND 1, L_0x12018eee0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018e750 .functor NAND 1, L_0x12018ea00, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018e7c0 .functor NAND 1, L_0x12018e6a0, L_0x12018e870, C4<1>, C4<1>;
L_0x12018e870 .functor NAND 1, L_0x12018e750, L_0x12018e7c0, C4<1>, C4<1>;
L_0x12018ea00 .functor NOT 1, L_0x12018eee0, C4<0>, C4<0>, C4<0>;
v0x1201537b0_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120153840_0 .net "D", 0 0, L_0x12018eee0;  alias, 1 drivers
v0x1201538e0_0 .net "D1", 0 0, L_0x12018ea00;  1 drivers
v0x120153990_0 .net "Q", 0 0, L_0x12018e7c0;  alias, 1 drivers
v0x120153a30_0 .net "Q1", 0 0, L_0x12018e870;  1 drivers
v0x120153b10_0 .net "x", 0 0, L_0x12018e6a0;  1 drivers
v0x120153bb0_0 .net "y", 0 0, L_0x12018e750;  1 drivers
S_0x120153c80 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120153390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018eaa0 .functor NAND 1, L_0x12018e7c0, L_0x12018e630, C4<1>, C4<1>;
L_0x12018eb10 .functor NAND 1, L_0x12018ee00, L_0x12018e630, C4<1>, C4<1>;
L_0x12018ec20 .functor NAND 1, L_0x12018eaa0, L_0x12018ecf0, C4<1>, C4<1>;
L_0x12018ecf0 .functor NAND 1, L_0x12018eb10, L_0x12018ec20, C4<1>, C4<1>;
L_0x12018ee00 .functor NOT 1, L_0x12018e7c0, C4<0>, C4<0>, C4<0>;
v0x120153ea0_0 .net "C", 0 0, L_0x12018e630;  alias, 1 drivers
v0x120153f40_0 .net "D", 0 0, L_0x12018e7c0;  alias, 1 drivers
v0x120154000_0 .net "D1", 0 0, L_0x12018ee00;  1 drivers
v0x1201540b0_0 .net "Q", 0 0, L_0x12018ec20;  alias, 1 drivers
v0x120154140_0 .net "Q1", 0 0, L_0x12018ecf0;  1 drivers
v0x120154210_0 .net "x", 0 0, L_0x12018eaa0;  1 drivers
v0x1201542b0_0 .net "y", 0 0, L_0x12018eb10;  1 drivers
S_0x120154750 .scope module, "r6" "D_flip_flop" 2 179, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018f000 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x120155740_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x1201557e0_0 .net "CLK1", 0 0, L_0x12018f000;  1 drivers
v0x120155880_0 .net "D", 0 0, L_0x12018f8d0;  1 drivers
v0x120155950_0 .net "Q", 0 0, L_0x12018f610;  1 drivers
v0x120155a00_0 .net "Y", 0 0, L_0x12018f190;  1 drivers
S_0x120154960 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120154750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018f070 .functor NAND 1, L_0x12018f8d0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018f120 .functor NAND 1, L_0x12018f3f0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018f190 .functor NAND 1, L_0x12018f070, L_0x12018f260, C4<1>, C4<1>;
L_0x12018f260 .functor NAND 1, L_0x12018f120, L_0x12018f190, C4<1>, C4<1>;
L_0x12018f3f0 .functor NOT 1, L_0x12018f8d0, C4<0>, C4<0>, C4<0>;
v0x120154b70_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120154c00_0 .net "D", 0 0, L_0x12018f8d0;  alias, 1 drivers
v0x120154ca0_0 .net "D1", 0 0, L_0x12018f3f0;  1 drivers
v0x120154d50_0 .net "Q", 0 0, L_0x12018f190;  alias, 1 drivers
v0x120154df0_0 .net "Q1", 0 0, L_0x12018f260;  1 drivers
v0x120154ed0_0 .net "x", 0 0, L_0x12018f070;  1 drivers
v0x120154f70_0 .net "y", 0 0, L_0x12018f120;  1 drivers
S_0x120155040 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120154750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018f490 .functor NAND 1, L_0x12018f190, L_0x12018f000, C4<1>, C4<1>;
L_0x12018f500 .functor NAND 1, L_0x12018f7f0, L_0x12018f000, C4<1>, C4<1>;
L_0x12018f610 .functor NAND 1, L_0x12018f490, L_0x12018f6e0, C4<1>, C4<1>;
L_0x12018f6e0 .functor NAND 1, L_0x12018f500, L_0x12018f610, C4<1>, C4<1>;
L_0x12018f7f0 .functor NOT 1, L_0x12018f190, C4<0>, C4<0>, C4<0>;
v0x120155260_0 .net "C", 0 0, L_0x12018f000;  alias, 1 drivers
v0x120155300_0 .net "D", 0 0, L_0x12018f190;  alias, 1 drivers
v0x1201553c0_0 .net "D1", 0 0, L_0x12018f7f0;  1 drivers
v0x120155470_0 .net "Q", 0 0, L_0x12018f610;  alias, 1 drivers
v0x120155500_0 .net "Q1", 0 0, L_0x12018f6e0;  1 drivers
v0x1201555d0_0 .net "x", 0 0, L_0x12018f490;  1 drivers
v0x120155670_0 .net "y", 0 0, L_0x12018f500;  1 drivers
S_0x120155b10 .scope module, "r7" "D_flip_flop" 2 180, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018f9f0 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x120156b00_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120156ba0_0 .net "CLK1", 0 0, L_0x12018f9f0;  1 drivers
v0x120156c40_0 .net "D", 0 0, L_0x1201902d0;  1 drivers
v0x120156d10_0 .net "Q", 0 0, L_0x120190010;  1 drivers
v0x120156dc0_0 .net "Y", 0 0, L_0x12018fbc0;  1 drivers
S_0x120155d20 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120155b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018faa0 .functor NAND 1, L_0x1201902d0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018fb50 .functor NAND 1, L_0x12018fe00, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x12018fbc0 .functor NAND 1, L_0x12018faa0, L_0x12018fc70, C4<1>, C4<1>;
L_0x12018fc70 .functor NAND 1, L_0x12018fb50, L_0x12018fbc0, C4<1>, C4<1>;
L_0x12018fe00 .functor NOT 1, L_0x1201902d0, C4<0>, C4<0>, C4<0>;
v0x120155f30_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120155fc0_0 .net "D", 0 0, L_0x1201902d0;  alias, 1 drivers
v0x120156060_0 .net "D1", 0 0, L_0x12018fe00;  1 drivers
v0x120156110_0 .net "Q", 0 0, L_0x12018fbc0;  alias, 1 drivers
v0x1201561b0_0 .net "Q1", 0 0, L_0x12018fc70;  1 drivers
v0x120156290_0 .net "x", 0 0, L_0x12018faa0;  1 drivers
v0x120156330_0 .net "y", 0 0, L_0x12018fb50;  1 drivers
S_0x120156400 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120155b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12018fe70 .functor NAND 1, L_0x12018fbc0, L_0x12018f9f0, C4<1>, C4<1>;
L_0x12018fee0 .functor NAND 1, L_0x1201901f0, L_0x12018f9f0, C4<1>, C4<1>;
L_0x120190010 .functor NAND 1, L_0x12018fe70, L_0x1201900e0, C4<1>, C4<1>;
L_0x1201900e0 .functor NAND 1, L_0x12018fee0, L_0x120190010, C4<1>, C4<1>;
L_0x1201901f0 .functor NOT 1, L_0x12018fbc0, C4<0>, C4<0>, C4<0>;
v0x120156620_0 .net "C", 0 0, L_0x12018f9f0;  alias, 1 drivers
v0x1201566c0_0 .net "D", 0 0, L_0x12018fbc0;  alias, 1 drivers
v0x120156780_0 .net "D1", 0 0, L_0x1201901f0;  1 drivers
v0x120156830_0 .net "Q", 0 0, L_0x120190010;  alias, 1 drivers
v0x1201568c0_0 .net "Q1", 0 0, L_0x1201900e0;  1 drivers
v0x120156990_0 .net "x", 0 0, L_0x12018fe70;  1 drivers
v0x120156a30_0 .net "y", 0 0, L_0x12018fee0;  1 drivers
S_0x120156ed0 .scope module, "r8" "D_flip_flop" 2 181, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201903f0 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x120157ec0_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120157f60_0 .net "CLK1", 0 0, L_0x1201903f0;  1 drivers
v0x120158000_0 .net "D", 0 0, L_0x120190cc0;  1 drivers
v0x1201580d0_0 .net "Q", 0 0, L_0x120190a00;  1 drivers
v0x120158180_0 .net "Y", 0 0, L_0x120190560;  1 drivers
S_0x1201570e0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120156ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120190460 .functor NAND 1, L_0x120190cc0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x1201904d0 .functor NAND 1, L_0x1201907e0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120190560 .functor NAND 1, L_0x120190460, L_0x120190650, C4<1>, C4<1>;
L_0x120190650 .functor NAND 1, L_0x1201904d0, L_0x120190560, C4<1>, C4<1>;
L_0x1201907e0 .functor NOT 1, L_0x120190cc0, C4<0>, C4<0>, C4<0>;
v0x1201572f0_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120157380_0 .net "D", 0 0, L_0x120190cc0;  alias, 1 drivers
v0x120157420_0 .net "D1", 0 0, L_0x1201907e0;  1 drivers
v0x1201574d0_0 .net "Q", 0 0, L_0x120190560;  alias, 1 drivers
v0x120157570_0 .net "Q1", 0 0, L_0x120190650;  1 drivers
v0x120157650_0 .net "x", 0 0, L_0x120190460;  1 drivers
v0x1201576f0_0 .net "y", 0 0, L_0x1201904d0;  1 drivers
S_0x1201577c0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120156ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120190880 .functor NAND 1, L_0x120190560, L_0x1201903f0, C4<1>, C4<1>;
L_0x1201908f0 .functor NAND 1, L_0x120190be0, L_0x1201903f0, C4<1>, C4<1>;
L_0x120190a00 .functor NAND 1, L_0x120190880, L_0x120190ad0, C4<1>, C4<1>;
L_0x120190ad0 .functor NAND 1, L_0x1201908f0, L_0x120190a00, C4<1>, C4<1>;
L_0x120190be0 .functor NOT 1, L_0x120190560, C4<0>, C4<0>, C4<0>;
v0x1201579e0_0 .net "C", 0 0, L_0x1201903f0;  alias, 1 drivers
v0x120157a80_0 .net "D", 0 0, L_0x120190560;  alias, 1 drivers
v0x120157b40_0 .net "D1", 0 0, L_0x120190be0;  1 drivers
v0x120157bf0_0 .net "Q", 0 0, L_0x120190a00;  alias, 1 drivers
v0x120157c80_0 .net "Q1", 0 0, L_0x120190ad0;  1 drivers
v0x120157d50_0 .net "x", 0 0, L_0x120190880;  1 drivers
v0x120157df0_0 .net "y", 0 0, L_0x1201908f0;  1 drivers
S_0x120158290 .scope module, "r9" "D_flip_flop" 2 182, 2 266 0, S_0x1201355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120190e30 .functor NOT 1, L_0x1201bc0e0, C4<0>, C4<0>, C4<0>;
v0x120159280_0 .net "CLK", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120159320_0 .net "CLK1", 0 0, L_0x120190e30;  1 drivers
v0x1201593c0_0 .net "D", 0 0, L_0x1201916c0;  1 drivers
v0x120159490_0 .net "Q", 0 0, L_0x120191400;  1 drivers
v0x120159540_0 .net "Y", 0 0, L_0x120190f80;  1 drivers
S_0x1201584a0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120158290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120190ea0 .functor NAND 1, L_0x1201916c0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120190f10 .functor NAND 1, L_0x1201911e0, L_0x1201bc0e0, C4<1>, C4<1>;
L_0x120190f80 .functor NAND 1, L_0x120190ea0, L_0x120191050, C4<1>, C4<1>;
L_0x120191050 .functor NAND 1, L_0x120190f10, L_0x120190f80, C4<1>, C4<1>;
L_0x1201911e0 .functor NOT 1, L_0x1201916c0, C4<0>, C4<0>, C4<0>;
v0x1201586b0_0 .net "C", 0 0, L_0x1201bc0e0;  alias, 1 drivers
v0x120158740_0 .net "D", 0 0, L_0x1201916c0;  alias, 1 drivers
v0x1201587e0_0 .net "D1", 0 0, L_0x1201911e0;  1 drivers
v0x120158890_0 .net "Q", 0 0, L_0x120190f80;  alias, 1 drivers
v0x120158930_0 .net "Q1", 0 0, L_0x120191050;  1 drivers
v0x120158a10_0 .net "x", 0 0, L_0x120190ea0;  1 drivers
v0x120158ab0_0 .net "y", 0 0, L_0x120190f10;  1 drivers
S_0x120158b80 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120158290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120191280 .functor NAND 1, L_0x120190f80, L_0x120190e30, C4<1>, C4<1>;
L_0x1201912f0 .functor NAND 1, L_0x1201915e0, L_0x120190e30, C4<1>, C4<1>;
L_0x120191400 .functor NAND 1, L_0x120191280, L_0x1201914d0, C4<1>, C4<1>;
L_0x1201914d0 .functor NAND 1, L_0x1201912f0, L_0x120191400, C4<1>, C4<1>;
L_0x1201915e0 .functor NOT 1, L_0x120190f80, C4<0>, C4<0>, C4<0>;
v0x120158da0_0 .net "C", 0 0, L_0x120190e30;  alias, 1 drivers
v0x120158e40_0 .net "D", 0 0, L_0x120190f80;  alias, 1 drivers
v0x120158f00_0 .net "D1", 0 0, L_0x1201915e0;  1 drivers
v0x120158fb0_0 .net "Q", 0 0, L_0x120191400;  alias, 1 drivers
v0x120159040_0 .net "Q1", 0 0, L_0x1201914d0;  1 drivers
v0x120159110_0 .net "x", 0 0, L_0x120191280;  1 drivers
v0x1201591b0_0 .net "y", 0 0, L_0x1201912f0;  1 drivers
S_0x1201596e0 .scope module, "reg3" "register" 2 155, 2 169 0, S_0x1200fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "WriteData";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 16 "ReadData";
v0x12016d760_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120163d50_0 .net "ReadData", 15 0, L_0x12019f6c0;  alias, 1 drivers
v0x120163e20_0 .net "WriteData", 15 0, L_0x1201facf0;  alias, 1 drivers
L_0x120196160 .part L_0x1201facf0, 0, 1;
L_0x120196a30 .part L_0x1201facf0, 1, 1;
L_0x120197400 .part L_0x1201facf0, 2, 1;
L_0x120197e10 .part L_0x1201facf0, 3, 1;
L_0x120198800 .part L_0x1201facf0, 4, 1;
L_0x120199200 .part L_0x1201facf0, 5, 1;
L_0x120199bf0 .part L_0x1201facf0, 6, 1;
L_0x12019a5f0 .part L_0x1201facf0, 7, 1;
L_0x12019afe0 .part L_0x1201facf0, 8, 1;
L_0x12019b9e0 .part L_0x1201facf0, 9, 1;
L_0x12019c3d0 .part L_0x1201facf0, 10, 1;
L_0x12019cde0 .part L_0x1201facf0, 11, 1;
L_0x12019d7b0 .part L_0x1201facf0, 12, 1;
L_0x12019e1b0 .part L_0x1201facf0, 13, 1;
L_0x12019eba0 .part L_0x1201facf0, 14, 1;
L_0x12019f5a0 .part L_0x1201facf0, 15, 1;
LS_0x12019f6c0_0_0 .concat8 [ 1 1 1 1], L_0x120196010, L_0x120196770, L_0x120197140, L_0x120197b50;
LS_0x12019f6c0_0_4 .concat8 [ 1 1 1 1], L_0x120198540, L_0x120198f40, L_0x120199930, L_0x12019a330;
LS_0x12019f6c0_0_8 .concat8 [ 1 1 1 1], L_0x12019ad20, L_0x12019b720, L_0x12019c110, L_0x12019cb20;
LS_0x12019f6c0_0_12 .concat8 [ 1 1 1 1], L_0x12019d4f0, L_0x12019def0, L_0x12019e8e0, L_0x12019f2e0;
L_0x12019f6c0 .concat8 [ 4 4 4 4], LS_0x12019f6c0_0_0, LS_0x12019f6c0_0_4, LS_0x12019f6c0_0_8, LS_0x12019f6c0_0_12;
S_0x1201598a0 .scope module, "r0" "D_flip_flop" 2 173, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120195c00 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x12015a8f0_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12015a990_0 .net "CLK1", 0 0, L_0x120195c00;  1 drivers
v0x12015aa40_0 .net "D", 0 0, L_0x120196160;  1 drivers
v0x12015ab10_0 .net "Q", 0 0, L_0x120196010;  1 drivers
v0x12015abc0_0 .net "Y", 0 0, L_0x120195ce0;  1 drivers
S_0x120159ad0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x1201598a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201947c0 .functor NAND 1, L_0x120196160, L_0x1201bc150, C4<1>, C4<1>;
L_0x120195c70 .functor NAND 1, L_0x120195e40, L_0x1201bc150, C4<1>, C4<1>;
L_0x120195ce0 .functor NAND 1, L_0x1201947c0, L_0x120195d50, C4<1>, C4<1>;
L_0x120195d50 .functor NAND 1, L_0x120195c70, L_0x120195ce0, C4<1>, C4<1>;
L_0x120195e40 .functor NOT 1, L_0x120196160, C4<0>, C4<0>, C4<0>;
v0x120159d00_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120159db0_0 .net "D", 0 0, L_0x120196160;  alias, 1 drivers
v0x120159e50_0 .net "D1", 0 0, L_0x120195e40;  1 drivers
v0x120159f00_0 .net "Q", 0 0, L_0x120195ce0;  alias, 1 drivers
v0x120159fa0_0 .net "Q1", 0 0, L_0x120195d50;  1 drivers
v0x12015a080_0 .net "x", 0 0, L_0x1201947c0;  1 drivers
v0x12015a120_0 .net "y", 0 0, L_0x120195c70;  1 drivers
S_0x12015a1f0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x1201598a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120195eb0 .functor NAND 1, L_0x120195ce0, L_0x120195c00, C4<1>, C4<1>;
L_0x120195f20 .functor NAND 1, L_0x1201960f0, L_0x120195c00, C4<1>, C4<1>;
L_0x120196010 .functor NAND 1, L_0x120195eb0, L_0x120196080, C4<1>, C4<1>;
L_0x120196080 .functor NAND 1, L_0x120195f20, L_0x120196010, C4<1>, C4<1>;
L_0x1201960f0 .functor NOT 1, L_0x120195ce0, C4<0>, C4<0>, C4<0>;
v0x12015a410_0 .net "C", 0 0, L_0x120195c00;  alias, 1 drivers
v0x12015a4b0_0 .net "D", 0 0, L_0x120195ce0;  alias, 1 drivers
v0x12015a570_0 .net "D1", 0 0, L_0x1201960f0;  1 drivers
v0x12015a620_0 .net "Q", 0 0, L_0x120196010;  alias, 1 drivers
v0x12015a6b0_0 .net "Q1", 0 0, L_0x120196080;  1 drivers
v0x12015a780_0 .net "x", 0 0, L_0x120195eb0;  1 drivers
v0x12015a820_0 .net "y", 0 0, L_0x120195f20;  1 drivers
S_0x12015acd0 .scope module, "r1" "D_flip_flop" 2 174, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120196280 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x12015bce0_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12015bd80_0 .net "CLK1", 0 0, L_0x120196280;  1 drivers
v0x12015be20_0 .net "D", 0 0, L_0x120196a30;  1 drivers
v0x12015bef0_0 .net "Q", 0 0, L_0x120196770;  1 drivers
v0x12015bfa0_0 .net "Y", 0 0, L_0x1201963d0;  1 drivers
S_0x12015aee0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12015acd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201962f0 .functor NAND 1, L_0x120196a30, L_0x1201bc150, C4<1>, C4<1>;
L_0x120196360 .functor NAND 1, L_0x120196570, L_0x1201bc150, C4<1>, C4<1>;
L_0x1201963d0 .functor NAND 1, L_0x1201962f0, L_0x120196440, C4<1>, C4<1>;
L_0x120196440 .functor NAND 1, L_0x120196360, L_0x1201963d0, C4<1>, C4<1>;
L_0x120196570 .functor NOT 1, L_0x120196a30, C4<0>, C4<0>, C4<0>;
v0x12015b0f0_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12015b1c0_0 .net "D", 0 0, L_0x120196a30;  alias, 1 drivers
v0x12015b260_0 .net "D1", 0 0, L_0x120196570;  1 drivers
v0x12015b2f0_0 .net "Q", 0 0, L_0x1201963d0;  alias, 1 drivers
v0x12015b390_0 .net "Q1", 0 0, L_0x120196440;  1 drivers
v0x12015b470_0 .net "x", 0 0, L_0x1201962f0;  1 drivers
v0x12015b510_0 .net "y", 0 0, L_0x120196360;  1 drivers
S_0x12015b5e0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12015acd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120196610 .functor NAND 1, L_0x1201963d0, L_0x120196280, C4<1>, C4<1>;
L_0x120196680 .functor NAND 1, L_0x120196950, L_0x120196280, C4<1>, C4<1>;
L_0x120196770 .functor NAND 1, L_0x120196610, L_0x120196840, C4<1>, C4<1>;
L_0x120196840 .functor NAND 1, L_0x120196680, L_0x120196770, C4<1>, C4<1>;
L_0x120196950 .functor NOT 1, L_0x1201963d0, C4<0>, C4<0>, C4<0>;
v0x12015b800_0 .net "C", 0 0, L_0x120196280;  alias, 1 drivers
v0x12015b8a0_0 .net "D", 0 0, L_0x1201963d0;  alias, 1 drivers
v0x12015b960_0 .net "D1", 0 0, L_0x120196950;  1 drivers
v0x12015ba10_0 .net "Q", 0 0, L_0x120196770;  alias, 1 drivers
v0x12015baa0_0 .net "Q1", 0 0, L_0x120196840;  1 drivers
v0x12015bb70_0 .net "x", 0 0, L_0x120196610;  1 drivers
v0x12015bc10_0 .net "y", 0 0, L_0x120196680;  1 drivers
S_0x12015c0b0 .scope module, "r10" "D_flip_flop" 2 183, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019bb00 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x12015d0f0_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12015d190_0 .net "CLK1", 0 0, L_0x12019bb00;  1 drivers
v0x12015d230_0 .net "D", 0 0, L_0x12019c3d0;  1 drivers
v0x12015d300_0 .net "Q", 0 0, L_0x12019c110;  1 drivers
v0x12015d3b0_0 .net "Y", 0 0, L_0x12019bc90;  1 drivers
S_0x12015c2c0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12015c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019bb70 .functor NAND 1, L_0x12019c3d0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019bc20 .functor NAND 1, L_0x12019bef0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019bc90 .functor NAND 1, L_0x12019bb70, L_0x12019bd60, C4<1>, C4<1>;
L_0x12019bd60 .functor NAND 1, L_0x12019bc20, L_0x12019bc90, C4<1>, C4<1>;
L_0x12019bef0 .functor NOT 1, L_0x12019c3d0, C4<0>, C4<0>, C4<0>;
v0x12015c4f0_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12015c600_0 .net "D", 0 0, L_0x12019c3d0;  alias, 1 drivers
v0x12015c690_0 .net "D1", 0 0, L_0x12019bef0;  1 drivers
v0x12015c720_0 .net "Q", 0 0, L_0x12019bc90;  alias, 1 drivers
v0x12015c7b0_0 .net "Q1", 0 0, L_0x12019bd60;  1 drivers
v0x12015c880_0 .net "x", 0 0, L_0x12019bb70;  1 drivers
v0x12015c920_0 .net "y", 0 0, L_0x12019bc20;  1 drivers
S_0x12015c9f0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12015c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019bf90 .functor NAND 1, L_0x12019bc90, L_0x12019bb00, C4<1>, C4<1>;
L_0x12019c000 .functor NAND 1, L_0x12019c2f0, L_0x12019bb00, C4<1>, C4<1>;
L_0x12019c110 .functor NAND 1, L_0x12019bf90, L_0x12019c1e0, C4<1>, C4<1>;
L_0x12019c1e0 .functor NAND 1, L_0x12019c000, L_0x12019c110, C4<1>, C4<1>;
L_0x12019c2f0 .functor NOT 1, L_0x12019bc90, C4<0>, C4<0>, C4<0>;
v0x12015cc10_0 .net "C", 0 0, L_0x12019bb00;  alias, 1 drivers
v0x12015ccb0_0 .net "D", 0 0, L_0x12019bc90;  alias, 1 drivers
v0x12015cd70_0 .net "D1", 0 0, L_0x12019c2f0;  1 drivers
v0x12015ce20_0 .net "Q", 0 0, L_0x12019c110;  alias, 1 drivers
v0x12015ceb0_0 .net "Q1", 0 0, L_0x12019c1e0;  1 drivers
v0x12015cf80_0 .net "x", 0 0, L_0x12019bf90;  1 drivers
v0x12015d020_0 .net "y", 0 0, L_0x12019c000;  1 drivers
S_0x12015d4c0 .scope module, "r11" "D_flip_flop" 2 184, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019c550 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x12015e4b0_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12015e550_0 .net "CLK1", 0 0, L_0x12019c550;  1 drivers
v0x12015e5f0_0 .net "D", 0 0, L_0x12019cde0;  1 drivers
v0x12015e6c0_0 .net "Q", 0 0, L_0x12019cb20;  1 drivers
v0x12015e770_0 .net "Y", 0 0, L_0x12019c6a0;  1 drivers
S_0x12015d6d0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12015d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019c5c0 .functor NAND 1, L_0x12019cde0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019c630 .functor NAND 1, L_0x12019c900, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019c6a0 .functor NAND 1, L_0x12019c5c0, L_0x12019c770, C4<1>, C4<1>;
L_0x12019c770 .functor NAND 1, L_0x12019c630, L_0x12019c6a0, C4<1>, C4<1>;
L_0x12019c900 .functor NOT 1, L_0x12019cde0, C4<0>, C4<0>, C4<0>;
v0x12015d8e0_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12015d970_0 .net "D", 0 0, L_0x12019cde0;  alias, 1 drivers
v0x12015da10_0 .net "D1", 0 0, L_0x12019c900;  1 drivers
v0x12015dac0_0 .net "Q", 0 0, L_0x12019c6a0;  alias, 1 drivers
v0x12015db60_0 .net "Q1", 0 0, L_0x12019c770;  1 drivers
v0x12015dc40_0 .net "x", 0 0, L_0x12019c5c0;  1 drivers
v0x12015dce0_0 .net "y", 0 0, L_0x12019c630;  1 drivers
S_0x12015ddb0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12015d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019c9a0 .functor NAND 1, L_0x12019c6a0, L_0x12019c550, C4<1>, C4<1>;
L_0x12019ca10 .functor NAND 1, L_0x12019cd00, L_0x12019c550, C4<1>, C4<1>;
L_0x12019cb20 .functor NAND 1, L_0x12019c9a0, L_0x12019cbf0, C4<1>, C4<1>;
L_0x12019cbf0 .functor NAND 1, L_0x12019ca10, L_0x12019cb20, C4<1>, C4<1>;
L_0x12019cd00 .functor NOT 1, L_0x12019c6a0, C4<0>, C4<0>, C4<0>;
v0x12015dfd0_0 .net "C", 0 0, L_0x12019c550;  alias, 1 drivers
v0x12015e070_0 .net "D", 0 0, L_0x12019c6a0;  alias, 1 drivers
v0x12015e130_0 .net "D1", 0 0, L_0x12019cd00;  1 drivers
v0x12015e1e0_0 .net "Q", 0 0, L_0x12019cb20;  alias, 1 drivers
v0x12015e270_0 .net "Q1", 0 0, L_0x12019cbf0;  1 drivers
v0x12015e340_0 .net "x", 0 0, L_0x12019c9a0;  1 drivers
v0x12015e3e0_0 .net "y", 0 0, L_0x12019ca10;  1 drivers
S_0x12015e880 .scope module, "r12" "D_flip_flop" 2 185, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019cf00 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x12015f910_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12015f9b0_0 .net "CLK1", 0 0, L_0x12019cf00;  1 drivers
v0x12015fa50_0 .net "D", 0 0, L_0x12019d7b0;  1 drivers
v0x12015fb20_0 .net "Q", 0 0, L_0x12019d4f0;  1 drivers
v0x12015fbd0_0 .net "Y", 0 0, L_0x12019d090;  1 drivers
S_0x12015ead0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12015e880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019cf70 .functor NAND 1, L_0x12019d7b0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019d020 .functor NAND 1, L_0x12019d2f0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019d090 .functor NAND 1, L_0x12019cf70, L_0x12019d160, C4<1>, C4<1>;
L_0x12019d160 .functor NAND 1, L_0x12019d020, L_0x12019d090, C4<1>, C4<1>;
L_0x12019d2f0 .functor NOT 1, L_0x12019d7b0, C4<0>, C4<0>, C4<0>;
v0x12015ece0_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12015ee70_0 .net "D", 0 0, L_0x12019d7b0;  alias, 1 drivers
v0x12015ef00_0 .net "D1", 0 0, L_0x12019d2f0;  1 drivers
v0x12015ef90_0 .net "Q", 0 0, L_0x12019d090;  alias, 1 drivers
v0x12015f020_0 .net "Q1", 0 0, L_0x12019d160;  1 drivers
v0x12015f0b0_0 .net "x", 0 0, L_0x12019cf70;  1 drivers
v0x12015f140_0 .net "y", 0 0, L_0x12019d020;  1 drivers
S_0x12015f210 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12015e880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019d390 .functor NAND 1, L_0x12019d090, L_0x12019cf00, C4<1>, C4<1>;
L_0x12019d400 .functor NAND 1, L_0x12019d6d0, L_0x12019cf00, C4<1>, C4<1>;
L_0x12019d4f0 .functor NAND 1, L_0x12019d390, L_0x12019d5c0, C4<1>, C4<1>;
L_0x12019d5c0 .functor NAND 1, L_0x12019d400, L_0x12019d4f0, C4<1>, C4<1>;
L_0x12019d6d0 .functor NOT 1, L_0x12019d090, C4<0>, C4<0>, C4<0>;
v0x12015f430_0 .net "C", 0 0, L_0x12019cf00;  alias, 1 drivers
v0x12015f4d0_0 .net "D", 0 0, L_0x12019d090;  alias, 1 drivers
v0x12015f590_0 .net "D1", 0 0, L_0x12019d6d0;  1 drivers
v0x12015f640_0 .net "Q", 0 0, L_0x12019d4f0;  alias, 1 drivers
v0x12015f6d0_0 .net "Q1", 0 0, L_0x12019d5c0;  1 drivers
v0x12015f7a0_0 .net "x", 0 0, L_0x12019d390;  1 drivers
v0x12015f840_0 .net "y", 0 0, L_0x12019d400;  1 drivers
S_0x12015fce0 .scope module, "r13" "D_flip_flop" 2 186, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019d940 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x120160cd0_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120160d70_0 .net "CLK1", 0 0, L_0x12019d940;  1 drivers
v0x120160e10_0 .net "D", 0 0, L_0x12019e1b0;  1 drivers
v0x120160ee0_0 .net "Q", 0 0, L_0x12019def0;  1 drivers
v0x120160f90_0 .net "Y", 0 0, L_0x12019da90;  1 drivers
S_0x12015fef0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12015fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019d9b0 .functor NAND 1, L_0x12019e1b0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019da20 .functor NAND 1, L_0x12019dcd0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019da90 .functor NAND 1, L_0x12019d9b0, L_0x12019db40, C4<1>, C4<1>;
L_0x12019db40 .functor NAND 1, L_0x12019da20, L_0x12019da90, C4<1>, C4<1>;
L_0x12019dcd0 .functor NOT 1, L_0x12019e1b0, C4<0>, C4<0>, C4<0>;
v0x120160100_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120160190_0 .net "D", 0 0, L_0x12019e1b0;  alias, 1 drivers
v0x120160230_0 .net "D1", 0 0, L_0x12019dcd0;  1 drivers
v0x1201602e0_0 .net "Q", 0 0, L_0x12019da90;  alias, 1 drivers
v0x120160380_0 .net "Q1", 0 0, L_0x12019db40;  1 drivers
v0x120160460_0 .net "x", 0 0, L_0x12019d9b0;  1 drivers
v0x120160500_0 .net "y", 0 0, L_0x12019da20;  1 drivers
S_0x1201605d0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12015fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019dd70 .functor NAND 1, L_0x12019da90, L_0x12019d940, C4<1>, C4<1>;
L_0x12019dde0 .functor NAND 1, L_0x12019e0d0, L_0x12019d940, C4<1>, C4<1>;
L_0x12019def0 .functor NAND 1, L_0x12019dd70, L_0x12019dfc0, C4<1>, C4<1>;
L_0x12019dfc0 .functor NAND 1, L_0x12019dde0, L_0x12019def0, C4<1>, C4<1>;
L_0x12019e0d0 .functor NOT 1, L_0x12019da90, C4<0>, C4<0>, C4<0>;
v0x1201607f0_0 .net "C", 0 0, L_0x12019d940;  alias, 1 drivers
v0x120160890_0 .net "D", 0 0, L_0x12019da90;  alias, 1 drivers
v0x120160950_0 .net "D1", 0 0, L_0x12019e0d0;  1 drivers
v0x120160a00_0 .net "Q", 0 0, L_0x12019def0;  alias, 1 drivers
v0x120160a90_0 .net "Q1", 0 0, L_0x12019dfc0;  1 drivers
v0x120160b60_0 .net "x", 0 0, L_0x12019dd70;  1 drivers
v0x120160c00_0 .net "y", 0 0, L_0x12019dde0;  1 drivers
S_0x1201610a0 .scope module, "r14" "D_flip_flop" 2 187, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019e2d0 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x120162090_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120162130_0 .net "CLK1", 0 0, L_0x12019e2d0;  1 drivers
v0x1201621d0_0 .net "D", 0 0, L_0x12019eba0;  1 drivers
v0x1201622a0_0 .net "Q", 0 0, L_0x12019e8e0;  1 drivers
v0x120162350_0 .net "Y", 0 0, L_0x12019e460;  1 drivers
S_0x1201612b0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x1201610a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019e340 .functor NAND 1, L_0x12019eba0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019e3f0 .functor NAND 1, L_0x12019e6c0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019e460 .functor NAND 1, L_0x12019e340, L_0x12019e530, C4<1>, C4<1>;
L_0x12019e530 .functor NAND 1, L_0x12019e3f0, L_0x12019e460, C4<1>, C4<1>;
L_0x12019e6c0 .functor NOT 1, L_0x12019eba0, C4<0>, C4<0>, C4<0>;
v0x1201614c0_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120161550_0 .net "D", 0 0, L_0x12019eba0;  alias, 1 drivers
v0x1201615f0_0 .net "D1", 0 0, L_0x12019e6c0;  1 drivers
v0x1201616a0_0 .net "Q", 0 0, L_0x12019e460;  alias, 1 drivers
v0x120161740_0 .net "Q1", 0 0, L_0x12019e530;  1 drivers
v0x120161820_0 .net "x", 0 0, L_0x12019e340;  1 drivers
v0x1201618c0_0 .net "y", 0 0, L_0x12019e3f0;  1 drivers
S_0x120161990 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x1201610a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019e760 .functor NAND 1, L_0x12019e460, L_0x12019e2d0, C4<1>, C4<1>;
L_0x12019e7d0 .functor NAND 1, L_0x12019eac0, L_0x12019e2d0, C4<1>, C4<1>;
L_0x12019e8e0 .functor NAND 1, L_0x12019e760, L_0x12019e9b0, C4<1>, C4<1>;
L_0x12019e9b0 .functor NAND 1, L_0x12019e7d0, L_0x12019e8e0, C4<1>, C4<1>;
L_0x12019eac0 .functor NOT 1, L_0x12019e460, C4<0>, C4<0>, C4<0>;
v0x120161bb0_0 .net "C", 0 0, L_0x12019e2d0;  alias, 1 drivers
v0x120161c50_0 .net "D", 0 0, L_0x12019e460;  alias, 1 drivers
v0x120161d10_0 .net "D1", 0 0, L_0x12019eac0;  1 drivers
v0x120161dc0_0 .net "Q", 0 0, L_0x12019e8e0;  alias, 1 drivers
v0x120161e50_0 .net "Q1", 0 0, L_0x12019e9b0;  1 drivers
v0x120161f20_0 .net "x", 0 0, L_0x12019e760;  1 drivers
v0x120161fc0_0 .net "y", 0 0, L_0x12019e7d0;  1 drivers
S_0x120162460 .scope module, "r15" "D_flip_flop" 2 188, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019d8d0 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x120163450_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x1201634f0_0 .net "CLK1", 0 0, L_0x12019d8d0;  1 drivers
v0x120163590_0 .net "D", 0 0, L_0x12019f5a0;  1 drivers
v0x120163660_0 .net "Q", 0 0, L_0x12019f2e0;  1 drivers
v0x120163710_0 .net "Y", 0 0, L_0x12019ee60;  1 drivers
S_0x120162670 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120162460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019ed40 .functor NAND 1, L_0x12019f5a0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019edf0 .functor NAND 1, L_0x12019f0c0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019ee60 .functor NAND 1, L_0x12019ed40, L_0x12019ef30, C4<1>, C4<1>;
L_0x12019ef30 .functor NAND 1, L_0x12019edf0, L_0x12019ee60, C4<1>, C4<1>;
L_0x12019f0c0 .functor NOT 1, L_0x12019f5a0, C4<0>, C4<0>, C4<0>;
v0x120162880_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120162910_0 .net "D", 0 0, L_0x12019f5a0;  alias, 1 drivers
v0x1201629b0_0 .net "D1", 0 0, L_0x12019f0c0;  1 drivers
v0x120162a60_0 .net "Q", 0 0, L_0x12019ee60;  alias, 1 drivers
v0x120162b00_0 .net "Q1", 0 0, L_0x12019ef30;  1 drivers
v0x120162be0_0 .net "x", 0 0, L_0x12019ed40;  1 drivers
v0x120162c80_0 .net "y", 0 0, L_0x12019edf0;  1 drivers
S_0x120162d50 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120162460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019f160 .functor NAND 1, L_0x12019ee60, L_0x12019d8d0, C4<1>, C4<1>;
L_0x12019f1d0 .functor NAND 1, L_0x12019f4c0, L_0x12019d8d0, C4<1>, C4<1>;
L_0x12019f2e0 .functor NAND 1, L_0x12019f160, L_0x12019f3b0, C4<1>, C4<1>;
L_0x12019f3b0 .functor NAND 1, L_0x12019f1d0, L_0x12019f2e0, C4<1>, C4<1>;
L_0x12019f4c0 .functor NOT 1, L_0x12019ee60, C4<0>, C4<0>, C4<0>;
v0x120162f70_0 .net "C", 0 0, L_0x12019d8d0;  alias, 1 drivers
v0x120163010_0 .net "D", 0 0, L_0x12019ee60;  alias, 1 drivers
v0x1201630d0_0 .net "D1", 0 0, L_0x12019f4c0;  1 drivers
v0x120163180_0 .net "Q", 0 0, L_0x12019f2e0;  alias, 1 drivers
v0x120163210_0 .net "Q1", 0 0, L_0x12019f3b0;  1 drivers
v0x1201632e0_0 .net "x", 0 0, L_0x12019f160;  1 drivers
v0x120163380_0 .net "y", 0 0, L_0x12019f1d0;  1 drivers
S_0x120163820 .scope module, "r2" "D_flip_flop" 2 175, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120196b50 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x120164950_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x1201649f0_0 .net "CLK1", 0 0, L_0x120196b50;  1 drivers
v0x120164a90_0 .net "D", 0 0, L_0x120197400;  1 drivers
v0x120164b60_0 .net "Q", 0 0, L_0x120197140;  1 drivers
v0x120164c10_0 .net "Y", 0 0, L_0x120196ce0;  1 drivers
S_0x120163ab0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120163820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120196bc0 .functor NAND 1, L_0x120197400, L_0x1201bc150, C4<1>, C4<1>;
L_0x120196c70 .functor NAND 1, L_0x120196f20, L_0x1201bc150, C4<1>, C4<1>;
L_0x120196ce0 .functor NAND 1, L_0x120196bc0, L_0x120196d90, C4<1>, C4<1>;
L_0x120196d90 .functor NAND 1, L_0x120196c70, L_0x120196ce0, C4<1>, C4<1>;
L_0x120196f20 .functor NOT 1, L_0x120197400, C4<0>, C4<0>, C4<0>;
v0x120163cc0_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12015ed70_0 .net "D", 0 0, L_0x120197400;  alias, 1 drivers
v0x120163f50_0 .net "D1", 0 0, L_0x120196f20;  1 drivers
v0x120163fe0_0 .net "Q", 0 0, L_0x120196ce0;  alias, 1 drivers
v0x120164070_0 .net "Q1", 0 0, L_0x120196d90;  1 drivers
v0x120164100_0 .net "x", 0 0, L_0x120196bc0;  1 drivers
v0x120164190_0 .net "y", 0 0, L_0x120196c70;  1 drivers
S_0x120164250 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120163820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120196fc0 .functor NAND 1, L_0x120196ce0, L_0x120196b50, C4<1>, C4<1>;
L_0x120197030 .functor NAND 1, L_0x120197320, L_0x120196b50, C4<1>, C4<1>;
L_0x120197140 .functor NAND 1, L_0x120196fc0, L_0x120197210, C4<1>, C4<1>;
L_0x120197210 .functor NAND 1, L_0x120197030, L_0x120197140, C4<1>, C4<1>;
L_0x120197320 .functor NOT 1, L_0x120196ce0, C4<0>, C4<0>, C4<0>;
v0x120164470_0 .net "C", 0 0, L_0x120196b50;  alias, 1 drivers
v0x120164510_0 .net "D", 0 0, L_0x120196ce0;  alias, 1 drivers
v0x1201645d0_0 .net "D1", 0 0, L_0x120197320;  1 drivers
v0x120164680_0 .net "Q", 0 0, L_0x120197140;  alias, 1 drivers
v0x120164710_0 .net "Q1", 0 0, L_0x120197210;  1 drivers
v0x1201647e0_0 .net "x", 0 0, L_0x120196fc0;  1 drivers
v0x120164880_0 .net "y", 0 0, L_0x120197030;  1 drivers
S_0x120164d20 .scope module, "r3" "D_flip_flop" 2 176, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120197520 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x120165d10_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120165db0_0 .net "CLK1", 0 0, L_0x120197520;  1 drivers
v0x120165e50_0 .net "D", 0 0, L_0x120197e10;  1 drivers
v0x120165f20_0 .net "Q", 0 0, L_0x120197b50;  1 drivers
v0x120165fd0_0 .net "Y", 0 0, L_0x1201976b0;  1 drivers
S_0x120164f30 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120164d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120197590 .functor NAND 1, L_0x120197e10, L_0x1201bc150, C4<1>, C4<1>;
L_0x120197640 .functor NAND 1, L_0x120197930, L_0x1201bc150, C4<1>, C4<1>;
L_0x1201976b0 .functor NAND 1, L_0x120197590, L_0x1201977a0, C4<1>, C4<1>;
L_0x1201977a0 .functor NAND 1, L_0x120197640, L_0x1201976b0, C4<1>, C4<1>;
L_0x120197930 .functor NOT 1, L_0x120197e10, C4<0>, C4<0>, C4<0>;
v0x120165140_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x1201651d0_0 .net "D", 0 0, L_0x120197e10;  alias, 1 drivers
v0x120165270_0 .net "D1", 0 0, L_0x120197930;  1 drivers
v0x120165320_0 .net "Q", 0 0, L_0x1201976b0;  alias, 1 drivers
v0x1201653c0_0 .net "Q1", 0 0, L_0x1201977a0;  1 drivers
v0x1201654a0_0 .net "x", 0 0, L_0x120197590;  1 drivers
v0x120165540_0 .net "y", 0 0, L_0x120197640;  1 drivers
S_0x120165610 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120164d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201979d0 .functor NAND 1, L_0x1201976b0, L_0x120197520, C4<1>, C4<1>;
L_0x120197a40 .functor NAND 1, L_0x120197d30, L_0x120197520, C4<1>, C4<1>;
L_0x120197b50 .functor NAND 1, L_0x1201979d0, L_0x120197c20, C4<1>, C4<1>;
L_0x120197c20 .functor NAND 1, L_0x120197a40, L_0x120197b50, C4<1>, C4<1>;
L_0x120197d30 .functor NOT 1, L_0x1201976b0, C4<0>, C4<0>, C4<0>;
v0x120165830_0 .net "C", 0 0, L_0x120197520;  alias, 1 drivers
v0x1201658d0_0 .net "D", 0 0, L_0x1201976b0;  alias, 1 drivers
v0x120165990_0 .net "D1", 0 0, L_0x120197d30;  1 drivers
v0x120165a40_0 .net "Q", 0 0, L_0x120197b50;  alias, 1 drivers
v0x120165ad0_0 .net "Q1", 0 0, L_0x120197c20;  1 drivers
v0x120165ba0_0 .net "x", 0 0, L_0x1201979d0;  1 drivers
v0x120165c40_0 .net "y", 0 0, L_0x120197a40;  1 drivers
S_0x1201660e0 .scope module, "r4" "D_flip_flop" 2 177, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120197f30 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x1201670d0_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120167170_0 .net "CLK1", 0 0, L_0x120197f30;  1 drivers
v0x120167210_0 .net "D", 0 0, L_0x120198800;  1 drivers
v0x1201672e0_0 .net "Q", 0 0, L_0x120198540;  1 drivers
v0x120167390_0 .net "Y", 0 0, L_0x1201980c0;  1 drivers
S_0x1201662f0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x1201660e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120197fa0 .functor NAND 1, L_0x120198800, L_0x1201bc150, C4<1>, C4<1>;
L_0x120198050 .functor NAND 1, L_0x120198320, L_0x1201bc150, C4<1>, C4<1>;
L_0x1201980c0 .functor NAND 1, L_0x120197fa0, L_0x120198190, C4<1>, C4<1>;
L_0x120198190 .functor NAND 1, L_0x120198050, L_0x1201980c0, C4<1>, C4<1>;
L_0x120198320 .functor NOT 1, L_0x120198800, C4<0>, C4<0>, C4<0>;
v0x120166500_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120166590_0 .net "D", 0 0, L_0x120198800;  alias, 1 drivers
v0x120166630_0 .net "D1", 0 0, L_0x120198320;  1 drivers
v0x1201666e0_0 .net "Q", 0 0, L_0x1201980c0;  alias, 1 drivers
v0x120166780_0 .net "Q1", 0 0, L_0x120198190;  1 drivers
v0x120166860_0 .net "x", 0 0, L_0x120197fa0;  1 drivers
v0x120166900_0 .net "y", 0 0, L_0x120198050;  1 drivers
S_0x1201669d0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x1201660e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201983c0 .functor NAND 1, L_0x1201980c0, L_0x120197f30, C4<1>, C4<1>;
L_0x120198430 .functor NAND 1, L_0x120198720, L_0x120197f30, C4<1>, C4<1>;
L_0x120198540 .functor NAND 1, L_0x1201983c0, L_0x120198610, C4<1>, C4<1>;
L_0x120198610 .functor NAND 1, L_0x120198430, L_0x120198540, C4<1>, C4<1>;
L_0x120198720 .functor NOT 1, L_0x1201980c0, C4<0>, C4<0>, C4<0>;
v0x120166bf0_0 .net "C", 0 0, L_0x120197f30;  alias, 1 drivers
v0x120166c90_0 .net "D", 0 0, L_0x1201980c0;  alias, 1 drivers
v0x120166d50_0 .net "D1", 0 0, L_0x120198720;  1 drivers
v0x120166e00_0 .net "Q", 0 0, L_0x120198540;  alias, 1 drivers
v0x120166e90_0 .net "Q1", 0 0, L_0x120198610;  1 drivers
v0x120166f60_0 .net "x", 0 0, L_0x1201983c0;  1 drivers
v0x120167000_0 .net "y", 0 0, L_0x120198430;  1 drivers
S_0x1201674a0 .scope module, "r5" "D_flip_flop" 2 178, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120198950 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x120168490_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120168530_0 .net "CLK1", 0 0, L_0x120198950;  1 drivers
v0x1201685d0_0 .net "D", 0 0, L_0x120199200;  1 drivers
v0x1201686a0_0 .net "Q", 0 0, L_0x120198f40;  1 drivers
v0x120168750_0 .net "Y", 0 0, L_0x120198ae0;  1 drivers
S_0x1201676b0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x1201674a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201989c0 .functor NAND 1, L_0x120199200, L_0x1201bc150, C4<1>, C4<1>;
L_0x120198a70 .functor NAND 1, L_0x120198d20, L_0x1201bc150, C4<1>, C4<1>;
L_0x120198ae0 .functor NAND 1, L_0x1201989c0, L_0x120198b90, C4<1>, C4<1>;
L_0x120198b90 .functor NAND 1, L_0x120198a70, L_0x120198ae0, C4<1>, C4<1>;
L_0x120198d20 .functor NOT 1, L_0x120199200, C4<0>, C4<0>, C4<0>;
v0x1201678c0_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120167950_0 .net "D", 0 0, L_0x120199200;  alias, 1 drivers
v0x1201679f0_0 .net "D1", 0 0, L_0x120198d20;  1 drivers
v0x120167aa0_0 .net "Q", 0 0, L_0x120198ae0;  alias, 1 drivers
v0x120167b40_0 .net "Q1", 0 0, L_0x120198b90;  1 drivers
v0x120167c20_0 .net "x", 0 0, L_0x1201989c0;  1 drivers
v0x120167cc0_0 .net "y", 0 0, L_0x120198a70;  1 drivers
S_0x120167d90 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x1201674a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120198dc0 .functor NAND 1, L_0x120198ae0, L_0x120198950, C4<1>, C4<1>;
L_0x120198e30 .functor NAND 1, L_0x120199120, L_0x120198950, C4<1>, C4<1>;
L_0x120198f40 .functor NAND 1, L_0x120198dc0, L_0x120199010, C4<1>, C4<1>;
L_0x120199010 .functor NAND 1, L_0x120198e30, L_0x120198f40, C4<1>, C4<1>;
L_0x120199120 .functor NOT 1, L_0x120198ae0, C4<0>, C4<0>, C4<0>;
v0x120167fb0_0 .net "C", 0 0, L_0x120198950;  alias, 1 drivers
v0x120168050_0 .net "D", 0 0, L_0x120198ae0;  alias, 1 drivers
v0x120168110_0 .net "D1", 0 0, L_0x120199120;  1 drivers
v0x1201681c0_0 .net "Q", 0 0, L_0x120198f40;  alias, 1 drivers
v0x120168250_0 .net "Q1", 0 0, L_0x120199010;  1 drivers
v0x120168320_0 .net "x", 0 0, L_0x120198dc0;  1 drivers
v0x1201683c0_0 .net "y", 0 0, L_0x120198e30;  1 drivers
S_0x120168860 .scope module, "r6" "D_flip_flop" 2 179, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120199320 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x120169850_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x1201698f0_0 .net "CLK1", 0 0, L_0x120199320;  1 drivers
v0x120169990_0 .net "D", 0 0, L_0x120199bf0;  1 drivers
v0x120169a60_0 .net "Q", 0 0, L_0x120199930;  1 drivers
v0x120169b10_0 .net "Y", 0 0, L_0x1201994b0;  1 drivers
S_0x120168a70 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120168860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120199390 .functor NAND 1, L_0x120199bf0, L_0x1201bc150, C4<1>, C4<1>;
L_0x120199440 .functor NAND 1, L_0x120199710, L_0x1201bc150, C4<1>, C4<1>;
L_0x1201994b0 .functor NAND 1, L_0x120199390, L_0x120199580, C4<1>, C4<1>;
L_0x120199580 .functor NAND 1, L_0x120199440, L_0x1201994b0, C4<1>, C4<1>;
L_0x120199710 .functor NOT 1, L_0x120199bf0, C4<0>, C4<0>, C4<0>;
v0x120168c80_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x120168d10_0 .net "D", 0 0, L_0x120199bf0;  alias, 1 drivers
v0x120168db0_0 .net "D1", 0 0, L_0x120199710;  1 drivers
v0x120168e60_0 .net "Q", 0 0, L_0x1201994b0;  alias, 1 drivers
v0x120168f00_0 .net "Q1", 0 0, L_0x120199580;  1 drivers
v0x120168fe0_0 .net "x", 0 0, L_0x120199390;  1 drivers
v0x120169080_0 .net "y", 0 0, L_0x120199440;  1 drivers
S_0x120169150 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120168860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x1201997b0 .functor NAND 1, L_0x1201994b0, L_0x120199320, C4<1>, C4<1>;
L_0x120199820 .functor NAND 1, L_0x120199b10, L_0x120199320, C4<1>, C4<1>;
L_0x120199930 .functor NAND 1, L_0x1201997b0, L_0x120199a00, C4<1>, C4<1>;
L_0x120199a00 .functor NAND 1, L_0x120199820, L_0x120199930, C4<1>, C4<1>;
L_0x120199b10 .functor NOT 1, L_0x1201994b0, C4<0>, C4<0>, C4<0>;
v0x120169370_0 .net "C", 0 0, L_0x120199320;  alias, 1 drivers
v0x120169410_0 .net "D", 0 0, L_0x1201994b0;  alias, 1 drivers
v0x1201694d0_0 .net "D1", 0 0, L_0x120199b10;  1 drivers
v0x120169580_0 .net "Q", 0 0, L_0x120199930;  alias, 1 drivers
v0x120169610_0 .net "Q1", 0 0, L_0x120199a00;  1 drivers
v0x1201696e0_0 .net "x", 0 0, L_0x1201997b0;  1 drivers
v0x120169780_0 .net "y", 0 0, L_0x120199820;  1 drivers
S_0x120169c20 .scope module, "r7" "D_flip_flop" 2 180, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120199d10 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x12016ac10_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12016acb0_0 .net "CLK1", 0 0, L_0x120199d10;  1 drivers
v0x12016ad50_0 .net "D", 0 0, L_0x12019a5f0;  1 drivers
v0x12016ae20_0 .net "Q", 0 0, L_0x12019a330;  1 drivers
v0x12016aed0_0 .net "Y", 0 0, L_0x120199ee0;  1 drivers
S_0x120169e30 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x120169c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x120199dc0 .functor NAND 1, L_0x12019a5f0, L_0x1201bc150, C4<1>, C4<1>;
L_0x120199e70 .functor NAND 1, L_0x12019a120, L_0x1201bc150, C4<1>, C4<1>;
L_0x120199ee0 .functor NAND 1, L_0x120199dc0, L_0x120199f90, C4<1>, C4<1>;
L_0x120199f90 .functor NAND 1, L_0x120199e70, L_0x120199ee0, C4<1>, C4<1>;
L_0x12019a120 .functor NOT 1, L_0x12019a5f0, C4<0>, C4<0>, C4<0>;
v0x12016a040_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12016a0d0_0 .net "D", 0 0, L_0x12019a5f0;  alias, 1 drivers
v0x12016a170_0 .net "D1", 0 0, L_0x12019a120;  1 drivers
v0x12016a220_0 .net "Q", 0 0, L_0x120199ee0;  alias, 1 drivers
v0x12016a2c0_0 .net "Q1", 0 0, L_0x120199f90;  1 drivers
v0x12016a3a0_0 .net "x", 0 0, L_0x120199dc0;  1 drivers
v0x12016a440_0 .net "y", 0 0, L_0x120199e70;  1 drivers
S_0x12016a510 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x120169c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019a190 .functor NAND 1, L_0x120199ee0, L_0x120199d10, C4<1>, C4<1>;
L_0x12019a200 .functor NAND 1, L_0x12019a510, L_0x120199d10, C4<1>, C4<1>;
L_0x12019a330 .functor NAND 1, L_0x12019a190, L_0x12019a400, C4<1>, C4<1>;
L_0x12019a400 .functor NAND 1, L_0x12019a200, L_0x12019a330, C4<1>, C4<1>;
L_0x12019a510 .functor NOT 1, L_0x120199ee0, C4<0>, C4<0>, C4<0>;
v0x12016a730_0 .net "C", 0 0, L_0x120199d10;  alias, 1 drivers
v0x12016a7d0_0 .net "D", 0 0, L_0x120199ee0;  alias, 1 drivers
v0x12016a890_0 .net "D1", 0 0, L_0x12019a510;  1 drivers
v0x12016a940_0 .net "Q", 0 0, L_0x12019a330;  alias, 1 drivers
v0x12016a9d0_0 .net "Q1", 0 0, L_0x12019a400;  1 drivers
v0x12016aaa0_0 .net "x", 0 0, L_0x12019a190;  1 drivers
v0x12016ab40_0 .net "y", 0 0, L_0x12019a200;  1 drivers
S_0x12016afe0 .scope module, "r8" "D_flip_flop" 2 181, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019a710 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x12016bfd0_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12016c070_0 .net "CLK1", 0 0, L_0x12019a710;  1 drivers
v0x12016c110_0 .net "D", 0 0, L_0x12019afe0;  1 drivers
v0x12016c1e0_0 .net "Q", 0 0, L_0x12019ad20;  1 drivers
v0x12016c290_0 .net "Y", 0 0, L_0x12019a880;  1 drivers
S_0x12016b1f0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12016afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019a780 .functor NAND 1, L_0x12019afe0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019a7f0 .functor NAND 1, L_0x12019ab00, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019a880 .functor NAND 1, L_0x12019a780, L_0x12019a970, C4<1>, C4<1>;
L_0x12019a970 .functor NAND 1, L_0x12019a7f0, L_0x12019a880, C4<1>, C4<1>;
L_0x12019ab00 .functor NOT 1, L_0x12019afe0, C4<0>, C4<0>, C4<0>;
v0x12016b400_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12016b490_0 .net "D", 0 0, L_0x12019afe0;  alias, 1 drivers
v0x12016b530_0 .net "D1", 0 0, L_0x12019ab00;  1 drivers
v0x12016b5e0_0 .net "Q", 0 0, L_0x12019a880;  alias, 1 drivers
v0x12016b680_0 .net "Q1", 0 0, L_0x12019a970;  1 drivers
v0x12016b760_0 .net "x", 0 0, L_0x12019a780;  1 drivers
v0x12016b800_0 .net "y", 0 0, L_0x12019a7f0;  1 drivers
S_0x12016b8d0 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12016afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019aba0 .functor NAND 1, L_0x12019a880, L_0x12019a710, C4<1>, C4<1>;
L_0x12019ac10 .functor NAND 1, L_0x12019af00, L_0x12019a710, C4<1>, C4<1>;
L_0x12019ad20 .functor NAND 1, L_0x12019aba0, L_0x12019adf0, C4<1>, C4<1>;
L_0x12019adf0 .functor NAND 1, L_0x12019ac10, L_0x12019ad20, C4<1>, C4<1>;
L_0x12019af00 .functor NOT 1, L_0x12019a880, C4<0>, C4<0>, C4<0>;
v0x12016baf0_0 .net "C", 0 0, L_0x12019a710;  alias, 1 drivers
v0x12016bb90_0 .net "D", 0 0, L_0x12019a880;  alias, 1 drivers
v0x12016bc50_0 .net "D1", 0 0, L_0x12019af00;  1 drivers
v0x12016bd00_0 .net "Q", 0 0, L_0x12019ad20;  alias, 1 drivers
v0x12016bd90_0 .net "Q1", 0 0, L_0x12019adf0;  1 drivers
v0x12016be60_0 .net "x", 0 0, L_0x12019aba0;  1 drivers
v0x12016bf00_0 .net "y", 0 0, L_0x12019ac10;  1 drivers
S_0x12016c3a0 .scope module, "r9" "D_flip_flop" 2 182, 2 266 0, S_0x1201596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019b150 .functor NOT 1, L_0x1201bc150, C4<0>, C4<0>, C4<0>;
v0x12016d390_0 .net "CLK", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12016d430_0 .net "CLK1", 0 0, L_0x12019b150;  1 drivers
v0x12016d4d0_0 .net "D", 0 0, L_0x12019b9e0;  1 drivers
v0x12016d5a0_0 .net "Q", 0 0, L_0x12019b720;  1 drivers
v0x12016d650_0 .net "Y", 0 0, L_0x12019b2a0;  1 drivers
S_0x12016c5b0 .scope module, "D1" "D_latch" 2 273, 2 278 0, S_0x12016c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019b1c0 .functor NAND 1, L_0x12019b9e0, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019b230 .functor NAND 1, L_0x12019b500, L_0x1201bc150, C4<1>, C4<1>;
L_0x12019b2a0 .functor NAND 1, L_0x12019b1c0, L_0x12019b370, C4<1>, C4<1>;
L_0x12019b370 .functor NAND 1, L_0x12019b230, L_0x12019b2a0, C4<1>, C4<1>;
L_0x12019b500 .functor NOT 1, L_0x12019b9e0, C4<0>, C4<0>, C4<0>;
v0x12016c7c0_0 .net "C", 0 0, L_0x1201bc150;  alias, 1 drivers
v0x12016c850_0 .net "D", 0 0, L_0x12019b9e0;  alias, 1 drivers
v0x12016c8f0_0 .net "D1", 0 0, L_0x12019b500;  1 drivers
v0x12016c9a0_0 .net "Q", 0 0, L_0x12019b2a0;  alias, 1 drivers
v0x12016ca40_0 .net "Q1", 0 0, L_0x12019b370;  1 drivers
v0x12016cb20_0 .net "x", 0 0, L_0x12019b1c0;  1 drivers
v0x12016cbc0_0 .net "y", 0 0, L_0x12019b230;  1 drivers
S_0x12016cc90 .scope module, "D2" "D_latch" 2 274, 2 278 0, S_0x12016c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
L_0x12019b5a0 .functor NAND 1, L_0x12019b2a0, L_0x12019b150, C4<1>, C4<1>;
L_0x12019b610 .functor NAND 1, L_0x12019b900, L_0x12019b150, C4<1>, C4<1>;
L_0x12019b720 .functor NAND 1, L_0x12019b5a0, L_0x12019b7f0, C4<1>, C4<1>;
L_0x12019b7f0 .functor NAND 1, L_0x12019b610, L_0x12019b720, C4<1>, C4<1>;
L_0x12019b900 .functor NOT 1, L_0x12019b2a0, C4<0>, C4<0>, C4<0>;
v0x12016ceb0_0 .net "C", 0 0, L_0x12019b150;  alias, 1 drivers
v0x12016cf50_0 .net "D", 0 0, L_0x12019b2a0;  alias, 1 drivers
v0x12016d010_0 .net "D1", 0 0, L_0x12019b900;  1 drivers
v0x12016d0c0_0 .net "Q", 0 0, L_0x12019b720;  alias, 1 drivers
v0x12016d150_0 .net "Q1", 0 0, L_0x12019b7f0;  1 drivers
v0x12016d220_0 .net "x", 0 0, L_0x12019b5a0;  1 drivers
v0x12016d2c0_0 .net "y", 0 0, L_0x12019b610;  1 drivers
    .scope S_0x117fa8430;
T_0 ;
    %wait E_0x117fab360;
    %load/vec4 v0x117fd8830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 82, 0, 7;
    %assign/vec4 v0x117fdb270_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 86, 0, 7;
    %assign/vec4 v0x117fdb270_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 80, 0, 7;
    %assign/vec4 v0x117fdb270_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 81, 0, 7;
    %assign/vec4 v0x117fdb270_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 92, 0, 7;
    %assign/vec4 v0x117fdb270_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 58, 0, 7;
    %assign/vec4 v0x117fdb270_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 87, 0, 7;
    %assign/vec4 v0x117fdb270_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 50, 0, 7;
    %assign/vec4 v0x117fdb270_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x117fab1f0;
T_1 ;
    %pushi/vec4 28943, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12016e8c0, 4, 0;
    %pushi/vec4 29191, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12016e8c0, 4, 0;
    %pushi/vec4 9920, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12016e8c0, 4, 0;
    %pushi/vec4 6016, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12016e8c0, 4, 0;
    %pushi/vec4 15232, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12016e8c0, 4, 0;
    %pushi/vec4 3008, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12016e8c0, 4, 0;
    %pushi/vec4 19264, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12016e8c0, 4, 0;
    %pushi/vec4 27456, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12016e8c0, 4, 0;
    %pushi/vec4 28224, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12016e8c0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x117fab1f0;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12016ea90_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0x117fab1f0;
T_3 ;
    %wait E_0x117f484d0;
    %load/vec4 v0x12016e9f0_0;
    %assign/vec4 v0x12016ea90_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x117f5a410;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x12016f860_0;
    %inv;
    %store/vec4 v0x12016f860_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x117f5a410;
T_5 ;
    %vpi_call 2 396 "$display", "Clock PC   IR                                 WD" {0 0 0};
    %vpi_call 2 397 "$monitor", "%b     %2d   %b  %3d (%b)", v0x12016f860_0, v0x12016f700_0, v0x12016f670_0, v0x12016f7d0_0, v0x12016f7d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12016f860_0, 0, 1;
    %delay 16, 0;
    %vpi_call 2 399 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Singlecycle.vl";
