// Seed: 260322483
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    output supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    output tri1 id_6,
    input uwire id_7,
    output supply0 id_8
);
  wire id_10;
  wire id_11;
  assign module_1._id_1 = 0;
  logic [1 : 1 'h0] id_12;
  ;
  assign id_5 = (-1'b0);
  wire ["" : ""] id_13;
endmodule
module module_1 #(
    parameter id_1 = 32'd48
) (
    output supply0 id_0,
    output supply0 _id_1,
    input supply1 id_2,
    output wor id_3,
    input tri0 id_4,
    output wand id_5
);
  logic [1 : id_1] id_7;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_5,
      id_0,
      id_3,
      id_5,
      id_4,
      id_3
  );
endmodule
