
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100934                       # Number of seconds simulated
sim_ticks                                100933808751                       # Number of ticks simulated
final_tick                               629010518253                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102906                       # Simulator instruction rate (inst/s)
host_op_rate                                   129794                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4713392                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888180                       # Number of bytes of host memory used
host_seconds                                 21414.26                       # Real time elapsed on the host
sim_insts                                  2203647148                       # Number of instructions simulated
sim_ops                                    2779432496                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2201088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1504128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3708928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1445248                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1445248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17196                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11751                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28976                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11291                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11291                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21807242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14902123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36746141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36777                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14318770                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14318770                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14318770                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21807242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14902123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               51064911                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               242047504                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21496623                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17427376                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1975656                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8756588                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8142761                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2332716                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93719                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186242815                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119852500                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21496623                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10475477                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26377102                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6021673                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5240771                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11504655                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1973519                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221881203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.663420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.022147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195504101     88.11%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1835654      0.83%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3335705      1.50%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3088075      1.39%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964262      0.89%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1617874      0.73%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          923579      0.42%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          954284      0.43%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12657669      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221881203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.088812                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.495161                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184333714                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7166887                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26314033                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46316                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4020252                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732345                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147104229                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4020252                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184807085                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1237517                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4834415                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25858606                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1123327                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146980737                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        195194                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479346                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208496617                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684652963                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684652963                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36792095                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4124425                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13855348                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183018                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82022                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1607246                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146023871                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137931634                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116506                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21964862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46144630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    221881203                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.621646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.295588                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    162397176     73.19%     73.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25179738     11.35%     84.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13546014      6.11%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6869950      3.10%     93.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8178932      3.69%     97.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2645359      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2483217      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438343      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142474      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221881203                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416907     59.76%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143041     20.50%     80.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137663     19.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115991319     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978563      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12784550      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160295      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137931634                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.569854                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697611                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005058                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498558587                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168022755                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134958065                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138629245                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268863                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2661927                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        91990                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4020252                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         836618                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114824                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146057688                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13855348                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183018                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         98984                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1054304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1099925                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2154229                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135948399                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12336419                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1983234                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19496575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19194182                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160156                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.561660                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134958108                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134958065                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77872065                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216887505                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.557569                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359044                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22928701                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2000792                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217860951                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.364879                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166008389     76.20%     76.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23870172     10.96%     87.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12379375      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980539      1.83%     94.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464066      2.51%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836919      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057619      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938755      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325117      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217860951                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325117                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           361593868                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296136353                       # The number of ROB writes
system.switch_cpus0.timesIdled                2880832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20166301                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.420475                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.420475                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.413142                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.413142                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611468252                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188865763                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135776485                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               242047504                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21409672                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17568334                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2001227                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9054768                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8430995                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2136379                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94235                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192039991                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117437237                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21409672                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10567374                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25321740                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5537658                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7596598                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11612488                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1992683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228477429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.630458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.989519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       203155689     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1886647      0.83%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3417246      1.50%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2019562      0.88%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1657535      0.73%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1472628      0.64%     93.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          816972      0.36%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2038771      0.89%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12012379      5.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228477429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088452                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.485183                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190460346                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9188166                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25248027                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61986                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3518893                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3518985                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143985393                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1191                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3518893                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190741949                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         660763                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7665929                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25011823                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       878063                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143941553                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95713                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       507086                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    202824394                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    668009547                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    668009547                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172426283                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30398111                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34309                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17179                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2537642                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13352881                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7210899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70031                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1635992                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142850172                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136289156                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        63921                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16804928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34586780                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228477429                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.596510                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.284418                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171713225     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22594592      9.89%     85.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11825758      5.18%     90.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8328235      3.65%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8329773      3.65%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2977683      1.30%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2274108      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       266252      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167803      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228477429                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50016     13.71%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162707     44.61%     58.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152047     41.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114994443     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1864808      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17130      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12220220      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7192555      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136289156                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.563068                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             364770                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    501484432                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159689643                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133961676                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136653926                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       276768                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2148583                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        85842                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3518893                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         462626                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54031                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142884483                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15700                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13352881                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7210899                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17179                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44878                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1155679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1042087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2197766                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134734066                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12127272                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1555090                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19319821                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19094168                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7192549                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.556643                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133961729                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133961676                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78389531                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        213440199                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.553452                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367267                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100253886                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123577347                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19307393                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2018199                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224958536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.549334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.400538                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174507266     77.57%     77.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24605655     10.94%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9442839      4.20%     92.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4972662      2.21%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4221143      1.88%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2006500      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       942741      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1483330      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2776400      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224958536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100253886                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123577347                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18329355                       # Number of memory references committed
system.switch_cpus1.commit.loads             11204298                       # Number of loads committed
system.switch_cpus1.commit.membars              17132                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17929753                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111251523                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2555979                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2776400                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           365066876                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289288376                       # The number of ROB writes
system.switch_cpus1.timesIdled                2830724                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13570075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100253886                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123577347                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100253886                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.414345                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.414345                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.414191                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.414191                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       605841261                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187130987                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133359971                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34264                       # number of misc regfile writes
system.l20.replacements                         17246                       # number of replacements
system.l20.tagsinuse                             1024                       # Cycle average of tags in use
system.l20.total_refs                           44289                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18270                       # Sample count of references to valid blocks.
system.l20.avg_refs                          2.424138                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.447584                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.505369                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   913.753750                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           101.293297                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008250                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000494                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.892338                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.098919                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        21742                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  21742                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8482                       # number of Writeback hits
system.l20.Writeback_hits::total                 8482                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        21742                       # number of demand (read+write) hits
system.l20.demand_hits::total                   21742                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        21742                       # number of overall hits
system.l20.overall_hits::total                  21742                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17196                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17210                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17196                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17210                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17196                       # number of overall misses
system.l20.overall_misses::total                17210                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2754456                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3534454625                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3537209081                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2754456                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3534454625                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3537209081                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2754456                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3534454625                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3537209081                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38952                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8482                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8482                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.441625                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.441826                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.441625                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.441826                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.441625                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.441826                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 196746.857143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205539.347813                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205532.195293                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 196746.857143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205539.347813                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205532.195293                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 196746.857143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205539.347813                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205532.195293                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6148                       # number of writebacks
system.l20.writebacks::total                     6148                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17196                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17210                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17196                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17210                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17196                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17210                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1916082                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2503210248                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2505126330                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1916082                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2503210248                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2505126330                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1916082                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2503210248                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2505126330                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.441625                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.441826                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.441625                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.441826                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.441625                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.441826                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       136863                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145569.332868                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145562.250436                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       136863                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145569.332868                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145562.250436                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       136863                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145569.332868                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145562.250436                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11778                       # number of replacements
system.l21.tagsinuse                             1024                       # Cycle average of tags in use
system.l21.total_refs                           58163                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12802                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.543274                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.413401                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.718637                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   835.178786                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           179.689176                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008216                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000702                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.815604                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.175478                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        21195                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  21195                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7273                       # number of Writeback hits
system.l21.Writeback_hits::total                 7273                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        21195                       # number of demand (read+write) hits
system.l21.demand_hits::total                   21195                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        21195                       # number of overall hits
system.l21.overall_hits::total                  21195                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11751                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11766                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11751                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11766                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11751                       # number of overall misses
system.l21.overall_misses::total                11766                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2771580                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2399034184                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2401805764                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2771580                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2399034184                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2401805764                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2771580                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2399034184                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2401805764                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        32946                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              32961                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7273                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7273                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        32946                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               32961                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        32946                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              32961                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.356675                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.356967                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.356675                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.356967                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.356675                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.356967                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       184772                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204155.747085                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204131.035526                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       184772                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204155.747085                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204131.035526                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       184772                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204155.747085                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204131.035526                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5143                       # number of writebacks
system.l21.writebacks::total                     5143                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11751                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11766                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11751                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11766                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11751                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11766                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1866056                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1691965526                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1693831582                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1866056                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1691965526                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1693831582                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1866056                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1691965526                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1693831582                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.356675                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.356967                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.356675                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.356967                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.356675                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.356967                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124403.733333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143984.812016                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143959.848887                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 124403.733333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143984.812016                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143959.848887                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 124403.733333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143984.812016                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143959.848887                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997032                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011512290                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184691.771058                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997032                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11504639                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11504639                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11504639                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11504639                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11504639                       # number of overall hits
system.cpu0.icache.overall_hits::total       11504639                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3380246                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3380246                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3380246                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3380246                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3380246                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3380246                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11504655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11504655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11504655                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11504655                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11504655                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11504655                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 211265.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 211265.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 211265.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 211265.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 211265.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 211265.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2870656                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2870656                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2870656                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2870656                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2870656                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2870656                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 205046.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 205046.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 205046.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 205046.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 205046.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 205046.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168085272                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.546002                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.583125                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.416875                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908528                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091472                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9268040                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9268040                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16326942                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16326942                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16326942                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16326942                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117451                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117451                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117451                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117451                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117451                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117451                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17071409782                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17071409782                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17071409782                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17071409782                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17071409782                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17071409782                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9385491                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9385491                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16444393                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16444393                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16444393                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16444393                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012514                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012514                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007142                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007142                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007142                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007142                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 145349.207601                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 145349.207601                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 145349.207601                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 145349.207601                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 145349.207601                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 145349.207601                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8482                       # number of writebacks
system.cpu0.dcache.writebacks::total             8482                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78513                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78513                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78513                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78513                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5094431023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5094431023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5094431023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5094431023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5094431023                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5094431023                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 130834.429683                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 130834.429683                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 130834.429683                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 130834.429683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 130834.429683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 130834.429683                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997612                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015013385                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2201764.392625                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997612                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11612472                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11612472                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11612472                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11612472                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11612472                       # number of overall hits
system.cpu1.icache.overall_hits::total       11612472                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3208676                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3208676                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3208676                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3208676                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3208676                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3208676                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11612488                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11612488                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11612488                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11612488                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11612488                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11612488                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 200542.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 200542.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 200542.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 200542.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 200542.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 200542.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2896762                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2896762                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2896762                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2896762                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2896762                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2896762                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193117.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 193117.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 193117.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 193117.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 193117.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 193117.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32946                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162929064                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33202                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4907.206313                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.191203                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.808797                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903091                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096909                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9038162                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9038162                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7090795                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7090795                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17151                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17151                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17132                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17132                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16128957                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16128957                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16128957                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16128957                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84775                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84775                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84775                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84775                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84775                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84775                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10011512539                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10011512539                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10011512539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10011512539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10011512539                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10011512539                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9122937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9122937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7090795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7090795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16213732                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16213732                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16213732                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16213732                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009293                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009293                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118095.105149                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118095.105149                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118095.105149                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118095.105149                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118095.105149                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118095.105149                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7273                       # number of writebacks
system.cpu1.dcache.writebacks::total             7273                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51829                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51829                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51829                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51829                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51829                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51829                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32946                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32946                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32946                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32946                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32946                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32946                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3878139552                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3878139552                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3878139552                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3878139552                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3878139552                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3878139552                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data       117712                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total       117712                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data       117712                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total       117712                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data       117712                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total       117712                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
