
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v' to AST representation.
Generating RTLIL representation for module `\steer_fltr'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: steer_fltr          
Automatically selected steer_fltr as design top module.

2.2. Analyzing design hierarchy..
Top module:  \steer_fltr

2.3. Analyzing design hierarchy..
Top module:  \steer_fltr
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 21 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
Creating decoders for process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:115$1'.
     1/7: $0\h4_reg[27:0]
     2/7: $0\h3_reg[27:0]
     3/7: $0\h2_reg[27:0]
     4/7: $0\h1_reg[27:0]
     5/7: $0\f3_reg[27:0]
     6/7: $0\f2_reg[27:0]
     7/7: $0\f1_reg[27:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\steer_fltr.\re_z' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$32' with positive edge clock.
Creating register for signal `\steer_fltr.\im_z' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$33' with positive edge clock.
Creating register for signal `\steer_fltr.\re_p' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$34' with positive edge clock.
Creating register for signal `\steer_fltr.\im_p' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$35' with positive edge clock.
Creating register for signal `\steer_fltr.\re_n' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$36' with positive edge clock.
Creating register for signal `\steer_fltr.\im_n' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$37' with positive edge clock.
Creating register for signal `\steer_fltr.\re_z_tmp_1' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$38' with positive edge clock.
Creating register for signal `\steer_fltr.\im_z_tmp_1' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$39' with positive edge clock.
Creating register for signal `\steer_fltr.\re_p_tmp_1' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\steer_fltr.\re_p_tmp_2' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\steer_fltr.\re_p_tmp_3' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\steer_fltr.\im_p_tmp_1' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\steer_fltr.\im_p_tmp_2' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\steer_fltr.\im_p_tmp_3' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\steer_fltr.\im_p_tmp_4' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\steer_fltr.\re_z_tmp' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\steer_fltr.\im_z_tmp' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\steer_fltr.\re_p_tmp' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$49' with positive edge clock.
Creating register for signal `\steer_fltr.\im_p_tmp' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$50' with positive edge clock.
Creating register for signal `\steer_fltr.\re_n_tmp' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$51' with positive edge clock.
Creating register for signal `\steer_fltr.\im_n_tmp' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
  created $dff cell `$procdff$52' with positive edge clock.
Creating register for signal `\steer_fltr.\f1_reg' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:115$1'.
  created $dff cell `$procdff$53' with positive edge clock.
Creating register for signal `\steer_fltr.\f2_reg' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:115$1'.
  created $dff cell `$procdff$54' with positive edge clock.
Creating register for signal `\steer_fltr.\f3_reg' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:115$1'.
  created $dff cell `$procdff$55' with positive edge clock.
Creating register for signal `\steer_fltr.\h1_reg' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:115$1'.
  created $dff cell `$procdff$56' with positive edge clock.
Creating register for signal `\steer_fltr.\h2_reg' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:115$1'.
  created $dff cell `$procdff$57' with positive edge clock.
Creating register for signal `\steer_fltr.\h3_reg' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:115$1'.
  created $dff cell `$procdff$58' with positive edge clock.
Creating register for signal `\steer_fltr.\h4_reg' using process `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:115$1'.
  created $dff cell `$procdff$59' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:129$3'.
Found and cleaned up 1 empty switch in `\steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:115$1'.
Removing empty process `steer_fltr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v:115$1'.
Cleaned up 1 empty switch.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module steer_fltr.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module steer_fltr.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\steer_fltr'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \steer_fltr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \steer_fltr.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\steer_fltr'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$59 ($dff) from module steer_fltr (D = \h4, Q = \h4_reg).
Adding EN signal on $procdff$53 ($dff) from module steer_fltr (D = \f1, Q = \f1_reg).
Adding EN signal on $procdff$54 ($dff) from module steer_fltr (D = \f2, Q = \f2_reg).
Adding EN signal on $procdff$55 ($dff) from module steer_fltr (D = \f3, Q = \f3_reg).
Adding EN signal on $procdff$56 ($dff) from module steer_fltr (D = \h1, Q = \h1_reg).
Adding EN signal on $procdff$57 ($dff) from module steer_fltr (D = \h2, Q = \h2_reg).
Adding EN signal on $procdff$58 ($dff) from module steer_fltr (D = \h3, Q = \h3_reg).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \steer_fltr..
Removed 7 unused cells and 43 unused wires.
<suppressed ~8 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module steer_fltr.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \steer_fltr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \steer_fltr.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\steer_fltr'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \steer_fltr..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module steer_fltr.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== steer_fltr ===

   Number of wires:                 51
   Number of wire bits:           1363
   Number of public wires:          37
   Number of public wire bits:     937
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $add                          333
     $dff                          543
     $dffe                         196
     $sub                           93

End of script. Logfile hash: a93ccd36ac, CPU: user 0.05s system 0.00s, MEM: 12.61 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 4x opt_expr (0 sec), 24% 2x opt_clean (0 sec), ...
