// Seed: 3185468816
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign module_1.id_3 = 0;
  id_3 :
  assert property (@(posedge id_1) -1 | 1'b0)
  else $clog2(10);
  ;
  logic id_4;
  wire [-1 : 1] id_5;
  assign id_3 = id_5;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    output tri id_3,
    input supply1 id_4,
    input wand id_5,
    input tri id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    input wire id_10,
    input uwire id_11,
    input wor id_12,
    input tri0 id_13
);
  logic [1 : -1 'd0] id_15;
  ;
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_16,
      id_16
  );
  always @(posedge id_9) begin : LABEL_0
    id_15 <= id_9;
  end
  wire [1 : -1] id_17;
  wire id_18 = -1'b0;
  logic id_19 = id_13;
endmodule
