
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.157333                       # Number of seconds simulated
sim_ticks                                157333482000                       # Number of ticks simulated
final_tick                               157333482000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 385917                       # Simulator instruction rate (inst/s)
host_op_rate                                   831498                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6135768156                       # Simulator tick rate (ticks/s)
host_mem_usage                                 657268                       # Number of bytes of host memory used
host_seconds                                    25.64                       # Real time elapsed on the host
sim_insts                                     9895686                       # Number of instructions simulated
sim_ops                                      21321278                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           13504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     20171072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20171072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        315173                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             315173                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             140339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              85830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                226169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        140339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           140339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       128205845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            128205845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       128205845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            140339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             85830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            128432014                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3241097                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1801275                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             7                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12508102                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            34                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        314666964                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     9895686                       # Number of instructions committed
system.cpu.committedOps                      21321278                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              21319455                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      1885362                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     21319455                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            39768315                       # number of times the integer registers were read
system.cpu.num_int_register_writes           16552518                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             12668840                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             7372338                       # number of times the CC registers were written
system.cpu.num_mem_refs                       5042370                       # number of memory refs
system.cpu.num_load_insts                     3241095                       # Number of load instructions
system.cpu.num_store_insts                    1801275                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  314666964                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           2965712                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   402      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  16277528     76.34%     76.35% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::MemRead                  3241039     15.20%     91.55% # Class of executed instruction
system.cpu.op_class::MemWrite                 1800860      8.45%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   21321278                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           181.919864                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5042372                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               218                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          23130.146789                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   181.919864                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.355312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.355312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.382812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10084962                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10084962                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      3240995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3240995                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       540542                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         540542                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       3781537                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3781537                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3781537                       # number of overall hits
system.cpu.dcache.overall_hits::total         3781537                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           102                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1260733                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1260733                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1260835                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1260835                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1260835                       # number of overall misses
system.cpu.dcache.overall_misses::total       1260835                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     30776500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30776500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 140923161000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 140923161000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 140953937500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 140953937500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 140953937500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 140953937500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3241097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3241097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1801275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1801275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      5042372                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5042372                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      5042372                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5042372                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.699911                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.699911                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.250048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.250048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.250048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.250048                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 301730.392157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 301730.392157                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 111778.751726                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111778.751726                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 111794.118580                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111794.118580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 111794.118580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111794.118580                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1260733                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1260733                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1260835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1260835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1260835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1260835                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     30674500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     30674500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 139662428000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 139662428000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 139693102500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 139693102500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 139693102500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 139693102500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.699911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.699911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.250048                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.250048                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.250048                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.250048                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 300730.392157                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 300730.392157                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 110778.751726                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110778.751726                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 110794.118580                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 110794.118580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 110794.118580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 110794.118580                       # average overall mshr miss latency
system.cpu.dcache.replacements                     22                       # number of replacements
system.cpu.dcache.write_policy                      0                       # 0 = write-back, 1 = write-through
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.write_policy            0                       # 0 = write-back, 1 = write-through
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           275.857233                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12508102                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36255.368116                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   275.857233                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.538784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.538784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25016549                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25016549                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     12507757                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12507757                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      12507757                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12507757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     12507757                       # number of overall hits
system.cpu.icache.overall_hits::total        12507757                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           345                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          345                       # number of overall misses
system.cpu.icache.overall_misses::total           345                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90253500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90253500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90253500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90253500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90253500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90253500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     12508102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12508102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     12508102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12508102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     12508102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12508102                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 261604.347826                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 261604.347826                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 261604.347826                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 261604.347826                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 261604.347826                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 261604.347826                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89908500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89908500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89908500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89908500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 260604.347826                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 260604.347826                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 260604.347826                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 260604.347826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 260604.347826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 260604.347826                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.write_policy                      0                       # 0 = write-back, 1 = write-through
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.write_policy            0                       # 0 = write-back, 1 = write-through
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   505.742328                       # Cycle average of tags in use
system.l2.tags.total_refs                     2522035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       557                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   4527.890485                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        308.833005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        196.909243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.301595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.192294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.493889                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20176837                       # Number of tag accesses
system.l2.tags.data_accesses                 20176837                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           41                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               41                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks         1260792                       # number of WriteClean hits
system.l2.WriteClean_hits::total              1260792                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data            630356                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               630356                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data              5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 5                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                     7                       # number of demand (read+write) hits
system.l2.demand_hits::total                        7                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                    7                       # number of overall hits
system.l2.overall_hits::total                       7                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data          630261                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             630261                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data              114                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 114                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              345                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              97                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 345                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 211                       # number of demand (read+write) misses
system.l2.demand_misses::total                    556                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                345                       # number of overall misses
system.l2.overall_misses::cpu.data                211                       # number of overall misses
system.l2.overall_misses::total                   556                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 130930469500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 130930469500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     42071000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42071000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     89380000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89380000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     30468500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30468500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      89380000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      72539500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        161919500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     89380000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     72539500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       161919500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           41                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           41                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks      1260792                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total          1260792                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data       1260617                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1260617                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               345                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               218                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  563                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              345                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              218                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 563                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499962                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499962                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.982759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982759                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.950980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950980                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.967890                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.987567                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.967890                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.987567                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 207740.078317                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 207740.078317                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 369043.859649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 369043.859649                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 259072.463768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 259072.463768                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 314108.247423                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 314108.247423                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 259072.463768                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 343789.099526                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 291222.122302                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 259072.463768                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 343789.099526                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 291222.122302                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.UpgradeReq_mshr_misses::cpu.data       630261                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        630261                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            114                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           97                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               556                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              556                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 124627859500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 124627859500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     40931000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     40931000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     85930000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85930000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     29498500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29498500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     85930000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     70429500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    156359500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     85930000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     70429500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    156359500                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499962                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499962                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.982759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.950980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950980                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.967890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.987567                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.967890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.987567                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 197740.078317                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 197740.078317                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 359043.859649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 359043.859649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 249072.463768                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 249072.463768                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 304108.247423                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 304108.247423                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 249072.463768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 333789.099526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 281222.122302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 249072.463768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 333789.099526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 281222.122302                       # average overall mshr miss latency
system.l2.replacements                              3                       # number of replacements
system.l2.write_policy                              0                       # 0 = write-back, 1 = write-through
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                   505.742526                       # Cycle average of tags in use
system.l3.tags.total_refs                     1261179                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                       556                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   2268.307554                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        308.833269                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        196.909257                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.150797                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.096147                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.246945                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024           556                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.271484                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   5045272                       # Number of tag accesses
system.l3.tags.data_accesses                  5045272                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.l3.WriteClean_hits::writebacks          630362                       # number of WriteClean hits
system.l3.WriteClean_hits::total               630362                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data            315173                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               315173                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::cpu.data          315088                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total             315088                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data              114                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 114                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          345                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           97                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             442                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 345                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                 211                       # number of demand (read+write) misses
system.l3.demand_misses::total                    556                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                345                       # number of overall misses
system.l3.overall_misses::cpu.data                211                       # number of overall misses
system.l3.overall_misses::total                   556                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 114385672000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 114385672000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data     39677000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      39677000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     82135000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     28431500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    110566500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      82135000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data      68108500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        150243500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     82135000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data     68108500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       150243500                       # number of overall miss cycles
system.l3.WriteClean_accesses::writebacks       630362                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total           630362                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data        630261                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           630261                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data            114                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               114                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          345                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data           97                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           442                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               345                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data               211                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  556                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              345                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data              211                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 556                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499933                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499933                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 363027.700198                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 363027.700198                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 348043.859649                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 348043.859649                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 238072.463768                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 293108.247423                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 250150.452489                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 238072.463768                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 322789.099526                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 270222.122302                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 238072.463768                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 322789.099526                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 270222.122302                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.UpgradeReq_mshr_misses::cpu.data       315088                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total        315088                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data          114                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            114                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          345                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          442                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            345                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data            211                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               556                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           345                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data           211                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              556                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 111234792000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 111234792000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data     38537000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     38537000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     78685000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     27461500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    106146500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     78685000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data     65998500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    144683500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     78685000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data     65998500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    144683500                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499933                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499933                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 353027.700198                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 353027.700198                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 338043.859649                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 338043.859649                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 228072.463768                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 283108.247423                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 240150.452489                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 228072.463768                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 312789.099526                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 260222.122302                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 228072.463768                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 312789.099526                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 260222.122302                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.l3.write_policy                              0                       # 0 = write-back, 1 = write-through
system.membus.snoop_filter.tot_requests        315644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       315088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                442                       # Transaction distribution
system.membus.trans_dist::WriteClean           315173                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           315088                       # Transaction distribution
system.membus.trans_dist::ReadExReq               114                       # Transaction distribution
system.membus.trans_dist::ReadExResp              114                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           442                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       631373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       631373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 631373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     20206656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     20206656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20206656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            315644                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  315644    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              315644                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2458249500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2801500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1261243                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1260680                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         945538                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       945538                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               447                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean         2206327                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1260617                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1260617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             116                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           345                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3782484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3783215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     80704704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               80729408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          945538                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60514240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2206718                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.428482                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494859                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1261180     57.15%     57.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 945538     42.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2206718                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2521851500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            517500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         630635500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       630817                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       630261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         315173                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       315173                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 157333482000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp               442                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean          945535                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          630261                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         630261                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              114                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             114                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          442                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1891996                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     40378752                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          315173                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20171072                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           945990                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.333167                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471346                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 630817     66.68%     66.68% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 315173     33.32%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             945990                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1260951500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         315964500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
