/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_18z;
  wire [31:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[157] & in_data[147]);
  assign celloutsig_1_1z = ~(in_data[186] & celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & celloutsig_1_0z);
  assign celloutsig_1_10z = ~(celloutsig_1_8z & celloutsig_1_2z);
  assign celloutsig_1_12z = ~(celloutsig_1_10z & celloutsig_1_11z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_0z[2:0];
  assign celloutsig_1_18z = celloutsig_1_17z[4:1] && { celloutsig_1_9z[6:4], celloutsig_1_4z };
  assign celloutsig_0_3z = { celloutsig_0_0z, _00_, celloutsig_0_0z } && { in_data[57:51], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_5z[8:1] && { in_data[66:60], celloutsig_0_3z };
  assign celloutsig_0_1z = { celloutsig_0_0z[3:1], celloutsig_0_0z } && { celloutsig_0_0z[2:0], celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_0z && { celloutsig_0_9z[9], celloutsig_0_6z, _00_ };
  assign celloutsig_1_2z = { in_data[186:185], celloutsig_1_1z } && in_data[160:158];
  assign celloutsig_1_8z = { in_data[122:116], celloutsig_1_2z } && { in_data[106:102], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_12z } && { in_data[169:168], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_14z = celloutsig_1_9z[5:2] < { celloutsig_1_7z[3:1], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_17z[9:6], celloutsig_1_8z } < { celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, _00_, _00_, _00_, celloutsig_0_1z } < in_data[83:59];
  assign celloutsig_0_6z = { celloutsig_0_5z[5:2], celloutsig_0_5z } < { in_data[40:33], _00_, _00_ };
  assign celloutsig_1_5z = { in_data[183], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z } < { in_data[167:161], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[66:62] % { 1'h1, in_data[91:88] };
  assign celloutsig_1_17z = { celloutsig_1_9z[5:1], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_12z } % { 1'h1, celloutsig_1_7z[2], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_18z = { celloutsig_0_5z[5:0], celloutsig_0_10z, _00_, celloutsig_0_10z, _00_, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_10z } % { 1'h1, in_data[42:27] };
  assign celloutsig_0_7z = in_data[92:80] !== { celloutsig_0_5z[6:0], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[8], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z } !== { _00_[1:0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[78:77], celloutsig_0_10z } !== celloutsig_0_5z[3:1];
  assign celloutsig_1_15z = & { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = & { celloutsig_1_7z[3:0], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_3z = | { celloutsig_1_0z, in_data[167:162] };
  assign celloutsig_0_5z = { in_data[73:71], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, _00_, celloutsig_0_1z } >> { in_data[54:47], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_9z[7:4], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z } >> { in_data[51:26], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_1_7z = in_data[155:151] >> { in_data[144:141], celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } ^ { in_data[29:21], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z } ^ in_data[136:130];
  assign { out_data[128], out_data[96], out_data[48:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
