#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ac9b615930 .scope module, "tb_fpu_add" "tb_fpu_add" 2 3;
 .timescale -9 -12;
v000001ac9b66cb90_0 .var "a", 31 0;
v000001ac9b66d770_0 .var "b", 31 0;
o000001ac9b6196a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ac9b66d810_0 .net "exception", 0 0, o000001ac9b6196a8;  0 drivers
v000001ac9b66cc30_0 .net "result", 31 0, L_000001ac9b6b7040;  1 drivers
S_000001ac9b615ac0 .scope module, "dut" "fpu_add" 2 14, 3 1 0, S_000001ac9b615930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /INPUT 1 "exception";
P_000001ac9b615c50 .param/l "double" 0 3 2, +C4<00000000000000000000000000000000>;
P_000001ac9b615c88 .param/l "exponent" 1 3 10, +C4<00000000000000000000000000001000>;
P_000001ac9b615cc0 .param/l "mantissa" 1 3 11, +C4<00000000000000000000000000010111>;
P_000001ac9b615cf8 .param/l "size" 1 3 9, +C4<00000000000000000000000000100000>;
L_000001ac9b617540 .functor AND 1, L_000001ac9b66c0f0, L_000001ac9b66ccd0, C4<1>, C4<1>;
L_000001ac9b617a10 .functor AND 1, L_000001ac9b6b79a0, L_000001ac9b6b6140, C4<1>, C4<1>;
L_000001ac9b66df08 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac9b5fc200_0 .net *"_ivl_11", 23 0, L_000001ac9b66df08;  1 drivers
L_000001ac9b66df50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac9b5fc7a0_0 .net/2u *"_ivl_12", 31 0, L_000001ac9b66df50;  1 drivers
v000001ac9b5fcf20_0 .net *"_ivl_14", 0 0, L_000001ac9b66c0f0;  1 drivers
v000001ac9b5fc0c0_0 .net *"_ivl_16", 31 0, L_000001ac9b66c190;  1 drivers
L_000001ac9b66df98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ac9b5fc840_0 .net *"_ivl_19", 7 0, L_000001ac9b66df98;  1 drivers
L_000001ac9b66dfe0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac9b5fcfc0_0 .net/2u *"_ivl_20", 31 0, L_000001ac9b66dfe0;  1 drivers
v000001ac9b5fc520_0 .net *"_ivl_22", 0 0, L_000001ac9b66ccd0;  1 drivers
v000001ac9b5fc5c0_0 .net *"_ivl_25", 0 0, L_000001ac9b617540;  1 drivers
L_000001ac9b66e028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ac9b5fc660_0 .net/2u *"_ivl_26", 0 0, L_000001ac9b66e028;  1 drivers
v000001ac9b5fc700_0 .net *"_ivl_29", 22 0, L_000001ac9b66ce10;  1 drivers
v000001ac9b5fcb60_0 .net *"_ivl_30", 23 0, L_000001ac9b66d1d0;  1 drivers
L_000001ac9b66e070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ac9b5fc8e0_0 .net/2u *"_ivl_32", 0 0, L_000001ac9b66e070;  1 drivers
v000001ac9b5fcac0_0 .net *"_ivl_35", 22 0, L_000001ac9b66ceb0;  1 drivers
v000001ac9b5fcc00_0 .net *"_ivl_36", 23 0, L_000001ac9b66d270;  1 drivers
v000001ac9b5fcca0_0 .net *"_ivl_40", 31 0, L_000001ac9b6b6820;  1 drivers
L_000001ac9b66e0b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac9b66d310_0 .net *"_ivl_43", 23 0, L_000001ac9b66e0b8;  1 drivers
L_000001ac9b66e100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac9b66db30_0 .net/2u *"_ivl_44", 31 0, L_000001ac9b66e100;  1 drivers
v000001ac9b66bd30_0 .net *"_ivl_46", 0 0, L_000001ac9b6b79a0;  1 drivers
v000001ac9b66c370_0 .net *"_ivl_48", 31 0, L_000001ac9b6b7680;  1 drivers
L_000001ac9b66e148 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ac9b66d8b0_0 .net *"_ivl_51", 7 0, L_000001ac9b66e148;  1 drivers
L_000001ac9b66e190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac9b66c2d0_0 .net/2u *"_ivl_52", 31 0, L_000001ac9b66e190;  1 drivers
v000001ac9b66c910_0 .net *"_ivl_54", 0 0, L_000001ac9b6b6140;  1 drivers
v000001ac9b66cf50_0 .net *"_ivl_57", 0 0, L_000001ac9b617a10;  1 drivers
L_000001ac9b66e1d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ac9b66c9b0_0 .net/2u *"_ivl_58", 0 0, L_000001ac9b66e1d8;  1 drivers
v000001ac9b66caf0_0 .net *"_ivl_61", 22 0, L_000001ac9b6b68c0;  1 drivers
v000001ac9b66d3b0_0 .net *"_ivl_62", 23 0, L_000001ac9b6b6d20;  1 drivers
L_000001ac9b66e220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ac9b66d4f0_0 .net/2u *"_ivl_64", 0 0, L_000001ac9b66e220;  1 drivers
v000001ac9b66d090_0 .net *"_ivl_67", 22 0, L_000001ac9b6b63c0;  1 drivers
v000001ac9b66c4b0_0 .net *"_ivl_68", 23 0, L_000001ac9b6b7180;  1 drivers
v000001ac9b66cd70_0 .net *"_ivl_75", 22 0, L_000001ac9b6b7c20;  1 drivers
v000001ac9b66c050_0 .net *"_ivl_8", 31 0, L_000001ac9b66bfb0;  1 drivers
v000001ac9b66d450_0 .net "a", 31 0, v000001ac9b66cb90_0;  1 drivers
v000001ac9b66bdd0_0 .var "aligned_frac_a", 24 0;
v000001ac9b66c230_0 .var "aligned_frac_b", 24 0;
v000001ac9b66c410_0 .net "b", 31 0, v000001ac9b66d770_0;  1 drivers
v000001ac9b66be70_0 .var "diff_mantissa", 24 0;
v000001ac9b66d9f0_0 .net "exception", 0 0, o000001ac9b6196a8;  alias, 0 drivers
v000001ac9b66d590_0 .net "exp_a", 7 0, L_000001ac9b66dbd0;  1 drivers
v000001ac9b66cff0_0 .net "exp_a_gt_exp_b", 0 0, L_000001ac9b6b6b40;  1 drivers
v000001ac9b66d130_0 .net "exp_b", 7 0, L_000001ac9b66bf10;  1 drivers
v000001ac9b66c550_0 .var "exp_diff", 7 0;
v000001ac9b66ca50_0 .var "found", 0 0;
v000001ac9b66d630_0 .net "frac_a", 23 0, L_000001ac9b6b6280;  1 drivers
v000001ac9b66c5f0_0 .net "frac_b", 23 0, L_000001ac9b6b6be0;  1 drivers
v000001ac9b66da90_0 .var "new_exp", 7 0;
v000001ac9b66c870_0 .var "new_sign_bit", 0 0;
v000001ac9b66c690_0 .net "result", 31 0, L_000001ac9b6b7040;  alias, 1 drivers
v000001ac9b66c7d0_0 .net "sign_a", 0 0, L_000001ac9b66d950;  1 drivers
v000001ac9b66d6d0_0 .net "sign_b", 0 0, L_000001ac9b66c730;  1 drivers
E_000001ac9b603950/0 .event anyedge, v000001ac9b66cff0_0, v000001ac9b66d590_0, v000001ac9b66d130_0, v000001ac9b66d630_0;
E_000001ac9b603950/1 .event anyedge, v000001ac9b66c550_0, v000001ac9b66c5f0_0, v000001ac9b66c7d0_0, v000001ac9b66d6d0_0;
E_000001ac9b603950/2 .event anyedge, v000001ac9b66bdd0_0, v000001ac9b66c230_0, v000001ac9b66be70_0, v000001ac9b66da90_0;
E_000001ac9b603950/3 .event anyedge, v000001ac9b66ca50_0;
E_000001ac9b603950 .event/or E_000001ac9b603950/0, E_000001ac9b603950/1, E_000001ac9b603950/2, E_000001ac9b603950/3;
L_000001ac9b66d950 .part v000001ac9b66cb90_0, 31, 1;
L_000001ac9b66c730 .part v000001ac9b66d770_0, 31, 1;
L_000001ac9b66dbd0 .part v000001ac9b66cb90_0, 23, 8;
L_000001ac9b66bf10 .part v000001ac9b66d770_0, 23, 8;
L_000001ac9b66bfb0 .concat [ 8 24 0 0], L_000001ac9b66dbd0, L_000001ac9b66df08;
L_000001ac9b66c0f0 .cmp/eq 32, L_000001ac9b66bfb0, L_000001ac9b66df50;
L_000001ac9b66c190 .concat [ 24 8 0 0], L_000001ac9b6b6280, L_000001ac9b66df98;
L_000001ac9b66ccd0 .cmp/eq 32, L_000001ac9b66c190, L_000001ac9b66dfe0;
L_000001ac9b66ce10 .part v000001ac9b66cb90_0, 0, 23;
L_000001ac9b66d1d0 .concat [ 23 1 0 0], L_000001ac9b66ce10, L_000001ac9b66e028;
L_000001ac9b66ceb0 .part v000001ac9b66cb90_0, 0, 23;
L_000001ac9b66d270 .concat [ 23 1 0 0], L_000001ac9b66ceb0, L_000001ac9b66e070;
L_000001ac9b6b6280 .functor MUXZ 24, L_000001ac9b66d270, L_000001ac9b66d1d0, L_000001ac9b617540, C4<>;
L_000001ac9b6b6820 .concat [ 8 24 0 0], L_000001ac9b66bf10, L_000001ac9b66e0b8;
L_000001ac9b6b79a0 .cmp/eq 32, L_000001ac9b6b6820, L_000001ac9b66e100;
L_000001ac9b6b7680 .concat [ 24 8 0 0], L_000001ac9b6b6be0, L_000001ac9b66e148;
L_000001ac9b6b6140 .cmp/eq 32, L_000001ac9b6b7680, L_000001ac9b66e190;
L_000001ac9b6b68c0 .part v000001ac9b66d770_0, 0, 23;
L_000001ac9b6b6d20 .concat [ 23 1 0 0], L_000001ac9b6b68c0, L_000001ac9b66e1d8;
L_000001ac9b6b63c0 .part v000001ac9b66d770_0, 0, 23;
L_000001ac9b6b7180 .concat [ 23 1 0 0], L_000001ac9b6b63c0, L_000001ac9b66e220;
L_000001ac9b6b6be0 .functor MUXZ 24, L_000001ac9b6b7180, L_000001ac9b6b6d20, L_000001ac9b617a10, C4<>;
L_000001ac9b6b6b40 .cmp/gt 8, L_000001ac9b66dbd0, L_000001ac9b66bf10;
L_000001ac9b6b7c20 .part v000001ac9b66be70_0, 0, 23;
L_000001ac9b6b7040 .concat [ 23 8 1 0], L_000001ac9b6b7c20, v000001ac9b66da90_0, v000001ac9b66c870_0;
S_000001ac9b5d2ce0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 71, 3 71 0, S_000001ac9b615ac0;
 .timescale 0 0;
v000001ac9b5fc480_0 .var/i "i", 31 0;
    .scope S_000001ac9b615ac0;
T_0 ;
    %wait E_000001ac9b603950;
    %load/vec4 v000001ac9b66cff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v000001ac9b66d590_0;
    %load/vec4 v000001ac9b66d130_0;
    %sub;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000001ac9b66d130_0;
    %load/vec4 v000001ac9b66d590_0;
    %sub;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000001ac9b66c550_0, 0, 8;
    %load/vec4 v000001ac9b66cff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ac9b66d630_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ac9b66d630_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001ac9b66c550_0;
    %shiftr 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v000001ac9b66bdd0_0, 0, 25;
    %load/vec4 v000001ac9b66cff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ac9b66c5f0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001ac9b66c550_0;
    %shiftr 4;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ac9b66c5f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %store/vec4 v000001ac9b66c230_0, 0, 25;
    %load/vec4 v000001ac9b66c7d0_0;
    %load/vec4 v000001ac9b66d6d0_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v000001ac9b66bdd0_0;
    %load/vec4 v000001ac9b66c230_0;
    %add;
    %store/vec4 v000001ac9b66be70_0, 0, 25;
    %load/vec4 v000001ac9b66c7d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %pad/s 1;
    %store/vec4 v000001ac9b66c870_0, 0, 1;
    %load/vec4 v000001ac9b66cff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %load/vec4 v000001ac9b66d590_0;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v000001ac9b66d130_0;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v000001ac9b66da90_0, 0, 8;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001ac9b66c230_0;
    %load/vec4 v000001ac9b66bdd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v000001ac9b66bdd0_0;
    %load/vec4 v000001ac9b66c230_0;
    %sub;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v000001ac9b66c230_0;
    %load/vec4 v000001ac9b66bdd0_0;
    %sub;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v000001ac9b66be70_0, 0, 25;
    %load/vec4 v000001ac9b66c230_0;
    %load/vec4 v000001ac9b66bdd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000001ac9b66c7d0_0;
    %and;
    %load/vec4 v000001ac9b66bdd0_0;
    %load/vec4 v000001ac9b66c230_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000001ac9b66d6d0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %pad/s 1;
    %store/vec4 v000001ac9b66c870_0, 0, 1;
    %load/vec4 v000001ac9b66cff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.16, 8;
    %load/vec4 v000001ac9b66d590_0;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %load/vec4 v000001ac9b66d130_0;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %store/vec4 v000001ac9b66da90_0, 0, 8;
    %load/vec4 v000001ac9b66be70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ac9b66da90_0, 0, 8;
T_0.18 ;
T_0.7 ;
    %load/vec4 v000001ac9b66be70_0;
    %cmpi/ne 0, 0, 25;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ac9b66ca50_0, 0, 1;
    %load/vec4 v000001ac9b66be70_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %load/vec4 v000001ac9b66be70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ac9b66be70_0, 0, 25;
    %load/vec4 v000001ac9b66da90_0;
    %addi 1, 0, 8;
    %store/vec4 v000001ac9b66da90_0, 0, 8;
    %jmp T_0.23;
T_0.22 ;
    %fork t_1, S_000001ac9b5d2ce0;
    %jmp t_0;
    .scope S_000001ac9b5d2ce0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac9b5fc480_0, 0, 32;
T_0.24 ;
    %load/vec4 v000001ac9b5fc480_0;
    %cmpi/s 23, 0, 32;
    %jmp/0xz T_0.25, 5;
    %load/vec4 v000001ac9b66ca50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %load/vec4 v000001ac9b66be70_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ac9b66ca50_0, 0, 1;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v000001ac9b66be70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001ac9b66be70_0, 0, 25;
    %load/vec4 v000001ac9b66da90_0;
    %subi 1, 0, 8;
    %store/vec4 v000001ac9b66da90_0, 0, 8;
T_0.29 ;
T_0.26 ;
    %load/vec4 v000001ac9b5fc480_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ac9b5fc480_0, 0, 32;
    %jmp T_0.24;
T_0.25 ;
    %end;
    .scope S_000001ac9b615ac0;
t_0 %join;
T_0.23 ;
T_0.20 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ac9b615930;
T_1 ;
    %vpi_call 2 23 "$dumpfile", "fpu_add.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ac9b615930 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1065680896, 0, 32;
    %store/vec4 v000001ac9b66cb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac9b66d770_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fpu_add.v";
    "fpu_add.v";
