Hi, I'm Saket Sankhla  
ECE | VLSI Design | Embedded Systems | App Development
- Pre-final year ECE undergrad
- Focus: RTL Design, Embedded Systems, Cross-domain HW/SW
- Tools: Verilog, Vivado, MATLAB, Flutter
https://github-readme-activity-graph.vercel.app
https://github-readme-stats.vercel.app
https://streak-stats.demolab.com
## Featured Project
![APB Interface Demo](assets/gifs/apb_demo.gif)
---
![Verilog](https://img.shields.io/badge/Verilog-000?style=flat)
Header
Overview bullets
Stats / Activity animation
Featured Projects (with 1â€“2 gifs)
Skills badges
Contact links
