{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559821126339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559821126350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 19:38:46 2019 " "Processing started: Thu Jun 06 19:38:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559821126350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821126350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FAMS -c FAMS " "Command: quartus_map --read_settings_files=on --write_settings_files=off FAMS -c FAMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821126350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559821127126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559821127126 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys_system.qsys " "Elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821138119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:02 Progress: Loading FAMS/qsys_system.qsys " "2019.06.06.19:39:02 Progress: Loading FAMS/qsys_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821142709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:03 Progress: Reading input file " "2019.06.06.19:39:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821143383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:03 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\] " "2019.06.06.19:39:03 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821143482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:03 Progress: Parameterizing module RAM " "2019.06.06.19:39:03 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821143557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:03 Progress: Adding adc_p \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:03 Progress: Adding adc_p \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821143560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:03 Progress: Parameterizing module adc_p " "2019.06.06.19:39:03 Progress: Parameterizing module adc_p" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821143584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:03 Progress: Adding adc_t \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:03 Progress: Adding adc_t \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821143585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:03 Progress: Parameterizing module adc_t " "2019.06.06.19:39:03 Progress: Parameterizing module adc_t" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821143586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:03 Progress: Adding clk \[clock_source 18.1\] " "2019.06.06.19:39:03 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821143588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module clk " "2019.06.06.19:39:04 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_p1 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_p1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_p1 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_p1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_p2 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_p2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_p2 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_p2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_p3 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_p3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_p3 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_p3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_p4 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_p4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_p4 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_p4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_p5 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_p5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_p5 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_p5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_p6 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_p6 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_p6 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_p6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_p7 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_p7 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_p7 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_p7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_p8 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_p8 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_p8 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_p8" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_p9 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_p9 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_p9 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_p9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_t1 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_t1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_t1 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_t1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_t2 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_t2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_t2 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_t2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding dig_t3 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding dig_t3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module dig_t3 " "2019.06.06.19:39:04 Progress: Parameterizing module dig_t3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding end_o \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding end_o \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module end_o " "2019.06.06.19:39:04 Progress: Parameterizing module end_o" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding heart_rate \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding heart_rate \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module heart_rate " "2019.06.06.19:39:04 Progress: Parameterizing module heart_rate" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding heignt_dec \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding heignt_dec \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module heignt_dec " "2019.06.06.19:39:04 Progress: Parameterizing module heignt_dec" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding heignt_int \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding heignt_int \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module heignt_int " "2019.06.06.19:39:04 Progress: Parameterizing module heignt_int" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2019.06.06.19:39:04 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module jtag_uart " "2019.06.06.19:39:04 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding max30102_0 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding max30102_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module max30102_0 " "2019.06.06.19:39:04 Progress: Parameterizing module max30102_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding max30102_1 \[altera_avalon_pio 18.1\] " "2019.06.06.19:39:04 Progress: Adding max30102_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module max30102_1 " "2019.06.06.19:39:04 Progress: Parameterizing module max30102_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\] " "2019.06.06.19:39:04 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Parameterizing module nios2_gen2 " "2019.06.06.19:39:04 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:04 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2019.06.06.19:39:04 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821144691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:05 Progress: Parameterizing module sysid_qsys " "2019.06.06.19:39:05 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821145172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:05 Progress: Building connections " "2019.06.06.19:39:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821145172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:05 Progress: Parameterizing connections " "2019.06.06.19:39:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821145217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:05 Progress: Validating " "2019.06.06.19:39:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821145219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.19:39:06 Progress: Done reading input file " "2019.06.06.19:39:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821146312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.adc_p: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.adc_p: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.adc_t: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.adc_t: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_p1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_p1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_p2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_p2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_p3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_p3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_p4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_p4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_p5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_p5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_p6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_p6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_p7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_p7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_p8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_p8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_p9: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_p9: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_t1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_t1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_t2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_t2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.dig_t3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.dig_t3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.end_o: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.end_o: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.max30102_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.max30102_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.max30102_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.max30102_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821147389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH " "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821148269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'qsys_system_RAM' " "RAM: Starting RTL generation for module 'qsys_system_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821158215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_RAM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0002_RAM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0002_RAM_gen//qsys_system_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_RAM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0002_RAM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0002_RAM_gen//qsys_system_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821158216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'qsys_system_RAM' " "RAM: Done RTL generation for module 'qsys_system_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821158673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"qsys_system\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"qsys_system\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821158682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_p: Starting RTL generation for module 'qsys_system_adc_p' " "Adc_p: Starting RTL generation for module 'qsys_system_adc_p'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821158687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_p:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_adc_p --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0003_adc_p_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0003_adc_p_gen//qsys_system_adc_p_component_configuration.pl  --do_build_sim=0  \] " "Adc_p:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_adc_p --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0003_adc_p_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0003_adc_p_gen//qsys_system_adc_p_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821158687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_p: Done RTL generation for module 'qsys_system_adc_p' " "Adc_p: Done RTL generation for module 'qsys_system_adc_p'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821158965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_p: \"qsys_system\" instantiated altera_avalon_pio \"adc_p\" " "Adc_p: \"qsys_system\" instantiated altera_avalon_pio \"adc_p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821158967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dig_p1: Starting RTL generation for module 'qsys_system_dig_p1' " "Dig_p1: Starting RTL generation for module 'qsys_system_dig_p1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821158974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dig_p1:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_dig_p1 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0004_dig_p1_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0004_dig_p1_gen//qsys_system_dig_p1_component_configuration.pl  --do_build_sim=0  \] " "Dig_p1:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_dig_p1 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0004_dig_p1_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0004_dig_p1_gen//qsys_system_dig_p1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821158974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dig_p1: Done RTL generation for module 'qsys_system_dig_p1' " "Dig_p1: Done RTL generation for module 'qsys_system_dig_p1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dig_p1: \"qsys_system\" instantiated altera_avalon_pio \"dig_p1\" " "Dig_p1: \"qsys_system\" instantiated altera_avalon_pio \"dig_p1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o: Starting RTL generation for module 'qsys_system_end_o' " "End_o: Starting RTL generation for module 'qsys_system_end_o'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_end_o --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0005_end_o_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0005_end_o_gen//qsys_system_end_o_component_configuration.pl  --do_build_sim=0  \] " "End_o:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_end_o --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0005_end_o_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0005_end_o_gen//qsys_system_end_o_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o: Done RTL generation for module 'qsys_system_end_o' " "End_o: Done RTL generation for module 'qsys_system_end_o'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o: \"qsys_system\" instantiated altera_avalon_pio \"end_o\" " "End_o: \"qsys_system\" instantiated altera_avalon_pio \"end_o\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Heart_rate: Starting RTL generation for module 'qsys_system_heart_rate' " "Heart_rate: Starting RTL generation for module 'qsys_system_heart_rate'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Heart_rate:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_heart_rate --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0006_heart_rate_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0006_heart_rate_gen//qsys_system_heart_rate_component_configuration.pl  --do_build_sim=0  \] " "Heart_rate:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_heart_rate --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0006_heart_rate_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0006_heart_rate_gen//qsys_system_heart_rate_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Heart_rate: Done RTL generation for module 'qsys_system_heart_rate' " "Heart_rate: Done RTL generation for module 'qsys_system_heart_rate'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Heart_rate: \"qsys_system\" instantiated altera_avalon_pio \"heart_rate\" " "Heart_rate: \"qsys_system\" instantiated altera_avalon_pio \"heart_rate\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'qsys_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'qsys_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_system_jtag_uart --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0007_jtag_uart_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0007_jtag_uart_gen//qsys_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_system_jtag_uart --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0007_jtag_uart_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0007_jtag_uart_gen//qsys_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821159826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'qsys_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'qsys_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821160402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"qsys_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"qsys_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821160407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2: \"qsys_system\" instantiated altera_nios2_gen2 \"nios2_gen2\" " "Nios2_gen2: \"qsys_system\" instantiated altera_nios2_gen2 \"nios2_gen2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821161427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"qsys_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"qsys_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821161434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821172951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821173361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821173749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821174114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821174479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821174859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821175219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821175591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821175953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821176321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821176694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821177057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821177415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821177765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821178132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821178490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821178845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821179202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821179587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821179955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821180325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821180688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821181061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821181436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821190923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"qsys_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"qsys_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821190929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821190937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'qsys_system_nios2_gen2_cpu' " "Cpu: Starting RTL generation for module 'qsys_system_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821190952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_system_nios2_gen2_cpu --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0011_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0011_cpu_gen//qsys_system_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_system_nios2_gen2_cpu --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0011_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8053_7971378767304398572.dir/0011_cpu_gen//qsys_system_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821190953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:51 (*) Starting Nios II generation " "Cpu: # 2019.06.06 19:39:51 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:51 (*)   Checking for plaintext license. " "Cpu: # 2019.06.06 19:39:51 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:52 (*)   Plaintext license not found. " "Cpu: # 2019.06.06 19:39:52 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:52 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.06.06 19:39:52 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:53 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2019.06.06 19:39:53 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:53 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.06.06 19:39:53 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:53 (*)   Creating all objects for CPU " "Cpu: # 2019.06.06 19:39:53 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:53 (*)     Testbench " "Cpu: # 2019.06.06 19:39:53 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:53 (*)     Instruction decoding " "Cpu: # 2019.06.06 19:39:53 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:53 (*)       Instruction fields " "Cpu: # 2019.06.06 19:39:53 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:53 (*)       Instruction decodes " "Cpu: # 2019.06.06 19:39:53 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:54 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.06.06 19:39:54 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:54 (*)       Instruction controls " "Cpu: # 2019.06.06 19:39:54 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:54 (*)     Pipeline frontend " "Cpu: # 2019.06.06 19:39:54 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:54 (*)     Pipeline backend " "Cpu: # 2019.06.06 19:39:54 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:56 (*)   Generating RTL from CPU objects " "Cpu: # 2019.06.06 19:39:56 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:58 (*)   Creating encrypted RTL " "Cpu: # 2019.06.06 19:39:58 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.06 19:39:59 (*) Done Nios II generation " "Cpu: # 2019.06.06 19:39:59 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'qsys_system_nios2_gen2_cpu' " "Cpu: Done RTL generation for module 'qsys_system_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\" " "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\" " "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\" " "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v " "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821199749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821200476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821200482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Done \"qsys_system\" with 33 modules, 53 files " "Qsys_system: Done \"qsys_system\" with 33 modules, 53 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821200482 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys_system.qsys " "Finished elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821201775 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bintobcd.v(34) " "Verilog HDL information at bintobcd.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559821201964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bintobcd/bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bintobcd/bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bintobcd " "Found entity 1: bintobcd" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821201966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821201966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gy_mcu90640/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "rtl/GY_MCU90640/RAM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821201970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821201970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gy_mcu90640/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "rtl/GY_MCU90640/uart_rx.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821201974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821201974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gy_mcu90640/process.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/process.v" { { "Info" "ISGN_ENTITY_NAME" "1 Process " "Found entity 1: Process" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821201978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821201978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dht11/dht11.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dht11/dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "rtl/DHT11/DHT11.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821201981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821201981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AD7928.v(139) " "Verilog HDL information at AD7928.v(139): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 139 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559821201984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc/ad7928.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc/ad7928.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD7928 " "Found entity 1: AD7928" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821201985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821201985 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int Oxygen.v(4) " "Verilog HDL Declaration warning at Oxygen.v(4): \"int\" is SystemVerilog-2005 keyword" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1559821201987 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Oxygen.v(63) " "Verilog HDL information at Oxygen.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559821201987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oxygen/oxygen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oxygen/oxygen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oxygen " "Found entity 1: Oxygen" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821201988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821201988 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int sensor.v(10) " "Verilog HDL Declaration warning at sensor.v(10): \"int\" is SystemVerilog-2005 keyword" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1559821201991 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sensor.v(93) " "Verilog HDL information at sensor.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559821201991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sensor/sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sensor/sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor " "Found entity 1: sensor" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821201993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821201993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lcd_driver/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lcd_driver/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821201995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821201995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/vip_matrix_generate_3x3_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_matrix_generate_3x3_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_3X3_1Bit " "Found entity 1: VIP_Matrix_Generate_3X3_1Bit" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821201998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821201998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/vip_bit_erosion_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_bit_erosion_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Bit_Erosion_Detector " "Found entity 1: VIP_Bit_Erosion_Detector" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/vip_bit_dilation_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_bit_dilation_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Bit_Dilation_Detector " "Found entity 1: VIP_Bit_Dilation_Detector" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/line_shift_ram_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/line_shift_ram_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_1Bit " "Found entity 1: Line_Shift_RAM_1Bit" {  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/image_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/image_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Handler " "Found entity 1: Image_Handler" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdram_control_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_control_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_2Port " "Found entity 1: Sdram_Control_2Port" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "rtl/Sdram_Control_2Port/sdr_data_path.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "rtl/Sdram_Control_2Port/control_interface.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/threshold_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/threshold_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 Threshold_Adj " "Found entity 1: Threshold_Adj" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/key_counter_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/key_counter_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_counter_scan " "Found entity 1: key_counter_scan" {  } { { "rtl/key/key_counter_scan.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/key_counter_scan.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/image_algorithm/image_handler.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/image_algorithm/image_handler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sensor_image_zoom/sensor_image_zoom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sensor_image_zoom/sensor_image_zoom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Image_Zoom " "Found entity 1: Sensor_Image_Zoom" {  } { { "rtl/Sensor_Image_Zoom/Sensor_Image_Zoom.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sensor_Image_Zoom/Sensor_Image_Zoom.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/singlesensordriver_mt9v034/singlesensordriver_mt9v034.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/singlesensordriver_mt9v034/singlesensordriver_mt9v034.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleSensorDriver_MT9V034 " "Found entity 1: SingleSensorDriver_MT9V034" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_i2c_ovxxxx/i2c_timing_ctrl_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/i2c_timing_ctrl_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_timing_ctrl_16bit " "Found entity 1: i2c_timing_ctrl_16bit" {  } { { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_i2c_ovxxxx/i2c_mt9v034_gray_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/i2c_mt9v034_gray_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_MT9V034_Gray_Config " "Found entity 1: I2C_MT9V034_Gray_Config" {  } { { "rtl/cmos_i2c_oVxxxx/I2C_MT9V034_Gray_Config.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/I2C_MT9V034_Gray_Config.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_i2c_ovxxxx/cmos_capture_raw_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/cmos_capture_raw_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RAW_Gray " "Found entity 1: CMOS_Capture_RAW_Gray" {  } { { "rtl/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/vip_matrix_generate_3x3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/vip_matrix_generate_3x3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_3X3_8Bit " "Found entity 1: VIP_Matrix_Generate_3X3_8Bit" {  } { { "rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/vip_gray_mean_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/vip_gray_mean_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Gray_Mean_Filter " "Found entity 1: VIP_Gray_Mean_Filter" {  } { { "rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/video_image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/video_image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Image_Processor " "Found entity 1: Video_Image_Processor" {  } { { "rtl/Video_Image_Processor/Video_Image_Processor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Video_Image_Processor.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/line_shift_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/line_shift_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_8Bit " "Found entity 1: Line_Shift_RAM_8Bit" {  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_index/system_init_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_index/system_init_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_init_delay " "Found entity 1: system_init_delay" {  } { { "rtl/system_index/system_init_delay.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_init_delay.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_index/system_ctrl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_index/system_ctrl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl_pll " "Found entity 1: system_ctrl_pll" {  } { { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202087 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int FAMS.v(53) " "Verilog HDL Declaration warning at FAMS.v(53): \"int\" is SystemVerilog-2005 keyword" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 53 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1559821202089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dht11 DHT11 FAMS.v(66) " "Verilog HDL Declaration information at FAMS.v(66): object \"dht11\" differs only in case from object \"DHT11\" in the same scope" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559821202090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fams.v 1 1 " "Found 1 design units, including 1 entities, in source file fams.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAMS " "Found entity 1: FAMS" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_index/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_index/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/body_temp_process/body_temp_process.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/body_temp_process/body_temp_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 Body_temp_Process " "Found entity 1: Body_temp_Process" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/qsys_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/qsys_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system " "Found entity 1: qsys_system" {  } { { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202112 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202125 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys_system/submodules/altera_reset_synchronizer.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_RAM " "Found entity 1: qsys_system_RAM" {  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_adc_p.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_adc_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_adc_p " "Found entity 1: qsys_system_adc_p" {  } { { "db/ip/qsys_system/submodules/qsys_system_adc_p.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_adc_p.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_dig_p1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_dig_p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_dig_p1 " "Found entity 1: qsys_system_dig_p1" {  } { { "db/ip/qsys_system/submodules/qsys_system_dig_p1.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_dig_p1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_end_o.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_end_o.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_end_o " "Found entity 1: qsys_system_end_o" {  } { { "db/ip/qsys_system/submodules/qsys_system_end_o.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_end_o.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_heart_rate.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_heart_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_heart_rate " "Found entity 1: qsys_system_heart_rate" {  } { { "db/ip/qsys_system/submodules/qsys_system_heart_rate.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_heart_rate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_irq_mapper " "Found entity 1: qsys_system_irq_mapper" {  } { { "db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_uart_sim_scfifo_w " "Found entity 1: qsys_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202174 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_jtag_uart_scfifo_w " "Found entity 2: qsys_system_jtag_uart_scfifo_w" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202174 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_jtag_uart_sim_scfifo_r " "Found entity 3: qsys_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202174 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_jtag_uart_scfifo_r " "Found entity 4: qsys_system_jtag_uart_scfifo_r" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202174 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_jtag_uart " "Found entity 5: qsys_system_jtag_uart" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0 " "Found entity 1: qsys_system_mm_interconnect_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559821202217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559821202217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202219 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router " "Found entity 2: qsys_system_mm_interconnect_0_router" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559821202221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559821202221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202222 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_001 " "Found entity 2: qsys_system_mm_interconnect_0_router_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559821202223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559821202223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202226 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_002 " "Found entity 2: qsys_system_mm_interconnect_0_router_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559821202228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559821202228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202230 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_004 " "Found entity 2: qsys_system_mm_interconnect_0_router_004" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2 " "Found entity 1: qsys_system_nios2_gen2" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821202245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821202245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_ic_data_module " "Found entity 1: qsys_system_nios2_gen2_cpu_ic_data_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_nios2_gen2_cpu_ic_tag_module " "Found entity 2: qsys_system_nios2_gen2_cpu_ic_tag_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_nios2_gen2_cpu_bht_module " "Found entity 3: qsys_system_nios2_gen2_cpu_bht_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: qsys_system_nios2_gen2_cpu_register_bank_a_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: qsys_system_nios2_gen2_cpu_register_bank_b_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_system_nios2_gen2_cpu_dc_tag_module " "Found entity 6: qsys_system_nios2_gen2_cpu_dc_tag_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_system_nios2_gen2_cpu_dc_data_module " "Found entity 7: qsys_system_nios2_gen2_cpu_dc_data_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_system_nios2_gen2_cpu_dc_victim_module " "Found entity 8: qsys_system_nios2_gen2_cpu_dc_victim_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_system_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: qsys_system_nios2_gen2_cpu_nios2_oci_debug" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_system_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: qsys_system_nios2_gen2_cpu_nios2_oci_break" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_system_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_system_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_system_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: qsys_system_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_system_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: qsys_system_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_system_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_system_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: qsys_system_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_system_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: qsys_system_nios2_gen2_cpu_nios2_oci_pib" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_system_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: qsys_system_nios2_gen2_cpu_nios2_oci_im" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "22 qsys_system_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: qsys_system_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "23 qsys_system_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: qsys_system_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "24 qsys_system_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: qsys_system_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "25 qsys_system_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: qsys_system_nios2_gen2_cpu_nios2_ocimem" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "26 qsys_system_nios2_gen2_cpu_nios2_oci " "Found entity 26: qsys_system_nios2_gen2_cpu_nios2_oci" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""} { "Info" "ISGN_ENTITY_NAME" "27 qsys_system_nios2_gen2_cpu " "Found entity 27: qsys_system_nios2_gen2_cpu" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821203052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821203057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_tck" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821203061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821203065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_mult_cell " "Found entity 1: qsys_system_nios2_gen2_cpu_mult_cell" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821203068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_test_bench " "Found entity 1: qsys_system_nios2_gen2_cpu_test_bench" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821203072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_sysid_qsys " "Found entity 1: qsys_system_sysid_qsys" {  } { { "db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821203075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lcd_request LCD_Driver.v(115) " "Verilog HDL Implicit Net warning at LCD_Driver.v(115): created implicit net for \"lcd_request\"" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1559821203075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_vsync VIP_Matrix_Generate_3X3_1Bit.v(111) " "Verilog HDL Implicit Net warning at VIP_Matrix_Generate_3X3_1Bit.v(111): created implicit net for \"matrix_frame_vsync\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1559821203075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "post_frame_vsync VIP_Bit_Dilation_Detector.v(143) " "Verilog HDL Implicit Net warning at VIP_Bit_Dilation_Detector.v(143): created implicit net for \"post_frame_vsync\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1559821203075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_0 FAMS.v(504) " "Verilog HDL Implicit Net warning at FAMS.v(504): created implicit net for \"dout_0\"" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 504 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1559821203075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_1 FAMS.v(505) " "Verilog HDL Implicit Net warning at FAMS.v(505): created implicit net for \"dout_1\"" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 505 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1559821203075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_2 FAMS.v(506) " "Verilog HDL Implicit Net warning at FAMS.v(506): created implicit net for \"dout_2\"" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 506 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1559821203076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_3 FAMS.v(507) " "Verilog HDL Implicit Net warning at FAMS.v(507): created implicit net for \"dout_3\"" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 507 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1559821203076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_4 FAMS.v(508) " "Verilog HDL Implicit Net warning at FAMS.v(508): created implicit net for \"dout_4\"" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 508 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1559821203076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_5 FAMS.v(509) " "Verilog HDL Implicit Net warning at FAMS.v(509): created implicit net for \"dout_5\"" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 509 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1559821203076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_6 FAMS.v(510) " "Verilog HDL Implicit Net warning at FAMS.v(510): created implicit net for \"dout_6\"" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 510 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1559821203076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_7 FAMS.v(511) " "Verilog HDL Implicit Net warning at FAMS.v(511): created implicit net for \"dout_7\"" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 511 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1559821203076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FAMS " "Elaborating entity \"FAMS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559821203397 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_read FAMS.v(182) " "Verilog HDL or VHDL warning at FAMS.v(182): object \"clk_read\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559821203398 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_init_done FAMS.v(187) " "Verilog HDL or VHDL warning at FAMS.v(187): object \"sdram_init_done\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559821203398 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_xpos_max FAMS.v(319) " "Verilog HDL or VHDL warning at FAMS.v(319): object \"r_xpos_max\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559821203398 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_xpos_min FAMS.v(320) " "Verilog HDL or VHDL warning at FAMS.v(320): object \"r_xpos_min\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559821203398 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ypos_max FAMS.v(321) " "Verilog HDL or VHDL warning at FAMS.v(321): object \"r_ypos_max\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559821203399 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ypos_min FAMS.v(322) " "Verilog HDL or VHDL warning at FAMS.v(322): object \"r_ypos_min\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559821203399 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FAMS.v(278) " "Verilog HDL assignment warning at FAMS.v(278): truncated value with size 32 to match size of target (8)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821203401 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(446) " "Verilog HDL assignment warning at FAMS.v(446): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821203404 "|FAMS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_pwm FAMS.v(28) " "Output port \"lcd_pwm\" at FAMS.v(28) has no driver" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559821203407 "|FAMS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_reset FAMS.v(29) " "Output port \"lcd_reset\" at FAMS.v(29) has no driver" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559821203407 "|FAMS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sensor_en FAMS.v(60) " "Output port \"sensor_en\" at FAMS.v(60) has no driver" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559821203408 "|FAMS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl_pll system_ctrl_pll:u_system_ctrl_pll " "Elaborating entity \"system_ctrl_pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\"" {  } { { "FAMS.v" "u_system_ctrl_pll" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_init_delay system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay " "Elaborating entity \"system_init_delay\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay\"" {  } { { "rtl/system_index/system_ctrl_pll.v" "u_system_init_delay" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\"" {  } { { "rtl/system_index/system_ctrl_pll.v" "pll_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "rtl/system_index/pll.v" "altpll_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5000 " "Parameter \"clk2_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3333 " "Parameter \"clk2_multiply_by\" = \"3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 25 " "Parameter \"clk4_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203601 ""}  } { { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821203601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821203680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821203680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleSensorDriver_MT9V034 SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034 " "Elaborating entity \"SingleSensorDriver_MT9V034\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\"" {  } { { "FAMS.v" "u_SingleSensorDriver_MT9V034" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_timing_ctrl_16bit SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit " "Elaborating entity \"i2c_timing_ctrl_16bit\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_i2c_timing_ctrl_16bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203731 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_timing_ctrl_16bit.v(458) " "Verilog HDL Case Statement information at i2c_timing_ctrl_16bit.v(458): all case item expressions in this case statement are onehot" {  } { { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559821203737 "|FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MT9V034_Gray_Config SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|I2C_MT9V034_Gray_Config:u_I2C_MT9V034_Gray_Config_sensor1 " "Elaborating entity \"I2C_MT9V034_Gray_Config\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|I2C_MT9V034_Gray_Config:u_I2C_MT9V034_Gray_Config_sensor1\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_I2C_MT9V034_Gray_Config_sensor1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture_RAW_Gray SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1 " "Elaborating entity \"CMOS_Capture_RAW_Gray\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_CMOS_Capture_RAW_Gray_sensor1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_Image_Zoom SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|Sensor_Image_Zoom:u_Sensor1_Image_Zoom " "Elaborating entity \"Sensor_Image_Zoom\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|Sensor_Image_Zoom:u_Sensor1_Image_Zoom\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_Sensor1_Image_Zoom" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Image_Processor Video_Image_Processor:u_Video_Image_Processor " "Elaborating entity \"Video_Image_Processor\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\"" {  } { { "FAMS.v" "u_Video_Image_Processor" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Gray_Mean_Filter Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter " "Elaborating entity \"VIP_Gray_Mean_Filter\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\"" {  } { { "rtl/Video_Image_Processor/Video_Image_Processor.v" "u_VIP_Gray_Mean_Filter" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Video_Image_Processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Matrix_Generate_3X3_8Bit Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit " "Elaborating entity \"VIP_Matrix_Generate_3X3_8Bit\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\"" {  } { { "rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" "u_VIP_Matrix_Generate_3X3_8Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_8Bit Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit " "Elaborating entity \"Line_Shift_RAM_8Bit\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\"" {  } { { "rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" "u_Line_Shift_RAM_8Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "ALTSHIFT_TAPS_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821203971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821203971 ""}  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821203971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7rv " "Found entity 1: shift_taps_7rv" {  } { { "db/shift_taps_7rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821204029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821204029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_7rv Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated " "Elaborating entity \"shift_taps_7rv\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pja1 " "Found entity 1: altsyncram_pja1" {  } { { "db/altsyncram_pja1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_pja1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821204088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821204088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pja1 Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2 " "Elaborating entity \"altsyncram_pja1\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\"" {  } { { "db/shift_taps_7rv.tdf" "altsyncram2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821204156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821204156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_7rv.tdf" "cntr1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821204217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821204217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_2Port Sdram_Control_2Port:Sdram_Control_2Port " "Elaborating entity \"Sdram_Control_2Port\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\"" {  } { { "FAMS.v" "Sdram_Control_2Port" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204236 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mDATAIN2 Sdram_Control_2Port.v(112) " "Verilog HDL warning at Sdram_Control_2Port.v(112): object mDATAIN2 used but never assigned" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 112 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559821204237 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_2Port.v(420) " "Verilog HDL assignment warning at Sdram_Control_2Port.v(420): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821204242 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_2Port.v(429) " "Verilog HDL assignment warning at Sdram_Control_2Port.v(429): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821204242 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_2Port.v(438) " "Verilog HDL assignment warning at Sdram_Control_2Port.v(438): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821204242 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mDATAIN2 0 Sdram_Control_2Port.v(112) " "Net \"mDATAIN2\" at Sdram_Control_2Port.v(112) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 112 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559821204245 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_2Port:Sdram_Control_2Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|control_interface:control1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "control1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(104) " "Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_2Port/control_interface.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821204278 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(108) " "Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_2Port/control_interface.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821204278 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_2Port:Sdram_Control_2Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|command:command1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "command1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204292 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821204296 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821204296 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821204296 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_2Port:Sdram_Control_2Port\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|sdr_data_path:data_path1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "data_path1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(24) " "Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2)" {  } { { "rtl/Sdram_Control_2Port/sdr_data_path.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/sdr_data_path.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821204311 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "write_fifo1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821204634 ""}  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821204634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9dq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_9dq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9dq1 " "Found entity 1: dcfifo_9dq1" {  } { { "db/dcfifo_9dq1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821204691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821204691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9dq1 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated " "Elaborating entity \"dcfifo_9dq1\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821204727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821204727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_9dq1.tdf" "rdptr_g_gray2bin" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821204801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821204801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_9dq1.tdf" "rdptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821204868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821204868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_9dq1.tdf" "wrptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_be51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_be51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_be51 " "Found entity 1: altsyncram_be51" {  } { { "db/altsyncram_be51.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_be51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821204937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821204937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_be51 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|altsyncram_be51:fifo_ram " "Elaborating entity \"altsyncram_be51\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|altsyncram_be51:fifo_ram\"" {  } { { "db/dcfifo_9dq1.tdf" "fifo_ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821204970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821204970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_9dq1.tdf" "rs_brp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821204974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_9dq1.tdf" "rs_dgwp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_oe9:ws_bwp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_oe9:ws_bwp\"" {  } { { "db/dcfifo_9dq1.tdf" "ws_bwp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_9dq1.tdf" "ws_dgrp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_9dq1.tdf" "rdempty_eq_comp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_9dq1.tdf" "cntr_b" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "read_fifo1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821205571 ""}  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821205571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ieq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ieq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ieq1 " "Found entity 1: dcfifo_ieq1" {  } { { "db/dcfifo_ieq1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ieq1 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated " "Elaborating entity \"dcfifo_ieq1\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ieq1.tdf" "rdptr_g_gray2bin" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_477.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_477.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_477 " "Found entity 1: a_graycounter_477" {  } { { "db/a_graycounter_477.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_477.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_477 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_477:rdptr_g1p " "Elaborating entity \"a_graycounter_477\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_477:rdptr_g1p\"" {  } { { "db/dcfifo_ieq1.tdf" "rdptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_ieq1.tdf" "wrptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kf51 " "Found entity 1: altsyncram_kf51" {  } { { "db/altsyncram_kf51.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_kf51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kf51 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|altsyncram_kf51:fifo_ram " "Elaborating entity \"altsyncram_kf51\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|altsyncram_kf51:fifo_ram\"" {  } { { "db/dcfifo_ieq1.tdf" "fifo_ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_ieq1.tdf" "rs_brp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_ieq1.tdf" "rs_dgwp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821205962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821205999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821205999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_ieq1.tdf" "ws_dgrp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821206029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821206090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_ieq1.tdf" "rdempty_eq_comp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_counter_scan key_counter_scan:u_key_counter_scan " "Elaborating entity \"key_counter_scan\" for hierarchy \"key_counter_scan:u_key_counter_scan\"" {  } { { "FAMS.v" "u_key_counter_scan" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Threshold_Adj Threshold_Adj:u_Threshold_Adj " "Elaborating entity \"Threshold_Adj\" for hierarchy \"Threshold_Adj:u_Threshold_Adj\"" {  } { { "FAMS.v" "u_Threshold_Adj" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Threshold_Adj.v(18) " "Verilog HDL assignment warning at Threshold_Adj.v(18): truncated value with size 8 to match size of target (4)" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821206464 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Threshold_Adj.v(22) " "Verilog HDL assignment warning at Threshold_Adj.v(22): truncated value with size 8 to match size of target (4)" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821206464 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Threshold_Adj.v(23) " "Verilog HDL assignment warning at Threshold_Adj.v(23): truncated value with size 8 to match size of target (4)" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821206464 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Threshold_Adj.v(21) " "Verilog HDL Case Statement information at Threshold_Adj.v(21): all case item expressions in this case statement are onehot" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 21 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559821206464 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Handler Image_Handler:u_Image_Handler " "Elaborating entity \"Image_Handler\" for hierarchy \"Image_Handler:u_Image_Handler\"" {  } { { "FAMS.v" "u_Image_Handler" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "post_img_Bit Image_Handler.v(20) " "Verilog HDL or VHDL warning at Image_Handler.v(20): object \"post_img_Bit\" assigned a value but never read" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559821206472 "|FAMS|Image_Handler:u_Image_Handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Image_Handler.v(26) " "Verilog HDL assignment warning at Image_Handler.v(26): truncated value with size 32 to match size of target (8)" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821206472 "|FAMS|Image_Handler:u_Image_Handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Bit_Erosion_Detector Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector " "Elaborating entity \"VIP_Bit_Erosion_Detector\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\"" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "u_VIP_Erosion__Detector" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Matrix_Generate_3X3_1Bit Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit " "Elaborating entity \"VIP_Matrix_Generate_3X3_1Bit\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" "u_VIP_Matrix_Generate_3X3_1Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "matrix_frame_vsync VIP_Matrix_Generate_3X3_1Bit.v(111) " "Verilog HDL or VHDL warning at VIP_Matrix_Generate_3X3_1Bit.v(111): object \"matrix_frame_vsync\" assigned a value but never read" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559821206485 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "per_frame_vsync_r VIP_Matrix_Generate_3X3_1Bit.v(98) " "Verilog HDL warning at VIP_Matrix_Generate_3X3_1Bit.v(98): object per_frame_vsync_r used but never assigned" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 98 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559821206485 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_1Bit Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit " "Elaborating entity \"Line_Shift_RAM_1Bit\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "u_Line_Shift_RAM_1Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "ALTSHIFT_TAPS_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821206589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821206589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821206589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821206589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1010000000 " "Parameter \"tap_distance\" = \"1010000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821206589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821206589 ""}  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821206589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0rv " "Found entity 1: shift_taps_0rv" {  } { { "db/shift_taps_0rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821206643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_0rv Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated " "Elaborating entity \"shift_taps_0rv\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fga1 " "Found entity 1: altsyncram_fga1" {  } { { "db/altsyncram_fga1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821206705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fga1 Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2 " "Elaborating entity \"altsyncram_fga1\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\"" {  } { { "db/shift_taps_0rv.tdf" "altsyncram2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Bit_Dilation_Detector Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector " "Elaborating entity \"VIP_Bit_Dilation_Detector\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\"" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "u_VIP_Bit_Dilation_Detector" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "post_frame_vsync VIP_Bit_Dilation_Detector.v(143) " "Verilog HDL or VHDL warning at VIP_Bit_Dilation_Detector.v(143): object \"post_frame_vsync\" assigned a value but never read" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559821206731 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "matrix_frame_vsync VIP_Bit_Dilation_Detector.v(56) " "Verilog HDL warning at VIP_Bit_Dilation_Detector.v(56): object matrix_frame_vsync used but never assigned" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559821206732 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Body_temp_Process Body_temp_Process:Body_temp_Process " "Elaborating entity \"Body_temp_Process\" for hierarchy \"Body_temp_Process:Body_temp_Process\"" {  } { { "FAMS.v" "Body_temp_Process" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Body_temp_Process.v(16) " "Verilog HDL assignment warning at Body_temp_Process.v(16): truncated value with size 32 to match size of target (8)" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821206849 "|FAMS|Body_temp_Process:Body_temp_Process"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "body_temp_dec_one Body_temp_Process.v(8) " "Output port \"body_temp_dec_one\" at Body_temp_Process.v(8) has no driver" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559821206850 "|FAMS|Body_temp_Process:Body_temp_Process"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "body_temp_dec_ten Body_temp_Process.v(11) " "Output port \"body_temp_dec_ten\" at Body_temp_Process.v(11) has no driver" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559821206850 "|FAMS|Body_temp_Process:Body_temp_Process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintobcd Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_1 " "Elaborating entity \"bintobcd\" for hierarchy \"Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_1\"" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "bintobcd_1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 bintobcd.v(27) " "Verilog HDL assignment warning at bintobcd.v(27): truncated value with size 32 to match size of target (5)" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821206860 "|FAMS|Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx\"" {  } { { "FAMS.v" "uart_rx" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Process Process:Process " "Elaborating entity \"Process\" for hierarchy \"Process:Process\"" {  } { { "FAMS.v" "Process" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Process.v(51) " "Verilog HDL assignment warning at Process.v(51): truncated value with size 4 to match size of target (3)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821206912 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Process.v(117) " "Verilog HDL assignment warning at Process.v(117): truncated value with size 32 to match size of target (12)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821206912 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Process.v(123) " "Verilog HDL assignment warning at Process.v(123): truncated value with size 32 to match size of target (1)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821206912 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 Process.v(187) " "Verilog HDL assignment warning at Process.v(187): truncated value with size 7 to match size of target (5)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821206913 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Process.v(213) " "Verilog HDL assignment warning at Process.v(213): truncated value with size 32 to match size of target (10)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821206913 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[0\] Process.v(163) " "Inferred latch for \"data_out_reg\[0\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206915 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[1\] Process.v(163) " "Inferred latch for \"data_out_reg\[1\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206915 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[2\] Process.v(163) " "Inferred latch for \"data_out_reg\[2\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206915 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[3\] Process.v(163) " "Inferred latch for \"data_out_reg\[3\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206915 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[4\] Process.v(163) " "Inferred latch for \"data_out_reg\[4\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206915 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[5\] Process.v(163) " "Inferred latch for \"data_out_reg\[5\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206915 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[6\] Process.v(163) " "Inferred latch for \"data_out_reg\[6\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206915 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[7\] Process.v(163) " "Inferred latch for \"data_out_reg\[7\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206915 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[8\] Process.v(163) " "Inferred latch for \"data_out_reg\[8\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206915 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[9\] Process.v(163) " "Inferred latch for \"data_out_reg\[9\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206915 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[10\] Process.v(163) " "Inferred latch for \"data_out_reg\[10\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206916 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[11\] Process.v(163) " "Inferred latch for \"data_out_reg\[11\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206916 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[12\] Process.v(163) " "Inferred latch for \"data_out_reg\[12\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206916 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[13\] Process.v(163) " "Inferred latch for \"data_out_reg\[13\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206916 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[14\] Process.v(163) " "Inferred latch for \"data_out_reg\[14\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206916 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[15\] Process.v(163) " "Inferred latch for \"data_out_reg\[15\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821206916 "|FAMS|Process:Process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "FAMS.v" "RAM_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821206932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "rtl/GY_MCU90640/RAM.v" "altsyncram_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "rtl/GY_MCU90640/RAM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 768 " "Parameter \"numwords_a\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 768 " "Parameter \"numwords_b\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207030 ""}  } { { "rtl/GY_MCU90640/RAM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821207030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8n1 " "Found entity 1: altsyncram_v8n1" {  } { { "db/altsyncram_v8n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_v8n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821207099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v8n1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated " "Elaborating entity \"altsyncram_v8n1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Driver LCD_Driver:LCD_Driver " "Elaborating entity \"LCD_Driver\" for hierarchy \"LCD_Driver:LCD_Driver\"" {  } { { "FAMS.v" "LCD_Driver" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(124) " "Verilog HDL assignment warning at LCD_Driver.v(124): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207125 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(125) " "Verilog HDL assignment warning at LCD_Driver.v(125): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207125 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(127) " "Verilog HDL assignment warning at LCD_Driver.v(127): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207125 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(128) " "Verilog HDL assignment warning at LCD_Driver.v(128): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207126 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor sensor:sensor " "Elaborating entity \"sensor\" for hierarchy \"sensor:sensor\"" {  } { { "FAMS.v" "sensor" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sensor.v(68) " "Verilog HDL assignment warning at sensor.v(68): truncated value with size 32 to match size of target (8)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207139 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(137) " "Verilog HDL assignment warning at sensor.v(137): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207140 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(171) " "Verilog HDL assignment warning at sensor.v(171): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207141 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(208) " "Verilog HDL assignment warning at sensor.v(208): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207142 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(247) " "Verilog HDL assignment warning at sensor.v(247): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207142 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sensor.v(291) " "Verilog HDL assignment warning at sensor.v(291): truncated value with size 32 to match size of target (7)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207143 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(315) " "Verilog HDL assignment warning at sensor.v(315): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207143 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(346) " "Verilog HDL assignment warning at sensor.v(346): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207144 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(386) " "Verilog HDL assignment warning at sensor.v(386): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207145 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(426) " "Verilog HDL assignment warning at sensor.v(426): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207145 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(464) " "Verilog HDL assignment warning at sensor.v(464): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207146 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(502) " "Verilog HDL assignment warning at sensor.v(502): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207147 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(540) " "Verilog HDL assignment warning at sensor.v(540): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207147 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sensor.v(584) " "Verilog HDL assignment warning at sensor.v(584): truncated value with size 32 to match size of target (7)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207149 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_data sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"key_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821207162 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_w sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"memory_w\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821207162 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_r sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"memory_r\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821207162 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_high sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"slave_high\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821207162 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word_data sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"word_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821207162 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_low sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"slave_low\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821207162 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[0\] sensor.v(596) " "Inferred latch for \"slave_low\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207187 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[1\] sensor.v(596) " "Inferred latch for \"slave_low\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207187 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[2\] sensor.v(596) " "Inferred latch for \"slave_low\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207187 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[3\] sensor.v(596) " "Inferred latch for \"slave_low\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207187 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[4\] sensor.v(596) " "Inferred latch for \"slave_low\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207187 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[5\] sensor.v(596) " "Inferred latch for \"slave_low\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207187 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[6\] sensor.v(596) " "Inferred latch for \"slave_low\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207187 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[7\] sensor.v(596) " "Inferred latch for \"slave_low\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[0\] sensor.v(596) " "Inferred latch for \"word_data\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[1\] sensor.v(596) " "Inferred latch for \"word_data\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[2\] sensor.v(596) " "Inferred latch for \"word_data\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[3\] sensor.v(596) " "Inferred latch for \"word_data\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[4\] sensor.v(596) " "Inferred latch for \"word_data\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[5\] sensor.v(596) " "Inferred latch for \"word_data\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[6\] sensor.v(596) " "Inferred latch for \"word_data\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[7\] sensor.v(596) " "Inferred latch for \"word_data\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[0\] sensor.v(596) " "Inferred latch for \"slave_high\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[1\] sensor.v(596) " "Inferred latch for \"slave_high\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[2\] sensor.v(596) " "Inferred latch for \"slave_high\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207188 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[3\] sensor.v(596) " "Inferred latch for \"slave_high\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[4\] sensor.v(596) " "Inferred latch for \"slave_high\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[5\] sensor.v(596) " "Inferred latch for \"slave_high\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[6\] sensor.v(596) " "Inferred latch for \"slave_high\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[7\] sensor.v(596) " "Inferred latch for \"slave_high\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[0\] sensor.v(596) " "Inferred latch for \"memory_r\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[1\] sensor.v(596) " "Inferred latch for \"memory_r\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[2\] sensor.v(596) " "Inferred latch for \"memory_r\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[3\] sensor.v(596) " "Inferred latch for \"memory_r\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[4\] sensor.v(596) " "Inferred latch for \"memory_r\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[5\] sensor.v(596) " "Inferred latch for \"memory_r\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[6\] sensor.v(596) " "Inferred latch for \"memory_r\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207189 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[7\] sensor.v(596) " "Inferred latch for \"memory_r\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[0\] sensor.v(596) " "Inferred latch for \"memory_w\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[1\] sensor.v(596) " "Inferred latch for \"memory_w\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[2\] sensor.v(596) " "Inferred latch for \"memory_w\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[3\] sensor.v(596) " "Inferred latch for \"memory_w\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[4\] sensor.v(596) " "Inferred latch for \"memory_w\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[5\] sensor.v(596) " "Inferred latch for \"memory_w\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[6\] sensor.v(596) " "Inferred latch for \"memory_w\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[7\] sensor.v(596) " "Inferred latch for \"memory_w\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.11 sensor.v(596) " "Inferred latch for \"key_data.11\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.10 sensor.v(596) " "Inferred latch for \"key_data.10\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.01 sensor.v(596) " "Inferred latch for \"key_data.01\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207190 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] sensor.v(52) " "Inferred latch for \"dout\[0\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] sensor.v(52) " "Inferred latch for \"dout\[1\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] sensor.v(52) " "Inferred latch for \"dout\[2\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] sensor.v(52) " "Inferred latch for \"dout\[3\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] sensor.v(52) " "Inferred latch for \"dout\[4\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] sensor.v(52) " "Inferred latch for \"dout\[5\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] sensor.v(52) " "Inferred latch for \"dout\[6\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] sensor.v(52) " "Inferred latch for \"dout\[7\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] sensor.v(52) " "Inferred latch for \"dout\[8\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] sensor.v(52) " "Inferred latch for \"dout\[9\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] sensor.v(52) " "Inferred latch for \"dout\[10\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] sensor.v(52) " "Inferred latch for \"dout\[11\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207204 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] sensor.v(52) " "Inferred latch for \"dout\[12\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] sensor.v(52) " "Inferred latch for \"dout\[13\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] sensor.v(52) " "Inferred latch for \"dout\[14\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] sensor.v(52) " "Inferred latch for \"dout\[15\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[16\] sensor.v(52) " "Inferred latch for \"dout\[16\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[17\] sensor.v(52) " "Inferred latch for \"dout\[17\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[18\] sensor.v(52) " "Inferred latch for \"dout\[18\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[19\] sensor.v(52) " "Inferred latch for \"dout\[19\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[20\] sensor.v(52) " "Inferred latch for \"dout\[20\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[21\] sensor.v(52) " "Inferred latch for \"dout\[21\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[22\] sensor.v(52) " "Inferred latch for \"dout\[22\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[23\] sensor.v(52) " "Inferred latch for \"dout\[23\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[24\] sensor.v(52) " "Inferred latch for \"dout\[24\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[25\] sensor.v(52) " "Inferred latch for \"dout\[25\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[26\] sensor.v(52) " "Inferred latch for \"dout\[26\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207205 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[27\] sensor.v(52) " "Inferred latch for \"dout\[27\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207206 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[28\] sensor.v(52) " "Inferred latch for \"dout\[28\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207206 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[29\] sensor.v(52) " "Inferred latch for \"dout\[29\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207206 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[30\] sensor.v(52) " "Inferred latch for \"dout\[30\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207206 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[31\] sensor.v(52) " "Inferred latch for \"dout\[31\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207206 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[32\] sensor.v(52) " "Inferred latch for \"dout\[32\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207206 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[33\] sensor.v(52) " "Inferred latch for \"dout\[33\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207206 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[34\] sensor.v(52) " "Inferred latch for \"dout\[34\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[35\] sensor.v(52) " "Inferred latch for \"dout\[35\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[36\] sensor.v(52) " "Inferred latch for \"dout\[36\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[37\] sensor.v(52) " "Inferred latch for \"dout\[37\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[38\] sensor.v(52) " "Inferred latch for \"dout\[38\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[39\] sensor.v(52) " "Inferred latch for \"dout\[39\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[40\] sensor.v(52) " "Inferred latch for \"dout\[40\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[41\] sensor.v(52) " "Inferred latch for \"dout\[41\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[42\] sensor.v(52) " "Inferred latch for \"dout\[42\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[43\] sensor.v(52) " "Inferred latch for \"dout\[43\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[44\] sensor.v(52) " "Inferred latch for \"dout\[44\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[45\] sensor.v(52) " "Inferred latch for \"dout\[45\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[46\] sensor.v(52) " "Inferred latch for \"dout\[46\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[47\] sensor.v(52) " "Inferred latch for \"dout\[47\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207207 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[48\] sensor.v(52) " "Inferred latch for \"dout\[48\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[49\] sensor.v(52) " "Inferred latch for \"dout\[49\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[50\] sensor.v(52) " "Inferred latch for \"dout\[50\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[51\] sensor.v(52) " "Inferred latch for \"dout\[51\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[52\] sensor.v(52) " "Inferred latch for \"dout\[52\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[53\] sensor.v(52) " "Inferred latch for \"dout\[53\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[54\] sensor.v(52) " "Inferred latch for \"dout\[54\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[55\] sensor.v(52) " "Inferred latch for \"dout\[55\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[56\] sensor.v(52) " "Inferred latch for \"dout\[56\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[57\] sensor.v(52) " "Inferred latch for \"dout\[57\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[58\] sensor.v(52) " "Inferred latch for \"dout\[58\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[59\] sensor.v(52) " "Inferred latch for \"dout\[59\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[60\] sensor.v(52) " "Inferred latch for \"dout\[60\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[61\] sensor.v(52) " "Inferred latch for \"dout\[61\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[62\] sensor.v(52) " "Inferred latch for \"dout\[62\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[63\] sensor.v(52) " "Inferred latch for \"dout\[63\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[64\] sensor.v(52) " "Inferred latch for \"dout\[64\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207208 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[65\] sensor.v(52) " "Inferred latch for \"dout\[65\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[66\] sensor.v(52) " "Inferred latch for \"dout\[66\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[67\] sensor.v(52) " "Inferred latch for \"dout\[67\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[68\] sensor.v(52) " "Inferred latch for \"dout\[68\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[69\] sensor.v(52) " "Inferred latch for \"dout\[69\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[70\] sensor.v(52) " "Inferred latch for \"dout\[70\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[71\] sensor.v(52) " "Inferred latch for \"dout\[71\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[72\] sensor.v(52) " "Inferred latch for \"dout\[72\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[73\] sensor.v(52) " "Inferred latch for \"dout\[73\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[74\] sensor.v(52) " "Inferred latch for \"dout\[74\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[75\] sensor.v(52) " "Inferred latch for \"dout\[75\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[76\] sensor.v(52) " "Inferred latch for \"dout\[76\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[77\] sensor.v(52) " "Inferred latch for \"dout\[77\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207209 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[78\] sensor.v(52) " "Inferred latch for \"dout\[78\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[79\] sensor.v(52) " "Inferred latch for \"dout\[79\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[80\] sensor.v(52) " "Inferred latch for \"dout\[80\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[81\] sensor.v(52) " "Inferred latch for \"dout\[81\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[82\] sensor.v(52) " "Inferred latch for \"dout\[82\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[83\] sensor.v(52) " "Inferred latch for \"dout\[83\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[84\] sensor.v(52) " "Inferred latch for \"dout\[84\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[85\] sensor.v(52) " "Inferred latch for \"dout\[85\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[86\] sensor.v(52) " "Inferred latch for \"dout\[86\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[87\] sensor.v(52) " "Inferred latch for \"dout\[87\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[88\] sensor.v(52) " "Inferred latch for \"dout\[88\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[89\] sensor.v(52) " "Inferred latch for \"dout\[89\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[90\] sensor.v(52) " "Inferred latch for \"dout\[90\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[91\] sensor.v(52) " "Inferred latch for \"dout\[91\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[92\] sensor.v(52) " "Inferred latch for \"dout\[92\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207210 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[93\] sensor.v(52) " "Inferred latch for \"dout\[93\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[94\] sensor.v(52) " "Inferred latch for \"dout\[94\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[95\] sensor.v(52) " "Inferred latch for \"dout\[95\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[96\] sensor.v(52) " "Inferred latch for \"dout\[96\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[97\] sensor.v(52) " "Inferred latch for \"dout\[97\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[98\] sensor.v(52) " "Inferred latch for \"dout\[98\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[99\] sensor.v(52) " "Inferred latch for \"dout\[99\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[100\] sensor.v(52) " "Inferred latch for \"dout\[100\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[101\] sensor.v(52) " "Inferred latch for \"dout\[101\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[102\] sensor.v(52) " "Inferred latch for \"dout\[102\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[103\] sensor.v(52) " "Inferred latch for \"dout\[103\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[104\] sensor.v(52) " "Inferred latch for \"dout\[104\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[105\] sensor.v(52) " "Inferred latch for \"dout\[105\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207211 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[106\] sensor.v(52) " "Inferred latch for \"dout\[106\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[107\] sensor.v(52) " "Inferred latch for \"dout\[107\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[108\] sensor.v(52) " "Inferred latch for \"dout\[108\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[109\] sensor.v(52) " "Inferred latch for \"dout\[109\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[110\] sensor.v(52) " "Inferred latch for \"dout\[110\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[111\] sensor.v(52) " "Inferred latch for \"dout\[111\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[112\] sensor.v(52) " "Inferred latch for \"dout\[112\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[113\] sensor.v(52) " "Inferred latch for \"dout\[113\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[114\] sensor.v(52) " "Inferred latch for \"dout\[114\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[115\] sensor.v(52) " "Inferred latch for \"dout\[115\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[116\] sensor.v(52) " "Inferred latch for \"dout\[116\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[117\] sensor.v(52) " "Inferred latch for \"dout\[117\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[118\] sensor.v(52) " "Inferred latch for \"dout\[118\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[119\] sensor.v(52) " "Inferred latch for \"dout\[119\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[120\] sensor.v(52) " "Inferred latch for \"dout\[120\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207212 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[121\] sensor.v(52) " "Inferred latch for \"dout\[121\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207213 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[122\] sensor.v(52) " "Inferred latch for \"dout\[122\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207213 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[123\] sensor.v(52) " "Inferred latch for \"dout\[123\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207213 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[124\] sensor.v(52) " "Inferred latch for \"dout\[124\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207213 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[125\] sensor.v(52) " "Inferred latch for \"dout\[125\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207213 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[126\] sensor.v(52) " "Inferred latch for \"dout\[126\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207213 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[127\] sensor.v(52) " "Inferred latch for \"dout\[127\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207213 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[128\] sensor.v(52) " "Inferred latch for \"dout\[128\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207213 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[129\] sensor.v(52) " "Inferred latch for \"dout\[129\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207214 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[130\] sensor.v(52) " "Inferred latch for \"dout\[130\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207214 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[131\] sensor.v(52) " "Inferred latch for \"dout\[131\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207214 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[132\] sensor.v(52) " "Inferred latch for \"dout\[132\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207214 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[133\] sensor.v(52) " "Inferred latch for \"dout\[133\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207214 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[134\] sensor.v(52) " "Inferred latch for \"dout\[134\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207214 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[135\] sensor.v(52) " "Inferred latch for \"dout\[135\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207214 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[136\] sensor.v(52) " "Inferred latch for \"dout\[136\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207214 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[137\] sensor.v(52) " "Inferred latch for \"dout\[137\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207214 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[138\] sensor.v(52) " "Inferred latch for \"dout\[138\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207214 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[139\] sensor.v(52) " "Inferred latch for \"dout\[139\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207214 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[140\] sensor.v(52) " "Inferred latch for \"dout\[140\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207215 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[141\] sensor.v(52) " "Inferred latch for \"dout\[141\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207215 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[142\] sensor.v(52) " "Inferred latch for \"dout\[142\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207215 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[143\] sensor.v(52) " "Inferred latch for \"dout\[143\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207215 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[144\] sensor.v(52) " "Inferred latch for \"dout\[144\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207215 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[145\] sensor.v(52) " "Inferred latch for \"dout\[145\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207215 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[146\] sensor.v(52) " "Inferred latch for \"dout\[146\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207215 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[147\] sensor.v(52) " "Inferred latch for \"dout\[147\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207215 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[148\] sensor.v(52) " "Inferred latch for \"dout\[148\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207215 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[149\] sensor.v(52) " "Inferred latch for \"dout\[149\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207215 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[150\] sensor.v(52) " "Inferred latch for \"dout\[150\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207216 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[151\] sensor.v(52) " "Inferred latch for \"dout\[151\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207216 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[152\] sensor.v(52) " "Inferred latch for \"dout\[152\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207216 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[153\] sensor.v(52) " "Inferred latch for \"dout\[153\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207216 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[154\] sensor.v(52) " "Inferred latch for \"dout\[154\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207216 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[155\] sensor.v(52) " "Inferred latch for \"dout\[155\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207216 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[156\] sensor.v(52) " "Inferred latch for \"dout\[156\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207216 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[157\] sensor.v(52) " "Inferred latch for \"dout\[157\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207216 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[158\] sensor.v(52) " "Inferred latch for \"dout\[158\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207216 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[159\] sensor.v(52) " "Inferred latch for \"dout\[159\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207216 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[160\] sensor.v(52) " "Inferred latch for \"dout\[160\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[161\] sensor.v(52) " "Inferred latch for \"dout\[161\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[162\] sensor.v(52) " "Inferred latch for \"dout\[162\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[163\] sensor.v(52) " "Inferred latch for \"dout\[163\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[164\] sensor.v(52) " "Inferred latch for \"dout\[164\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[165\] sensor.v(52) " "Inferred latch for \"dout\[165\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[166\] sensor.v(52) " "Inferred latch for \"dout\[166\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[167\] sensor.v(52) " "Inferred latch for \"dout\[167\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[168\] sensor.v(52) " "Inferred latch for \"dout\[168\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[169\] sensor.v(52) " "Inferred latch for \"dout\[169\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[170\] sensor.v(52) " "Inferred latch for \"dout\[170\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[171\] sensor.v(52) " "Inferred latch for \"dout\[171\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207217 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[172\] sensor.v(52) " "Inferred latch for \"dout\[172\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207218 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[173\] sensor.v(52) " "Inferred latch for \"dout\[173\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207218 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[174\] sensor.v(52) " "Inferred latch for \"dout\[174\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207218 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[175\] sensor.v(52) " "Inferred latch for \"dout\[175\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207218 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[176\] sensor.v(52) " "Inferred latch for \"dout\[176\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207218 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[177\] sensor.v(52) " "Inferred latch for \"dout\[177\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207218 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[178\] sensor.v(52) " "Inferred latch for \"dout\[178\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207218 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[179\] sensor.v(52) " "Inferred latch for \"dout\[179\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207218 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[180\] sensor.v(52) " "Inferred latch for \"dout\[180\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207218 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[181\] sensor.v(52) " "Inferred latch for \"dout\[181\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207218 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[182\] sensor.v(52) " "Inferred latch for \"dout\[182\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207219 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[183\] sensor.v(52) " "Inferred latch for \"dout\[183\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207219 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[184\] sensor.v(52) " "Inferred latch for \"dout\[184\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207219 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[185\] sensor.v(52) " "Inferred latch for \"dout\[185\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207219 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[186\] sensor.v(52) " "Inferred latch for \"dout\[186\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207219 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[187\] sensor.v(52) " "Inferred latch for \"dout\[187\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207219 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[188\] sensor.v(52) " "Inferred latch for \"dout\[188\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207219 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[189\] sensor.v(52) " "Inferred latch for \"dout\[189\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207219 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[190\] sensor.v(52) " "Inferred latch for \"dout\[190\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207219 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[191\] sensor.v(52) " "Inferred latch for \"dout\[191\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207219 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[192\] sensor.v(52) " "Inferred latch for \"dout\[192\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[193\] sensor.v(52) " "Inferred latch for \"dout\[193\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[194\] sensor.v(52) " "Inferred latch for \"dout\[194\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[195\] sensor.v(52) " "Inferred latch for \"dout\[195\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[196\] sensor.v(52) " "Inferred latch for \"dout\[196\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[197\] sensor.v(52) " "Inferred latch for \"dout\[197\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[198\] sensor.v(52) " "Inferred latch for \"dout\[198\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[199\] sensor.v(52) " "Inferred latch for \"dout\[199\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[200\] sensor.v(52) " "Inferred latch for \"dout\[200\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[201\] sensor.v(52) " "Inferred latch for \"dout\[201\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[202\] sensor.v(52) " "Inferred latch for \"dout\[202\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[203\] sensor.v(52) " "Inferred latch for \"dout\[203\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207220 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[204\] sensor.v(52) " "Inferred latch for \"dout\[204\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[205\] sensor.v(52) " "Inferred latch for \"dout\[205\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[206\] sensor.v(52) " "Inferred latch for \"dout\[206\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[207\] sensor.v(52) " "Inferred latch for \"dout\[207\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[208\] sensor.v(52) " "Inferred latch for \"dout\[208\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[209\] sensor.v(52) " "Inferred latch for \"dout\[209\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[210\] sensor.v(52) " "Inferred latch for \"dout\[210\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[211\] sensor.v(52) " "Inferred latch for \"dout\[211\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[212\] sensor.v(52) " "Inferred latch for \"dout\[212\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[213\] sensor.v(52) " "Inferred latch for \"dout\[213\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[214\] sensor.v(52) " "Inferred latch for \"dout\[214\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[215\] sensor.v(52) " "Inferred latch for \"dout\[215\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[216\] sensor.v(52) " "Inferred latch for \"dout\[216\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[217\] sensor.v(52) " "Inferred latch for \"dout\[217\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207221 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[218\] sensor.v(52) " "Inferred latch for \"dout\[218\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[219\] sensor.v(52) " "Inferred latch for \"dout\[219\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[220\] sensor.v(52) " "Inferred latch for \"dout\[220\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[221\] sensor.v(52) " "Inferred latch for \"dout\[221\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[222\] sensor.v(52) " "Inferred latch for \"dout\[222\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[223\] sensor.v(52) " "Inferred latch for \"dout\[223\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[224\] sensor.v(52) " "Inferred latch for \"dout\[224\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[225\] sensor.v(52) " "Inferred latch for \"dout\[225\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[226\] sensor.v(52) " "Inferred latch for \"dout\[226\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[227\] sensor.v(52) " "Inferred latch for \"dout\[227\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[228\] sensor.v(52) " "Inferred latch for \"dout\[228\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[229\] sensor.v(52) " "Inferred latch for \"dout\[229\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[230\] sensor.v(52) " "Inferred latch for \"dout\[230\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[231\] sensor.v(52) " "Inferred latch for \"dout\[231\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[232\] sensor.v(52) " "Inferred latch for \"dout\[232\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[233\] sensor.v(52) " "Inferred latch for \"dout\[233\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207222 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[234\] sensor.v(52) " "Inferred latch for \"dout\[234\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[235\] sensor.v(52) " "Inferred latch for \"dout\[235\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[236\] sensor.v(52) " "Inferred latch for \"dout\[236\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[237\] sensor.v(52) " "Inferred latch for \"dout\[237\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[238\] sensor.v(52) " "Inferred latch for \"dout\[238\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[239\] sensor.v(52) " "Inferred latch for \"dout\[239\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[240\] sensor.v(52) " "Inferred latch for \"dout\[240\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[241\] sensor.v(52) " "Inferred latch for \"dout\[241\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[242\] sensor.v(52) " "Inferred latch for \"dout\[242\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[243\] sensor.v(52) " "Inferred latch for \"dout\[243\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[244\] sensor.v(52) " "Inferred latch for \"dout\[244\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[245\] sensor.v(52) " "Inferred latch for \"dout\[245\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[246\] sensor.v(52) " "Inferred latch for \"dout\[246\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[247\] sensor.v(52) " "Inferred latch for \"dout\[247\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[248\] sensor.v(52) " "Inferred latch for \"dout\[248\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207223 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[249\] sensor.v(52) " "Inferred latch for \"dout\[249\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[250\] sensor.v(52) " "Inferred latch for \"dout\[250\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[251\] sensor.v(52) " "Inferred latch for \"dout\[251\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[252\] sensor.v(52) " "Inferred latch for \"dout\[252\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[253\] sensor.v(52) " "Inferred latch for \"dout\[253\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[254\] sensor.v(52) " "Inferred latch for \"dout\[254\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[255\] sensor.v(52) " "Inferred latch for \"dout\[255\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[256\] sensor.v(52) " "Inferred latch for \"dout\[256\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[257\] sensor.v(52) " "Inferred latch for \"dout\[257\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[258\] sensor.v(52) " "Inferred latch for \"dout\[258\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[259\] sensor.v(52) " "Inferred latch for \"dout\[259\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[260\] sensor.v(52) " "Inferred latch for \"dout\[260\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207224 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[261\] sensor.v(52) " "Inferred latch for \"dout\[261\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[262\] sensor.v(52) " "Inferred latch for \"dout\[262\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[263\] sensor.v(52) " "Inferred latch for \"dout\[263\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[264\] sensor.v(52) " "Inferred latch for \"dout\[264\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[265\] sensor.v(52) " "Inferred latch for \"dout\[265\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[266\] sensor.v(52) " "Inferred latch for \"dout\[266\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[267\] sensor.v(52) " "Inferred latch for \"dout\[267\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[268\] sensor.v(52) " "Inferred latch for \"dout\[268\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[269\] sensor.v(52) " "Inferred latch for \"dout\[269\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[270\] sensor.v(52) " "Inferred latch for \"dout\[270\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[271\] sensor.v(52) " "Inferred latch for \"dout\[271\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[272\] sensor.v(52) " "Inferred latch for \"dout\[272\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207225 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[273\] sensor.v(52) " "Inferred latch for \"dout\[273\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[274\] sensor.v(52) " "Inferred latch for \"dout\[274\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[275\] sensor.v(52) " "Inferred latch for \"dout\[275\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[276\] sensor.v(52) " "Inferred latch for \"dout\[276\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[277\] sensor.v(52) " "Inferred latch for \"dout\[277\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[278\] sensor.v(52) " "Inferred latch for \"dout\[278\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[279\] sensor.v(52) " "Inferred latch for \"dout\[279\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[280\] sensor.v(52) " "Inferred latch for \"dout\[280\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[281\] sensor.v(52) " "Inferred latch for \"dout\[281\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[282\] sensor.v(52) " "Inferred latch for \"dout\[282\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[283\] sensor.v(52) " "Inferred latch for \"dout\[283\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[284\] sensor.v(52) " "Inferred latch for \"dout\[284\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[285\] sensor.v(52) " "Inferred latch for \"dout\[285\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[286\] sensor.v(52) " "Inferred latch for \"dout\[286\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[287\] sensor.v(52) " "Inferred latch for \"dout\[287\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207226 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[288\] sensor.v(52) " "Inferred latch for \"dout\[288\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207227 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[289\] sensor.v(52) " "Inferred latch for \"dout\[289\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207227 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[290\] sensor.v(52) " "Inferred latch for \"dout\[290\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207227 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[291\] sensor.v(52) " "Inferred latch for \"dout\[291\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207227 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[292\] sensor.v(52) " "Inferred latch for \"dout\[292\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207227 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[293\] sensor.v(52) " "Inferred latch for \"dout\[293\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207227 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[294\] sensor.v(52) " "Inferred latch for \"dout\[294\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207227 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[295\] sensor.v(52) " "Inferred latch for \"dout\[295\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207227 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[296\] sensor.v(52) " "Inferred latch for \"dout\[296\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207227 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[297\] sensor.v(52) " "Inferred latch for \"dout\[297\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207227 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[298\] sensor.v(52) " "Inferred latch for \"dout\[298\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207228 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[299\] sensor.v(52) " "Inferred latch for \"dout\[299\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207228 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[300\] sensor.v(52) " "Inferred latch for \"dout\[300\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207228 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[301\] sensor.v(52) " "Inferred latch for \"dout\[301\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207228 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[302\] sensor.v(52) " "Inferred latch for \"dout\[302\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207228 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[303\] sensor.v(52) " "Inferred latch for \"dout\[303\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207228 "|FAMS|sensor:sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7928 AD7928:AD7928 " "Elaborating entity \"AD7928\" for hierarchy \"AD7928:AD7928\"" {  } { { "FAMS.v" "AD7928" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AD7928.v(120) " "Verilog HDL assignment warning at AD7928.v(120): truncated value with size 32 to match size of target (3)" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207309 "|FAMS|AD7928:AD7928"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AD7928.v(187) " "Verilog HDL assignment warning at AD7928.v(187): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207309 "|FAMS|AD7928:AD7928"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout_vld AD7928.v(12) " "Output port \"dout_vld\" at AD7928.v(12) has no driver" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559821207312 "|FAMS|AD7928:AD7928"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oxygen Oxygen:Oxygen " "Elaborating entity \"Oxygen\" for hierarchy \"Oxygen:Oxygen\"" {  } { { "FAMS.v" "Oxygen" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Oxygen.v(33) " "Verilog HDL assignment warning at Oxygen.v(33): truncated value with size 32 to match size of target (8)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207331 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(94) " "Verilog HDL assignment warning at Oxygen.v(94): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207332 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(128) " "Verilog HDL assignment warning at Oxygen.v(128): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207333 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(167) " "Verilog HDL assignment warning at Oxygen.v(167): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207335 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Oxygen.v(215) " "Verilog HDL assignment warning at Oxygen.v(215): truncated value with size 32 to match size of target (4)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207336 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(241) " "Verilog HDL assignment warning at Oxygen.v(241): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207337 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(272) " "Verilog HDL assignment warning at Oxygen.v(272): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207337 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Oxygen.v(304) " "Verilog HDL assignment warning at Oxygen.v(304): truncated value with size 32 to match size of target (4)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207338 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_data Oxygen.v(320) " "Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable \"key_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821207339 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr Oxygen.v(320) " "Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821207340 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word_data Oxygen.v(320) " "Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable \"word_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559821207340 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[0\] Oxygen.v(320) " "Inferred latch for \"word_data\[0\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207345 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[1\] Oxygen.v(320) " "Inferred latch for \"word_data\[1\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207345 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[2\] Oxygen.v(320) " "Inferred latch for \"word_data\[2\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207345 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[3\] Oxygen.v(320) " "Inferred latch for \"word_data\[3\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207345 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[4\] Oxygen.v(320) " "Inferred latch for \"word_data\[4\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207345 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[5\] Oxygen.v(320) " "Inferred latch for \"word_data\[5\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207345 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[6\] Oxygen.v(320) " "Inferred latch for \"word_data\[6\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207345 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[7\] Oxygen.v(320) " "Inferred latch for \"word_data\[7\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207345 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[0\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207345 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[1\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207345 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[2\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207345 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[3\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207346 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[4\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207346 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[5\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207346 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[6\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207346 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[7\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[7\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207346 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.01 Oxygen.v(320) " "Inferred latch for \"key_data.01\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207346 "|FAMS|Oxygen:Oxygen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:DHT11 " "Elaborating entity \"DHT11\" for hierarchy \"DHT11:DHT11\"" {  } { { "FAMS.v" "DHT11" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207365 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_start DHT11.v(38) " "Verilog HDL or VHDL warning at DHT11.v(38): object \"read_start\" assigned a value but never read" {  } { { "rtl/DHT11/DHT11.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559821207366 "|FAMS|DHT11:DHT11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DHT11.v(28) " "Verilog HDL assignment warning at DHT11.v(28): truncated value with size 32 to match size of target (5)" {  } { { "rtl/DHT11/DHT11.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207366 "|FAMS|DHT11:DHT11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 DHT11.v(67) " "Verilog HDL assignment warning at DHT11.v(67): truncated value with size 32 to match size of target (20)" {  } { { "rtl/DHT11/DHT11.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207367 "|FAMS|DHT11:DHT11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 DHT11.v(81) " "Verilog HDL assignment warning at DHT11.v(81): truncated value with size 32 to match size of target (20)" {  } { { "rtl/DHT11/DHT11.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207367 "|FAMS|DHT11:DHT11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 DHT11.v(97) " "Verilog HDL assignment warning at DHT11.v(97): truncated value with size 32 to match size of target (20)" {  } { { "rtl/DHT11/DHT11.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207367 "|FAMS|DHT11:DHT11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 DHT11.v(159) " "Verilog HDL assignment warning at DHT11.v(159): truncated value with size 32 to match size of target (20)" {  } { { "rtl/DHT11/DHT11.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207367 "|FAMS|DHT11:DHT11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DHT11.v(178) " "Verilog HDL assignment warning at DHT11.v(178): truncated value with size 32 to match size of target (6)" {  } { { "rtl/DHT11/DHT11.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559821207367 "|FAMS|DHT11:DHT11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system qsys_system:u0 " "Elaborating entity \"qsys_system\" for hierarchy \"qsys_system:u0\"" {  } { { "FAMS.v" "u0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_RAM qsys_system:u0\|qsys_system_RAM:ram " "Elaborating entity \"qsys_system_RAM\" for hierarchy \"qsys_system:u0\|qsys_system_RAM:ram\"" {  } { { "db/ip/qsys_system/qsys_system.v" "ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_system_RAM.hex " "Parameter \"init_file\" = \"qsys_system_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821207474 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821207474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5cg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5cg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5cg1 " "Found entity 1: altsyncram_5cg1" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821207541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821207541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5cg1 qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated " "Elaborating entity \"altsyncram_5cg1\" for hierarchy \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_adc_p qsys_system:u0\|qsys_system_adc_p:adc_p " "Elaborating entity \"qsys_system_adc_p\" for hierarchy \"qsys_system:u0\|qsys_system_adc_p:adc_p\"" {  } { { "db/ip/qsys_system/qsys_system.v" "adc_p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_dig_p1 qsys_system:u0\|qsys_system_dig_p1:dig_p1 " "Elaborating entity \"qsys_system_dig_p1\" for hierarchy \"qsys_system:u0\|qsys_system_dig_p1:dig_p1\"" {  } { { "db/ip/qsys_system/qsys_system.v" "dig_p1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_end_o qsys_system:u0\|qsys_system_end_o:end_o " "Elaborating entity \"qsys_system_end_o\" for hierarchy \"qsys_system:u0\|qsys_system_end_o:end_o\"" {  } { { "db/ip/qsys_system/qsys_system.v" "end_o" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_heart_rate qsys_system:u0\|qsys_system_heart_rate:heart_rate " "Elaborating entity \"qsys_system_heart_rate\" for hierarchy \"qsys_system:u0\|qsys_system_heart_rate:heart_rate\"" {  } { { "db/ip/qsys_system/qsys_system.v" "heart_rate" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart qsys_system:u0\|qsys_system_jtag_uart:jtag_uart " "Elaborating entity \"qsys_system_jtag_uart\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/qsys_system/qsys_system.v" "jtag_uart" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_scfifo_w qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w " "Elaborating entity \"qsys_system_jtag_uart_scfifo_w\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "the_qsys_system_jtag_uart_scfifo_w" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821207839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "wfifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821208072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821208078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208078 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821208078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821208138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821208138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821208141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821208170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821208170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821208174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821208203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821208203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821208208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821208269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821208269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821208274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821208341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821208341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821208345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821208408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821208408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821208412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_scfifo_r qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r " "Elaborating entity \"qsys_system_jtag_uart_scfifo_r\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "the_qsys_system_jtag_uart_scfifo_r" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821208439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "qsys_system_jtag_uart_alt_jtag_atlantic" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821208793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821208820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821208821 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821208821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821209414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821209574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2 " "Elaborating entity \"qsys_system_nios2_gen2\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\"" {  } { { "db/ip/qsys_system/qsys_system.v" "nios2_gen2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821209625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu " "Elaborating entity \"qsys_system_nios2_gen2_cpu\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" "cpu" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821209673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_test_bench qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_test_bench:the_qsys_system_nios2_gen2_cpu_test_bench " "Elaborating entity \"qsys_system_nios2_gen2_cpu_test_bench\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_test_bench:the_qsys_system_nios2_gen2_cpu_test_bench\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_test_bench" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_ic_data_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_data_module:qsys_system_nios2_gen2_cpu_ic_data " "Elaborating entity \"qsys_system_nios2_gen2_cpu_ic_data_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_data_module:qsys_system_nios2_gen2_cpu_ic_data\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_ic_data" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_data_module:qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_data_module:qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_data_module:qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_data_module:qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_data_module:qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_data_module:qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210230 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821210230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821210297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821210297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_data_module:qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_data_module:qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_ic_tag_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_tag_module:qsys_system_nios2_gen2_cpu_ic_tag " "Elaborating entity \"qsys_system_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_tag_module:qsys_system_nios2_gen2_cpu_ic_tag\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_ic_tag" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_tag_module:qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_tag_module:qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_tag_module:qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_tag_module:qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_tag_module:qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_tag_module:qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210402 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821210402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_7ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821210467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821210467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_tag_module:qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_ic_tag_module:qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_bht_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_bht_module:qsys_system_nios2_gen2_cpu_bht " "Elaborating entity \"qsys_system_nios2_gen2_cpu_bht_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_bht_module:qsys_system_nios2_gen2_cpu_bht\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_bht" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_bht_module:qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_bht_module:qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_bht_module:qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_bht_module:qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_bht_module:qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_bht_module:qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210559 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821210559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821210621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821210621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_bht_module:qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_bht_module:qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_register_bank_a_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"qsys_system_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_register_bank_a" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210705 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821210705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821210777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821210777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_register_bank_b_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"qsys_system_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_register_bank_b" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_mult_cell qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell " "Elaborating entity \"qsys_system_nios2_gen2_cpu_mult_cell\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_mult_cell" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821210947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821210947 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821210947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821211008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821211008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821211164 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821211164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211178 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211223 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211269 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211469 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211557 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821211948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212026 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212081 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212193 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821212201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_dc_tag_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_tag_module:qsys_system_nios2_gen2_cpu_dc_tag " "Elaborating entity \"qsys_system_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_tag_module:qsys_system_nios2_gen2_cpu_dc_tag\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_dc_tag" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821213919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_tag_module:qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_tag_module:qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821213938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_tag_module:qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_tag_module:qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821213953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_tag_module:qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_tag_module:qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821213954 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821213954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gc1 " "Found entity 1: altsyncram_1gc1" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_1gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821214020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821214020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gc1 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_tag_module:qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated " "Elaborating entity \"altsyncram_1gc1\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_tag_module:qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_dc_data_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_data_module:qsys_system_nios2_gen2_cpu_dc_data " "Elaborating entity \"qsys_system_nios2_gen2_cpu_dc_data_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_data_module:qsys_system_nios2_gen2_cpu_dc_data\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_dc_data" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_data_module:qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_data_module:qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_data_module:qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_data_module:qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_data_module:qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_data_module:qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214114 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821214114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821214181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821214181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_data_module:qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_data_module:qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_dc_victim_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_victim_module:qsys_system_nios2_gen2_cpu_dc_victim " "Elaborating entity \"qsys_system_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_victim_module:qsys_system_nios2_gen2_cpu_dc_victim\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_dc_victim" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_victim_module:qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_victim_module:qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_victim_module:qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_victim_module:qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_victim_module:qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_victim_module:qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214278 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821214278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821214348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821214348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_victim_module:qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_dc_victim_module:qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_debug qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_debug" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821214562 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821214562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_break qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_break" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_xbrk qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_dbrk qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_itrace qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_dtrace qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_td_mode qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\|qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\|qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_fifo qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821214968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_pib qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_qsys_system_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_qsys_system_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_pib" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_im qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_im:the_qsys_system_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_im:the_qsys_system_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_im" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_avalon_reg qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_ocimem qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_ocimem" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_ociram_sp_ram_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"qsys_system_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_ociram_sp_ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215443 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821215443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821215509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821215509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_debug_slave_wrapper qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_system_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_debug_slave_tck qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"qsys_system_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_gen2_cpu_debug_slave_tck" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_debug_slave_sysclk qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_system_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "qsys_system_nios2_gen2_cpu_debug_slave_phy" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821215743 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821215743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_sysid_qsys qsys_system:u0\|qsys_system_sysid_qsys:sysid_qsys " "Elaborating entity \"qsys_system_sysid_qsys\" for hierarchy \"qsys_system:u0\|qsys_system_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/qsys_system/qsys_system.v" "sysid_qsys" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_system_mm_interconnect_0\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "mm_interconnect_0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821215808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "ram_s1_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:max30102_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:max30102_0_s1_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "max30102_0_s1_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821216870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router " "Elaborating entity \"qsys_system_mm_interconnect_0_router\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_001 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_001\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router_001" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_001_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router_002" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_004 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_004\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router_004" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_004_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux_001 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux_002 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux_002 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux_001 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_irq_mapper qsys_system:u0\|qsys_system_irq_mapper:irq_mapper " "Elaborating entity \"qsys_system_irq_mapper\" for hierarchy \"qsys_system:u0\|qsys_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/qsys_system/qsys_system.v" "irq_mapper" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys_system/qsys_system.v" "rst_controller" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821217910 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1559821220498 "|FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559821221331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.06.06.19:40:26 Progress: Loading sld0f2e8f86/alt_sld_fab_wrapper_hw.tcl " "2019.06.06.19:40:26 Progress: Loading sld0f2e8f86/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821226759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821230889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821231082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821234209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821234393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821234563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821234751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821234756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821234756 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559821235443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0f2e8f86/alt_sld_fab.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821235687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821235687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821235790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821235790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821235796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821235796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821235880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821235880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821235985 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821235985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821235985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821236084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821236084 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[0\] " "Synthesized away node \"Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_fga1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf" 38 2 0 } } { "db/shift_taps_0rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 81 0 0 } } { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 66 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821238066 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[1\] " "Synthesized away node \"Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_fga1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf" 68 2 0 } } { "db/shift_taps_0rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 81 0 0 } } { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 66 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821238066 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559821238066 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559821238066 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821247592 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821247592 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821247592 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559821247592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821247684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247685 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821247685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821247746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821247746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821247782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_mult_cell:the_qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821247782 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821247782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821247842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821247842 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a7 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a23 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a15 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a31 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a0 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a16 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a8 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a24 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a1 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a2 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a3 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a4 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a5 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a27 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a28 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a29 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a30 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a22 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a25 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a26 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a14 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a11 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a13 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a12 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a17 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a20 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a10 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a19 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a21 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a18 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a9 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a6 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 136 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 570 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821248075 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1559821248075 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1559821248075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821248112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_5cg1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5120 " "Parameter \"NUMWORDS_A\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE qsys_system_RAM.hex " "Parameter \"INIT_FILE\" = \"qsys_system_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821248112 ""}  } { { "db/altsyncram_5cg1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_5cg1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559821248112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_90d3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_90d3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_90d3 " "Found entity 1: altsyncram_90d3" {  } { { "db/altsyncram_90d3.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_90d3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821248193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821248193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/decode_osa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821248617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821248617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559821248700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821248700 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559821249454 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Oxygen:Oxygen\|word_data\[5\] Oxygen:Oxygen\|word_data\[7\] " "Duplicate LATCH primitive \"Oxygen:Oxygen\|word_data\[5\]\" merged with LATCH primitive \"Oxygen:Oxygen\|word_data\[7\]\"" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821249711 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|slave_high\[5\] sensor:sensor\|slave_high\[6\] " "Duplicate LATCH primitive \"sensor:sensor\|slave_high\[5\]\" merged with LATCH primitive \"sensor:sensor\|slave_high\[6\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821249711 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[6\] sensor:sensor\|memory_w\[6\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[6\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[6\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821249711 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_w\[3\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_w\[3\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821249711 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_w\[2\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_w\[2\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821249711 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[5\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[5\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821249711 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[3\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[3\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821249711 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[2\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[2\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821249711 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[4\] sensor:sensor\|memory_w\[4\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[4\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[4\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821249711 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[1\] sensor:sensor\|memory_w\[1\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[1\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[1\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1559821249711 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1559821249711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|key_data.10_5387 " "Latch sensor:sensor\|key_data.10_5387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249726 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|key_data.01_5395 " "Latch sensor:sensor\|key_data.01_5395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249726 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[7\] " "Latch sensor:sensor\|slave_high\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249726 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[7\] " "Latch sensor:sensor\|word_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249726 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[7\] " "Latch Oxygen:Oxygen\|word_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249726 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[6\] " "Latch sensor:sensor\|word_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249726 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[6\] " "Latch sensor:sensor\|slave_high\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[4\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[4\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249727 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[6\] " "Latch sensor:sensor\|memory_w\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249727 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[5\] " "Latch sensor:sensor\|word_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249727 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[5\] " "Latch sensor:sensor\|memory_w\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249727 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[4\] " "Latch sensor:sensor\|word_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249727 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[4\] " "Latch sensor:sensor\|slave_high\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249727 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[4\] " "Latch sensor:sensor\|memory_w\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249727 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[4\] " "Latch Oxygen:Oxygen\|slave_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249727 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[4\] " "Latch Oxygen:Oxygen\|word_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249728 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[3\] " "Latch sensor:sensor\|slave_high\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[3\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[3\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249728 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[3\] " "Latch sensor:sensor\|word_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249728 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[3\] " "Latch Oxygen:Oxygen\|word_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[1\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[1\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249728 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[2\] " "Latch sensor:sensor\|word_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249728 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[2\] " "Latch sensor:sensor\|slave_high\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249729 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[2\] " "Latch Oxygen:Oxygen\|word_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249730 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[1\] " "Latch sensor:sensor\|slave_high\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249730 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[1\] " "Latch sensor:sensor\|memory_w\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249730 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[1\] " "Latch sensor:sensor\|word_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249730 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[1\] " "Latch Oxygen:Oxygen\|slave_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[1\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[1\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249730 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[1\] " "Latch Oxygen:Oxygen\|word_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249731 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[0\] " "Latch sensor:sensor\|slave_high\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[0\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249734 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[0\] " "Latch sensor:sensor\|word_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249734 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[0\] " "Latch Oxygen:Oxygen\|slave_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249734 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[0\] " "Latch Oxygen:Oxygen\|word_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559821249734 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559821249734 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 13 -1 0 } } { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 18 -1 0 } } { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 20 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 5 -1 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 332 -1 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 164 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 310 -1 0 } } { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 19 -1 0 } } { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 20 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 9 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 10 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf" 32 2 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 445 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 398 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf" 32 2 0 } } { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 390 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf" 45 2 0 } } { "db/a_graycounter_477.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_477.tdf" 37 2 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf" 44 2 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 352 -1 0 } } { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 34 -1 0 } } { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 7644 -1 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_ojc.tdf" 37 2 0 } } { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 19 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2618 -1 0 } } { "db/ip/qsys_system/submodules/altera_reset_synchronizer.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 5896 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 7653 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 4045 -1 0 } } { "rtl/key/key_counter_scan.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/key_counter_scan.v" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559821249784 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559821249784 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559821254837 "|FAMS|sdram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_pwm GND " "Pin \"lcd_pwm\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559821254837 "|FAMS|lcd_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_reset GND " "Pin \"lcd_reset\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559821254837 "|FAMS|lcd_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_p GND " "Pin \"led_p\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559821254837 "|FAMS|led_p"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_ctl1 GND " "Pin \"cmos_ctl1\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559821254837 "|FAMS|cmos_ctl1"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_ctl2 GND " "Pin \"cmos_ctl2\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559821254837 "|FAMS|cmos_ctl2"} { "Warning" "WMLS_MLS_STUCK_PIN" "sensor_en GND " "Pin \"sensor_en\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559821254837 "|FAMS|sensor_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559821254837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821255477 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "263 " "263 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559821262851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.map.smsg " "Generated suppressed messages file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821263929 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559821266183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559821266183 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_dout " "No output dependent on input pin \"adc_dout\"" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559821266994 "|FAMS|adc_dout"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559821266994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8717 " "Implemented 8717 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559821266995 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559821266995 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559821266995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8151 " "Implemented 8151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559821266995 ""} { "Info" "ICUT_CUT_TM_RAMS" "449 " "Implemented 449 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559821266995 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1559821266995 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1559821266995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559821266995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5100 " "Peak virtual memory: 5100 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559821267158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 19:41:07 2019 " "Processing ended: Thu Jun 06 19:41:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559821267158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:21 " "Elapsed time: 00:02:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559821267158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559821267158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559821267158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559821268958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559821268968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 19:41:08 2019 " "Processing started: Thu Jun 06 19:41:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559821268968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559821268968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FAMS -c FAMS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FAMS -c FAMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559821268968 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559821269130 ""}
{ "Info" "0" "" "Project  = FAMS" {  } {  } 0 0 "Project  = FAMS" 0 0 "Fitter" 0 0 1559821269131 ""}
{ "Info" "0" "" "Revision = FAMS" {  } {  } 0 0 "Revision = FAMS" 0 0 "Fitter" 0 0 1559821269131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559821269391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559821269391 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FAMS EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FAMS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559821269491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559821269557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559821269557 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559821269607 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559821269607 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559821269607 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559821269607 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] 2 25 0 0 " "Implementing clock multiplication of 2, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559821269607 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559821269607 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559821269784 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559821270242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559821270242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559821270242 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559821270242 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 23767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559821270263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 23769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559821270263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 23771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559821270263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 23773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559821270263 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559821270263 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559821270269 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559821270451 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 105 " "No exact pin location assignment(s) for 13 pins of 105 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1559821271015 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "330 " "The Timing Analyzer is analyzing 330 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1559821272151 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9dq1 " "Entity dcfifo_9dq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ieq1 " "Entity dcfifo_ieq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559821272162 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559821272162 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559821272273 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.sdc " "Reading SDC File: 'e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559821272292 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Process:Process\|clk_data " "Node: Process:Process\|clk_data was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a11~porta_we_reg Process:Process\|clk_data " "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a11~porta_we_reg is being clocked by Process:Process\|clk_data" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821272370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559821272370 "|FAMS|Process:Process|clk_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50m " "Node: clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a11~portb_re_reg clk_50m " "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a11~portb_re_reg is being clocked by clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821272370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559821272370 "|FAMS|clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:uart_rx\|uart_done " "Node: uart_rx:uart_rx\|uart_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Process:Process\|clk_data uart_rx:uart_rx\|uart_done " "Register Process:Process\|clk_data is being clocked by uart_rx:uart_rx\|uart_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821272370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559821272370 "|FAMS|uart_rx:uart_rx|uart_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[1\] " "Node: sensor:sensor\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|key_data.10_5387 sensor:sensor\|num\[1\] " "Latch sensor:sensor\|key_data.10_5387 is being clocked by sensor:sensor\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821272370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559821272370 "|FAMS|sensor:sensor|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|num\[1\] " "Node: Oxygen:Oxygen\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Oxygen:Oxygen\|word_data\[7\] Oxygen:Oxygen\|num\[1\] " "Latch Oxygen:Oxygen\|word_data\[7\] is being clocked by Oxygen:Oxygen\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821272370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559821272370 "|FAMS|Oxygen:Oxygen|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|end_reg " "Node: sensor:sensor\|end_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|dout\[104\] sensor:sensor\|end_reg " "Latch sensor:sensor\|dout\[104\] is being clocked by sensor:sensor\|end_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821272370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559821272370 "|FAMS|sensor:sensor|end_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|clk_sys " "Node: sensor:sensor\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sensor:sensor\|end_reg sensor:sensor\|clk_sys " "Register sensor:sensor\|end_reg is being clocked by sensor:sensor\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821272370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559821272370 "|FAMS|sensor:sensor|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[2\] " "Node: sensor:sensor\|num\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|slave_low\[1\] sensor:sensor\|num\[2\] " "Latch sensor:sensor\|slave_low\[1\] is being clocked by sensor:sensor\|num\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821272370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559821272370 "|FAMS|sensor:sensor|num[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[0\] cmos_pclk " "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[0\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821272370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559821272370 "|FAMS|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|clk_sys " "Node: Oxygen:Oxygen\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oxygen:Oxygen\|cnt\[0\] Oxygen:Oxygen\|clk_sys " "Register Oxygen:Oxygen\|cnt\[0\] is being clocked by Oxygen:Oxygen\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821272370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559821272370 "|FAMS|Oxygen:Oxygen|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11:DHT11\|clk_us " "Node: DHT11:DHT11\|clk_us was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DHT11:DHT11\|cnt_1\[1\] DHT11:DHT11\|clk_us " "Register DHT11:DHT11\|cnt_1\[1\] is being clocked by DHT11:DHT11\|clk_us" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821272370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559821272370 "|FAMS|DHT11:DHT11|clk_us"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821272518 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821272518 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821272518 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821272518 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821272518 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1559821272518 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821272520 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821272520 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821272520 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1559821272520 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559821272521 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559821272521 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559821272521 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559821272521 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559821272521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559821273156 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559821273156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559821273156 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559821273156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559821273156 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559821273156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559821273156 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559821273156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559821273156 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559821273156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_system:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node qsys_system:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559821273156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_system:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node qsys_system:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 11269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559821273156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559821273156 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559821273156 ""}  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559821273156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor:sensor\|clk_sys  " "Automatically promoted node sensor:sensor\|clk_sys " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559821273157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:sensor\|clk_sys~0 " "Destination node sensor:sensor\|clk_sys~0" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 10741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559821273157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559821273157 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559821273157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor:sensor\|end_reg  " "Automatically promoted node sensor:sensor\|end_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559821273157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_system:u0\|qsys_system_end_o:end_o\|read_mux_out " "Destination node qsys_system:u0\|qsys_system_end_o:end_o\|read_mux_out" {  } { { "db/ip/qsys_system/submodules/qsys_system_end_o.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_end_o.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 4424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559821273157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:sensor\|end_reg~1 " "Destination node sensor:sensor\|end_reg~1" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 15118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559821273157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559821273157 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 5394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559821273157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559821273157 ""}  } { { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 23203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559821273157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:DHT11\|clk_us  " "Automatically promoted node DHT11:DHT11\|clk_us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559821273157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:DHT11\|clk_us~0 " "Destination node DHT11:DHT11\|clk_us~0" {  } { { "rtl/DHT11/DHT11.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 11460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559821273157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559821273157 ""}  } { { "rtl/DHT11/DHT11.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 4546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559821273157 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559821274438 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559821274455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559821274456 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559821274474 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559821274501 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559821274529 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559821274817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559821274832 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559821274832 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559821274832 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1559821274832 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559821274832 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 2 11 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 2 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1559821274920 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1559821274920 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559821274920 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 18 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559821274920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 5 14 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559821274920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 3 23 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559821274920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 11 16 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559821274920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 23 2 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559821274920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 12 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559821274920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 11 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559821274920 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 13 13 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559821274920 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1559821274920 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559821274920 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } } { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 100 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 8 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1559821275047 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] lcd_clk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"lcd_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } } { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 100 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 21 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1559821275048 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] cmos_xclk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } } { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 100 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 43 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1559821275048 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bz " "Node \"bz\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_rst_n " "Node \"cmos_rst_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "eeprom_scl " "Node \"eeprom_scl\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eeprom_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "eeprom_sda " "Node \"eeprom_sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eeprom_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gy_mcu90640_rxd " "Node \"gy_mcu90640_rxd\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gy_mcu90640_rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[3\] " "Node \"key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_a " "Node \"key_a\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_b " "Node \"key_b\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_led " "Node \"key_led\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[4\] " "Node \"led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[5\] " "Node \"led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[8\] " "Node \"led\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[9\] " "Node \"led\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559821275278 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559821275278 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559821275279 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559821275296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559821276725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559821278835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559821278940 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559821283453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559821283454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559821285105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559821287914 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559821287914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559821288698 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1559821288698 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559821288698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559821288701 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.04 " "Total time spent on timing analysis during the Fitter is 1.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559821289068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559821289149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559821290075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559821290079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559821291361 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559821293226 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559821293829 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.fit.smsg " "Generated suppressed messages file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559821294459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5669 " "Peak virtual memory: 5669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559821296592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 19:41:36 2019 " "Processing ended: Thu Jun 06 19:41:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559821296592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559821296592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559821296592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559821296592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559821297924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559821297935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 19:41:37 2019 " "Processing started: Thu Jun 06 19:41:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559821297935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559821297935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FAMS -c FAMS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FAMS -c FAMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559821297935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1559821298541 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559821299566 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559821299593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559821299864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 19:41:39 2019 " "Processing ended: Thu Jun 06 19:41:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559821299864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559821299864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559821299864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559821299864 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559821300594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559821301488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559821301498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 19:41:41 2019 " "Processing started: Thu Jun 06 19:41:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559821301498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559821301498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FAMS -c FAMS " "Command: quartus_sta FAMS -c FAMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559821301498 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559821301664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1559821302139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559821302139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821302190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821302190 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "330 " "The Timing Analyzer is analyzing 330 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1559821302610 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9dq1 " "Entity dcfifo_9dq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ieq1 " "Entity dcfifo_ieq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559821302842 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1559821302842 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1559821302912 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.sdc " "Reading SDC File: 'e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1559821302930 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Process:Process\|clk_data " "Node: Process:Process\|clk_data was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~porta_we_reg Process:Process\|clk_data " "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~porta_we_reg is being clocked by Process:Process\|clk_data" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821302981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821302981 "|FAMS|Process:Process|clk_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50m " "Node: clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~portb_re_reg clk_50m " "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~portb_re_reg is being clocked by clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821302982 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821302982 "|FAMS|clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:uart_rx\|uart_done " "Node: uart_rx:uart_rx\|uart_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Process:Process\|clk_data uart_rx:uart_rx\|uart_done " "Register Process:Process\|clk_data is being clocked by uart_rx:uart_rx\|uart_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821302982 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821302982 "|FAMS|uart_rx:uart_rx|uart_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[1\] " "Node: sensor:sensor\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|key_data.10_5387 sensor:sensor\|num\[1\] " "Latch sensor:sensor\|key_data.10_5387 is being clocked by sensor:sensor\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821302982 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821302982 "|FAMS|sensor:sensor|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|num\[1\] " "Node: Oxygen:Oxygen\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Oxygen:Oxygen\|word_data\[7\] Oxygen:Oxygen\|num\[1\] " "Latch Oxygen:Oxygen\|word_data\[7\] is being clocked by Oxygen:Oxygen\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821302982 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821302982 "|FAMS|Oxygen:Oxygen|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|end_reg " "Node: sensor:sensor\|end_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|dout\[37\] sensor:sensor\|end_reg " "Latch sensor:sensor\|dout\[37\] is being clocked by sensor:sensor\|end_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821302982 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821302982 "|FAMS|sensor:sensor|end_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|clk_sys " "Node: sensor:sensor\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sensor:sensor\|end_reg sensor:sensor\|clk_sys " "Register sensor:sensor\|end_reg is being clocked by sensor:sensor\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821302982 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821302982 "|FAMS|sensor:sensor|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[2\] " "Node: sensor:sensor\|num\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|slave_low\[1\] sensor:sensor\|num\[2\] " "Latch sensor:sensor\|slave_low\[1\] is being clocked by sensor:sensor\|num\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821302982 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821302982 "|FAMS|sensor:sensor|num[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] cmos_pclk " "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821302982 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821302982 "|FAMS|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|clk_sys " "Node: Oxygen:Oxygen\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oxygen:Oxygen\|cnt\[0\] Oxygen:Oxygen\|clk_sys " "Register Oxygen:Oxygen\|cnt\[0\] is being clocked by Oxygen:Oxygen\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821302982 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821302982 "|FAMS|Oxygen:Oxygen|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11:DHT11\|clk_us " "Node: DHT11:DHT11\|clk_us was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DHT11:DHT11\|cnt_1\[1\] DHT11:DHT11\|clk_us " "Register DHT11:DHT11\|cnt_1\[1\] is being clocked by DHT11:DHT11\|clk_us" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821302982 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821302982 "|FAMS|DHT11:DHT11|clk_us"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821303064 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821303064 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821303064 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821303064 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821303064 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559821303064 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821303065 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821303065 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821303065 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1559821303065 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559821303066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559821303089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.367 " "Worst-case setup slack is 44.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.367               0.000 altera_reserved_tck  " "   44.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821303114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821303119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.987 " "Worst-case recovery slack is 47.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.987               0.000 altera_reserved_tck  " "   47.987               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821303123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.650 " "Worst-case removal slack is 1.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.650               0.000 altera_reserved_tck  " "    1.650               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821303126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.654 " "Worst-case minimum pulse width slack is 49.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.654               0.000 altera_reserved_tck  " "   49.654               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821303128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821303128 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821303192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821303192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821303192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821303192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.593 ns " "Worst Case Available Settling Time: 196.593 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821303192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821303192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821303192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821303192 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559821303192 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559821303199 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559821303238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559821304608 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Process:Process\|clk_data " "Node: Process:Process\|clk_data was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~porta_we_reg Process:Process\|clk_data " "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~porta_we_reg is being clocked by Process:Process\|clk_data" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305099 "|FAMS|Process:Process|clk_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50m " "Node: clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~portb_re_reg clk_50m " "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~portb_re_reg is being clocked by clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305099 "|FAMS|clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:uart_rx\|uart_done " "Node: uart_rx:uart_rx\|uart_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Process:Process\|clk_data uart_rx:uart_rx\|uart_done " "Register Process:Process\|clk_data is being clocked by uart_rx:uart_rx\|uart_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305099 "|FAMS|uart_rx:uart_rx|uart_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[1\] " "Node: sensor:sensor\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|key_data.10_5387 sensor:sensor\|num\[1\] " "Latch sensor:sensor\|key_data.10_5387 is being clocked by sensor:sensor\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305099 "|FAMS|sensor:sensor|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|num\[1\] " "Node: Oxygen:Oxygen\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Oxygen:Oxygen\|word_data\[7\] Oxygen:Oxygen\|num\[1\] " "Latch Oxygen:Oxygen\|word_data\[7\] is being clocked by Oxygen:Oxygen\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305099 "|FAMS|Oxygen:Oxygen|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|end_reg " "Node: sensor:sensor\|end_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|dout\[37\] sensor:sensor\|end_reg " "Latch sensor:sensor\|dout\[37\] is being clocked by sensor:sensor\|end_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305099 "|FAMS|sensor:sensor|end_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|clk_sys " "Node: sensor:sensor\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sensor:sensor\|end_reg sensor:sensor\|clk_sys " "Register sensor:sensor\|end_reg is being clocked by sensor:sensor\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305099 "|FAMS|sensor:sensor|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[2\] " "Node: sensor:sensor\|num\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|slave_low\[1\] sensor:sensor\|num\[2\] " "Latch sensor:sensor\|slave_low\[1\] is being clocked by sensor:sensor\|num\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305099 "|FAMS|sensor:sensor|num[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] cmos_pclk " "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305099 "|FAMS|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|clk_sys " "Node: Oxygen:Oxygen\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oxygen:Oxygen\|cnt\[0\] Oxygen:Oxygen\|clk_sys " "Register Oxygen:Oxygen\|cnt\[0\] is being clocked by Oxygen:Oxygen\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305099 "|FAMS|Oxygen:Oxygen|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11:DHT11\|clk_us " "Node: DHT11:DHT11\|clk_us was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DHT11:DHT11\|cnt_1\[1\] DHT11:DHT11\|clk_us " "Register DHT11:DHT11\|cnt_1\[1\] is being clocked by DHT11:DHT11\|clk_us" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305099 "|FAMS|DHT11:DHT11|clk_us"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821305108 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821305108 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821305108 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821305108 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821305108 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559821305108 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821305109 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821305109 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821305109 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1559821305109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.772 " "Worst-case setup slack is 44.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.772               0.000 altera_reserved_tck  " "   44.772               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821305127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821305133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.235 " "Worst-case recovery slack is 48.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.235               0.000 altera_reserved_tck  " "   48.235               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821305138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.495 " "Worst-case removal slack is 1.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.495               0.000 altera_reserved_tck  " "    1.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821305151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.577 " "Worst-case minimum pulse width slack is 49.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577               0.000 altera_reserved_tck  " "   49.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821305154 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.828 ns " "Worst Case Available Settling Time: 196.828 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305221 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559821305221 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559821305228 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Process:Process\|clk_data " "Node: Process:Process\|clk_data was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~porta_we_reg Process:Process\|clk_data " "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~porta_we_reg is being clocked by Process:Process\|clk_data" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305567 "|FAMS|Process:Process|clk_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50m " "Node: clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~portb_re_reg clk_50m " "Register RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\|ram_block1a5~portb_re_reg is being clocked by clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305567 "|FAMS|clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:uart_rx\|uart_done " "Node: uart_rx:uart_rx\|uart_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Process:Process\|clk_data uart_rx:uart_rx\|uart_done " "Register Process:Process\|clk_data is being clocked by uart_rx:uart_rx\|uart_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305567 "|FAMS|uart_rx:uart_rx|uart_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[1\] " "Node: sensor:sensor\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|key_data.10_5387 sensor:sensor\|num\[1\] " "Latch sensor:sensor\|key_data.10_5387 is being clocked by sensor:sensor\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305567 "|FAMS|sensor:sensor|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|num\[1\] " "Node: Oxygen:Oxygen\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Oxygen:Oxygen\|word_data\[7\] Oxygen:Oxygen\|num\[1\] " "Latch Oxygen:Oxygen\|word_data\[7\] is being clocked by Oxygen:Oxygen\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305567 "|FAMS|Oxygen:Oxygen|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|end_reg " "Node: sensor:sensor\|end_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|dout\[37\] sensor:sensor\|end_reg " "Latch sensor:sensor\|dout\[37\] is being clocked by sensor:sensor\|end_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305567 "|FAMS|sensor:sensor|end_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|clk_sys " "Node: sensor:sensor\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sensor:sensor\|end_reg sensor:sensor\|clk_sys " "Register sensor:sensor\|end_reg is being clocked by sensor:sensor\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305567 "|FAMS|sensor:sensor|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[2\] " "Node: sensor:sensor\|num\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|slave_low\[1\] sensor:sensor\|num\[2\] " "Latch sensor:sensor\|slave_low\[1\] is being clocked by sensor:sensor\|num\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305568 "|FAMS|sensor:sensor|num[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] cmos_pclk " "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305568 "|FAMS|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|clk_sys " "Node: Oxygen:Oxygen\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oxygen:Oxygen\|cnt\[0\] Oxygen:Oxygen\|clk_sys " "Register Oxygen:Oxygen\|cnt\[0\] is being clocked by Oxygen:Oxygen\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305568 "|FAMS|Oxygen:Oxygen|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11:DHT11\|clk_us " "Node: DHT11:DHT11\|clk_us was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DHT11:DHT11\|cnt_1\[1\] DHT11:DHT11\|clk_us " "Register DHT11:DHT11\|cnt_1\[1\] is being clocked by DHT11:DHT11\|clk_us" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559821305568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559821305568 "|FAMS|DHT11:DHT11|clk_us"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821305578 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821305578 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821305578 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821305578 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559821305578 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559821305578 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821305578 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821305578 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1559821305578 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1559821305578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.549 " "Worst-case setup slack is 47.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.549               0.000 altera_reserved_tck  " "   47.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821305588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821305594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.306 " "Worst-case recovery slack is 49.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.306               0.000 altera_reserved_tck  " "   49.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821305600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.701 " "Worst-case removal slack is 0.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 altera_reserved_tck  " "    0.701               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821305605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.499 " "Worst-case minimum pulse width slack is 49.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.499               0.000 altera_reserved_tck  " "   49.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559821305609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559821305609 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.556 ns " "Worst Case Available Settling Time: 198.556 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559821305679 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559821305679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559821306122 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559821306126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 65 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559821306276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 19:41:46 2019 " "Processing ended: Thu Jun 06 19:41:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559821306276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559821306276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559821306276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559821306276 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 284 s " "Quartus Prime Full Compilation was successful. 0 errors, 284 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559821307082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559821453720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559821453728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 19:44:13 2019 " "Processing started: Thu Jun 06 19:44:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559821453728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559821453728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp FAMS -c FAMS --netlist_type=sgate " "Command: quartus_npp FAMS -c FAMS --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559821453729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1559821454207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559821457100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 19:44:17 2019 " "Processing ended: Thu Jun 06 19:44:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559821457100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559821457100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559821457100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559821457100 ""}
