// Seed: 2811415666
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output tri id_2,
    input supply1 id_3
    , id_11,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    input wire id_8,
    input tri1 id_9
);
endmodule
module module_1 #(
    parameter id_13 = 32'd13
) (
    input wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    output wand id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    output wand id_9,
    input supply0 id_10,
    output wor id_11,
    input wor id_12
    , id_16,
    input tri0 _id_13,
    input supply0 id_14
);
  logic [id_13 : id_13] id_17;
  assign id_11 = id_7;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_10,
      id_5,
      id_3,
      id_8,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.id_7 = 0;
endmodule
