module reg_destination(
    input wire [1:0] seletor_regdest,

    input wire [4:0] RT,              // Inst.20-16                - 000 (5 bits, rt)
    input wire [15:11] OFFSET,         // Inst.15-11                - 001 (5 bits, offset/imediato)
    // 29 (Registrador 29, SP)                          - 010
    // 30                                               - 011
    // 31                                               - 100

    output wire [4:0] mux_RegDest_output
);
    assign mux_RegDest_output = seletor_regdest == 2'b00 ? RT :  OFFSET;
    // [2] = 31, sen達o (se [1] = 30 ou 29 (se [0] = 30, sen達o = 29), sen達o ent1 ou ent0 (se [0] = ent1, sen達o = ent0))
endmodule