
khithelp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  08007958  08007958  00017958  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e24  08007e24  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08007e24  08007e24  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007e24  08007e24  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e24  08007e24  00017e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e28  08007e28  00017e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007e2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          00000110  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002ec  200002ec  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ce93  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b44  00000000  00000000  0002d09f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a20  00000000  00000000  0002ebe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000968  00000000  00000000  0002f608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e023  00000000  00000000  0002ff70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e149  00000000  00000000  0004df93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b0678  00000000  00000000  0005c0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010c754  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003af8  00000000  00000000  0010c7a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007940 	.word	0x08007940

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08007940 	.word	0x08007940

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bac:	f6ad 0d14 	subw	sp, sp, #2068	; 0x814
 8000bb0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bb2:	f000 fdb9 	bl	8001728 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb6:	f000 fa8d 	bl	80010d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bba:	f000 fb59 	bl	8001270 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000bbe:	f000 fae7 	bl	8001190 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000bc2:	f000 fb25 	bl	8001210 <MX_USART1_UART_Init>
  //ACCELEROMETER
  char buffer1[MAX_CHAR];
  char buffer2[MAX_CHAR];
  	HAL_StatusTypeDef returnValue, stat, check, odr;

  	HAL_Init();
 8000bc6:	f000 fdaf 	bl	8001728 <HAL_Init>
  		SystemClock_Config();
 8000bca:	f000 fa83 	bl	80010d4 <SystemClock_Config>

  	MX_GPIO_Init();
 8000bce:	f000 fb4f 	bl	8001270 <MX_GPIO_Init>
  		MX_USART1_UART_Init();
 8000bd2:	f000 fb1d 	bl	8001210 <MX_USART1_UART_Init>
  		MX_I2C1_Init();
 8000bd6:	f000 fadb 	bl	8001190 <MX_I2C1_Init>
//	else{
//		strcpy(buffer1, "nah\r\n");
//		HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
//	}

  		uint8_t configValue = LSM303AGR_ODR_220_HZ;
 8000bda:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000bde:	f2a3 73f1 	subw	r3, r3, #2033	; 0x7f1
 8000be2:	221c      	movs	r2, #28
 8000be4:	701a      	strb	r2, [r3, #0]
  		odr = HAL_I2C_Mem_Write(&hi2c1, MAG_WRITE, LSM303AGR_CFG_REG_A_M, 1, &configValue, 1, 10);
 8000be6:	230a      	movs	r3, #10
 8000be8:	9302      	str	r3, [sp, #8]
 8000bea:	2301      	movs	r3, #1
 8000bec:	9301      	str	r3, [sp, #4]
 8000bee:	f107 030f 	add.w	r3, r7, #15
 8000bf2:	9300      	str	r3, [sp, #0]
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	2260      	movs	r2, #96	; 0x60
 8000bf8:	213d      	movs	r1, #61	; 0x3d
 8000bfa:	4888      	ldr	r0, [pc, #544]	; (8000e1c <main+0x274>)
 8000bfc:	f001 f926 	bl	8001e4c <HAL_I2C_Mem_Write>
 8000c00:	4603      	mov	r3, r0
 8000c02:	f887 37ff 	strb.w	r3, [r7, #2047]	; 0x7ff
  		if (check != HAL_OK)
 8000c06:	f897 37fe 	ldrb.w	r3, [r7, #2046]	; 0x7fe
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d01a      	beq.n	8000c44 <main+0x9c>
		{
			strcpy(buffer1, "You done fucked up\r\n");
 8000c0e:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000c12:	4a83      	ldr	r2, [pc, #524]	; (8000e20 <main+0x278>)
 8000c14:	461c      	mov	r4, r3
 8000c16:	4615      	mov	r5, r2
 8000c18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c1c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c20:	6020      	str	r0, [r4, #0]
 8000c22:	3404      	adds	r4, #4
 8000c24:	7021      	strb	r1, [r4, #0]
			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8000c26:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fad0 	bl	80001d0 <strlen>
 8000c30:	4603      	mov	r3, r0
 8000c32:	b29a      	uxth	r2, r3
 8000c34:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8000c38:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3c:	4879      	ldr	r0, [pc, #484]	; (8000e24 <main+0x27c>)
 8000c3e:	f003 faf5 	bl	800422c <HAL_UART_Transmit>
 8000c42:	e032      	b.n	8000caa <main+0x102>
		}
		else if(check == HAL_OK){
 8000c44:	f897 37fe 	ldrb.w	r3, [r7, #2046]	; 0x7fe
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d117      	bne.n	8000c7c <main+0xd4>
			strcpy(buffer1, "odr slay\r\n");
 8000c4c:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000c50:	4a75      	ldr	r2, [pc, #468]	; (8000e28 <main+0x280>)
 8000c52:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c54:	c303      	stmia	r3!, {r0, r1}
 8000c56:	801a      	strh	r2, [r3, #0]
 8000c58:	3302      	adds	r3, #2
 8000c5a:	0c12      	lsrs	r2, r2, #16
 8000c5c:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8000c5e:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff fab4 	bl	80001d0 <strlen>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	b29a      	uxth	r2, r3
 8000c6c:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8000c70:	f04f 33ff 	mov.w	r3, #4294967295
 8000c74:	486b      	ldr	r0, [pc, #428]	; (8000e24 <main+0x27c>)
 8000c76:	f003 fad9 	bl	800422c <HAL_UART_Transmit>
 8000c7a:	e016      	b.n	8000caa <main+0x102>
		}
		else{
			strcpy(buffer1, "not slay\r\n");
 8000c7c:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000c80:	4a6a      	ldr	r2, [pc, #424]	; (8000e2c <main+0x284>)
 8000c82:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c84:	c303      	stmia	r3!, {r0, r1}
 8000c86:	801a      	strh	r2, [r3, #0]
 8000c88:	3302      	adds	r3, #2
 8000c8a:	0c12      	lsrs	r2, r2, #16
 8000c8c:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8000c8e:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff fa9c 	bl	80001d0 <strlen>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	b29a      	uxth	r2, r3
 8000c9c:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8000ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca4:	485f      	ldr	r0, [pc, #380]	; (8000e24 <main+0x27c>)
 8000ca6:	f003 fac1 	bl	800422c <HAL_UART_Transmit>
			//MAGNETOMETER

//  		uint8_t mode = 0x00;  // Set the value for continuous mode
//  		  			HAL_I2C_Mem_Write(&hi2c1, MAG_WRITE, 0x22, 1, &mode, 1, 10);

  		uint8_t mode = LSM303AGR_BlockUpdate_Continuous;
 8000caa:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000cae:	f2a3 73f2 	subw	r3, r3, #2034	; 0x7f2
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	701a      	strb	r2, [r3, #0]
  		check = HAL_I2C_Mem_Write(&hi2c1, MAG_WRITE, 0x22, 1, &mode, 1, 10);
 8000cb6:	230a      	movs	r3, #10
 8000cb8:	9302      	str	r3, [sp, #8]
 8000cba:	2301      	movs	r3, #1
 8000cbc:	9301      	str	r3, [sp, #4]
 8000cbe:	f107 030e 	add.w	r3, r7, #14
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	2222      	movs	r2, #34	; 0x22
 8000cc8:	213d      	movs	r1, #61	; 0x3d
 8000cca:	4854      	ldr	r0, [pc, #336]	; (8000e1c <main+0x274>)
 8000ccc:	f001 f8be 	bl	8001e4c <HAL_I2C_Mem_Write>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	f887 37fe 	strb.w	r3, [r7, #2046]	; 0x7fe
  		if (check != HAL_OK)
 8000cd6:	f897 37fe 	ldrb.w	r3, [r7, #2046]	; 0x7fe
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d01a      	beq.n	8000d14 <main+0x16c>
		{
			strcpy(buffer1, "You done fucked up\r\n");
 8000cde:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000ce2:	4a4f      	ldr	r2, [pc, #316]	; (8000e20 <main+0x278>)
 8000ce4:	461c      	mov	r4, r3
 8000ce6:	4615      	mov	r5, r2
 8000ce8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cec:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000cf0:	6020      	str	r0, [r4, #0]
 8000cf2:	3404      	adds	r4, #4
 8000cf4:	7021      	strb	r1, [r4, #0]
			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8000cf6:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff fa68 	bl	80001d0 <strlen>
 8000d00:	4603      	mov	r3, r0
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8000d08:	f04f 33ff 	mov.w	r3, #4294967295
 8000d0c:	4845      	ldr	r0, [pc, #276]	; (8000e24 <main+0x27c>)
 8000d0e:	f003 fa8d 	bl	800422c <HAL_UART_Transmit>
 8000d12:	e031      	b.n	8000d78 <main+0x1d0>
		}
		else if(check == HAL_OK){
 8000d14:	f897 37fe 	ldrb.w	r3, [r7, #2046]	; 0x7fe
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d117      	bne.n	8000d4c <main+0x1a4>
			strcpy(buffer1, "HAL OKAY\r\n");
 8000d1c:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000d20:	4a43      	ldr	r2, [pc, #268]	; (8000e30 <main+0x288>)
 8000d22:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d24:	c303      	stmia	r3!, {r0, r1}
 8000d26:	801a      	strh	r2, [r3, #0]
 8000d28:	3302      	adds	r3, #2
 8000d2a:	0c12      	lsrs	r2, r2, #16
 8000d2c:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8000d2e:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000d32:	4618      	mov	r0, r3
 8000d34:	f7ff fa4c 	bl	80001d0 <strlen>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	b29a      	uxth	r2, r3
 8000d3c:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8000d40:	f04f 33ff 	mov.w	r3, #4294967295
 8000d44:	4837      	ldr	r0, [pc, #220]	; (8000e24 <main+0x27c>)
 8000d46:	f003 fa71 	bl	800422c <HAL_UART_Transmit>
 8000d4a:	e015      	b.n	8000d78 <main+0x1d0>
		}
		else{
			strcpy(buffer1, "nah\r\n");
 8000d4c:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000d50:	4a38      	ldr	r2, [pc, #224]	; (8000e34 <main+0x28c>)
 8000d52:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d56:	6018      	str	r0, [r3, #0]
 8000d58:	3304      	adds	r3, #4
 8000d5a:	8019      	strh	r1, [r3, #0]
			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8000d5c:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff fa35 	bl	80001d0 <strlen>
 8000d66:	4603      	mov	r3, r0
 8000d68:	b29a      	uxth	r2, r3
 8000d6a:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8000d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d72:	482c      	ldr	r0, [pc, #176]	; (8000e24 <main+0x27c>)
 8000d74:	f003 fa5a 	bl	800422c <HAL_UART_Transmit>
		}



  		uint8_t magregValue = 0x57;
 8000d78:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000d7c:	f2a3 73f3 	subw	r3, r3, #2035	; 0x7f3
 8000d80:	2257      	movs	r2, #87	; 0x57
 8000d82:	701a      	strb	r2, [r3, #0]
		 returnValue = HAL_I2C_Mem_Write(&hi2c1, MAG_WRITE, 0x20, 1, &magregValue, 1, 10);
 8000d84:	230a      	movs	r3, #10
 8000d86:	9302      	str	r3, [sp, #8]
 8000d88:	2301      	movs	r3, #1
 8000d8a:	9301      	str	r3, [sp, #4]
 8000d8c:	f107 030d 	add.w	r3, r7, #13
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	2301      	movs	r3, #1
 8000d94:	2220      	movs	r2, #32
 8000d96:	213d      	movs	r1, #61	; 0x3d
 8000d98:	4820      	ldr	r0, [pc, #128]	; (8000e1c <main+0x274>)
 8000d9a:	f001 f857 	bl	8001e4c <HAL_I2C_Mem_Write>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	f887 37fd 	strb.w	r3, [r7, #2045]	; 0x7fd

		if (returnValue != HAL_OK)
 8000da4:	f897 37fd 	ldrb.w	r3, [r7, #2045]	; 0x7fd
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d01a      	beq.n	8000de2 <main+0x23a>
		{
			strcpy(buffer1, "You done fucked up\r\n");
 8000dac:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000db0:	4a1b      	ldr	r2, [pc, #108]	; (8000e20 <main+0x278>)
 8000db2:	461c      	mov	r4, r3
 8000db4:	4615      	mov	r5, r2
 8000db6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000db8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dba:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000dbe:	6020      	str	r0, [r4, #0]
 8000dc0:	3404      	adds	r4, #4
 8000dc2:	7021      	strb	r1, [r4, #0]
			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8000dc4:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff fa01 	bl	80001d0 <strlen>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	b29a      	uxth	r2, r3
 8000dd2:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8000dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dda:	4812      	ldr	r0, [pc, #72]	; (8000e24 <main+0x27c>)
 8000ddc:	f003 fa26 	bl	800422c <HAL_UART_Transmit>
 8000de0:	e040      	b.n	8000e64 <main+0x2bc>
		}
		else if(returnValue == HAL_OK){
 8000de2:	f897 37fd 	ldrb.w	r3, [r7, #2045]	; 0x7fd
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d126      	bne.n	8000e38 <main+0x290>
			strcpy(buffer1, "HAL OKAY\r\n");
 8000dea:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000dee:	4a10      	ldr	r2, [pc, #64]	; (8000e30 <main+0x288>)
 8000df0:	ca07      	ldmia	r2, {r0, r1, r2}
 8000df2:	c303      	stmia	r3!, {r0, r1}
 8000df4:	801a      	strh	r2, [r3, #0]
 8000df6:	3302      	adds	r3, #2
 8000df8:	0c12      	lsrs	r2, r2, #16
 8000dfa:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8000dfc:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff f9e5 	bl	80001d0 <strlen>
 8000e06:	4603      	mov	r3, r0
 8000e08:	b29a      	uxth	r2, r3
 8000e0a:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8000e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e12:	4804      	ldr	r0, [pc, #16]	; (8000e24 <main+0x27c>)
 8000e14:	f003 fa0a 	bl	800422c <HAL_UART_Transmit>
 8000e18:	e024      	b.n	8000e64 <main+0x2bc>
 8000e1a:	bf00      	nop
 8000e1c:	200001f8 	.word	0x200001f8
 8000e20:	08007958 	.word	0x08007958
 8000e24:	2000024c 	.word	0x2000024c
 8000e28:	08007970 	.word	0x08007970
 8000e2c:	0800797c 	.word	0x0800797c
 8000e30:	08007988 	.word	0x08007988
 8000e34:	08007994 	.word	0x08007994
		}
		else{
			strcpy(buffer1, "nah\r\n");
 8000e38:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000e3c:	4a9f      	ldr	r2, [pc, #636]	; (80010bc <main+0x514>)
 8000e3e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e42:	6018      	str	r0, [r3, #0]
 8000e44:	3304      	adds	r3, #4
 8000e46:	8019      	strh	r1, [r3, #0]
			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8000e48:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff f9bf 	bl	80001d0 <strlen>
 8000e52:	4603      	mov	r3, r0
 8000e54:	b29a      	uxth	r2, r3
 8000e56:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8000e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e5e:	4898      	ldr	r0, [pc, #608]	; (80010c0 <main+0x518>)
 8000e60:	f003 f9e4 	bl	800422c <HAL_UART_Transmit>
  			//uint8_t mode = LSM303AGR_BlockUpdate_Continuous;
  			//HAL_I2C_Mem_Write(&hi2c1, MAG_WRITE, 0x22, 1, &mode, 1, 10);



			float sens = 0.001;
 8000e64:	4b97      	ldr	r3, [pc, #604]	; (80010c4 <main+0x51c>)
 8000e66:	f507 62ff 	add.w	r2, r7, #2040	; 0x7f8
 8000e6a:	6013      	str	r3, [r2, #0]


			//raw values unconverted
			//int8_t magXm = 0x00;
			int8_t magXm;
			HAL_I2C_Mem_Read(&hi2c1, MAG_READ, 0x69, 1, &magXm, 1, 10);
 8000e6c:	230a      	movs	r3, #10
 8000e6e:	9302      	str	r3, [sp, #8]
 8000e70:	2301      	movs	r3, #1
 8000e72:	9301      	str	r3, [sp, #4]
 8000e74:	f107 030c 	add.w	r3, r7, #12
 8000e78:	9300      	str	r3, [sp, #0]
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	2269      	movs	r2, #105	; 0x69
 8000e7e:	213c      	movs	r1, #60	; 0x3c
 8000e80:	4891      	ldr	r0, [pc, #580]	; (80010c8 <main+0x520>)
 8000e82:	f001 f8f7 	bl	8002074 <HAL_I2C_Mem_Read>
//				strcpy(buffer1, "HAL OKAY\r\n");
//				HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
//			}
			//int8_t magXl = 0x00;
			int8_t magXl;
			HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x68, 1, &magXl, 1, 10);
 8000e86:	230a      	movs	r3, #10
 8000e88:	9302      	str	r3, [sp, #8]
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	9301      	str	r3, [sp, #4]
 8000e8e:	f107 030b 	add.w	r3, r7, #11
 8000e92:	9300      	str	r3, [sp, #0]
 8000e94:	2301      	movs	r3, #1
 8000e96:	2268      	movs	r2, #104	; 0x68
 8000e98:	213c      	movs	r1, #60	; 0x3c
 8000e9a:	488b      	ldr	r0, [pc, #556]	; (80010c8 <main+0x520>)
 8000e9c:	f001 f8ea 	bl	8002074 <HAL_I2C_Mem_Read>
			//ADC Sensitivity * sensor sensitivity * data

			int16_t magX = (((magXm << 8) | magXl));
 8000ea0:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000ea4:	f2a3 73f4 	subw	r3, r3, #2036	; 0x7f4
 8000ea8:	f993 3000 	ldrsb.w	r3, [r3]
 8000eac:	021b      	lsls	r3, r3, #8
 8000eae:	b21a      	sxth	r2, r3
 8000eb0:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000eb4:	f2a3 73f5 	subw	r3, r3, #2037	; 0x7f5
 8000eb8:	f993 3000 	ldrsb.w	r3, [r3]
 8000ebc:	b21b      	sxth	r3, r3
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	f8a7 37f6 	strh.w	r3, [r7, #2038]	; 0x7f6

			//float mag_x = magX *LSM303AGR_M_SENSITIVITY_XY_1_3Ga;
			float mag_x = magX* sens;
 8000ec4:	f9b7 37f6 	ldrsh.w	r3, [r7, #2038]	; 0x7f6
 8000ec8:	ee07 3a90 	vmov	s15, r3
 8000ecc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ed0:	f507 63ff 	add.w	r3, r7, #2040	; 0x7f8
 8000ed4:	ed93 7a00 	vldr	s14, [r3]
 8000ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000edc:	f507 63fe 	add.w	r3, r7, #2032	; 0x7f0
 8000ee0:	edc3 7a00 	vstr	s15, [r3]


			//int8_t magYm = 0x00;
			int8_t magYm;
			HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6B, 1, &magYm, 1, 10);
 8000ee4:	230a      	movs	r3, #10
 8000ee6:	9302      	str	r3, [sp, #8]
 8000ee8:	2301      	movs	r3, #1
 8000eea:	9301      	str	r3, [sp, #4]
 8000eec:	f107 030a 	add.w	r3, r7, #10
 8000ef0:	9300      	str	r3, [sp, #0]
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	226b      	movs	r2, #107	; 0x6b
 8000ef6:	213c      	movs	r1, #60	; 0x3c
 8000ef8:	4873      	ldr	r0, [pc, #460]	; (80010c8 <main+0x520>)
 8000efa:	f001 f8bb 	bl	8002074 <HAL_I2C_Mem_Read>
			//int8_t magYl = 0x00;
			int8_t magYl;
			HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6A, 1, &magYl, 1, 10);
 8000efe:	230a      	movs	r3, #10
 8000f00:	9302      	str	r3, [sp, #8]
 8000f02:	2301      	movs	r3, #1
 8000f04:	9301      	str	r3, [sp, #4]
 8000f06:	f107 0309 	add.w	r3, r7, #9
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	226a      	movs	r2, #106	; 0x6a
 8000f10:	213c      	movs	r1, #60	; 0x3c
 8000f12:	486d      	ldr	r0, [pc, #436]	; (80010c8 <main+0x520>)
 8000f14:	f001 f8ae 	bl	8002074 <HAL_I2C_Mem_Read>
			int16_t magY = (((magYm << 8) | magYl));
 8000f18:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000f1c:	f2a3 73f6 	subw	r3, r3, #2038	; 0x7f6
 8000f20:	f993 3000 	ldrsb.w	r3, [r3]
 8000f24:	021b      	lsls	r3, r3, #8
 8000f26:	b21a      	sxth	r2, r3
 8000f28:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000f2c:	f2a3 73f7 	subw	r3, r3, #2039	; 0x7f7
 8000f30:	f993 3000 	ldrsb.w	r3, [r3]
 8000f34:	b21b      	sxth	r3, r3
 8000f36:	4313      	orrs	r3, r2
 8000f38:	f8a7 37ee 	strh.w	r3, [r7, #2030]	; 0x7ee

			//float mag_y = magY * LSM303AGR_M_SENSITIVITY_XY_1_3Ga;
			float mag_y = magY* sens;
 8000f3c:	f9b7 37ee 	ldrsh.w	r3, [r7, #2030]	; 0x7ee
 8000f40:	ee07 3a90 	vmov	s15, r3
 8000f44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f48:	f507 63ff 	add.w	r3, r7, #2040	; 0x7f8
 8000f4c:	ed93 7a00 	vldr	s14, [r3]
 8000f50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f54:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 8000f58:	edc3 7a00 	vstr	s15, [r3]

			//int8_t magZm = 0x00;
			int8_t magZm;
			HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6D, 1, &magZm, 1, 10);
 8000f5c:	230a      	movs	r3, #10
 8000f5e:	9302      	str	r3, [sp, #8]
 8000f60:	2301      	movs	r3, #1
 8000f62:	9301      	str	r3, [sp, #4]
 8000f64:	f107 0308 	add.w	r3, r7, #8
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	226d      	movs	r2, #109	; 0x6d
 8000f6e:	213c      	movs	r1, #60	; 0x3c
 8000f70:	4855      	ldr	r0, [pc, #340]	; (80010c8 <main+0x520>)
 8000f72:	f001 f87f 	bl	8002074 <HAL_I2C_Mem_Read>
			//int8_t magZl = 0x00;
			int8_t magZl;
			HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6C, 1, &magZl, 1, 10);
 8000f76:	230a      	movs	r3, #10
 8000f78:	9302      	str	r3, [sp, #8]
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	9301      	str	r3, [sp, #4]
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	9300      	str	r3, [sp, #0]
 8000f82:	2301      	movs	r3, #1
 8000f84:	226c      	movs	r2, #108	; 0x6c
 8000f86:	213c      	movs	r1, #60	; 0x3c
 8000f88:	484f      	ldr	r0, [pc, #316]	; (80010c8 <main+0x520>)
 8000f8a:	f001 f873 	bl	8002074 <HAL_I2C_Mem_Read>
			int16_t magZ = (((magZm << 8) | magZl));
 8000f8e:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000f92:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 8000f96:	f993 3000 	ldrsb.w	r3, [r3]
 8000f9a:	021b      	lsls	r3, r3, #8
 8000f9c:	b21a      	sxth	r2, r3
 8000f9e:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000fa2:	f2a3 73f9 	subw	r3, r3, #2041	; 0x7f9
 8000fa6:	f993 3000 	ldrsb.w	r3, [r3]
 8000faa:	b21b      	sxth	r3, r3
 8000fac:	4313      	orrs	r3, r2
 8000fae:	f8a7 37e6 	strh.w	r3, [r7, #2022]	; 0x7e6

			//float mag_z = magZ * LSM303AGR_M_SENSITIVITY_Z_1_3Ga;
			float mag_z = magZ * sens;
 8000fb2:	f9b7 37e6 	ldrsh.w	r3, [r7, #2022]	; 0x7e6
 8000fb6:	ee07 3a90 	vmov	s15, r3
 8000fba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fbe:	f507 63ff 	add.w	r3, r7, #2040	; 0x7f8
 8000fc2:	ed93 7a00 	vldr	s14, [r3]
 8000fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fca:	f507 63fc 	add.w	r3, r7, #2016	; 0x7e0
 8000fce:	edc3 7a00 	vstr	s15, [r3]

			sprintf(buffer1, "magXm: %d, magXl: %d\r\nmagYm: %d, magYl: %d \r\nmagZm: %d, magZl: %d\r\n", magXm, magXl, magYm, magYl, magZm, magZl);
 8000fd2:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000fd6:	f2a3 73f4 	subw	r3, r3, #2036	; 0x7f4
 8000fda:	f993 3000 	ldrsb.w	r3, [r3]
 8000fde:	461d      	mov	r5, r3
 8000fe0:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000fe4:	f2a3 73f5 	subw	r3, r3, #2037	; 0x7f5
 8000fe8:	f993 3000 	ldrsb.w	r3, [r3]
 8000fec:	461e      	mov	r6, r3
 8000fee:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000ff2:	f2a3 73f6 	subw	r3, r3, #2038	; 0x7f6
 8000ff6:	f993 3000 	ldrsb.w	r3, [r3]
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8001000:	f2a3 73f7 	subw	r3, r3, #2039	; 0x7f7
 8001004:	f993 3000 	ldrsb.w	r3, [r3]
 8001008:	4619      	mov	r1, r3
 800100a:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 800100e:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 8001012:	f993 3000 	ldrsb.w	r3, [r3]
 8001016:	461c      	mov	r4, r3
 8001018:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 800101c:	f2a3 73f9 	subw	r3, r3, #2041	; 0x7f9
 8001020:	f993 3000 	ldrsb.w	r3, [r3]
 8001024:	f507 707e 	add.w	r0, r7, #1016	; 0x3f8
 8001028:	9303      	str	r3, [sp, #12]
 800102a:	9402      	str	r4, [sp, #8]
 800102c:	9101      	str	r1, [sp, #4]
 800102e:	9200      	str	r2, [sp, #0]
 8001030:	4633      	mov	r3, r6
 8001032:	462a      	mov	r2, r5
 8001034:	4925      	ldr	r1, [pc, #148]	; (80010cc <main+0x524>)
 8001036:	f004 fa09 	bl	800544c <siprintf>
			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 800103a:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff f8c6 	bl	80001d0 <strlen>
 8001044:	4603      	mov	r3, r0
 8001046:	b29a      	uxth	r2, r3
 8001048:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 800104c:	f04f 33ff 	mov.w	r3, #4294967295
 8001050:	481b      	ldr	r0, [pc, #108]	; (80010c0 <main+0x518>)
 8001052:	f003 f8eb 	bl	800422c <HAL_UART_Transmit>


			sprintf(buffer2, "MAGNOTOMETER magX = %.4f magY = %.4f magZ = %.4f\r\n", mag_x, mag_y, mag_z);
 8001056:	f507 63fe 	add.w	r3, r7, #2032	; 0x7f0
 800105a:	6818      	ldr	r0, [r3, #0]
 800105c:	f7ff fa74 	bl	8000548 <__aeabi_f2d>
 8001060:	4680      	mov	r8, r0
 8001062:	4689      	mov	r9, r1
 8001064:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 8001068:	6818      	ldr	r0, [r3, #0]
 800106a:	f7ff fa6d 	bl	8000548 <__aeabi_f2d>
 800106e:	4604      	mov	r4, r0
 8001070:	460d      	mov	r5, r1
 8001072:	f507 63fc 	add.w	r3, r7, #2016	; 0x7e0
 8001076:	6818      	ldr	r0, [r3, #0]
 8001078:	f7ff fa66 	bl	8000548 <__aeabi_f2d>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	f107 0010 	add.w	r0, r7, #16
 8001084:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001088:	e9cd 4500 	strd	r4, r5, [sp]
 800108c:	4642      	mov	r2, r8
 800108e:	464b      	mov	r3, r9
 8001090:	490f      	ldr	r1, [pc, #60]	; (80010d0 <main+0x528>)
 8001092:	f004 f9db 	bl	800544c <siprintf>
			//sprintf(buffer2, "magXm %d \r\n", magXm);
			HAL_UART_Transmit(&huart1, buffer2, strlen(buffer2), HAL_MAX_DELAY);
 8001096:	f107 0310 	add.w	r3, r7, #16
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff f898 	bl	80001d0 <strlen>
 80010a0:	4603      	mov	r3, r0
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	f107 0110 	add.w	r1, r7, #16
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ac:	4804      	ldr	r0, [pc, #16]	; (80010c0 <main+0x518>)
 80010ae:	f003 f8bd 	bl	800422c <HAL_UART_Transmit>
			HAL_Delay(1000);
 80010b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010b6:	f000 fb9d 	bl	80017f4 <HAL_Delay>
  		{
 80010ba:	e5f6      	b.n	8000caa <main+0x102>
 80010bc:	08007994 	.word	0x08007994
 80010c0:	2000024c 	.word	0x2000024c
 80010c4:	3a83126f 	.word	0x3a83126f
 80010c8:	200001f8 	.word	0x200001f8
 80010cc:	0800799c 	.word	0x0800799c
 80010d0:	080079e0 	.word	0x080079e0

080010d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b09e      	sub	sp, #120	; 0x78
 80010d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010da:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80010de:	2228      	movs	r2, #40	; 0x28
 80010e0:	2100      	movs	r1, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f003 fd40 	bl	8004b68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010f8:	463b      	mov	r3, r7
 80010fa:	223c      	movs	r2, #60	; 0x3c
 80010fc:	2100      	movs	r1, #0
 80010fe:	4618      	mov	r0, r3
 8001100:	f003 fd32 	bl	8004b68 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001104:	2303      	movs	r3, #3
 8001106:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001108:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800110c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800110e:	2300      	movs	r3, #0
 8001110:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001112:	2301      	movs	r3, #1
 8001114:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001116:	2310      	movs	r3, #16
 8001118:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111a:	2302      	movs	r3, #2
 800111c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800111e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001122:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001124:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001128:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800112a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800112e:	4618      	mov	r0, r3
 8001130:	f001 fc0a 	bl	8002948 <HAL_RCC_OscConfig>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800113a:	f000 f917 	bl	800136c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800113e:	230f      	movs	r3, #15
 8001140:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001142:	2302      	movs	r3, #2
 8001144:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001146:	2300      	movs	r3, #0
 8001148:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800114a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800114e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001154:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001158:	2101      	movs	r1, #1
 800115a:	4618      	mov	r0, r3
 800115c:	f002 fc32 	bl	80039c4 <HAL_RCC_ClockConfig>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001166:	f000 f901 	bl	800136c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800116a:	2321      	movs	r3, #33	; 0x21
 800116c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800116e:	2300      	movs	r3, #0
 8001170:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001172:	2300      	movs	r3, #0
 8001174:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001176:	463b      	mov	r3, r7
 8001178:	4618      	mov	r0, r3
 800117a:	f002 fe59 	bl	8003e30 <HAL_RCCEx_PeriphCLKConfig>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001184:	f000 f8f2 	bl	800136c <Error_Handler>
  }
}
 8001188:	bf00      	nop
 800118a:	3778      	adds	r7, #120	; 0x78
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001194:	4b1b      	ldr	r3, [pc, #108]	; (8001204 <MX_I2C1_Init+0x74>)
 8001196:	4a1c      	ldr	r2, [pc, #112]	; (8001208 <MX_I2C1_Init+0x78>)
 8001198:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800119a:	4b1a      	ldr	r3, [pc, #104]	; (8001204 <MX_I2C1_Init+0x74>)
 800119c:	4a1b      	ldr	r2, [pc, #108]	; (800120c <MX_I2C1_Init+0x7c>)
 800119e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011a0:	4b18      	ldr	r3, [pc, #96]	; (8001204 <MX_I2C1_Init+0x74>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011a6:	4b17      	ldr	r3, [pc, #92]	; (8001204 <MX_I2C1_Init+0x74>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011ac:	4b15      	ldr	r3, [pc, #84]	; (8001204 <MX_I2C1_Init+0x74>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011b2:	4b14      	ldr	r3, [pc, #80]	; (8001204 <MX_I2C1_Init+0x74>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011b8:	4b12      	ldr	r3, [pc, #72]	; (8001204 <MX_I2C1_Init+0x74>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_I2C1_Init+0x74>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <MX_I2C1_Init+0x74>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ca:	480e      	ldr	r0, [pc, #56]	; (8001204 <MX_I2C1_Init+0x74>)
 80011cc:	f000 fdae 	bl	8001d2c <HAL_I2C_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011d6:	f000 f8c9 	bl	800136c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011da:	2100      	movs	r1, #0
 80011dc:	4809      	ldr	r0, [pc, #36]	; (8001204 <MX_I2C1_Init+0x74>)
 80011de:	f001 fb1b 	bl	8002818 <HAL_I2CEx_ConfigAnalogFilter>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011e8:	f000 f8c0 	bl	800136c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011ec:	2100      	movs	r1, #0
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <MX_I2C1_Init+0x74>)
 80011f0:	f001 fb5d 	bl	80028ae <HAL_I2CEx_ConfigDigitalFilter>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011fa:	f000 f8b7 	bl	800136c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	200001f8 	.word	0x200001f8
 8001208:	40005400 	.word	0x40005400
 800120c:	2000090e 	.word	0x2000090e

08001210 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001214:	4b14      	ldr	r3, [pc, #80]	; (8001268 <MX_USART1_UART_Init+0x58>)
 8001216:	4a15      	ldr	r2, [pc, #84]	; (800126c <MX_USART1_UART_Init+0x5c>)
 8001218:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800121a:	4b13      	ldr	r3, [pc, #76]	; (8001268 <MX_USART1_UART_Init+0x58>)
 800121c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001220:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001222:	4b11      	ldr	r3, [pc, #68]	; (8001268 <MX_USART1_UART_Init+0x58>)
 8001224:	2200      	movs	r2, #0
 8001226:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <MX_USART1_UART_Init+0x58>)
 800122a:	2200      	movs	r2, #0
 800122c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800122e:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <MX_USART1_UART_Init+0x58>)
 8001230:	2200      	movs	r2, #0
 8001232:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <MX_USART1_UART_Init+0x58>)
 8001236:	220c      	movs	r2, #12
 8001238:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800123a:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <MX_USART1_UART_Init+0x58>)
 800123c:	2200      	movs	r2, #0
 800123e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <MX_USART1_UART_Init+0x58>)
 8001242:	2200      	movs	r2, #0
 8001244:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001246:	4b08      	ldr	r3, [pc, #32]	; (8001268 <MX_USART1_UART_Init+0x58>)
 8001248:	2200      	movs	r2, #0
 800124a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <MX_USART1_UART_Init+0x58>)
 800124e:	2200      	movs	r2, #0
 8001250:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001252:	4805      	ldr	r0, [pc, #20]	; (8001268 <MX_USART1_UART_Init+0x58>)
 8001254:	f002 ff9c 	bl	8004190 <HAL_UART_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800125e:	f000 f885 	bl	800136c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	2000024c 	.word	0x2000024c
 800126c:	40013800 	.word	0x40013800

08001270 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08a      	sub	sp, #40	; 0x28
 8001274:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001276:	f107 0314 	add.w	r3, r7, #20
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]
 8001280:	609a      	str	r2, [r3, #8]
 8001282:	60da      	str	r2, [r3, #12]
 8001284:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001286:	4b37      	ldr	r3, [pc, #220]	; (8001364 <MX_GPIO_Init+0xf4>)
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	4a36      	ldr	r2, [pc, #216]	; (8001364 <MX_GPIO_Init+0xf4>)
 800128c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001290:	6153      	str	r3, [r2, #20]
 8001292:	4b34      	ldr	r3, [pc, #208]	; (8001364 <MX_GPIO_Init+0xf4>)
 8001294:	695b      	ldr	r3, [r3, #20]
 8001296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800129e:	4b31      	ldr	r3, [pc, #196]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012a0:	695b      	ldr	r3, [r3, #20]
 80012a2:	4a30      	ldr	r2, [pc, #192]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80012a8:	6153      	str	r3, [r2, #20]
 80012aa:	4b2e      	ldr	r3, [pc, #184]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012b6:	4b2b      	ldr	r3, [pc, #172]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012b8:	695b      	ldr	r3, [r3, #20]
 80012ba:	4a2a      	ldr	r2, [pc, #168]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012c0:	6153      	str	r3, [r2, #20]
 80012c2:	4b28      	ldr	r3, [pc, #160]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012c4:	695b      	ldr	r3, [r3, #20]
 80012c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ca:	60bb      	str	r3, [r7, #8]
 80012cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ce:	4b25      	ldr	r3, [pc, #148]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	4a24      	ldr	r2, [pc, #144]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012d8:	6153      	str	r3, [r2, #20]
 80012da:	4b22      	ldr	r3, [pc, #136]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012dc:	695b      	ldr	r3, [r3, #20]
 80012de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e6:	4b1f      	ldr	r3, [pc, #124]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012e8:	695b      	ldr	r3, [r3, #20]
 80012ea:	4a1e      	ldr	r2, [pc, #120]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012f0:	6153      	str	r3, [r2, #20]
 80012f2:	4b1c      	ldr	r3, [pc, #112]	; (8001364 <MX_GPIO_Init+0xf4>)
 80012f4:	695b      	ldr	r3, [r3, #20]
 80012f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012fa:	603b      	str	r3, [r7, #0]
 80012fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80012fe:	2200      	movs	r2, #0
 8001300:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001304:	4818      	ldr	r0, [pc, #96]	; (8001368 <MX_GPIO_Init+0xf8>)
 8001306:	f000 fcf9 	bl	8001cfc <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 800130a:	2337      	movs	r3, #55	; 0x37
 800130c:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800130e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001312:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001318:	f107 0314 	add.w	r3, r7, #20
 800131c:	4619      	mov	r1, r3
 800131e:	4812      	ldr	r0, [pc, #72]	; (8001368 <MX_GPIO_Init+0xf8>)
 8001320:	f000 fb72 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001324:	f64f 7308 	movw	r3, #65288	; 0xff08
 8001328:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132a:	2301      	movs	r3, #1
 800132c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
 8001330:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001332:	2300      	movs	r3, #0
 8001334:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	4619      	mov	r1, r3
 800133c:	480a      	ldr	r0, [pc, #40]	; (8001368 <MX_GPIO_Init+0xf8>)
 800133e:	f000 fb63 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001342:	2301      	movs	r3, #1
 8001344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800134e:	f107 0314 	add.w	r3, r7, #20
 8001352:	4619      	mov	r1, r3
 8001354:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001358:	f000 fb56 	bl	8001a08 <HAL_GPIO_Init>

}
 800135c:	bf00      	nop
 800135e:	3728      	adds	r7, #40	; 0x28
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40021000 	.word	0x40021000
 8001368:	48001000 	.word	0x48001000

0800136c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001370:	b672      	cpsid	i
}
 8001372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001374:	e7fe      	b.n	8001374 <Error_Handler+0x8>
	...

08001378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137e:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <HAL_MspInit+0x44>)
 8001380:	699b      	ldr	r3, [r3, #24]
 8001382:	4a0e      	ldr	r2, [pc, #56]	; (80013bc <HAL_MspInit+0x44>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	6193      	str	r3, [r2, #24]
 800138a:	4b0c      	ldr	r3, [pc, #48]	; (80013bc <HAL_MspInit+0x44>)
 800138c:	699b      	ldr	r3, [r3, #24]
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001396:	4b09      	ldr	r3, [pc, #36]	; (80013bc <HAL_MspInit+0x44>)
 8001398:	69db      	ldr	r3, [r3, #28]
 800139a:	4a08      	ldr	r2, [pc, #32]	; (80013bc <HAL_MspInit+0x44>)
 800139c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a0:	61d3      	str	r3, [r2, #28]
 80013a2:	4b06      	ldr	r3, [pc, #24]	; (80013bc <HAL_MspInit+0x44>)
 80013a4:	69db      	ldr	r3, [r3, #28]
 80013a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013aa:	603b      	str	r3, [r7, #0]
 80013ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013ae:	2007      	movs	r0, #7
 80013b0:	f000 faf6 	bl	80019a0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b4:	bf00      	nop
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	40021000 	.word	0x40021000

080013c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	; 0x28
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a17      	ldr	r2, [pc, #92]	; (800143c <HAL_I2C_MspInit+0x7c>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d127      	bne.n	8001432 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e2:	4b17      	ldr	r3, [pc, #92]	; (8001440 <HAL_I2C_MspInit+0x80>)
 80013e4:	695b      	ldr	r3, [r3, #20]
 80013e6:	4a16      	ldr	r2, [pc, #88]	; (8001440 <HAL_I2C_MspInit+0x80>)
 80013e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013ec:	6153      	str	r3, [r2, #20]
 80013ee:	4b14      	ldr	r3, [pc, #80]	; (8001440 <HAL_I2C_MspInit+0x80>)
 80013f0:	695b      	ldr	r3, [r3, #20]
 80013f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80013fa:	23c0      	movs	r3, #192	; 0xc0
 80013fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013fe:	2312      	movs	r3, #18
 8001400:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001402:	2301      	movs	r3, #1
 8001404:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001406:	2303      	movs	r3, #3
 8001408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800140a:	2304      	movs	r3, #4
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140e:	f107 0314 	add.w	r3, r7, #20
 8001412:	4619      	mov	r1, r3
 8001414:	480b      	ldr	r0, [pc, #44]	; (8001444 <HAL_I2C_MspInit+0x84>)
 8001416:	f000 faf7 	bl	8001a08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800141a:	4b09      	ldr	r3, [pc, #36]	; (8001440 <HAL_I2C_MspInit+0x80>)
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	4a08      	ldr	r2, [pc, #32]	; (8001440 <HAL_I2C_MspInit+0x80>)
 8001420:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001424:	61d3      	str	r3, [r2, #28]
 8001426:	4b06      	ldr	r3, [pc, #24]	; (8001440 <HAL_I2C_MspInit+0x80>)
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001432:	bf00      	nop
 8001434:	3728      	adds	r7, #40	; 0x28
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40005400 	.word	0x40005400
 8001440:	40021000 	.word	0x40021000
 8001444:	48000400 	.word	0x48000400

08001448 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b08a      	sub	sp, #40	; 0x28
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
 800145e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a17      	ldr	r2, [pc, #92]	; (80014c4 <HAL_UART_MspInit+0x7c>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d127      	bne.n	80014ba <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800146a:	4b17      	ldr	r3, [pc, #92]	; (80014c8 <HAL_UART_MspInit+0x80>)
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	4a16      	ldr	r2, [pc, #88]	; (80014c8 <HAL_UART_MspInit+0x80>)
 8001470:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001474:	6193      	str	r3, [r2, #24]
 8001476:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <HAL_UART_MspInit+0x80>)
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001482:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <HAL_UART_MspInit+0x80>)
 8001484:	695b      	ldr	r3, [r3, #20]
 8001486:	4a10      	ldr	r2, [pc, #64]	; (80014c8 <HAL_UART_MspInit+0x80>)
 8001488:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800148c:	6153      	str	r3, [r2, #20]
 800148e:	4b0e      	ldr	r3, [pc, #56]	; (80014c8 <HAL_UART_MspInit+0x80>)
 8001490:	695b      	ldr	r3, [r3, #20]
 8001492:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800149a:	2330      	movs	r3, #48	; 0x30
 800149c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149e:	2302      	movs	r3, #2
 80014a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a6:	2303      	movs	r3, #3
 80014a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014aa:	2307      	movs	r3, #7
 80014ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	4619      	mov	r1, r3
 80014b4:	4805      	ldr	r0, [pc, #20]	; (80014cc <HAL_UART_MspInit+0x84>)
 80014b6:	f000 faa7 	bl	8001a08 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80014ba:	bf00      	nop
 80014bc:	3728      	adds	r7, #40	; 0x28
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40013800 	.word	0x40013800
 80014c8:	40021000 	.word	0x40021000
 80014cc:	48000800 	.word	0x48000800

080014d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014d4:	e7fe      	b.n	80014d4 <NMI_Handler+0x4>

080014d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014da:	e7fe      	b.n	80014da <HardFault_Handler+0x4>

080014dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <MemManage_Handler+0x4>

080014e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014e6:	e7fe      	b.n	80014e6 <BusFault_Handler+0x4>

080014e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014ec:	e7fe      	b.n	80014ec <UsageFault_Handler+0x4>

080014ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800151c:	f000 f94a 	bl	80017b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}

08001524 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  return 1;
 8001528:	2301      	movs	r3, #1
}
 800152a:	4618      	mov	r0, r3
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <_kill>:

int _kill(int pid, int sig)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800153e:	f003 fae9 	bl	8004b14 <__errno>
 8001542:	4603      	mov	r3, r0
 8001544:	2216      	movs	r2, #22
 8001546:	601a      	str	r2, [r3, #0]
  return -1;
 8001548:	f04f 33ff 	mov.w	r3, #4294967295
}
 800154c:	4618      	mov	r0, r3
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <_exit>:

void _exit (int status)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800155c:	f04f 31ff 	mov.w	r1, #4294967295
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff ffe7 	bl	8001534 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001566:	e7fe      	b.n	8001566 <_exit+0x12>

08001568 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	e00a      	b.n	8001590 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800157a:	f3af 8000 	nop.w
 800157e:	4601      	mov	r1, r0
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	1c5a      	adds	r2, r3, #1
 8001584:	60ba      	str	r2, [r7, #8]
 8001586:	b2ca      	uxtb	r2, r1
 8001588:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	3301      	adds	r3, #1
 800158e:	617b      	str	r3, [r7, #20]
 8001590:	697a      	ldr	r2, [r7, #20]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	429a      	cmp	r2, r3
 8001596:	dbf0      	blt.n	800157a <_read+0x12>
  }

  return len;
 8001598:	687b      	ldr	r3, [r7, #4]
}
 800159a:	4618      	mov	r0, r3
 800159c:	3718      	adds	r7, #24
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b086      	sub	sp, #24
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	60f8      	str	r0, [r7, #12]
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
 80015b2:	e009      	b.n	80015c8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	1c5a      	adds	r2, r3, #1
 80015b8:	60ba      	str	r2, [r7, #8]
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	4618      	mov	r0, r3
 80015be:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	3301      	adds	r3, #1
 80015c6:	617b      	str	r3, [r7, #20]
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	dbf1      	blt.n	80015b4 <_write+0x12>
  }
  return len;
 80015d0:	687b      	ldr	r3, [r7, #4]
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3718      	adds	r7, #24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <_close>:

int _close(int file)
{
 80015da:	b480      	push	{r7}
 80015dc:	b083      	sub	sp, #12
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015f2:	b480      	push	{r7}
 80015f4:	b083      	sub	sp, #12
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
 80015fa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001602:	605a      	str	r2, [r3, #4]
  return 0;
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <_isatty>:

int _isatty(int file)
{
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800161a:	2301      	movs	r3, #1
}
 800161c:	4618      	mov	r0, r3
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	60b9      	str	r1, [r7, #8]
 8001632:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	3714      	adds	r7, #20
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
	...

08001644 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800164c:	4a14      	ldr	r2, [pc, #80]	; (80016a0 <_sbrk+0x5c>)
 800164e:	4b15      	ldr	r3, [pc, #84]	; (80016a4 <_sbrk+0x60>)
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001658:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <_sbrk+0x64>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d102      	bne.n	8001666 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001660:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <_sbrk+0x64>)
 8001662:	4a12      	ldr	r2, [pc, #72]	; (80016ac <_sbrk+0x68>)
 8001664:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001666:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <_sbrk+0x64>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	429a      	cmp	r2, r3
 8001672:	d207      	bcs.n	8001684 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001674:	f003 fa4e 	bl	8004b14 <__errno>
 8001678:	4603      	mov	r3, r0
 800167a:	220c      	movs	r2, #12
 800167c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800167e:	f04f 33ff 	mov.w	r3, #4294967295
 8001682:	e009      	b.n	8001698 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001684:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <_sbrk+0x64>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800168a:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <_sbrk+0x64>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4413      	add	r3, r2
 8001692:	4a05      	ldr	r2, [pc, #20]	; (80016a8 <_sbrk+0x64>)
 8001694:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001696:	68fb      	ldr	r3, [r7, #12]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	2000a000 	.word	0x2000a000
 80016a4:	00000400 	.word	0x00000400
 80016a8:	200002d4 	.word	0x200002d4
 80016ac:	200002f0 	.word	0x200002f0

080016b0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <SystemInit+0x20>)
 80016b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016ba:	4a05      	ldr	r2, [pc, #20]	; (80016d0 <SystemInit+0x20>)
 80016bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	e000ed00 	.word	0xe000ed00

080016d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800170c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80016d8:	f7ff ffea 	bl	80016b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016dc:	480c      	ldr	r0, [pc, #48]	; (8001710 <LoopForever+0x6>)
  ldr r1, =_edata
 80016de:	490d      	ldr	r1, [pc, #52]	; (8001714 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016e0:	4a0d      	ldr	r2, [pc, #52]	; (8001718 <LoopForever+0xe>)
  movs r3, #0
 80016e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e4:	e002      	b.n	80016ec <LoopCopyDataInit>

080016e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ea:	3304      	adds	r3, #4

080016ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f0:	d3f9      	bcc.n	80016e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016f2:	4a0a      	ldr	r2, [pc, #40]	; (800171c <LoopForever+0x12>)
  ldr r4, =_ebss
 80016f4:	4c0a      	ldr	r4, [pc, #40]	; (8001720 <LoopForever+0x16>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f8:	e001      	b.n	80016fe <LoopFillZerobss>

080016fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016fc:	3204      	adds	r2, #4

080016fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001700:	d3fb      	bcc.n	80016fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001702:	f003 fa0d 	bl	8004b20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001706:	f7ff fa4f 	bl	8000ba8 <main>

0800170a <LoopForever>:

LoopForever:
    b LoopForever
 800170a:	e7fe      	b.n	800170a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800170c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001710:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001714:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001718:	08007e2c 	.word	0x08007e2c
  ldr r2, =_sbss
 800171c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001720:	200002ec 	.word	0x200002ec

08001724 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001724:	e7fe      	b.n	8001724 <ADC1_2_IRQHandler>
	...

08001728 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800172c:	4b08      	ldr	r3, [pc, #32]	; (8001750 <HAL_Init+0x28>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a07      	ldr	r2, [pc, #28]	; (8001750 <HAL_Init+0x28>)
 8001732:	f043 0310 	orr.w	r3, r3, #16
 8001736:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001738:	2003      	movs	r0, #3
 800173a:	f000 f931 	bl	80019a0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800173e:	2000      	movs	r0, #0
 8001740:	f000 f808 	bl	8001754 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001744:	f7ff fe18 	bl	8001378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40022000 	.word	0x40022000

08001754 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800175c:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <HAL_InitTick+0x54>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4b12      	ldr	r3, [pc, #72]	; (80017ac <HAL_InitTick+0x58>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	4619      	mov	r1, r3
 8001766:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800176a:	fbb3 f3f1 	udiv	r3, r3, r1
 800176e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001772:	4618      	mov	r0, r3
 8001774:	f000 f93b 	bl	80019ee <HAL_SYSTICK_Config>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e00e      	b.n	80017a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2b0f      	cmp	r3, #15
 8001786:	d80a      	bhi.n	800179e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001788:	2200      	movs	r2, #0
 800178a:	6879      	ldr	r1, [r7, #4]
 800178c:	f04f 30ff 	mov.w	r0, #4294967295
 8001790:	f000 f911 	bl	80019b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001794:	4a06      	ldr	r2, [pc, #24]	; (80017b0 <HAL_InitTick+0x5c>)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800179a:	2300      	movs	r3, #0
 800179c:	e000      	b.n	80017a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3708      	adds	r7, #8
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20000000 	.word	0x20000000
 80017ac:	20000008 	.word	0x20000008
 80017b0:	20000004 	.word	0x20000004

080017b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017b8:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <HAL_IncTick+0x20>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	461a      	mov	r2, r3
 80017be:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <HAL_IncTick+0x24>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4413      	add	r3, r2
 80017c4:	4a04      	ldr	r2, [pc, #16]	; (80017d8 <HAL_IncTick+0x24>)
 80017c6:	6013      	str	r3, [r2, #0]
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	20000008 	.word	0x20000008
 80017d8:	200002d8 	.word	0x200002d8

080017dc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  return uwTick;  
 80017e0:	4b03      	ldr	r3, [pc, #12]	; (80017f0 <HAL_GetTick+0x14>)
 80017e2:	681b      	ldr	r3, [r3, #0]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	200002d8 	.word	0x200002d8

080017f4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017fc:	f7ff ffee 	bl	80017dc <HAL_GetTick>
 8001800:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800180c:	d005      	beq.n	800181a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800180e:	4b0a      	ldr	r3, [pc, #40]	; (8001838 <HAL_Delay+0x44>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	461a      	mov	r2, r3
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	4413      	add	r3, r2
 8001818:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800181a:	bf00      	nop
 800181c:	f7ff ffde 	bl	80017dc <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	68fa      	ldr	r2, [r7, #12]
 8001828:	429a      	cmp	r2, r3
 800182a:	d8f7      	bhi.n	800181c <HAL_Delay+0x28>
  {
  }
}
 800182c:	bf00      	nop
 800182e:	bf00      	nop
 8001830:	3710      	adds	r7, #16
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000008 	.word	0x20000008

0800183c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <__NVIC_SetPriorityGrouping+0x44>)
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001852:	68ba      	ldr	r2, [r7, #8]
 8001854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001858:	4013      	ands	r3, r2
 800185a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800186c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800186e:	4a04      	ldr	r2, [pc, #16]	; (8001880 <__NVIC_SetPriorityGrouping+0x44>)
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	60d3      	str	r3, [r2, #12]
}
 8001874:	bf00      	nop
 8001876:	3714      	adds	r7, #20
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	e000ed00 	.word	0xe000ed00

08001884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001888:	4b04      	ldr	r3, [pc, #16]	; (800189c <__NVIC_GetPriorityGrouping+0x18>)
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	0a1b      	lsrs	r3, r3, #8
 800188e:	f003 0307 	and.w	r3, r3, #7
}
 8001892:	4618      	mov	r0, r3
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr
 800189c:	e000ed00 	.word	0xe000ed00

080018a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	6039      	str	r1, [r7, #0]
 80018aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	db0a      	blt.n	80018ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	b2da      	uxtb	r2, r3
 80018b8:	490c      	ldr	r1, [pc, #48]	; (80018ec <__NVIC_SetPriority+0x4c>)
 80018ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018be:	0112      	lsls	r2, r2, #4
 80018c0:	b2d2      	uxtb	r2, r2
 80018c2:	440b      	add	r3, r1
 80018c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018c8:	e00a      	b.n	80018e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	b2da      	uxtb	r2, r3
 80018ce:	4908      	ldr	r1, [pc, #32]	; (80018f0 <__NVIC_SetPriority+0x50>)
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	f003 030f 	and.w	r3, r3, #15
 80018d6:	3b04      	subs	r3, #4
 80018d8:	0112      	lsls	r2, r2, #4
 80018da:	b2d2      	uxtb	r2, r2
 80018dc:	440b      	add	r3, r1
 80018de:	761a      	strb	r2, [r3, #24]
}
 80018e0:	bf00      	nop
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	e000e100 	.word	0xe000e100
 80018f0:	e000ed00 	.word	0xe000ed00

080018f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b089      	sub	sp, #36	; 0x24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f003 0307 	and.w	r3, r3, #7
 8001906:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	f1c3 0307 	rsb	r3, r3, #7
 800190e:	2b04      	cmp	r3, #4
 8001910:	bf28      	it	cs
 8001912:	2304      	movcs	r3, #4
 8001914:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	3304      	adds	r3, #4
 800191a:	2b06      	cmp	r3, #6
 800191c:	d902      	bls.n	8001924 <NVIC_EncodePriority+0x30>
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	3b03      	subs	r3, #3
 8001922:	e000      	b.n	8001926 <NVIC_EncodePriority+0x32>
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001928:	f04f 32ff 	mov.w	r2, #4294967295
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	43da      	mvns	r2, r3
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	401a      	ands	r2, r3
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800193c:	f04f 31ff 	mov.w	r1, #4294967295
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	fa01 f303 	lsl.w	r3, r1, r3
 8001946:	43d9      	mvns	r1, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800194c:	4313      	orrs	r3, r2
         );
}
 800194e:	4618      	mov	r0, r3
 8001950:	3724      	adds	r7, #36	; 0x24
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
	...

0800195c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	3b01      	subs	r3, #1
 8001968:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800196c:	d301      	bcc.n	8001972 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800196e:	2301      	movs	r3, #1
 8001970:	e00f      	b.n	8001992 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001972:	4a0a      	ldr	r2, [pc, #40]	; (800199c <SysTick_Config+0x40>)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3b01      	subs	r3, #1
 8001978:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800197a:	210f      	movs	r1, #15
 800197c:	f04f 30ff 	mov.w	r0, #4294967295
 8001980:	f7ff ff8e 	bl	80018a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001984:	4b05      	ldr	r3, [pc, #20]	; (800199c <SysTick_Config+0x40>)
 8001986:	2200      	movs	r2, #0
 8001988:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800198a:	4b04      	ldr	r3, [pc, #16]	; (800199c <SysTick_Config+0x40>)
 800198c:	2207      	movs	r2, #7
 800198e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	e000e010 	.word	0xe000e010

080019a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f7ff ff47 	bl	800183c <__NVIC_SetPriorityGrouping>
}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b086      	sub	sp, #24
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	4603      	mov	r3, r0
 80019be:	60b9      	str	r1, [r7, #8]
 80019c0:	607a      	str	r2, [r7, #4]
 80019c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019c8:	f7ff ff5c 	bl	8001884 <__NVIC_GetPriorityGrouping>
 80019cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	68b9      	ldr	r1, [r7, #8]
 80019d2:	6978      	ldr	r0, [r7, #20]
 80019d4:	f7ff ff8e 	bl	80018f4 <NVIC_EncodePriority>
 80019d8:	4602      	mov	r2, r0
 80019da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019de:	4611      	mov	r1, r2
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff ff5d 	bl	80018a0 <__NVIC_SetPriority>
}
 80019e6:	bf00      	nop
 80019e8:	3718      	adds	r7, #24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b082      	sub	sp, #8
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7ff ffb0 	bl	800195c <SysTick_Config>
 80019fc:	4603      	mov	r3, r0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
	...

08001a08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b087      	sub	sp, #28
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a12:	2300      	movs	r3, #0
 8001a14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a16:	e154      	b.n	8001cc2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	fa01 f303 	lsl.w	r3, r1, r3
 8001a24:	4013      	ands	r3, r2
 8001a26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	f000 8146 	beq.w	8001cbc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f003 0303 	and.w	r3, r3, #3
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d005      	beq.n	8001a48 <HAL_GPIO_Init+0x40>
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d130      	bne.n	8001aaa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	2203      	movs	r2, #3
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	68da      	ldr	r2, [r3, #12]
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	693a      	ldr	r2, [r7, #16]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a7e:	2201      	movs	r2, #1
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	fa02 f303 	lsl.w	r3, r2, r3
 8001a86:	43db      	mvns	r3, r3
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	091b      	lsrs	r3, r3, #4
 8001a94:	f003 0201 	and.w	r2, r3, #1
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f003 0303 	and.w	r3, r3, #3
 8001ab2:	2b03      	cmp	r3, #3
 8001ab4:	d017      	beq.n	8001ae6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	2203      	movs	r2, #3
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	43db      	mvns	r3, r3
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	4013      	ands	r3, r2
 8001acc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	689a      	ldr	r2, [r3, #8]
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	693a      	ldr	r2, [r7, #16]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f003 0303 	and.w	r3, r3, #3
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d123      	bne.n	8001b3a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	08da      	lsrs	r2, r3, #3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	3208      	adds	r2, #8
 8001afa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001afe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	220f      	movs	r2, #15
 8001b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	4013      	ands	r3, r2
 8001b14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	691a      	ldr	r2, [r3, #16]
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	f003 0307 	and.w	r3, r3, #7
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	08da      	lsrs	r2, r3, #3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3208      	adds	r2, #8
 8001b34:	6939      	ldr	r1, [r7, #16]
 8001b36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	2203      	movs	r2, #3
 8001b46:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4a:	43db      	mvns	r3, r3
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f003 0203 	and.w	r2, r3, #3
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	f000 80a0 	beq.w	8001cbc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7c:	4b58      	ldr	r3, [pc, #352]	; (8001ce0 <HAL_GPIO_Init+0x2d8>)
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	4a57      	ldr	r2, [pc, #348]	; (8001ce0 <HAL_GPIO_Init+0x2d8>)
 8001b82:	f043 0301 	orr.w	r3, r3, #1
 8001b86:	6193      	str	r3, [r2, #24]
 8001b88:	4b55      	ldr	r3, [pc, #340]	; (8001ce0 <HAL_GPIO_Init+0x2d8>)
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	f003 0301 	and.w	r3, r3, #1
 8001b90:	60bb      	str	r3, [r7, #8]
 8001b92:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b94:	4a53      	ldr	r2, [pc, #332]	; (8001ce4 <HAL_GPIO_Init+0x2dc>)
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	089b      	lsrs	r3, r3, #2
 8001b9a:	3302      	adds	r3, #2
 8001b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f003 0303 	and.w	r3, r3, #3
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	220f      	movs	r2, #15
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001bbe:	d019      	beq.n	8001bf4 <HAL_GPIO_Init+0x1ec>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4a49      	ldr	r2, [pc, #292]	; (8001ce8 <HAL_GPIO_Init+0x2e0>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d013      	beq.n	8001bf0 <HAL_GPIO_Init+0x1e8>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4a48      	ldr	r2, [pc, #288]	; (8001cec <HAL_GPIO_Init+0x2e4>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d00d      	beq.n	8001bec <HAL_GPIO_Init+0x1e4>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4a47      	ldr	r2, [pc, #284]	; (8001cf0 <HAL_GPIO_Init+0x2e8>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d007      	beq.n	8001be8 <HAL_GPIO_Init+0x1e0>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a46      	ldr	r2, [pc, #280]	; (8001cf4 <HAL_GPIO_Init+0x2ec>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d101      	bne.n	8001be4 <HAL_GPIO_Init+0x1dc>
 8001be0:	2304      	movs	r3, #4
 8001be2:	e008      	b.n	8001bf6 <HAL_GPIO_Init+0x1ee>
 8001be4:	2305      	movs	r3, #5
 8001be6:	e006      	b.n	8001bf6 <HAL_GPIO_Init+0x1ee>
 8001be8:	2303      	movs	r3, #3
 8001bea:	e004      	b.n	8001bf6 <HAL_GPIO_Init+0x1ee>
 8001bec:	2302      	movs	r3, #2
 8001bee:	e002      	b.n	8001bf6 <HAL_GPIO_Init+0x1ee>
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e000      	b.n	8001bf6 <HAL_GPIO_Init+0x1ee>
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	697a      	ldr	r2, [r7, #20]
 8001bf8:	f002 0203 	and.w	r2, r2, #3
 8001bfc:	0092      	lsls	r2, r2, #2
 8001bfe:	4093      	lsls	r3, r2
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c06:	4937      	ldr	r1, [pc, #220]	; (8001ce4 <HAL_GPIO_Init+0x2dc>)
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	089b      	lsrs	r3, r3, #2
 8001c0c:	3302      	adds	r3, #2
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c14:	4b38      	ldr	r3, [pc, #224]	; (8001cf8 <HAL_GPIO_Init+0x2f0>)
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	4013      	ands	r3, r2
 8001c22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d003      	beq.n	8001c38 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c38:	4a2f      	ldr	r2, [pc, #188]	; (8001cf8 <HAL_GPIO_Init+0x2f0>)
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c3e:	4b2e      	ldr	r3, [pc, #184]	; (8001cf8 <HAL_GPIO_Init+0x2f0>)
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	43db      	mvns	r3, r3
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d003      	beq.n	8001c62 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c62:	4a25      	ldr	r2, [pc, #148]	; (8001cf8 <HAL_GPIO_Init+0x2f0>)
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c68:	4b23      	ldr	r3, [pc, #140]	; (8001cf8 <HAL_GPIO_Init+0x2f0>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	43db      	mvns	r3, r3
 8001c72:	693a      	ldr	r2, [r7, #16]
 8001c74:	4013      	ands	r3, r2
 8001c76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d003      	beq.n	8001c8c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c8c:	4a1a      	ldr	r2, [pc, #104]	; (8001cf8 <HAL_GPIO_Init+0x2f0>)
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c92:	4b19      	ldr	r3, [pc, #100]	; (8001cf8 <HAL_GPIO_Init+0x2f0>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	693a      	ldr	r2, [r7, #16]
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d003      	beq.n	8001cb6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001cb6:	4a10      	ldr	r2, [pc, #64]	; (8001cf8 <HAL_GPIO_Init+0x2f0>)
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	f47f aea3 	bne.w	8001a18 <HAL_GPIO_Init+0x10>
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	bf00      	nop
 8001cd6:	371c      	adds	r7, #28
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	40010000 	.word	0x40010000
 8001ce8:	48000400 	.word	0x48000400
 8001cec:	48000800 	.word	0x48000800
 8001cf0:	48000c00 	.word	0x48000c00
 8001cf4:	48001000 	.word	0x48001000
 8001cf8:	40010400 	.word	0x40010400

08001cfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	460b      	mov	r3, r1
 8001d06:	807b      	strh	r3, [r7, #2]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d0c:	787b      	ldrb	r3, [r7, #1]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d12:	887a      	ldrh	r2, [r7, #2]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d18:	e002      	b.n	8001d20 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d1a:	887a      	ldrh	r2, [r7, #2]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d101      	bne.n	8001d3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e081      	b.n	8001e42 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d106      	bne.n	8001d58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff fb34 	bl	80013c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2224      	movs	r2, #36	; 0x24
 8001d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f022 0201 	bic.w	r2, r2, #1
 8001d6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685a      	ldr	r2, [r3, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d7c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	689a      	ldr	r2, [r3, #8]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d8c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d107      	bne.n	8001da6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	689a      	ldr	r2, [r3, #8]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001da2:	609a      	str	r2, [r3, #8]
 8001da4:	e006      	b.n	8001db4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	689a      	ldr	r2, [r3, #8]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001db2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d104      	bne.n	8001dc6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001dc4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6812      	ldr	r2, [r2, #0]
 8001dd0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dd8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001de8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	691a      	ldr	r2, [r3, #16]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	699b      	ldr	r3, [r3, #24]
 8001dfa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	430a      	orrs	r2, r1
 8001e02:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	69d9      	ldr	r1, [r3, #28]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6a1a      	ldr	r2, [r3, #32]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	430a      	orrs	r2, r1
 8001e12:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f042 0201 	orr.w	r2, r2, #1
 8001e22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2200      	movs	r2, #0
 8001e28:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2220      	movs	r2, #32
 8001e2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2200      	movs	r2, #0
 8001e36:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
	...

08001e4c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b088      	sub	sp, #32
 8001e50:	af02      	add	r7, sp, #8
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	4608      	mov	r0, r1
 8001e56:	4611      	mov	r1, r2
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	817b      	strh	r3, [r7, #10]
 8001e5e:	460b      	mov	r3, r1
 8001e60:	813b      	strh	r3, [r7, #8]
 8001e62:	4613      	mov	r3, r2
 8001e64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b20      	cmp	r3, #32
 8001e70:	f040 80f9 	bne.w	8002066 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e74:	6a3b      	ldr	r3, [r7, #32]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d002      	beq.n	8001e80 <HAL_I2C_Mem_Write+0x34>
 8001e7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d105      	bne.n	8001e8c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e86:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e0ed      	b.n	8002068 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d101      	bne.n	8001e9a <HAL_I2C_Mem_Write+0x4e>
 8001e96:	2302      	movs	r3, #2
 8001e98:	e0e6      	b.n	8002068 <HAL_I2C_Mem_Write+0x21c>
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ea2:	f7ff fc9b 	bl	80017dc <HAL_GetTick>
 8001ea6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	9300      	str	r3, [sp, #0]
 8001eac:	2319      	movs	r3, #25
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001eb4:	68f8      	ldr	r0, [r7, #12]
 8001eb6:	f000 fac3 	bl	8002440 <I2C_WaitOnFlagUntilTimeout>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e0d1      	b.n	8002068 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2221      	movs	r2, #33	; 0x21
 8001ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2240      	movs	r2, #64	; 0x40
 8001ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6a3a      	ldr	r2, [r7, #32]
 8001ede:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001ee4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001eec:	88f8      	ldrh	r0, [r7, #6]
 8001eee:	893a      	ldrh	r2, [r7, #8]
 8001ef0:	8979      	ldrh	r1, [r7, #10]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	9301      	str	r3, [sp, #4]
 8001ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ef8:	9300      	str	r3, [sp, #0]
 8001efa:	4603      	mov	r3, r0
 8001efc:	68f8      	ldr	r0, [r7, #12]
 8001efe:	f000 f9d3 	bl	80022a8 <I2C_RequestMemoryWrite>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d005      	beq.n	8001f14 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e0a9      	b.n	8002068 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	2bff      	cmp	r3, #255	; 0xff
 8001f1c:	d90e      	bls.n	8001f3c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	22ff      	movs	r2, #255	; 0xff
 8001f22:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f28:	b2da      	uxtb	r2, r3
 8001f2a:	8979      	ldrh	r1, [r7, #10]
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	9300      	str	r3, [sp, #0]
 8001f30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	f000 fc3d 	bl	80027b4 <I2C_TransferConfig>
 8001f3a:	e00f      	b.n	8001f5c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f4a:	b2da      	uxtb	r2, r3
 8001f4c:	8979      	ldrh	r1, [r7, #10]
 8001f4e:	2300      	movs	r3, #0
 8001f50:	9300      	str	r3, [sp, #0]
 8001f52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f56:	68f8      	ldr	r0, [r7, #12]
 8001f58:	f000 fc2c 	bl	80027b4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f5c:	697a      	ldr	r2, [r7, #20]
 8001f5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f60:	68f8      	ldr	r0, [r7, #12]
 8001f62:	f000 fabc 	bl	80024de <I2C_WaitOnTXISFlagUntilTimeout>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e07b      	b.n	8002068 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f74:	781a      	ldrb	r2, [r3, #0]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f80:	1c5a      	adds	r2, r3, #1
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f98:	3b01      	subs	r3, #1
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d034      	beq.n	8002014 <HAL_I2C_Mem_Write+0x1c8>
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d130      	bne.n	8002014 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	9300      	str	r3, [sp, #0]
 8001fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fb8:	2200      	movs	r2, #0
 8001fba:	2180      	movs	r1, #128	; 0x80
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	f000 fa3f 	bl	8002440 <I2C_WaitOnFlagUntilTimeout>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e04d      	b.n	8002068 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	2bff      	cmp	r3, #255	; 0xff
 8001fd4:	d90e      	bls.n	8001ff4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	22ff      	movs	r2, #255	; 0xff
 8001fda:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fe0:	b2da      	uxtb	r2, r3
 8001fe2:	8979      	ldrh	r1, [r7, #10]
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	9300      	str	r3, [sp, #0]
 8001fe8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001fec:	68f8      	ldr	r0, [r7, #12]
 8001fee:	f000 fbe1 	bl	80027b4 <I2C_TransferConfig>
 8001ff2:	e00f      	b.n	8002014 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ff8:	b29a      	uxth	r2, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002002:	b2da      	uxtb	r2, r3
 8002004:	8979      	ldrh	r1, [r7, #10]
 8002006:	2300      	movs	r3, #0
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f000 fbd0 	bl	80027b4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002018:	b29b      	uxth	r3, r3
 800201a:	2b00      	cmp	r3, #0
 800201c:	d19e      	bne.n	8001f5c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002022:	68f8      	ldr	r0, [r7, #12]
 8002024:	f000 faa2 	bl	800256c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e01a      	b.n	8002068 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2220      	movs	r2, #32
 8002038:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6859      	ldr	r1, [r3, #4]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	4b0a      	ldr	r3, [pc, #40]	; (8002070 <HAL_I2C_Mem_Write+0x224>)
 8002046:	400b      	ands	r3, r1
 8002048:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2220      	movs	r2, #32
 800204e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002062:	2300      	movs	r3, #0
 8002064:	e000      	b.n	8002068 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002066:	2302      	movs	r3, #2
  }
}
 8002068:	4618      	mov	r0, r3
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	fe00e800 	.word	0xfe00e800

08002074 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b088      	sub	sp, #32
 8002078:	af02      	add	r7, sp, #8
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	4608      	mov	r0, r1
 800207e:	4611      	mov	r1, r2
 8002080:	461a      	mov	r2, r3
 8002082:	4603      	mov	r3, r0
 8002084:	817b      	strh	r3, [r7, #10]
 8002086:	460b      	mov	r3, r1
 8002088:	813b      	strh	r3, [r7, #8]
 800208a:	4613      	mov	r3, r2
 800208c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b20      	cmp	r3, #32
 8002098:	f040 80fd 	bne.w	8002296 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800209c:	6a3b      	ldr	r3, [r7, #32]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d002      	beq.n	80020a8 <HAL_I2C_Mem_Read+0x34>
 80020a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d105      	bne.n	80020b4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020ae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e0f1      	b.n	8002298 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d101      	bne.n	80020c2 <HAL_I2C_Mem_Read+0x4e>
 80020be:	2302      	movs	r3, #2
 80020c0:	e0ea      	b.n	8002298 <HAL_I2C_Mem_Read+0x224>
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2201      	movs	r2, #1
 80020c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80020ca:	f7ff fb87 	bl	80017dc <HAL_GetTick>
 80020ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	9300      	str	r3, [sp, #0]
 80020d4:	2319      	movs	r3, #25
 80020d6:	2201      	movs	r2, #1
 80020d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020dc:	68f8      	ldr	r0, [r7, #12]
 80020de:	f000 f9af 	bl	8002440 <I2C_WaitOnFlagUntilTimeout>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e0d5      	b.n	8002298 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2222      	movs	r2, #34	; 0x22
 80020f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2240      	movs	r2, #64	; 0x40
 80020f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2200      	movs	r2, #0
 8002100:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6a3a      	ldr	r2, [r7, #32]
 8002106:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800210c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002114:	88f8      	ldrh	r0, [r7, #6]
 8002116:	893a      	ldrh	r2, [r7, #8]
 8002118:	8979      	ldrh	r1, [r7, #10]
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	9301      	str	r3, [sp, #4]
 800211e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	4603      	mov	r3, r0
 8002124:	68f8      	ldr	r0, [r7, #12]
 8002126:	f000 f913 	bl	8002350 <I2C_RequestMemoryRead>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d005      	beq.n	800213c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e0ad      	b.n	8002298 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002140:	b29b      	uxth	r3, r3
 8002142:	2bff      	cmp	r3, #255	; 0xff
 8002144:	d90e      	bls.n	8002164 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	22ff      	movs	r2, #255	; 0xff
 800214a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002150:	b2da      	uxtb	r2, r3
 8002152:	8979      	ldrh	r1, [r7, #10]
 8002154:	4b52      	ldr	r3, [pc, #328]	; (80022a0 <HAL_I2C_Mem_Read+0x22c>)
 8002156:	9300      	str	r3, [sp, #0]
 8002158:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800215c:	68f8      	ldr	r0, [r7, #12]
 800215e:	f000 fb29 	bl	80027b4 <I2C_TransferConfig>
 8002162:	e00f      	b.n	8002184 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002168:	b29a      	uxth	r2, r3
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002172:	b2da      	uxtb	r2, r3
 8002174:	8979      	ldrh	r1, [r7, #10]
 8002176:	4b4a      	ldr	r3, [pc, #296]	; (80022a0 <HAL_I2C_Mem_Read+0x22c>)
 8002178:	9300      	str	r3, [sp, #0]
 800217a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800217e:	68f8      	ldr	r0, [r7, #12]
 8002180:	f000 fb18 	bl	80027b4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800218a:	2200      	movs	r2, #0
 800218c:	2104      	movs	r1, #4
 800218e:	68f8      	ldr	r0, [r7, #12]
 8002190:	f000 f956 	bl	8002440 <I2C_WaitOnFlagUntilTimeout>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e07c      	b.n	8002298 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a8:	b2d2      	uxtb	r2, r2
 80021aa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b0:	1c5a      	adds	r2, r3, #1
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021ba:	3b01      	subs	r3, #1
 80021bc:	b29a      	uxth	r2, r3
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	3b01      	subs	r3, #1
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d034      	beq.n	8002244 <HAL_I2C_Mem_Read+0x1d0>
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d130      	bne.n	8002244 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e8:	2200      	movs	r2, #0
 80021ea:	2180      	movs	r1, #128	; 0x80
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f000 f927 	bl	8002440 <I2C_WaitOnFlagUntilTimeout>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e04d      	b.n	8002298 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002200:	b29b      	uxth	r3, r3
 8002202:	2bff      	cmp	r3, #255	; 0xff
 8002204:	d90e      	bls.n	8002224 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	22ff      	movs	r2, #255	; 0xff
 800220a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002210:	b2da      	uxtb	r2, r3
 8002212:	8979      	ldrh	r1, [r7, #10]
 8002214:	2300      	movs	r3, #0
 8002216:	9300      	str	r3, [sp, #0]
 8002218:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800221c:	68f8      	ldr	r0, [r7, #12]
 800221e:	f000 fac9 	bl	80027b4 <I2C_TransferConfig>
 8002222:	e00f      	b.n	8002244 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002228:	b29a      	uxth	r2, r3
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002232:	b2da      	uxtb	r2, r3
 8002234:	8979      	ldrh	r1, [r7, #10]
 8002236:	2300      	movs	r3, #0
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	f000 fab8 	bl	80027b4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002248:	b29b      	uxth	r3, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d19a      	bne.n	8002184 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800224e:	697a      	ldr	r2, [r7, #20]
 8002250:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f000 f98a 	bl	800256c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e01a      	b.n	8002298 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2220      	movs	r2, #32
 8002268:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	6859      	ldr	r1, [r3, #4]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b0b      	ldr	r3, [pc, #44]	; (80022a4 <HAL_I2C_Mem_Read+0x230>)
 8002276:	400b      	ands	r3, r1
 8002278:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2220      	movs	r2, #32
 800227e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002292:	2300      	movs	r3, #0
 8002294:	e000      	b.n	8002298 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002296:	2302      	movs	r3, #2
  }
}
 8002298:	4618      	mov	r0, r3
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	80002400 	.word	0x80002400
 80022a4:	fe00e800 	.word	0xfe00e800

080022a8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af02      	add	r7, sp, #8
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	4608      	mov	r0, r1
 80022b2:	4611      	mov	r1, r2
 80022b4:	461a      	mov	r2, r3
 80022b6:	4603      	mov	r3, r0
 80022b8:	817b      	strh	r3, [r7, #10]
 80022ba:	460b      	mov	r3, r1
 80022bc:	813b      	strh	r3, [r7, #8]
 80022be:	4613      	mov	r3, r2
 80022c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80022c2:	88fb      	ldrh	r3, [r7, #6]
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	8979      	ldrh	r1, [r7, #10]
 80022c8:	4b20      	ldr	r3, [pc, #128]	; (800234c <I2C_RequestMemoryWrite+0xa4>)
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 fa6f 	bl	80027b4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022d6:	69fa      	ldr	r2, [r7, #28]
 80022d8:	69b9      	ldr	r1, [r7, #24]
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	f000 f8ff 	bl	80024de <I2C_WaitOnTXISFlagUntilTimeout>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e02c      	b.n	8002344 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80022ea:	88fb      	ldrh	r3, [r7, #6]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d105      	bne.n	80022fc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022f0:	893b      	ldrh	r3, [r7, #8]
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	629a      	str	r2, [r3, #40]	; 0x28
 80022fa:	e015      	b.n	8002328 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80022fc:	893b      	ldrh	r3, [r7, #8]
 80022fe:	0a1b      	lsrs	r3, r3, #8
 8002300:	b29b      	uxth	r3, r3
 8002302:	b2da      	uxtb	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800230a:	69fa      	ldr	r2, [r7, #28]
 800230c:	69b9      	ldr	r1, [r7, #24]
 800230e:	68f8      	ldr	r0, [r7, #12]
 8002310:	f000 f8e5 	bl	80024de <I2C_WaitOnTXISFlagUntilTimeout>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e012      	b.n	8002344 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800231e:	893b      	ldrh	r3, [r7, #8]
 8002320:	b2da      	uxtb	r2, r3
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	2200      	movs	r2, #0
 8002330:	2180      	movs	r1, #128	; 0x80
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f000 f884 	bl	8002440 <I2C_WaitOnFlagUntilTimeout>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e000      	b.n	8002344 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	80002000 	.word	0x80002000

08002350 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af02      	add	r7, sp, #8
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	4608      	mov	r0, r1
 800235a:	4611      	mov	r1, r2
 800235c:	461a      	mov	r2, r3
 800235e:	4603      	mov	r3, r0
 8002360:	817b      	strh	r3, [r7, #10]
 8002362:	460b      	mov	r3, r1
 8002364:	813b      	strh	r3, [r7, #8]
 8002366:	4613      	mov	r3, r2
 8002368:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800236a:	88fb      	ldrh	r3, [r7, #6]
 800236c:	b2da      	uxtb	r2, r3
 800236e:	8979      	ldrh	r1, [r7, #10]
 8002370:	4b20      	ldr	r3, [pc, #128]	; (80023f4 <I2C_RequestMemoryRead+0xa4>)
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	2300      	movs	r3, #0
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 fa1c 	bl	80027b4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800237c:	69fa      	ldr	r2, [r7, #28]
 800237e:	69b9      	ldr	r1, [r7, #24]
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 f8ac 	bl	80024de <I2C_WaitOnTXISFlagUntilTimeout>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e02c      	b.n	80023ea <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002390:	88fb      	ldrh	r3, [r7, #6]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d105      	bne.n	80023a2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002396:	893b      	ldrh	r3, [r7, #8]
 8002398:	b2da      	uxtb	r2, r3
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	629a      	str	r2, [r3, #40]	; 0x28
 80023a0:	e015      	b.n	80023ce <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80023a2:	893b      	ldrh	r3, [r7, #8]
 80023a4:	0a1b      	lsrs	r3, r3, #8
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	b2da      	uxtb	r2, r3
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023b0:	69fa      	ldr	r2, [r7, #28]
 80023b2:	69b9      	ldr	r1, [r7, #24]
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f000 f892 	bl	80024de <I2C_WaitOnTXISFlagUntilTimeout>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e012      	b.n	80023ea <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80023c4:	893b      	ldrh	r3, [r7, #8]
 80023c6:	b2da      	uxtb	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	2200      	movs	r2, #0
 80023d6:	2140      	movs	r1, #64	; 0x40
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f000 f831 	bl	8002440 <I2C_WaitOnFlagUntilTimeout>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e000      	b.n	80023ea <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	80002000 	.word	0x80002000

080023f8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b02      	cmp	r3, #2
 800240c:	d103      	bne.n	8002416 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2200      	movs	r2, #0
 8002414:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	2b01      	cmp	r3, #1
 8002422:	d007      	beq.n	8002434 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	699a      	ldr	r2, [r3, #24]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f042 0201 	orr.w	r2, r2, #1
 8002432:	619a      	str	r2, [r3, #24]
  }
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	603b      	str	r3, [r7, #0]
 800244c:	4613      	mov	r3, r2
 800244e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002450:	e031      	b.n	80024b6 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002458:	d02d      	beq.n	80024b6 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800245a:	f7ff f9bf 	bl	80017dc <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	429a      	cmp	r2, r3
 8002468:	d302      	bcc.n	8002470 <I2C_WaitOnFlagUntilTimeout+0x30>
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d122      	bne.n	80024b6 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	699a      	ldr	r2, [r3, #24]
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	4013      	ands	r3, r2
 800247a:	68ba      	ldr	r2, [r7, #8]
 800247c:	429a      	cmp	r2, r3
 800247e:	bf0c      	ite	eq
 8002480:	2301      	moveq	r3, #1
 8002482:	2300      	movne	r3, #0
 8002484:	b2db      	uxtb	r3, r3
 8002486:	461a      	mov	r2, r3
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	429a      	cmp	r2, r3
 800248c:	d113      	bne.n	80024b6 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002492:	f043 0220 	orr.w	r2, r3, #32
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2220      	movs	r2, #32
 800249e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e00f      	b.n	80024d6 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	699a      	ldr	r2, [r3, #24]
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	4013      	ands	r3, r2
 80024c0:	68ba      	ldr	r2, [r7, #8]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	bf0c      	ite	eq
 80024c6:	2301      	moveq	r3, #1
 80024c8:	2300      	movne	r3, #0
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	461a      	mov	r2, r3
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d0be      	beq.n	8002452 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b084      	sub	sp, #16
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	60f8      	str	r0, [r7, #12]
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024ea:	e033      	b.n	8002554 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	68b9      	ldr	r1, [r7, #8]
 80024f0:	68f8      	ldr	r0, [r7, #12]
 80024f2:	f000 f87f 	bl	80025f4 <I2C_IsErrorOccurred>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e031      	b.n	8002564 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002506:	d025      	beq.n	8002554 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002508:	f7ff f968 	bl	80017dc <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	429a      	cmp	r2, r3
 8002516:	d302      	bcc.n	800251e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d11a      	bne.n	8002554 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	2b02      	cmp	r3, #2
 800252a:	d013      	beq.n	8002554 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002530:	f043 0220 	orr.w	r2, r3, #32
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2220      	movs	r2, #32
 800253c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e007      	b.n	8002564 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	699b      	ldr	r3, [r3, #24]
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b02      	cmp	r3, #2
 8002560:	d1c4      	bne.n	80024ec <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002562:	2300      	movs	r3, #0
}
 8002564:	4618      	mov	r0, r3
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002578:	e02f      	b.n	80025da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	68b9      	ldr	r1, [r7, #8]
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f000 f838 	bl	80025f4 <I2C_IsErrorOccurred>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e02d      	b.n	80025ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800258e:	f7ff f925 	bl	80017dc <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	68ba      	ldr	r2, [r7, #8]
 800259a:	429a      	cmp	r2, r3
 800259c:	d302      	bcc.n	80025a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d11a      	bne.n	80025da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	f003 0320 	and.w	r3, r3, #32
 80025ae:	2b20      	cmp	r3, #32
 80025b0:	d013      	beq.n	80025da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025b6:	f043 0220 	orr.w	r2, r3, #32
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2220      	movs	r2, #32
 80025c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e007      	b.n	80025ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	f003 0320 	and.w	r3, r3, #32
 80025e4:	2b20      	cmp	r3, #32
 80025e6:	d1c8      	bne.n	800257a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
	...

080025f4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b08a      	sub	sp, #40	; 0x28
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002600:	2300      	movs	r3, #0
 8002602:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800260e:	2300      	movs	r3, #0
 8002610:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	f003 0310 	and.w	r3, r3, #16
 800261c:	2b00      	cmp	r3, #0
 800261e:	d068      	beq.n	80026f2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2210      	movs	r2, #16
 8002626:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002628:	e049      	b.n	80026be <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002630:	d045      	beq.n	80026be <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002632:	f7ff f8d3 	bl	80017dc <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	68ba      	ldr	r2, [r7, #8]
 800263e:	429a      	cmp	r2, r3
 8002640:	d302      	bcc.n	8002648 <I2C_IsErrorOccurred+0x54>
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d13a      	bne.n	80026be <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002652:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800265a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002666:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800266a:	d121      	bne.n	80026b0 <I2C_IsErrorOccurred+0xbc>
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002672:	d01d      	beq.n	80026b0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002674:	7cfb      	ldrb	r3, [r7, #19]
 8002676:	2b20      	cmp	r3, #32
 8002678:	d01a      	beq.n	80026b0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002688:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800268a:	f7ff f8a7 	bl	80017dc <HAL_GetTick>
 800268e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002690:	e00e      	b.n	80026b0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002692:	f7ff f8a3 	bl	80017dc <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b19      	cmp	r3, #25
 800269e:	d907      	bls.n	80026b0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80026a0:	6a3b      	ldr	r3, [r7, #32]
 80026a2:	f043 0320 	orr.w	r3, r3, #32
 80026a6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80026ae:	e006      	b.n	80026be <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	f003 0320 	and.w	r3, r3, #32
 80026ba:	2b20      	cmp	r3, #32
 80026bc:	d1e9      	bne.n	8002692 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	f003 0320 	and.w	r3, r3, #32
 80026c8:	2b20      	cmp	r3, #32
 80026ca:	d003      	beq.n	80026d4 <I2C_IsErrorOccurred+0xe0>
 80026cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0aa      	beq.n	800262a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80026d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d103      	bne.n	80026e4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2220      	movs	r2, #32
 80026e2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80026e4:	6a3b      	ldr	r3, [r7, #32]
 80026e6:	f043 0304 	orr.w	r3, r3, #4
 80026ea:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002700:	2b00      	cmp	r3, #0
 8002702:	d00b      	beq.n	800271c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002704:	6a3b      	ldr	r3, [r7, #32]
 8002706:	f043 0301 	orr.w	r3, r3, #1
 800270a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002714:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00b      	beq.n	800273e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002726:	6a3b      	ldr	r3, [r7, #32]
 8002728:	f043 0308 	orr.w	r3, r3, #8
 800272c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002736:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00b      	beq.n	8002760 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002748:	6a3b      	ldr	r3, [r7, #32]
 800274a:	f043 0302 	orr.w	r3, r3, #2
 800274e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002758:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002760:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002764:	2b00      	cmp	r3, #0
 8002766:	d01c      	beq.n	80027a2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f7ff fe45 	bl	80023f8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	6859      	ldr	r1, [r3, #4]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	4b0d      	ldr	r3, [pc, #52]	; (80027b0 <I2C_IsErrorOccurred+0x1bc>)
 800277a:	400b      	ands	r3, r1
 800277c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002782:	6a3b      	ldr	r3, [r7, #32]
 8002784:	431a      	orrs	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2220      	movs	r2, #32
 800278e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80027a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3728      	adds	r7, #40	; 0x28
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	fe00e800 	.word	0xfe00e800

080027b4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b087      	sub	sp, #28
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	607b      	str	r3, [r7, #4]
 80027be:	460b      	mov	r3, r1
 80027c0:	817b      	strh	r3, [r7, #10]
 80027c2:	4613      	mov	r3, r2
 80027c4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027c6:	897b      	ldrh	r3, [r7, #10]
 80027c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027cc:	7a7b      	ldrb	r3, [r7, #9]
 80027ce:	041b      	lsls	r3, r3, #16
 80027d0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027d4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027da:	6a3b      	ldr	r3, [r7, #32]
 80027dc:	4313      	orrs	r3, r2
 80027de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80027e2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	685a      	ldr	r2, [r3, #4]
 80027ea:	6a3b      	ldr	r3, [r7, #32]
 80027ec:	0d5b      	lsrs	r3, r3, #21
 80027ee:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80027f2:	4b08      	ldr	r3, [pc, #32]	; (8002814 <I2C_TransferConfig+0x60>)
 80027f4:	430b      	orrs	r3, r1
 80027f6:	43db      	mvns	r3, r3
 80027f8:	ea02 0103 	and.w	r1, r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	430a      	orrs	r2, r1
 8002804:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002806:	bf00      	nop
 8002808:	371c      	adds	r7, #28
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	03ff63ff 	.word	0x03ff63ff

08002818 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b20      	cmp	r3, #32
 800282c:	d138      	bne.n	80028a0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002834:	2b01      	cmp	r3, #1
 8002836:	d101      	bne.n	800283c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002838:	2302      	movs	r3, #2
 800283a:	e032      	b.n	80028a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2224      	movs	r2, #36	; 0x24
 8002848:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 0201 	bic.w	r2, r2, #1
 800285a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800286a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6819      	ldr	r1, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	430a      	orrs	r2, r1
 800287a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f042 0201 	orr.w	r2, r2, #1
 800288a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2220      	movs	r2, #32
 8002890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800289c:	2300      	movs	r3, #0
 800289e:	e000      	b.n	80028a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80028a0:	2302      	movs	r3, #2
  }
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr

080028ae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b085      	sub	sp, #20
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
 80028b6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	2b20      	cmp	r3, #32
 80028c2:	d139      	bne.n	8002938 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d101      	bne.n	80028d2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80028ce:	2302      	movs	r3, #2
 80028d0:	e033      	b.n	800293a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2224      	movs	r2, #36	; 0x24
 80028de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 0201 	bic.w	r2, r2, #1
 80028f0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002900:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	021b      	lsls	r3, r3, #8
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	4313      	orrs	r3, r2
 800290a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68fa      	ldr	r2, [r7, #12]
 8002912:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f042 0201 	orr.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2220      	movs	r2, #32
 8002928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002934:	2300      	movs	r3, #0
 8002936:	e000      	b.n	800293a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002938:	2302      	movs	r3, #2
  }
}
 800293a:	4618      	mov	r0, r3
 800293c:	3714      	adds	r7, #20
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
	...

08002948 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800294e:	af00      	add	r7, sp, #0
 8002950:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002954:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002958:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800295a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800295e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d102      	bne.n	800296e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	f001 b823 	b.w	80039b4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800296e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002972:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	2b00      	cmp	r3, #0
 8002980:	f000 817d 	beq.w	8002c7e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002984:	4bbc      	ldr	r3, [pc, #752]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 030c 	and.w	r3, r3, #12
 800298c:	2b04      	cmp	r3, #4
 800298e:	d00c      	beq.n	80029aa <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002990:	4bb9      	ldr	r3, [pc, #740]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 030c 	and.w	r3, r3, #12
 8002998:	2b08      	cmp	r3, #8
 800299a:	d15c      	bne.n	8002a56 <HAL_RCC_OscConfig+0x10e>
 800299c:	4bb6      	ldr	r3, [pc, #728]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029a8:	d155      	bne.n	8002a56 <HAL_RCC_OscConfig+0x10e>
 80029aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029ae:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80029b6:	fa93 f3a3 	rbit	r3, r3
 80029ba:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80029be:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c2:	fab3 f383 	clz	r3, r3
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	095b      	lsrs	r3, r3, #5
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	f043 0301 	orr.w	r3, r3, #1
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d102      	bne.n	80029dc <HAL_RCC_OscConfig+0x94>
 80029d6:	4ba8      	ldr	r3, [pc, #672]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	e015      	b.n	8002a08 <HAL_RCC_OscConfig+0xc0>
 80029dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029e0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80029e8:	fa93 f3a3 	rbit	r3, r3
 80029ec:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80029f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029f4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80029f8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80029fc:	fa93 f3a3 	rbit	r3, r3
 8002a00:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002a04:	4b9c      	ldr	r3, [pc, #624]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a08:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a0c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002a10:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002a14:	fa92 f2a2 	rbit	r2, r2
 8002a18:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002a1c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002a20:	fab2 f282 	clz	r2, r2
 8002a24:	b2d2      	uxtb	r2, r2
 8002a26:	f042 0220 	orr.w	r2, r2, #32
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	f002 021f 	and.w	r2, r2, #31
 8002a30:	2101      	movs	r1, #1
 8002a32:	fa01 f202 	lsl.w	r2, r1, r2
 8002a36:	4013      	ands	r3, r2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 811f 	beq.w	8002c7c <HAL_RCC_OscConfig+0x334>
 8002a3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f040 8116 	bne.w	8002c7c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	f000 bfaf 	b.w	80039b4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a66:	d106      	bne.n	8002a76 <HAL_RCC_OscConfig+0x12e>
 8002a68:	4b83      	ldr	r3, [pc, #524]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a82      	ldr	r2, [pc, #520]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002a6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a72:	6013      	str	r3, [r2, #0]
 8002a74:	e036      	b.n	8002ae4 <HAL_RCC_OscConfig+0x19c>
 8002a76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d10c      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x158>
 8002a86:	4b7c      	ldr	r3, [pc, #496]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a7b      	ldr	r2, [pc, #492]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002a8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a90:	6013      	str	r3, [r2, #0]
 8002a92:	4b79      	ldr	r3, [pc, #484]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a78      	ldr	r2, [pc, #480]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002a98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a9c:	6013      	str	r3, [r2, #0]
 8002a9e:	e021      	b.n	8002ae4 <HAL_RCC_OscConfig+0x19c>
 8002aa0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002aa4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ab0:	d10c      	bne.n	8002acc <HAL_RCC_OscConfig+0x184>
 8002ab2:	4b71      	ldr	r3, [pc, #452]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a70      	ldr	r2, [pc, #448]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002ab8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002abc:	6013      	str	r3, [r2, #0]
 8002abe:	4b6e      	ldr	r3, [pc, #440]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a6d      	ldr	r2, [pc, #436]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ac8:	6013      	str	r3, [r2, #0]
 8002aca:	e00b      	b.n	8002ae4 <HAL_RCC_OscConfig+0x19c>
 8002acc:	4b6a      	ldr	r3, [pc, #424]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a69      	ldr	r2, [pc, #420]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002ad2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ad6:	6013      	str	r3, [r2, #0]
 8002ad8:	4b67      	ldr	r3, [pc, #412]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a66      	ldr	r2, [pc, #408]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002ade:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ae2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ae4:	4b64      	ldr	r3, [pc, #400]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae8:	f023 020f 	bic.w	r2, r3, #15
 8002aec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002af0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	495f      	ldr	r1, [pc, #380]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002afe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d059      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b0e:	f7fe fe65 	bl	80017dc <HAL_GetTick>
 8002b12:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b16:	e00a      	b.n	8002b2e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b18:	f7fe fe60 	bl	80017dc <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b64      	cmp	r3, #100	; 0x64
 8002b26:	d902      	bls.n	8002b2e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	f000 bf43 	b.w	80039b4 <HAL_RCC_OscConfig+0x106c>
 8002b2e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b32:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b36:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002b3a:	fa93 f3a3 	rbit	r3, r3
 8002b3e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002b42:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b46:	fab3 f383 	clz	r3, r3
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	095b      	lsrs	r3, r3, #5
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	f043 0301 	orr.w	r3, r3, #1
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d102      	bne.n	8002b60 <HAL_RCC_OscConfig+0x218>
 8002b5a:	4b47      	ldr	r3, [pc, #284]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	e015      	b.n	8002b8c <HAL_RCC_OscConfig+0x244>
 8002b60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b64:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b68:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002b6c:	fa93 f3a3 	rbit	r3, r3
 8002b70:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002b74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b78:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002b7c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002b80:	fa93 f3a3 	rbit	r3, r3
 8002b84:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002b88:	4b3b      	ldr	r3, [pc, #236]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b90:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002b94:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002b98:	fa92 f2a2 	rbit	r2, r2
 8002b9c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002ba0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002ba4:	fab2 f282 	clz	r2, r2
 8002ba8:	b2d2      	uxtb	r2, r2
 8002baa:	f042 0220 	orr.w	r2, r2, #32
 8002bae:	b2d2      	uxtb	r2, r2
 8002bb0:	f002 021f 	and.w	r2, r2, #31
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	fa01 f202 	lsl.w	r2, r1, r2
 8002bba:	4013      	ands	r3, r2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d0ab      	beq.n	8002b18 <HAL_RCC_OscConfig+0x1d0>
 8002bc0:	e05d      	b.n	8002c7e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc2:	f7fe fe0b 	bl	80017dc <HAL_GetTick>
 8002bc6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bca:	e00a      	b.n	8002be2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bcc:	f7fe fe06 	bl	80017dc <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	2b64      	cmp	r3, #100	; 0x64
 8002bda:	d902      	bls.n	8002be2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	f000 bee9 	b.w	80039b4 <HAL_RCC_OscConfig+0x106c>
 8002be2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002be6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bea:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002bee:	fa93 f3a3 	rbit	r3, r3
 8002bf2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002bf6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bfa:	fab3 f383 	clz	r3, r3
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	095b      	lsrs	r3, r3, #5
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	f043 0301 	orr.w	r3, r3, #1
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d102      	bne.n	8002c14 <HAL_RCC_OscConfig+0x2cc>
 8002c0e:	4b1a      	ldr	r3, [pc, #104]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	e015      	b.n	8002c40 <HAL_RCC_OscConfig+0x2f8>
 8002c14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c18:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002c20:	fa93 f3a3 	rbit	r3, r3
 8002c24:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002c28:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c2c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002c30:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002c34:	fa93 f3a3 	rbit	r3, r3
 8002c38:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002c3c:	4b0e      	ldr	r3, [pc, #56]	; (8002c78 <HAL_RCC_OscConfig+0x330>)
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c40:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c44:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002c48:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002c4c:	fa92 f2a2 	rbit	r2, r2
 8002c50:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002c54:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002c58:	fab2 f282 	clz	r2, r2
 8002c5c:	b2d2      	uxtb	r2, r2
 8002c5e:	f042 0220 	orr.w	r2, r2, #32
 8002c62:	b2d2      	uxtb	r2, r2
 8002c64:	f002 021f 	and.w	r2, r2, #31
 8002c68:	2101      	movs	r1, #1
 8002c6a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1ab      	bne.n	8002bcc <HAL_RCC_OscConfig+0x284>
 8002c74:	e003      	b.n	8002c7e <HAL_RCC_OscConfig+0x336>
 8002c76:	bf00      	nop
 8002c78:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f000 817d 	beq.w	8002f8e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002c94:	4ba6      	ldr	r3, [pc, #664]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 030c 	and.w	r3, r3, #12
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00b      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002ca0:	4ba3      	ldr	r3, [pc, #652]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f003 030c 	and.w	r3, r3, #12
 8002ca8:	2b08      	cmp	r3, #8
 8002caa:	d172      	bne.n	8002d92 <HAL_RCC_OscConfig+0x44a>
 8002cac:	4ba0      	ldr	r3, [pc, #640]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d16c      	bne.n	8002d92 <HAL_RCC_OscConfig+0x44a>
 8002cb8:	2302      	movs	r3, #2
 8002cba:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbe:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002cc2:	fa93 f3a3 	rbit	r3, r3
 8002cc6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002cca:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cce:	fab3 f383 	clz	r3, r3
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	095b      	lsrs	r3, r3, #5
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d102      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x3a0>
 8002ce2:	4b93      	ldr	r3, [pc, #588]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	e013      	b.n	8002d10 <HAL_RCC_OscConfig+0x3c8>
 8002ce8:	2302      	movs	r3, #2
 8002cea:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cee:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002cf2:	fa93 f3a3 	rbit	r3, r3
 8002cf6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002d00:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002d04:	fa93 f3a3 	rbit	r3, r3
 8002d08:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002d0c:	4b88      	ldr	r3, [pc, #544]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d10:	2202      	movs	r2, #2
 8002d12:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002d16:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002d1a:	fa92 f2a2 	rbit	r2, r2
 8002d1e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002d22:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002d26:	fab2 f282 	clz	r2, r2
 8002d2a:	b2d2      	uxtb	r2, r2
 8002d2c:	f042 0220 	orr.w	r2, r2, #32
 8002d30:	b2d2      	uxtb	r2, r2
 8002d32:	f002 021f 	and.w	r2, r2, #31
 8002d36:	2101      	movs	r1, #1
 8002d38:	fa01 f202 	lsl.w	r2, r1, r2
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00a      	beq.n	8002d58 <HAL_RCC_OscConfig+0x410>
 8002d42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d002      	beq.n	8002d58 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	f000 be2e 	b.w	80039b4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d58:	4b75      	ldr	r3, [pc, #468]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d64:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	695b      	ldr	r3, [r3, #20]
 8002d6c:	21f8      	movs	r1, #248	; 0xf8
 8002d6e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d72:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002d76:	fa91 f1a1 	rbit	r1, r1
 8002d7a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002d7e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002d82:	fab1 f181 	clz	r1, r1
 8002d86:	b2c9      	uxtb	r1, r1
 8002d88:	408b      	lsls	r3, r1
 8002d8a:	4969      	ldr	r1, [pc, #420]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d90:	e0fd      	b.n	8002f8e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 8088 	beq.w	8002eb4 <HAL_RCC_OscConfig+0x56c>
 8002da4:	2301      	movs	r3, #1
 8002da6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002daa:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002dae:	fa93 f3a3 	rbit	r3, r3
 8002db2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002db6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dba:	fab3 f383 	clz	r3, r3
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002dc4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	461a      	mov	r2, r3
 8002dcc:	2301      	movs	r3, #1
 8002dce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd0:	f7fe fd04 	bl	80017dc <HAL_GetTick>
 8002dd4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dd8:	e00a      	b.n	8002df0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dda:	f7fe fcff 	bl	80017dc <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d902      	bls.n	8002df0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	f000 bde2 	b.w	80039b4 <HAL_RCC_OscConfig+0x106c>
 8002df0:	2302      	movs	r3, #2
 8002df2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002dfa:	fa93 f3a3 	rbit	r3, r3
 8002dfe:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002e02:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e06:	fab3 f383 	clz	r3, r3
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	095b      	lsrs	r3, r3, #5
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	f043 0301 	orr.w	r3, r3, #1
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d102      	bne.n	8002e20 <HAL_RCC_OscConfig+0x4d8>
 8002e1a:	4b45      	ldr	r3, [pc, #276]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	e013      	b.n	8002e48 <HAL_RCC_OscConfig+0x500>
 8002e20:	2302      	movs	r3, #2
 8002e22:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e26:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002e2a:	fa93 f3a3 	rbit	r3, r3
 8002e2e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002e32:	2302      	movs	r3, #2
 8002e34:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002e38:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002e3c:	fa93 f3a3 	rbit	r3, r3
 8002e40:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002e44:	4b3a      	ldr	r3, [pc, #232]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	2202      	movs	r2, #2
 8002e4a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002e4e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002e52:	fa92 f2a2 	rbit	r2, r2
 8002e56:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002e5a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002e5e:	fab2 f282 	clz	r2, r2
 8002e62:	b2d2      	uxtb	r2, r2
 8002e64:	f042 0220 	orr.w	r2, r2, #32
 8002e68:	b2d2      	uxtb	r2, r2
 8002e6a:	f002 021f 	and.w	r2, r2, #31
 8002e6e:	2101      	movs	r1, #1
 8002e70:	fa01 f202 	lsl.w	r2, r1, r2
 8002e74:	4013      	ands	r3, r2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d0af      	beq.n	8002dda <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e7a:	4b2d      	ldr	r3, [pc, #180]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	21f8      	movs	r1, #248	; 0xf8
 8002e90:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e94:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002e98:	fa91 f1a1 	rbit	r1, r1
 8002e9c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002ea0:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002ea4:	fab1 f181 	clz	r1, r1
 8002ea8:	b2c9      	uxtb	r1, r1
 8002eaa:	408b      	lsls	r3, r1
 8002eac:	4920      	ldr	r1, [pc, #128]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	600b      	str	r3, [r1, #0]
 8002eb2:	e06c      	b.n	8002f8e <HAL_RCC_OscConfig+0x646>
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eba:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002ebe:	fa93 f3a3 	rbit	r3, r3
 8002ec2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002ec6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eca:	fab3 f383 	clz	r3, r3
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ed4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	461a      	mov	r2, r3
 8002edc:	2300      	movs	r3, #0
 8002ede:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee0:	f7fe fc7c 	bl	80017dc <HAL_GetTick>
 8002ee4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ee8:	e00a      	b.n	8002f00 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002eea:	f7fe fc77 	bl	80017dc <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d902      	bls.n	8002f00 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	f000 bd5a 	b.w	80039b4 <HAL_RCC_OscConfig+0x106c>
 8002f00:	2302      	movs	r3, #2
 8002f02:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f06:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002f0a:	fa93 f3a3 	rbit	r3, r3
 8002f0e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002f12:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f16:	fab3 f383 	clz	r3, r3
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	095b      	lsrs	r3, r3, #5
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	f043 0301 	orr.w	r3, r3, #1
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d104      	bne.n	8002f34 <HAL_RCC_OscConfig+0x5ec>
 8002f2a:	4b01      	ldr	r3, [pc, #4]	; (8002f30 <HAL_RCC_OscConfig+0x5e8>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	e015      	b.n	8002f5c <HAL_RCC_OscConfig+0x614>
 8002f30:	40021000 	.word	0x40021000
 8002f34:	2302      	movs	r3, #2
 8002f36:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002f3e:	fa93 f3a3 	rbit	r3, r3
 8002f42:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002f46:	2302      	movs	r3, #2
 8002f48:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002f4c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002f50:	fa93 f3a3 	rbit	r3, r3
 8002f54:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002f58:	4bc8      	ldr	r3, [pc, #800]	; (800327c <HAL_RCC_OscConfig+0x934>)
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002f62:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002f66:	fa92 f2a2 	rbit	r2, r2
 8002f6a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002f6e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002f72:	fab2 f282 	clz	r2, r2
 8002f76:	b2d2      	uxtb	r2, r2
 8002f78:	f042 0220 	orr.w	r2, r2, #32
 8002f7c:	b2d2      	uxtb	r2, r2
 8002f7e:	f002 021f 	and.w	r2, r2, #31
 8002f82:	2101      	movs	r1, #1
 8002f84:	fa01 f202 	lsl.w	r2, r1, r2
 8002f88:	4013      	ands	r3, r2
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d1ad      	bne.n	8002eea <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0308 	and.w	r3, r3, #8
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f000 8110 	beq.w	80031c4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	699b      	ldr	r3, [r3, #24]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d079      	beq.n	80030a8 <HAL_RCC_OscConfig+0x760>
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fba:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002fbe:	fa93 f3a3 	rbit	r3, r3
 8002fc2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002fc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fca:	fab3 f383 	clz	r3, r3
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	4bab      	ldr	r3, [pc, #684]	; (8003280 <HAL_RCC_OscConfig+0x938>)
 8002fd4:	4413      	add	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	461a      	mov	r2, r3
 8002fda:	2301      	movs	r3, #1
 8002fdc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fde:	f7fe fbfd 	bl	80017dc <HAL_GetTick>
 8002fe2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fe6:	e00a      	b.n	8002ffe <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fe8:	f7fe fbf8 	bl	80017dc <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d902      	bls.n	8002ffe <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	f000 bcdb 	b.w	80039b4 <HAL_RCC_OscConfig+0x106c>
 8002ffe:	2302      	movs	r3, #2
 8003000:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003004:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003008:	fa93 f3a3 	rbit	r3, r3
 800300c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003010:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003014:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003018:	2202      	movs	r2, #2
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003020:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	fa93 f2a3 	rbit	r2, r3
 800302a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800302e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003038:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800303c:	2202      	movs	r2, #2
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003044:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	fa93 f2a3 	rbit	r2, r3
 800304e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003052:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003056:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003058:	4b88      	ldr	r3, [pc, #544]	; (800327c <HAL_RCC_OscConfig+0x934>)
 800305a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800305c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003060:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003064:	2102      	movs	r1, #2
 8003066:	6019      	str	r1, [r3, #0]
 8003068:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800306c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	fa93 f1a3 	rbit	r1, r3
 8003076:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800307a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800307e:	6019      	str	r1, [r3, #0]
  return result;
 8003080:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003084:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	fab3 f383 	clz	r3, r3
 800308e:	b2db      	uxtb	r3, r3
 8003090:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003094:	b2db      	uxtb	r3, r3
 8003096:	f003 031f 	and.w	r3, r3, #31
 800309a:	2101      	movs	r1, #1
 800309c:	fa01 f303 	lsl.w	r3, r1, r3
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d0a0      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x6a0>
 80030a6:	e08d      	b.n	80031c4 <HAL_RCC_OscConfig+0x87c>
 80030a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030ac:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80030b0:	2201      	movs	r2, #1
 80030b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030b8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	fa93 f2a3 	rbit	r2, r3
 80030c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030c6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80030ca:	601a      	str	r2, [r3, #0]
  return result;
 80030cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030d0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80030d4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030d6:	fab3 f383 	clz	r3, r3
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	461a      	mov	r2, r3
 80030de:	4b68      	ldr	r3, [pc, #416]	; (8003280 <HAL_RCC_OscConfig+0x938>)
 80030e0:	4413      	add	r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	461a      	mov	r2, r3
 80030e6:	2300      	movs	r3, #0
 80030e8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ea:	f7fe fb77 	bl	80017dc <HAL_GetTick>
 80030ee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f2:	e00a      	b.n	800310a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030f4:	f7fe fb72 	bl	80017dc <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d902      	bls.n	800310a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	f000 bc55 	b.w	80039b4 <HAL_RCC_OscConfig+0x106c>
 800310a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800310e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003112:	2202      	movs	r2, #2
 8003114:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003116:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800311a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	fa93 f2a3 	rbit	r2, r3
 8003124:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003128:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003132:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003136:	2202      	movs	r2, #2
 8003138:	601a      	str	r2, [r3, #0]
 800313a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800313e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	fa93 f2a3 	rbit	r2, r3
 8003148:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800314c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003156:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800315a:	2202      	movs	r2, #2
 800315c:	601a      	str	r2, [r3, #0]
 800315e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003162:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	fa93 f2a3 	rbit	r2, r3
 800316c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003170:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003174:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003176:	4b41      	ldr	r3, [pc, #260]	; (800327c <HAL_RCC_OscConfig+0x934>)
 8003178:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800317a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800317e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003182:	2102      	movs	r1, #2
 8003184:	6019      	str	r1, [r3, #0]
 8003186:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800318a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	fa93 f1a3 	rbit	r1, r3
 8003194:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003198:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800319c:	6019      	str	r1, [r3, #0]
  return result;
 800319e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031a2:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	fab3 f383 	clz	r3, r3
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	f003 031f 	and.w	r3, r3, #31
 80031b8:	2101      	movs	r1, #1
 80031ba:	fa01 f303 	lsl.w	r3, r1, r3
 80031be:	4013      	ands	r3, r2
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d197      	bne.n	80030f4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0304 	and.w	r3, r3, #4
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	f000 81a1 	beq.w	800351c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031da:	2300      	movs	r3, #0
 80031dc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e0:	4b26      	ldr	r3, [pc, #152]	; (800327c <HAL_RCC_OscConfig+0x934>)
 80031e2:	69db      	ldr	r3, [r3, #28]
 80031e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d116      	bne.n	800321a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031ec:	4b23      	ldr	r3, [pc, #140]	; (800327c <HAL_RCC_OscConfig+0x934>)
 80031ee:	69db      	ldr	r3, [r3, #28]
 80031f0:	4a22      	ldr	r2, [pc, #136]	; (800327c <HAL_RCC_OscConfig+0x934>)
 80031f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031f6:	61d3      	str	r3, [r2, #28]
 80031f8:	4b20      	ldr	r3, [pc, #128]	; (800327c <HAL_RCC_OscConfig+0x934>)
 80031fa:	69db      	ldr	r3, [r3, #28]
 80031fc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003200:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003204:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800320e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003212:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003214:	2301      	movs	r3, #1
 8003216:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800321a:	4b1a      	ldr	r3, [pc, #104]	; (8003284 <HAL_RCC_OscConfig+0x93c>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003222:	2b00      	cmp	r3, #0
 8003224:	d11a      	bne.n	800325c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003226:	4b17      	ldr	r3, [pc, #92]	; (8003284 <HAL_RCC_OscConfig+0x93c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a16      	ldr	r2, [pc, #88]	; (8003284 <HAL_RCC_OscConfig+0x93c>)
 800322c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003230:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003232:	f7fe fad3 	bl	80017dc <HAL_GetTick>
 8003236:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323a:	e009      	b.n	8003250 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800323c:	f7fe face 	bl	80017dc <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	2b64      	cmp	r3, #100	; 0x64
 800324a:	d901      	bls.n	8003250 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e3b1      	b.n	80039b4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003250:	4b0c      	ldr	r3, [pc, #48]	; (8003284 <HAL_RCC_OscConfig+0x93c>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0ef      	beq.n	800323c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800325c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003260:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d10d      	bne.n	8003288 <HAL_RCC_OscConfig+0x940>
 800326c:	4b03      	ldr	r3, [pc, #12]	; (800327c <HAL_RCC_OscConfig+0x934>)
 800326e:	6a1b      	ldr	r3, [r3, #32]
 8003270:	4a02      	ldr	r2, [pc, #8]	; (800327c <HAL_RCC_OscConfig+0x934>)
 8003272:	f043 0301 	orr.w	r3, r3, #1
 8003276:	6213      	str	r3, [r2, #32]
 8003278:	e03c      	b.n	80032f4 <HAL_RCC_OscConfig+0x9ac>
 800327a:	bf00      	nop
 800327c:	40021000 	.word	0x40021000
 8003280:	10908120 	.word	0x10908120
 8003284:	40007000 	.word	0x40007000
 8003288:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800328c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10c      	bne.n	80032b2 <HAL_RCC_OscConfig+0x96a>
 8003298:	4bc1      	ldr	r3, [pc, #772]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	4ac0      	ldr	r2, [pc, #768]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 800329e:	f023 0301 	bic.w	r3, r3, #1
 80032a2:	6213      	str	r3, [r2, #32]
 80032a4:	4bbe      	ldr	r3, [pc, #760]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80032a6:	6a1b      	ldr	r3, [r3, #32]
 80032a8:	4abd      	ldr	r2, [pc, #756]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80032aa:	f023 0304 	bic.w	r3, r3, #4
 80032ae:	6213      	str	r3, [r2, #32]
 80032b0:	e020      	b.n	80032f4 <HAL_RCC_OscConfig+0x9ac>
 80032b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	2b05      	cmp	r3, #5
 80032c0:	d10c      	bne.n	80032dc <HAL_RCC_OscConfig+0x994>
 80032c2:	4bb7      	ldr	r3, [pc, #732]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	4ab6      	ldr	r2, [pc, #728]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80032c8:	f043 0304 	orr.w	r3, r3, #4
 80032cc:	6213      	str	r3, [r2, #32]
 80032ce:	4bb4      	ldr	r3, [pc, #720]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	4ab3      	ldr	r2, [pc, #716]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80032d4:	f043 0301 	orr.w	r3, r3, #1
 80032d8:	6213      	str	r3, [r2, #32]
 80032da:	e00b      	b.n	80032f4 <HAL_RCC_OscConfig+0x9ac>
 80032dc:	4bb0      	ldr	r3, [pc, #704]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	4aaf      	ldr	r2, [pc, #700]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80032e2:	f023 0301 	bic.w	r3, r3, #1
 80032e6:	6213      	str	r3, [r2, #32]
 80032e8:	4bad      	ldr	r3, [pc, #692]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80032ea:	6a1b      	ldr	r3, [r3, #32]
 80032ec:	4aac      	ldr	r2, [pc, #688]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80032ee:	f023 0304 	bic.w	r3, r3, #4
 80032f2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	2b00      	cmp	r3, #0
 8003302:	f000 8081 	beq.w	8003408 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003306:	f7fe fa69 	bl	80017dc <HAL_GetTick>
 800330a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800330e:	e00b      	b.n	8003328 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003310:	f7fe fa64 	bl	80017dc <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003320:	4293      	cmp	r3, r2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e345      	b.n	80039b4 <HAL_RCC_OscConfig+0x106c>
 8003328:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800332c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003330:	2202      	movs	r2, #2
 8003332:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003334:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003338:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	fa93 f2a3 	rbit	r2, r3
 8003342:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003346:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800334a:	601a      	str	r2, [r3, #0]
 800334c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003350:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003354:	2202      	movs	r2, #2
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800335c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	fa93 f2a3 	rbit	r2, r3
 8003366:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800336a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800336e:	601a      	str	r2, [r3, #0]
  return result;
 8003370:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003374:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003378:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800337a:	fab3 f383 	clz	r3, r3
 800337e:	b2db      	uxtb	r3, r3
 8003380:	095b      	lsrs	r3, r3, #5
 8003382:	b2db      	uxtb	r3, r3
 8003384:	f043 0302 	orr.w	r3, r3, #2
 8003388:	b2db      	uxtb	r3, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d102      	bne.n	8003394 <HAL_RCC_OscConfig+0xa4c>
 800338e:	4b84      	ldr	r3, [pc, #528]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	e013      	b.n	80033bc <HAL_RCC_OscConfig+0xa74>
 8003394:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003398:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800339c:	2202      	movs	r2, #2
 800339e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033a4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	fa93 f2a3 	rbit	r2, r3
 80033ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033b2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	4b79      	ldr	r3, [pc, #484]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033c0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80033c4:	2102      	movs	r1, #2
 80033c6:	6011      	str	r1, [r2, #0]
 80033c8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033cc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80033d0:	6812      	ldr	r2, [r2, #0]
 80033d2:	fa92 f1a2 	rbit	r1, r2
 80033d6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033da:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80033de:	6011      	str	r1, [r2, #0]
  return result;
 80033e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033e4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80033e8:	6812      	ldr	r2, [r2, #0]
 80033ea:	fab2 f282 	clz	r2, r2
 80033ee:	b2d2      	uxtb	r2, r2
 80033f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033f4:	b2d2      	uxtb	r2, r2
 80033f6:	f002 021f 	and.w	r2, r2, #31
 80033fa:	2101      	movs	r1, #1
 80033fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003400:	4013      	ands	r3, r2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d084      	beq.n	8003310 <HAL_RCC_OscConfig+0x9c8>
 8003406:	e07f      	b.n	8003508 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003408:	f7fe f9e8 	bl	80017dc <HAL_GetTick>
 800340c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003410:	e00b      	b.n	800342a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003412:	f7fe f9e3 	bl	80017dc <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003422:	4293      	cmp	r3, r2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e2c4      	b.n	80039b4 <HAL_RCC_OscConfig+0x106c>
 800342a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800342e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003432:	2202      	movs	r2, #2
 8003434:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003436:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800343a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	fa93 f2a3 	rbit	r2, r3
 8003444:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003448:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800344c:	601a      	str	r2, [r3, #0]
 800344e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003452:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003456:	2202      	movs	r2, #2
 8003458:	601a      	str	r2, [r3, #0]
 800345a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800345e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	fa93 f2a3 	rbit	r2, r3
 8003468:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800346c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003470:	601a      	str	r2, [r3, #0]
  return result;
 8003472:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003476:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800347a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800347c:	fab3 f383 	clz	r3, r3
 8003480:	b2db      	uxtb	r3, r3
 8003482:	095b      	lsrs	r3, r3, #5
 8003484:	b2db      	uxtb	r3, r3
 8003486:	f043 0302 	orr.w	r3, r3, #2
 800348a:	b2db      	uxtb	r3, r3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d102      	bne.n	8003496 <HAL_RCC_OscConfig+0xb4e>
 8003490:	4b43      	ldr	r3, [pc, #268]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 8003492:	6a1b      	ldr	r3, [r3, #32]
 8003494:	e013      	b.n	80034be <HAL_RCC_OscConfig+0xb76>
 8003496:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800349a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800349e:	2202      	movs	r2, #2
 80034a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034a6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	fa93 f2a3 	rbit	r2, r3
 80034b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034b4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80034b8:	601a      	str	r2, [r3, #0]
 80034ba:	4b39      	ldr	r3, [pc, #228]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 80034bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034be:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034c2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80034c6:	2102      	movs	r1, #2
 80034c8:	6011      	str	r1, [r2, #0]
 80034ca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034ce:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80034d2:	6812      	ldr	r2, [r2, #0]
 80034d4:	fa92 f1a2 	rbit	r1, r2
 80034d8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034dc:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80034e0:	6011      	str	r1, [r2, #0]
  return result;
 80034e2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034e6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80034ea:	6812      	ldr	r2, [r2, #0]
 80034ec:	fab2 f282 	clz	r2, r2
 80034f0:	b2d2      	uxtb	r2, r2
 80034f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034f6:	b2d2      	uxtb	r2, r2
 80034f8:	f002 021f 	and.w	r2, r2, #31
 80034fc:	2101      	movs	r1, #1
 80034fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003502:	4013      	ands	r3, r2
 8003504:	2b00      	cmp	r3, #0
 8003506:	d184      	bne.n	8003412 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003508:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800350c:	2b01      	cmp	r3, #1
 800350e:	d105      	bne.n	800351c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003510:	4b23      	ldr	r3, [pc, #140]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 8003512:	69db      	ldr	r3, [r3, #28]
 8003514:	4a22      	ldr	r2, [pc, #136]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 8003516:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800351a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800351c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003520:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	69db      	ldr	r3, [r3, #28]
 8003528:	2b00      	cmp	r3, #0
 800352a:	f000 8242 	beq.w	80039b2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800352e:	4b1c      	ldr	r3, [pc, #112]	; (80035a0 <HAL_RCC_OscConfig+0xc58>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f003 030c 	and.w	r3, r3, #12
 8003536:	2b08      	cmp	r3, #8
 8003538:	f000 8213 	beq.w	8003962 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800353c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003540:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	2b02      	cmp	r3, #2
 800354a:	f040 8162 	bne.w	8003812 <HAL_RCC_OscConfig+0xeca>
 800354e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003552:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003556:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800355a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003560:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	fa93 f2a3 	rbit	r2, r3
 800356a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800356e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003572:	601a      	str	r2, [r3, #0]
  return result;
 8003574:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003578:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800357c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800357e:	fab3 f383 	clz	r3, r3
 8003582:	b2db      	uxtb	r3, r3
 8003584:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003588:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	461a      	mov	r2, r3
 8003590:	2300      	movs	r3, #0
 8003592:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003594:	f7fe f922 	bl	80017dc <HAL_GetTick>
 8003598:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800359c:	e00c      	b.n	80035b8 <HAL_RCC_OscConfig+0xc70>
 800359e:	bf00      	nop
 80035a0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035a4:	f7fe f91a 	bl	80017dc <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e1fd      	b.n	80039b4 <HAL_RCC_OscConfig+0x106c>
 80035b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035bc:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80035c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035ca:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	fa93 f2a3 	rbit	r2, r3
 80035d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035d8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80035dc:	601a      	str	r2, [r3, #0]
  return result;
 80035de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035e2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80035e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035e8:	fab3 f383 	clz	r3, r3
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	095b      	lsrs	r3, r3, #5
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	f043 0301 	orr.w	r3, r3, #1
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d102      	bne.n	8003602 <HAL_RCC_OscConfig+0xcba>
 80035fc:	4bb0      	ldr	r3, [pc, #704]	; (80038c0 <HAL_RCC_OscConfig+0xf78>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	e027      	b.n	8003652 <HAL_RCC_OscConfig+0xd0a>
 8003602:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003606:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800360a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800360e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003610:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003614:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	fa93 f2a3 	rbit	r2, r3
 800361e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003622:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800362c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003630:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003634:	601a      	str	r2, [r3, #0]
 8003636:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800363a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	fa93 f2a3 	rbit	r2, r3
 8003644:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003648:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800364c:	601a      	str	r2, [r3, #0]
 800364e:	4b9c      	ldr	r3, [pc, #624]	; (80038c0 <HAL_RCC_OscConfig+0xf78>)
 8003650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003652:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003656:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800365a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800365e:	6011      	str	r1, [r2, #0]
 8003660:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003664:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003668:	6812      	ldr	r2, [r2, #0]
 800366a:	fa92 f1a2 	rbit	r1, r2
 800366e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003672:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003676:	6011      	str	r1, [r2, #0]
  return result;
 8003678:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800367c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003680:	6812      	ldr	r2, [r2, #0]
 8003682:	fab2 f282 	clz	r2, r2
 8003686:	b2d2      	uxtb	r2, r2
 8003688:	f042 0220 	orr.w	r2, r2, #32
 800368c:	b2d2      	uxtb	r2, r2
 800368e:	f002 021f 	and.w	r2, r2, #31
 8003692:	2101      	movs	r1, #1
 8003694:	fa01 f202 	lsl.w	r2, r1, r2
 8003698:	4013      	ands	r3, r2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d182      	bne.n	80035a4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800369e:	4b88      	ldr	r3, [pc, #544]	; (80038c0 <HAL_RCC_OscConfig+0xf78>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80036a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80036b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	430b      	orrs	r3, r1
 80036c0:	497f      	ldr	r1, [pc, #508]	; (80038c0 <HAL_RCC_OscConfig+0xf78>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	604b      	str	r3, [r1, #4]
 80036c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036ca:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80036ce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80036d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036d8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	fa93 f2a3 	rbit	r2, r3
 80036e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036e6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80036ea:	601a      	str	r2, [r3, #0]
  return result;
 80036ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036f0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80036f4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036f6:	fab3 f383 	clz	r3, r3
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003700:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	461a      	mov	r2, r3
 8003708:	2301      	movs	r3, #1
 800370a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800370c:	f7fe f866 	bl	80017dc <HAL_GetTick>
 8003710:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003714:	e009      	b.n	800372a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003716:	f7fe f861 	bl	80017dc <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e144      	b.n	80039b4 <HAL_RCC_OscConfig+0x106c>
 800372a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800372e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003732:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003736:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003738:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800373c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	fa93 f2a3 	rbit	r2, r3
 8003746:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800374a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800374e:	601a      	str	r2, [r3, #0]
  return result;
 8003750:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003754:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003758:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800375a:	fab3 f383 	clz	r3, r3
 800375e:	b2db      	uxtb	r3, r3
 8003760:	095b      	lsrs	r3, r3, #5
 8003762:	b2db      	uxtb	r3, r3
 8003764:	f043 0301 	orr.w	r3, r3, #1
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b01      	cmp	r3, #1
 800376c:	d102      	bne.n	8003774 <HAL_RCC_OscConfig+0xe2c>
 800376e:	4b54      	ldr	r3, [pc, #336]	; (80038c0 <HAL_RCC_OscConfig+0xf78>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	e027      	b.n	80037c4 <HAL_RCC_OscConfig+0xe7c>
 8003774:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003778:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800377c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003780:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003782:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003786:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	fa93 f2a3 	rbit	r2, r3
 8003790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003794:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800379e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80037a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ac:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	fa93 f2a3 	rbit	r2, r3
 80037b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ba:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80037be:	601a      	str	r2, [r3, #0]
 80037c0:	4b3f      	ldr	r3, [pc, #252]	; (80038c0 <HAL_RCC_OscConfig+0xf78>)
 80037c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80037c8:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80037cc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80037d0:	6011      	str	r1, [r2, #0]
 80037d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80037d6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80037da:	6812      	ldr	r2, [r2, #0]
 80037dc:	fa92 f1a2 	rbit	r1, r2
 80037e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80037e4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80037e8:	6011      	str	r1, [r2, #0]
  return result;
 80037ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80037ee:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80037f2:	6812      	ldr	r2, [r2, #0]
 80037f4:	fab2 f282 	clz	r2, r2
 80037f8:	b2d2      	uxtb	r2, r2
 80037fa:	f042 0220 	orr.w	r2, r2, #32
 80037fe:	b2d2      	uxtb	r2, r2
 8003800:	f002 021f 	and.w	r2, r2, #31
 8003804:	2101      	movs	r1, #1
 8003806:	fa01 f202 	lsl.w	r2, r1, r2
 800380a:	4013      	ands	r3, r2
 800380c:	2b00      	cmp	r3, #0
 800380e:	d082      	beq.n	8003716 <HAL_RCC_OscConfig+0xdce>
 8003810:	e0cf      	b.n	80039b2 <HAL_RCC_OscConfig+0x106a>
 8003812:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003816:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800381a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800381e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003820:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003824:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	fa93 f2a3 	rbit	r2, r3
 800382e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003832:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003836:	601a      	str	r2, [r3, #0]
  return result;
 8003838:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800383c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003840:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003842:	fab3 f383 	clz	r3, r3
 8003846:	b2db      	uxtb	r3, r3
 8003848:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800384c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	461a      	mov	r2, r3
 8003854:	2300      	movs	r3, #0
 8003856:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003858:	f7fd ffc0 	bl	80017dc <HAL_GetTick>
 800385c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003860:	e009      	b.n	8003876 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003862:	f7fd ffbb 	bl	80017dc <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e09e      	b.n	80039b4 <HAL_RCC_OscConfig+0x106c>
 8003876:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800387a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800387e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003882:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003884:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003888:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	fa93 f2a3 	rbit	r2, r3
 8003892:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003896:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800389a:	601a      	str	r2, [r3, #0]
  return result;
 800389c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038a0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80038a4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038a6:	fab3 f383 	clz	r3, r3
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	095b      	lsrs	r3, r3, #5
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	f043 0301 	orr.w	r3, r3, #1
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d104      	bne.n	80038c4 <HAL_RCC_OscConfig+0xf7c>
 80038ba:	4b01      	ldr	r3, [pc, #4]	; (80038c0 <HAL_RCC_OscConfig+0xf78>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	e029      	b.n	8003914 <HAL_RCC_OscConfig+0xfcc>
 80038c0:	40021000 	.word	0x40021000
 80038c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038c8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80038cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80038d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038d6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	fa93 f2a3 	rbit	r2, r3
 80038e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038e4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ee:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80038f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038fc:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	fa93 f2a3 	rbit	r2, r3
 8003906:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800390a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800390e:	601a      	str	r2, [r3, #0]
 8003910:	4b2b      	ldr	r3, [pc, #172]	; (80039c0 <HAL_RCC_OscConfig+0x1078>)
 8003912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003914:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003918:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800391c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003920:	6011      	str	r1, [r2, #0]
 8003922:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003926:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800392a:	6812      	ldr	r2, [r2, #0]
 800392c:	fa92 f1a2 	rbit	r1, r2
 8003930:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003934:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003938:	6011      	str	r1, [r2, #0]
  return result;
 800393a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800393e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003942:	6812      	ldr	r2, [r2, #0]
 8003944:	fab2 f282 	clz	r2, r2
 8003948:	b2d2      	uxtb	r2, r2
 800394a:	f042 0220 	orr.w	r2, r2, #32
 800394e:	b2d2      	uxtb	r2, r2
 8003950:	f002 021f 	and.w	r2, r2, #31
 8003954:	2101      	movs	r1, #1
 8003956:	fa01 f202 	lsl.w	r2, r1, r2
 800395a:	4013      	ands	r3, r2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d180      	bne.n	8003862 <HAL_RCC_OscConfig+0xf1a>
 8003960:	e027      	b.n	80039b2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003962:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003966:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	2b01      	cmp	r3, #1
 8003970:	d101      	bne.n	8003976 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e01e      	b.n	80039b4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003976:	4b12      	ldr	r3, [pc, #72]	; (80039c0 <HAL_RCC_OscConfig+0x1078>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800397e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003982:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003986:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800398a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	429a      	cmp	r2, r3
 8003994:	d10b      	bne.n	80039ae <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003996:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800399a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800399e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d001      	beq.n	80039b2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e000      	b.n	80039b4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	40021000 	.word	0x40021000

080039c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b09e      	sub	sp, #120	; 0x78
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80039ce:	2300      	movs	r3, #0
 80039d0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d101      	bne.n	80039dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e162      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039dc:	4b90      	ldr	r3, [pc, #576]	; (8003c20 <HAL_RCC_ClockConfig+0x25c>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d910      	bls.n	8003a0c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ea:	4b8d      	ldr	r3, [pc, #564]	; (8003c20 <HAL_RCC_ClockConfig+0x25c>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f023 0207 	bic.w	r2, r3, #7
 80039f2:	498b      	ldr	r1, [pc, #556]	; (8003c20 <HAL_RCC_ClockConfig+0x25c>)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fa:	4b89      	ldr	r3, [pc, #548]	; (8003c20 <HAL_RCC_ClockConfig+0x25c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	683a      	ldr	r2, [r7, #0]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d001      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e14a      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d008      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a18:	4b82      	ldr	r3, [pc, #520]	; (8003c24 <HAL_RCC_ClockConfig+0x260>)
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	497f      	ldr	r1, [pc, #508]	; (8003c24 <HAL_RCC_ClockConfig+0x260>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 80dc 	beq.w	8003bf0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d13c      	bne.n	8003aba <HAL_RCC_ClockConfig+0xf6>
 8003a40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a44:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a48:	fa93 f3a3 	rbit	r3, r3
 8003a4c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003a4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a50:	fab3 f383 	clz	r3, r3
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	095b      	lsrs	r3, r3, #5
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	f043 0301 	orr.w	r3, r3, #1
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d102      	bne.n	8003a6a <HAL_RCC_ClockConfig+0xa6>
 8003a64:	4b6f      	ldr	r3, [pc, #444]	; (8003c24 <HAL_RCC_ClockConfig+0x260>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	e00f      	b.n	8003a8a <HAL_RCC_ClockConfig+0xc6>
 8003a6a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a6e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a72:	fa93 f3a3 	rbit	r3, r3
 8003a76:	667b      	str	r3, [r7, #100]	; 0x64
 8003a78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a7c:	663b      	str	r3, [r7, #96]	; 0x60
 8003a7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a80:	fa93 f3a3 	rbit	r3, r3
 8003a84:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a86:	4b67      	ldr	r3, [pc, #412]	; (8003c24 <HAL_RCC_ClockConfig+0x260>)
 8003a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a8e:	65ba      	str	r2, [r7, #88]	; 0x58
 8003a90:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a92:	fa92 f2a2 	rbit	r2, r2
 8003a96:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003a98:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003a9a:	fab2 f282 	clz	r2, r2
 8003a9e:	b2d2      	uxtb	r2, r2
 8003aa0:	f042 0220 	orr.w	r2, r2, #32
 8003aa4:	b2d2      	uxtb	r2, r2
 8003aa6:	f002 021f 	and.w	r2, r2, #31
 8003aaa:	2101      	movs	r1, #1
 8003aac:	fa01 f202 	lsl.w	r2, r1, r2
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d17b      	bne.n	8003bae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e0f3      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d13c      	bne.n	8003b3c <HAL_RCC_ClockConfig+0x178>
 8003ac2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ac6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003aca:	fa93 f3a3 	rbit	r3, r3
 8003ace:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003ad0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ad2:	fab3 f383 	clz	r3, r3
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	095b      	lsrs	r3, r3, #5
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	f043 0301 	orr.w	r3, r3, #1
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d102      	bne.n	8003aec <HAL_RCC_ClockConfig+0x128>
 8003ae6:	4b4f      	ldr	r3, [pc, #316]	; (8003c24 <HAL_RCC_ClockConfig+0x260>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	e00f      	b.n	8003b0c <HAL_RCC_ClockConfig+0x148>
 8003aec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003af0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003af4:	fa93 f3a3 	rbit	r3, r3
 8003af8:	647b      	str	r3, [r7, #68]	; 0x44
 8003afa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003afe:	643b      	str	r3, [r7, #64]	; 0x40
 8003b00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b02:	fa93 f3a3 	rbit	r3, r3
 8003b06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b08:	4b46      	ldr	r3, [pc, #280]	; (8003c24 <HAL_RCC_ClockConfig+0x260>)
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b10:	63ba      	str	r2, [r7, #56]	; 0x38
 8003b12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b14:	fa92 f2a2 	rbit	r2, r2
 8003b18:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003b1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b1c:	fab2 f282 	clz	r2, r2
 8003b20:	b2d2      	uxtb	r2, r2
 8003b22:	f042 0220 	orr.w	r2, r2, #32
 8003b26:	b2d2      	uxtb	r2, r2
 8003b28:	f002 021f 	and.w	r2, r2, #31
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b32:	4013      	ands	r3, r2
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d13a      	bne.n	8003bae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e0b2      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x2de>
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b42:	fa93 f3a3 	rbit	r3, r3
 8003b46:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b4a:	fab3 f383 	clz	r3, r3
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	095b      	lsrs	r3, r3, #5
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d102      	bne.n	8003b64 <HAL_RCC_ClockConfig+0x1a0>
 8003b5e:	4b31      	ldr	r3, [pc, #196]	; (8003c24 <HAL_RCC_ClockConfig+0x260>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	e00d      	b.n	8003b80 <HAL_RCC_ClockConfig+0x1bc>
 8003b64:	2302      	movs	r3, #2
 8003b66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b6a:	fa93 f3a3 	rbit	r3, r3
 8003b6e:	627b      	str	r3, [r7, #36]	; 0x24
 8003b70:	2302      	movs	r3, #2
 8003b72:	623b      	str	r3, [r7, #32]
 8003b74:	6a3b      	ldr	r3, [r7, #32]
 8003b76:	fa93 f3a3 	rbit	r3, r3
 8003b7a:	61fb      	str	r3, [r7, #28]
 8003b7c:	4b29      	ldr	r3, [pc, #164]	; (8003c24 <HAL_RCC_ClockConfig+0x260>)
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b80:	2202      	movs	r2, #2
 8003b82:	61ba      	str	r2, [r7, #24]
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	fa92 f2a2 	rbit	r2, r2
 8003b8a:	617a      	str	r2, [r7, #20]
  return result;
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	fab2 f282 	clz	r2, r2
 8003b92:	b2d2      	uxtb	r2, r2
 8003b94:	f042 0220 	orr.w	r2, r2, #32
 8003b98:	b2d2      	uxtb	r2, r2
 8003b9a:	f002 021f 	and.w	r2, r2, #31
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d101      	bne.n	8003bae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e079      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bae:	4b1d      	ldr	r3, [pc, #116]	; (8003c24 <HAL_RCC_ClockConfig+0x260>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f023 0203 	bic.w	r2, r3, #3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	491a      	ldr	r1, [pc, #104]	; (8003c24 <HAL_RCC_ClockConfig+0x260>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bc0:	f7fd fe0c 	bl	80017dc <HAL_GetTick>
 8003bc4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bc6:	e00a      	b.n	8003bde <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bc8:	f7fd fe08 	bl	80017dc <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d901      	bls.n	8003bde <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e061      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bde:	4b11      	ldr	r3, [pc, #68]	; (8003c24 <HAL_RCC_ClockConfig+0x260>)
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f003 020c 	and.w	r2, r3, #12
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d1eb      	bne.n	8003bc8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bf0:	4b0b      	ldr	r3, [pc, #44]	; (8003c20 <HAL_RCC_ClockConfig+0x25c>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0307 	and.w	r3, r3, #7
 8003bf8:	683a      	ldr	r2, [r7, #0]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d214      	bcs.n	8003c28 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bfe:	4b08      	ldr	r3, [pc, #32]	; (8003c20 <HAL_RCC_ClockConfig+0x25c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f023 0207 	bic.w	r2, r3, #7
 8003c06:	4906      	ldr	r1, [pc, #24]	; (8003c20 <HAL_RCC_ClockConfig+0x25c>)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c0e:	4b04      	ldr	r3, [pc, #16]	; (8003c20 <HAL_RCC_ClockConfig+0x25c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0307 	and.w	r3, r3, #7
 8003c16:	683a      	ldr	r2, [r7, #0]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d005      	beq.n	8003c28 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e040      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x2de>
 8003c20:	40022000 	.word	0x40022000
 8003c24:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0304 	and.w	r3, r3, #4
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d008      	beq.n	8003c46 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c34:	4b1d      	ldr	r3, [pc, #116]	; (8003cac <HAL_RCC_ClockConfig+0x2e8>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	491a      	ldr	r1, [pc, #104]	; (8003cac <HAL_RCC_ClockConfig+0x2e8>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0308 	and.w	r3, r3, #8
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d009      	beq.n	8003c66 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c52:	4b16      	ldr	r3, [pc, #88]	; (8003cac <HAL_RCC_ClockConfig+0x2e8>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	00db      	lsls	r3, r3, #3
 8003c60:	4912      	ldr	r1, [pc, #72]	; (8003cac <HAL_RCC_ClockConfig+0x2e8>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003c66:	f000 f829 	bl	8003cbc <HAL_RCC_GetSysClockFreq>
 8003c6a:	4601      	mov	r1, r0
 8003c6c:	4b0f      	ldr	r3, [pc, #60]	; (8003cac <HAL_RCC_ClockConfig+0x2e8>)
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c74:	22f0      	movs	r2, #240	; 0xf0
 8003c76:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	fa92 f2a2 	rbit	r2, r2
 8003c7e:	60fa      	str	r2, [r7, #12]
  return result;
 8003c80:	68fa      	ldr	r2, [r7, #12]
 8003c82:	fab2 f282 	clz	r2, r2
 8003c86:	b2d2      	uxtb	r2, r2
 8003c88:	40d3      	lsrs	r3, r2
 8003c8a:	4a09      	ldr	r2, [pc, #36]	; (8003cb0 <HAL_RCC_ClockConfig+0x2ec>)
 8003c8c:	5cd3      	ldrb	r3, [r2, r3]
 8003c8e:	fa21 f303 	lsr.w	r3, r1, r3
 8003c92:	4a08      	ldr	r2, [pc, #32]	; (8003cb4 <HAL_RCC_ClockConfig+0x2f0>)
 8003c94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003c96:	4b08      	ldr	r3, [pc, #32]	; (8003cb8 <HAL_RCC_ClockConfig+0x2f4>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fd fd5a 	bl	8001754 <HAL_InitTick>
  
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3778      	adds	r7, #120	; 0x78
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	40021000 	.word	0x40021000
 8003cb0:	08007a14 	.word	0x08007a14
 8003cb4:	20000000 	.word	0x20000000
 8003cb8:	20000004 	.word	0x20000004

08003cbc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b08b      	sub	sp, #44	; 0x2c
 8003cc0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	61fb      	str	r3, [r7, #28]
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	61bb      	str	r3, [r7, #24]
 8003cca:	2300      	movs	r3, #0
 8003ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8003cce:	2300      	movs	r3, #0
 8003cd0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003cd6:	4b29      	ldr	r3, [pc, #164]	; (8003d7c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	f003 030c 	and.w	r3, r3, #12
 8003ce2:	2b04      	cmp	r3, #4
 8003ce4:	d002      	beq.n	8003cec <HAL_RCC_GetSysClockFreq+0x30>
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d003      	beq.n	8003cf2 <HAL_RCC_GetSysClockFreq+0x36>
 8003cea:	e03c      	b.n	8003d66 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003cec:	4b24      	ldr	r3, [pc, #144]	; (8003d80 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003cee:	623b      	str	r3, [r7, #32]
      break;
 8003cf0:	e03c      	b.n	8003d6c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003cf8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003cfc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfe:	68ba      	ldr	r2, [r7, #8]
 8003d00:	fa92 f2a2 	rbit	r2, r2
 8003d04:	607a      	str	r2, [r7, #4]
  return result;
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	fab2 f282 	clz	r2, r2
 8003d0c:	b2d2      	uxtb	r2, r2
 8003d0e:	40d3      	lsrs	r3, r2
 8003d10:	4a1c      	ldr	r2, [pc, #112]	; (8003d84 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003d12:	5cd3      	ldrb	r3, [r2, r3]
 8003d14:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003d16:	4b19      	ldr	r3, [pc, #100]	; (8003d7c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1a:	f003 030f 	and.w	r3, r3, #15
 8003d1e:	220f      	movs	r2, #15
 8003d20:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d22:	693a      	ldr	r2, [r7, #16]
 8003d24:	fa92 f2a2 	rbit	r2, r2
 8003d28:	60fa      	str	r2, [r7, #12]
  return result;
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	fab2 f282 	clz	r2, r2
 8003d30:	b2d2      	uxtb	r2, r2
 8003d32:	40d3      	lsrs	r3, r2
 8003d34:	4a14      	ldr	r2, [pc, #80]	; (8003d88 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003d36:	5cd3      	ldrb	r3, [r2, r3]
 8003d38:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d008      	beq.n	8003d56 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003d44:	4a0e      	ldr	r2, [pc, #56]	; (8003d80 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	fb02 f303 	mul.w	r3, r2, r3
 8003d52:	627b      	str	r3, [r7, #36]	; 0x24
 8003d54:	e004      	b.n	8003d60 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	4a0c      	ldr	r2, [pc, #48]	; (8003d8c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003d5a:	fb02 f303 	mul.w	r3, r2, r3
 8003d5e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d62:	623b      	str	r3, [r7, #32]
      break;
 8003d64:	e002      	b.n	8003d6c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d66:	4b06      	ldr	r3, [pc, #24]	; (8003d80 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003d68:	623b      	str	r3, [r7, #32]
      break;
 8003d6a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d6c:	6a3b      	ldr	r3, [r7, #32]
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	372c      	adds	r7, #44	; 0x2c
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	007a1200 	.word	0x007a1200
 8003d84:	08007a2c 	.word	0x08007a2c
 8003d88:	08007a3c 	.word	0x08007a3c
 8003d8c:	003d0900 	.word	0x003d0900

08003d90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d94:	4b03      	ldr	r3, [pc, #12]	; (8003da4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d96:	681b      	ldr	r3, [r3, #0]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	20000000 	.word	0x20000000

08003da8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003dae:	f7ff ffef 	bl	8003d90 <HAL_RCC_GetHCLKFreq>
 8003db2:	4601      	mov	r1, r0
 8003db4:	4b0b      	ldr	r3, [pc, #44]	; (8003de4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003dbc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003dc0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	fa92 f2a2 	rbit	r2, r2
 8003dc8:	603a      	str	r2, [r7, #0]
  return result;
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	fab2 f282 	clz	r2, r2
 8003dd0:	b2d2      	uxtb	r2, r2
 8003dd2:	40d3      	lsrs	r3, r2
 8003dd4:	4a04      	ldr	r2, [pc, #16]	; (8003de8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003dd6:	5cd3      	ldrb	r3, [r2, r3]
 8003dd8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3708      	adds	r7, #8
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	40021000 	.word	0x40021000
 8003de8:	08007a24 	.word	0x08007a24

08003dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003df2:	f7ff ffcd 	bl	8003d90 <HAL_RCC_GetHCLKFreq>
 8003df6:	4601      	mov	r1, r0
 8003df8:	4b0b      	ldr	r3, [pc, #44]	; (8003e28 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003e00:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003e04:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	fa92 f2a2 	rbit	r2, r2
 8003e0c:	603a      	str	r2, [r7, #0]
  return result;
 8003e0e:	683a      	ldr	r2, [r7, #0]
 8003e10:	fab2 f282 	clz	r2, r2
 8003e14:	b2d2      	uxtb	r2, r2
 8003e16:	40d3      	lsrs	r3, r2
 8003e18:	4a04      	ldr	r2, [pc, #16]	; (8003e2c <HAL_RCC_GetPCLK2Freq+0x40>)
 8003e1a:	5cd3      	ldrb	r3, [r2, r3]
 8003e1c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003e20:	4618      	mov	r0, r3
 8003e22:	3708      	adds	r7, #8
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	08007a24 	.word	0x08007a24

08003e30 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b092      	sub	sp, #72	; 0x48
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003e40:	2300      	movs	r3, #0
 8003e42:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	f000 80d4 	beq.w	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e54:	4b4e      	ldr	r3, [pc, #312]	; (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e56:	69db      	ldr	r3, [r3, #28]
 8003e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d10e      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e60:	4b4b      	ldr	r3, [pc, #300]	; (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e62:	69db      	ldr	r3, [r3, #28]
 8003e64:	4a4a      	ldr	r2, [pc, #296]	; (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e6a:	61d3      	str	r3, [r2, #28]
 8003e6c:	4b48      	ldr	r3, [pc, #288]	; (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e74:	60bb      	str	r3, [r7, #8]
 8003e76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e7e:	4b45      	ldr	r3, [pc, #276]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d118      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e8a:	4b42      	ldr	r3, [pc, #264]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a41      	ldr	r2, [pc, #260]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e94:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e96:	f7fd fca1 	bl	80017dc <HAL_GetTick>
 8003e9a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e9c:	e008      	b.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e9e:	f7fd fc9d 	bl	80017dc <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	2b64      	cmp	r3, #100	; 0x64
 8003eaa:	d901      	bls.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	e169      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eb0:	4b38      	ldr	r3, [pc, #224]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d0f0      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ebc:	4b34      	ldr	r3, [pc, #208]	; (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ebe:	6a1b      	ldr	r3, [r3, #32]
 8003ec0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ec6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 8084 	beq.w	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ed6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d07c      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003edc:	4b2c      	ldr	r3, [pc, #176]	; (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ee4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ee6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003eea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eee:	fa93 f3a3 	rbit	r3, r3
 8003ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ef6:	fab3 f383 	clz	r3, r3
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	461a      	mov	r2, r3
 8003efe:	4b26      	ldr	r3, [pc, #152]	; (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f00:	4413      	add	r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	461a      	mov	r2, r3
 8003f06:	2301      	movs	r3, #1
 8003f08:	6013      	str	r3, [r2, #0]
 8003f0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f0e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f12:	fa93 f3a3 	rbit	r3, r3
 8003f16:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003f18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f1a:	fab3 f383 	clz	r3, r3
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	461a      	mov	r2, r3
 8003f22:	4b1d      	ldr	r3, [pc, #116]	; (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f24:	4413      	add	r3, r2
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	461a      	mov	r2, r3
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f2e:	4a18      	ldr	r2, [pc, #96]	; (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f32:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d04b      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3e:	f7fd fc4d 	bl	80017dc <HAL_GetTick>
 8003f42:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f44:	e00a      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f46:	f7fd fc49 	bl	80017dc <HAL_GetTick>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d901      	bls.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e113      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f62:	fa93 f3a3 	rbit	r3, r3
 8003f66:	627b      	str	r3, [r7, #36]	; 0x24
 8003f68:	2302      	movs	r3, #2
 8003f6a:	623b      	str	r3, [r7, #32]
 8003f6c:	6a3b      	ldr	r3, [r7, #32]
 8003f6e:	fa93 f3a3 	rbit	r3, r3
 8003f72:	61fb      	str	r3, [r7, #28]
  return result;
 8003f74:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f76:	fab3 f383 	clz	r3, r3
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	095b      	lsrs	r3, r3, #5
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	f043 0302 	orr.w	r3, r3, #2
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d108      	bne.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003f8a:	4b01      	ldr	r3, [pc, #4]	; (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	e00d      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003f90:	40021000 	.word	0x40021000
 8003f94:	40007000 	.word	0x40007000
 8003f98:	10908100 	.word	0x10908100
 8003f9c:	2302      	movs	r3, #2
 8003f9e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	fa93 f3a3 	rbit	r3, r3
 8003fa6:	617b      	str	r3, [r7, #20]
 8003fa8:	4b78      	ldr	r3, [pc, #480]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fac:	2202      	movs	r2, #2
 8003fae:	613a      	str	r2, [r7, #16]
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	fa92 f2a2 	rbit	r2, r2
 8003fb6:	60fa      	str	r2, [r7, #12]
  return result;
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	fab2 f282 	clz	r2, r2
 8003fbe:	b2d2      	uxtb	r2, r2
 8003fc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003fc4:	b2d2      	uxtb	r2, r2
 8003fc6:	f002 021f 	and.w	r2, r2, #31
 8003fca:	2101      	movs	r1, #1
 8003fcc:	fa01 f202 	lsl.w	r2, r1, r2
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d0b7      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003fd6:	4b6d      	ldr	r3, [pc, #436]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	496a      	ldr	r1, [pc, #424]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003fe8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d105      	bne.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ff0:	4b66      	ldr	r3, [pc, #408]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ff2:	69db      	ldr	r3, [r3, #28]
 8003ff4:	4a65      	ldr	r2, [pc, #404]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ff6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ffa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	2b00      	cmp	r3, #0
 8004006:	d008      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004008:	4b60      	ldr	r3, [pc, #384]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800400a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400c:	f023 0203 	bic.w	r2, r3, #3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	495d      	ldr	r1, [pc, #372]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004016:	4313      	orrs	r3, r2
 8004018:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0302 	and.w	r3, r3, #2
 8004022:	2b00      	cmp	r3, #0
 8004024:	d008      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004026:	4b59      	ldr	r3, [pc, #356]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	4956      	ldr	r1, [pc, #344]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004034:	4313      	orrs	r3, r2
 8004036:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0304 	and.w	r3, r3, #4
 8004040:	2b00      	cmp	r3, #0
 8004042:	d008      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004044:	4b51      	ldr	r3, [pc, #324]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004048:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	494e      	ldr	r1, [pc, #312]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004052:	4313      	orrs	r3, r2
 8004054:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0320 	and.w	r3, r3, #32
 800405e:	2b00      	cmp	r3, #0
 8004060:	d008      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004062:	4b4a      	ldr	r3, [pc, #296]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004066:	f023 0210 	bic.w	r2, r3, #16
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	69db      	ldr	r3, [r3, #28]
 800406e:	4947      	ldr	r1, [pc, #284]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004070:	4313      	orrs	r3, r2
 8004072:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d008      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004080:	4b42      	ldr	r3, [pc, #264]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408c:	493f      	ldr	r1, [pc, #252]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800408e:	4313      	orrs	r3, r2
 8004090:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800409a:	2b00      	cmp	r3, #0
 800409c:	d008      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800409e:	4b3b      	ldr	r3, [pc, #236]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a2:	f023 0220 	bic.w	r2, r3, #32
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a1b      	ldr	r3, [r3, #32]
 80040aa:	4938      	ldr	r1, [pc, #224]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0308 	and.w	r3, r3, #8
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d008      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040bc:	4b33      	ldr	r3, [pc, #204]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	4930      	ldr	r1, [pc, #192]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0310 	and.w	r3, r3, #16
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d008      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80040da:	4b2c      	ldr	r3, [pc, #176]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	4929      	ldr	r1, [pc, #164]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d008      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80040f8:	4b24      	ldr	r3, [pc, #144]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004104:	4921      	ldr	r1, [pc, #132]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004106:	4313      	orrs	r3, r2
 8004108:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004112:	2b00      	cmp	r3, #0
 8004114:	d008      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004116:	4b1d      	ldr	r3, [pc, #116]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800411a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004122:	491a      	ldr	r1, [pc, #104]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004124:	4313      	orrs	r3, r2
 8004126:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004130:	2b00      	cmp	r3, #0
 8004132:	d008      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004134:	4b15      	ldr	r3, [pc, #84]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004138:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004140:	4912      	ldr	r1, [pc, #72]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004142:	4313      	orrs	r3, r2
 8004144:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d008      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004152:	4b0e      	ldr	r3, [pc, #56]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004156:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415e:	490b      	ldr	r1, [pc, #44]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004160:	4313      	orrs	r3, r2
 8004162:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d008      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004170:	4b06      	ldr	r3, [pc, #24]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004174:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800417c:	4903      	ldr	r1, [pc, #12]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800417e:	4313      	orrs	r3, r2
 8004180:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3748      	adds	r7, #72	; 0x48
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	40021000 	.word	0x40021000

08004190 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e040      	b.n	8004224 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d106      	bne.n	80041b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7fd f948 	bl	8001448 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2224      	movs	r2, #36	; 0x24
 80041bc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0201 	bic.w	r2, r2, #1
 80041cc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f8b6 	bl	8004340 <UART_SetConfig>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d101      	bne.n	80041de <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e022      	b.n	8004224 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d002      	beq.n	80041ec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 fa7e 	bl	80046e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80041fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800420a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0201 	orr.w	r2, r2, #1
 800421a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f000 fb05 	bl	800482c <UART_CheckIdleState>
 8004222:	4603      	mov	r3, r0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b08a      	sub	sp, #40	; 0x28
 8004230:	af02      	add	r7, sp, #8
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	60b9      	str	r1, [r7, #8]
 8004236:	603b      	str	r3, [r7, #0]
 8004238:	4613      	mov	r3, r2
 800423a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004240:	2b20      	cmp	r3, #32
 8004242:	d178      	bne.n	8004336 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d002      	beq.n	8004250 <HAL_UART_Transmit+0x24>
 800424a:	88fb      	ldrh	r3, [r7, #6]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d101      	bne.n	8004254 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e071      	b.n	8004338 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2221      	movs	r2, #33	; 0x21
 8004260:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004262:	f7fd fabb 	bl	80017dc <HAL_GetTick>
 8004266:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	88fa      	ldrh	r2, [r7, #6]
 800426c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	88fa      	ldrh	r2, [r7, #6]
 8004274:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004280:	d108      	bne.n	8004294 <HAL_UART_Transmit+0x68>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d104      	bne.n	8004294 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800428a:	2300      	movs	r3, #0
 800428c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	61bb      	str	r3, [r7, #24]
 8004292:	e003      	b.n	800429c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004298:	2300      	movs	r3, #0
 800429a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800429c:	e030      	b.n	8004300 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	9300      	str	r3, [sp, #0]
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	2200      	movs	r2, #0
 80042a6:	2180      	movs	r1, #128	; 0x80
 80042a8:	68f8      	ldr	r0, [r7, #12]
 80042aa:	f000 fb67 	bl	800497c <UART_WaitOnFlagUntilTimeout>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d004      	beq.n	80042be <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2220      	movs	r2, #32
 80042b8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e03c      	b.n	8004338 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d10b      	bne.n	80042dc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	881a      	ldrh	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042d0:	b292      	uxth	r2, r2
 80042d2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	3302      	adds	r3, #2
 80042d8:	61bb      	str	r3, [r7, #24]
 80042da:	e008      	b.n	80042ee <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	781a      	ldrb	r2, [r3, #0]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	b292      	uxth	r2, r2
 80042e6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	3301      	adds	r3, #1
 80042ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	3b01      	subs	r3, #1
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004306:	b29b      	uxth	r3, r3
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1c8      	bne.n	800429e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	2200      	movs	r2, #0
 8004314:	2140      	movs	r1, #64	; 0x40
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f000 fb30 	bl	800497c <UART_WaitOnFlagUntilTimeout>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d004      	beq.n	800432c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2220      	movs	r2, #32
 8004326:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e005      	b.n	8004338 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2220      	movs	r2, #32
 8004330:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004332:	2300      	movs	r3, #0
 8004334:	e000      	b.n	8004338 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004336:	2302      	movs	r3, #2
  }
}
 8004338:	4618      	mov	r0, r3
 800433a:	3720      	adds	r7, #32
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b088      	sub	sp, #32
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	689a      	ldr	r2, [r3, #8]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	431a      	orrs	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	431a      	orrs	r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	69db      	ldr	r3, [r3, #28]
 8004360:	4313      	orrs	r3, r2
 8004362:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800436e:	f023 030c 	bic.w	r3, r3, #12
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	6812      	ldr	r2, [r2, #0]
 8004376:	6979      	ldr	r1, [r7, #20]
 8004378:	430b      	orrs	r3, r1
 800437a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	68da      	ldr	r2, [r3, #12]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	430a      	orrs	r2, r1
 8004390:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6a1b      	ldr	r3, [r3, #32]
 800439c:	697a      	ldr	r2, [r7, #20]
 800439e:	4313      	orrs	r3, r2
 80043a0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	697a      	ldr	r2, [r7, #20]
 80043b2:	430a      	orrs	r2, r1
 80043b4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4aa7      	ldr	r2, [pc, #668]	; (8004658 <UART_SetConfig+0x318>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d120      	bne.n	8004402 <UART_SetConfig+0xc2>
 80043c0:	4ba6      	ldr	r3, [pc, #664]	; (800465c <UART_SetConfig+0x31c>)
 80043c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c4:	f003 0303 	and.w	r3, r3, #3
 80043c8:	2b03      	cmp	r3, #3
 80043ca:	d817      	bhi.n	80043fc <UART_SetConfig+0xbc>
 80043cc:	a201      	add	r2, pc, #4	; (adr r2, 80043d4 <UART_SetConfig+0x94>)
 80043ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043d2:	bf00      	nop
 80043d4:	080043e5 	.word	0x080043e5
 80043d8:	080043f1 	.word	0x080043f1
 80043dc:	080043f7 	.word	0x080043f7
 80043e0:	080043eb 	.word	0x080043eb
 80043e4:	2301      	movs	r3, #1
 80043e6:	77fb      	strb	r3, [r7, #31]
 80043e8:	e0b5      	b.n	8004556 <UART_SetConfig+0x216>
 80043ea:	2302      	movs	r3, #2
 80043ec:	77fb      	strb	r3, [r7, #31]
 80043ee:	e0b2      	b.n	8004556 <UART_SetConfig+0x216>
 80043f0:	2304      	movs	r3, #4
 80043f2:	77fb      	strb	r3, [r7, #31]
 80043f4:	e0af      	b.n	8004556 <UART_SetConfig+0x216>
 80043f6:	2308      	movs	r3, #8
 80043f8:	77fb      	strb	r3, [r7, #31]
 80043fa:	e0ac      	b.n	8004556 <UART_SetConfig+0x216>
 80043fc:	2310      	movs	r3, #16
 80043fe:	77fb      	strb	r3, [r7, #31]
 8004400:	e0a9      	b.n	8004556 <UART_SetConfig+0x216>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a96      	ldr	r2, [pc, #600]	; (8004660 <UART_SetConfig+0x320>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d124      	bne.n	8004456 <UART_SetConfig+0x116>
 800440c:	4b93      	ldr	r3, [pc, #588]	; (800465c <UART_SetConfig+0x31c>)
 800440e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004410:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004414:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004418:	d011      	beq.n	800443e <UART_SetConfig+0xfe>
 800441a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800441e:	d817      	bhi.n	8004450 <UART_SetConfig+0x110>
 8004420:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004424:	d011      	beq.n	800444a <UART_SetConfig+0x10a>
 8004426:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800442a:	d811      	bhi.n	8004450 <UART_SetConfig+0x110>
 800442c:	2b00      	cmp	r3, #0
 800442e:	d003      	beq.n	8004438 <UART_SetConfig+0xf8>
 8004430:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004434:	d006      	beq.n	8004444 <UART_SetConfig+0x104>
 8004436:	e00b      	b.n	8004450 <UART_SetConfig+0x110>
 8004438:	2300      	movs	r3, #0
 800443a:	77fb      	strb	r3, [r7, #31]
 800443c:	e08b      	b.n	8004556 <UART_SetConfig+0x216>
 800443e:	2302      	movs	r3, #2
 8004440:	77fb      	strb	r3, [r7, #31]
 8004442:	e088      	b.n	8004556 <UART_SetConfig+0x216>
 8004444:	2304      	movs	r3, #4
 8004446:	77fb      	strb	r3, [r7, #31]
 8004448:	e085      	b.n	8004556 <UART_SetConfig+0x216>
 800444a:	2308      	movs	r3, #8
 800444c:	77fb      	strb	r3, [r7, #31]
 800444e:	e082      	b.n	8004556 <UART_SetConfig+0x216>
 8004450:	2310      	movs	r3, #16
 8004452:	77fb      	strb	r3, [r7, #31]
 8004454:	e07f      	b.n	8004556 <UART_SetConfig+0x216>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a82      	ldr	r2, [pc, #520]	; (8004664 <UART_SetConfig+0x324>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d124      	bne.n	80044aa <UART_SetConfig+0x16a>
 8004460:	4b7e      	ldr	r3, [pc, #504]	; (800465c <UART_SetConfig+0x31c>)
 8004462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004464:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004468:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800446c:	d011      	beq.n	8004492 <UART_SetConfig+0x152>
 800446e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004472:	d817      	bhi.n	80044a4 <UART_SetConfig+0x164>
 8004474:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004478:	d011      	beq.n	800449e <UART_SetConfig+0x15e>
 800447a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800447e:	d811      	bhi.n	80044a4 <UART_SetConfig+0x164>
 8004480:	2b00      	cmp	r3, #0
 8004482:	d003      	beq.n	800448c <UART_SetConfig+0x14c>
 8004484:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004488:	d006      	beq.n	8004498 <UART_SetConfig+0x158>
 800448a:	e00b      	b.n	80044a4 <UART_SetConfig+0x164>
 800448c:	2300      	movs	r3, #0
 800448e:	77fb      	strb	r3, [r7, #31]
 8004490:	e061      	b.n	8004556 <UART_SetConfig+0x216>
 8004492:	2302      	movs	r3, #2
 8004494:	77fb      	strb	r3, [r7, #31]
 8004496:	e05e      	b.n	8004556 <UART_SetConfig+0x216>
 8004498:	2304      	movs	r3, #4
 800449a:	77fb      	strb	r3, [r7, #31]
 800449c:	e05b      	b.n	8004556 <UART_SetConfig+0x216>
 800449e:	2308      	movs	r3, #8
 80044a0:	77fb      	strb	r3, [r7, #31]
 80044a2:	e058      	b.n	8004556 <UART_SetConfig+0x216>
 80044a4:	2310      	movs	r3, #16
 80044a6:	77fb      	strb	r3, [r7, #31]
 80044a8:	e055      	b.n	8004556 <UART_SetConfig+0x216>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a6e      	ldr	r2, [pc, #440]	; (8004668 <UART_SetConfig+0x328>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d124      	bne.n	80044fe <UART_SetConfig+0x1be>
 80044b4:	4b69      	ldr	r3, [pc, #420]	; (800465c <UART_SetConfig+0x31c>)
 80044b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80044bc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80044c0:	d011      	beq.n	80044e6 <UART_SetConfig+0x1a6>
 80044c2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80044c6:	d817      	bhi.n	80044f8 <UART_SetConfig+0x1b8>
 80044c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80044cc:	d011      	beq.n	80044f2 <UART_SetConfig+0x1b2>
 80044ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80044d2:	d811      	bhi.n	80044f8 <UART_SetConfig+0x1b8>
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <UART_SetConfig+0x1a0>
 80044d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044dc:	d006      	beq.n	80044ec <UART_SetConfig+0x1ac>
 80044de:	e00b      	b.n	80044f8 <UART_SetConfig+0x1b8>
 80044e0:	2300      	movs	r3, #0
 80044e2:	77fb      	strb	r3, [r7, #31]
 80044e4:	e037      	b.n	8004556 <UART_SetConfig+0x216>
 80044e6:	2302      	movs	r3, #2
 80044e8:	77fb      	strb	r3, [r7, #31]
 80044ea:	e034      	b.n	8004556 <UART_SetConfig+0x216>
 80044ec:	2304      	movs	r3, #4
 80044ee:	77fb      	strb	r3, [r7, #31]
 80044f0:	e031      	b.n	8004556 <UART_SetConfig+0x216>
 80044f2:	2308      	movs	r3, #8
 80044f4:	77fb      	strb	r3, [r7, #31]
 80044f6:	e02e      	b.n	8004556 <UART_SetConfig+0x216>
 80044f8:	2310      	movs	r3, #16
 80044fa:	77fb      	strb	r3, [r7, #31]
 80044fc:	e02b      	b.n	8004556 <UART_SetConfig+0x216>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a5a      	ldr	r2, [pc, #360]	; (800466c <UART_SetConfig+0x32c>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d124      	bne.n	8004552 <UART_SetConfig+0x212>
 8004508:	4b54      	ldr	r3, [pc, #336]	; (800465c <UART_SetConfig+0x31c>)
 800450a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004510:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004514:	d011      	beq.n	800453a <UART_SetConfig+0x1fa>
 8004516:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800451a:	d817      	bhi.n	800454c <UART_SetConfig+0x20c>
 800451c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004520:	d011      	beq.n	8004546 <UART_SetConfig+0x206>
 8004522:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004526:	d811      	bhi.n	800454c <UART_SetConfig+0x20c>
 8004528:	2b00      	cmp	r3, #0
 800452a:	d003      	beq.n	8004534 <UART_SetConfig+0x1f4>
 800452c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004530:	d006      	beq.n	8004540 <UART_SetConfig+0x200>
 8004532:	e00b      	b.n	800454c <UART_SetConfig+0x20c>
 8004534:	2300      	movs	r3, #0
 8004536:	77fb      	strb	r3, [r7, #31]
 8004538:	e00d      	b.n	8004556 <UART_SetConfig+0x216>
 800453a:	2302      	movs	r3, #2
 800453c:	77fb      	strb	r3, [r7, #31]
 800453e:	e00a      	b.n	8004556 <UART_SetConfig+0x216>
 8004540:	2304      	movs	r3, #4
 8004542:	77fb      	strb	r3, [r7, #31]
 8004544:	e007      	b.n	8004556 <UART_SetConfig+0x216>
 8004546:	2308      	movs	r3, #8
 8004548:	77fb      	strb	r3, [r7, #31]
 800454a:	e004      	b.n	8004556 <UART_SetConfig+0x216>
 800454c:	2310      	movs	r3, #16
 800454e:	77fb      	strb	r3, [r7, #31]
 8004550:	e001      	b.n	8004556 <UART_SetConfig+0x216>
 8004552:	2310      	movs	r3, #16
 8004554:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	69db      	ldr	r3, [r3, #28]
 800455a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800455e:	d15b      	bne.n	8004618 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8004560:	7ffb      	ldrb	r3, [r7, #31]
 8004562:	2b08      	cmp	r3, #8
 8004564:	d827      	bhi.n	80045b6 <UART_SetConfig+0x276>
 8004566:	a201      	add	r2, pc, #4	; (adr r2, 800456c <UART_SetConfig+0x22c>)
 8004568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800456c:	08004591 	.word	0x08004591
 8004570:	08004599 	.word	0x08004599
 8004574:	080045a1 	.word	0x080045a1
 8004578:	080045b7 	.word	0x080045b7
 800457c:	080045a7 	.word	0x080045a7
 8004580:	080045b7 	.word	0x080045b7
 8004584:	080045b7 	.word	0x080045b7
 8004588:	080045b7 	.word	0x080045b7
 800458c:	080045af 	.word	0x080045af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004590:	f7ff fc0a 	bl	8003da8 <HAL_RCC_GetPCLK1Freq>
 8004594:	61b8      	str	r0, [r7, #24]
        break;
 8004596:	e013      	b.n	80045c0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004598:	f7ff fc28 	bl	8003dec <HAL_RCC_GetPCLK2Freq>
 800459c:	61b8      	str	r0, [r7, #24]
        break;
 800459e:	e00f      	b.n	80045c0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045a0:	4b33      	ldr	r3, [pc, #204]	; (8004670 <UART_SetConfig+0x330>)
 80045a2:	61bb      	str	r3, [r7, #24]
        break;
 80045a4:	e00c      	b.n	80045c0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045a6:	f7ff fb89 	bl	8003cbc <HAL_RCC_GetSysClockFreq>
 80045aa:	61b8      	str	r0, [r7, #24]
        break;
 80045ac:	e008      	b.n	80045c0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045b2:	61bb      	str	r3, [r7, #24]
        break;
 80045b4:	e004      	b.n	80045c0 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80045b6:	2300      	movs	r3, #0
 80045b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	77bb      	strb	r3, [r7, #30]
        break;
 80045be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	f000 8082 	beq.w	80046cc <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	005a      	lsls	r2, r3, #1
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	085b      	lsrs	r3, r3, #1
 80045d2:	441a      	add	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	2b0f      	cmp	r3, #15
 80045e2:	d916      	bls.n	8004612 <UART_SetConfig+0x2d2>
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045ea:	d212      	bcs.n	8004612 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	f023 030f 	bic.w	r3, r3, #15
 80045f4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	085b      	lsrs	r3, r3, #1
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	f003 0307 	and.w	r3, r3, #7
 8004600:	b29a      	uxth	r2, r3
 8004602:	89fb      	ldrh	r3, [r7, #14]
 8004604:	4313      	orrs	r3, r2
 8004606:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	89fa      	ldrh	r2, [r7, #14]
 800460e:	60da      	str	r2, [r3, #12]
 8004610:	e05c      	b.n	80046cc <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	77bb      	strb	r3, [r7, #30]
 8004616:	e059      	b.n	80046cc <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004618:	7ffb      	ldrb	r3, [r7, #31]
 800461a:	2b08      	cmp	r3, #8
 800461c:	d835      	bhi.n	800468a <UART_SetConfig+0x34a>
 800461e:	a201      	add	r2, pc, #4	; (adr r2, 8004624 <UART_SetConfig+0x2e4>)
 8004620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004624:	08004649 	.word	0x08004649
 8004628:	08004651 	.word	0x08004651
 800462c:	08004675 	.word	0x08004675
 8004630:	0800468b 	.word	0x0800468b
 8004634:	0800467b 	.word	0x0800467b
 8004638:	0800468b 	.word	0x0800468b
 800463c:	0800468b 	.word	0x0800468b
 8004640:	0800468b 	.word	0x0800468b
 8004644:	08004683 	.word	0x08004683
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004648:	f7ff fbae 	bl	8003da8 <HAL_RCC_GetPCLK1Freq>
 800464c:	61b8      	str	r0, [r7, #24]
        break;
 800464e:	e021      	b.n	8004694 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004650:	f7ff fbcc 	bl	8003dec <HAL_RCC_GetPCLK2Freq>
 8004654:	61b8      	str	r0, [r7, #24]
        break;
 8004656:	e01d      	b.n	8004694 <UART_SetConfig+0x354>
 8004658:	40013800 	.word	0x40013800
 800465c:	40021000 	.word	0x40021000
 8004660:	40004400 	.word	0x40004400
 8004664:	40004800 	.word	0x40004800
 8004668:	40004c00 	.word	0x40004c00
 800466c:	40005000 	.word	0x40005000
 8004670:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004674:	4b1b      	ldr	r3, [pc, #108]	; (80046e4 <UART_SetConfig+0x3a4>)
 8004676:	61bb      	str	r3, [r7, #24]
        break;
 8004678:	e00c      	b.n	8004694 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800467a:	f7ff fb1f 	bl	8003cbc <HAL_RCC_GetSysClockFreq>
 800467e:	61b8      	str	r0, [r7, #24]
        break;
 8004680:	e008      	b.n	8004694 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004682:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004686:	61bb      	str	r3, [r7, #24]
        break;
 8004688:	e004      	b.n	8004694 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800468a:	2300      	movs	r3, #0
 800468c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	77bb      	strb	r3, [r7, #30]
        break;
 8004692:	bf00      	nop
    }

    if (pclk != 0U)
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d018      	beq.n	80046cc <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	085a      	lsrs	r2, r3, #1
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	441a      	add	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	2b0f      	cmp	r3, #15
 80046b2:	d909      	bls.n	80046c8 <UART_SetConfig+0x388>
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046ba:	d205      	bcs.n	80046c8 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	b29a      	uxth	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	60da      	str	r2, [r3, #12]
 80046c6:	e001      	b.n	80046cc <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80046d8:	7fbb      	ldrb	r3, [r7, #30]
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3720      	adds	r7, #32
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	007a1200 	.word	0x007a1200

080046e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f4:	f003 0301 	and.w	r3, r3, #1
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d00a      	beq.n	8004712 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00a      	beq.n	8004734 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00a      	beq.n	8004756 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	430a      	orrs	r2, r1
 8004754:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475a:	f003 0308 	and.w	r3, r3, #8
 800475e:	2b00      	cmp	r3, #0
 8004760:	d00a      	beq.n	8004778 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	430a      	orrs	r2, r1
 8004776:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477c:	f003 0310 	and.w	r3, r3, #16
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00a      	beq.n	800479a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	430a      	orrs	r2, r1
 8004798:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479e:	f003 0320 	and.w	r3, r3, #32
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00a      	beq.n	80047bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d01a      	beq.n	80047fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	430a      	orrs	r2, r1
 80047dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047e6:	d10a      	bne.n	80047fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	605a      	str	r2, [r3, #4]
  }
}
 8004820:	bf00      	nop
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b098      	sub	sp, #96	; 0x60
 8004830:	af02      	add	r7, sp, #8
 8004832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800483c:	f7fc ffce 	bl	80017dc <HAL_GetTick>
 8004840:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0308 	and.w	r3, r3, #8
 800484c:	2b08      	cmp	r3, #8
 800484e:	d12e      	bne.n	80048ae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004850:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004854:	9300      	str	r3, [sp, #0]
 8004856:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004858:	2200      	movs	r2, #0
 800485a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f000 f88c 	bl	800497c <UART_WaitOnFlagUntilTimeout>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d021      	beq.n	80048ae <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004872:	e853 3f00 	ldrex	r3, [r3]
 8004876:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800487a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800487e:	653b      	str	r3, [r7, #80]	; 0x50
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	461a      	mov	r2, r3
 8004886:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004888:	647b      	str	r3, [r7, #68]	; 0x44
 800488a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800488e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004890:	e841 2300 	strex	r3, r2, [r1]
 8004894:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004896:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1e6      	bne.n	800486a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2220      	movs	r2, #32
 80048a0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e062      	b.n	8004974 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0304 	and.w	r3, r3, #4
 80048b8:	2b04      	cmp	r3, #4
 80048ba:	d149      	bne.n	8004950 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048c0:	9300      	str	r3, [sp, #0]
 80048c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048c4:	2200      	movs	r2, #0
 80048c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f000 f856 	bl	800497c <UART_WaitOnFlagUntilTimeout>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d03c      	beq.n	8004950 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048de:	e853 3f00 	ldrex	r3, [r3]
 80048e2:	623b      	str	r3, [r7, #32]
   return(result);
 80048e4:	6a3b      	ldr	r3, [r7, #32]
 80048e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80048ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	461a      	mov	r2, r3
 80048f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048f4:	633b      	str	r3, [r7, #48]	; 0x30
 80048f6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048fc:	e841 2300 	strex	r3, r2, [r1]
 8004900:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004904:	2b00      	cmp	r3, #0
 8004906:	d1e6      	bne.n	80048d6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	3308      	adds	r3, #8
 800490e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	e853 3f00 	ldrex	r3, [r3]
 8004916:	60fb      	str	r3, [r7, #12]
   return(result);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f023 0301 	bic.w	r3, r3, #1
 800491e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	3308      	adds	r3, #8
 8004926:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004928:	61fa      	str	r2, [r7, #28]
 800492a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492c:	69b9      	ldr	r1, [r7, #24]
 800492e:	69fa      	ldr	r2, [r7, #28]
 8004930:	e841 2300 	strex	r3, r2, [r1]
 8004934:	617b      	str	r3, [r7, #20]
   return(result);
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d1e5      	bne.n	8004908 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2220      	movs	r2, #32
 8004940:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e011      	b.n	8004974 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2220      	movs	r2, #32
 8004954:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2220      	movs	r2, #32
 800495a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3758      	adds	r7, #88	; 0x58
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	603b      	str	r3, [r7, #0]
 8004988:	4613      	mov	r3, r2
 800498a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800498c:	e049      	b.n	8004a22 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004994:	d045      	beq.n	8004a22 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004996:	f7fc ff21 	bl	80017dc <HAL_GetTick>
 800499a:	4602      	mov	r2, r0
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	69ba      	ldr	r2, [r7, #24]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d302      	bcc.n	80049ac <UART_WaitOnFlagUntilTimeout+0x30>
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e048      	b.n	8004a42 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0304 	and.w	r3, r3, #4
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d031      	beq.n	8004a22 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	69db      	ldr	r3, [r3, #28]
 80049c4:	f003 0308 	and.w	r3, r3, #8
 80049c8:	2b08      	cmp	r3, #8
 80049ca:	d110      	bne.n	80049ee <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2208      	movs	r2, #8
 80049d2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80049d4:	68f8      	ldr	r0, [r7, #12]
 80049d6:	f000 f838 	bl	8004a4a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2208      	movs	r2, #8
 80049de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e029      	b.n	8004a42 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	69db      	ldr	r3, [r3, #28]
 80049f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049fc:	d111      	bne.n	8004a22 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f000 f81e 	bl	8004a4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2220      	movs	r2, #32
 8004a12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e00f      	b.n	8004a42 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	69da      	ldr	r2, [r3, #28]
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	68ba      	ldr	r2, [r7, #8]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	bf0c      	ite	eq
 8004a32:	2301      	moveq	r3, #1
 8004a34:	2300      	movne	r3, #0
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	461a      	mov	r2, r3
 8004a3a:	79fb      	ldrb	r3, [r7, #7]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d0a6      	beq.n	800498e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3710      	adds	r7, #16
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b095      	sub	sp, #84	; 0x54
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a5a:	e853 3f00 	ldrex	r3, [r3]
 8004a5e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a62:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a70:	643b      	str	r3, [r7, #64]	; 0x40
 8004a72:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a74:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004a76:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a78:	e841 2300 	strex	r3, r2, [r1]
 8004a7c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d1e6      	bne.n	8004a52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	3308      	adds	r3, #8
 8004a8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a8c:	6a3b      	ldr	r3, [r7, #32]
 8004a8e:	e853 3f00 	ldrex	r3, [r3]
 8004a92:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	f023 0301 	bic.w	r3, r3, #1
 8004a9a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	3308      	adds	r3, #8
 8004aa2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004aa4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004aa6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004aaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004aac:	e841 2300 	strex	r3, r2, [r1]
 8004ab0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d1e5      	bne.n	8004a84 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d118      	bne.n	8004af2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	e853 3f00 	ldrex	r3, [r3]
 8004acc:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	f023 0310 	bic.w	r3, r3, #16
 8004ad4:	647b      	str	r3, [r7, #68]	; 0x44
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	461a      	mov	r2, r3
 8004adc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ade:	61bb      	str	r3, [r7, #24]
 8004ae0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae2:	6979      	ldr	r1, [r7, #20]
 8004ae4:	69ba      	ldr	r2, [r7, #24]
 8004ae6:	e841 2300 	strex	r3, r2, [r1]
 8004aea:	613b      	str	r3, [r7, #16]
   return(result);
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d1e6      	bne.n	8004ac0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2220      	movs	r2, #32
 8004af6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004b06:	bf00      	nop
 8004b08:	3754      	adds	r7, #84	; 0x54
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr
	...

08004b14 <__errno>:
 8004b14:	4b01      	ldr	r3, [pc, #4]	; (8004b1c <__errno+0x8>)
 8004b16:	6818      	ldr	r0, [r3, #0]
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	2000000c 	.word	0x2000000c

08004b20 <__libc_init_array>:
 8004b20:	b570      	push	{r4, r5, r6, lr}
 8004b22:	4d0d      	ldr	r5, [pc, #52]	; (8004b58 <__libc_init_array+0x38>)
 8004b24:	4c0d      	ldr	r4, [pc, #52]	; (8004b5c <__libc_init_array+0x3c>)
 8004b26:	1b64      	subs	r4, r4, r5
 8004b28:	10a4      	asrs	r4, r4, #2
 8004b2a:	2600      	movs	r6, #0
 8004b2c:	42a6      	cmp	r6, r4
 8004b2e:	d109      	bne.n	8004b44 <__libc_init_array+0x24>
 8004b30:	4d0b      	ldr	r5, [pc, #44]	; (8004b60 <__libc_init_array+0x40>)
 8004b32:	4c0c      	ldr	r4, [pc, #48]	; (8004b64 <__libc_init_array+0x44>)
 8004b34:	f002 ff04 	bl	8007940 <_init>
 8004b38:	1b64      	subs	r4, r4, r5
 8004b3a:	10a4      	asrs	r4, r4, #2
 8004b3c:	2600      	movs	r6, #0
 8004b3e:	42a6      	cmp	r6, r4
 8004b40:	d105      	bne.n	8004b4e <__libc_init_array+0x2e>
 8004b42:	bd70      	pop	{r4, r5, r6, pc}
 8004b44:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b48:	4798      	blx	r3
 8004b4a:	3601      	adds	r6, #1
 8004b4c:	e7ee      	b.n	8004b2c <__libc_init_array+0xc>
 8004b4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b52:	4798      	blx	r3
 8004b54:	3601      	adds	r6, #1
 8004b56:	e7f2      	b.n	8004b3e <__libc_init_array+0x1e>
 8004b58:	08007e24 	.word	0x08007e24
 8004b5c:	08007e24 	.word	0x08007e24
 8004b60:	08007e24 	.word	0x08007e24
 8004b64:	08007e28 	.word	0x08007e28

08004b68 <memset>:
 8004b68:	4402      	add	r2, r0
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d100      	bne.n	8004b72 <memset+0xa>
 8004b70:	4770      	bx	lr
 8004b72:	f803 1b01 	strb.w	r1, [r3], #1
 8004b76:	e7f9      	b.n	8004b6c <memset+0x4>

08004b78 <__cvt>:
 8004b78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b7c:	ec55 4b10 	vmov	r4, r5, d0
 8004b80:	2d00      	cmp	r5, #0
 8004b82:	460e      	mov	r6, r1
 8004b84:	4619      	mov	r1, r3
 8004b86:	462b      	mov	r3, r5
 8004b88:	bfbb      	ittet	lt
 8004b8a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004b8e:	461d      	movlt	r5, r3
 8004b90:	2300      	movge	r3, #0
 8004b92:	232d      	movlt	r3, #45	; 0x2d
 8004b94:	700b      	strb	r3, [r1, #0]
 8004b96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b98:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004b9c:	4691      	mov	r9, r2
 8004b9e:	f023 0820 	bic.w	r8, r3, #32
 8004ba2:	bfbc      	itt	lt
 8004ba4:	4622      	movlt	r2, r4
 8004ba6:	4614      	movlt	r4, r2
 8004ba8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004bac:	d005      	beq.n	8004bba <__cvt+0x42>
 8004bae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004bb2:	d100      	bne.n	8004bb6 <__cvt+0x3e>
 8004bb4:	3601      	adds	r6, #1
 8004bb6:	2102      	movs	r1, #2
 8004bb8:	e000      	b.n	8004bbc <__cvt+0x44>
 8004bba:	2103      	movs	r1, #3
 8004bbc:	ab03      	add	r3, sp, #12
 8004bbe:	9301      	str	r3, [sp, #4]
 8004bc0:	ab02      	add	r3, sp, #8
 8004bc2:	9300      	str	r3, [sp, #0]
 8004bc4:	ec45 4b10 	vmov	d0, r4, r5
 8004bc8:	4653      	mov	r3, sl
 8004bca:	4632      	mov	r2, r6
 8004bcc:	f000 fcec 	bl	80055a8 <_dtoa_r>
 8004bd0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004bd4:	4607      	mov	r7, r0
 8004bd6:	d102      	bne.n	8004bde <__cvt+0x66>
 8004bd8:	f019 0f01 	tst.w	r9, #1
 8004bdc:	d022      	beq.n	8004c24 <__cvt+0xac>
 8004bde:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004be2:	eb07 0906 	add.w	r9, r7, r6
 8004be6:	d110      	bne.n	8004c0a <__cvt+0x92>
 8004be8:	783b      	ldrb	r3, [r7, #0]
 8004bea:	2b30      	cmp	r3, #48	; 0x30
 8004bec:	d10a      	bne.n	8004c04 <__cvt+0x8c>
 8004bee:	2200      	movs	r2, #0
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	4620      	mov	r0, r4
 8004bf4:	4629      	mov	r1, r5
 8004bf6:	f7fb ff67 	bl	8000ac8 <__aeabi_dcmpeq>
 8004bfa:	b918      	cbnz	r0, 8004c04 <__cvt+0x8c>
 8004bfc:	f1c6 0601 	rsb	r6, r6, #1
 8004c00:	f8ca 6000 	str.w	r6, [sl]
 8004c04:	f8da 3000 	ldr.w	r3, [sl]
 8004c08:	4499      	add	r9, r3
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	4620      	mov	r0, r4
 8004c10:	4629      	mov	r1, r5
 8004c12:	f7fb ff59 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c16:	b108      	cbz	r0, 8004c1c <__cvt+0xa4>
 8004c18:	f8cd 900c 	str.w	r9, [sp, #12]
 8004c1c:	2230      	movs	r2, #48	; 0x30
 8004c1e:	9b03      	ldr	r3, [sp, #12]
 8004c20:	454b      	cmp	r3, r9
 8004c22:	d307      	bcc.n	8004c34 <__cvt+0xbc>
 8004c24:	9b03      	ldr	r3, [sp, #12]
 8004c26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c28:	1bdb      	subs	r3, r3, r7
 8004c2a:	4638      	mov	r0, r7
 8004c2c:	6013      	str	r3, [r2, #0]
 8004c2e:	b004      	add	sp, #16
 8004c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c34:	1c59      	adds	r1, r3, #1
 8004c36:	9103      	str	r1, [sp, #12]
 8004c38:	701a      	strb	r2, [r3, #0]
 8004c3a:	e7f0      	b.n	8004c1e <__cvt+0xa6>

08004c3c <__exponent>:
 8004c3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2900      	cmp	r1, #0
 8004c42:	bfb8      	it	lt
 8004c44:	4249      	neglt	r1, r1
 8004c46:	f803 2b02 	strb.w	r2, [r3], #2
 8004c4a:	bfb4      	ite	lt
 8004c4c:	222d      	movlt	r2, #45	; 0x2d
 8004c4e:	222b      	movge	r2, #43	; 0x2b
 8004c50:	2909      	cmp	r1, #9
 8004c52:	7042      	strb	r2, [r0, #1]
 8004c54:	dd2a      	ble.n	8004cac <__exponent+0x70>
 8004c56:	f10d 0407 	add.w	r4, sp, #7
 8004c5a:	46a4      	mov	ip, r4
 8004c5c:	270a      	movs	r7, #10
 8004c5e:	46a6      	mov	lr, r4
 8004c60:	460a      	mov	r2, r1
 8004c62:	fb91 f6f7 	sdiv	r6, r1, r7
 8004c66:	fb07 1516 	mls	r5, r7, r6, r1
 8004c6a:	3530      	adds	r5, #48	; 0x30
 8004c6c:	2a63      	cmp	r2, #99	; 0x63
 8004c6e:	f104 34ff 	add.w	r4, r4, #4294967295
 8004c72:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004c76:	4631      	mov	r1, r6
 8004c78:	dcf1      	bgt.n	8004c5e <__exponent+0x22>
 8004c7a:	3130      	adds	r1, #48	; 0x30
 8004c7c:	f1ae 0502 	sub.w	r5, lr, #2
 8004c80:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004c84:	1c44      	adds	r4, r0, #1
 8004c86:	4629      	mov	r1, r5
 8004c88:	4561      	cmp	r1, ip
 8004c8a:	d30a      	bcc.n	8004ca2 <__exponent+0x66>
 8004c8c:	f10d 0209 	add.w	r2, sp, #9
 8004c90:	eba2 020e 	sub.w	r2, r2, lr
 8004c94:	4565      	cmp	r5, ip
 8004c96:	bf88      	it	hi
 8004c98:	2200      	movhi	r2, #0
 8004c9a:	4413      	add	r3, r2
 8004c9c:	1a18      	subs	r0, r3, r0
 8004c9e:	b003      	add	sp, #12
 8004ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ca2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ca6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004caa:	e7ed      	b.n	8004c88 <__exponent+0x4c>
 8004cac:	2330      	movs	r3, #48	; 0x30
 8004cae:	3130      	adds	r1, #48	; 0x30
 8004cb0:	7083      	strb	r3, [r0, #2]
 8004cb2:	70c1      	strb	r1, [r0, #3]
 8004cb4:	1d03      	adds	r3, r0, #4
 8004cb6:	e7f1      	b.n	8004c9c <__exponent+0x60>

08004cb8 <_printf_float>:
 8004cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cbc:	ed2d 8b02 	vpush	{d8}
 8004cc0:	b08d      	sub	sp, #52	; 0x34
 8004cc2:	460c      	mov	r4, r1
 8004cc4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004cc8:	4616      	mov	r6, r2
 8004cca:	461f      	mov	r7, r3
 8004ccc:	4605      	mov	r5, r0
 8004cce:	f001 fa59 	bl	8006184 <_localeconv_r>
 8004cd2:	f8d0 a000 	ldr.w	sl, [r0]
 8004cd6:	4650      	mov	r0, sl
 8004cd8:	f7fb fa7a 	bl	80001d0 <strlen>
 8004cdc:	2300      	movs	r3, #0
 8004cde:	930a      	str	r3, [sp, #40]	; 0x28
 8004ce0:	6823      	ldr	r3, [r4, #0]
 8004ce2:	9305      	str	r3, [sp, #20]
 8004ce4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ce8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004cec:	3307      	adds	r3, #7
 8004cee:	f023 0307 	bic.w	r3, r3, #7
 8004cf2:	f103 0208 	add.w	r2, r3, #8
 8004cf6:	f8c8 2000 	str.w	r2, [r8]
 8004cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004d02:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004d06:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004d0a:	9307      	str	r3, [sp, #28]
 8004d0c:	f8cd 8018 	str.w	r8, [sp, #24]
 8004d10:	ee08 0a10 	vmov	s16, r0
 8004d14:	4b9f      	ldr	r3, [pc, #636]	; (8004f94 <_printf_float+0x2dc>)
 8004d16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d1e:	f7fb ff05 	bl	8000b2c <__aeabi_dcmpun>
 8004d22:	bb88      	cbnz	r0, 8004d88 <_printf_float+0xd0>
 8004d24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d28:	4b9a      	ldr	r3, [pc, #616]	; (8004f94 <_printf_float+0x2dc>)
 8004d2a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d2e:	f7fb fedf 	bl	8000af0 <__aeabi_dcmple>
 8004d32:	bb48      	cbnz	r0, 8004d88 <_printf_float+0xd0>
 8004d34:	2200      	movs	r2, #0
 8004d36:	2300      	movs	r3, #0
 8004d38:	4640      	mov	r0, r8
 8004d3a:	4649      	mov	r1, r9
 8004d3c:	f7fb fece 	bl	8000adc <__aeabi_dcmplt>
 8004d40:	b110      	cbz	r0, 8004d48 <_printf_float+0x90>
 8004d42:	232d      	movs	r3, #45	; 0x2d
 8004d44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d48:	4b93      	ldr	r3, [pc, #588]	; (8004f98 <_printf_float+0x2e0>)
 8004d4a:	4894      	ldr	r0, [pc, #592]	; (8004f9c <_printf_float+0x2e4>)
 8004d4c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004d50:	bf94      	ite	ls
 8004d52:	4698      	movls	r8, r3
 8004d54:	4680      	movhi	r8, r0
 8004d56:	2303      	movs	r3, #3
 8004d58:	6123      	str	r3, [r4, #16]
 8004d5a:	9b05      	ldr	r3, [sp, #20]
 8004d5c:	f023 0204 	bic.w	r2, r3, #4
 8004d60:	6022      	str	r2, [r4, #0]
 8004d62:	f04f 0900 	mov.w	r9, #0
 8004d66:	9700      	str	r7, [sp, #0]
 8004d68:	4633      	mov	r3, r6
 8004d6a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004d6c:	4621      	mov	r1, r4
 8004d6e:	4628      	mov	r0, r5
 8004d70:	f000 f9d8 	bl	8005124 <_printf_common>
 8004d74:	3001      	adds	r0, #1
 8004d76:	f040 8090 	bne.w	8004e9a <_printf_float+0x1e2>
 8004d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d7e:	b00d      	add	sp, #52	; 0x34
 8004d80:	ecbd 8b02 	vpop	{d8}
 8004d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d88:	4642      	mov	r2, r8
 8004d8a:	464b      	mov	r3, r9
 8004d8c:	4640      	mov	r0, r8
 8004d8e:	4649      	mov	r1, r9
 8004d90:	f7fb fecc 	bl	8000b2c <__aeabi_dcmpun>
 8004d94:	b140      	cbz	r0, 8004da8 <_printf_float+0xf0>
 8004d96:	464b      	mov	r3, r9
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	bfbc      	itt	lt
 8004d9c:	232d      	movlt	r3, #45	; 0x2d
 8004d9e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004da2:	487f      	ldr	r0, [pc, #508]	; (8004fa0 <_printf_float+0x2e8>)
 8004da4:	4b7f      	ldr	r3, [pc, #508]	; (8004fa4 <_printf_float+0x2ec>)
 8004da6:	e7d1      	b.n	8004d4c <_printf_float+0x94>
 8004da8:	6863      	ldr	r3, [r4, #4]
 8004daa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004dae:	9206      	str	r2, [sp, #24]
 8004db0:	1c5a      	adds	r2, r3, #1
 8004db2:	d13f      	bne.n	8004e34 <_printf_float+0x17c>
 8004db4:	2306      	movs	r3, #6
 8004db6:	6063      	str	r3, [r4, #4]
 8004db8:	9b05      	ldr	r3, [sp, #20]
 8004dba:	6861      	ldr	r1, [r4, #4]
 8004dbc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	9303      	str	r3, [sp, #12]
 8004dc4:	ab0a      	add	r3, sp, #40	; 0x28
 8004dc6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004dca:	ab09      	add	r3, sp, #36	; 0x24
 8004dcc:	ec49 8b10 	vmov	d0, r8, r9
 8004dd0:	9300      	str	r3, [sp, #0]
 8004dd2:	6022      	str	r2, [r4, #0]
 8004dd4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004dd8:	4628      	mov	r0, r5
 8004dda:	f7ff fecd 	bl	8004b78 <__cvt>
 8004dde:	9b06      	ldr	r3, [sp, #24]
 8004de0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004de2:	2b47      	cmp	r3, #71	; 0x47
 8004de4:	4680      	mov	r8, r0
 8004de6:	d108      	bne.n	8004dfa <_printf_float+0x142>
 8004de8:	1cc8      	adds	r0, r1, #3
 8004dea:	db02      	blt.n	8004df2 <_printf_float+0x13a>
 8004dec:	6863      	ldr	r3, [r4, #4]
 8004dee:	4299      	cmp	r1, r3
 8004df0:	dd41      	ble.n	8004e76 <_printf_float+0x1be>
 8004df2:	f1ab 0b02 	sub.w	fp, fp, #2
 8004df6:	fa5f fb8b 	uxtb.w	fp, fp
 8004dfa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004dfe:	d820      	bhi.n	8004e42 <_printf_float+0x18a>
 8004e00:	3901      	subs	r1, #1
 8004e02:	465a      	mov	r2, fp
 8004e04:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004e08:	9109      	str	r1, [sp, #36]	; 0x24
 8004e0a:	f7ff ff17 	bl	8004c3c <__exponent>
 8004e0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e10:	1813      	adds	r3, r2, r0
 8004e12:	2a01      	cmp	r2, #1
 8004e14:	4681      	mov	r9, r0
 8004e16:	6123      	str	r3, [r4, #16]
 8004e18:	dc02      	bgt.n	8004e20 <_printf_float+0x168>
 8004e1a:	6822      	ldr	r2, [r4, #0]
 8004e1c:	07d2      	lsls	r2, r2, #31
 8004e1e:	d501      	bpl.n	8004e24 <_printf_float+0x16c>
 8004e20:	3301      	adds	r3, #1
 8004e22:	6123      	str	r3, [r4, #16]
 8004e24:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d09c      	beq.n	8004d66 <_printf_float+0xae>
 8004e2c:	232d      	movs	r3, #45	; 0x2d
 8004e2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e32:	e798      	b.n	8004d66 <_printf_float+0xae>
 8004e34:	9a06      	ldr	r2, [sp, #24]
 8004e36:	2a47      	cmp	r2, #71	; 0x47
 8004e38:	d1be      	bne.n	8004db8 <_printf_float+0x100>
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1bc      	bne.n	8004db8 <_printf_float+0x100>
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e7b9      	b.n	8004db6 <_printf_float+0xfe>
 8004e42:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004e46:	d118      	bne.n	8004e7a <_printf_float+0x1c2>
 8004e48:	2900      	cmp	r1, #0
 8004e4a:	6863      	ldr	r3, [r4, #4]
 8004e4c:	dd0b      	ble.n	8004e66 <_printf_float+0x1ae>
 8004e4e:	6121      	str	r1, [r4, #16]
 8004e50:	b913      	cbnz	r3, 8004e58 <_printf_float+0x1a0>
 8004e52:	6822      	ldr	r2, [r4, #0]
 8004e54:	07d0      	lsls	r0, r2, #31
 8004e56:	d502      	bpl.n	8004e5e <_printf_float+0x1a6>
 8004e58:	3301      	adds	r3, #1
 8004e5a:	440b      	add	r3, r1
 8004e5c:	6123      	str	r3, [r4, #16]
 8004e5e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004e60:	f04f 0900 	mov.w	r9, #0
 8004e64:	e7de      	b.n	8004e24 <_printf_float+0x16c>
 8004e66:	b913      	cbnz	r3, 8004e6e <_printf_float+0x1b6>
 8004e68:	6822      	ldr	r2, [r4, #0]
 8004e6a:	07d2      	lsls	r2, r2, #31
 8004e6c:	d501      	bpl.n	8004e72 <_printf_float+0x1ba>
 8004e6e:	3302      	adds	r3, #2
 8004e70:	e7f4      	b.n	8004e5c <_printf_float+0x1a4>
 8004e72:	2301      	movs	r3, #1
 8004e74:	e7f2      	b.n	8004e5c <_printf_float+0x1a4>
 8004e76:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004e7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e7c:	4299      	cmp	r1, r3
 8004e7e:	db05      	blt.n	8004e8c <_printf_float+0x1d4>
 8004e80:	6823      	ldr	r3, [r4, #0]
 8004e82:	6121      	str	r1, [r4, #16]
 8004e84:	07d8      	lsls	r0, r3, #31
 8004e86:	d5ea      	bpl.n	8004e5e <_printf_float+0x1a6>
 8004e88:	1c4b      	adds	r3, r1, #1
 8004e8a:	e7e7      	b.n	8004e5c <_printf_float+0x1a4>
 8004e8c:	2900      	cmp	r1, #0
 8004e8e:	bfd4      	ite	le
 8004e90:	f1c1 0202 	rsble	r2, r1, #2
 8004e94:	2201      	movgt	r2, #1
 8004e96:	4413      	add	r3, r2
 8004e98:	e7e0      	b.n	8004e5c <_printf_float+0x1a4>
 8004e9a:	6823      	ldr	r3, [r4, #0]
 8004e9c:	055a      	lsls	r2, r3, #21
 8004e9e:	d407      	bmi.n	8004eb0 <_printf_float+0x1f8>
 8004ea0:	6923      	ldr	r3, [r4, #16]
 8004ea2:	4642      	mov	r2, r8
 8004ea4:	4631      	mov	r1, r6
 8004ea6:	4628      	mov	r0, r5
 8004ea8:	47b8      	blx	r7
 8004eaa:	3001      	adds	r0, #1
 8004eac:	d12c      	bne.n	8004f08 <_printf_float+0x250>
 8004eae:	e764      	b.n	8004d7a <_printf_float+0xc2>
 8004eb0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004eb4:	f240 80e0 	bls.w	8005078 <_printf_float+0x3c0>
 8004eb8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	f7fb fe02 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	d034      	beq.n	8004f32 <_printf_float+0x27a>
 8004ec8:	4a37      	ldr	r2, [pc, #220]	; (8004fa8 <_printf_float+0x2f0>)
 8004eca:	2301      	movs	r3, #1
 8004ecc:	4631      	mov	r1, r6
 8004ece:	4628      	mov	r0, r5
 8004ed0:	47b8      	blx	r7
 8004ed2:	3001      	adds	r0, #1
 8004ed4:	f43f af51 	beq.w	8004d7a <_printf_float+0xc2>
 8004ed8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004edc:	429a      	cmp	r2, r3
 8004ede:	db02      	blt.n	8004ee6 <_printf_float+0x22e>
 8004ee0:	6823      	ldr	r3, [r4, #0]
 8004ee2:	07d8      	lsls	r0, r3, #31
 8004ee4:	d510      	bpl.n	8004f08 <_printf_float+0x250>
 8004ee6:	ee18 3a10 	vmov	r3, s16
 8004eea:	4652      	mov	r2, sl
 8004eec:	4631      	mov	r1, r6
 8004eee:	4628      	mov	r0, r5
 8004ef0:	47b8      	blx	r7
 8004ef2:	3001      	adds	r0, #1
 8004ef4:	f43f af41 	beq.w	8004d7a <_printf_float+0xc2>
 8004ef8:	f04f 0800 	mov.w	r8, #0
 8004efc:	f104 091a 	add.w	r9, r4, #26
 8004f00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f02:	3b01      	subs	r3, #1
 8004f04:	4543      	cmp	r3, r8
 8004f06:	dc09      	bgt.n	8004f1c <_printf_float+0x264>
 8004f08:	6823      	ldr	r3, [r4, #0]
 8004f0a:	079b      	lsls	r3, r3, #30
 8004f0c:	f100 8105 	bmi.w	800511a <_printf_float+0x462>
 8004f10:	68e0      	ldr	r0, [r4, #12]
 8004f12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f14:	4298      	cmp	r0, r3
 8004f16:	bfb8      	it	lt
 8004f18:	4618      	movlt	r0, r3
 8004f1a:	e730      	b.n	8004d7e <_printf_float+0xc6>
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	464a      	mov	r2, r9
 8004f20:	4631      	mov	r1, r6
 8004f22:	4628      	mov	r0, r5
 8004f24:	47b8      	blx	r7
 8004f26:	3001      	adds	r0, #1
 8004f28:	f43f af27 	beq.w	8004d7a <_printf_float+0xc2>
 8004f2c:	f108 0801 	add.w	r8, r8, #1
 8004f30:	e7e6      	b.n	8004f00 <_printf_float+0x248>
 8004f32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	dc39      	bgt.n	8004fac <_printf_float+0x2f4>
 8004f38:	4a1b      	ldr	r2, [pc, #108]	; (8004fa8 <_printf_float+0x2f0>)
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	4631      	mov	r1, r6
 8004f3e:	4628      	mov	r0, r5
 8004f40:	47b8      	blx	r7
 8004f42:	3001      	adds	r0, #1
 8004f44:	f43f af19 	beq.w	8004d7a <_printf_float+0xc2>
 8004f48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	d102      	bne.n	8004f56 <_printf_float+0x29e>
 8004f50:	6823      	ldr	r3, [r4, #0]
 8004f52:	07d9      	lsls	r1, r3, #31
 8004f54:	d5d8      	bpl.n	8004f08 <_printf_float+0x250>
 8004f56:	ee18 3a10 	vmov	r3, s16
 8004f5a:	4652      	mov	r2, sl
 8004f5c:	4631      	mov	r1, r6
 8004f5e:	4628      	mov	r0, r5
 8004f60:	47b8      	blx	r7
 8004f62:	3001      	adds	r0, #1
 8004f64:	f43f af09 	beq.w	8004d7a <_printf_float+0xc2>
 8004f68:	f04f 0900 	mov.w	r9, #0
 8004f6c:	f104 0a1a 	add.w	sl, r4, #26
 8004f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f72:	425b      	negs	r3, r3
 8004f74:	454b      	cmp	r3, r9
 8004f76:	dc01      	bgt.n	8004f7c <_printf_float+0x2c4>
 8004f78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f7a:	e792      	b.n	8004ea2 <_printf_float+0x1ea>
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	4652      	mov	r2, sl
 8004f80:	4631      	mov	r1, r6
 8004f82:	4628      	mov	r0, r5
 8004f84:	47b8      	blx	r7
 8004f86:	3001      	adds	r0, #1
 8004f88:	f43f aef7 	beq.w	8004d7a <_printf_float+0xc2>
 8004f8c:	f109 0901 	add.w	r9, r9, #1
 8004f90:	e7ee      	b.n	8004f70 <_printf_float+0x2b8>
 8004f92:	bf00      	nop
 8004f94:	7fefffff 	.word	0x7fefffff
 8004f98:	08007a50 	.word	0x08007a50
 8004f9c:	08007a54 	.word	0x08007a54
 8004fa0:	08007a5c 	.word	0x08007a5c
 8004fa4:	08007a58 	.word	0x08007a58
 8004fa8:	08007a60 	.word	0x08007a60
 8004fac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	bfa8      	it	ge
 8004fb4:	461a      	movge	r2, r3
 8004fb6:	2a00      	cmp	r2, #0
 8004fb8:	4691      	mov	r9, r2
 8004fba:	dc37      	bgt.n	800502c <_printf_float+0x374>
 8004fbc:	f04f 0b00 	mov.w	fp, #0
 8004fc0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004fc4:	f104 021a 	add.w	r2, r4, #26
 8004fc8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004fca:	9305      	str	r3, [sp, #20]
 8004fcc:	eba3 0309 	sub.w	r3, r3, r9
 8004fd0:	455b      	cmp	r3, fp
 8004fd2:	dc33      	bgt.n	800503c <_printf_float+0x384>
 8004fd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	db3b      	blt.n	8005054 <_printf_float+0x39c>
 8004fdc:	6823      	ldr	r3, [r4, #0]
 8004fde:	07da      	lsls	r2, r3, #31
 8004fe0:	d438      	bmi.n	8005054 <_printf_float+0x39c>
 8004fe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fe4:	9a05      	ldr	r2, [sp, #20]
 8004fe6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004fe8:	1a9a      	subs	r2, r3, r2
 8004fea:	eba3 0901 	sub.w	r9, r3, r1
 8004fee:	4591      	cmp	r9, r2
 8004ff0:	bfa8      	it	ge
 8004ff2:	4691      	movge	r9, r2
 8004ff4:	f1b9 0f00 	cmp.w	r9, #0
 8004ff8:	dc35      	bgt.n	8005066 <_printf_float+0x3ae>
 8004ffa:	f04f 0800 	mov.w	r8, #0
 8004ffe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005002:	f104 0a1a 	add.w	sl, r4, #26
 8005006:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800500a:	1a9b      	subs	r3, r3, r2
 800500c:	eba3 0309 	sub.w	r3, r3, r9
 8005010:	4543      	cmp	r3, r8
 8005012:	f77f af79 	ble.w	8004f08 <_printf_float+0x250>
 8005016:	2301      	movs	r3, #1
 8005018:	4652      	mov	r2, sl
 800501a:	4631      	mov	r1, r6
 800501c:	4628      	mov	r0, r5
 800501e:	47b8      	blx	r7
 8005020:	3001      	adds	r0, #1
 8005022:	f43f aeaa 	beq.w	8004d7a <_printf_float+0xc2>
 8005026:	f108 0801 	add.w	r8, r8, #1
 800502a:	e7ec      	b.n	8005006 <_printf_float+0x34e>
 800502c:	4613      	mov	r3, r2
 800502e:	4631      	mov	r1, r6
 8005030:	4642      	mov	r2, r8
 8005032:	4628      	mov	r0, r5
 8005034:	47b8      	blx	r7
 8005036:	3001      	adds	r0, #1
 8005038:	d1c0      	bne.n	8004fbc <_printf_float+0x304>
 800503a:	e69e      	b.n	8004d7a <_printf_float+0xc2>
 800503c:	2301      	movs	r3, #1
 800503e:	4631      	mov	r1, r6
 8005040:	4628      	mov	r0, r5
 8005042:	9205      	str	r2, [sp, #20]
 8005044:	47b8      	blx	r7
 8005046:	3001      	adds	r0, #1
 8005048:	f43f ae97 	beq.w	8004d7a <_printf_float+0xc2>
 800504c:	9a05      	ldr	r2, [sp, #20]
 800504e:	f10b 0b01 	add.w	fp, fp, #1
 8005052:	e7b9      	b.n	8004fc8 <_printf_float+0x310>
 8005054:	ee18 3a10 	vmov	r3, s16
 8005058:	4652      	mov	r2, sl
 800505a:	4631      	mov	r1, r6
 800505c:	4628      	mov	r0, r5
 800505e:	47b8      	blx	r7
 8005060:	3001      	adds	r0, #1
 8005062:	d1be      	bne.n	8004fe2 <_printf_float+0x32a>
 8005064:	e689      	b.n	8004d7a <_printf_float+0xc2>
 8005066:	9a05      	ldr	r2, [sp, #20]
 8005068:	464b      	mov	r3, r9
 800506a:	4442      	add	r2, r8
 800506c:	4631      	mov	r1, r6
 800506e:	4628      	mov	r0, r5
 8005070:	47b8      	blx	r7
 8005072:	3001      	adds	r0, #1
 8005074:	d1c1      	bne.n	8004ffa <_printf_float+0x342>
 8005076:	e680      	b.n	8004d7a <_printf_float+0xc2>
 8005078:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800507a:	2a01      	cmp	r2, #1
 800507c:	dc01      	bgt.n	8005082 <_printf_float+0x3ca>
 800507e:	07db      	lsls	r3, r3, #31
 8005080:	d538      	bpl.n	80050f4 <_printf_float+0x43c>
 8005082:	2301      	movs	r3, #1
 8005084:	4642      	mov	r2, r8
 8005086:	4631      	mov	r1, r6
 8005088:	4628      	mov	r0, r5
 800508a:	47b8      	blx	r7
 800508c:	3001      	adds	r0, #1
 800508e:	f43f ae74 	beq.w	8004d7a <_printf_float+0xc2>
 8005092:	ee18 3a10 	vmov	r3, s16
 8005096:	4652      	mov	r2, sl
 8005098:	4631      	mov	r1, r6
 800509a:	4628      	mov	r0, r5
 800509c:	47b8      	blx	r7
 800509e:	3001      	adds	r0, #1
 80050a0:	f43f ae6b 	beq.w	8004d7a <_printf_float+0xc2>
 80050a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80050a8:	2200      	movs	r2, #0
 80050aa:	2300      	movs	r3, #0
 80050ac:	f7fb fd0c 	bl	8000ac8 <__aeabi_dcmpeq>
 80050b0:	b9d8      	cbnz	r0, 80050ea <_printf_float+0x432>
 80050b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050b4:	f108 0201 	add.w	r2, r8, #1
 80050b8:	3b01      	subs	r3, #1
 80050ba:	4631      	mov	r1, r6
 80050bc:	4628      	mov	r0, r5
 80050be:	47b8      	blx	r7
 80050c0:	3001      	adds	r0, #1
 80050c2:	d10e      	bne.n	80050e2 <_printf_float+0x42a>
 80050c4:	e659      	b.n	8004d7a <_printf_float+0xc2>
 80050c6:	2301      	movs	r3, #1
 80050c8:	4652      	mov	r2, sl
 80050ca:	4631      	mov	r1, r6
 80050cc:	4628      	mov	r0, r5
 80050ce:	47b8      	blx	r7
 80050d0:	3001      	adds	r0, #1
 80050d2:	f43f ae52 	beq.w	8004d7a <_printf_float+0xc2>
 80050d6:	f108 0801 	add.w	r8, r8, #1
 80050da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050dc:	3b01      	subs	r3, #1
 80050de:	4543      	cmp	r3, r8
 80050e0:	dcf1      	bgt.n	80050c6 <_printf_float+0x40e>
 80050e2:	464b      	mov	r3, r9
 80050e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80050e8:	e6dc      	b.n	8004ea4 <_printf_float+0x1ec>
 80050ea:	f04f 0800 	mov.w	r8, #0
 80050ee:	f104 0a1a 	add.w	sl, r4, #26
 80050f2:	e7f2      	b.n	80050da <_printf_float+0x422>
 80050f4:	2301      	movs	r3, #1
 80050f6:	4642      	mov	r2, r8
 80050f8:	e7df      	b.n	80050ba <_printf_float+0x402>
 80050fa:	2301      	movs	r3, #1
 80050fc:	464a      	mov	r2, r9
 80050fe:	4631      	mov	r1, r6
 8005100:	4628      	mov	r0, r5
 8005102:	47b8      	blx	r7
 8005104:	3001      	adds	r0, #1
 8005106:	f43f ae38 	beq.w	8004d7a <_printf_float+0xc2>
 800510a:	f108 0801 	add.w	r8, r8, #1
 800510e:	68e3      	ldr	r3, [r4, #12]
 8005110:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005112:	1a5b      	subs	r3, r3, r1
 8005114:	4543      	cmp	r3, r8
 8005116:	dcf0      	bgt.n	80050fa <_printf_float+0x442>
 8005118:	e6fa      	b.n	8004f10 <_printf_float+0x258>
 800511a:	f04f 0800 	mov.w	r8, #0
 800511e:	f104 0919 	add.w	r9, r4, #25
 8005122:	e7f4      	b.n	800510e <_printf_float+0x456>

08005124 <_printf_common>:
 8005124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005128:	4616      	mov	r6, r2
 800512a:	4699      	mov	r9, r3
 800512c:	688a      	ldr	r2, [r1, #8]
 800512e:	690b      	ldr	r3, [r1, #16]
 8005130:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005134:	4293      	cmp	r3, r2
 8005136:	bfb8      	it	lt
 8005138:	4613      	movlt	r3, r2
 800513a:	6033      	str	r3, [r6, #0]
 800513c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005140:	4607      	mov	r7, r0
 8005142:	460c      	mov	r4, r1
 8005144:	b10a      	cbz	r2, 800514a <_printf_common+0x26>
 8005146:	3301      	adds	r3, #1
 8005148:	6033      	str	r3, [r6, #0]
 800514a:	6823      	ldr	r3, [r4, #0]
 800514c:	0699      	lsls	r1, r3, #26
 800514e:	bf42      	ittt	mi
 8005150:	6833      	ldrmi	r3, [r6, #0]
 8005152:	3302      	addmi	r3, #2
 8005154:	6033      	strmi	r3, [r6, #0]
 8005156:	6825      	ldr	r5, [r4, #0]
 8005158:	f015 0506 	ands.w	r5, r5, #6
 800515c:	d106      	bne.n	800516c <_printf_common+0x48>
 800515e:	f104 0a19 	add.w	sl, r4, #25
 8005162:	68e3      	ldr	r3, [r4, #12]
 8005164:	6832      	ldr	r2, [r6, #0]
 8005166:	1a9b      	subs	r3, r3, r2
 8005168:	42ab      	cmp	r3, r5
 800516a:	dc26      	bgt.n	80051ba <_printf_common+0x96>
 800516c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005170:	1e13      	subs	r3, r2, #0
 8005172:	6822      	ldr	r2, [r4, #0]
 8005174:	bf18      	it	ne
 8005176:	2301      	movne	r3, #1
 8005178:	0692      	lsls	r2, r2, #26
 800517a:	d42b      	bmi.n	80051d4 <_printf_common+0xb0>
 800517c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005180:	4649      	mov	r1, r9
 8005182:	4638      	mov	r0, r7
 8005184:	47c0      	blx	r8
 8005186:	3001      	adds	r0, #1
 8005188:	d01e      	beq.n	80051c8 <_printf_common+0xa4>
 800518a:	6823      	ldr	r3, [r4, #0]
 800518c:	68e5      	ldr	r5, [r4, #12]
 800518e:	6832      	ldr	r2, [r6, #0]
 8005190:	f003 0306 	and.w	r3, r3, #6
 8005194:	2b04      	cmp	r3, #4
 8005196:	bf08      	it	eq
 8005198:	1aad      	subeq	r5, r5, r2
 800519a:	68a3      	ldr	r3, [r4, #8]
 800519c:	6922      	ldr	r2, [r4, #16]
 800519e:	bf0c      	ite	eq
 80051a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051a4:	2500      	movne	r5, #0
 80051a6:	4293      	cmp	r3, r2
 80051a8:	bfc4      	itt	gt
 80051aa:	1a9b      	subgt	r3, r3, r2
 80051ac:	18ed      	addgt	r5, r5, r3
 80051ae:	2600      	movs	r6, #0
 80051b0:	341a      	adds	r4, #26
 80051b2:	42b5      	cmp	r5, r6
 80051b4:	d11a      	bne.n	80051ec <_printf_common+0xc8>
 80051b6:	2000      	movs	r0, #0
 80051b8:	e008      	b.n	80051cc <_printf_common+0xa8>
 80051ba:	2301      	movs	r3, #1
 80051bc:	4652      	mov	r2, sl
 80051be:	4649      	mov	r1, r9
 80051c0:	4638      	mov	r0, r7
 80051c2:	47c0      	blx	r8
 80051c4:	3001      	adds	r0, #1
 80051c6:	d103      	bne.n	80051d0 <_printf_common+0xac>
 80051c8:	f04f 30ff 	mov.w	r0, #4294967295
 80051cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051d0:	3501      	adds	r5, #1
 80051d2:	e7c6      	b.n	8005162 <_printf_common+0x3e>
 80051d4:	18e1      	adds	r1, r4, r3
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	2030      	movs	r0, #48	; 0x30
 80051da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80051de:	4422      	add	r2, r4
 80051e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80051e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80051e8:	3302      	adds	r3, #2
 80051ea:	e7c7      	b.n	800517c <_printf_common+0x58>
 80051ec:	2301      	movs	r3, #1
 80051ee:	4622      	mov	r2, r4
 80051f0:	4649      	mov	r1, r9
 80051f2:	4638      	mov	r0, r7
 80051f4:	47c0      	blx	r8
 80051f6:	3001      	adds	r0, #1
 80051f8:	d0e6      	beq.n	80051c8 <_printf_common+0xa4>
 80051fa:	3601      	adds	r6, #1
 80051fc:	e7d9      	b.n	80051b2 <_printf_common+0x8e>
	...

08005200 <_printf_i>:
 8005200:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005204:	7e0f      	ldrb	r7, [r1, #24]
 8005206:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005208:	2f78      	cmp	r7, #120	; 0x78
 800520a:	4691      	mov	r9, r2
 800520c:	4680      	mov	r8, r0
 800520e:	460c      	mov	r4, r1
 8005210:	469a      	mov	sl, r3
 8005212:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005216:	d807      	bhi.n	8005228 <_printf_i+0x28>
 8005218:	2f62      	cmp	r7, #98	; 0x62
 800521a:	d80a      	bhi.n	8005232 <_printf_i+0x32>
 800521c:	2f00      	cmp	r7, #0
 800521e:	f000 80d8 	beq.w	80053d2 <_printf_i+0x1d2>
 8005222:	2f58      	cmp	r7, #88	; 0x58
 8005224:	f000 80a3 	beq.w	800536e <_printf_i+0x16e>
 8005228:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800522c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005230:	e03a      	b.n	80052a8 <_printf_i+0xa8>
 8005232:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005236:	2b15      	cmp	r3, #21
 8005238:	d8f6      	bhi.n	8005228 <_printf_i+0x28>
 800523a:	a101      	add	r1, pc, #4	; (adr r1, 8005240 <_printf_i+0x40>)
 800523c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005240:	08005299 	.word	0x08005299
 8005244:	080052ad 	.word	0x080052ad
 8005248:	08005229 	.word	0x08005229
 800524c:	08005229 	.word	0x08005229
 8005250:	08005229 	.word	0x08005229
 8005254:	08005229 	.word	0x08005229
 8005258:	080052ad 	.word	0x080052ad
 800525c:	08005229 	.word	0x08005229
 8005260:	08005229 	.word	0x08005229
 8005264:	08005229 	.word	0x08005229
 8005268:	08005229 	.word	0x08005229
 800526c:	080053b9 	.word	0x080053b9
 8005270:	080052dd 	.word	0x080052dd
 8005274:	0800539b 	.word	0x0800539b
 8005278:	08005229 	.word	0x08005229
 800527c:	08005229 	.word	0x08005229
 8005280:	080053db 	.word	0x080053db
 8005284:	08005229 	.word	0x08005229
 8005288:	080052dd 	.word	0x080052dd
 800528c:	08005229 	.word	0x08005229
 8005290:	08005229 	.word	0x08005229
 8005294:	080053a3 	.word	0x080053a3
 8005298:	682b      	ldr	r3, [r5, #0]
 800529a:	1d1a      	adds	r2, r3, #4
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	602a      	str	r2, [r5, #0]
 80052a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052a8:	2301      	movs	r3, #1
 80052aa:	e0a3      	b.n	80053f4 <_printf_i+0x1f4>
 80052ac:	6820      	ldr	r0, [r4, #0]
 80052ae:	6829      	ldr	r1, [r5, #0]
 80052b0:	0606      	lsls	r6, r0, #24
 80052b2:	f101 0304 	add.w	r3, r1, #4
 80052b6:	d50a      	bpl.n	80052ce <_printf_i+0xce>
 80052b8:	680e      	ldr	r6, [r1, #0]
 80052ba:	602b      	str	r3, [r5, #0]
 80052bc:	2e00      	cmp	r6, #0
 80052be:	da03      	bge.n	80052c8 <_printf_i+0xc8>
 80052c0:	232d      	movs	r3, #45	; 0x2d
 80052c2:	4276      	negs	r6, r6
 80052c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052c8:	485e      	ldr	r0, [pc, #376]	; (8005444 <_printf_i+0x244>)
 80052ca:	230a      	movs	r3, #10
 80052cc:	e019      	b.n	8005302 <_printf_i+0x102>
 80052ce:	680e      	ldr	r6, [r1, #0]
 80052d0:	602b      	str	r3, [r5, #0]
 80052d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80052d6:	bf18      	it	ne
 80052d8:	b236      	sxthne	r6, r6
 80052da:	e7ef      	b.n	80052bc <_printf_i+0xbc>
 80052dc:	682b      	ldr	r3, [r5, #0]
 80052de:	6820      	ldr	r0, [r4, #0]
 80052e0:	1d19      	adds	r1, r3, #4
 80052e2:	6029      	str	r1, [r5, #0]
 80052e4:	0601      	lsls	r1, r0, #24
 80052e6:	d501      	bpl.n	80052ec <_printf_i+0xec>
 80052e8:	681e      	ldr	r6, [r3, #0]
 80052ea:	e002      	b.n	80052f2 <_printf_i+0xf2>
 80052ec:	0646      	lsls	r6, r0, #25
 80052ee:	d5fb      	bpl.n	80052e8 <_printf_i+0xe8>
 80052f0:	881e      	ldrh	r6, [r3, #0]
 80052f2:	4854      	ldr	r0, [pc, #336]	; (8005444 <_printf_i+0x244>)
 80052f4:	2f6f      	cmp	r7, #111	; 0x6f
 80052f6:	bf0c      	ite	eq
 80052f8:	2308      	moveq	r3, #8
 80052fa:	230a      	movne	r3, #10
 80052fc:	2100      	movs	r1, #0
 80052fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005302:	6865      	ldr	r5, [r4, #4]
 8005304:	60a5      	str	r5, [r4, #8]
 8005306:	2d00      	cmp	r5, #0
 8005308:	bfa2      	ittt	ge
 800530a:	6821      	ldrge	r1, [r4, #0]
 800530c:	f021 0104 	bicge.w	r1, r1, #4
 8005310:	6021      	strge	r1, [r4, #0]
 8005312:	b90e      	cbnz	r6, 8005318 <_printf_i+0x118>
 8005314:	2d00      	cmp	r5, #0
 8005316:	d04d      	beq.n	80053b4 <_printf_i+0x1b4>
 8005318:	4615      	mov	r5, r2
 800531a:	fbb6 f1f3 	udiv	r1, r6, r3
 800531e:	fb03 6711 	mls	r7, r3, r1, r6
 8005322:	5dc7      	ldrb	r7, [r0, r7]
 8005324:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005328:	4637      	mov	r7, r6
 800532a:	42bb      	cmp	r3, r7
 800532c:	460e      	mov	r6, r1
 800532e:	d9f4      	bls.n	800531a <_printf_i+0x11a>
 8005330:	2b08      	cmp	r3, #8
 8005332:	d10b      	bne.n	800534c <_printf_i+0x14c>
 8005334:	6823      	ldr	r3, [r4, #0]
 8005336:	07de      	lsls	r6, r3, #31
 8005338:	d508      	bpl.n	800534c <_printf_i+0x14c>
 800533a:	6923      	ldr	r3, [r4, #16]
 800533c:	6861      	ldr	r1, [r4, #4]
 800533e:	4299      	cmp	r1, r3
 8005340:	bfde      	ittt	le
 8005342:	2330      	movle	r3, #48	; 0x30
 8005344:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005348:	f105 35ff 	addle.w	r5, r5, #4294967295
 800534c:	1b52      	subs	r2, r2, r5
 800534e:	6122      	str	r2, [r4, #16]
 8005350:	f8cd a000 	str.w	sl, [sp]
 8005354:	464b      	mov	r3, r9
 8005356:	aa03      	add	r2, sp, #12
 8005358:	4621      	mov	r1, r4
 800535a:	4640      	mov	r0, r8
 800535c:	f7ff fee2 	bl	8005124 <_printf_common>
 8005360:	3001      	adds	r0, #1
 8005362:	d14c      	bne.n	80053fe <_printf_i+0x1fe>
 8005364:	f04f 30ff 	mov.w	r0, #4294967295
 8005368:	b004      	add	sp, #16
 800536a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800536e:	4835      	ldr	r0, [pc, #212]	; (8005444 <_printf_i+0x244>)
 8005370:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005374:	6829      	ldr	r1, [r5, #0]
 8005376:	6823      	ldr	r3, [r4, #0]
 8005378:	f851 6b04 	ldr.w	r6, [r1], #4
 800537c:	6029      	str	r1, [r5, #0]
 800537e:	061d      	lsls	r5, r3, #24
 8005380:	d514      	bpl.n	80053ac <_printf_i+0x1ac>
 8005382:	07df      	lsls	r7, r3, #31
 8005384:	bf44      	itt	mi
 8005386:	f043 0320 	orrmi.w	r3, r3, #32
 800538a:	6023      	strmi	r3, [r4, #0]
 800538c:	b91e      	cbnz	r6, 8005396 <_printf_i+0x196>
 800538e:	6823      	ldr	r3, [r4, #0]
 8005390:	f023 0320 	bic.w	r3, r3, #32
 8005394:	6023      	str	r3, [r4, #0]
 8005396:	2310      	movs	r3, #16
 8005398:	e7b0      	b.n	80052fc <_printf_i+0xfc>
 800539a:	6823      	ldr	r3, [r4, #0]
 800539c:	f043 0320 	orr.w	r3, r3, #32
 80053a0:	6023      	str	r3, [r4, #0]
 80053a2:	2378      	movs	r3, #120	; 0x78
 80053a4:	4828      	ldr	r0, [pc, #160]	; (8005448 <_printf_i+0x248>)
 80053a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80053aa:	e7e3      	b.n	8005374 <_printf_i+0x174>
 80053ac:	0659      	lsls	r1, r3, #25
 80053ae:	bf48      	it	mi
 80053b0:	b2b6      	uxthmi	r6, r6
 80053b2:	e7e6      	b.n	8005382 <_printf_i+0x182>
 80053b4:	4615      	mov	r5, r2
 80053b6:	e7bb      	b.n	8005330 <_printf_i+0x130>
 80053b8:	682b      	ldr	r3, [r5, #0]
 80053ba:	6826      	ldr	r6, [r4, #0]
 80053bc:	6961      	ldr	r1, [r4, #20]
 80053be:	1d18      	adds	r0, r3, #4
 80053c0:	6028      	str	r0, [r5, #0]
 80053c2:	0635      	lsls	r5, r6, #24
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	d501      	bpl.n	80053cc <_printf_i+0x1cc>
 80053c8:	6019      	str	r1, [r3, #0]
 80053ca:	e002      	b.n	80053d2 <_printf_i+0x1d2>
 80053cc:	0670      	lsls	r0, r6, #25
 80053ce:	d5fb      	bpl.n	80053c8 <_printf_i+0x1c8>
 80053d0:	8019      	strh	r1, [r3, #0]
 80053d2:	2300      	movs	r3, #0
 80053d4:	6123      	str	r3, [r4, #16]
 80053d6:	4615      	mov	r5, r2
 80053d8:	e7ba      	b.n	8005350 <_printf_i+0x150>
 80053da:	682b      	ldr	r3, [r5, #0]
 80053dc:	1d1a      	adds	r2, r3, #4
 80053de:	602a      	str	r2, [r5, #0]
 80053e0:	681d      	ldr	r5, [r3, #0]
 80053e2:	6862      	ldr	r2, [r4, #4]
 80053e4:	2100      	movs	r1, #0
 80053e6:	4628      	mov	r0, r5
 80053e8:	f7fa fefa 	bl	80001e0 <memchr>
 80053ec:	b108      	cbz	r0, 80053f2 <_printf_i+0x1f2>
 80053ee:	1b40      	subs	r0, r0, r5
 80053f0:	6060      	str	r0, [r4, #4]
 80053f2:	6863      	ldr	r3, [r4, #4]
 80053f4:	6123      	str	r3, [r4, #16]
 80053f6:	2300      	movs	r3, #0
 80053f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053fc:	e7a8      	b.n	8005350 <_printf_i+0x150>
 80053fe:	6923      	ldr	r3, [r4, #16]
 8005400:	462a      	mov	r2, r5
 8005402:	4649      	mov	r1, r9
 8005404:	4640      	mov	r0, r8
 8005406:	47d0      	blx	sl
 8005408:	3001      	adds	r0, #1
 800540a:	d0ab      	beq.n	8005364 <_printf_i+0x164>
 800540c:	6823      	ldr	r3, [r4, #0]
 800540e:	079b      	lsls	r3, r3, #30
 8005410:	d413      	bmi.n	800543a <_printf_i+0x23a>
 8005412:	68e0      	ldr	r0, [r4, #12]
 8005414:	9b03      	ldr	r3, [sp, #12]
 8005416:	4298      	cmp	r0, r3
 8005418:	bfb8      	it	lt
 800541a:	4618      	movlt	r0, r3
 800541c:	e7a4      	b.n	8005368 <_printf_i+0x168>
 800541e:	2301      	movs	r3, #1
 8005420:	4632      	mov	r2, r6
 8005422:	4649      	mov	r1, r9
 8005424:	4640      	mov	r0, r8
 8005426:	47d0      	blx	sl
 8005428:	3001      	adds	r0, #1
 800542a:	d09b      	beq.n	8005364 <_printf_i+0x164>
 800542c:	3501      	adds	r5, #1
 800542e:	68e3      	ldr	r3, [r4, #12]
 8005430:	9903      	ldr	r1, [sp, #12]
 8005432:	1a5b      	subs	r3, r3, r1
 8005434:	42ab      	cmp	r3, r5
 8005436:	dcf2      	bgt.n	800541e <_printf_i+0x21e>
 8005438:	e7eb      	b.n	8005412 <_printf_i+0x212>
 800543a:	2500      	movs	r5, #0
 800543c:	f104 0619 	add.w	r6, r4, #25
 8005440:	e7f5      	b.n	800542e <_printf_i+0x22e>
 8005442:	bf00      	nop
 8005444:	08007a62 	.word	0x08007a62
 8005448:	08007a73 	.word	0x08007a73

0800544c <siprintf>:
 800544c:	b40e      	push	{r1, r2, r3}
 800544e:	b500      	push	{lr}
 8005450:	b09c      	sub	sp, #112	; 0x70
 8005452:	ab1d      	add	r3, sp, #116	; 0x74
 8005454:	9002      	str	r0, [sp, #8]
 8005456:	9006      	str	r0, [sp, #24]
 8005458:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800545c:	4809      	ldr	r0, [pc, #36]	; (8005484 <siprintf+0x38>)
 800545e:	9107      	str	r1, [sp, #28]
 8005460:	9104      	str	r1, [sp, #16]
 8005462:	4909      	ldr	r1, [pc, #36]	; (8005488 <siprintf+0x3c>)
 8005464:	f853 2b04 	ldr.w	r2, [r3], #4
 8005468:	9105      	str	r1, [sp, #20]
 800546a:	6800      	ldr	r0, [r0, #0]
 800546c:	9301      	str	r3, [sp, #4]
 800546e:	a902      	add	r1, sp, #8
 8005470:	f001 fb78 	bl	8006b64 <_svfiprintf_r>
 8005474:	9b02      	ldr	r3, [sp, #8]
 8005476:	2200      	movs	r2, #0
 8005478:	701a      	strb	r2, [r3, #0]
 800547a:	b01c      	add	sp, #112	; 0x70
 800547c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005480:	b003      	add	sp, #12
 8005482:	4770      	bx	lr
 8005484:	2000000c 	.word	0x2000000c
 8005488:	ffff0208 	.word	0xffff0208

0800548c <quorem>:
 800548c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005490:	6903      	ldr	r3, [r0, #16]
 8005492:	690c      	ldr	r4, [r1, #16]
 8005494:	42a3      	cmp	r3, r4
 8005496:	4607      	mov	r7, r0
 8005498:	f2c0 8081 	blt.w	800559e <quorem+0x112>
 800549c:	3c01      	subs	r4, #1
 800549e:	f101 0814 	add.w	r8, r1, #20
 80054a2:	f100 0514 	add.w	r5, r0, #20
 80054a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054aa:	9301      	str	r3, [sp, #4]
 80054ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054b4:	3301      	adds	r3, #1
 80054b6:	429a      	cmp	r2, r3
 80054b8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80054bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80054c4:	d331      	bcc.n	800552a <quorem+0x9e>
 80054c6:	f04f 0e00 	mov.w	lr, #0
 80054ca:	4640      	mov	r0, r8
 80054cc:	46ac      	mov	ip, r5
 80054ce:	46f2      	mov	sl, lr
 80054d0:	f850 2b04 	ldr.w	r2, [r0], #4
 80054d4:	b293      	uxth	r3, r2
 80054d6:	fb06 e303 	mla	r3, r6, r3, lr
 80054da:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80054de:	b29b      	uxth	r3, r3
 80054e0:	ebaa 0303 	sub.w	r3, sl, r3
 80054e4:	f8dc a000 	ldr.w	sl, [ip]
 80054e8:	0c12      	lsrs	r2, r2, #16
 80054ea:	fa13 f38a 	uxtah	r3, r3, sl
 80054ee:	fb06 e202 	mla	r2, r6, r2, lr
 80054f2:	9300      	str	r3, [sp, #0]
 80054f4:	9b00      	ldr	r3, [sp, #0]
 80054f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80054fa:	b292      	uxth	r2, r2
 80054fc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005500:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005504:	f8bd 3000 	ldrh.w	r3, [sp]
 8005508:	4581      	cmp	r9, r0
 800550a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800550e:	f84c 3b04 	str.w	r3, [ip], #4
 8005512:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005516:	d2db      	bcs.n	80054d0 <quorem+0x44>
 8005518:	f855 300b 	ldr.w	r3, [r5, fp]
 800551c:	b92b      	cbnz	r3, 800552a <quorem+0x9e>
 800551e:	9b01      	ldr	r3, [sp, #4]
 8005520:	3b04      	subs	r3, #4
 8005522:	429d      	cmp	r5, r3
 8005524:	461a      	mov	r2, r3
 8005526:	d32e      	bcc.n	8005586 <quorem+0xfa>
 8005528:	613c      	str	r4, [r7, #16]
 800552a:	4638      	mov	r0, r7
 800552c:	f001 f8c6 	bl	80066bc <__mcmp>
 8005530:	2800      	cmp	r0, #0
 8005532:	db24      	blt.n	800557e <quorem+0xf2>
 8005534:	3601      	adds	r6, #1
 8005536:	4628      	mov	r0, r5
 8005538:	f04f 0c00 	mov.w	ip, #0
 800553c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005540:	f8d0 e000 	ldr.w	lr, [r0]
 8005544:	b293      	uxth	r3, r2
 8005546:	ebac 0303 	sub.w	r3, ip, r3
 800554a:	0c12      	lsrs	r2, r2, #16
 800554c:	fa13 f38e 	uxtah	r3, r3, lr
 8005550:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005554:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005558:	b29b      	uxth	r3, r3
 800555a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800555e:	45c1      	cmp	r9, r8
 8005560:	f840 3b04 	str.w	r3, [r0], #4
 8005564:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005568:	d2e8      	bcs.n	800553c <quorem+0xb0>
 800556a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800556e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005572:	b922      	cbnz	r2, 800557e <quorem+0xf2>
 8005574:	3b04      	subs	r3, #4
 8005576:	429d      	cmp	r5, r3
 8005578:	461a      	mov	r2, r3
 800557a:	d30a      	bcc.n	8005592 <quorem+0x106>
 800557c:	613c      	str	r4, [r7, #16]
 800557e:	4630      	mov	r0, r6
 8005580:	b003      	add	sp, #12
 8005582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005586:	6812      	ldr	r2, [r2, #0]
 8005588:	3b04      	subs	r3, #4
 800558a:	2a00      	cmp	r2, #0
 800558c:	d1cc      	bne.n	8005528 <quorem+0x9c>
 800558e:	3c01      	subs	r4, #1
 8005590:	e7c7      	b.n	8005522 <quorem+0x96>
 8005592:	6812      	ldr	r2, [r2, #0]
 8005594:	3b04      	subs	r3, #4
 8005596:	2a00      	cmp	r2, #0
 8005598:	d1f0      	bne.n	800557c <quorem+0xf0>
 800559a:	3c01      	subs	r4, #1
 800559c:	e7eb      	b.n	8005576 <quorem+0xea>
 800559e:	2000      	movs	r0, #0
 80055a0:	e7ee      	b.n	8005580 <quorem+0xf4>
 80055a2:	0000      	movs	r0, r0
 80055a4:	0000      	movs	r0, r0
	...

080055a8 <_dtoa_r>:
 80055a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ac:	ed2d 8b04 	vpush	{d8-d9}
 80055b0:	ec57 6b10 	vmov	r6, r7, d0
 80055b4:	b093      	sub	sp, #76	; 0x4c
 80055b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80055b8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80055bc:	9106      	str	r1, [sp, #24]
 80055be:	ee10 aa10 	vmov	sl, s0
 80055c2:	4604      	mov	r4, r0
 80055c4:	9209      	str	r2, [sp, #36]	; 0x24
 80055c6:	930c      	str	r3, [sp, #48]	; 0x30
 80055c8:	46bb      	mov	fp, r7
 80055ca:	b975      	cbnz	r5, 80055ea <_dtoa_r+0x42>
 80055cc:	2010      	movs	r0, #16
 80055ce:	f000 fddd 	bl	800618c <malloc>
 80055d2:	4602      	mov	r2, r0
 80055d4:	6260      	str	r0, [r4, #36]	; 0x24
 80055d6:	b920      	cbnz	r0, 80055e2 <_dtoa_r+0x3a>
 80055d8:	4ba7      	ldr	r3, [pc, #668]	; (8005878 <_dtoa_r+0x2d0>)
 80055da:	21ea      	movs	r1, #234	; 0xea
 80055dc:	48a7      	ldr	r0, [pc, #668]	; (800587c <_dtoa_r+0x2d4>)
 80055de:	f001 fbd1 	bl	8006d84 <__assert_func>
 80055e2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80055e6:	6005      	str	r5, [r0, #0]
 80055e8:	60c5      	str	r5, [r0, #12]
 80055ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055ec:	6819      	ldr	r1, [r3, #0]
 80055ee:	b151      	cbz	r1, 8005606 <_dtoa_r+0x5e>
 80055f0:	685a      	ldr	r2, [r3, #4]
 80055f2:	604a      	str	r2, [r1, #4]
 80055f4:	2301      	movs	r3, #1
 80055f6:	4093      	lsls	r3, r2
 80055f8:	608b      	str	r3, [r1, #8]
 80055fa:	4620      	mov	r0, r4
 80055fc:	f000 fe1c 	bl	8006238 <_Bfree>
 8005600:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005602:	2200      	movs	r2, #0
 8005604:	601a      	str	r2, [r3, #0]
 8005606:	1e3b      	subs	r3, r7, #0
 8005608:	bfaa      	itet	ge
 800560a:	2300      	movge	r3, #0
 800560c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005610:	f8c8 3000 	strge.w	r3, [r8]
 8005614:	4b9a      	ldr	r3, [pc, #616]	; (8005880 <_dtoa_r+0x2d8>)
 8005616:	bfbc      	itt	lt
 8005618:	2201      	movlt	r2, #1
 800561a:	f8c8 2000 	strlt.w	r2, [r8]
 800561e:	ea33 030b 	bics.w	r3, r3, fp
 8005622:	d11b      	bne.n	800565c <_dtoa_r+0xb4>
 8005624:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005626:	f242 730f 	movw	r3, #9999	; 0x270f
 800562a:	6013      	str	r3, [r2, #0]
 800562c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005630:	4333      	orrs	r3, r6
 8005632:	f000 8592 	beq.w	800615a <_dtoa_r+0xbb2>
 8005636:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005638:	b963      	cbnz	r3, 8005654 <_dtoa_r+0xac>
 800563a:	4b92      	ldr	r3, [pc, #584]	; (8005884 <_dtoa_r+0x2dc>)
 800563c:	e022      	b.n	8005684 <_dtoa_r+0xdc>
 800563e:	4b92      	ldr	r3, [pc, #584]	; (8005888 <_dtoa_r+0x2e0>)
 8005640:	9301      	str	r3, [sp, #4]
 8005642:	3308      	adds	r3, #8
 8005644:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005646:	6013      	str	r3, [r2, #0]
 8005648:	9801      	ldr	r0, [sp, #4]
 800564a:	b013      	add	sp, #76	; 0x4c
 800564c:	ecbd 8b04 	vpop	{d8-d9}
 8005650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005654:	4b8b      	ldr	r3, [pc, #556]	; (8005884 <_dtoa_r+0x2dc>)
 8005656:	9301      	str	r3, [sp, #4]
 8005658:	3303      	adds	r3, #3
 800565a:	e7f3      	b.n	8005644 <_dtoa_r+0x9c>
 800565c:	2200      	movs	r2, #0
 800565e:	2300      	movs	r3, #0
 8005660:	4650      	mov	r0, sl
 8005662:	4659      	mov	r1, fp
 8005664:	f7fb fa30 	bl	8000ac8 <__aeabi_dcmpeq>
 8005668:	ec4b ab19 	vmov	d9, sl, fp
 800566c:	4680      	mov	r8, r0
 800566e:	b158      	cbz	r0, 8005688 <_dtoa_r+0xe0>
 8005670:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005672:	2301      	movs	r3, #1
 8005674:	6013      	str	r3, [r2, #0]
 8005676:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005678:	2b00      	cmp	r3, #0
 800567a:	f000 856b 	beq.w	8006154 <_dtoa_r+0xbac>
 800567e:	4883      	ldr	r0, [pc, #524]	; (800588c <_dtoa_r+0x2e4>)
 8005680:	6018      	str	r0, [r3, #0]
 8005682:	1e43      	subs	r3, r0, #1
 8005684:	9301      	str	r3, [sp, #4]
 8005686:	e7df      	b.n	8005648 <_dtoa_r+0xa0>
 8005688:	ec4b ab10 	vmov	d0, sl, fp
 800568c:	aa10      	add	r2, sp, #64	; 0x40
 800568e:	a911      	add	r1, sp, #68	; 0x44
 8005690:	4620      	mov	r0, r4
 8005692:	f001 f8b9 	bl	8006808 <__d2b>
 8005696:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800569a:	ee08 0a10 	vmov	s16, r0
 800569e:	2d00      	cmp	r5, #0
 80056a0:	f000 8084 	beq.w	80057ac <_dtoa_r+0x204>
 80056a4:	ee19 3a90 	vmov	r3, s19
 80056a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056ac:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80056b0:	4656      	mov	r6, sl
 80056b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80056b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80056ba:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80056be:	4b74      	ldr	r3, [pc, #464]	; (8005890 <_dtoa_r+0x2e8>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	4630      	mov	r0, r6
 80056c4:	4639      	mov	r1, r7
 80056c6:	f7fa fddf 	bl	8000288 <__aeabi_dsub>
 80056ca:	a365      	add	r3, pc, #404	; (adr r3, 8005860 <_dtoa_r+0x2b8>)
 80056cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d0:	f7fa ff92 	bl	80005f8 <__aeabi_dmul>
 80056d4:	a364      	add	r3, pc, #400	; (adr r3, 8005868 <_dtoa_r+0x2c0>)
 80056d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056da:	f7fa fdd7 	bl	800028c <__adddf3>
 80056de:	4606      	mov	r6, r0
 80056e0:	4628      	mov	r0, r5
 80056e2:	460f      	mov	r7, r1
 80056e4:	f7fa ff1e 	bl	8000524 <__aeabi_i2d>
 80056e8:	a361      	add	r3, pc, #388	; (adr r3, 8005870 <_dtoa_r+0x2c8>)
 80056ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ee:	f7fa ff83 	bl	80005f8 <__aeabi_dmul>
 80056f2:	4602      	mov	r2, r0
 80056f4:	460b      	mov	r3, r1
 80056f6:	4630      	mov	r0, r6
 80056f8:	4639      	mov	r1, r7
 80056fa:	f7fa fdc7 	bl	800028c <__adddf3>
 80056fe:	4606      	mov	r6, r0
 8005700:	460f      	mov	r7, r1
 8005702:	f7fb fa29 	bl	8000b58 <__aeabi_d2iz>
 8005706:	2200      	movs	r2, #0
 8005708:	9000      	str	r0, [sp, #0]
 800570a:	2300      	movs	r3, #0
 800570c:	4630      	mov	r0, r6
 800570e:	4639      	mov	r1, r7
 8005710:	f7fb f9e4 	bl	8000adc <__aeabi_dcmplt>
 8005714:	b150      	cbz	r0, 800572c <_dtoa_r+0x184>
 8005716:	9800      	ldr	r0, [sp, #0]
 8005718:	f7fa ff04 	bl	8000524 <__aeabi_i2d>
 800571c:	4632      	mov	r2, r6
 800571e:	463b      	mov	r3, r7
 8005720:	f7fb f9d2 	bl	8000ac8 <__aeabi_dcmpeq>
 8005724:	b910      	cbnz	r0, 800572c <_dtoa_r+0x184>
 8005726:	9b00      	ldr	r3, [sp, #0]
 8005728:	3b01      	subs	r3, #1
 800572a:	9300      	str	r3, [sp, #0]
 800572c:	9b00      	ldr	r3, [sp, #0]
 800572e:	2b16      	cmp	r3, #22
 8005730:	d85a      	bhi.n	80057e8 <_dtoa_r+0x240>
 8005732:	9a00      	ldr	r2, [sp, #0]
 8005734:	4b57      	ldr	r3, [pc, #348]	; (8005894 <_dtoa_r+0x2ec>)
 8005736:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800573a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800573e:	ec51 0b19 	vmov	r0, r1, d9
 8005742:	f7fb f9cb 	bl	8000adc <__aeabi_dcmplt>
 8005746:	2800      	cmp	r0, #0
 8005748:	d050      	beq.n	80057ec <_dtoa_r+0x244>
 800574a:	9b00      	ldr	r3, [sp, #0]
 800574c:	3b01      	subs	r3, #1
 800574e:	9300      	str	r3, [sp, #0]
 8005750:	2300      	movs	r3, #0
 8005752:	930b      	str	r3, [sp, #44]	; 0x2c
 8005754:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005756:	1b5d      	subs	r5, r3, r5
 8005758:	1e6b      	subs	r3, r5, #1
 800575a:	9305      	str	r3, [sp, #20]
 800575c:	bf45      	ittet	mi
 800575e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005762:	9304      	strmi	r3, [sp, #16]
 8005764:	2300      	movpl	r3, #0
 8005766:	2300      	movmi	r3, #0
 8005768:	bf4c      	ite	mi
 800576a:	9305      	strmi	r3, [sp, #20]
 800576c:	9304      	strpl	r3, [sp, #16]
 800576e:	9b00      	ldr	r3, [sp, #0]
 8005770:	2b00      	cmp	r3, #0
 8005772:	db3d      	blt.n	80057f0 <_dtoa_r+0x248>
 8005774:	9b05      	ldr	r3, [sp, #20]
 8005776:	9a00      	ldr	r2, [sp, #0]
 8005778:	920a      	str	r2, [sp, #40]	; 0x28
 800577a:	4413      	add	r3, r2
 800577c:	9305      	str	r3, [sp, #20]
 800577e:	2300      	movs	r3, #0
 8005780:	9307      	str	r3, [sp, #28]
 8005782:	9b06      	ldr	r3, [sp, #24]
 8005784:	2b09      	cmp	r3, #9
 8005786:	f200 8089 	bhi.w	800589c <_dtoa_r+0x2f4>
 800578a:	2b05      	cmp	r3, #5
 800578c:	bfc4      	itt	gt
 800578e:	3b04      	subgt	r3, #4
 8005790:	9306      	strgt	r3, [sp, #24]
 8005792:	9b06      	ldr	r3, [sp, #24]
 8005794:	f1a3 0302 	sub.w	r3, r3, #2
 8005798:	bfcc      	ite	gt
 800579a:	2500      	movgt	r5, #0
 800579c:	2501      	movle	r5, #1
 800579e:	2b03      	cmp	r3, #3
 80057a0:	f200 8087 	bhi.w	80058b2 <_dtoa_r+0x30a>
 80057a4:	e8df f003 	tbb	[pc, r3]
 80057a8:	59383a2d 	.word	0x59383a2d
 80057ac:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80057b0:	441d      	add	r5, r3
 80057b2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80057b6:	2b20      	cmp	r3, #32
 80057b8:	bfc1      	itttt	gt
 80057ba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80057be:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80057c2:	fa0b f303 	lslgt.w	r3, fp, r3
 80057c6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80057ca:	bfda      	itte	le
 80057cc:	f1c3 0320 	rsble	r3, r3, #32
 80057d0:	fa06 f003 	lslle.w	r0, r6, r3
 80057d4:	4318      	orrgt	r0, r3
 80057d6:	f7fa fe95 	bl	8000504 <__aeabi_ui2d>
 80057da:	2301      	movs	r3, #1
 80057dc:	4606      	mov	r6, r0
 80057de:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80057e2:	3d01      	subs	r5, #1
 80057e4:	930e      	str	r3, [sp, #56]	; 0x38
 80057e6:	e76a      	b.n	80056be <_dtoa_r+0x116>
 80057e8:	2301      	movs	r3, #1
 80057ea:	e7b2      	b.n	8005752 <_dtoa_r+0x1aa>
 80057ec:	900b      	str	r0, [sp, #44]	; 0x2c
 80057ee:	e7b1      	b.n	8005754 <_dtoa_r+0x1ac>
 80057f0:	9b04      	ldr	r3, [sp, #16]
 80057f2:	9a00      	ldr	r2, [sp, #0]
 80057f4:	1a9b      	subs	r3, r3, r2
 80057f6:	9304      	str	r3, [sp, #16]
 80057f8:	4253      	negs	r3, r2
 80057fa:	9307      	str	r3, [sp, #28]
 80057fc:	2300      	movs	r3, #0
 80057fe:	930a      	str	r3, [sp, #40]	; 0x28
 8005800:	e7bf      	b.n	8005782 <_dtoa_r+0x1da>
 8005802:	2300      	movs	r3, #0
 8005804:	9308      	str	r3, [sp, #32]
 8005806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005808:	2b00      	cmp	r3, #0
 800580a:	dc55      	bgt.n	80058b8 <_dtoa_r+0x310>
 800580c:	2301      	movs	r3, #1
 800580e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005812:	461a      	mov	r2, r3
 8005814:	9209      	str	r2, [sp, #36]	; 0x24
 8005816:	e00c      	b.n	8005832 <_dtoa_r+0x28a>
 8005818:	2301      	movs	r3, #1
 800581a:	e7f3      	b.n	8005804 <_dtoa_r+0x25c>
 800581c:	2300      	movs	r3, #0
 800581e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005820:	9308      	str	r3, [sp, #32]
 8005822:	9b00      	ldr	r3, [sp, #0]
 8005824:	4413      	add	r3, r2
 8005826:	9302      	str	r3, [sp, #8]
 8005828:	3301      	adds	r3, #1
 800582a:	2b01      	cmp	r3, #1
 800582c:	9303      	str	r3, [sp, #12]
 800582e:	bfb8      	it	lt
 8005830:	2301      	movlt	r3, #1
 8005832:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005834:	2200      	movs	r2, #0
 8005836:	6042      	str	r2, [r0, #4]
 8005838:	2204      	movs	r2, #4
 800583a:	f102 0614 	add.w	r6, r2, #20
 800583e:	429e      	cmp	r6, r3
 8005840:	6841      	ldr	r1, [r0, #4]
 8005842:	d93d      	bls.n	80058c0 <_dtoa_r+0x318>
 8005844:	4620      	mov	r0, r4
 8005846:	f000 fcb7 	bl	80061b8 <_Balloc>
 800584a:	9001      	str	r0, [sp, #4]
 800584c:	2800      	cmp	r0, #0
 800584e:	d13b      	bne.n	80058c8 <_dtoa_r+0x320>
 8005850:	4b11      	ldr	r3, [pc, #68]	; (8005898 <_dtoa_r+0x2f0>)
 8005852:	4602      	mov	r2, r0
 8005854:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005858:	e6c0      	b.n	80055dc <_dtoa_r+0x34>
 800585a:	2301      	movs	r3, #1
 800585c:	e7df      	b.n	800581e <_dtoa_r+0x276>
 800585e:	bf00      	nop
 8005860:	636f4361 	.word	0x636f4361
 8005864:	3fd287a7 	.word	0x3fd287a7
 8005868:	8b60c8b3 	.word	0x8b60c8b3
 800586c:	3fc68a28 	.word	0x3fc68a28
 8005870:	509f79fb 	.word	0x509f79fb
 8005874:	3fd34413 	.word	0x3fd34413
 8005878:	08007a91 	.word	0x08007a91
 800587c:	08007aa8 	.word	0x08007aa8
 8005880:	7ff00000 	.word	0x7ff00000
 8005884:	08007a8d 	.word	0x08007a8d
 8005888:	08007a84 	.word	0x08007a84
 800588c:	08007a61 	.word	0x08007a61
 8005890:	3ff80000 	.word	0x3ff80000
 8005894:	08007b98 	.word	0x08007b98
 8005898:	08007b03 	.word	0x08007b03
 800589c:	2501      	movs	r5, #1
 800589e:	2300      	movs	r3, #0
 80058a0:	9306      	str	r3, [sp, #24]
 80058a2:	9508      	str	r5, [sp, #32]
 80058a4:	f04f 33ff 	mov.w	r3, #4294967295
 80058a8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80058ac:	2200      	movs	r2, #0
 80058ae:	2312      	movs	r3, #18
 80058b0:	e7b0      	b.n	8005814 <_dtoa_r+0x26c>
 80058b2:	2301      	movs	r3, #1
 80058b4:	9308      	str	r3, [sp, #32]
 80058b6:	e7f5      	b.n	80058a4 <_dtoa_r+0x2fc>
 80058b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058ba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80058be:	e7b8      	b.n	8005832 <_dtoa_r+0x28a>
 80058c0:	3101      	adds	r1, #1
 80058c2:	6041      	str	r1, [r0, #4]
 80058c4:	0052      	lsls	r2, r2, #1
 80058c6:	e7b8      	b.n	800583a <_dtoa_r+0x292>
 80058c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058ca:	9a01      	ldr	r2, [sp, #4]
 80058cc:	601a      	str	r2, [r3, #0]
 80058ce:	9b03      	ldr	r3, [sp, #12]
 80058d0:	2b0e      	cmp	r3, #14
 80058d2:	f200 809d 	bhi.w	8005a10 <_dtoa_r+0x468>
 80058d6:	2d00      	cmp	r5, #0
 80058d8:	f000 809a 	beq.w	8005a10 <_dtoa_r+0x468>
 80058dc:	9b00      	ldr	r3, [sp, #0]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	dd32      	ble.n	8005948 <_dtoa_r+0x3a0>
 80058e2:	4ab7      	ldr	r2, [pc, #732]	; (8005bc0 <_dtoa_r+0x618>)
 80058e4:	f003 030f 	and.w	r3, r3, #15
 80058e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80058ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80058f0:	9b00      	ldr	r3, [sp, #0]
 80058f2:	05d8      	lsls	r0, r3, #23
 80058f4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80058f8:	d516      	bpl.n	8005928 <_dtoa_r+0x380>
 80058fa:	4bb2      	ldr	r3, [pc, #712]	; (8005bc4 <_dtoa_r+0x61c>)
 80058fc:	ec51 0b19 	vmov	r0, r1, d9
 8005900:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005904:	f7fa ffa2 	bl	800084c <__aeabi_ddiv>
 8005908:	f007 070f 	and.w	r7, r7, #15
 800590c:	4682      	mov	sl, r0
 800590e:	468b      	mov	fp, r1
 8005910:	2503      	movs	r5, #3
 8005912:	4eac      	ldr	r6, [pc, #688]	; (8005bc4 <_dtoa_r+0x61c>)
 8005914:	b957      	cbnz	r7, 800592c <_dtoa_r+0x384>
 8005916:	4642      	mov	r2, r8
 8005918:	464b      	mov	r3, r9
 800591a:	4650      	mov	r0, sl
 800591c:	4659      	mov	r1, fp
 800591e:	f7fa ff95 	bl	800084c <__aeabi_ddiv>
 8005922:	4682      	mov	sl, r0
 8005924:	468b      	mov	fp, r1
 8005926:	e028      	b.n	800597a <_dtoa_r+0x3d2>
 8005928:	2502      	movs	r5, #2
 800592a:	e7f2      	b.n	8005912 <_dtoa_r+0x36a>
 800592c:	07f9      	lsls	r1, r7, #31
 800592e:	d508      	bpl.n	8005942 <_dtoa_r+0x39a>
 8005930:	4640      	mov	r0, r8
 8005932:	4649      	mov	r1, r9
 8005934:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005938:	f7fa fe5e 	bl	80005f8 <__aeabi_dmul>
 800593c:	3501      	adds	r5, #1
 800593e:	4680      	mov	r8, r0
 8005940:	4689      	mov	r9, r1
 8005942:	107f      	asrs	r7, r7, #1
 8005944:	3608      	adds	r6, #8
 8005946:	e7e5      	b.n	8005914 <_dtoa_r+0x36c>
 8005948:	f000 809b 	beq.w	8005a82 <_dtoa_r+0x4da>
 800594c:	9b00      	ldr	r3, [sp, #0]
 800594e:	4f9d      	ldr	r7, [pc, #628]	; (8005bc4 <_dtoa_r+0x61c>)
 8005950:	425e      	negs	r6, r3
 8005952:	4b9b      	ldr	r3, [pc, #620]	; (8005bc0 <_dtoa_r+0x618>)
 8005954:	f006 020f 	and.w	r2, r6, #15
 8005958:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800595c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005960:	ec51 0b19 	vmov	r0, r1, d9
 8005964:	f7fa fe48 	bl	80005f8 <__aeabi_dmul>
 8005968:	1136      	asrs	r6, r6, #4
 800596a:	4682      	mov	sl, r0
 800596c:	468b      	mov	fp, r1
 800596e:	2300      	movs	r3, #0
 8005970:	2502      	movs	r5, #2
 8005972:	2e00      	cmp	r6, #0
 8005974:	d17a      	bne.n	8005a6c <_dtoa_r+0x4c4>
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1d3      	bne.n	8005922 <_dtoa_r+0x37a>
 800597a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800597c:	2b00      	cmp	r3, #0
 800597e:	f000 8082 	beq.w	8005a86 <_dtoa_r+0x4de>
 8005982:	4b91      	ldr	r3, [pc, #580]	; (8005bc8 <_dtoa_r+0x620>)
 8005984:	2200      	movs	r2, #0
 8005986:	4650      	mov	r0, sl
 8005988:	4659      	mov	r1, fp
 800598a:	f7fb f8a7 	bl	8000adc <__aeabi_dcmplt>
 800598e:	2800      	cmp	r0, #0
 8005990:	d079      	beq.n	8005a86 <_dtoa_r+0x4de>
 8005992:	9b03      	ldr	r3, [sp, #12]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d076      	beq.n	8005a86 <_dtoa_r+0x4de>
 8005998:	9b02      	ldr	r3, [sp, #8]
 800599a:	2b00      	cmp	r3, #0
 800599c:	dd36      	ble.n	8005a0c <_dtoa_r+0x464>
 800599e:	9b00      	ldr	r3, [sp, #0]
 80059a0:	4650      	mov	r0, sl
 80059a2:	4659      	mov	r1, fp
 80059a4:	1e5f      	subs	r7, r3, #1
 80059a6:	2200      	movs	r2, #0
 80059a8:	4b88      	ldr	r3, [pc, #544]	; (8005bcc <_dtoa_r+0x624>)
 80059aa:	f7fa fe25 	bl	80005f8 <__aeabi_dmul>
 80059ae:	9e02      	ldr	r6, [sp, #8]
 80059b0:	4682      	mov	sl, r0
 80059b2:	468b      	mov	fp, r1
 80059b4:	3501      	adds	r5, #1
 80059b6:	4628      	mov	r0, r5
 80059b8:	f7fa fdb4 	bl	8000524 <__aeabi_i2d>
 80059bc:	4652      	mov	r2, sl
 80059be:	465b      	mov	r3, fp
 80059c0:	f7fa fe1a 	bl	80005f8 <__aeabi_dmul>
 80059c4:	4b82      	ldr	r3, [pc, #520]	; (8005bd0 <_dtoa_r+0x628>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	f7fa fc60 	bl	800028c <__adddf3>
 80059cc:	46d0      	mov	r8, sl
 80059ce:	46d9      	mov	r9, fp
 80059d0:	4682      	mov	sl, r0
 80059d2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80059d6:	2e00      	cmp	r6, #0
 80059d8:	d158      	bne.n	8005a8c <_dtoa_r+0x4e4>
 80059da:	4b7e      	ldr	r3, [pc, #504]	; (8005bd4 <_dtoa_r+0x62c>)
 80059dc:	2200      	movs	r2, #0
 80059de:	4640      	mov	r0, r8
 80059e0:	4649      	mov	r1, r9
 80059e2:	f7fa fc51 	bl	8000288 <__aeabi_dsub>
 80059e6:	4652      	mov	r2, sl
 80059e8:	465b      	mov	r3, fp
 80059ea:	4680      	mov	r8, r0
 80059ec:	4689      	mov	r9, r1
 80059ee:	f7fb f893 	bl	8000b18 <__aeabi_dcmpgt>
 80059f2:	2800      	cmp	r0, #0
 80059f4:	f040 8295 	bne.w	8005f22 <_dtoa_r+0x97a>
 80059f8:	4652      	mov	r2, sl
 80059fa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80059fe:	4640      	mov	r0, r8
 8005a00:	4649      	mov	r1, r9
 8005a02:	f7fb f86b 	bl	8000adc <__aeabi_dcmplt>
 8005a06:	2800      	cmp	r0, #0
 8005a08:	f040 8289 	bne.w	8005f1e <_dtoa_r+0x976>
 8005a0c:	ec5b ab19 	vmov	sl, fp, d9
 8005a10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	f2c0 8148 	blt.w	8005ca8 <_dtoa_r+0x700>
 8005a18:	9a00      	ldr	r2, [sp, #0]
 8005a1a:	2a0e      	cmp	r2, #14
 8005a1c:	f300 8144 	bgt.w	8005ca8 <_dtoa_r+0x700>
 8005a20:	4b67      	ldr	r3, [pc, #412]	; (8005bc0 <_dtoa_r+0x618>)
 8005a22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a26:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f280 80d5 	bge.w	8005bdc <_dtoa_r+0x634>
 8005a32:	9b03      	ldr	r3, [sp, #12]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	f300 80d1 	bgt.w	8005bdc <_dtoa_r+0x634>
 8005a3a:	f040 826f 	bne.w	8005f1c <_dtoa_r+0x974>
 8005a3e:	4b65      	ldr	r3, [pc, #404]	; (8005bd4 <_dtoa_r+0x62c>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	4640      	mov	r0, r8
 8005a44:	4649      	mov	r1, r9
 8005a46:	f7fa fdd7 	bl	80005f8 <__aeabi_dmul>
 8005a4a:	4652      	mov	r2, sl
 8005a4c:	465b      	mov	r3, fp
 8005a4e:	f7fb f859 	bl	8000b04 <__aeabi_dcmpge>
 8005a52:	9e03      	ldr	r6, [sp, #12]
 8005a54:	4637      	mov	r7, r6
 8005a56:	2800      	cmp	r0, #0
 8005a58:	f040 8245 	bne.w	8005ee6 <_dtoa_r+0x93e>
 8005a5c:	9d01      	ldr	r5, [sp, #4]
 8005a5e:	2331      	movs	r3, #49	; 0x31
 8005a60:	f805 3b01 	strb.w	r3, [r5], #1
 8005a64:	9b00      	ldr	r3, [sp, #0]
 8005a66:	3301      	adds	r3, #1
 8005a68:	9300      	str	r3, [sp, #0]
 8005a6a:	e240      	b.n	8005eee <_dtoa_r+0x946>
 8005a6c:	07f2      	lsls	r2, r6, #31
 8005a6e:	d505      	bpl.n	8005a7c <_dtoa_r+0x4d4>
 8005a70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a74:	f7fa fdc0 	bl	80005f8 <__aeabi_dmul>
 8005a78:	3501      	adds	r5, #1
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	1076      	asrs	r6, r6, #1
 8005a7e:	3708      	adds	r7, #8
 8005a80:	e777      	b.n	8005972 <_dtoa_r+0x3ca>
 8005a82:	2502      	movs	r5, #2
 8005a84:	e779      	b.n	800597a <_dtoa_r+0x3d2>
 8005a86:	9f00      	ldr	r7, [sp, #0]
 8005a88:	9e03      	ldr	r6, [sp, #12]
 8005a8a:	e794      	b.n	80059b6 <_dtoa_r+0x40e>
 8005a8c:	9901      	ldr	r1, [sp, #4]
 8005a8e:	4b4c      	ldr	r3, [pc, #304]	; (8005bc0 <_dtoa_r+0x618>)
 8005a90:	4431      	add	r1, r6
 8005a92:	910d      	str	r1, [sp, #52]	; 0x34
 8005a94:	9908      	ldr	r1, [sp, #32]
 8005a96:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005a9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005a9e:	2900      	cmp	r1, #0
 8005aa0:	d043      	beq.n	8005b2a <_dtoa_r+0x582>
 8005aa2:	494d      	ldr	r1, [pc, #308]	; (8005bd8 <_dtoa_r+0x630>)
 8005aa4:	2000      	movs	r0, #0
 8005aa6:	f7fa fed1 	bl	800084c <__aeabi_ddiv>
 8005aaa:	4652      	mov	r2, sl
 8005aac:	465b      	mov	r3, fp
 8005aae:	f7fa fbeb 	bl	8000288 <__aeabi_dsub>
 8005ab2:	9d01      	ldr	r5, [sp, #4]
 8005ab4:	4682      	mov	sl, r0
 8005ab6:	468b      	mov	fp, r1
 8005ab8:	4649      	mov	r1, r9
 8005aba:	4640      	mov	r0, r8
 8005abc:	f7fb f84c 	bl	8000b58 <__aeabi_d2iz>
 8005ac0:	4606      	mov	r6, r0
 8005ac2:	f7fa fd2f 	bl	8000524 <__aeabi_i2d>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	460b      	mov	r3, r1
 8005aca:	4640      	mov	r0, r8
 8005acc:	4649      	mov	r1, r9
 8005ace:	f7fa fbdb 	bl	8000288 <__aeabi_dsub>
 8005ad2:	3630      	adds	r6, #48	; 0x30
 8005ad4:	f805 6b01 	strb.w	r6, [r5], #1
 8005ad8:	4652      	mov	r2, sl
 8005ada:	465b      	mov	r3, fp
 8005adc:	4680      	mov	r8, r0
 8005ade:	4689      	mov	r9, r1
 8005ae0:	f7fa fffc 	bl	8000adc <__aeabi_dcmplt>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	d163      	bne.n	8005bb0 <_dtoa_r+0x608>
 8005ae8:	4642      	mov	r2, r8
 8005aea:	464b      	mov	r3, r9
 8005aec:	4936      	ldr	r1, [pc, #216]	; (8005bc8 <_dtoa_r+0x620>)
 8005aee:	2000      	movs	r0, #0
 8005af0:	f7fa fbca 	bl	8000288 <__aeabi_dsub>
 8005af4:	4652      	mov	r2, sl
 8005af6:	465b      	mov	r3, fp
 8005af8:	f7fa fff0 	bl	8000adc <__aeabi_dcmplt>
 8005afc:	2800      	cmp	r0, #0
 8005afe:	f040 80b5 	bne.w	8005c6c <_dtoa_r+0x6c4>
 8005b02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b04:	429d      	cmp	r5, r3
 8005b06:	d081      	beq.n	8005a0c <_dtoa_r+0x464>
 8005b08:	4b30      	ldr	r3, [pc, #192]	; (8005bcc <_dtoa_r+0x624>)
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	4650      	mov	r0, sl
 8005b0e:	4659      	mov	r1, fp
 8005b10:	f7fa fd72 	bl	80005f8 <__aeabi_dmul>
 8005b14:	4b2d      	ldr	r3, [pc, #180]	; (8005bcc <_dtoa_r+0x624>)
 8005b16:	4682      	mov	sl, r0
 8005b18:	468b      	mov	fp, r1
 8005b1a:	4640      	mov	r0, r8
 8005b1c:	4649      	mov	r1, r9
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f7fa fd6a 	bl	80005f8 <__aeabi_dmul>
 8005b24:	4680      	mov	r8, r0
 8005b26:	4689      	mov	r9, r1
 8005b28:	e7c6      	b.n	8005ab8 <_dtoa_r+0x510>
 8005b2a:	4650      	mov	r0, sl
 8005b2c:	4659      	mov	r1, fp
 8005b2e:	f7fa fd63 	bl	80005f8 <__aeabi_dmul>
 8005b32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b34:	9d01      	ldr	r5, [sp, #4]
 8005b36:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b38:	4682      	mov	sl, r0
 8005b3a:	468b      	mov	fp, r1
 8005b3c:	4649      	mov	r1, r9
 8005b3e:	4640      	mov	r0, r8
 8005b40:	f7fb f80a 	bl	8000b58 <__aeabi_d2iz>
 8005b44:	4606      	mov	r6, r0
 8005b46:	f7fa fced 	bl	8000524 <__aeabi_i2d>
 8005b4a:	3630      	adds	r6, #48	; 0x30
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	460b      	mov	r3, r1
 8005b50:	4640      	mov	r0, r8
 8005b52:	4649      	mov	r1, r9
 8005b54:	f7fa fb98 	bl	8000288 <__aeabi_dsub>
 8005b58:	f805 6b01 	strb.w	r6, [r5], #1
 8005b5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b5e:	429d      	cmp	r5, r3
 8005b60:	4680      	mov	r8, r0
 8005b62:	4689      	mov	r9, r1
 8005b64:	f04f 0200 	mov.w	r2, #0
 8005b68:	d124      	bne.n	8005bb4 <_dtoa_r+0x60c>
 8005b6a:	4b1b      	ldr	r3, [pc, #108]	; (8005bd8 <_dtoa_r+0x630>)
 8005b6c:	4650      	mov	r0, sl
 8005b6e:	4659      	mov	r1, fp
 8005b70:	f7fa fb8c 	bl	800028c <__adddf3>
 8005b74:	4602      	mov	r2, r0
 8005b76:	460b      	mov	r3, r1
 8005b78:	4640      	mov	r0, r8
 8005b7a:	4649      	mov	r1, r9
 8005b7c:	f7fa ffcc 	bl	8000b18 <__aeabi_dcmpgt>
 8005b80:	2800      	cmp	r0, #0
 8005b82:	d173      	bne.n	8005c6c <_dtoa_r+0x6c4>
 8005b84:	4652      	mov	r2, sl
 8005b86:	465b      	mov	r3, fp
 8005b88:	4913      	ldr	r1, [pc, #76]	; (8005bd8 <_dtoa_r+0x630>)
 8005b8a:	2000      	movs	r0, #0
 8005b8c:	f7fa fb7c 	bl	8000288 <__aeabi_dsub>
 8005b90:	4602      	mov	r2, r0
 8005b92:	460b      	mov	r3, r1
 8005b94:	4640      	mov	r0, r8
 8005b96:	4649      	mov	r1, r9
 8005b98:	f7fa ffa0 	bl	8000adc <__aeabi_dcmplt>
 8005b9c:	2800      	cmp	r0, #0
 8005b9e:	f43f af35 	beq.w	8005a0c <_dtoa_r+0x464>
 8005ba2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005ba4:	1e6b      	subs	r3, r5, #1
 8005ba6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ba8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005bac:	2b30      	cmp	r3, #48	; 0x30
 8005bae:	d0f8      	beq.n	8005ba2 <_dtoa_r+0x5fa>
 8005bb0:	9700      	str	r7, [sp, #0]
 8005bb2:	e049      	b.n	8005c48 <_dtoa_r+0x6a0>
 8005bb4:	4b05      	ldr	r3, [pc, #20]	; (8005bcc <_dtoa_r+0x624>)
 8005bb6:	f7fa fd1f 	bl	80005f8 <__aeabi_dmul>
 8005bba:	4680      	mov	r8, r0
 8005bbc:	4689      	mov	r9, r1
 8005bbe:	e7bd      	b.n	8005b3c <_dtoa_r+0x594>
 8005bc0:	08007b98 	.word	0x08007b98
 8005bc4:	08007b70 	.word	0x08007b70
 8005bc8:	3ff00000 	.word	0x3ff00000
 8005bcc:	40240000 	.word	0x40240000
 8005bd0:	401c0000 	.word	0x401c0000
 8005bd4:	40140000 	.word	0x40140000
 8005bd8:	3fe00000 	.word	0x3fe00000
 8005bdc:	9d01      	ldr	r5, [sp, #4]
 8005bde:	4656      	mov	r6, sl
 8005be0:	465f      	mov	r7, fp
 8005be2:	4642      	mov	r2, r8
 8005be4:	464b      	mov	r3, r9
 8005be6:	4630      	mov	r0, r6
 8005be8:	4639      	mov	r1, r7
 8005bea:	f7fa fe2f 	bl	800084c <__aeabi_ddiv>
 8005bee:	f7fa ffb3 	bl	8000b58 <__aeabi_d2iz>
 8005bf2:	4682      	mov	sl, r0
 8005bf4:	f7fa fc96 	bl	8000524 <__aeabi_i2d>
 8005bf8:	4642      	mov	r2, r8
 8005bfa:	464b      	mov	r3, r9
 8005bfc:	f7fa fcfc 	bl	80005f8 <__aeabi_dmul>
 8005c00:	4602      	mov	r2, r0
 8005c02:	460b      	mov	r3, r1
 8005c04:	4630      	mov	r0, r6
 8005c06:	4639      	mov	r1, r7
 8005c08:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005c0c:	f7fa fb3c 	bl	8000288 <__aeabi_dsub>
 8005c10:	f805 6b01 	strb.w	r6, [r5], #1
 8005c14:	9e01      	ldr	r6, [sp, #4]
 8005c16:	9f03      	ldr	r7, [sp, #12]
 8005c18:	1bae      	subs	r6, r5, r6
 8005c1a:	42b7      	cmp	r7, r6
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	d135      	bne.n	8005c8e <_dtoa_r+0x6e6>
 8005c22:	f7fa fb33 	bl	800028c <__adddf3>
 8005c26:	4642      	mov	r2, r8
 8005c28:	464b      	mov	r3, r9
 8005c2a:	4606      	mov	r6, r0
 8005c2c:	460f      	mov	r7, r1
 8005c2e:	f7fa ff73 	bl	8000b18 <__aeabi_dcmpgt>
 8005c32:	b9d0      	cbnz	r0, 8005c6a <_dtoa_r+0x6c2>
 8005c34:	4642      	mov	r2, r8
 8005c36:	464b      	mov	r3, r9
 8005c38:	4630      	mov	r0, r6
 8005c3a:	4639      	mov	r1, r7
 8005c3c:	f7fa ff44 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c40:	b110      	cbz	r0, 8005c48 <_dtoa_r+0x6a0>
 8005c42:	f01a 0f01 	tst.w	sl, #1
 8005c46:	d110      	bne.n	8005c6a <_dtoa_r+0x6c2>
 8005c48:	4620      	mov	r0, r4
 8005c4a:	ee18 1a10 	vmov	r1, s16
 8005c4e:	f000 faf3 	bl	8006238 <_Bfree>
 8005c52:	2300      	movs	r3, #0
 8005c54:	9800      	ldr	r0, [sp, #0]
 8005c56:	702b      	strb	r3, [r5, #0]
 8005c58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c5a:	3001      	adds	r0, #1
 8005c5c:	6018      	str	r0, [r3, #0]
 8005c5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	f43f acf1 	beq.w	8005648 <_dtoa_r+0xa0>
 8005c66:	601d      	str	r5, [r3, #0]
 8005c68:	e4ee      	b.n	8005648 <_dtoa_r+0xa0>
 8005c6a:	9f00      	ldr	r7, [sp, #0]
 8005c6c:	462b      	mov	r3, r5
 8005c6e:	461d      	mov	r5, r3
 8005c70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c74:	2a39      	cmp	r2, #57	; 0x39
 8005c76:	d106      	bne.n	8005c86 <_dtoa_r+0x6de>
 8005c78:	9a01      	ldr	r2, [sp, #4]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d1f7      	bne.n	8005c6e <_dtoa_r+0x6c6>
 8005c7e:	9901      	ldr	r1, [sp, #4]
 8005c80:	2230      	movs	r2, #48	; 0x30
 8005c82:	3701      	adds	r7, #1
 8005c84:	700a      	strb	r2, [r1, #0]
 8005c86:	781a      	ldrb	r2, [r3, #0]
 8005c88:	3201      	adds	r2, #1
 8005c8a:	701a      	strb	r2, [r3, #0]
 8005c8c:	e790      	b.n	8005bb0 <_dtoa_r+0x608>
 8005c8e:	4ba6      	ldr	r3, [pc, #664]	; (8005f28 <_dtoa_r+0x980>)
 8005c90:	2200      	movs	r2, #0
 8005c92:	f7fa fcb1 	bl	80005f8 <__aeabi_dmul>
 8005c96:	2200      	movs	r2, #0
 8005c98:	2300      	movs	r3, #0
 8005c9a:	4606      	mov	r6, r0
 8005c9c:	460f      	mov	r7, r1
 8005c9e:	f7fa ff13 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ca2:	2800      	cmp	r0, #0
 8005ca4:	d09d      	beq.n	8005be2 <_dtoa_r+0x63a>
 8005ca6:	e7cf      	b.n	8005c48 <_dtoa_r+0x6a0>
 8005ca8:	9a08      	ldr	r2, [sp, #32]
 8005caa:	2a00      	cmp	r2, #0
 8005cac:	f000 80d7 	beq.w	8005e5e <_dtoa_r+0x8b6>
 8005cb0:	9a06      	ldr	r2, [sp, #24]
 8005cb2:	2a01      	cmp	r2, #1
 8005cb4:	f300 80ba 	bgt.w	8005e2c <_dtoa_r+0x884>
 8005cb8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005cba:	2a00      	cmp	r2, #0
 8005cbc:	f000 80b2 	beq.w	8005e24 <_dtoa_r+0x87c>
 8005cc0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005cc4:	9e07      	ldr	r6, [sp, #28]
 8005cc6:	9d04      	ldr	r5, [sp, #16]
 8005cc8:	9a04      	ldr	r2, [sp, #16]
 8005cca:	441a      	add	r2, r3
 8005ccc:	9204      	str	r2, [sp, #16]
 8005cce:	9a05      	ldr	r2, [sp, #20]
 8005cd0:	2101      	movs	r1, #1
 8005cd2:	441a      	add	r2, r3
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	9205      	str	r2, [sp, #20]
 8005cd8:	f000 fb66 	bl	80063a8 <__i2b>
 8005cdc:	4607      	mov	r7, r0
 8005cde:	2d00      	cmp	r5, #0
 8005ce0:	dd0c      	ble.n	8005cfc <_dtoa_r+0x754>
 8005ce2:	9b05      	ldr	r3, [sp, #20]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	dd09      	ble.n	8005cfc <_dtoa_r+0x754>
 8005ce8:	42ab      	cmp	r3, r5
 8005cea:	9a04      	ldr	r2, [sp, #16]
 8005cec:	bfa8      	it	ge
 8005cee:	462b      	movge	r3, r5
 8005cf0:	1ad2      	subs	r2, r2, r3
 8005cf2:	9204      	str	r2, [sp, #16]
 8005cf4:	9a05      	ldr	r2, [sp, #20]
 8005cf6:	1aed      	subs	r5, r5, r3
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	9305      	str	r3, [sp, #20]
 8005cfc:	9b07      	ldr	r3, [sp, #28]
 8005cfe:	b31b      	cbz	r3, 8005d48 <_dtoa_r+0x7a0>
 8005d00:	9b08      	ldr	r3, [sp, #32]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	f000 80af 	beq.w	8005e66 <_dtoa_r+0x8be>
 8005d08:	2e00      	cmp	r6, #0
 8005d0a:	dd13      	ble.n	8005d34 <_dtoa_r+0x78c>
 8005d0c:	4639      	mov	r1, r7
 8005d0e:	4632      	mov	r2, r6
 8005d10:	4620      	mov	r0, r4
 8005d12:	f000 fc09 	bl	8006528 <__pow5mult>
 8005d16:	ee18 2a10 	vmov	r2, s16
 8005d1a:	4601      	mov	r1, r0
 8005d1c:	4607      	mov	r7, r0
 8005d1e:	4620      	mov	r0, r4
 8005d20:	f000 fb58 	bl	80063d4 <__multiply>
 8005d24:	ee18 1a10 	vmov	r1, s16
 8005d28:	4680      	mov	r8, r0
 8005d2a:	4620      	mov	r0, r4
 8005d2c:	f000 fa84 	bl	8006238 <_Bfree>
 8005d30:	ee08 8a10 	vmov	s16, r8
 8005d34:	9b07      	ldr	r3, [sp, #28]
 8005d36:	1b9a      	subs	r2, r3, r6
 8005d38:	d006      	beq.n	8005d48 <_dtoa_r+0x7a0>
 8005d3a:	ee18 1a10 	vmov	r1, s16
 8005d3e:	4620      	mov	r0, r4
 8005d40:	f000 fbf2 	bl	8006528 <__pow5mult>
 8005d44:	ee08 0a10 	vmov	s16, r0
 8005d48:	2101      	movs	r1, #1
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	f000 fb2c 	bl	80063a8 <__i2b>
 8005d50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	4606      	mov	r6, r0
 8005d56:	f340 8088 	ble.w	8005e6a <_dtoa_r+0x8c2>
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	4601      	mov	r1, r0
 8005d5e:	4620      	mov	r0, r4
 8005d60:	f000 fbe2 	bl	8006528 <__pow5mult>
 8005d64:	9b06      	ldr	r3, [sp, #24]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	4606      	mov	r6, r0
 8005d6a:	f340 8081 	ble.w	8005e70 <_dtoa_r+0x8c8>
 8005d6e:	f04f 0800 	mov.w	r8, #0
 8005d72:	6933      	ldr	r3, [r6, #16]
 8005d74:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005d78:	6918      	ldr	r0, [r3, #16]
 8005d7a:	f000 fac5 	bl	8006308 <__hi0bits>
 8005d7e:	f1c0 0020 	rsb	r0, r0, #32
 8005d82:	9b05      	ldr	r3, [sp, #20]
 8005d84:	4418      	add	r0, r3
 8005d86:	f010 001f 	ands.w	r0, r0, #31
 8005d8a:	f000 8092 	beq.w	8005eb2 <_dtoa_r+0x90a>
 8005d8e:	f1c0 0320 	rsb	r3, r0, #32
 8005d92:	2b04      	cmp	r3, #4
 8005d94:	f340 808a 	ble.w	8005eac <_dtoa_r+0x904>
 8005d98:	f1c0 001c 	rsb	r0, r0, #28
 8005d9c:	9b04      	ldr	r3, [sp, #16]
 8005d9e:	4403      	add	r3, r0
 8005da0:	9304      	str	r3, [sp, #16]
 8005da2:	9b05      	ldr	r3, [sp, #20]
 8005da4:	4403      	add	r3, r0
 8005da6:	4405      	add	r5, r0
 8005da8:	9305      	str	r3, [sp, #20]
 8005daa:	9b04      	ldr	r3, [sp, #16]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	dd07      	ble.n	8005dc0 <_dtoa_r+0x818>
 8005db0:	ee18 1a10 	vmov	r1, s16
 8005db4:	461a      	mov	r2, r3
 8005db6:	4620      	mov	r0, r4
 8005db8:	f000 fc10 	bl	80065dc <__lshift>
 8005dbc:	ee08 0a10 	vmov	s16, r0
 8005dc0:	9b05      	ldr	r3, [sp, #20]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	dd05      	ble.n	8005dd2 <_dtoa_r+0x82a>
 8005dc6:	4631      	mov	r1, r6
 8005dc8:	461a      	mov	r2, r3
 8005dca:	4620      	mov	r0, r4
 8005dcc:	f000 fc06 	bl	80065dc <__lshift>
 8005dd0:	4606      	mov	r6, r0
 8005dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d06e      	beq.n	8005eb6 <_dtoa_r+0x90e>
 8005dd8:	ee18 0a10 	vmov	r0, s16
 8005ddc:	4631      	mov	r1, r6
 8005dde:	f000 fc6d 	bl	80066bc <__mcmp>
 8005de2:	2800      	cmp	r0, #0
 8005de4:	da67      	bge.n	8005eb6 <_dtoa_r+0x90e>
 8005de6:	9b00      	ldr	r3, [sp, #0]
 8005de8:	3b01      	subs	r3, #1
 8005dea:	ee18 1a10 	vmov	r1, s16
 8005dee:	9300      	str	r3, [sp, #0]
 8005df0:	220a      	movs	r2, #10
 8005df2:	2300      	movs	r3, #0
 8005df4:	4620      	mov	r0, r4
 8005df6:	f000 fa41 	bl	800627c <__multadd>
 8005dfa:	9b08      	ldr	r3, [sp, #32]
 8005dfc:	ee08 0a10 	vmov	s16, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	f000 81b1 	beq.w	8006168 <_dtoa_r+0xbc0>
 8005e06:	2300      	movs	r3, #0
 8005e08:	4639      	mov	r1, r7
 8005e0a:	220a      	movs	r2, #10
 8005e0c:	4620      	mov	r0, r4
 8005e0e:	f000 fa35 	bl	800627c <__multadd>
 8005e12:	9b02      	ldr	r3, [sp, #8]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	4607      	mov	r7, r0
 8005e18:	f300 808e 	bgt.w	8005f38 <_dtoa_r+0x990>
 8005e1c:	9b06      	ldr	r3, [sp, #24]
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	dc51      	bgt.n	8005ec6 <_dtoa_r+0x91e>
 8005e22:	e089      	b.n	8005f38 <_dtoa_r+0x990>
 8005e24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005e2a:	e74b      	b.n	8005cc4 <_dtoa_r+0x71c>
 8005e2c:	9b03      	ldr	r3, [sp, #12]
 8005e2e:	1e5e      	subs	r6, r3, #1
 8005e30:	9b07      	ldr	r3, [sp, #28]
 8005e32:	42b3      	cmp	r3, r6
 8005e34:	bfbf      	itttt	lt
 8005e36:	9b07      	ldrlt	r3, [sp, #28]
 8005e38:	9607      	strlt	r6, [sp, #28]
 8005e3a:	1af2      	sublt	r2, r6, r3
 8005e3c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005e3e:	bfb6      	itet	lt
 8005e40:	189b      	addlt	r3, r3, r2
 8005e42:	1b9e      	subge	r6, r3, r6
 8005e44:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005e46:	9b03      	ldr	r3, [sp, #12]
 8005e48:	bfb8      	it	lt
 8005e4a:	2600      	movlt	r6, #0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	bfb7      	itett	lt
 8005e50:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005e54:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005e58:	1a9d      	sublt	r5, r3, r2
 8005e5a:	2300      	movlt	r3, #0
 8005e5c:	e734      	b.n	8005cc8 <_dtoa_r+0x720>
 8005e5e:	9e07      	ldr	r6, [sp, #28]
 8005e60:	9d04      	ldr	r5, [sp, #16]
 8005e62:	9f08      	ldr	r7, [sp, #32]
 8005e64:	e73b      	b.n	8005cde <_dtoa_r+0x736>
 8005e66:	9a07      	ldr	r2, [sp, #28]
 8005e68:	e767      	b.n	8005d3a <_dtoa_r+0x792>
 8005e6a:	9b06      	ldr	r3, [sp, #24]
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	dc18      	bgt.n	8005ea2 <_dtoa_r+0x8fa>
 8005e70:	f1ba 0f00 	cmp.w	sl, #0
 8005e74:	d115      	bne.n	8005ea2 <_dtoa_r+0x8fa>
 8005e76:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e7a:	b993      	cbnz	r3, 8005ea2 <_dtoa_r+0x8fa>
 8005e7c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005e80:	0d1b      	lsrs	r3, r3, #20
 8005e82:	051b      	lsls	r3, r3, #20
 8005e84:	b183      	cbz	r3, 8005ea8 <_dtoa_r+0x900>
 8005e86:	9b04      	ldr	r3, [sp, #16]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	9304      	str	r3, [sp, #16]
 8005e8c:	9b05      	ldr	r3, [sp, #20]
 8005e8e:	3301      	adds	r3, #1
 8005e90:	9305      	str	r3, [sp, #20]
 8005e92:	f04f 0801 	mov.w	r8, #1
 8005e96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f47f af6a 	bne.w	8005d72 <_dtoa_r+0x7ca>
 8005e9e:	2001      	movs	r0, #1
 8005ea0:	e76f      	b.n	8005d82 <_dtoa_r+0x7da>
 8005ea2:	f04f 0800 	mov.w	r8, #0
 8005ea6:	e7f6      	b.n	8005e96 <_dtoa_r+0x8ee>
 8005ea8:	4698      	mov	r8, r3
 8005eaa:	e7f4      	b.n	8005e96 <_dtoa_r+0x8ee>
 8005eac:	f43f af7d 	beq.w	8005daa <_dtoa_r+0x802>
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	301c      	adds	r0, #28
 8005eb4:	e772      	b.n	8005d9c <_dtoa_r+0x7f4>
 8005eb6:	9b03      	ldr	r3, [sp, #12]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	dc37      	bgt.n	8005f2c <_dtoa_r+0x984>
 8005ebc:	9b06      	ldr	r3, [sp, #24]
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	dd34      	ble.n	8005f2c <_dtoa_r+0x984>
 8005ec2:	9b03      	ldr	r3, [sp, #12]
 8005ec4:	9302      	str	r3, [sp, #8]
 8005ec6:	9b02      	ldr	r3, [sp, #8]
 8005ec8:	b96b      	cbnz	r3, 8005ee6 <_dtoa_r+0x93e>
 8005eca:	4631      	mov	r1, r6
 8005ecc:	2205      	movs	r2, #5
 8005ece:	4620      	mov	r0, r4
 8005ed0:	f000 f9d4 	bl	800627c <__multadd>
 8005ed4:	4601      	mov	r1, r0
 8005ed6:	4606      	mov	r6, r0
 8005ed8:	ee18 0a10 	vmov	r0, s16
 8005edc:	f000 fbee 	bl	80066bc <__mcmp>
 8005ee0:	2800      	cmp	r0, #0
 8005ee2:	f73f adbb 	bgt.w	8005a5c <_dtoa_r+0x4b4>
 8005ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ee8:	9d01      	ldr	r5, [sp, #4]
 8005eea:	43db      	mvns	r3, r3
 8005eec:	9300      	str	r3, [sp, #0]
 8005eee:	f04f 0800 	mov.w	r8, #0
 8005ef2:	4631      	mov	r1, r6
 8005ef4:	4620      	mov	r0, r4
 8005ef6:	f000 f99f 	bl	8006238 <_Bfree>
 8005efa:	2f00      	cmp	r7, #0
 8005efc:	f43f aea4 	beq.w	8005c48 <_dtoa_r+0x6a0>
 8005f00:	f1b8 0f00 	cmp.w	r8, #0
 8005f04:	d005      	beq.n	8005f12 <_dtoa_r+0x96a>
 8005f06:	45b8      	cmp	r8, r7
 8005f08:	d003      	beq.n	8005f12 <_dtoa_r+0x96a>
 8005f0a:	4641      	mov	r1, r8
 8005f0c:	4620      	mov	r0, r4
 8005f0e:	f000 f993 	bl	8006238 <_Bfree>
 8005f12:	4639      	mov	r1, r7
 8005f14:	4620      	mov	r0, r4
 8005f16:	f000 f98f 	bl	8006238 <_Bfree>
 8005f1a:	e695      	b.n	8005c48 <_dtoa_r+0x6a0>
 8005f1c:	2600      	movs	r6, #0
 8005f1e:	4637      	mov	r7, r6
 8005f20:	e7e1      	b.n	8005ee6 <_dtoa_r+0x93e>
 8005f22:	9700      	str	r7, [sp, #0]
 8005f24:	4637      	mov	r7, r6
 8005f26:	e599      	b.n	8005a5c <_dtoa_r+0x4b4>
 8005f28:	40240000 	.word	0x40240000
 8005f2c:	9b08      	ldr	r3, [sp, #32]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f000 80ca 	beq.w	80060c8 <_dtoa_r+0xb20>
 8005f34:	9b03      	ldr	r3, [sp, #12]
 8005f36:	9302      	str	r3, [sp, #8]
 8005f38:	2d00      	cmp	r5, #0
 8005f3a:	dd05      	ble.n	8005f48 <_dtoa_r+0x9a0>
 8005f3c:	4639      	mov	r1, r7
 8005f3e:	462a      	mov	r2, r5
 8005f40:	4620      	mov	r0, r4
 8005f42:	f000 fb4b 	bl	80065dc <__lshift>
 8005f46:	4607      	mov	r7, r0
 8005f48:	f1b8 0f00 	cmp.w	r8, #0
 8005f4c:	d05b      	beq.n	8006006 <_dtoa_r+0xa5e>
 8005f4e:	6879      	ldr	r1, [r7, #4]
 8005f50:	4620      	mov	r0, r4
 8005f52:	f000 f931 	bl	80061b8 <_Balloc>
 8005f56:	4605      	mov	r5, r0
 8005f58:	b928      	cbnz	r0, 8005f66 <_dtoa_r+0x9be>
 8005f5a:	4b87      	ldr	r3, [pc, #540]	; (8006178 <_dtoa_r+0xbd0>)
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005f62:	f7ff bb3b 	b.w	80055dc <_dtoa_r+0x34>
 8005f66:	693a      	ldr	r2, [r7, #16]
 8005f68:	3202      	adds	r2, #2
 8005f6a:	0092      	lsls	r2, r2, #2
 8005f6c:	f107 010c 	add.w	r1, r7, #12
 8005f70:	300c      	adds	r0, #12
 8005f72:	f000 f913 	bl	800619c <memcpy>
 8005f76:	2201      	movs	r2, #1
 8005f78:	4629      	mov	r1, r5
 8005f7a:	4620      	mov	r0, r4
 8005f7c:	f000 fb2e 	bl	80065dc <__lshift>
 8005f80:	9b01      	ldr	r3, [sp, #4]
 8005f82:	f103 0901 	add.w	r9, r3, #1
 8005f86:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005f8a:	4413      	add	r3, r2
 8005f8c:	9305      	str	r3, [sp, #20]
 8005f8e:	f00a 0301 	and.w	r3, sl, #1
 8005f92:	46b8      	mov	r8, r7
 8005f94:	9304      	str	r3, [sp, #16]
 8005f96:	4607      	mov	r7, r0
 8005f98:	4631      	mov	r1, r6
 8005f9a:	ee18 0a10 	vmov	r0, s16
 8005f9e:	f7ff fa75 	bl	800548c <quorem>
 8005fa2:	4641      	mov	r1, r8
 8005fa4:	9002      	str	r0, [sp, #8]
 8005fa6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005faa:	ee18 0a10 	vmov	r0, s16
 8005fae:	f000 fb85 	bl	80066bc <__mcmp>
 8005fb2:	463a      	mov	r2, r7
 8005fb4:	9003      	str	r0, [sp, #12]
 8005fb6:	4631      	mov	r1, r6
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f000 fb9b 	bl	80066f4 <__mdiff>
 8005fbe:	68c2      	ldr	r2, [r0, #12]
 8005fc0:	f109 3bff 	add.w	fp, r9, #4294967295
 8005fc4:	4605      	mov	r5, r0
 8005fc6:	bb02      	cbnz	r2, 800600a <_dtoa_r+0xa62>
 8005fc8:	4601      	mov	r1, r0
 8005fca:	ee18 0a10 	vmov	r0, s16
 8005fce:	f000 fb75 	bl	80066bc <__mcmp>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	4629      	mov	r1, r5
 8005fd6:	4620      	mov	r0, r4
 8005fd8:	9207      	str	r2, [sp, #28]
 8005fda:	f000 f92d 	bl	8006238 <_Bfree>
 8005fde:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005fe2:	ea43 0102 	orr.w	r1, r3, r2
 8005fe6:	9b04      	ldr	r3, [sp, #16]
 8005fe8:	430b      	orrs	r3, r1
 8005fea:	464d      	mov	r5, r9
 8005fec:	d10f      	bne.n	800600e <_dtoa_r+0xa66>
 8005fee:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005ff2:	d02a      	beq.n	800604a <_dtoa_r+0xaa2>
 8005ff4:	9b03      	ldr	r3, [sp, #12]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	dd02      	ble.n	8006000 <_dtoa_r+0xa58>
 8005ffa:	9b02      	ldr	r3, [sp, #8]
 8005ffc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006000:	f88b a000 	strb.w	sl, [fp]
 8006004:	e775      	b.n	8005ef2 <_dtoa_r+0x94a>
 8006006:	4638      	mov	r0, r7
 8006008:	e7ba      	b.n	8005f80 <_dtoa_r+0x9d8>
 800600a:	2201      	movs	r2, #1
 800600c:	e7e2      	b.n	8005fd4 <_dtoa_r+0xa2c>
 800600e:	9b03      	ldr	r3, [sp, #12]
 8006010:	2b00      	cmp	r3, #0
 8006012:	db04      	blt.n	800601e <_dtoa_r+0xa76>
 8006014:	9906      	ldr	r1, [sp, #24]
 8006016:	430b      	orrs	r3, r1
 8006018:	9904      	ldr	r1, [sp, #16]
 800601a:	430b      	orrs	r3, r1
 800601c:	d122      	bne.n	8006064 <_dtoa_r+0xabc>
 800601e:	2a00      	cmp	r2, #0
 8006020:	ddee      	ble.n	8006000 <_dtoa_r+0xa58>
 8006022:	ee18 1a10 	vmov	r1, s16
 8006026:	2201      	movs	r2, #1
 8006028:	4620      	mov	r0, r4
 800602a:	f000 fad7 	bl	80065dc <__lshift>
 800602e:	4631      	mov	r1, r6
 8006030:	ee08 0a10 	vmov	s16, r0
 8006034:	f000 fb42 	bl	80066bc <__mcmp>
 8006038:	2800      	cmp	r0, #0
 800603a:	dc03      	bgt.n	8006044 <_dtoa_r+0xa9c>
 800603c:	d1e0      	bne.n	8006000 <_dtoa_r+0xa58>
 800603e:	f01a 0f01 	tst.w	sl, #1
 8006042:	d0dd      	beq.n	8006000 <_dtoa_r+0xa58>
 8006044:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006048:	d1d7      	bne.n	8005ffa <_dtoa_r+0xa52>
 800604a:	2339      	movs	r3, #57	; 0x39
 800604c:	f88b 3000 	strb.w	r3, [fp]
 8006050:	462b      	mov	r3, r5
 8006052:	461d      	mov	r5, r3
 8006054:	3b01      	subs	r3, #1
 8006056:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800605a:	2a39      	cmp	r2, #57	; 0x39
 800605c:	d071      	beq.n	8006142 <_dtoa_r+0xb9a>
 800605e:	3201      	adds	r2, #1
 8006060:	701a      	strb	r2, [r3, #0]
 8006062:	e746      	b.n	8005ef2 <_dtoa_r+0x94a>
 8006064:	2a00      	cmp	r2, #0
 8006066:	dd07      	ble.n	8006078 <_dtoa_r+0xad0>
 8006068:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800606c:	d0ed      	beq.n	800604a <_dtoa_r+0xaa2>
 800606e:	f10a 0301 	add.w	r3, sl, #1
 8006072:	f88b 3000 	strb.w	r3, [fp]
 8006076:	e73c      	b.n	8005ef2 <_dtoa_r+0x94a>
 8006078:	9b05      	ldr	r3, [sp, #20]
 800607a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800607e:	4599      	cmp	r9, r3
 8006080:	d047      	beq.n	8006112 <_dtoa_r+0xb6a>
 8006082:	ee18 1a10 	vmov	r1, s16
 8006086:	2300      	movs	r3, #0
 8006088:	220a      	movs	r2, #10
 800608a:	4620      	mov	r0, r4
 800608c:	f000 f8f6 	bl	800627c <__multadd>
 8006090:	45b8      	cmp	r8, r7
 8006092:	ee08 0a10 	vmov	s16, r0
 8006096:	f04f 0300 	mov.w	r3, #0
 800609a:	f04f 020a 	mov.w	r2, #10
 800609e:	4641      	mov	r1, r8
 80060a0:	4620      	mov	r0, r4
 80060a2:	d106      	bne.n	80060b2 <_dtoa_r+0xb0a>
 80060a4:	f000 f8ea 	bl	800627c <__multadd>
 80060a8:	4680      	mov	r8, r0
 80060aa:	4607      	mov	r7, r0
 80060ac:	f109 0901 	add.w	r9, r9, #1
 80060b0:	e772      	b.n	8005f98 <_dtoa_r+0x9f0>
 80060b2:	f000 f8e3 	bl	800627c <__multadd>
 80060b6:	4639      	mov	r1, r7
 80060b8:	4680      	mov	r8, r0
 80060ba:	2300      	movs	r3, #0
 80060bc:	220a      	movs	r2, #10
 80060be:	4620      	mov	r0, r4
 80060c0:	f000 f8dc 	bl	800627c <__multadd>
 80060c4:	4607      	mov	r7, r0
 80060c6:	e7f1      	b.n	80060ac <_dtoa_r+0xb04>
 80060c8:	9b03      	ldr	r3, [sp, #12]
 80060ca:	9302      	str	r3, [sp, #8]
 80060cc:	9d01      	ldr	r5, [sp, #4]
 80060ce:	ee18 0a10 	vmov	r0, s16
 80060d2:	4631      	mov	r1, r6
 80060d4:	f7ff f9da 	bl	800548c <quorem>
 80060d8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80060dc:	9b01      	ldr	r3, [sp, #4]
 80060de:	f805 ab01 	strb.w	sl, [r5], #1
 80060e2:	1aea      	subs	r2, r5, r3
 80060e4:	9b02      	ldr	r3, [sp, #8]
 80060e6:	4293      	cmp	r3, r2
 80060e8:	dd09      	ble.n	80060fe <_dtoa_r+0xb56>
 80060ea:	ee18 1a10 	vmov	r1, s16
 80060ee:	2300      	movs	r3, #0
 80060f0:	220a      	movs	r2, #10
 80060f2:	4620      	mov	r0, r4
 80060f4:	f000 f8c2 	bl	800627c <__multadd>
 80060f8:	ee08 0a10 	vmov	s16, r0
 80060fc:	e7e7      	b.n	80060ce <_dtoa_r+0xb26>
 80060fe:	9b02      	ldr	r3, [sp, #8]
 8006100:	2b00      	cmp	r3, #0
 8006102:	bfc8      	it	gt
 8006104:	461d      	movgt	r5, r3
 8006106:	9b01      	ldr	r3, [sp, #4]
 8006108:	bfd8      	it	le
 800610a:	2501      	movle	r5, #1
 800610c:	441d      	add	r5, r3
 800610e:	f04f 0800 	mov.w	r8, #0
 8006112:	ee18 1a10 	vmov	r1, s16
 8006116:	2201      	movs	r2, #1
 8006118:	4620      	mov	r0, r4
 800611a:	f000 fa5f 	bl	80065dc <__lshift>
 800611e:	4631      	mov	r1, r6
 8006120:	ee08 0a10 	vmov	s16, r0
 8006124:	f000 faca 	bl	80066bc <__mcmp>
 8006128:	2800      	cmp	r0, #0
 800612a:	dc91      	bgt.n	8006050 <_dtoa_r+0xaa8>
 800612c:	d102      	bne.n	8006134 <_dtoa_r+0xb8c>
 800612e:	f01a 0f01 	tst.w	sl, #1
 8006132:	d18d      	bne.n	8006050 <_dtoa_r+0xaa8>
 8006134:	462b      	mov	r3, r5
 8006136:	461d      	mov	r5, r3
 8006138:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800613c:	2a30      	cmp	r2, #48	; 0x30
 800613e:	d0fa      	beq.n	8006136 <_dtoa_r+0xb8e>
 8006140:	e6d7      	b.n	8005ef2 <_dtoa_r+0x94a>
 8006142:	9a01      	ldr	r2, [sp, #4]
 8006144:	429a      	cmp	r2, r3
 8006146:	d184      	bne.n	8006052 <_dtoa_r+0xaaa>
 8006148:	9b00      	ldr	r3, [sp, #0]
 800614a:	3301      	adds	r3, #1
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	2331      	movs	r3, #49	; 0x31
 8006150:	7013      	strb	r3, [r2, #0]
 8006152:	e6ce      	b.n	8005ef2 <_dtoa_r+0x94a>
 8006154:	4b09      	ldr	r3, [pc, #36]	; (800617c <_dtoa_r+0xbd4>)
 8006156:	f7ff ba95 	b.w	8005684 <_dtoa_r+0xdc>
 800615a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800615c:	2b00      	cmp	r3, #0
 800615e:	f47f aa6e 	bne.w	800563e <_dtoa_r+0x96>
 8006162:	4b07      	ldr	r3, [pc, #28]	; (8006180 <_dtoa_r+0xbd8>)
 8006164:	f7ff ba8e 	b.w	8005684 <_dtoa_r+0xdc>
 8006168:	9b02      	ldr	r3, [sp, #8]
 800616a:	2b00      	cmp	r3, #0
 800616c:	dcae      	bgt.n	80060cc <_dtoa_r+0xb24>
 800616e:	9b06      	ldr	r3, [sp, #24]
 8006170:	2b02      	cmp	r3, #2
 8006172:	f73f aea8 	bgt.w	8005ec6 <_dtoa_r+0x91e>
 8006176:	e7a9      	b.n	80060cc <_dtoa_r+0xb24>
 8006178:	08007b03 	.word	0x08007b03
 800617c:	08007a60 	.word	0x08007a60
 8006180:	08007a84 	.word	0x08007a84

08006184 <_localeconv_r>:
 8006184:	4800      	ldr	r0, [pc, #0]	; (8006188 <_localeconv_r+0x4>)
 8006186:	4770      	bx	lr
 8006188:	20000160 	.word	0x20000160

0800618c <malloc>:
 800618c:	4b02      	ldr	r3, [pc, #8]	; (8006198 <malloc+0xc>)
 800618e:	4601      	mov	r1, r0
 8006190:	6818      	ldr	r0, [r3, #0]
 8006192:	f000 bc17 	b.w	80069c4 <_malloc_r>
 8006196:	bf00      	nop
 8006198:	2000000c 	.word	0x2000000c

0800619c <memcpy>:
 800619c:	440a      	add	r2, r1
 800619e:	4291      	cmp	r1, r2
 80061a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80061a4:	d100      	bne.n	80061a8 <memcpy+0xc>
 80061a6:	4770      	bx	lr
 80061a8:	b510      	push	{r4, lr}
 80061aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061b2:	4291      	cmp	r1, r2
 80061b4:	d1f9      	bne.n	80061aa <memcpy+0xe>
 80061b6:	bd10      	pop	{r4, pc}

080061b8 <_Balloc>:
 80061b8:	b570      	push	{r4, r5, r6, lr}
 80061ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80061bc:	4604      	mov	r4, r0
 80061be:	460d      	mov	r5, r1
 80061c0:	b976      	cbnz	r6, 80061e0 <_Balloc+0x28>
 80061c2:	2010      	movs	r0, #16
 80061c4:	f7ff ffe2 	bl	800618c <malloc>
 80061c8:	4602      	mov	r2, r0
 80061ca:	6260      	str	r0, [r4, #36]	; 0x24
 80061cc:	b920      	cbnz	r0, 80061d8 <_Balloc+0x20>
 80061ce:	4b18      	ldr	r3, [pc, #96]	; (8006230 <_Balloc+0x78>)
 80061d0:	4818      	ldr	r0, [pc, #96]	; (8006234 <_Balloc+0x7c>)
 80061d2:	2166      	movs	r1, #102	; 0x66
 80061d4:	f000 fdd6 	bl	8006d84 <__assert_func>
 80061d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061dc:	6006      	str	r6, [r0, #0]
 80061de:	60c6      	str	r6, [r0, #12]
 80061e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80061e2:	68f3      	ldr	r3, [r6, #12]
 80061e4:	b183      	cbz	r3, 8006208 <_Balloc+0x50>
 80061e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80061ee:	b9b8      	cbnz	r0, 8006220 <_Balloc+0x68>
 80061f0:	2101      	movs	r1, #1
 80061f2:	fa01 f605 	lsl.w	r6, r1, r5
 80061f6:	1d72      	adds	r2, r6, #5
 80061f8:	0092      	lsls	r2, r2, #2
 80061fa:	4620      	mov	r0, r4
 80061fc:	f000 fb60 	bl	80068c0 <_calloc_r>
 8006200:	b160      	cbz	r0, 800621c <_Balloc+0x64>
 8006202:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006206:	e00e      	b.n	8006226 <_Balloc+0x6e>
 8006208:	2221      	movs	r2, #33	; 0x21
 800620a:	2104      	movs	r1, #4
 800620c:	4620      	mov	r0, r4
 800620e:	f000 fb57 	bl	80068c0 <_calloc_r>
 8006212:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006214:	60f0      	str	r0, [r6, #12]
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d1e4      	bne.n	80061e6 <_Balloc+0x2e>
 800621c:	2000      	movs	r0, #0
 800621e:	bd70      	pop	{r4, r5, r6, pc}
 8006220:	6802      	ldr	r2, [r0, #0]
 8006222:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006226:	2300      	movs	r3, #0
 8006228:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800622c:	e7f7      	b.n	800621e <_Balloc+0x66>
 800622e:	bf00      	nop
 8006230:	08007a91 	.word	0x08007a91
 8006234:	08007b14 	.word	0x08007b14

08006238 <_Bfree>:
 8006238:	b570      	push	{r4, r5, r6, lr}
 800623a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800623c:	4605      	mov	r5, r0
 800623e:	460c      	mov	r4, r1
 8006240:	b976      	cbnz	r6, 8006260 <_Bfree+0x28>
 8006242:	2010      	movs	r0, #16
 8006244:	f7ff ffa2 	bl	800618c <malloc>
 8006248:	4602      	mov	r2, r0
 800624a:	6268      	str	r0, [r5, #36]	; 0x24
 800624c:	b920      	cbnz	r0, 8006258 <_Bfree+0x20>
 800624e:	4b09      	ldr	r3, [pc, #36]	; (8006274 <_Bfree+0x3c>)
 8006250:	4809      	ldr	r0, [pc, #36]	; (8006278 <_Bfree+0x40>)
 8006252:	218a      	movs	r1, #138	; 0x8a
 8006254:	f000 fd96 	bl	8006d84 <__assert_func>
 8006258:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800625c:	6006      	str	r6, [r0, #0]
 800625e:	60c6      	str	r6, [r0, #12]
 8006260:	b13c      	cbz	r4, 8006272 <_Bfree+0x3a>
 8006262:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006264:	6862      	ldr	r2, [r4, #4]
 8006266:	68db      	ldr	r3, [r3, #12]
 8006268:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800626c:	6021      	str	r1, [r4, #0]
 800626e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006272:	bd70      	pop	{r4, r5, r6, pc}
 8006274:	08007a91 	.word	0x08007a91
 8006278:	08007b14 	.word	0x08007b14

0800627c <__multadd>:
 800627c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006280:	690d      	ldr	r5, [r1, #16]
 8006282:	4607      	mov	r7, r0
 8006284:	460c      	mov	r4, r1
 8006286:	461e      	mov	r6, r3
 8006288:	f101 0c14 	add.w	ip, r1, #20
 800628c:	2000      	movs	r0, #0
 800628e:	f8dc 3000 	ldr.w	r3, [ip]
 8006292:	b299      	uxth	r1, r3
 8006294:	fb02 6101 	mla	r1, r2, r1, r6
 8006298:	0c1e      	lsrs	r6, r3, #16
 800629a:	0c0b      	lsrs	r3, r1, #16
 800629c:	fb02 3306 	mla	r3, r2, r6, r3
 80062a0:	b289      	uxth	r1, r1
 80062a2:	3001      	adds	r0, #1
 80062a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80062a8:	4285      	cmp	r5, r0
 80062aa:	f84c 1b04 	str.w	r1, [ip], #4
 80062ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80062b2:	dcec      	bgt.n	800628e <__multadd+0x12>
 80062b4:	b30e      	cbz	r6, 80062fa <__multadd+0x7e>
 80062b6:	68a3      	ldr	r3, [r4, #8]
 80062b8:	42ab      	cmp	r3, r5
 80062ba:	dc19      	bgt.n	80062f0 <__multadd+0x74>
 80062bc:	6861      	ldr	r1, [r4, #4]
 80062be:	4638      	mov	r0, r7
 80062c0:	3101      	adds	r1, #1
 80062c2:	f7ff ff79 	bl	80061b8 <_Balloc>
 80062c6:	4680      	mov	r8, r0
 80062c8:	b928      	cbnz	r0, 80062d6 <__multadd+0x5a>
 80062ca:	4602      	mov	r2, r0
 80062cc:	4b0c      	ldr	r3, [pc, #48]	; (8006300 <__multadd+0x84>)
 80062ce:	480d      	ldr	r0, [pc, #52]	; (8006304 <__multadd+0x88>)
 80062d0:	21b5      	movs	r1, #181	; 0xb5
 80062d2:	f000 fd57 	bl	8006d84 <__assert_func>
 80062d6:	6922      	ldr	r2, [r4, #16]
 80062d8:	3202      	adds	r2, #2
 80062da:	f104 010c 	add.w	r1, r4, #12
 80062de:	0092      	lsls	r2, r2, #2
 80062e0:	300c      	adds	r0, #12
 80062e2:	f7ff ff5b 	bl	800619c <memcpy>
 80062e6:	4621      	mov	r1, r4
 80062e8:	4638      	mov	r0, r7
 80062ea:	f7ff ffa5 	bl	8006238 <_Bfree>
 80062ee:	4644      	mov	r4, r8
 80062f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80062f4:	3501      	adds	r5, #1
 80062f6:	615e      	str	r6, [r3, #20]
 80062f8:	6125      	str	r5, [r4, #16]
 80062fa:	4620      	mov	r0, r4
 80062fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006300:	08007b03 	.word	0x08007b03
 8006304:	08007b14 	.word	0x08007b14

08006308 <__hi0bits>:
 8006308:	0c03      	lsrs	r3, r0, #16
 800630a:	041b      	lsls	r3, r3, #16
 800630c:	b9d3      	cbnz	r3, 8006344 <__hi0bits+0x3c>
 800630e:	0400      	lsls	r0, r0, #16
 8006310:	2310      	movs	r3, #16
 8006312:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006316:	bf04      	itt	eq
 8006318:	0200      	lsleq	r0, r0, #8
 800631a:	3308      	addeq	r3, #8
 800631c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006320:	bf04      	itt	eq
 8006322:	0100      	lsleq	r0, r0, #4
 8006324:	3304      	addeq	r3, #4
 8006326:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800632a:	bf04      	itt	eq
 800632c:	0080      	lsleq	r0, r0, #2
 800632e:	3302      	addeq	r3, #2
 8006330:	2800      	cmp	r0, #0
 8006332:	db05      	blt.n	8006340 <__hi0bits+0x38>
 8006334:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006338:	f103 0301 	add.w	r3, r3, #1
 800633c:	bf08      	it	eq
 800633e:	2320      	moveq	r3, #32
 8006340:	4618      	mov	r0, r3
 8006342:	4770      	bx	lr
 8006344:	2300      	movs	r3, #0
 8006346:	e7e4      	b.n	8006312 <__hi0bits+0xa>

08006348 <__lo0bits>:
 8006348:	6803      	ldr	r3, [r0, #0]
 800634a:	f013 0207 	ands.w	r2, r3, #7
 800634e:	4601      	mov	r1, r0
 8006350:	d00b      	beq.n	800636a <__lo0bits+0x22>
 8006352:	07da      	lsls	r2, r3, #31
 8006354:	d423      	bmi.n	800639e <__lo0bits+0x56>
 8006356:	0798      	lsls	r0, r3, #30
 8006358:	bf49      	itett	mi
 800635a:	085b      	lsrmi	r3, r3, #1
 800635c:	089b      	lsrpl	r3, r3, #2
 800635e:	2001      	movmi	r0, #1
 8006360:	600b      	strmi	r3, [r1, #0]
 8006362:	bf5c      	itt	pl
 8006364:	600b      	strpl	r3, [r1, #0]
 8006366:	2002      	movpl	r0, #2
 8006368:	4770      	bx	lr
 800636a:	b298      	uxth	r0, r3
 800636c:	b9a8      	cbnz	r0, 800639a <__lo0bits+0x52>
 800636e:	0c1b      	lsrs	r3, r3, #16
 8006370:	2010      	movs	r0, #16
 8006372:	b2da      	uxtb	r2, r3
 8006374:	b90a      	cbnz	r2, 800637a <__lo0bits+0x32>
 8006376:	3008      	adds	r0, #8
 8006378:	0a1b      	lsrs	r3, r3, #8
 800637a:	071a      	lsls	r2, r3, #28
 800637c:	bf04      	itt	eq
 800637e:	091b      	lsreq	r3, r3, #4
 8006380:	3004      	addeq	r0, #4
 8006382:	079a      	lsls	r2, r3, #30
 8006384:	bf04      	itt	eq
 8006386:	089b      	lsreq	r3, r3, #2
 8006388:	3002      	addeq	r0, #2
 800638a:	07da      	lsls	r2, r3, #31
 800638c:	d403      	bmi.n	8006396 <__lo0bits+0x4e>
 800638e:	085b      	lsrs	r3, r3, #1
 8006390:	f100 0001 	add.w	r0, r0, #1
 8006394:	d005      	beq.n	80063a2 <__lo0bits+0x5a>
 8006396:	600b      	str	r3, [r1, #0]
 8006398:	4770      	bx	lr
 800639a:	4610      	mov	r0, r2
 800639c:	e7e9      	b.n	8006372 <__lo0bits+0x2a>
 800639e:	2000      	movs	r0, #0
 80063a0:	4770      	bx	lr
 80063a2:	2020      	movs	r0, #32
 80063a4:	4770      	bx	lr
	...

080063a8 <__i2b>:
 80063a8:	b510      	push	{r4, lr}
 80063aa:	460c      	mov	r4, r1
 80063ac:	2101      	movs	r1, #1
 80063ae:	f7ff ff03 	bl	80061b8 <_Balloc>
 80063b2:	4602      	mov	r2, r0
 80063b4:	b928      	cbnz	r0, 80063c2 <__i2b+0x1a>
 80063b6:	4b05      	ldr	r3, [pc, #20]	; (80063cc <__i2b+0x24>)
 80063b8:	4805      	ldr	r0, [pc, #20]	; (80063d0 <__i2b+0x28>)
 80063ba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80063be:	f000 fce1 	bl	8006d84 <__assert_func>
 80063c2:	2301      	movs	r3, #1
 80063c4:	6144      	str	r4, [r0, #20]
 80063c6:	6103      	str	r3, [r0, #16]
 80063c8:	bd10      	pop	{r4, pc}
 80063ca:	bf00      	nop
 80063cc:	08007b03 	.word	0x08007b03
 80063d0:	08007b14 	.word	0x08007b14

080063d4 <__multiply>:
 80063d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d8:	4691      	mov	r9, r2
 80063da:	690a      	ldr	r2, [r1, #16]
 80063dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80063e0:	429a      	cmp	r2, r3
 80063e2:	bfb8      	it	lt
 80063e4:	460b      	movlt	r3, r1
 80063e6:	460c      	mov	r4, r1
 80063e8:	bfbc      	itt	lt
 80063ea:	464c      	movlt	r4, r9
 80063ec:	4699      	movlt	r9, r3
 80063ee:	6927      	ldr	r7, [r4, #16]
 80063f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80063f4:	68a3      	ldr	r3, [r4, #8]
 80063f6:	6861      	ldr	r1, [r4, #4]
 80063f8:	eb07 060a 	add.w	r6, r7, sl
 80063fc:	42b3      	cmp	r3, r6
 80063fe:	b085      	sub	sp, #20
 8006400:	bfb8      	it	lt
 8006402:	3101      	addlt	r1, #1
 8006404:	f7ff fed8 	bl	80061b8 <_Balloc>
 8006408:	b930      	cbnz	r0, 8006418 <__multiply+0x44>
 800640a:	4602      	mov	r2, r0
 800640c:	4b44      	ldr	r3, [pc, #272]	; (8006520 <__multiply+0x14c>)
 800640e:	4845      	ldr	r0, [pc, #276]	; (8006524 <__multiply+0x150>)
 8006410:	f240 115d 	movw	r1, #349	; 0x15d
 8006414:	f000 fcb6 	bl	8006d84 <__assert_func>
 8006418:	f100 0514 	add.w	r5, r0, #20
 800641c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006420:	462b      	mov	r3, r5
 8006422:	2200      	movs	r2, #0
 8006424:	4543      	cmp	r3, r8
 8006426:	d321      	bcc.n	800646c <__multiply+0x98>
 8006428:	f104 0314 	add.w	r3, r4, #20
 800642c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006430:	f109 0314 	add.w	r3, r9, #20
 8006434:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006438:	9202      	str	r2, [sp, #8]
 800643a:	1b3a      	subs	r2, r7, r4
 800643c:	3a15      	subs	r2, #21
 800643e:	f022 0203 	bic.w	r2, r2, #3
 8006442:	3204      	adds	r2, #4
 8006444:	f104 0115 	add.w	r1, r4, #21
 8006448:	428f      	cmp	r7, r1
 800644a:	bf38      	it	cc
 800644c:	2204      	movcc	r2, #4
 800644e:	9201      	str	r2, [sp, #4]
 8006450:	9a02      	ldr	r2, [sp, #8]
 8006452:	9303      	str	r3, [sp, #12]
 8006454:	429a      	cmp	r2, r3
 8006456:	d80c      	bhi.n	8006472 <__multiply+0x9e>
 8006458:	2e00      	cmp	r6, #0
 800645a:	dd03      	ble.n	8006464 <__multiply+0x90>
 800645c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006460:	2b00      	cmp	r3, #0
 8006462:	d05a      	beq.n	800651a <__multiply+0x146>
 8006464:	6106      	str	r6, [r0, #16]
 8006466:	b005      	add	sp, #20
 8006468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800646c:	f843 2b04 	str.w	r2, [r3], #4
 8006470:	e7d8      	b.n	8006424 <__multiply+0x50>
 8006472:	f8b3 a000 	ldrh.w	sl, [r3]
 8006476:	f1ba 0f00 	cmp.w	sl, #0
 800647a:	d024      	beq.n	80064c6 <__multiply+0xf2>
 800647c:	f104 0e14 	add.w	lr, r4, #20
 8006480:	46a9      	mov	r9, r5
 8006482:	f04f 0c00 	mov.w	ip, #0
 8006486:	f85e 2b04 	ldr.w	r2, [lr], #4
 800648a:	f8d9 1000 	ldr.w	r1, [r9]
 800648e:	fa1f fb82 	uxth.w	fp, r2
 8006492:	b289      	uxth	r1, r1
 8006494:	fb0a 110b 	mla	r1, sl, fp, r1
 8006498:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800649c:	f8d9 2000 	ldr.w	r2, [r9]
 80064a0:	4461      	add	r1, ip
 80064a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80064a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80064aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80064ae:	b289      	uxth	r1, r1
 80064b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80064b4:	4577      	cmp	r7, lr
 80064b6:	f849 1b04 	str.w	r1, [r9], #4
 80064ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80064be:	d8e2      	bhi.n	8006486 <__multiply+0xb2>
 80064c0:	9a01      	ldr	r2, [sp, #4]
 80064c2:	f845 c002 	str.w	ip, [r5, r2]
 80064c6:	9a03      	ldr	r2, [sp, #12]
 80064c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80064cc:	3304      	adds	r3, #4
 80064ce:	f1b9 0f00 	cmp.w	r9, #0
 80064d2:	d020      	beq.n	8006516 <__multiply+0x142>
 80064d4:	6829      	ldr	r1, [r5, #0]
 80064d6:	f104 0c14 	add.w	ip, r4, #20
 80064da:	46ae      	mov	lr, r5
 80064dc:	f04f 0a00 	mov.w	sl, #0
 80064e0:	f8bc b000 	ldrh.w	fp, [ip]
 80064e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80064e8:	fb09 220b 	mla	r2, r9, fp, r2
 80064ec:	4492      	add	sl, r2
 80064ee:	b289      	uxth	r1, r1
 80064f0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80064f4:	f84e 1b04 	str.w	r1, [lr], #4
 80064f8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80064fc:	f8be 1000 	ldrh.w	r1, [lr]
 8006500:	0c12      	lsrs	r2, r2, #16
 8006502:	fb09 1102 	mla	r1, r9, r2, r1
 8006506:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800650a:	4567      	cmp	r7, ip
 800650c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006510:	d8e6      	bhi.n	80064e0 <__multiply+0x10c>
 8006512:	9a01      	ldr	r2, [sp, #4]
 8006514:	50a9      	str	r1, [r5, r2]
 8006516:	3504      	adds	r5, #4
 8006518:	e79a      	b.n	8006450 <__multiply+0x7c>
 800651a:	3e01      	subs	r6, #1
 800651c:	e79c      	b.n	8006458 <__multiply+0x84>
 800651e:	bf00      	nop
 8006520:	08007b03 	.word	0x08007b03
 8006524:	08007b14 	.word	0x08007b14

08006528 <__pow5mult>:
 8006528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800652c:	4615      	mov	r5, r2
 800652e:	f012 0203 	ands.w	r2, r2, #3
 8006532:	4606      	mov	r6, r0
 8006534:	460f      	mov	r7, r1
 8006536:	d007      	beq.n	8006548 <__pow5mult+0x20>
 8006538:	4c25      	ldr	r4, [pc, #148]	; (80065d0 <__pow5mult+0xa8>)
 800653a:	3a01      	subs	r2, #1
 800653c:	2300      	movs	r3, #0
 800653e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006542:	f7ff fe9b 	bl	800627c <__multadd>
 8006546:	4607      	mov	r7, r0
 8006548:	10ad      	asrs	r5, r5, #2
 800654a:	d03d      	beq.n	80065c8 <__pow5mult+0xa0>
 800654c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800654e:	b97c      	cbnz	r4, 8006570 <__pow5mult+0x48>
 8006550:	2010      	movs	r0, #16
 8006552:	f7ff fe1b 	bl	800618c <malloc>
 8006556:	4602      	mov	r2, r0
 8006558:	6270      	str	r0, [r6, #36]	; 0x24
 800655a:	b928      	cbnz	r0, 8006568 <__pow5mult+0x40>
 800655c:	4b1d      	ldr	r3, [pc, #116]	; (80065d4 <__pow5mult+0xac>)
 800655e:	481e      	ldr	r0, [pc, #120]	; (80065d8 <__pow5mult+0xb0>)
 8006560:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006564:	f000 fc0e 	bl	8006d84 <__assert_func>
 8006568:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800656c:	6004      	str	r4, [r0, #0]
 800656e:	60c4      	str	r4, [r0, #12]
 8006570:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006574:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006578:	b94c      	cbnz	r4, 800658e <__pow5mult+0x66>
 800657a:	f240 2171 	movw	r1, #625	; 0x271
 800657e:	4630      	mov	r0, r6
 8006580:	f7ff ff12 	bl	80063a8 <__i2b>
 8006584:	2300      	movs	r3, #0
 8006586:	f8c8 0008 	str.w	r0, [r8, #8]
 800658a:	4604      	mov	r4, r0
 800658c:	6003      	str	r3, [r0, #0]
 800658e:	f04f 0900 	mov.w	r9, #0
 8006592:	07eb      	lsls	r3, r5, #31
 8006594:	d50a      	bpl.n	80065ac <__pow5mult+0x84>
 8006596:	4639      	mov	r1, r7
 8006598:	4622      	mov	r2, r4
 800659a:	4630      	mov	r0, r6
 800659c:	f7ff ff1a 	bl	80063d4 <__multiply>
 80065a0:	4639      	mov	r1, r7
 80065a2:	4680      	mov	r8, r0
 80065a4:	4630      	mov	r0, r6
 80065a6:	f7ff fe47 	bl	8006238 <_Bfree>
 80065aa:	4647      	mov	r7, r8
 80065ac:	106d      	asrs	r5, r5, #1
 80065ae:	d00b      	beq.n	80065c8 <__pow5mult+0xa0>
 80065b0:	6820      	ldr	r0, [r4, #0]
 80065b2:	b938      	cbnz	r0, 80065c4 <__pow5mult+0x9c>
 80065b4:	4622      	mov	r2, r4
 80065b6:	4621      	mov	r1, r4
 80065b8:	4630      	mov	r0, r6
 80065ba:	f7ff ff0b 	bl	80063d4 <__multiply>
 80065be:	6020      	str	r0, [r4, #0]
 80065c0:	f8c0 9000 	str.w	r9, [r0]
 80065c4:	4604      	mov	r4, r0
 80065c6:	e7e4      	b.n	8006592 <__pow5mult+0x6a>
 80065c8:	4638      	mov	r0, r7
 80065ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065ce:	bf00      	nop
 80065d0:	08007c60 	.word	0x08007c60
 80065d4:	08007a91 	.word	0x08007a91
 80065d8:	08007b14 	.word	0x08007b14

080065dc <__lshift>:
 80065dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065e0:	460c      	mov	r4, r1
 80065e2:	6849      	ldr	r1, [r1, #4]
 80065e4:	6923      	ldr	r3, [r4, #16]
 80065e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80065ea:	68a3      	ldr	r3, [r4, #8]
 80065ec:	4607      	mov	r7, r0
 80065ee:	4691      	mov	r9, r2
 80065f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065f4:	f108 0601 	add.w	r6, r8, #1
 80065f8:	42b3      	cmp	r3, r6
 80065fa:	db0b      	blt.n	8006614 <__lshift+0x38>
 80065fc:	4638      	mov	r0, r7
 80065fe:	f7ff fddb 	bl	80061b8 <_Balloc>
 8006602:	4605      	mov	r5, r0
 8006604:	b948      	cbnz	r0, 800661a <__lshift+0x3e>
 8006606:	4602      	mov	r2, r0
 8006608:	4b2a      	ldr	r3, [pc, #168]	; (80066b4 <__lshift+0xd8>)
 800660a:	482b      	ldr	r0, [pc, #172]	; (80066b8 <__lshift+0xdc>)
 800660c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006610:	f000 fbb8 	bl	8006d84 <__assert_func>
 8006614:	3101      	adds	r1, #1
 8006616:	005b      	lsls	r3, r3, #1
 8006618:	e7ee      	b.n	80065f8 <__lshift+0x1c>
 800661a:	2300      	movs	r3, #0
 800661c:	f100 0114 	add.w	r1, r0, #20
 8006620:	f100 0210 	add.w	r2, r0, #16
 8006624:	4618      	mov	r0, r3
 8006626:	4553      	cmp	r3, sl
 8006628:	db37      	blt.n	800669a <__lshift+0xbe>
 800662a:	6920      	ldr	r0, [r4, #16]
 800662c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006630:	f104 0314 	add.w	r3, r4, #20
 8006634:	f019 091f 	ands.w	r9, r9, #31
 8006638:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800663c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006640:	d02f      	beq.n	80066a2 <__lshift+0xc6>
 8006642:	f1c9 0e20 	rsb	lr, r9, #32
 8006646:	468a      	mov	sl, r1
 8006648:	f04f 0c00 	mov.w	ip, #0
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	fa02 f209 	lsl.w	r2, r2, r9
 8006652:	ea42 020c 	orr.w	r2, r2, ip
 8006656:	f84a 2b04 	str.w	r2, [sl], #4
 800665a:	f853 2b04 	ldr.w	r2, [r3], #4
 800665e:	4298      	cmp	r0, r3
 8006660:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006664:	d8f2      	bhi.n	800664c <__lshift+0x70>
 8006666:	1b03      	subs	r3, r0, r4
 8006668:	3b15      	subs	r3, #21
 800666a:	f023 0303 	bic.w	r3, r3, #3
 800666e:	3304      	adds	r3, #4
 8006670:	f104 0215 	add.w	r2, r4, #21
 8006674:	4290      	cmp	r0, r2
 8006676:	bf38      	it	cc
 8006678:	2304      	movcc	r3, #4
 800667a:	f841 c003 	str.w	ip, [r1, r3]
 800667e:	f1bc 0f00 	cmp.w	ip, #0
 8006682:	d001      	beq.n	8006688 <__lshift+0xac>
 8006684:	f108 0602 	add.w	r6, r8, #2
 8006688:	3e01      	subs	r6, #1
 800668a:	4638      	mov	r0, r7
 800668c:	612e      	str	r6, [r5, #16]
 800668e:	4621      	mov	r1, r4
 8006690:	f7ff fdd2 	bl	8006238 <_Bfree>
 8006694:	4628      	mov	r0, r5
 8006696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800669a:	f842 0f04 	str.w	r0, [r2, #4]!
 800669e:	3301      	adds	r3, #1
 80066a0:	e7c1      	b.n	8006626 <__lshift+0x4a>
 80066a2:	3904      	subs	r1, #4
 80066a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80066a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80066ac:	4298      	cmp	r0, r3
 80066ae:	d8f9      	bhi.n	80066a4 <__lshift+0xc8>
 80066b0:	e7ea      	b.n	8006688 <__lshift+0xac>
 80066b2:	bf00      	nop
 80066b4:	08007b03 	.word	0x08007b03
 80066b8:	08007b14 	.word	0x08007b14

080066bc <__mcmp>:
 80066bc:	b530      	push	{r4, r5, lr}
 80066be:	6902      	ldr	r2, [r0, #16]
 80066c0:	690c      	ldr	r4, [r1, #16]
 80066c2:	1b12      	subs	r2, r2, r4
 80066c4:	d10e      	bne.n	80066e4 <__mcmp+0x28>
 80066c6:	f100 0314 	add.w	r3, r0, #20
 80066ca:	3114      	adds	r1, #20
 80066cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80066d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80066d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80066d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80066dc:	42a5      	cmp	r5, r4
 80066de:	d003      	beq.n	80066e8 <__mcmp+0x2c>
 80066e0:	d305      	bcc.n	80066ee <__mcmp+0x32>
 80066e2:	2201      	movs	r2, #1
 80066e4:	4610      	mov	r0, r2
 80066e6:	bd30      	pop	{r4, r5, pc}
 80066e8:	4283      	cmp	r3, r0
 80066ea:	d3f3      	bcc.n	80066d4 <__mcmp+0x18>
 80066ec:	e7fa      	b.n	80066e4 <__mcmp+0x28>
 80066ee:	f04f 32ff 	mov.w	r2, #4294967295
 80066f2:	e7f7      	b.n	80066e4 <__mcmp+0x28>

080066f4 <__mdiff>:
 80066f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f8:	460c      	mov	r4, r1
 80066fa:	4606      	mov	r6, r0
 80066fc:	4611      	mov	r1, r2
 80066fe:	4620      	mov	r0, r4
 8006700:	4690      	mov	r8, r2
 8006702:	f7ff ffdb 	bl	80066bc <__mcmp>
 8006706:	1e05      	subs	r5, r0, #0
 8006708:	d110      	bne.n	800672c <__mdiff+0x38>
 800670a:	4629      	mov	r1, r5
 800670c:	4630      	mov	r0, r6
 800670e:	f7ff fd53 	bl	80061b8 <_Balloc>
 8006712:	b930      	cbnz	r0, 8006722 <__mdiff+0x2e>
 8006714:	4b3a      	ldr	r3, [pc, #232]	; (8006800 <__mdiff+0x10c>)
 8006716:	4602      	mov	r2, r0
 8006718:	f240 2132 	movw	r1, #562	; 0x232
 800671c:	4839      	ldr	r0, [pc, #228]	; (8006804 <__mdiff+0x110>)
 800671e:	f000 fb31 	bl	8006d84 <__assert_func>
 8006722:	2301      	movs	r3, #1
 8006724:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006728:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800672c:	bfa4      	itt	ge
 800672e:	4643      	movge	r3, r8
 8006730:	46a0      	movge	r8, r4
 8006732:	4630      	mov	r0, r6
 8006734:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006738:	bfa6      	itte	ge
 800673a:	461c      	movge	r4, r3
 800673c:	2500      	movge	r5, #0
 800673e:	2501      	movlt	r5, #1
 8006740:	f7ff fd3a 	bl	80061b8 <_Balloc>
 8006744:	b920      	cbnz	r0, 8006750 <__mdiff+0x5c>
 8006746:	4b2e      	ldr	r3, [pc, #184]	; (8006800 <__mdiff+0x10c>)
 8006748:	4602      	mov	r2, r0
 800674a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800674e:	e7e5      	b.n	800671c <__mdiff+0x28>
 8006750:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006754:	6926      	ldr	r6, [r4, #16]
 8006756:	60c5      	str	r5, [r0, #12]
 8006758:	f104 0914 	add.w	r9, r4, #20
 800675c:	f108 0514 	add.w	r5, r8, #20
 8006760:	f100 0e14 	add.w	lr, r0, #20
 8006764:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006768:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800676c:	f108 0210 	add.w	r2, r8, #16
 8006770:	46f2      	mov	sl, lr
 8006772:	2100      	movs	r1, #0
 8006774:	f859 3b04 	ldr.w	r3, [r9], #4
 8006778:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800677c:	fa1f f883 	uxth.w	r8, r3
 8006780:	fa11 f18b 	uxtah	r1, r1, fp
 8006784:	0c1b      	lsrs	r3, r3, #16
 8006786:	eba1 0808 	sub.w	r8, r1, r8
 800678a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800678e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006792:	fa1f f888 	uxth.w	r8, r8
 8006796:	1419      	asrs	r1, r3, #16
 8006798:	454e      	cmp	r6, r9
 800679a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800679e:	f84a 3b04 	str.w	r3, [sl], #4
 80067a2:	d8e7      	bhi.n	8006774 <__mdiff+0x80>
 80067a4:	1b33      	subs	r3, r6, r4
 80067a6:	3b15      	subs	r3, #21
 80067a8:	f023 0303 	bic.w	r3, r3, #3
 80067ac:	3304      	adds	r3, #4
 80067ae:	3415      	adds	r4, #21
 80067b0:	42a6      	cmp	r6, r4
 80067b2:	bf38      	it	cc
 80067b4:	2304      	movcc	r3, #4
 80067b6:	441d      	add	r5, r3
 80067b8:	4473      	add	r3, lr
 80067ba:	469e      	mov	lr, r3
 80067bc:	462e      	mov	r6, r5
 80067be:	4566      	cmp	r6, ip
 80067c0:	d30e      	bcc.n	80067e0 <__mdiff+0xec>
 80067c2:	f10c 0203 	add.w	r2, ip, #3
 80067c6:	1b52      	subs	r2, r2, r5
 80067c8:	f022 0203 	bic.w	r2, r2, #3
 80067cc:	3d03      	subs	r5, #3
 80067ce:	45ac      	cmp	ip, r5
 80067d0:	bf38      	it	cc
 80067d2:	2200      	movcc	r2, #0
 80067d4:	441a      	add	r2, r3
 80067d6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80067da:	b17b      	cbz	r3, 80067fc <__mdiff+0x108>
 80067dc:	6107      	str	r7, [r0, #16]
 80067de:	e7a3      	b.n	8006728 <__mdiff+0x34>
 80067e0:	f856 8b04 	ldr.w	r8, [r6], #4
 80067e4:	fa11 f288 	uxtah	r2, r1, r8
 80067e8:	1414      	asrs	r4, r2, #16
 80067ea:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80067ee:	b292      	uxth	r2, r2
 80067f0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80067f4:	f84e 2b04 	str.w	r2, [lr], #4
 80067f8:	1421      	asrs	r1, r4, #16
 80067fa:	e7e0      	b.n	80067be <__mdiff+0xca>
 80067fc:	3f01      	subs	r7, #1
 80067fe:	e7ea      	b.n	80067d6 <__mdiff+0xe2>
 8006800:	08007b03 	.word	0x08007b03
 8006804:	08007b14 	.word	0x08007b14

08006808 <__d2b>:
 8006808:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800680c:	4689      	mov	r9, r1
 800680e:	2101      	movs	r1, #1
 8006810:	ec57 6b10 	vmov	r6, r7, d0
 8006814:	4690      	mov	r8, r2
 8006816:	f7ff fccf 	bl	80061b8 <_Balloc>
 800681a:	4604      	mov	r4, r0
 800681c:	b930      	cbnz	r0, 800682c <__d2b+0x24>
 800681e:	4602      	mov	r2, r0
 8006820:	4b25      	ldr	r3, [pc, #148]	; (80068b8 <__d2b+0xb0>)
 8006822:	4826      	ldr	r0, [pc, #152]	; (80068bc <__d2b+0xb4>)
 8006824:	f240 310a 	movw	r1, #778	; 0x30a
 8006828:	f000 faac 	bl	8006d84 <__assert_func>
 800682c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006830:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006834:	bb35      	cbnz	r5, 8006884 <__d2b+0x7c>
 8006836:	2e00      	cmp	r6, #0
 8006838:	9301      	str	r3, [sp, #4]
 800683a:	d028      	beq.n	800688e <__d2b+0x86>
 800683c:	4668      	mov	r0, sp
 800683e:	9600      	str	r6, [sp, #0]
 8006840:	f7ff fd82 	bl	8006348 <__lo0bits>
 8006844:	9900      	ldr	r1, [sp, #0]
 8006846:	b300      	cbz	r0, 800688a <__d2b+0x82>
 8006848:	9a01      	ldr	r2, [sp, #4]
 800684a:	f1c0 0320 	rsb	r3, r0, #32
 800684e:	fa02 f303 	lsl.w	r3, r2, r3
 8006852:	430b      	orrs	r3, r1
 8006854:	40c2      	lsrs	r2, r0
 8006856:	6163      	str	r3, [r4, #20]
 8006858:	9201      	str	r2, [sp, #4]
 800685a:	9b01      	ldr	r3, [sp, #4]
 800685c:	61a3      	str	r3, [r4, #24]
 800685e:	2b00      	cmp	r3, #0
 8006860:	bf14      	ite	ne
 8006862:	2202      	movne	r2, #2
 8006864:	2201      	moveq	r2, #1
 8006866:	6122      	str	r2, [r4, #16]
 8006868:	b1d5      	cbz	r5, 80068a0 <__d2b+0x98>
 800686a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800686e:	4405      	add	r5, r0
 8006870:	f8c9 5000 	str.w	r5, [r9]
 8006874:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006878:	f8c8 0000 	str.w	r0, [r8]
 800687c:	4620      	mov	r0, r4
 800687e:	b003      	add	sp, #12
 8006880:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006884:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006888:	e7d5      	b.n	8006836 <__d2b+0x2e>
 800688a:	6161      	str	r1, [r4, #20]
 800688c:	e7e5      	b.n	800685a <__d2b+0x52>
 800688e:	a801      	add	r0, sp, #4
 8006890:	f7ff fd5a 	bl	8006348 <__lo0bits>
 8006894:	9b01      	ldr	r3, [sp, #4]
 8006896:	6163      	str	r3, [r4, #20]
 8006898:	2201      	movs	r2, #1
 800689a:	6122      	str	r2, [r4, #16]
 800689c:	3020      	adds	r0, #32
 800689e:	e7e3      	b.n	8006868 <__d2b+0x60>
 80068a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80068a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80068a8:	f8c9 0000 	str.w	r0, [r9]
 80068ac:	6918      	ldr	r0, [r3, #16]
 80068ae:	f7ff fd2b 	bl	8006308 <__hi0bits>
 80068b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80068b6:	e7df      	b.n	8006878 <__d2b+0x70>
 80068b8:	08007b03 	.word	0x08007b03
 80068bc:	08007b14 	.word	0x08007b14

080068c0 <_calloc_r>:
 80068c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80068c2:	fba1 2402 	umull	r2, r4, r1, r2
 80068c6:	b94c      	cbnz	r4, 80068dc <_calloc_r+0x1c>
 80068c8:	4611      	mov	r1, r2
 80068ca:	9201      	str	r2, [sp, #4]
 80068cc:	f000 f87a 	bl	80069c4 <_malloc_r>
 80068d0:	9a01      	ldr	r2, [sp, #4]
 80068d2:	4605      	mov	r5, r0
 80068d4:	b930      	cbnz	r0, 80068e4 <_calloc_r+0x24>
 80068d6:	4628      	mov	r0, r5
 80068d8:	b003      	add	sp, #12
 80068da:	bd30      	pop	{r4, r5, pc}
 80068dc:	220c      	movs	r2, #12
 80068de:	6002      	str	r2, [r0, #0]
 80068e0:	2500      	movs	r5, #0
 80068e2:	e7f8      	b.n	80068d6 <_calloc_r+0x16>
 80068e4:	4621      	mov	r1, r4
 80068e6:	f7fe f93f 	bl	8004b68 <memset>
 80068ea:	e7f4      	b.n	80068d6 <_calloc_r+0x16>

080068ec <_free_r>:
 80068ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80068ee:	2900      	cmp	r1, #0
 80068f0:	d044      	beq.n	800697c <_free_r+0x90>
 80068f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068f6:	9001      	str	r0, [sp, #4]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	f1a1 0404 	sub.w	r4, r1, #4
 80068fe:	bfb8      	it	lt
 8006900:	18e4      	addlt	r4, r4, r3
 8006902:	f000 fa9b 	bl	8006e3c <__malloc_lock>
 8006906:	4a1e      	ldr	r2, [pc, #120]	; (8006980 <_free_r+0x94>)
 8006908:	9801      	ldr	r0, [sp, #4]
 800690a:	6813      	ldr	r3, [r2, #0]
 800690c:	b933      	cbnz	r3, 800691c <_free_r+0x30>
 800690e:	6063      	str	r3, [r4, #4]
 8006910:	6014      	str	r4, [r2, #0]
 8006912:	b003      	add	sp, #12
 8006914:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006918:	f000 ba96 	b.w	8006e48 <__malloc_unlock>
 800691c:	42a3      	cmp	r3, r4
 800691e:	d908      	bls.n	8006932 <_free_r+0x46>
 8006920:	6825      	ldr	r5, [r4, #0]
 8006922:	1961      	adds	r1, r4, r5
 8006924:	428b      	cmp	r3, r1
 8006926:	bf01      	itttt	eq
 8006928:	6819      	ldreq	r1, [r3, #0]
 800692a:	685b      	ldreq	r3, [r3, #4]
 800692c:	1949      	addeq	r1, r1, r5
 800692e:	6021      	streq	r1, [r4, #0]
 8006930:	e7ed      	b.n	800690e <_free_r+0x22>
 8006932:	461a      	mov	r2, r3
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	b10b      	cbz	r3, 800693c <_free_r+0x50>
 8006938:	42a3      	cmp	r3, r4
 800693a:	d9fa      	bls.n	8006932 <_free_r+0x46>
 800693c:	6811      	ldr	r1, [r2, #0]
 800693e:	1855      	adds	r5, r2, r1
 8006940:	42a5      	cmp	r5, r4
 8006942:	d10b      	bne.n	800695c <_free_r+0x70>
 8006944:	6824      	ldr	r4, [r4, #0]
 8006946:	4421      	add	r1, r4
 8006948:	1854      	adds	r4, r2, r1
 800694a:	42a3      	cmp	r3, r4
 800694c:	6011      	str	r1, [r2, #0]
 800694e:	d1e0      	bne.n	8006912 <_free_r+0x26>
 8006950:	681c      	ldr	r4, [r3, #0]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	6053      	str	r3, [r2, #4]
 8006956:	4421      	add	r1, r4
 8006958:	6011      	str	r1, [r2, #0]
 800695a:	e7da      	b.n	8006912 <_free_r+0x26>
 800695c:	d902      	bls.n	8006964 <_free_r+0x78>
 800695e:	230c      	movs	r3, #12
 8006960:	6003      	str	r3, [r0, #0]
 8006962:	e7d6      	b.n	8006912 <_free_r+0x26>
 8006964:	6825      	ldr	r5, [r4, #0]
 8006966:	1961      	adds	r1, r4, r5
 8006968:	428b      	cmp	r3, r1
 800696a:	bf04      	itt	eq
 800696c:	6819      	ldreq	r1, [r3, #0]
 800696e:	685b      	ldreq	r3, [r3, #4]
 8006970:	6063      	str	r3, [r4, #4]
 8006972:	bf04      	itt	eq
 8006974:	1949      	addeq	r1, r1, r5
 8006976:	6021      	streq	r1, [r4, #0]
 8006978:	6054      	str	r4, [r2, #4]
 800697a:	e7ca      	b.n	8006912 <_free_r+0x26>
 800697c:	b003      	add	sp, #12
 800697e:	bd30      	pop	{r4, r5, pc}
 8006980:	200002dc 	.word	0x200002dc

08006984 <sbrk_aligned>:
 8006984:	b570      	push	{r4, r5, r6, lr}
 8006986:	4e0e      	ldr	r6, [pc, #56]	; (80069c0 <sbrk_aligned+0x3c>)
 8006988:	460c      	mov	r4, r1
 800698a:	6831      	ldr	r1, [r6, #0]
 800698c:	4605      	mov	r5, r0
 800698e:	b911      	cbnz	r1, 8006996 <sbrk_aligned+0x12>
 8006990:	f000 f9e8 	bl	8006d64 <_sbrk_r>
 8006994:	6030      	str	r0, [r6, #0]
 8006996:	4621      	mov	r1, r4
 8006998:	4628      	mov	r0, r5
 800699a:	f000 f9e3 	bl	8006d64 <_sbrk_r>
 800699e:	1c43      	adds	r3, r0, #1
 80069a0:	d00a      	beq.n	80069b8 <sbrk_aligned+0x34>
 80069a2:	1cc4      	adds	r4, r0, #3
 80069a4:	f024 0403 	bic.w	r4, r4, #3
 80069a8:	42a0      	cmp	r0, r4
 80069aa:	d007      	beq.n	80069bc <sbrk_aligned+0x38>
 80069ac:	1a21      	subs	r1, r4, r0
 80069ae:	4628      	mov	r0, r5
 80069b0:	f000 f9d8 	bl	8006d64 <_sbrk_r>
 80069b4:	3001      	adds	r0, #1
 80069b6:	d101      	bne.n	80069bc <sbrk_aligned+0x38>
 80069b8:	f04f 34ff 	mov.w	r4, #4294967295
 80069bc:	4620      	mov	r0, r4
 80069be:	bd70      	pop	{r4, r5, r6, pc}
 80069c0:	200002e0 	.word	0x200002e0

080069c4 <_malloc_r>:
 80069c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069c8:	1ccd      	adds	r5, r1, #3
 80069ca:	f025 0503 	bic.w	r5, r5, #3
 80069ce:	3508      	adds	r5, #8
 80069d0:	2d0c      	cmp	r5, #12
 80069d2:	bf38      	it	cc
 80069d4:	250c      	movcc	r5, #12
 80069d6:	2d00      	cmp	r5, #0
 80069d8:	4607      	mov	r7, r0
 80069da:	db01      	blt.n	80069e0 <_malloc_r+0x1c>
 80069dc:	42a9      	cmp	r1, r5
 80069de:	d905      	bls.n	80069ec <_malloc_r+0x28>
 80069e0:	230c      	movs	r3, #12
 80069e2:	603b      	str	r3, [r7, #0]
 80069e4:	2600      	movs	r6, #0
 80069e6:	4630      	mov	r0, r6
 80069e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069ec:	4e2e      	ldr	r6, [pc, #184]	; (8006aa8 <_malloc_r+0xe4>)
 80069ee:	f000 fa25 	bl	8006e3c <__malloc_lock>
 80069f2:	6833      	ldr	r3, [r6, #0]
 80069f4:	461c      	mov	r4, r3
 80069f6:	bb34      	cbnz	r4, 8006a46 <_malloc_r+0x82>
 80069f8:	4629      	mov	r1, r5
 80069fa:	4638      	mov	r0, r7
 80069fc:	f7ff ffc2 	bl	8006984 <sbrk_aligned>
 8006a00:	1c43      	adds	r3, r0, #1
 8006a02:	4604      	mov	r4, r0
 8006a04:	d14d      	bne.n	8006aa2 <_malloc_r+0xde>
 8006a06:	6834      	ldr	r4, [r6, #0]
 8006a08:	4626      	mov	r6, r4
 8006a0a:	2e00      	cmp	r6, #0
 8006a0c:	d140      	bne.n	8006a90 <_malloc_r+0xcc>
 8006a0e:	6823      	ldr	r3, [r4, #0]
 8006a10:	4631      	mov	r1, r6
 8006a12:	4638      	mov	r0, r7
 8006a14:	eb04 0803 	add.w	r8, r4, r3
 8006a18:	f000 f9a4 	bl	8006d64 <_sbrk_r>
 8006a1c:	4580      	cmp	r8, r0
 8006a1e:	d13a      	bne.n	8006a96 <_malloc_r+0xd2>
 8006a20:	6821      	ldr	r1, [r4, #0]
 8006a22:	3503      	adds	r5, #3
 8006a24:	1a6d      	subs	r5, r5, r1
 8006a26:	f025 0503 	bic.w	r5, r5, #3
 8006a2a:	3508      	adds	r5, #8
 8006a2c:	2d0c      	cmp	r5, #12
 8006a2e:	bf38      	it	cc
 8006a30:	250c      	movcc	r5, #12
 8006a32:	4629      	mov	r1, r5
 8006a34:	4638      	mov	r0, r7
 8006a36:	f7ff ffa5 	bl	8006984 <sbrk_aligned>
 8006a3a:	3001      	adds	r0, #1
 8006a3c:	d02b      	beq.n	8006a96 <_malloc_r+0xd2>
 8006a3e:	6823      	ldr	r3, [r4, #0]
 8006a40:	442b      	add	r3, r5
 8006a42:	6023      	str	r3, [r4, #0]
 8006a44:	e00e      	b.n	8006a64 <_malloc_r+0xa0>
 8006a46:	6822      	ldr	r2, [r4, #0]
 8006a48:	1b52      	subs	r2, r2, r5
 8006a4a:	d41e      	bmi.n	8006a8a <_malloc_r+0xc6>
 8006a4c:	2a0b      	cmp	r2, #11
 8006a4e:	d916      	bls.n	8006a7e <_malloc_r+0xba>
 8006a50:	1961      	adds	r1, r4, r5
 8006a52:	42a3      	cmp	r3, r4
 8006a54:	6025      	str	r5, [r4, #0]
 8006a56:	bf18      	it	ne
 8006a58:	6059      	strne	r1, [r3, #4]
 8006a5a:	6863      	ldr	r3, [r4, #4]
 8006a5c:	bf08      	it	eq
 8006a5e:	6031      	streq	r1, [r6, #0]
 8006a60:	5162      	str	r2, [r4, r5]
 8006a62:	604b      	str	r3, [r1, #4]
 8006a64:	4638      	mov	r0, r7
 8006a66:	f104 060b 	add.w	r6, r4, #11
 8006a6a:	f000 f9ed 	bl	8006e48 <__malloc_unlock>
 8006a6e:	f026 0607 	bic.w	r6, r6, #7
 8006a72:	1d23      	adds	r3, r4, #4
 8006a74:	1af2      	subs	r2, r6, r3
 8006a76:	d0b6      	beq.n	80069e6 <_malloc_r+0x22>
 8006a78:	1b9b      	subs	r3, r3, r6
 8006a7a:	50a3      	str	r3, [r4, r2]
 8006a7c:	e7b3      	b.n	80069e6 <_malloc_r+0x22>
 8006a7e:	6862      	ldr	r2, [r4, #4]
 8006a80:	42a3      	cmp	r3, r4
 8006a82:	bf0c      	ite	eq
 8006a84:	6032      	streq	r2, [r6, #0]
 8006a86:	605a      	strne	r2, [r3, #4]
 8006a88:	e7ec      	b.n	8006a64 <_malloc_r+0xa0>
 8006a8a:	4623      	mov	r3, r4
 8006a8c:	6864      	ldr	r4, [r4, #4]
 8006a8e:	e7b2      	b.n	80069f6 <_malloc_r+0x32>
 8006a90:	4634      	mov	r4, r6
 8006a92:	6876      	ldr	r6, [r6, #4]
 8006a94:	e7b9      	b.n	8006a0a <_malloc_r+0x46>
 8006a96:	230c      	movs	r3, #12
 8006a98:	603b      	str	r3, [r7, #0]
 8006a9a:	4638      	mov	r0, r7
 8006a9c:	f000 f9d4 	bl	8006e48 <__malloc_unlock>
 8006aa0:	e7a1      	b.n	80069e6 <_malloc_r+0x22>
 8006aa2:	6025      	str	r5, [r4, #0]
 8006aa4:	e7de      	b.n	8006a64 <_malloc_r+0xa0>
 8006aa6:	bf00      	nop
 8006aa8:	200002dc 	.word	0x200002dc

08006aac <__ssputs_r>:
 8006aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab0:	688e      	ldr	r6, [r1, #8]
 8006ab2:	429e      	cmp	r6, r3
 8006ab4:	4682      	mov	sl, r0
 8006ab6:	460c      	mov	r4, r1
 8006ab8:	4690      	mov	r8, r2
 8006aba:	461f      	mov	r7, r3
 8006abc:	d838      	bhi.n	8006b30 <__ssputs_r+0x84>
 8006abe:	898a      	ldrh	r2, [r1, #12]
 8006ac0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006ac4:	d032      	beq.n	8006b2c <__ssputs_r+0x80>
 8006ac6:	6825      	ldr	r5, [r4, #0]
 8006ac8:	6909      	ldr	r1, [r1, #16]
 8006aca:	eba5 0901 	sub.w	r9, r5, r1
 8006ace:	6965      	ldr	r5, [r4, #20]
 8006ad0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006ad4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ad8:	3301      	adds	r3, #1
 8006ada:	444b      	add	r3, r9
 8006adc:	106d      	asrs	r5, r5, #1
 8006ade:	429d      	cmp	r5, r3
 8006ae0:	bf38      	it	cc
 8006ae2:	461d      	movcc	r5, r3
 8006ae4:	0553      	lsls	r3, r2, #21
 8006ae6:	d531      	bpl.n	8006b4c <__ssputs_r+0xa0>
 8006ae8:	4629      	mov	r1, r5
 8006aea:	f7ff ff6b 	bl	80069c4 <_malloc_r>
 8006aee:	4606      	mov	r6, r0
 8006af0:	b950      	cbnz	r0, 8006b08 <__ssputs_r+0x5c>
 8006af2:	230c      	movs	r3, #12
 8006af4:	f8ca 3000 	str.w	r3, [sl]
 8006af8:	89a3      	ldrh	r3, [r4, #12]
 8006afa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006afe:	81a3      	strh	r3, [r4, #12]
 8006b00:	f04f 30ff 	mov.w	r0, #4294967295
 8006b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b08:	6921      	ldr	r1, [r4, #16]
 8006b0a:	464a      	mov	r2, r9
 8006b0c:	f7ff fb46 	bl	800619c <memcpy>
 8006b10:	89a3      	ldrh	r3, [r4, #12]
 8006b12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006b16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b1a:	81a3      	strh	r3, [r4, #12]
 8006b1c:	6126      	str	r6, [r4, #16]
 8006b1e:	6165      	str	r5, [r4, #20]
 8006b20:	444e      	add	r6, r9
 8006b22:	eba5 0509 	sub.w	r5, r5, r9
 8006b26:	6026      	str	r6, [r4, #0]
 8006b28:	60a5      	str	r5, [r4, #8]
 8006b2a:	463e      	mov	r6, r7
 8006b2c:	42be      	cmp	r6, r7
 8006b2e:	d900      	bls.n	8006b32 <__ssputs_r+0x86>
 8006b30:	463e      	mov	r6, r7
 8006b32:	6820      	ldr	r0, [r4, #0]
 8006b34:	4632      	mov	r2, r6
 8006b36:	4641      	mov	r1, r8
 8006b38:	f000 f966 	bl	8006e08 <memmove>
 8006b3c:	68a3      	ldr	r3, [r4, #8]
 8006b3e:	1b9b      	subs	r3, r3, r6
 8006b40:	60a3      	str	r3, [r4, #8]
 8006b42:	6823      	ldr	r3, [r4, #0]
 8006b44:	4433      	add	r3, r6
 8006b46:	6023      	str	r3, [r4, #0]
 8006b48:	2000      	movs	r0, #0
 8006b4a:	e7db      	b.n	8006b04 <__ssputs_r+0x58>
 8006b4c:	462a      	mov	r2, r5
 8006b4e:	f000 f981 	bl	8006e54 <_realloc_r>
 8006b52:	4606      	mov	r6, r0
 8006b54:	2800      	cmp	r0, #0
 8006b56:	d1e1      	bne.n	8006b1c <__ssputs_r+0x70>
 8006b58:	6921      	ldr	r1, [r4, #16]
 8006b5a:	4650      	mov	r0, sl
 8006b5c:	f7ff fec6 	bl	80068ec <_free_r>
 8006b60:	e7c7      	b.n	8006af2 <__ssputs_r+0x46>
	...

08006b64 <_svfiprintf_r>:
 8006b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b68:	4698      	mov	r8, r3
 8006b6a:	898b      	ldrh	r3, [r1, #12]
 8006b6c:	061b      	lsls	r3, r3, #24
 8006b6e:	b09d      	sub	sp, #116	; 0x74
 8006b70:	4607      	mov	r7, r0
 8006b72:	460d      	mov	r5, r1
 8006b74:	4614      	mov	r4, r2
 8006b76:	d50e      	bpl.n	8006b96 <_svfiprintf_r+0x32>
 8006b78:	690b      	ldr	r3, [r1, #16]
 8006b7a:	b963      	cbnz	r3, 8006b96 <_svfiprintf_r+0x32>
 8006b7c:	2140      	movs	r1, #64	; 0x40
 8006b7e:	f7ff ff21 	bl	80069c4 <_malloc_r>
 8006b82:	6028      	str	r0, [r5, #0]
 8006b84:	6128      	str	r0, [r5, #16]
 8006b86:	b920      	cbnz	r0, 8006b92 <_svfiprintf_r+0x2e>
 8006b88:	230c      	movs	r3, #12
 8006b8a:	603b      	str	r3, [r7, #0]
 8006b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b90:	e0d1      	b.n	8006d36 <_svfiprintf_r+0x1d2>
 8006b92:	2340      	movs	r3, #64	; 0x40
 8006b94:	616b      	str	r3, [r5, #20]
 8006b96:	2300      	movs	r3, #0
 8006b98:	9309      	str	r3, [sp, #36]	; 0x24
 8006b9a:	2320      	movs	r3, #32
 8006b9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ba0:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ba4:	2330      	movs	r3, #48	; 0x30
 8006ba6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006d50 <_svfiprintf_r+0x1ec>
 8006baa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006bae:	f04f 0901 	mov.w	r9, #1
 8006bb2:	4623      	mov	r3, r4
 8006bb4:	469a      	mov	sl, r3
 8006bb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bba:	b10a      	cbz	r2, 8006bc0 <_svfiprintf_r+0x5c>
 8006bbc:	2a25      	cmp	r2, #37	; 0x25
 8006bbe:	d1f9      	bne.n	8006bb4 <_svfiprintf_r+0x50>
 8006bc0:	ebba 0b04 	subs.w	fp, sl, r4
 8006bc4:	d00b      	beq.n	8006bde <_svfiprintf_r+0x7a>
 8006bc6:	465b      	mov	r3, fp
 8006bc8:	4622      	mov	r2, r4
 8006bca:	4629      	mov	r1, r5
 8006bcc:	4638      	mov	r0, r7
 8006bce:	f7ff ff6d 	bl	8006aac <__ssputs_r>
 8006bd2:	3001      	adds	r0, #1
 8006bd4:	f000 80aa 	beq.w	8006d2c <_svfiprintf_r+0x1c8>
 8006bd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bda:	445a      	add	r2, fp
 8006bdc:	9209      	str	r2, [sp, #36]	; 0x24
 8006bde:	f89a 3000 	ldrb.w	r3, [sl]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f000 80a2 	beq.w	8006d2c <_svfiprintf_r+0x1c8>
 8006be8:	2300      	movs	r3, #0
 8006bea:	f04f 32ff 	mov.w	r2, #4294967295
 8006bee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bf2:	f10a 0a01 	add.w	sl, sl, #1
 8006bf6:	9304      	str	r3, [sp, #16]
 8006bf8:	9307      	str	r3, [sp, #28]
 8006bfa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006bfe:	931a      	str	r3, [sp, #104]	; 0x68
 8006c00:	4654      	mov	r4, sl
 8006c02:	2205      	movs	r2, #5
 8006c04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c08:	4851      	ldr	r0, [pc, #324]	; (8006d50 <_svfiprintf_r+0x1ec>)
 8006c0a:	f7f9 fae9 	bl	80001e0 <memchr>
 8006c0e:	9a04      	ldr	r2, [sp, #16]
 8006c10:	b9d8      	cbnz	r0, 8006c4a <_svfiprintf_r+0xe6>
 8006c12:	06d0      	lsls	r0, r2, #27
 8006c14:	bf44      	itt	mi
 8006c16:	2320      	movmi	r3, #32
 8006c18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c1c:	0711      	lsls	r1, r2, #28
 8006c1e:	bf44      	itt	mi
 8006c20:	232b      	movmi	r3, #43	; 0x2b
 8006c22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c26:	f89a 3000 	ldrb.w	r3, [sl]
 8006c2a:	2b2a      	cmp	r3, #42	; 0x2a
 8006c2c:	d015      	beq.n	8006c5a <_svfiprintf_r+0xf6>
 8006c2e:	9a07      	ldr	r2, [sp, #28]
 8006c30:	4654      	mov	r4, sl
 8006c32:	2000      	movs	r0, #0
 8006c34:	f04f 0c0a 	mov.w	ip, #10
 8006c38:	4621      	mov	r1, r4
 8006c3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c3e:	3b30      	subs	r3, #48	; 0x30
 8006c40:	2b09      	cmp	r3, #9
 8006c42:	d94e      	bls.n	8006ce2 <_svfiprintf_r+0x17e>
 8006c44:	b1b0      	cbz	r0, 8006c74 <_svfiprintf_r+0x110>
 8006c46:	9207      	str	r2, [sp, #28]
 8006c48:	e014      	b.n	8006c74 <_svfiprintf_r+0x110>
 8006c4a:	eba0 0308 	sub.w	r3, r0, r8
 8006c4e:	fa09 f303 	lsl.w	r3, r9, r3
 8006c52:	4313      	orrs	r3, r2
 8006c54:	9304      	str	r3, [sp, #16]
 8006c56:	46a2      	mov	sl, r4
 8006c58:	e7d2      	b.n	8006c00 <_svfiprintf_r+0x9c>
 8006c5a:	9b03      	ldr	r3, [sp, #12]
 8006c5c:	1d19      	adds	r1, r3, #4
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	9103      	str	r1, [sp, #12]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	bfbb      	ittet	lt
 8006c66:	425b      	neglt	r3, r3
 8006c68:	f042 0202 	orrlt.w	r2, r2, #2
 8006c6c:	9307      	strge	r3, [sp, #28]
 8006c6e:	9307      	strlt	r3, [sp, #28]
 8006c70:	bfb8      	it	lt
 8006c72:	9204      	strlt	r2, [sp, #16]
 8006c74:	7823      	ldrb	r3, [r4, #0]
 8006c76:	2b2e      	cmp	r3, #46	; 0x2e
 8006c78:	d10c      	bne.n	8006c94 <_svfiprintf_r+0x130>
 8006c7a:	7863      	ldrb	r3, [r4, #1]
 8006c7c:	2b2a      	cmp	r3, #42	; 0x2a
 8006c7e:	d135      	bne.n	8006cec <_svfiprintf_r+0x188>
 8006c80:	9b03      	ldr	r3, [sp, #12]
 8006c82:	1d1a      	adds	r2, r3, #4
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	9203      	str	r2, [sp, #12]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	bfb8      	it	lt
 8006c8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c90:	3402      	adds	r4, #2
 8006c92:	9305      	str	r3, [sp, #20]
 8006c94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006d60 <_svfiprintf_r+0x1fc>
 8006c98:	7821      	ldrb	r1, [r4, #0]
 8006c9a:	2203      	movs	r2, #3
 8006c9c:	4650      	mov	r0, sl
 8006c9e:	f7f9 fa9f 	bl	80001e0 <memchr>
 8006ca2:	b140      	cbz	r0, 8006cb6 <_svfiprintf_r+0x152>
 8006ca4:	2340      	movs	r3, #64	; 0x40
 8006ca6:	eba0 000a 	sub.w	r0, r0, sl
 8006caa:	fa03 f000 	lsl.w	r0, r3, r0
 8006cae:	9b04      	ldr	r3, [sp, #16]
 8006cb0:	4303      	orrs	r3, r0
 8006cb2:	3401      	adds	r4, #1
 8006cb4:	9304      	str	r3, [sp, #16]
 8006cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cba:	4826      	ldr	r0, [pc, #152]	; (8006d54 <_svfiprintf_r+0x1f0>)
 8006cbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006cc0:	2206      	movs	r2, #6
 8006cc2:	f7f9 fa8d 	bl	80001e0 <memchr>
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	d038      	beq.n	8006d3c <_svfiprintf_r+0x1d8>
 8006cca:	4b23      	ldr	r3, [pc, #140]	; (8006d58 <_svfiprintf_r+0x1f4>)
 8006ccc:	bb1b      	cbnz	r3, 8006d16 <_svfiprintf_r+0x1b2>
 8006cce:	9b03      	ldr	r3, [sp, #12]
 8006cd0:	3307      	adds	r3, #7
 8006cd2:	f023 0307 	bic.w	r3, r3, #7
 8006cd6:	3308      	adds	r3, #8
 8006cd8:	9303      	str	r3, [sp, #12]
 8006cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cdc:	4433      	add	r3, r6
 8006cde:	9309      	str	r3, [sp, #36]	; 0x24
 8006ce0:	e767      	b.n	8006bb2 <_svfiprintf_r+0x4e>
 8006ce2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ce6:	460c      	mov	r4, r1
 8006ce8:	2001      	movs	r0, #1
 8006cea:	e7a5      	b.n	8006c38 <_svfiprintf_r+0xd4>
 8006cec:	2300      	movs	r3, #0
 8006cee:	3401      	adds	r4, #1
 8006cf0:	9305      	str	r3, [sp, #20]
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	f04f 0c0a 	mov.w	ip, #10
 8006cf8:	4620      	mov	r0, r4
 8006cfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cfe:	3a30      	subs	r2, #48	; 0x30
 8006d00:	2a09      	cmp	r2, #9
 8006d02:	d903      	bls.n	8006d0c <_svfiprintf_r+0x1a8>
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d0c5      	beq.n	8006c94 <_svfiprintf_r+0x130>
 8006d08:	9105      	str	r1, [sp, #20]
 8006d0a:	e7c3      	b.n	8006c94 <_svfiprintf_r+0x130>
 8006d0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d10:	4604      	mov	r4, r0
 8006d12:	2301      	movs	r3, #1
 8006d14:	e7f0      	b.n	8006cf8 <_svfiprintf_r+0x194>
 8006d16:	ab03      	add	r3, sp, #12
 8006d18:	9300      	str	r3, [sp, #0]
 8006d1a:	462a      	mov	r2, r5
 8006d1c:	4b0f      	ldr	r3, [pc, #60]	; (8006d5c <_svfiprintf_r+0x1f8>)
 8006d1e:	a904      	add	r1, sp, #16
 8006d20:	4638      	mov	r0, r7
 8006d22:	f7fd ffc9 	bl	8004cb8 <_printf_float>
 8006d26:	1c42      	adds	r2, r0, #1
 8006d28:	4606      	mov	r6, r0
 8006d2a:	d1d6      	bne.n	8006cda <_svfiprintf_r+0x176>
 8006d2c:	89ab      	ldrh	r3, [r5, #12]
 8006d2e:	065b      	lsls	r3, r3, #25
 8006d30:	f53f af2c 	bmi.w	8006b8c <_svfiprintf_r+0x28>
 8006d34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d36:	b01d      	add	sp, #116	; 0x74
 8006d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d3c:	ab03      	add	r3, sp, #12
 8006d3e:	9300      	str	r3, [sp, #0]
 8006d40:	462a      	mov	r2, r5
 8006d42:	4b06      	ldr	r3, [pc, #24]	; (8006d5c <_svfiprintf_r+0x1f8>)
 8006d44:	a904      	add	r1, sp, #16
 8006d46:	4638      	mov	r0, r7
 8006d48:	f7fe fa5a 	bl	8005200 <_printf_i>
 8006d4c:	e7eb      	b.n	8006d26 <_svfiprintf_r+0x1c2>
 8006d4e:	bf00      	nop
 8006d50:	08007c6c 	.word	0x08007c6c
 8006d54:	08007c76 	.word	0x08007c76
 8006d58:	08004cb9 	.word	0x08004cb9
 8006d5c:	08006aad 	.word	0x08006aad
 8006d60:	08007c72 	.word	0x08007c72

08006d64 <_sbrk_r>:
 8006d64:	b538      	push	{r3, r4, r5, lr}
 8006d66:	4d06      	ldr	r5, [pc, #24]	; (8006d80 <_sbrk_r+0x1c>)
 8006d68:	2300      	movs	r3, #0
 8006d6a:	4604      	mov	r4, r0
 8006d6c:	4608      	mov	r0, r1
 8006d6e:	602b      	str	r3, [r5, #0]
 8006d70:	f7fa fc68 	bl	8001644 <_sbrk>
 8006d74:	1c43      	adds	r3, r0, #1
 8006d76:	d102      	bne.n	8006d7e <_sbrk_r+0x1a>
 8006d78:	682b      	ldr	r3, [r5, #0]
 8006d7a:	b103      	cbz	r3, 8006d7e <_sbrk_r+0x1a>
 8006d7c:	6023      	str	r3, [r4, #0]
 8006d7e:	bd38      	pop	{r3, r4, r5, pc}
 8006d80:	200002e4 	.word	0x200002e4

08006d84 <__assert_func>:
 8006d84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006d86:	4614      	mov	r4, r2
 8006d88:	461a      	mov	r2, r3
 8006d8a:	4b09      	ldr	r3, [pc, #36]	; (8006db0 <__assert_func+0x2c>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4605      	mov	r5, r0
 8006d90:	68d8      	ldr	r0, [r3, #12]
 8006d92:	b14c      	cbz	r4, 8006da8 <__assert_func+0x24>
 8006d94:	4b07      	ldr	r3, [pc, #28]	; (8006db4 <__assert_func+0x30>)
 8006d96:	9100      	str	r1, [sp, #0]
 8006d98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006d9c:	4906      	ldr	r1, [pc, #24]	; (8006db8 <__assert_func+0x34>)
 8006d9e:	462b      	mov	r3, r5
 8006da0:	f000 f80e 	bl	8006dc0 <fiprintf>
 8006da4:	f000 faac 	bl	8007300 <abort>
 8006da8:	4b04      	ldr	r3, [pc, #16]	; (8006dbc <__assert_func+0x38>)
 8006daa:	461c      	mov	r4, r3
 8006dac:	e7f3      	b.n	8006d96 <__assert_func+0x12>
 8006dae:	bf00      	nop
 8006db0:	2000000c 	.word	0x2000000c
 8006db4:	08007c7d 	.word	0x08007c7d
 8006db8:	08007c8a 	.word	0x08007c8a
 8006dbc:	08007cb8 	.word	0x08007cb8

08006dc0 <fiprintf>:
 8006dc0:	b40e      	push	{r1, r2, r3}
 8006dc2:	b503      	push	{r0, r1, lr}
 8006dc4:	4601      	mov	r1, r0
 8006dc6:	ab03      	add	r3, sp, #12
 8006dc8:	4805      	ldr	r0, [pc, #20]	; (8006de0 <fiprintf+0x20>)
 8006dca:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dce:	6800      	ldr	r0, [r0, #0]
 8006dd0:	9301      	str	r3, [sp, #4]
 8006dd2:	f000 f897 	bl	8006f04 <_vfiprintf_r>
 8006dd6:	b002      	add	sp, #8
 8006dd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ddc:	b003      	add	sp, #12
 8006dde:	4770      	bx	lr
 8006de0:	2000000c 	.word	0x2000000c

08006de4 <__ascii_mbtowc>:
 8006de4:	b082      	sub	sp, #8
 8006de6:	b901      	cbnz	r1, 8006dea <__ascii_mbtowc+0x6>
 8006de8:	a901      	add	r1, sp, #4
 8006dea:	b142      	cbz	r2, 8006dfe <__ascii_mbtowc+0x1a>
 8006dec:	b14b      	cbz	r3, 8006e02 <__ascii_mbtowc+0x1e>
 8006dee:	7813      	ldrb	r3, [r2, #0]
 8006df0:	600b      	str	r3, [r1, #0]
 8006df2:	7812      	ldrb	r2, [r2, #0]
 8006df4:	1e10      	subs	r0, r2, #0
 8006df6:	bf18      	it	ne
 8006df8:	2001      	movne	r0, #1
 8006dfa:	b002      	add	sp, #8
 8006dfc:	4770      	bx	lr
 8006dfe:	4610      	mov	r0, r2
 8006e00:	e7fb      	b.n	8006dfa <__ascii_mbtowc+0x16>
 8006e02:	f06f 0001 	mvn.w	r0, #1
 8006e06:	e7f8      	b.n	8006dfa <__ascii_mbtowc+0x16>

08006e08 <memmove>:
 8006e08:	4288      	cmp	r0, r1
 8006e0a:	b510      	push	{r4, lr}
 8006e0c:	eb01 0402 	add.w	r4, r1, r2
 8006e10:	d902      	bls.n	8006e18 <memmove+0x10>
 8006e12:	4284      	cmp	r4, r0
 8006e14:	4623      	mov	r3, r4
 8006e16:	d807      	bhi.n	8006e28 <memmove+0x20>
 8006e18:	1e43      	subs	r3, r0, #1
 8006e1a:	42a1      	cmp	r1, r4
 8006e1c:	d008      	beq.n	8006e30 <memmove+0x28>
 8006e1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006e26:	e7f8      	b.n	8006e1a <memmove+0x12>
 8006e28:	4402      	add	r2, r0
 8006e2a:	4601      	mov	r1, r0
 8006e2c:	428a      	cmp	r2, r1
 8006e2e:	d100      	bne.n	8006e32 <memmove+0x2a>
 8006e30:	bd10      	pop	{r4, pc}
 8006e32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006e3a:	e7f7      	b.n	8006e2c <memmove+0x24>

08006e3c <__malloc_lock>:
 8006e3c:	4801      	ldr	r0, [pc, #4]	; (8006e44 <__malloc_lock+0x8>)
 8006e3e:	f000 bc1f 	b.w	8007680 <__retarget_lock_acquire_recursive>
 8006e42:	bf00      	nop
 8006e44:	200002e8 	.word	0x200002e8

08006e48 <__malloc_unlock>:
 8006e48:	4801      	ldr	r0, [pc, #4]	; (8006e50 <__malloc_unlock+0x8>)
 8006e4a:	f000 bc1a 	b.w	8007682 <__retarget_lock_release_recursive>
 8006e4e:	bf00      	nop
 8006e50:	200002e8 	.word	0x200002e8

08006e54 <_realloc_r>:
 8006e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e58:	4680      	mov	r8, r0
 8006e5a:	4614      	mov	r4, r2
 8006e5c:	460e      	mov	r6, r1
 8006e5e:	b921      	cbnz	r1, 8006e6a <_realloc_r+0x16>
 8006e60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e64:	4611      	mov	r1, r2
 8006e66:	f7ff bdad 	b.w	80069c4 <_malloc_r>
 8006e6a:	b92a      	cbnz	r2, 8006e78 <_realloc_r+0x24>
 8006e6c:	f7ff fd3e 	bl	80068ec <_free_r>
 8006e70:	4625      	mov	r5, r4
 8006e72:	4628      	mov	r0, r5
 8006e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e78:	f000 fc6a 	bl	8007750 <_malloc_usable_size_r>
 8006e7c:	4284      	cmp	r4, r0
 8006e7e:	4607      	mov	r7, r0
 8006e80:	d802      	bhi.n	8006e88 <_realloc_r+0x34>
 8006e82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006e86:	d812      	bhi.n	8006eae <_realloc_r+0x5a>
 8006e88:	4621      	mov	r1, r4
 8006e8a:	4640      	mov	r0, r8
 8006e8c:	f7ff fd9a 	bl	80069c4 <_malloc_r>
 8006e90:	4605      	mov	r5, r0
 8006e92:	2800      	cmp	r0, #0
 8006e94:	d0ed      	beq.n	8006e72 <_realloc_r+0x1e>
 8006e96:	42bc      	cmp	r4, r7
 8006e98:	4622      	mov	r2, r4
 8006e9a:	4631      	mov	r1, r6
 8006e9c:	bf28      	it	cs
 8006e9e:	463a      	movcs	r2, r7
 8006ea0:	f7ff f97c 	bl	800619c <memcpy>
 8006ea4:	4631      	mov	r1, r6
 8006ea6:	4640      	mov	r0, r8
 8006ea8:	f7ff fd20 	bl	80068ec <_free_r>
 8006eac:	e7e1      	b.n	8006e72 <_realloc_r+0x1e>
 8006eae:	4635      	mov	r5, r6
 8006eb0:	e7df      	b.n	8006e72 <_realloc_r+0x1e>

08006eb2 <__sfputc_r>:
 8006eb2:	6893      	ldr	r3, [r2, #8]
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	b410      	push	{r4}
 8006eba:	6093      	str	r3, [r2, #8]
 8006ebc:	da08      	bge.n	8006ed0 <__sfputc_r+0x1e>
 8006ebe:	6994      	ldr	r4, [r2, #24]
 8006ec0:	42a3      	cmp	r3, r4
 8006ec2:	db01      	blt.n	8006ec8 <__sfputc_r+0x16>
 8006ec4:	290a      	cmp	r1, #10
 8006ec6:	d103      	bne.n	8006ed0 <__sfputc_r+0x1e>
 8006ec8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ecc:	f000 b94a 	b.w	8007164 <__swbuf_r>
 8006ed0:	6813      	ldr	r3, [r2, #0]
 8006ed2:	1c58      	adds	r0, r3, #1
 8006ed4:	6010      	str	r0, [r2, #0]
 8006ed6:	7019      	strb	r1, [r3, #0]
 8006ed8:	4608      	mov	r0, r1
 8006eda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <__sfputs_r>:
 8006ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ee2:	4606      	mov	r6, r0
 8006ee4:	460f      	mov	r7, r1
 8006ee6:	4614      	mov	r4, r2
 8006ee8:	18d5      	adds	r5, r2, r3
 8006eea:	42ac      	cmp	r4, r5
 8006eec:	d101      	bne.n	8006ef2 <__sfputs_r+0x12>
 8006eee:	2000      	movs	r0, #0
 8006ef0:	e007      	b.n	8006f02 <__sfputs_r+0x22>
 8006ef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ef6:	463a      	mov	r2, r7
 8006ef8:	4630      	mov	r0, r6
 8006efa:	f7ff ffda 	bl	8006eb2 <__sfputc_r>
 8006efe:	1c43      	adds	r3, r0, #1
 8006f00:	d1f3      	bne.n	8006eea <__sfputs_r+0xa>
 8006f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006f04 <_vfiprintf_r>:
 8006f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f08:	460d      	mov	r5, r1
 8006f0a:	b09d      	sub	sp, #116	; 0x74
 8006f0c:	4614      	mov	r4, r2
 8006f0e:	4698      	mov	r8, r3
 8006f10:	4606      	mov	r6, r0
 8006f12:	b118      	cbz	r0, 8006f1c <_vfiprintf_r+0x18>
 8006f14:	6983      	ldr	r3, [r0, #24]
 8006f16:	b90b      	cbnz	r3, 8006f1c <_vfiprintf_r+0x18>
 8006f18:	f000 fb14 	bl	8007544 <__sinit>
 8006f1c:	4b89      	ldr	r3, [pc, #548]	; (8007144 <_vfiprintf_r+0x240>)
 8006f1e:	429d      	cmp	r5, r3
 8006f20:	d11b      	bne.n	8006f5a <_vfiprintf_r+0x56>
 8006f22:	6875      	ldr	r5, [r6, #4]
 8006f24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f26:	07d9      	lsls	r1, r3, #31
 8006f28:	d405      	bmi.n	8006f36 <_vfiprintf_r+0x32>
 8006f2a:	89ab      	ldrh	r3, [r5, #12]
 8006f2c:	059a      	lsls	r2, r3, #22
 8006f2e:	d402      	bmi.n	8006f36 <_vfiprintf_r+0x32>
 8006f30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f32:	f000 fba5 	bl	8007680 <__retarget_lock_acquire_recursive>
 8006f36:	89ab      	ldrh	r3, [r5, #12]
 8006f38:	071b      	lsls	r3, r3, #28
 8006f3a:	d501      	bpl.n	8006f40 <_vfiprintf_r+0x3c>
 8006f3c:	692b      	ldr	r3, [r5, #16]
 8006f3e:	b9eb      	cbnz	r3, 8006f7c <_vfiprintf_r+0x78>
 8006f40:	4629      	mov	r1, r5
 8006f42:	4630      	mov	r0, r6
 8006f44:	f000 f96e 	bl	8007224 <__swsetup_r>
 8006f48:	b1c0      	cbz	r0, 8006f7c <_vfiprintf_r+0x78>
 8006f4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f4c:	07dc      	lsls	r4, r3, #31
 8006f4e:	d50e      	bpl.n	8006f6e <_vfiprintf_r+0x6a>
 8006f50:	f04f 30ff 	mov.w	r0, #4294967295
 8006f54:	b01d      	add	sp, #116	; 0x74
 8006f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f5a:	4b7b      	ldr	r3, [pc, #492]	; (8007148 <_vfiprintf_r+0x244>)
 8006f5c:	429d      	cmp	r5, r3
 8006f5e:	d101      	bne.n	8006f64 <_vfiprintf_r+0x60>
 8006f60:	68b5      	ldr	r5, [r6, #8]
 8006f62:	e7df      	b.n	8006f24 <_vfiprintf_r+0x20>
 8006f64:	4b79      	ldr	r3, [pc, #484]	; (800714c <_vfiprintf_r+0x248>)
 8006f66:	429d      	cmp	r5, r3
 8006f68:	bf08      	it	eq
 8006f6a:	68f5      	ldreq	r5, [r6, #12]
 8006f6c:	e7da      	b.n	8006f24 <_vfiprintf_r+0x20>
 8006f6e:	89ab      	ldrh	r3, [r5, #12]
 8006f70:	0598      	lsls	r0, r3, #22
 8006f72:	d4ed      	bmi.n	8006f50 <_vfiprintf_r+0x4c>
 8006f74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f76:	f000 fb84 	bl	8007682 <__retarget_lock_release_recursive>
 8006f7a:	e7e9      	b.n	8006f50 <_vfiprintf_r+0x4c>
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	9309      	str	r3, [sp, #36]	; 0x24
 8006f80:	2320      	movs	r3, #32
 8006f82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f86:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f8a:	2330      	movs	r3, #48	; 0x30
 8006f8c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007150 <_vfiprintf_r+0x24c>
 8006f90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006f94:	f04f 0901 	mov.w	r9, #1
 8006f98:	4623      	mov	r3, r4
 8006f9a:	469a      	mov	sl, r3
 8006f9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fa0:	b10a      	cbz	r2, 8006fa6 <_vfiprintf_r+0xa2>
 8006fa2:	2a25      	cmp	r2, #37	; 0x25
 8006fa4:	d1f9      	bne.n	8006f9a <_vfiprintf_r+0x96>
 8006fa6:	ebba 0b04 	subs.w	fp, sl, r4
 8006faa:	d00b      	beq.n	8006fc4 <_vfiprintf_r+0xc0>
 8006fac:	465b      	mov	r3, fp
 8006fae:	4622      	mov	r2, r4
 8006fb0:	4629      	mov	r1, r5
 8006fb2:	4630      	mov	r0, r6
 8006fb4:	f7ff ff94 	bl	8006ee0 <__sfputs_r>
 8006fb8:	3001      	adds	r0, #1
 8006fba:	f000 80aa 	beq.w	8007112 <_vfiprintf_r+0x20e>
 8006fbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fc0:	445a      	add	r2, fp
 8006fc2:	9209      	str	r2, [sp, #36]	; 0x24
 8006fc4:	f89a 3000 	ldrb.w	r3, [sl]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f000 80a2 	beq.w	8007112 <_vfiprintf_r+0x20e>
 8006fce:	2300      	movs	r3, #0
 8006fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8006fd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fd8:	f10a 0a01 	add.w	sl, sl, #1
 8006fdc:	9304      	str	r3, [sp, #16]
 8006fde:	9307      	str	r3, [sp, #28]
 8006fe0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006fe4:	931a      	str	r3, [sp, #104]	; 0x68
 8006fe6:	4654      	mov	r4, sl
 8006fe8:	2205      	movs	r2, #5
 8006fea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fee:	4858      	ldr	r0, [pc, #352]	; (8007150 <_vfiprintf_r+0x24c>)
 8006ff0:	f7f9 f8f6 	bl	80001e0 <memchr>
 8006ff4:	9a04      	ldr	r2, [sp, #16]
 8006ff6:	b9d8      	cbnz	r0, 8007030 <_vfiprintf_r+0x12c>
 8006ff8:	06d1      	lsls	r1, r2, #27
 8006ffa:	bf44      	itt	mi
 8006ffc:	2320      	movmi	r3, #32
 8006ffe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007002:	0713      	lsls	r3, r2, #28
 8007004:	bf44      	itt	mi
 8007006:	232b      	movmi	r3, #43	; 0x2b
 8007008:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800700c:	f89a 3000 	ldrb.w	r3, [sl]
 8007010:	2b2a      	cmp	r3, #42	; 0x2a
 8007012:	d015      	beq.n	8007040 <_vfiprintf_r+0x13c>
 8007014:	9a07      	ldr	r2, [sp, #28]
 8007016:	4654      	mov	r4, sl
 8007018:	2000      	movs	r0, #0
 800701a:	f04f 0c0a 	mov.w	ip, #10
 800701e:	4621      	mov	r1, r4
 8007020:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007024:	3b30      	subs	r3, #48	; 0x30
 8007026:	2b09      	cmp	r3, #9
 8007028:	d94e      	bls.n	80070c8 <_vfiprintf_r+0x1c4>
 800702a:	b1b0      	cbz	r0, 800705a <_vfiprintf_r+0x156>
 800702c:	9207      	str	r2, [sp, #28]
 800702e:	e014      	b.n	800705a <_vfiprintf_r+0x156>
 8007030:	eba0 0308 	sub.w	r3, r0, r8
 8007034:	fa09 f303 	lsl.w	r3, r9, r3
 8007038:	4313      	orrs	r3, r2
 800703a:	9304      	str	r3, [sp, #16]
 800703c:	46a2      	mov	sl, r4
 800703e:	e7d2      	b.n	8006fe6 <_vfiprintf_r+0xe2>
 8007040:	9b03      	ldr	r3, [sp, #12]
 8007042:	1d19      	adds	r1, r3, #4
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	9103      	str	r1, [sp, #12]
 8007048:	2b00      	cmp	r3, #0
 800704a:	bfbb      	ittet	lt
 800704c:	425b      	neglt	r3, r3
 800704e:	f042 0202 	orrlt.w	r2, r2, #2
 8007052:	9307      	strge	r3, [sp, #28]
 8007054:	9307      	strlt	r3, [sp, #28]
 8007056:	bfb8      	it	lt
 8007058:	9204      	strlt	r2, [sp, #16]
 800705a:	7823      	ldrb	r3, [r4, #0]
 800705c:	2b2e      	cmp	r3, #46	; 0x2e
 800705e:	d10c      	bne.n	800707a <_vfiprintf_r+0x176>
 8007060:	7863      	ldrb	r3, [r4, #1]
 8007062:	2b2a      	cmp	r3, #42	; 0x2a
 8007064:	d135      	bne.n	80070d2 <_vfiprintf_r+0x1ce>
 8007066:	9b03      	ldr	r3, [sp, #12]
 8007068:	1d1a      	adds	r2, r3, #4
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	9203      	str	r2, [sp, #12]
 800706e:	2b00      	cmp	r3, #0
 8007070:	bfb8      	it	lt
 8007072:	f04f 33ff 	movlt.w	r3, #4294967295
 8007076:	3402      	adds	r4, #2
 8007078:	9305      	str	r3, [sp, #20]
 800707a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007160 <_vfiprintf_r+0x25c>
 800707e:	7821      	ldrb	r1, [r4, #0]
 8007080:	2203      	movs	r2, #3
 8007082:	4650      	mov	r0, sl
 8007084:	f7f9 f8ac 	bl	80001e0 <memchr>
 8007088:	b140      	cbz	r0, 800709c <_vfiprintf_r+0x198>
 800708a:	2340      	movs	r3, #64	; 0x40
 800708c:	eba0 000a 	sub.w	r0, r0, sl
 8007090:	fa03 f000 	lsl.w	r0, r3, r0
 8007094:	9b04      	ldr	r3, [sp, #16]
 8007096:	4303      	orrs	r3, r0
 8007098:	3401      	adds	r4, #1
 800709a:	9304      	str	r3, [sp, #16]
 800709c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070a0:	482c      	ldr	r0, [pc, #176]	; (8007154 <_vfiprintf_r+0x250>)
 80070a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070a6:	2206      	movs	r2, #6
 80070a8:	f7f9 f89a 	bl	80001e0 <memchr>
 80070ac:	2800      	cmp	r0, #0
 80070ae:	d03f      	beq.n	8007130 <_vfiprintf_r+0x22c>
 80070b0:	4b29      	ldr	r3, [pc, #164]	; (8007158 <_vfiprintf_r+0x254>)
 80070b2:	bb1b      	cbnz	r3, 80070fc <_vfiprintf_r+0x1f8>
 80070b4:	9b03      	ldr	r3, [sp, #12]
 80070b6:	3307      	adds	r3, #7
 80070b8:	f023 0307 	bic.w	r3, r3, #7
 80070bc:	3308      	adds	r3, #8
 80070be:	9303      	str	r3, [sp, #12]
 80070c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070c2:	443b      	add	r3, r7
 80070c4:	9309      	str	r3, [sp, #36]	; 0x24
 80070c6:	e767      	b.n	8006f98 <_vfiprintf_r+0x94>
 80070c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80070cc:	460c      	mov	r4, r1
 80070ce:	2001      	movs	r0, #1
 80070d0:	e7a5      	b.n	800701e <_vfiprintf_r+0x11a>
 80070d2:	2300      	movs	r3, #0
 80070d4:	3401      	adds	r4, #1
 80070d6:	9305      	str	r3, [sp, #20]
 80070d8:	4619      	mov	r1, r3
 80070da:	f04f 0c0a 	mov.w	ip, #10
 80070de:	4620      	mov	r0, r4
 80070e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070e4:	3a30      	subs	r2, #48	; 0x30
 80070e6:	2a09      	cmp	r2, #9
 80070e8:	d903      	bls.n	80070f2 <_vfiprintf_r+0x1ee>
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d0c5      	beq.n	800707a <_vfiprintf_r+0x176>
 80070ee:	9105      	str	r1, [sp, #20]
 80070f0:	e7c3      	b.n	800707a <_vfiprintf_r+0x176>
 80070f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80070f6:	4604      	mov	r4, r0
 80070f8:	2301      	movs	r3, #1
 80070fa:	e7f0      	b.n	80070de <_vfiprintf_r+0x1da>
 80070fc:	ab03      	add	r3, sp, #12
 80070fe:	9300      	str	r3, [sp, #0]
 8007100:	462a      	mov	r2, r5
 8007102:	4b16      	ldr	r3, [pc, #88]	; (800715c <_vfiprintf_r+0x258>)
 8007104:	a904      	add	r1, sp, #16
 8007106:	4630      	mov	r0, r6
 8007108:	f7fd fdd6 	bl	8004cb8 <_printf_float>
 800710c:	4607      	mov	r7, r0
 800710e:	1c78      	adds	r0, r7, #1
 8007110:	d1d6      	bne.n	80070c0 <_vfiprintf_r+0x1bc>
 8007112:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007114:	07d9      	lsls	r1, r3, #31
 8007116:	d405      	bmi.n	8007124 <_vfiprintf_r+0x220>
 8007118:	89ab      	ldrh	r3, [r5, #12]
 800711a:	059a      	lsls	r2, r3, #22
 800711c:	d402      	bmi.n	8007124 <_vfiprintf_r+0x220>
 800711e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007120:	f000 faaf 	bl	8007682 <__retarget_lock_release_recursive>
 8007124:	89ab      	ldrh	r3, [r5, #12]
 8007126:	065b      	lsls	r3, r3, #25
 8007128:	f53f af12 	bmi.w	8006f50 <_vfiprintf_r+0x4c>
 800712c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800712e:	e711      	b.n	8006f54 <_vfiprintf_r+0x50>
 8007130:	ab03      	add	r3, sp, #12
 8007132:	9300      	str	r3, [sp, #0]
 8007134:	462a      	mov	r2, r5
 8007136:	4b09      	ldr	r3, [pc, #36]	; (800715c <_vfiprintf_r+0x258>)
 8007138:	a904      	add	r1, sp, #16
 800713a:	4630      	mov	r0, r6
 800713c:	f7fe f860 	bl	8005200 <_printf_i>
 8007140:	e7e4      	b.n	800710c <_vfiprintf_r+0x208>
 8007142:	bf00      	nop
 8007144:	08007de4 	.word	0x08007de4
 8007148:	08007e04 	.word	0x08007e04
 800714c:	08007dc4 	.word	0x08007dc4
 8007150:	08007c6c 	.word	0x08007c6c
 8007154:	08007c76 	.word	0x08007c76
 8007158:	08004cb9 	.word	0x08004cb9
 800715c:	08006ee1 	.word	0x08006ee1
 8007160:	08007c72 	.word	0x08007c72

08007164 <__swbuf_r>:
 8007164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007166:	460e      	mov	r6, r1
 8007168:	4614      	mov	r4, r2
 800716a:	4605      	mov	r5, r0
 800716c:	b118      	cbz	r0, 8007176 <__swbuf_r+0x12>
 800716e:	6983      	ldr	r3, [r0, #24]
 8007170:	b90b      	cbnz	r3, 8007176 <__swbuf_r+0x12>
 8007172:	f000 f9e7 	bl	8007544 <__sinit>
 8007176:	4b21      	ldr	r3, [pc, #132]	; (80071fc <__swbuf_r+0x98>)
 8007178:	429c      	cmp	r4, r3
 800717a:	d12b      	bne.n	80071d4 <__swbuf_r+0x70>
 800717c:	686c      	ldr	r4, [r5, #4]
 800717e:	69a3      	ldr	r3, [r4, #24]
 8007180:	60a3      	str	r3, [r4, #8]
 8007182:	89a3      	ldrh	r3, [r4, #12]
 8007184:	071a      	lsls	r2, r3, #28
 8007186:	d52f      	bpl.n	80071e8 <__swbuf_r+0x84>
 8007188:	6923      	ldr	r3, [r4, #16]
 800718a:	b36b      	cbz	r3, 80071e8 <__swbuf_r+0x84>
 800718c:	6923      	ldr	r3, [r4, #16]
 800718e:	6820      	ldr	r0, [r4, #0]
 8007190:	1ac0      	subs	r0, r0, r3
 8007192:	6963      	ldr	r3, [r4, #20]
 8007194:	b2f6      	uxtb	r6, r6
 8007196:	4283      	cmp	r3, r0
 8007198:	4637      	mov	r7, r6
 800719a:	dc04      	bgt.n	80071a6 <__swbuf_r+0x42>
 800719c:	4621      	mov	r1, r4
 800719e:	4628      	mov	r0, r5
 80071a0:	f000 f93c 	bl	800741c <_fflush_r>
 80071a4:	bb30      	cbnz	r0, 80071f4 <__swbuf_r+0x90>
 80071a6:	68a3      	ldr	r3, [r4, #8]
 80071a8:	3b01      	subs	r3, #1
 80071aa:	60a3      	str	r3, [r4, #8]
 80071ac:	6823      	ldr	r3, [r4, #0]
 80071ae:	1c5a      	adds	r2, r3, #1
 80071b0:	6022      	str	r2, [r4, #0]
 80071b2:	701e      	strb	r6, [r3, #0]
 80071b4:	6963      	ldr	r3, [r4, #20]
 80071b6:	3001      	adds	r0, #1
 80071b8:	4283      	cmp	r3, r0
 80071ba:	d004      	beq.n	80071c6 <__swbuf_r+0x62>
 80071bc:	89a3      	ldrh	r3, [r4, #12]
 80071be:	07db      	lsls	r3, r3, #31
 80071c0:	d506      	bpl.n	80071d0 <__swbuf_r+0x6c>
 80071c2:	2e0a      	cmp	r6, #10
 80071c4:	d104      	bne.n	80071d0 <__swbuf_r+0x6c>
 80071c6:	4621      	mov	r1, r4
 80071c8:	4628      	mov	r0, r5
 80071ca:	f000 f927 	bl	800741c <_fflush_r>
 80071ce:	b988      	cbnz	r0, 80071f4 <__swbuf_r+0x90>
 80071d0:	4638      	mov	r0, r7
 80071d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071d4:	4b0a      	ldr	r3, [pc, #40]	; (8007200 <__swbuf_r+0x9c>)
 80071d6:	429c      	cmp	r4, r3
 80071d8:	d101      	bne.n	80071de <__swbuf_r+0x7a>
 80071da:	68ac      	ldr	r4, [r5, #8]
 80071dc:	e7cf      	b.n	800717e <__swbuf_r+0x1a>
 80071de:	4b09      	ldr	r3, [pc, #36]	; (8007204 <__swbuf_r+0xa0>)
 80071e0:	429c      	cmp	r4, r3
 80071e2:	bf08      	it	eq
 80071e4:	68ec      	ldreq	r4, [r5, #12]
 80071e6:	e7ca      	b.n	800717e <__swbuf_r+0x1a>
 80071e8:	4621      	mov	r1, r4
 80071ea:	4628      	mov	r0, r5
 80071ec:	f000 f81a 	bl	8007224 <__swsetup_r>
 80071f0:	2800      	cmp	r0, #0
 80071f2:	d0cb      	beq.n	800718c <__swbuf_r+0x28>
 80071f4:	f04f 37ff 	mov.w	r7, #4294967295
 80071f8:	e7ea      	b.n	80071d0 <__swbuf_r+0x6c>
 80071fa:	bf00      	nop
 80071fc:	08007de4 	.word	0x08007de4
 8007200:	08007e04 	.word	0x08007e04
 8007204:	08007dc4 	.word	0x08007dc4

08007208 <__ascii_wctomb>:
 8007208:	b149      	cbz	r1, 800721e <__ascii_wctomb+0x16>
 800720a:	2aff      	cmp	r2, #255	; 0xff
 800720c:	bf85      	ittet	hi
 800720e:	238a      	movhi	r3, #138	; 0x8a
 8007210:	6003      	strhi	r3, [r0, #0]
 8007212:	700a      	strbls	r2, [r1, #0]
 8007214:	f04f 30ff 	movhi.w	r0, #4294967295
 8007218:	bf98      	it	ls
 800721a:	2001      	movls	r0, #1
 800721c:	4770      	bx	lr
 800721e:	4608      	mov	r0, r1
 8007220:	4770      	bx	lr
	...

08007224 <__swsetup_r>:
 8007224:	4b32      	ldr	r3, [pc, #200]	; (80072f0 <__swsetup_r+0xcc>)
 8007226:	b570      	push	{r4, r5, r6, lr}
 8007228:	681d      	ldr	r5, [r3, #0]
 800722a:	4606      	mov	r6, r0
 800722c:	460c      	mov	r4, r1
 800722e:	b125      	cbz	r5, 800723a <__swsetup_r+0x16>
 8007230:	69ab      	ldr	r3, [r5, #24]
 8007232:	b913      	cbnz	r3, 800723a <__swsetup_r+0x16>
 8007234:	4628      	mov	r0, r5
 8007236:	f000 f985 	bl	8007544 <__sinit>
 800723a:	4b2e      	ldr	r3, [pc, #184]	; (80072f4 <__swsetup_r+0xd0>)
 800723c:	429c      	cmp	r4, r3
 800723e:	d10f      	bne.n	8007260 <__swsetup_r+0x3c>
 8007240:	686c      	ldr	r4, [r5, #4]
 8007242:	89a3      	ldrh	r3, [r4, #12]
 8007244:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007248:	0719      	lsls	r1, r3, #28
 800724a:	d42c      	bmi.n	80072a6 <__swsetup_r+0x82>
 800724c:	06dd      	lsls	r5, r3, #27
 800724e:	d411      	bmi.n	8007274 <__swsetup_r+0x50>
 8007250:	2309      	movs	r3, #9
 8007252:	6033      	str	r3, [r6, #0]
 8007254:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007258:	81a3      	strh	r3, [r4, #12]
 800725a:	f04f 30ff 	mov.w	r0, #4294967295
 800725e:	e03e      	b.n	80072de <__swsetup_r+0xba>
 8007260:	4b25      	ldr	r3, [pc, #148]	; (80072f8 <__swsetup_r+0xd4>)
 8007262:	429c      	cmp	r4, r3
 8007264:	d101      	bne.n	800726a <__swsetup_r+0x46>
 8007266:	68ac      	ldr	r4, [r5, #8]
 8007268:	e7eb      	b.n	8007242 <__swsetup_r+0x1e>
 800726a:	4b24      	ldr	r3, [pc, #144]	; (80072fc <__swsetup_r+0xd8>)
 800726c:	429c      	cmp	r4, r3
 800726e:	bf08      	it	eq
 8007270:	68ec      	ldreq	r4, [r5, #12]
 8007272:	e7e6      	b.n	8007242 <__swsetup_r+0x1e>
 8007274:	0758      	lsls	r0, r3, #29
 8007276:	d512      	bpl.n	800729e <__swsetup_r+0x7a>
 8007278:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800727a:	b141      	cbz	r1, 800728e <__swsetup_r+0x6a>
 800727c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007280:	4299      	cmp	r1, r3
 8007282:	d002      	beq.n	800728a <__swsetup_r+0x66>
 8007284:	4630      	mov	r0, r6
 8007286:	f7ff fb31 	bl	80068ec <_free_r>
 800728a:	2300      	movs	r3, #0
 800728c:	6363      	str	r3, [r4, #52]	; 0x34
 800728e:	89a3      	ldrh	r3, [r4, #12]
 8007290:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007294:	81a3      	strh	r3, [r4, #12]
 8007296:	2300      	movs	r3, #0
 8007298:	6063      	str	r3, [r4, #4]
 800729a:	6923      	ldr	r3, [r4, #16]
 800729c:	6023      	str	r3, [r4, #0]
 800729e:	89a3      	ldrh	r3, [r4, #12]
 80072a0:	f043 0308 	orr.w	r3, r3, #8
 80072a4:	81a3      	strh	r3, [r4, #12]
 80072a6:	6923      	ldr	r3, [r4, #16]
 80072a8:	b94b      	cbnz	r3, 80072be <__swsetup_r+0x9a>
 80072aa:	89a3      	ldrh	r3, [r4, #12]
 80072ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80072b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072b4:	d003      	beq.n	80072be <__swsetup_r+0x9a>
 80072b6:	4621      	mov	r1, r4
 80072b8:	4630      	mov	r0, r6
 80072ba:	f000 fa09 	bl	80076d0 <__smakebuf_r>
 80072be:	89a0      	ldrh	r0, [r4, #12]
 80072c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80072c4:	f010 0301 	ands.w	r3, r0, #1
 80072c8:	d00a      	beq.n	80072e0 <__swsetup_r+0xbc>
 80072ca:	2300      	movs	r3, #0
 80072cc:	60a3      	str	r3, [r4, #8]
 80072ce:	6963      	ldr	r3, [r4, #20]
 80072d0:	425b      	negs	r3, r3
 80072d2:	61a3      	str	r3, [r4, #24]
 80072d4:	6923      	ldr	r3, [r4, #16]
 80072d6:	b943      	cbnz	r3, 80072ea <__swsetup_r+0xc6>
 80072d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80072dc:	d1ba      	bne.n	8007254 <__swsetup_r+0x30>
 80072de:	bd70      	pop	{r4, r5, r6, pc}
 80072e0:	0781      	lsls	r1, r0, #30
 80072e2:	bf58      	it	pl
 80072e4:	6963      	ldrpl	r3, [r4, #20]
 80072e6:	60a3      	str	r3, [r4, #8]
 80072e8:	e7f4      	b.n	80072d4 <__swsetup_r+0xb0>
 80072ea:	2000      	movs	r0, #0
 80072ec:	e7f7      	b.n	80072de <__swsetup_r+0xba>
 80072ee:	bf00      	nop
 80072f0:	2000000c 	.word	0x2000000c
 80072f4:	08007de4 	.word	0x08007de4
 80072f8:	08007e04 	.word	0x08007e04
 80072fc:	08007dc4 	.word	0x08007dc4

08007300 <abort>:
 8007300:	b508      	push	{r3, lr}
 8007302:	2006      	movs	r0, #6
 8007304:	f000 fa54 	bl	80077b0 <raise>
 8007308:	2001      	movs	r0, #1
 800730a:	f7fa f923 	bl	8001554 <_exit>
	...

08007310 <__sflush_r>:
 8007310:	898a      	ldrh	r2, [r1, #12]
 8007312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007316:	4605      	mov	r5, r0
 8007318:	0710      	lsls	r0, r2, #28
 800731a:	460c      	mov	r4, r1
 800731c:	d458      	bmi.n	80073d0 <__sflush_r+0xc0>
 800731e:	684b      	ldr	r3, [r1, #4]
 8007320:	2b00      	cmp	r3, #0
 8007322:	dc05      	bgt.n	8007330 <__sflush_r+0x20>
 8007324:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007326:	2b00      	cmp	r3, #0
 8007328:	dc02      	bgt.n	8007330 <__sflush_r+0x20>
 800732a:	2000      	movs	r0, #0
 800732c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007330:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007332:	2e00      	cmp	r6, #0
 8007334:	d0f9      	beq.n	800732a <__sflush_r+0x1a>
 8007336:	2300      	movs	r3, #0
 8007338:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800733c:	682f      	ldr	r7, [r5, #0]
 800733e:	602b      	str	r3, [r5, #0]
 8007340:	d032      	beq.n	80073a8 <__sflush_r+0x98>
 8007342:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007344:	89a3      	ldrh	r3, [r4, #12]
 8007346:	075a      	lsls	r2, r3, #29
 8007348:	d505      	bpl.n	8007356 <__sflush_r+0x46>
 800734a:	6863      	ldr	r3, [r4, #4]
 800734c:	1ac0      	subs	r0, r0, r3
 800734e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007350:	b10b      	cbz	r3, 8007356 <__sflush_r+0x46>
 8007352:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007354:	1ac0      	subs	r0, r0, r3
 8007356:	2300      	movs	r3, #0
 8007358:	4602      	mov	r2, r0
 800735a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800735c:	6a21      	ldr	r1, [r4, #32]
 800735e:	4628      	mov	r0, r5
 8007360:	47b0      	blx	r6
 8007362:	1c43      	adds	r3, r0, #1
 8007364:	89a3      	ldrh	r3, [r4, #12]
 8007366:	d106      	bne.n	8007376 <__sflush_r+0x66>
 8007368:	6829      	ldr	r1, [r5, #0]
 800736a:	291d      	cmp	r1, #29
 800736c:	d82c      	bhi.n	80073c8 <__sflush_r+0xb8>
 800736e:	4a2a      	ldr	r2, [pc, #168]	; (8007418 <__sflush_r+0x108>)
 8007370:	40ca      	lsrs	r2, r1
 8007372:	07d6      	lsls	r6, r2, #31
 8007374:	d528      	bpl.n	80073c8 <__sflush_r+0xb8>
 8007376:	2200      	movs	r2, #0
 8007378:	6062      	str	r2, [r4, #4]
 800737a:	04d9      	lsls	r1, r3, #19
 800737c:	6922      	ldr	r2, [r4, #16]
 800737e:	6022      	str	r2, [r4, #0]
 8007380:	d504      	bpl.n	800738c <__sflush_r+0x7c>
 8007382:	1c42      	adds	r2, r0, #1
 8007384:	d101      	bne.n	800738a <__sflush_r+0x7a>
 8007386:	682b      	ldr	r3, [r5, #0]
 8007388:	b903      	cbnz	r3, 800738c <__sflush_r+0x7c>
 800738a:	6560      	str	r0, [r4, #84]	; 0x54
 800738c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800738e:	602f      	str	r7, [r5, #0]
 8007390:	2900      	cmp	r1, #0
 8007392:	d0ca      	beq.n	800732a <__sflush_r+0x1a>
 8007394:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007398:	4299      	cmp	r1, r3
 800739a:	d002      	beq.n	80073a2 <__sflush_r+0x92>
 800739c:	4628      	mov	r0, r5
 800739e:	f7ff faa5 	bl	80068ec <_free_r>
 80073a2:	2000      	movs	r0, #0
 80073a4:	6360      	str	r0, [r4, #52]	; 0x34
 80073a6:	e7c1      	b.n	800732c <__sflush_r+0x1c>
 80073a8:	6a21      	ldr	r1, [r4, #32]
 80073aa:	2301      	movs	r3, #1
 80073ac:	4628      	mov	r0, r5
 80073ae:	47b0      	blx	r6
 80073b0:	1c41      	adds	r1, r0, #1
 80073b2:	d1c7      	bne.n	8007344 <__sflush_r+0x34>
 80073b4:	682b      	ldr	r3, [r5, #0]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d0c4      	beq.n	8007344 <__sflush_r+0x34>
 80073ba:	2b1d      	cmp	r3, #29
 80073bc:	d001      	beq.n	80073c2 <__sflush_r+0xb2>
 80073be:	2b16      	cmp	r3, #22
 80073c0:	d101      	bne.n	80073c6 <__sflush_r+0xb6>
 80073c2:	602f      	str	r7, [r5, #0]
 80073c4:	e7b1      	b.n	800732a <__sflush_r+0x1a>
 80073c6:	89a3      	ldrh	r3, [r4, #12]
 80073c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073cc:	81a3      	strh	r3, [r4, #12]
 80073ce:	e7ad      	b.n	800732c <__sflush_r+0x1c>
 80073d0:	690f      	ldr	r7, [r1, #16]
 80073d2:	2f00      	cmp	r7, #0
 80073d4:	d0a9      	beq.n	800732a <__sflush_r+0x1a>
 80073d6:	0793      	lsls	r3, r2, #30
 80073d8:	680e      	ldr	r6, [r1, #0]
 80073da:	bf08      	it	eq
 80073dc:	694b      	ldreq	r3, [r1, #20]
 80073de:	600f      	str	r7, [r1, #0]
 80073e0:	bf18      	it	ne
 80073e2:	2300      	movne	r3, #0
 80073e4:	eba6 0807 	sub.w	r8, r6, r7
 80073e8:	608b      	str	r3, [r1, #8]
 80073ea:	f1b8 0f00 	cmp.w	r8, #0
 80073ee:	dd9c      	ble.n	800732a <__sflush_r+0x1a>
 80073f0:	6a21      	ldr	r1, [r4, #32]
 80073f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80073f4:	4643      	mov	r3, r8
 80073f6:	463a      	mov	r2, r7
 80073f8:	4628      	mov	r0, r5
 80073fa:	47b0      	blx	r6
 80073fc:	2800      	cmp	r0, #0
 80073fe:	dc06      	bgt.n	800740e <__sflush_r+0xfe>
 8007400:	89a3      	ldrh	r3, [r4, #12]
 8007402:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007406:	81a3      	strh	r3, [r4, #12]
 8007408:	f04f 30ff 	mov.w	r0, #4294967295
 800740c:	e78e      	b.n	800732c <__sflush_r+0x1c>
 800740e:	4407      	add	r7, r0
 8007410:	eba8 0800 	sub.w	r8, r8, r0
 8007414:	e7e9      	b.n	80073ea <__sflush_r+0xda>
 8007416:	bf00      	nop
 8007418:	20400001 	.word	0x20400001

0800741c <_fflush_r>:
 800741c:	b538      	push	{r3, r4, r5, lr}
 800741e:	690b      	ldr	r3, [r1, #16]
 8007420:	4605      	mov	r5, r0
 8007422:	460c      	mov	r4, r1
 8007424:	b913      	cbnz	r3, 800742c <_fflush_r+0x10>
 8007426:	2500      	movs	r5, #0
 8007428:	4628      	mov	r0, r5
 800742a:	bd38      	pop	{r3, r4, r5, pc}
 800742c:	b118      	cbz	r0, 8007436 <_fflush_r+0x1a>
 800742e:	6983      	ldr	r3, [r0, #24]
 8007430:	b90b      	cbnz	r3, 8007436 <_fflush_r+0x1a>
 8007432:	f000 f887 	bl	8007544 <__sinit>
 8007436:	4b14      	ldr	r3, [pc, #80]	; (8007488 <_fflush_r+0x6c>)
 8007438:	429c      	cmp	r4, r3
 800743a:	d11b      	bne.n	8007474 <_fflush_r+0x58>
 800743c:	686c      	ldr	r4, [r5, #4]
 800743e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d0ef      	beq.n	8007426 <_fflush_r+0xa>
 8007446:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007448:	07d0      	lsls	r0, r2, #31
 800744a:	d404      	bmi.n	8007456 <_fflush_r+0x3a>
 800744c:	0599      	lsls	r1, r3, #22
 800744e:	d402      	bmi.n	8007456 <_fflush_r+0x3a>
 8007450:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007452:	f000 f915 	bl	8007680 <__retarget_lock_acquire_recursive>
 8007456:	4628      	mov	r0, r5
 8007458:	4621      	mov	r1, r4
 800745a:	f7ff ff59 	bl	8007310 <__sflush_r>
 800745e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007460:	07da      	lsls	r2, r3, #31
 8007462:	4605      	mov	r5, r0
 8007464:	d4e0      	bmi.n	8007428 <_fflush_r+0xc>
 8007466:	89a3      	ldrh	r3, [r4, #12]
 8007468:	059b      	lsls	r3, r3, #22
 800746a:	d4dd      	bmi.n	8007428 <_fflush_r+0xc>
 800746c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800746e:	f000 f908 	bl	8007682 <__retarget_lock_release_recursive>
 8007472:	e7d9      	b.n	8007428 <_fflush_r+0xc>
 8007474:	4b05      	ldr	r3, [pc, #20]	; (800748c <_fflush_r+0x70>)
 8007476:	429c      	cmp	r4, r3
 8007478:	d101      	bne.n	800747e <_fflush_r+0x62>
 800747a:	68ac      	ldr	r4, [r5, #8]
 800747c:	e7df      	b.n	800743e <_fflush_r+0x22>
 800747e:	4b04      	ldr	r3, [pc, #16]	; (8007490 <_fflush_r+0x74>)
 8007480:	429c      	cmp	r4, r3
 8007482:	bf08      	it	eq
 8007484:	68ec      	ldreq	r4, [r5, #12]
 8007486:	e7da      	b.n	800743e <_fflush_r+0x22>
 8007488:	08007de4 	.word	0x08007de4
 800748c:	08007e04 	.word	0x08007e04
 8007490:	08007dc4 	.word	0x08007dc4

08007494 <std>:
 8007494:	2300      	movs	r3, #0
 8007496:	b510      	push	{r4, lr}
 8007498:	4604      	mov	r4, r0
 800749a:	e9c0 3300 	strd	r3, r3, [r0]
 800749e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80074a2:	6083      	str	r3, [r0, #8]
 80074a4:	8181      	strh	r1, [r0, #12]
 80074a6:	6643      	str	r3, [r0, #100]	; 0x64
 80074a8:	81c2      	strh	r2, [r0, #14]
 80074aa:	6183      	str	r3, [r0, #24]
 80074ac:	4619      	mov	r1, r3
 80074ae:	2208      	movs	r2, #8
 80074b0:	305c      	adds	r0, #92	; 0x5c
 80074b2:	f7fd fb59 	bl	8004b68 <memset>
 80074b6:	4b05      	ldr	r3, [pc, #20]	; (80074cc <std+0x38>)
 80074b8:	6263      	str	r3, [r4, #36]	; 0x24
 80074ba:	4b05      	ldr	r3, [pc, #20]	; (80074d0 <std+0x3c>)
 80074bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80074be:	4b05      	ldr	r3, [pc, #20]	; (80074d4 <std+0x40>)
 80074c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80074c2:	4b05      	ldr	r3, [pc, #20]	; (80074d8 <std+0x44>)
 80074c4:	6224      	str	r4, [r4, #32]
 80074c6:	6323      	str	r3, [r4, #48]	; 0x30
 80074c8:	bd10      	pop	{r4, pc}
 80074ca:	bf00      	nop
 80074cc:	080077e9 	.word	0x080077e9
 80074d0:	0800780b 	.word	0x0800780b
 80074d4:	08007843 	.word	0x08007843
 80074d8:	08007867 	.word	0x08007867

080074dc <_cleanup_r>:
 80074dc:	4901      	ldr	r1, [pc, #4]	; (80074e4 <_cleanup_r+0x8>)
 80074de:	f000 b8af 	b.w	8007640 <_fwalk_reent>
 80074e2:	bf00      	nop
 80074e4:	0800741d 	.word	0x0800741d

080074e8 <__sfmoreglue>:
 80074e8:	b570      	push	{r4, r5, r6, lr}
 80074ea:	2268      	movs	r2, #104	; 0x68
 80074ec:	1e4d      	subs	r5, r1, #1
 80074ee:	4355      	muls	r5, r2
 80074f0:	460e      	mov	r6, r1
 80074f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80074f6:	f7ff fa65 	bl	80069c4 <_malloc_r>
 80074fa:	4604      	mov	r4, r0
 80074fc:	b140      	cbz	r0, 8007510 <__sfmoreglue+0x28>
 80074fe:	2100      	movs	r1, #0
 8007500:	e9c0 1600 	strd	r1, r6, [r0]
 8007504:	300c      	adds	r0, #12
 8007506:	60a0      	str	r0, [r4, #8]
 8007508:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800750c:	f7fd fb2c 	bl	8004b68 <memset>
 8007510:	4620      	mov	r0, r4
 8007512:	bd70      	pop	{r4, r5, r6, pc}

08007514 <__sfp_lock_acquire>:
 8007514:	4801      	ldr	r0, [pc, #4]	; (800751c <__sfp_lock_acquire+0x8>)
 8007516:	f000 b8b3 	b.w	8007680 <__retarget_lock_acquire_recursive>
 800751a:	bf00      	nop
 800751c:	200002e9 	.word	0x200002e9

08007520 <__sfp_lock_release>:
 8007520:	4801      	ldr	r0, [pc, #4]	; (8007528 <__sfp_lock_release+0x8>)
 8007522:	f000 b8ae 	b.w	8007682 <__retarget_lock_release_recursive>
 8007526:	bf00      	nop
 8007528:	200002e9 	.word	0x200002e9

0800752c <__sinit_lock_acquire>:
 800752c:	4801      	ldr	r0, [pc, #4]	; (8007534 <__sinit_lock_acquire+0x8>)
 800752e:	f000 b8a7 	b.w	8007680 <__retarget_lock_acquire_recursive>
 8007532:	bf00      	nop
 8007534:	200002ea 	.word	0x200002ea

08007538 <__sinit_lock_release>:
 8007538:	4801      	ldr	r0, [pc, #4]	; (8007540 <__sinit_lock_release+0x8>)
 800753a:	f000 b8a2 	b.w	8007682 <__retarget_lock_release_recursive>
 800753e:	bf00      	nop
 8007540:	200002ea 	.word	0x200002ea

08007544 <__sinit>:
 8007544:	b510      	push	{r4, lr}
 8007546:	4604      	mov	r4, r0
 8007548:	f7ff fff0 	bl	800752c <__sinit_lock_acquire>
 800754c:	69a3      	ldr	r3, [r4, #24]
 800754e:	b11b      	cbz	r3, 8007558 <__sinit+0x14>
 8007550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007554:	f7ff bff0 	b.w	8007538 <__sinit_lock_release>
 8007558:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800755c:	6523      	str	r3, [r4, #80]	; 0x50
 800755e:	4b13      	ldr	r3, [pc, #76]	; (80075ac <__sinit+0x68>)
 8007560:	4a13      	ldr	r2, [pc, #76]	; (80075b0 <__sinit+0x6c>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	62a2      	str	r2, [r4, #40]	; 0x28
 8007566:	42a3      	cmp	r3, r4
 8007568:	bf04      	itt	eq
 800756a:	2301      	moveq	r3, #1
 800756c:	61a3      	streq	r3, [r4, #24]
 800756e:	4620      	mov	r0, r4
 8007570:	f000 f820 	bl	80075b4 <__sfp>
 8007574:	6060      	str	r0, [r4, #4]
 8007576:	4620      	mov	r0, r4
 8007578:	f000 f81c 	bl	80075b4 <__sfp>
 800757c:	60a0      	str	r0, [r4, #8]
 800757e:	4620      	mov	r0, r4
 8007580:	f000 f818 	bl	80075b4 <__sfp>
 8007584:	2200      	movs	r2, #0
 8007586:	60e0      	str	r0, [r4, #12]
 8007588:	2104      	movs	r1, #4
 800758a:	6860      	ldr	r0, [r4, #4]
 800758c:	f7ff ff82 	bl	8007494 <std>
 8007590:	68a0      	ldr	r0, [r4, #8]
 8007592:	2201      	movs	r2, #1
 8007594:	2109      	movs	r1, #9
 8007596:	f7ff ff7d 	bl	8007494 <std>
 800759a:	68e0      	ldr	r0, [r4, #12]
 800759c:	2202      	movs	r2, #2
 800759e:	2112      	movs	r1, #18
 80075a0:	f7ff ff78 	bl	8007494 <std>
 80075a4:	2301      	movs	r3, #1
 80075a6:	61a3      	str	r3, [r4, #24]
 80075a8:	e7d2      	b.n	8007550 <__sinit+0xc>
 80075aa:	bf00      	nop
 80075ac:	08007a4c 	.word	0x08007a4c
 80075b0:	080074dd 	.word	0x080074dd

080075b4 <__sfp>:
 80075b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075b6:	4607      	mov	r7, r0
 80075b8:	f7ff ffac 	bl	8007514 <__sfp_lock_acquire>
 80075bc:	4b1e      	ldr	r3, [pc, #120]	; (8007638 <__sfp+0x84>)
 80075be:	681e      	ldr	r6, [r3, #0]
 80075c0:	69b3      	ldr	r3, [r6, #24]
 80075c2:	b913      	cbnz	r3, 80075ca <__sfp+0x16>
 80075c4:	4630      	mov	r0, r6
 80075c6:	f7ff ffbd 	bl	8007544 <__sinit>
 80075ca:	3648      	adds	r6, #72	; 0x48
 80075cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80075d0:	3b01      	subs	r3, #1
 80075d2:	d503      	bpl.n	80075dc <__sfp+0x28>
 80075d4:	6833      	ldr	r3, [r6, #0]
 80075d6:	b30b      	cbz	r3, 800761c <__sfp+0x68>
 80075d8:	6836      	ldr	r6, [r6, #0]
 80075da:	e7f7      	b.n	80075cc <__sfp+0x18>
 80075dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80075e0:	b9d5      	cbnz	r5, 8007618 <__sfp+0x64>
 80075e2:	4b16      	ldr	r3, [pc, #88]	; (800763c <__sfp+0x88>)
 80075e4:	60e3      	str	r3, [r4, #12]
 80075e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80075ea:	6665      	str	r5, [r4, #100]	; 0x64
 80075ec:	f000 f847 	bl	800767e <__retarget_lock_init_recursive>
 80075f0:	f7ff ff96 	bl	8007520 <__sfp_lock_release>
 80075f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80075f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80075fc:	6025      	str	r5, [r4, #0]
 80075fe:	61a5      	str	r5, [r4, #24]
 8007600:	2208      	movs	r2, #8
 8007602:	4629      	mov	r1, r5
 8007604:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007608:	f7fd faae 	bl	8004b68 <memset>
 800760c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007610:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007614:	4620      	mov	r0, r4
 8007616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007618:	3468      	adds	r4, #104	; 0x68
 800761a:	e7d9      	b.n	80075d0 <__sfp+0x1c>
 800761c:	2104      	movs	r1, #4
 800761e:	4638      	mov	r0, r7
 8007620:	f7ff ff62 	bl	80074e8 <__sfmoreglue>
 8007624:	4604      	mov	r4, r0
 8007626:	6030      	str	r0, [r6, #0]
 8007628:	2800      	cmp	r0, #0
 800762a:	d1d5      	bne.n	80075d8 <__sfp+0x24>
 800762c:	f7ff ff78 	bl	8007520 <__sfp_lock_release>
 8007630:	230c      	movs	r3, #12
 8007632:	603b      	str	r3, [r7, #0]
 8007634:	e7ee      	b.n	8007614 <__sfp+0x60>
 8007636:	bf00      	nop
 8007638:	08007a4c 	.word	0x08007a4c
 800763c:	ffff0001 	.word	0xffff0001

08007640 <_fwalk_reent>:
 8007640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007644:	4606      	mov	r6, r0
 8007646:	4688      	mov	r8, r1
 8007648:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800764c:	2700      	movs	r7, #0
 800764e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007652:	f1b9 0901 	subs.w	r9, r9, #1
 8007656:	d505      	bpl.n	8007664 <_fwalk_reent+0x24>
 8007658:	6824      	ldr	r4, [r4, #0]
 800765a:	2c00      	cmp	r4, #0
 800765c:	d1f7      	bne.n	800764e <_fwalk_reent+0xe>
 800765e:	4638      	mov	r0, r7
 8007660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007664:	89ab      	ldrh	r3, [r5, #12]
 8007666:	2b01      	cmp	r3, #1
 8007668:	d907      	bls.n	800767a <_fwalk_reent+0x3a>
 800766a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800766e:	3301      	adds	r3, #1
 8007670:	d003      	beq.n	800767a <_fwalk_reent+0x3a>
 8007672:	4629      	mov	r1, r5
 8007674:	4630      	mov	r0, r6
 8007676:	47c0      	blx	r8
 8007678:	4307      	orrs	r7, r0
 800767a:	3568      	adds	r5, #104	; 0x68
 800767c:	e7e9      	b.n	8007652 <_fwalk_reent+0x12>

0800767e <__retarget_lock_init_recursive>:
 800767e:	4770      	bx	lr

08007680 <__retarget_lock_acquire_recursive>:
 8007680:	4770      	bx	lr

08007682 <__retarget_lock_release_recursive>:
 8007682:	4770      	bx	lr

08007684 <__swhatbuf_r>:
 8007684:	b570      	push	{r4, r5, r6, lr}
 8007686:	460e      	mov	r6, r1
 8007688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800768c:	2900      	cmp	r1, #0
 800768e:	b096      	sub	sp, #88	; 0x58
 8007690:	4614      	mov	r4, r2
 8007692:	461d      	mov	r5, r3
 8007694:	da08      	bge.n	80076a8 <__swhatbuf_r+0x24>
 8007696:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	602a      	str	r2, [r5, #0]
 800769e:	061a      	lsls	r2, r3, #24
 80076a0:	d410      	bmi.n	80076c4 <__swhatbuf_r+0x40>
 80076a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076a6:	e00e      	b.n	80076c6 <__swhatbuf_r+0x42>
 80076a8:	466a      	mov	r2, sp
 80076aa:	f000 f903 	bl	80078b4 <_fstat_r>
 80076ae:	2800      	cmp	r0, #0
 80076b0:	dbf1      	blt.n	8007696 <__swhatbuf_r+0x12>
 80076b2:	9a01      	ldr	r2, [sp, #4]
 80076b4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80076b8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80076bc:	425a      	negs	r2, r3
 80076be:	415a      	adcs	r2, r3
 80076c0:	602a      	str	r2, [r5, #0]
 80076c2:	e7ee      	b.n	80076a2 <__swhatbuf_r+0x1e>
 80076c4:	2340      	movs	r3, #64	; 0x40
 80076c6:	2000      	movs	r0, #0
 80076c8:	6023      	str	r3, [r4, #0]
 80076ca:	b016      	add	sp, #88	; 0x58
 80076cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080076d0 <__smakebuf_r>:
 80076d0:	898b      	ldrh	r3, [r1, #12]
 80076d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80076d4:	079d      	lsls	r5, r3, #30
 80076d6:	4606      	mov	r6, r0
 80076d8:	460c      	mov	r4, r1
 80076da:	d507      	bpl.n	80076ec <__smakebuf_r+0x1c>
 80076dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80076e0:	6023      	str	r3, [r4, #0]
 80076e2:	6123      	str	r3, [r4, #16]
 80076e4:	2301      	movs	r3, #1
 80076e6:	6163      	str	r3, [r4, #20]
 80076e8:	b002      	add	sp, #8
 80076ea:	bd70      	pop	{r4, r5, r6, pc}
 80076ec:	ab01      	add	r3, sp, #4
 80076ee:	466a      	mov	r2, sp
 80076f0:	f7ff ffc8 	bl	8007684 <__swhatbuf_r>
 80076f4:	9900      	ldr	r1, [sp, #0]
 80076f6:	4605      	mov	r5, r0
 80076f8:	4630      	mov	r0, r6
 80076fa:	f7ff f963 	bl	80069c4 <_malloc_r>
 80076fe:	b948      	cbnz	r0, 8007714 <__smakebuf_r+0x44>
 8007700:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007704:	059a      	lsls	r2, r3, #22
 8007706:	d4ef      	bmi.n	80076e8 <__smakebuf_r+0x18>
 8007708:	f023 0303 	bic.w	r3, r3, #3
 800770c:	f043 0302 	orr.w	r3, r3, #2
 8007710:	81a3      	strh	r3, [r4, #12]
 8007712:	e7e3      	b.n	80076dc <__smakebuf_r+0xc>
 8007714:	4b0d      	ldr	r3, [pc, #52]	; (800774c <__smakebuf_r+0x7c>)
 8007716:	62b3      	str	r3, [r6, #40]	; 0x28
 8007718:	89a3      	ldrh	r3, [r4, #12]
 800771a:	6020      	str	r0, [r4, #0]
 800771c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007720:	81a3      	strh	r3, [r4, #12]
 8007722:	9b00      	ldr	r3, [sp, #0]
 8007724:	6163      	str	r3, [r4, #20]
 8007726:	9b01      	ldr	r3, [sp, #4]
 8007728:	6120      	str	r0, [r4, #16]
 800772a:	b15b      	cbz	r3, 8007744 <__smakebuf_r+0x74>
 800772c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007730:	4630      	mov	r0, r6
 8007732:	f000 f8d1 	bl	80078d8 <_isatty_r>
 8007736:	b128      	cbz	r0, 8007744 <__smakebuf_r+0x74>
 8007738:	89a3      	ldrh	r3, [r4, #12]
 800773a:	f023 0303 	bic.w	r3, r3, #3
 800773e:	f043 0301 	orr.w	r3, r3, #1
 8007742:	81a3      	strh	r3, [r4, #12]
 8007744:	89a0      	ldrh	r0, [r4, #12]
 8007746:	4305      	orrs	r5, r0
 8007748:	81a5      	strh	r5, [r4, #12]
 800774a:	e7cd      	b.n	80076e8 <__smakebuf_r+0x18>
 800774c:	080074dd 	.word	0x080074dd

08007750 <_malloc_usable_size_r>:
 8007750:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007754:	1f18      	subs	r0, r3, #4
 8007756:	2b00      	cmp	r3, #0
 8007758:	bfbc      	itt	lt
 800775a:	580b      	ldrlt	r3, [r1, r0]
 800775c:	18c0      	addlt	r0, r0, r3
 800775e:	4770      	bx	lr

08007760 <_raise_r>:
 8007760:	291f      	cmp	r1, #31
 8007762:	b538      	push	{r3, r4, r5, lr}
 8007764:	4604      	mov	r4, r0
 8007766:	460d      	mov	r5, r1
 8007768:	d904      	bls.n	8007774 <_raise_r+0x14>
 800776a:	2316      	movs	r3, #22
 800776c:	6003      	str	r3, [r0, #0]
 800776e:	f04f 30ff 	mov.w	r0, #4294967295
 8007772:	bd38      	pop	{r3, r4, r5, pc}
 8007774:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007776:	b112      	cbz	r2, 800777e <_raise_r+0x1e>
 8007778:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800777c:	b94b      	cbnz	r3, 8007792 <_raise_r+0x32>
 800777e:	4620      	mov	r0, r4
 8007780:	f000 f830 	bl	80077e4 <_getpid_r>
 8007784:	462a      	mov	r2, r5
 8007786:	4601      	mov	r1, r0
 8007788:	4620      	mov	r0, r4
 800778a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800778e:	f000 b817 	b.w	80077c0 <_kill_r>
 8007792:	2b01      	cmp	r3, #1
 8007794:	d00a      	beq.n	80077ac <_raise_r+0x4c>
 8007796:	1c59      	adds	r1, r3, #1
 8007798:	d103      	bne.n	80077a2 <_raise_r+0x42>
 800779a:	2316      	movs	r3, #22
 800779c:	6003      	str	r3, [r0, #0]
 800779e:	2001      	movs	r0, #1
 80077a0:	e7e7      	b.n	8007772 <_raise_r+0x12>
 80077a2:	2400      	movs	r4, #0
 80077a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80077a8:	4628      	mov	r0, r5
 80077aa:	4798      	blx	r3
 80077ac:	2000      	movs	r0, #0
 80077ae:	e7e0      	b.n	8007772 <_raise_r+0x12>

080077b0 <raise>:
 80077b0:	4b02      	ldr	r3, [pc, #8]	; (80077bc <raise+0xc>)
 80077b2:	4601      	mov	r1, r0
 80077b4:	6818      	ldr	r0, [r3, #0]
 80077b6:	f7ff bfd3 	b.w	8007760 <_raise_r>
 80077ba:	bf00      	nop
 80077bc:	2000000c 	.word	0x2000000c

080077c0 <_kill_r>:
 80077c0:	b538      	push	{r3, r4, r5, lr}
 80077c2:	4d07      	ldr	r5, [pc, #28]	; (80077e0 <_kill_r+0x20>)
 80077c4:	2300      	movs	r3, #0
 80077c6:	4604      	mov	r4, r0
 80077c8:	4608      	mov	r0, r1
 80077ca:	4611      	mov	r1, r2
 80077cc:	602b      	str	r3, [r5, #0]
 80077ce:	f7f9 feb1 	bl	8001534 <_kill>
 80077d2:	1c43      	adds	r3, r0, #1
 80077d4:	d102      	bne.n	80077dc <_kill_r+0x1c>
 80077d6:	682b      	ldr	r3, [r5, #0]
 80077d8:	b103      	cbz	r3, 80077dc <_kill_r+0x1c>
 80077da:	6023      	str	r3, [r4, #0]
 80077dc:	bd38      	pop	{r3, r4, r5, pc}
 80077de:	bf00      	nop
 80077e0:	200002e4 	.word	0x200002e4

080077e4 <_getpid_r>:
 80077e4:	f7f9 be9e 	b.w	8001524 <_getpid>

080077e8 <__sread>:
 80077e8:	b510      	push	{r4, lr}
 80077ea:	460c      	mov	r4, r1
 80077ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077f0:	f000 f894 	bl	800791c <_read_r>
 80077f4:	2800      	cmp	r0, #0
 80077f6:	bfab      	itete	ge
 80077f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80077fa:	89a3      	ldrhlt	r3, [r4, #12]
 80077fc:	181b      	addge	r3, r3, r0
 80077fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007802:	bfac      	ite	ge
 8007804:	6563      	strge	r3, [r4, #84]	; 0x54
 8007806:	81a3      	strhlt	r3, [r4, #12]
 8007808:	bd10      	pop	{r4, pc}

0800780a <__swrite>:
 800780a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800780e:	461f      	mov	r7, r3
 8007810:	898b      	ldrh	r3, [r1, #12]
 8007812:	05db      	lsls	r3, r3, #23
 8007814:	4605      	mov	r5, r0
 8007816:	460c      	mov	r4, r1
 8007818:	4616      	mov	r6, r2
 800781a:	d505      	bpl.n	8007828 <__swrite+0x1e>
 800781c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007820:	2302      	movs	r3, #2
 8007822:	2200      	movs	r2, #0
 8007824:	f000 f868 	bl	80078f8 <_lseek_r>
 8007828:	89a3      	ldrh	r3, [r4, #12]
 800782a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800782e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007832:	81a3      	strh	r3, [r4, #12]
 8007834:	4632      	mov	r2, r6
 8007836:	463b      	mov	r3, r7
 8007838:	4628      	mov	r0, r5
 800783a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800783e:	f000 b817 	b.w	8007870 <_write_r>

08007842 <__sseek>:
 8007842:	b510      	push	{r4, lr}
 8007844:	460c      	mov	r4, r1
 8007846:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800784a:	f000 f855 	bl	80078f8 <_lseek_r>
 800784e:	1c43      	adds	r3, r0, #1
 8007850:	89a3      	ldrh	r3, [r4, #12]
 8007852:	bf15      	itete	ne
 8007854:	6560      	strne	r0, [r4, #84]	; 0x54
 8007856:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800785a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800785e:	81a3      	strheq	r3, [r4, #12]
 8007860:	bf18      	it	ne
 8007862:	81a3      	strhne	r3, [r4, #12]
 8007864:	bd10      	pop	{r4, pc}

08007866 <__sclose>:
 8007866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800786a:	f000 b813 	b.w	8007894 <_close_r>
	...

08007870 <_write_r>:
 8007870:	b538      	push	{r3, r4, r5, lr}
 8007872:	4d07      	ldr	r5, [pc, #28]	; (8007890 <_write_r+0x20>)
 8007874:	4604      	mov	r4, r0
 8007876:	4608      	mov	r0, r1
 8007878:	4611      	mov	r1, r2
 800787a:	2200      	movs	r2, #0
 800787c:	602a      	str	r2, [r5, #0]
 800787e:	461a      	mov	r2, r3
 8007880:	f7f9 fe8f 	bl	80015a2 <_write>
 8007884:	1c43      	adds	r3, r0, #1
 8007886:	d102      	bne.n	800788e <_write_r+0x1e>
 8007888:	682b      	ldr	r3, [r5, #0]
 800788a:	b103      	cbz	r3, 800788e <_write_r+0x1e>
 800788c:	6023      	str	r3, [r4, #0]
 800788e:	bd38      	pop	{r3, r4, r5, pc}
 8007890:	200002e4 	.word	0x200002e4

08007894 <_close_r>:
 8007894:	b538      	push	{r3, r4, r5, lr}
 8007896:	4d06      	ldr	r5, [pc, #24]	; (80078b0 <_close_r+0x1c>)
 8007898:	2300      	movs	r3, #0
 800789a:	4604      	mov	r4, r0
 800789c:	4608      	mov	r0, r1
 800789e:	602b      	str	r3, [r5, #0]
 80078a0:	f7f9 fe9b 	bl	80015da <_close>
 80078a4:	1c43      	adds	r3, r0, #1
 80078a6:	d102      	bne.n	80078ae <_close_r+0x1a>
 80078a8:	682b      	ldr	r3, [r5, #0]
 80078aa:	b103      	cbz	r3, 80078ae <_close_r+0x1a>
 80078ac:	6023      	str	r3, [r4, #0]
 80078ae:	bd38      	pop	{r3, r4, r5, pc}
 80078b0:	200002e4 	.word	0x200002e4

080078b4 <_fstat_r>:
 80078b4:	b538      	push	{r3, r4, r5, lr}
 80078b6:	4d07      	ldr	r5, [pc, #28]	; (80078d4 <_fstat_r+0x20>)
 80078b8:	2300      	movs	r3, #0
 80078ba:	4604      	mov	r4, r0
 80078bc:	4608      	mov	r0, r1
 80078be:	4611      	mov	r1, r2
 80078c0:	602b      	str	r3, [r5, #0]
 80078c2:	f7f9 fe96 	bl	80015f2 <_fstat>
 80078c6:	1c43      	adds	r3, r0, #1
 80078c8:	d102      	bne.n	80078d0 <_fstat_r+0x1c>
 80078ca:	682b      	ldr	r3, [r5, #0]
 80078cc:	b103      	cbz	r3, 80078d0 <_fstat_r+0x1c>
 80078ce:	6023      	str	r3, [r4, #0]
 80078d0:	bd38      	pop	{r3, r4, r5, pc}
 80078d2:	bf00      	nop
 80078d4:	200002e4 	.word	0x200002e4

080078d8 <_isatty_r>:
 80078d8:	b538      	push	{r3, r4, r5, lr}
 80078da:	4d06      	ldr	r5, [pc, #24]	; (80078f4 <_isatty_r+0x1c>)
 80078dc:	2300      	movs	r3, #0
 80078de:	4604      	mov	r4, r0
 80078e0:	4608      	mov	r0, r1
 80078e2:	602b      	str	r3, [r5, #0]
 80078e4:	f7f9 fe95 	bl	8001612 <_isatty>
 80078e8:	1c43      	adds	r3, r0, #1
 80078ea:	d102      	bne.n	80078f2 <_isatty_r+0x1a>
 80078ec:	682b      	ldr	r3, [r5, #0]
 80078ee:	b103      	cbz	r3, 80078f2 <_isatty_r+0x1a>
 80078f0:	6023      	str	r3, [r4, #0]
 80078f2:	bd38      	pop	{r3, r4, r5, pc}
 80078f4:	200002e4 	.word	0x200002e4

080078f8 <_lseek_r>:
 80078f8:	b538      	push	{r3, r4, r5, lr}
 80078fa:	4d07      	ldr	r5, [pc, #28]	; (8007918 <_lseek_r+0x20>)
 80078fc:	4604      	mov	r4, r0
 80078fe:	4608      	mov	r0, r1
 8007900:	4611      	mov	r1, r2
 8007902:	2200      	movs	r2, #0
 8007904:	602a      	str	r2, [r5, #0]
 8007906:	461a      	mov	r2, r3
 8007908:	f7f9 fe8e 	bl	8001628 <_lseek>
 800790c:	1c43      	adds	r3, r0, #1
 800790e:	d102      	bne.n	8007916 <_lseek_r+0x1e>
 8007910:	682b      	ldr	r3, [r5, #0]
 8007912:	b103      	cbz	r3, 8007916 <_lseek_r+0x1e>
 8007914:	6023      	str	r3, [r4, #0]
 8007916:	bd38      	pop	{r3, r4, r5, pc}
 8007918:	200002e4 	.word	0x200002e4

0800791c <_read_r>:
 800791c:	b538      	push	{r3, r4, r5, lr}
 800791e:	4d07      	ldr	r5, [pc, #28]	; (800793c <_read_r+0x20>)
 8007920:	4604      	mov	r4, r0
 8007922:	4608      	mov	r0, r1
 8007924:	4611      	mov	r1, r2
 8007926:	2200      	movs	r2, #0
 8007928:	602a      	str	r2, [r5, #0]
 800792a:	461a      	mov	r2, r3
 800792c:	f7f9 fe1c 	bl	8001568 <_read>
 8007930:	1c43      	adds	r3, r0, #1
 8007932:	d102      	bne.n	800793a <_read_r+0x1e>
 8007934:	682b      	ldr	r3, [r5, #0]
 8007936:	b103      	cbz	r3, 800793a <_read_r+0x1e>
 8007938:	6023      	str	r3, [r4, #0]
 800793a:	bd38      	pop	{r3, r4, r5, pc}
 800793c:	200002e4 	.word	0x200002e4

08007940 <_init>:
 8007940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007942:	bf00      	nop
 8007944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007946:	bc08      	pop	{r3}
 8007948:	469e      	mov	lr, r3
 800794a:	4770      	bx	lr

0800794c <_fini>:
 800794c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800794e:	bf00      	nop
 8007950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007952:	bc08      	pop	{r3}
 8007954:	469e      	mov	lr, r3
 8007956:	4770      	bx	lr
