
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 87272 
WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/AND2.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/FD.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module OR2 [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/OR2.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 759.000 ; gain = 181.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/clkdiv.v:24]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (1#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/clkdiv.v:24]
INFO: [Synth 8-6157] synthesizing module 'pbdebounce' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/pbdebounce.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pbdebounce' (2#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/pbdebounce.v:22]
INFO: [Synth 8-6157] synthesizing module 'AddSub4b' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/AddSub4b.v:1]
INFO: [Synth 8-6157] synthesizing module 'AddSub1b' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/AddSub1b.v:1]
INFO: [Synth 8-6157] synthesizing module 'Adder1b' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Adder1b.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Adder1b' (3#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Adder1b.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AddSub1b' (4#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/AddSub1b.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AddSub4b' (5#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/AddSub4b.v:1]
WARNING: [Synth 8-7023] instance 'm5' of module 'AddSub4b' has 5 connections declared, but only 4 given [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:31]
WARNING: [Synth 8-7023] instance 'm6' of module 'AddSub4b' has 5 connections declared, but only 4 given [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:32]
WARNING: [Synth 8-7023] instance 'm7' of module 'AddSub4b' has 5 connections declared, but only 4 given [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:33]
WARNING: [Synth 8-7023] instance 'm8' of module 'AddSub4b' has 5 connections declared, but only 4 given [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:34]
INFO: [Synth 8-6157] synthesizing module 'DisplayNumber' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/DisplayNumber.v:23]
INFO: [Synth 8-6157] synthesizing module 'DisplaySync' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/DisplaySync.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1b4' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Mux4to1b4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1b4' (6#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Mux4to1b4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Mux4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1' (7#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Mux4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplaySync' (8#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/DisplaySync.v:23]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/MyMC14495.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (9#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/MyMC14495.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplayNumber' (10#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/DisplayNumber.v:23]
INFO: [Synth 8-6157] synthesizing module 'SSeg_Dev' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/SSeg_Dev.v:35]
INFO: [Synth 8-6157] synthesizing module 'P2S' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/P2S.v:22]
	Parameter BIT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SR_Latch' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/SR_Latch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SR_Latch' (11#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/SR_Latch.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_reg' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/shift_reg.v:21]
	Parameter BIT_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/AND2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (12#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/AND2.v:23]
INFO: [Synth 8-6157] synthesizing module 'OR2' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/OR2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (13#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/OR2.v:23]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/FD.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FD' (14#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/FD.v:22]
INFO: [Synth 8-6157] synthesizing module 'wire1' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/wire1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wire1' (15#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/wire1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg' (16#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/shift_reg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'P2S' (17#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/P2S.v:22]
INFO: [Synth 8-6157] synthesizing module 'HexsTo8Seg' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/HexsTo8Seg.v:4]
INFO: [Synth 8-6157] synthesizing module 'HexToSeg' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/HexToSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HexToSeg' (18#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/HexToSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HexsTo8Seg' (19#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/HexsTo8Seg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SSeg_Dev' (20#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/SSeg_Dev.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Top' (21#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v:1]
WARNING: [Synth 8-3917] design Top has port BTN_X driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 799.543 ; gain = 222.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 799.543 ; gain = 222.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 799.543 ; gain = 222.438
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/constrs_1/new/SSEGP2S.xdc]
Finished Parsing XDC File [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/constrs_1/new/SSEGP2S.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/constrs_1/new/SSEGP2S.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 943.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 943.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 943.836 ; gain = 366.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 943.836 ; gain = 366.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 943.836 ; gain = 366.730
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Q_reg_reg' [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/SR_Latch.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 943.836 ; gain = 366.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 69    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module pbdebounce 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Adder1b 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module AddSub1b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux4to1b4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module FD__mod 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'm1/pbshift_reg' and it is trimmed from '8' to '7' bits. [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/pbdebounce.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'm2/pbshift_reg' and it is trimmed from '8' to '7' bits. [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/pbdebounce.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'm3/pbshift_reg' and it is trimmed from '8' to '7' bits. [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/pbdebounce.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'm4/pbshift_reg' and it is trimmed from '8' to '7' bits. [C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.srcs/sources_1/new/pbdebounce.v:31]
WARNING: [Synth 8-3917] design Top has port BTN_X driven by constant 0
WARNING: [Synth 8-3917] design Top has port seg_clrn driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 943.836 ; gain = 366.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 943.836 ; gain = 366.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 943.836 ; gain = 366.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 943.836 ; gain = 366.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 955.859 ; gain = 378.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 955.859 ; gain = 378.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 955.859 ; gain = 378.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 955.859 ; gain = 378.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 955.859 ; gain = 378.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 955.859 ; gain = 378.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     6|
|4     |LUT2   |     4|
|5     |LUT3   |     4|
|6     |LUT4   |    31|
|7     |LUT5   |     7|
|8     |LUT6   |    74|
|9     |FDRE   |   124|
|10    |FDSE   |     8|
|11    |LDC    |     1|
|12    |IBUF   |     6|
|13    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------+------+
|      |Instance                 |Module       |Cells |
+------+-------------------------+-------------+------+
|1     |top                      |             |   289|
|2     |  m0                     |clkdiv       |    40|
|3     |  m1                     |pbdebounce   |    12|
|4     |  m10                    |SSeg_Dev     |   144|
|5     |    M2                   |P2S          |   144|
|6     |      U1                 |SR_Latch     |    58|
|7     |      U2                 |shift_reg    |    86|
|8     |        \genblk1[0].fd   |FD__mod      |     1|
|9     |        \genblk1[10].fd  |FD__mod_3    |     3|
|10    |        \genblk1[11].fd  |FD__mod_4    |     1|
|11    |        \genblk1[12].fd  |FD__mod_5    |     1|
|12    |        \genblk1[13].fd  |FD__mod_6    |     1|
|13    |        \genblk1[14].fd  |FD__mod_7    |     1|
|14    |        \genblk1[15].fd  |FD__mod_8    |     2|
|15    |        \genblk1[16].fd  |FD__mod_9    |     1|
|16    |        \genblk1[17].fd  |FD__mod_10   |     1|
|17    |        \genblk1[18].fd  |FD__mod_11   |     2|
|18    |        \genblk1[19].fd  |FD__mod_12   |     1|
|19    |        \genblk1[1].fd   |FD__mod_13   |     1|
|20    |        \genblk1[20].fd  |FD__mod_14   |     1|
|21    |        \genblk1[21].fd  |FD__mod_15   |     1|
|22    |        \genblk1[22].fd  |FD__mod_16   |     1|
|23    |        \genblk1[23].fd  |FD__mod_17   |     1|
|24    |        \genblk1[24].fd  |FD__mod_18   |     1|
|25    |        \genblk1[25].fd  |FD__mod_19   |     1|
|26    |        \genblk1[26].fd  |FD__mod_20   |     1|
|27    |        \genblk1[27].fd  |FD__mod_21   |     3|
|28    |        \genblk1[28].fd  |FD__mod_22   |     1|
|29    |        \genblk1[29].fd  |FD__mod_23   |     1|
|30    |        \genblk1[2].fd   |FD__mod_24   |     2|
|31    |        \genblk1[30].fd  |FD__mod_25   |     1|
|32    |        \genblk1[31].fd  |FD__mod_26   |     1|
|33    |        \genblk1[32].fd  |FD__mod_27   |     1|
|34    |        \genblk1[33].fd  |FD__mod_28   |     1|
|35    |        \genblk1[34].fd  |FD__mod_29   |     2|
|36    |        \genblk1[35].fd  |FD__mod_30   |     1|
|37    |        \genblk1[36].fd  |FD__mod_31   |     1|
|38    |        \genblk1[37].fd  |FD__mod_32   |     1|
|39    |        \genblk1[38].fd  |FD__mod_33   |     1|
|40    |        \genblk1[39].fd  |FD__mod_34   |     1|
|41    |        \genblk1[3].fd   |FD__mod_35   |     1|
|42    |        \genblk1[40].fd  |FD__mod_36   |     7|
|43    |        \genblk1[41].fd  |FD__mod_37   |     1|
|44    |        \genblk1[42].fd  |FD__mod_38   |     1|
|45    |        \genblk1[43].fd  |FD__mod_39   |     1|
|46    |        \genblk1[44].fd  |FD__mod_40   |     2|
|47    |        \genblk1[45].fd  |FD__mod_41   |     1|
|48    |        \genblk1[46].fd  |FD__mod_42   |     1|
|49    |        \genblk1[47].fd  |FD__mod_43   |     1|
|50    |        \genblk1[48].fd  |FD__mod_44   |     2|
|51    |        \genblk1[49].fd  |FD__mod_45   |     1|
|52    |        \genblk1[4].fd   |FD__mod_46   |     1|
|53    |        \genblk1[50].fd  |FD__mod_47   |     2|
|54    |        \genblk1[51].fd  |FD__mod_48   |     1|
|55    |        \genblk1[52].fd  |FD__mod_49   |     1|
|56    |        \genblk1[53].fd  |FD__mod_50   |     1|
|57    |        \genblk1[54].fd  |FD__mod_51   |     1|
|58    |        \genblk1[55].fd  |FD__mod_52   |     1|
|59    |        \genblk1[56].fd  |FD__mod_53   |     3|
|60    |        \genblk1[57].fd  |FD__mod_54   |     1|
|61    |        \genblk1[58].fd  |FD__mod_55   |     1|
|62    |        \genblk1[59].fd  |FD__mod_56   |     1|
|63    |        \genblk1[5].fd   |FD__mod_57   |     1|
|64    |        \genblk1[60].fd  |FD__mod_58   |     2|
|65    |        \genblk1[61].fd  |FD__mod_59   |     1|
|66    |        \genblk1[62].fd  |FD__mod_60   |     1|
|67    |        \genblk1[63].fd  |FD__mod_61   |     1|
|68    |        \genblk1[64].fd  |FD__mod_62   |     2|
|69    |        \genblk1[6].fd   |FD__mod_63   |     1|
|70    |        \genblk1[7].fd   |FD__mod_64   |     1|
|71    |        \genblk1[8].fd   |FD__mod_65   |     1|
|72    |        \genblk1[9].fd   |FD__mod_66   |     1|
|73    |  m2                     |pbdebounce_0 |    12|
|74    |  m3                     |pbdebounce_1 |    12|
|75    |  m4                     |pbdebounce_2 |    12|
+------+-------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 955.859 ; gain = 378.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 955.859 ; gain = 234.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 955.859 ; gain = 378.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 961.004 ; gain = 656.289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.004 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/15390/Desktop/DD/Mylab/lab13/SEGP2S/SEGP2S.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 17:30:22 2023...
