$date
	Sat Sep 04 15:48:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module EF3_tb $end
$var wire 5 ! F [4:0] $end
$var reg 4 " in [3:0] $end
$scope module OUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var wire 4 ' conca [3:0] $end
$var reg 5 ( F [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10100 (
b0 '
0&
0%
0$
0#
b0 "
b10100 !
$end
#20
b10011 !
b10011 (
b1 '
1&
b1 "
#40
1%
b10 '
0&
b10 "
#60
b10010 !
b10010 (
b11 '
1&
b11 "
#80
1$
0%
b100 '
0&
b100 "
#100
b10001 !
b10001 (
b101 '
1&
b101 "
#120
1%
b110 '
0&
b110 "
#140
b10000 !
b10000 (
b111 '
1&
b111 "
#160
1#
0$
0%
b1000 '
0&
b1000 "
#180
b1111 !
b1111 (
b1001 '
1&
b1001 "
#200
1%
b1010 '
0&
b1010 "
#220
b1110 !
b1110 (
b1011 '
1&
b1011 "
#240
1$
0%
b1100 '
0&
b1100 "
#260
b1101 !
b1101 (
b1101 '
1&
b1101 "
#280
1%
b1110 '
0&
b1110 "
#300
b1100 !
b1100 (
b1111 '
1&
b1111 "
#320
