-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Thu Jan  2 21:38:27 2020
-- Host        : LAPTOP-UIMKI226 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Raymond-Ziyue/Desktop/JOJO/Rom/ROM_JOJO_overdrive/ip/ROM_JOJO_overdrive_blk_mem_gen_0_0/ROM_JOJO_overdrive_blk_mem_gen_0_0_sim_netlist.vhdl
-- Design      : ROM_JOJO_overdrive_blk_mem_gen_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tffg676-2L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_overdrive_blk_mem_gen_0_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_JOJO_overdrive_blk_mem_gen_0_0_bindec : entity is "bindec";
end ROM_JOJO_overdrive_blk_mem_gen_0_0_bindec;

architecture STRUCTURE of ROM_JOJO_overdrive_blk_mem_gen_0_0_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_mux;

architecture STRUCTURE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_mux is
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(0),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(0),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(2)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(1),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(1),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(1),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(2),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(2),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(2),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(3),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(3),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(3),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(4),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(4),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(4),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(5),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(5),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(5),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(6),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(6),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(6),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(7),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(7),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(7),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe_d1(1),
      I2 => \douta[9]\(0),
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[9]_0\(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[9]_1\(0),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"000D000000400000780000000000000000000000000000000000000000000000",
      INIT_02 => X"162FE3000800770008426400002DB200002C416600090066000EE000000FF000",
      INIT_03 => X"0FAA44000BDE220001EC62000070200002881000055B0680001200800D218000",
      INIT_04 => X"018884003077A00038FB0D80740091000036E6001062A1000ED95C80009A6080",
      INIT_05 => X"03BA04000522840006920008052CE00C046A380002CC8C00020C420023F8D500",
      INIT_06 => X"01E2FE4001DE9800018F0400007A420000DD3B00008AEEC00872DB8806BA0EE0",
      INIT_07 => X"0000000000008800000100000001200000004000008000000240CF0001C0F000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"000B44000015A000000E80000009000000090000000620000034000000000000",
      INIT_0B => X"0102318000202F020F00220003022000078F2000020A4400006D2D80000CC100",
      INIT_0C => X"004C31A000BF2800024DEA0003979A0003D1F000000B2C000081FC0008027000",
      INIT_0D => X"08093B8008189F000DD154004B7D9800783C28000054618007BEE74004F8B080",
      INIT_0E => X"0C3C11F0043013500E008FC00426E0E00603CF80028788400C87E8A0038D8BC0",
      INIT_0F => X"0000000000FC000003F006000360040001400E0003800B0007902B0007303110",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"19969C40011538000004FC400005BC000006C000001180000000808000000000",
      INIT_13 => X"00390C8000CF02C000BF00C0007B0BC000024DC00080148000619280199C2600",
      INIT_14 => X"01984100006F0A0001F42C0000AE0C60002B13F000C8374000867E00008C4000",
      INIT_15 => X"0C18E03000349000000DA000002540000072200000F5A2001804308000D63628",
      INIT_16 => X"02035A000412520006261E0004233F00044C3F000071F0000023EF000030BE10",
      INIT_17 => X"0000000000000C0000001C0000003000000060000000D8000000B00000007400",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"07E09B8000624E00332D2300330CD80002095E80000EA0000020300000000000",
      INIT_1B => X"01333E820EB6E10003E3961007A2C05002226DF0002067D00000AFC006EF3580",
      INIT_1C => X"01F0081C01ED081000BBE0580056E0A00059D0E0013FC1E00993558001792FC0",
      INIT_1D => X"0809AC000C033800401FDC00403F6000001F9800000750000046681E00DF6812",
      INIT_1E => X"04002D500E00A8C00402DEE0071BA380009B98000C95E90003316A0008297600",
      INIT_1F => X"0000000000000000002000C0004001E003C001000700050007000D100C000DF0",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0063600000240000001200000000000000000000000000000000000000000000",
      INIT_23 => X"0200188000048D80005E09000044FC00005A600000199000001280000026B800",
      INIT_24 => X"081FE000082FC4000C5EE40004187180042027020F24320003A4200003A13000",
      INIT_25 => X"000FF180003F9140041AD080001DF0000107EE000013EF8003FE04800C168600",
      INIT_26 => X"E2E804800C8B09600B82028008002180080083000C0134004000FB004001E200",
      INIT_27 => X"03C00180078001D8070001606C030188E4000170ECE001C00FC980504CA88530",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000008000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"004382B0001031460008BC06000D402000023040000100000000000000000000",
      INIT_2C => X"03141BC000DDF3000168088000DC00C0009C04C0003D0BC8001216C800116CD0",
      INIT_2D => X"26093020203131C038E6D080000AB8C013DFE8802CD00FF0175E18A8029DBFF0",
      INIT_2E => X"06600100067033800800384004000080000023000000080000353800201890C0",
      INIT_2F => X"00F02E000078AE00025A68000408640006603C000C401C0004461D0002700000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"001840000040A000000040000000000000000000000000000000000000000000",
      INIT_33 => X"0AC03F580B8020E41E0791A006000B1006013C100616D970081624630004A023",
      INIT_34 => X"0018B0000008F000002FF80000FF7B001BC000E00F20592004027F001E820C60",
      INIT_35 => X"007C1C20983E0C002C3C06001006600000C300000172C00001FBE00000017800",
      INIT_36 => X"3BD022000278130008F8310005701C0003F00C0001740000016E180000FC0120",
      INIT_37 => X"0400270008003D8008000C8008180F00F0301100A87016003068170014080E00",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFDFF9E3FFD4D401FFD20403FFADC001FFFFA000FFFF9C00FFC13FC7FFFFDFFF",
      INITP_03 => X"FFCD277FF79D8EFFFCD04EFFFFDFBC7FFFF1FC7FFFE3EBFFFFC348FFFFE787FF",
      INITP_04 => X"AEF1CBFFB7F17BFFD7F953FFDFFECDFFF5E95BBFFFEC3FBFEF6E81BFF731E37F",
      INITP_05 => X"FFC53FFFFFE31BFFFF5FDFFFFE7667FFDF4B33FF28F8CFFF5C07F7FF6DCE9FFF",
      INITP_06 => X"FEFE1FFFFFAFAFFFFF17F7FFFF0FEFFFFF4FFFFFFFF707FFFF8F0FFFFFC503FF",
      INITP_07 => X"F03FFFFFF7BFC3FFF43E43FFFB7FBFFFFB7FFFFFFBBE3FFFFF7F9FFFFEFEBFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFDDFFFFFFBE67FFFFC7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FE088FFFFFDDBFFFFFA7AFFFFFEF9FFFFFFF33FFFFD285FFFFC54BFFFFDBFFFF",
      INITP_0C => X"FFFFF1FFF9E705FFF9DE5FFFFFCDE7FFFDC71FFFFDD3FFFFFDF1AFFFFCE41FFF",
      INITP_0D => X"FFFFA8FFFCEFB1FFFE5FBBFFFC2277FFE04D07FFC04737FFF23C3FFFFFF7C11F",
      INITP_0E => X"FFABFDFFFFABFFFFFFCBFDFFFFF7F3FFFFE7FC7FFFE3E7DFFFE5FF3FFFE3945F",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFE7FFFFFF5FFDFFFDBFFFFFFE3FF9FFFF8FFDFFFF97FDFF",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"80B8B8C0B8808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"808080808080808080B080808080808080808080808080808080808080808080",
      INIT_0F => X"808080808080808080808080B8B0802080808080808080808080808080808080",
      INIT_10 => X"80808080808080808080808008100821B0282090808080808080808080808080",
      INIT_11 => X"8080C9D1C1808080808088881010102118C13080808080808080000000808080",
      INIT_12 => X"80C9D9C18080808080801919901919901911C149A9218800E05050E0E0505000",
      INIT_13 => X"80C9D9808080808080809019909019191910213131880050E05050E0E0505000",
      INIT_14 => X"80B9E1B98080808080889080909080909019101088C050E0C02828C0C0280080",
      INIT_15 => X"8080D9D1B18080808008005C8080BA8080101019190830C8C02828C0C0008080",
      INIT_16 => X"8080C1E9D1BAB280808088ED80ED00005C0888109990B8C8880000C0C0280080",
      INIT_17 => X"808080D1E9D9CABA8080885C90BAFF54ED1098C929A920988080800000008080",
      INIT_18 => X"80808080D9F1E2CABA80103000EDEDEDEDA9616161D9D1C18080808080808080",
      INIT_19 => X"80808080C2E2F9E2CA8029E8C800ED5C4B5161E159E959E9B080808080808080",
      INIT_1A => X"80808080B2CAE2F1DA314120E8D110F5B9715121992068591080808080808080",
      INIT_1B => X"8080808080BACADAF4F5C15128D9E931F96939105C5CC8300080808080808080",
      INIT_1C => X"80808080808032F5F5F5A9D1D13971F1F941985CC3ED00300080808080808080",
      INIT_1D => X"80808080808021D3E4F542324161E9E9C9982988EDEDBA008080808080808080",
      INIT_1E => X"808080808864F5F5F5D3CBDA71F161B93AB229005C5CBA008080808080808080",
      INIT_1F => X"8080808010F5F5F5E432CAEA71DA4A3AB2B1A10000BAED5C888080C980808080",
      INIT_20 => X"8080808021F5F5F5DB42D269E942A9A1991810003000EDED8880C1E180808080",
      INIT_21 => X"8080804162F2F26A61E971E952323A29992188B08888435CEDA9D1E180808080",
      INIT_22 => X"80C1F1F9FA6A6AD9E1E1E142BA3A21B229219899808064F5E4C9E9C980808080",
      INIT_23 => X"D9E1D9F4D3E4A9808080D9A932A921644BE4A98080A9F5F5EBE9C98080808080",
      INIT_24 => X"D1B820105C1080808099515199999921F5BA42CAD3FC4251E1C9808080808080",
      INIT_25 => X"80808890888080801038484810A1B3BB42E3EAFB625ADAE1C980808080808080",
      INIT_26 => X"8000F29088808099513848102BB3BA4AE2FA7172F2EADACA8080808080808080",
      INIT_27 => X"80001988808080A9D1514199B34ED6E57272EC63FC62E2C28080808080808080",
      INIT_28 => X"001908888080A9D9D9D949A9C35DDDECF96264E45352D2D18080808080808080",
      INIT_29 => X"001900808080A9D2D25A62426272727272DA5C54D4BAB9D9C180808080808080",
      INIT_2A => X"0000ED88802149D25AE2DAE372EB6C6C5254CC44BB3B80C1D980808080808080",
      INIT_2B => X"808000808031BAE26A71E9EB72ECE554CC4CC33BB32B8080D180808080808080",
      INIT_2C => X"80808080C9D1D2E9F27271FA6C727263D3BB33AB23A3808080808080C0B08080",
      INIT_2D => X"80808080D1D9E1DAE95364727372F9F971C32BA3A3A380808080D9D1B8808080",
      INIT_2E => X"80808080E1E9F1F1EAD3E46D6B6353BA41B323A3A388808080E1B98080808080",
      INIT_2F => X"808080C9F9F1D1C2CAD3656D65544280212BA3A3A3188080D9D9808080808080",
      INIT_30 => X"808080F1F1C1B1BAC2CB656D655C4280212B232BABA9C9F1D9C1B98080808080",
      INIT_31 => X"8080C9F1D1808080BACA656DE453C2B229AB2BB3B9CAF1F1F1F1E9E1B0808080",
      INIT_32 => X"8080D9F18080808031D353DB6B53CABAC2A9A942E1F1F1E2D1C1B9B980808080",
      INIT_33 => X"8080E1E980808080A94A5BEA71DACBCA535352DA71EAE2CA8080808080808080",
      INIT_34 => X"8080D1E9B980809932A9CA5A71E2D2D353DBDB5BDBD3CABA8080808080808080",
      INIT_35 => X"808080E1D980801829213A4A61F1E9DADB53DBDBCBC2B2808080808080808080",
      INIT_36 => X"808080B9E1D18010A92999A9B9D9E9F1696252CAC2BA80808080808080808080",
      INIT_37 => X"80808080C1E9B929A99010808080C1E961E9E9E1D9D1C9C9C9B0808080808080",
      INIT_38 => X"8080808080D1D1319090808080808061B9C151D9E1E9E9E9E1C1808080808080",
      INIT_39 => X"80808080808098A100088080808080D9B1A9A980B9D1B9B98080808080808080",
      INIT_3A => X"80808080800021190800808080808061A9A199C1D9E9E1B18080808080808080",
      INIT_3B => X"808080808000190800808080808080D9B11899D1D9E9E1F18080808080808080",
      INIT_3C => X"808080808000190800808080808080B851A19899B9D1C9808080808080808080",
      INIT_3D => X"8080808000080000000080808080808861312121191980808080808080808080",
      INIT_3E => X"8080808000080819190080808080808098D141E9908880808080808080808080",
      INIT_3F => X"808080800000000000008080808080808080C980808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"80808080808080808080B8C080B8C1B1D9D1D1B9808080808080808080808080",
      INIT_52 => X"808080808080808080808080D1B8B0C1B9C1C1B1808080808080808080808080",
      INIT_53 => X"8080808080808080808080809880809080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080800880800880808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080881090901990198888808080808080808080808080",
      INIT_56 => X"8080808080808080808019901990199090199088888080808080808080808080",
      INIT_57 => X"8080808080808080808080199019909019901919A1A180808080808080808080",
      INIT_58 => X"8080808080808080808088199090191990901921298080B98080808080808080",
      INIT_59 => X"8080808080808080801010889090809080191011902080B9B980808080808080",
      INIT_5A => X"80808080B9D1D1C9B999195C9080BA805C101999A19821808080808080808080",
      INIT_5B => X"808080C1E1E9E9E9C980995C90BAFF54000098C1212180808080808080808080",
      INIT_5C => X"808080D9FAEAEAF2DA8099005CEDBA5C5C43A859B9B1B180808080B980808080",
      INIT_5D => X"808080C9F2EAEAB98021803000EDEDED5C8840C9D9D9C9B180808080B9B1C9D9",
      INIT_5E => X"808080CAD2808080A18088B8D090545CBB8810D1C1C9C1C1C18080808080B8D1",
      INIT_5F => X"808080D2D2808088888888B018E05000EDA84028808080B1B980808080808080",
      INIT_60 => X"808080D2E2808800EDEDED30C81850E088E8C8A0808080808080808080808080",
      INIT_61 => X"80808080808000BBBA5CEDA10088B0A0A0201029101080808080808080808080",
      INIT_62 => X"80808080808088E5ED5C00A1A9B2101851A1BA3A10ED99808080808080808080",
      INIT_63 => X"8080C180808088EDEDED4329B2323AC2A94A42C2996499808080808080808080",
      INIT_64 => X"8080E1D18099F5EDED6421A9BAC24252DADB5B42219998808080808080808080",
      INIT_65 => X"8080C1E1C9A94BF5F4F3C9D95151DAE9E97161DAB9C132808080808080808080",
      INIT_66 => X"808080C9E1C9C96AFAEAF1E9E9717171EA62E9E969B921808080808080808080",
      INIT_67 => X"80808080C9E1E1D1F3F331E4EBEBF3F4F5F5F4FB6161E1F5F599108080808080",
      INIT_68 => X"80808080803031D9981010982932BABAC232D342C1616171C941A98080808080",
      INIT_69 => X"8080808088B048C88843ED103AC2424B4A42BA3A9949D9F9F9F1E1D180808080",
      INIT_6A => X"808088888830C8C888ED432121C2BA324B42C23A218080C9E9EAD9B980808080",
      INIT_6B => X"80B81088B0B030C8C89962EADADA425DCAD34A21218080808080808080808080",
      INIT_6C => X"80B0808038C1B8C8C8B039F36C6CE5EBEB53BA31A98080808080808080808080",
      INIT_6D => X"80808080B97239B8B8102152FBFBE572736554DABAA980808080808080808080",
      INIT_6E => X"8080B980C1F32121808080A9DAFBFB727265E5736C55AB108080808080808080",
      INIT_6F => X"8080B980B9F3C2BACA8080993B73FBFA72655D6C73EC4DB31080808080808080",
      INIT_70 => X"80808080BAF3EAE2E280802BB3CBFBFAF9EB4C5E6CFB6CCAAB10888080808080",
      INIT_71 => X"80808080C1EAFBF3EAC2802BAB3B63FAF97252C453FBFB6BA9A1908080808080",
      INIT_72 => X"80808080C1EAEAF3EADA80232BB3C3FAF9DAF342D373FBFB5229198080808080",
      INIT_73 => X"8080808080C9C9C2D2C2802B2333BBF2F9D1C2C2B9B952EAEAC2808080808080",
      INIT_74 => X"8080808080B1B9808080B1A3A1B931EAF9C9B180A1BA4252F2DAB18080808080",
      INIT_75 => X"80808080C1DAB9808080A9A1B139B9D9E180808090A12931EAEACA8080808080",
      INIT_76 => X"80808080CAEA808080A19020B1C9D1D9C180801821A1A9B1CADAD2B980808080",
      INIT_77 => X"80808080C1F2C280801990209020B9C180808008192119C1C1C1B9C180808080",
      INIT_78 => X"8080808080E2E2B180A1189088808080808010081921A1C1808080B180808080",
      INIT_79 => X"8080808080B1F2E2B9A9A1188080808080800808082120B98080808080808080",
      INIT_7A => X"808080808080B962E2C229808080808080808008080020B98080808080808080",
      INIT_7B => X"80808080808019314A6252808080808080808080080898808080808080808080",
      INIT_7C => X"8080808080809090213139808080808080808080800888808080808080808080",
      INIT_7D => X"808080808080089090909818A180808080808080800890808080808080808080",
      INIT_7E => X"8080808080808080080808080808808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080080880808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"C00EE8FFE01324FFF8EA05FFFFE899FFFFE0AFFFFFE9AFFFFFFB7FFFFFFFFFFF",
      INITP_03 => X"FF7AE7FFFFB717FFFFFC0BFFFFA859FFF1D0C9FFE067C1FFC06992FFC01E2FFF",
      INITP_04 => X"FFC897FFFFB113FFFFB9FFFFFFB887FFFF7C73FFFFF783FFFFF3E7FFFF9E1FFF",
      INITP_05 => X"FFFF8DAFFFFFF2CFFFFFFCBFFF025BFFFE3FD0FFFC7BD1FFFFFCDFFFFFBA45FF",
      INITP_06 => X"FFFFDBFFFFDFF2FFFFEFE6FFFFC7FFFFFFC3DCFFFFD0FD7FFFF112FFFFFE63FF",
      INITP_07 => X"FFFC49FFFFFC15FFFFFEDFFFFFFEFFFFFFFE4FFFFFFF3FFFFFFF9FFFFFFFABFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"EFB4A2FFC05297FF802D47FF801FFAFFC01FB7FFFFCFFFFFFFD13FFFFFF6FFFF",
      INITP_0B => X"FFF1FFFFFFB7B7FFFFE25FFFFFA43FFFFFA887FFFFDD3FFFFFE7EBFFC6773AFF",
      INITP_0C => X"FFD57FFFFFF43FFFFFB9DFFFFFF9BFFFFFE85FFFFFE10FFFFFF413FFFFE3ABFF",
      INITP_0D => X"FC7FF7FFFFFFDFFFFFFA57FFFFFFA3FFFFE737FFFFF933FFFFF1FFFFFFF30FFF",
      INITP_0E => X"FFFFDDFFFFFF69FFFFFEDFFFFBF9D3FFFB53EFFFFB31FFFFFC1385FFFD77CBFF",
      INITP_0F => X"FFFFF93FFFFFF93FFFFFF967FFFFF9F7FFFFF1EFFFFFF5FFFFFFECFFFFFFECFF",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"808080808080808080808080808080808880808080808080B880808080808080",
      INIT_12 => X"80808080808080808080808880808808A1A9B941318080D9D180808080808080",
      INIT_13 => X"80808080808080808080808080101019A931F161D9808080C1B1808080808080",
      INIT_14 => X"808080808080808080808080191031B9A93A596969593280B9D1808080808080",
      INIT_15 => X"8080808080000000808080801910B15959C1C15959D1A980B1C8808080808080",
      INIT_16 => X"8080800000E0E0500000889088102130C1C9D1C931292119B1D1808080808080",
      INIT_17 => X"8080005050E0E05050E000105C0808439864B1C1493921A1D1C1808080808080",
      INIT_18 => X"8080005050E0E05050E8D110ED10ED888843902149D1B1B9D980808080808080",
      INIT_19 => X"8080000000C0C030B0D868A1649943FF54008818D1595169C980808080808080",
      INIT_1A => X"8080800028C0C00090B971614999EDEDED5C00B8214161F1C180808080808080",
      INIT_1B => X"8080808000000080808041D96161A85C5CBA00884849EA71D9B9808080808080",
      INIT_1C => X"808080808080808080A9B9C9D941E85000ED20B8A02142D1E9D1808080808080",
      INIT_1D => X"8080808080808080C1DAFAFAE1D928D0E000E0C018CC80C2E9E1BA8080808080",
      INIT_1E => X"808080808080808051E9FBFB62D950A0E0E0E01888E5F5BAE1E1BA8080808080",
      INIT_1F => X"808080808080808021F5ECFCFB4299B018181888291080BAE1DABA8080808080",
      INIT_20 => X"80808080808080801021DBECF3E2BAB2B290B2323A9980BAC2C2808080808080",
      INIT_21 => X"808080808080808010F4FBECCAD2C23A3A3AC24A42B9B9B28080808080808080",
      INIT_22 => X"808080808080808098F3F3F5A9323232BACAE9EAEBEAE2D2C2B9808080808080",
      INIT_23 => X"808080808080808021F4FBF5F5BA424AEB73FA71626ADAE2EAEAE2B180808080",
      INIT_24 => X"8080808080808080B1CAFBF5F542CA63F3EB6362C9B9808080B1B18080808080",
      INIT_25 => X"808080808080C2DAE262FBFCF5CAD353E3F46B5BF4B980808080808080808080",
      INIT_26 => X"8080808080CADAEAEA62FBDACA62CA52E2EAEA52EACAB9808080808080808080",
      INIT_27 => X"80808080B1D1D9E1D952CAC9B942CAEA726262DA62DAD2C1B180808080808080",
      INIT_28 => X"80808080C9D1C9B9B949BA313141D9EAEB5B4A42A93141C2CADAB980B0808080",
      INIT_29 => X"808080B8B080809939515199F531CA6B7353423A32329980B9C2808080808080",
      INIT_2A => X"80808080808088B0B848489899A9BADA7BE5423AB2B288808080808080808080",
      INIT_2B => X"808080808080800030B0481851F56B73FBFBD546BEB688888080808080808080",
      INIT_2C => X"808080808080808000B0B82142EA73EAF35B4EC63EBEA31B8080808080808080",
      INIT_2D => X"8080808080808080808080D2EAE2CADADABABBCE463EBEBE9B00808080808080",
      INIT_2E => X"80808080808080808080B1F2DAB180DAE2BA324AC23A3EBEA3A3888880808080",
      INIT_2F => X"80808080B9B980808080CAF2B98080C2F241415AD24232463EBE108880808080",
      INIT_30 => X"80808080DADA80808080DAEA80999921C931C9E1E9E1D14AC646999880808080",
      INIT_31 => X"80808080DADA80808080E2CAA93229A93129314251E169E151B9C1C1C1808080",
      INIT_32 => X"80808080DAD280808031623121C2B229A9A9A9989931C9D961F1E9E1D9808080",
      INIT_33 => X"80808080D2DA808080B9CABAA9EAD280808088B1B1B139C131B9C98080808080",
      INIT_34 => X"80808080C2E28080808041BA21D2EAB1808010A1B1B1A1A18080808080808080",
      INIT_35 => X"8080808080E2C1808080312180B1EAC28080993129A9A1888080808080808080",
      INIT_36 => X"8080808080C1D280808021108080DACA80B14A42BA32A9888080808080808080",
      INIT_37 => X"808080808080C180808080808080C1B98051E2D24ABA18808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080C1695ACBBA80808080808080808080",
      INIT_39 => X"8080808080808080808080808080808098A959D9BA8080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808088294251B98080808080808080808080",
      INIT_3B => X"8080808080808080808080808080800000A120C9B98080808080808080808080",
      INIT_3C => X"808080808080808080808080808080001921A930C18080808080808080808080",
      INIT_3D => X"8080808080808080808080808080800019198898B89880808080808080808080",
      INIT_3E => X"80808080808080808080808080800000000000A1A89800808080808080808080",
      INIT_3F => X"8080808080808080808080808080000000800088988800808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808880808080808080808080808080808080",
      INIT_51 => X"8080808080808080808088808080801988881090808080808080808080808080",
      INIT_52 => X"8080808080808080808080809090901990191080808080808080808080808080",
      INIT_53 => X"80800000E0E050000080801990191990191021A931A990FF7380808080808080",
      INIT_54 => X"80005050E0E05050E0E0801990901919909021A1211999F58080808080808080",
      INIT_55 => X"80005050E0E05050E088908090908090801910992151596A8080808080808080",
      INIT_56 => X"80800030C8C8B0B8C808105C8080BA805C10192939B929D1FF80808080808080",
      INIT_57 => X"808080004850C0C048C808ED88ED0000BA8810A839415959BA80808080808080",
      INIT_58 => X"80800030C850B841A850985C10BAFF54008898C0B94159C9B980808080808080",
      INIT_59 => X"80808080808080C1C9B980B888EDEDED5B1038A9B941D1E9E1C9808080808080",
      INIT_5A => X"8080808080808080B98020B8D090545C43881051C9E1B9D9E9E1D9C180808080",
      INIT_5B => X"80808080B9D1D9D1B921103018E05000EDA84029A9BA80B1D1D9D9C980808080",
      INIT_5C => X"808080C1E9E9E9E9D1A9ED30C01850E088E8D1398080808080B9C2B980808080",
      INIT_5D => X"808080D9FAF2EAF2DA69ED88C0C8A0E8E8694151F4F4C180808080C180808080",
      INIT_5E => X"808080C9F2EAEACA31E9EDED88103839C141B9DAEAE2DAC180808080B9B1C9D9",
      INIT_5F => X"808080CAD28080B9D299F5EDB2B24ADADA53525252DAE2D2C9B180808080B8D1",
      INIT_60 => X"808080D2D28080B9DAF5F5B129B23ADA736B524231CAE2E2CAB9808080808080",
      INIT_61 => X"808080D2E28080B9DAF5F53121A121B1EB6242312149CAE2E2C2808080808080",
      INIT_62 => X"80808080808080B1DAFCF453A92921C2CA624A21418080CAE2E2B18080808080",
      INIT_63 => X"80808080808080B9DADAF54B9821B2A94AF44298808080BAD2E2E28080808080",
      INIT_64 => X"8080C180808080B9DADAF5E499A9A932ECD3F43A80808080B9D2E2D280808080",
      INIT_65 => X"8080E1D180808080C9CAF4F5D921A952DA52CA3A8080808080B9D2E2C1808080",
      INIT_66 => X"8080C1E1C98080B1C9D951FBE9515AE9EAEA52C2108080808080C2E2D2808080",
      INIT_67 => X"808080C9E1C9C9D9E9E9E9FA6171E969EAE2DA3198808080808080DAE2C18080",
      INIT_68 => X"80808080C9E1E1D9D9D1C1B961C9FB6342CA4ACAB9808080808080C1D2CAB180",
      INIT_69 => X"8080808080B1B1B180B980F521D3D33232C2BA3A39108080808080B9B9B1C180",
      INIT_6A => X"808080808080808080808051D1A9A9314E4D991088888080808080C180808080",
      INIT_6B => X"80808080808080808080804A42C331C3D54EC610888080808080808080808080",
      INIT_6C => X"80B88080808080808080E2EAE2DA5353DDD5BB212B8880808080808080808080",
      INIT_6D => X"80B0808080808080808080EAE262DBEBEBDD4C31B31080808080808080808080",
      INIT_6E => X"80808080B9F28080808080D2FBFBDB7273DCCADAC39980808080808080808080",
      INIT_6F => X"8080B980C1F3212121808080E3FBFB7272DC5273633199808080808080808080",
      INIT_70 => X"8080B980B9F342BACA991080A973FBFA72DBCA63736331808080808080808080",
      INIT_71 => X"80808080BA73EA62EBBA29982142FBFAFA6242CC63FB63808080808080808080",
      INIT_72 => X"80808080C1EAFB73EA4299A932BAEBFAF9725BC453FBFBE28080808080808080",
      INIT_73 => X"80808080C1EA7373EADA21A9293242FAF9DA73CB5273FBFBD280808080808080",
      INIT_74 => X"8080808080C9D2D2D2C280981021A9FAF9DBCB5242CAD2EAEAC2808080808080",
      INIT_75 => X"8080808080B1B98080808080808031EAF949C2B93129B9D2F2DAB18080808080",
      INIT_76 => X"80808080C1DAB980808080808080B9D9618029A190191980EAEACA8080808080",
      INIT_77 => X"80808080CAEA80808080808080C9D1D9C180881B909019B1CADAD2B980808080",
      INIT_78 => X"80808080C1F2C280808080808080B9C1808080001A901941C1C1B9C180808080",
      INIT_79 => X"8080808080E2E2B18080808080808080808080000890A141808080B180808080",
      INIT_7A => X"8080808080B1F2E28080808080808080808080800090A9B98080808080808080",
      INIT_7B => X"808080808080B9E2E2C1808080808080808080800000A9B98080800080808080",
      INIT_7C => X"8080808080808080CAE2CA808080808080808080800021B11090081900808080",
      INIT_7D => X"80808080808080808080B1808080808080808080800088B11890190000808080",
      INIT_7E => X"8080808080808080808080808080808080808080800000808800808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080800000800000808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFEB9FFFFFEDFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFCF0FFFFFDF8BFFFFFE17FFFF65EFFFFF5AE7FFFFBFEFFFFFAD7FFFFF56FFFF",
      INITP_04 => X"FB9023FFF7B027FFFBE00FFFFFA01BFFF8C387FFF9C80FFFFD9127FFFFBB3FFF",
      INITP_05 => X"FFF87FFFFFC01FFFFF601FFFFFBC1FFFFFD403FFFEFE4BFFFFEDC3FFFDDD43FF",
      INITP_06 => X"012FFF2FFFCFFE5FFFC3F41FFFC7E4DFFFC19A9FFFE5A73FFFC13CFFFFE21FFF",
      INITP_07 => X"FFFFFF80FFFFFF303FFFFFF0DFFFFF5FCFFFFF3FC6EFFEEF1D6FFF9FEEDFFEFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFC24D61FF93AFC0FFB6D880FFC05FE7FFF49FFFFFF7FFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"F3F206BFF983387FFD5B237FFFDF81FFFFF787FFFFFB8BEBFFDE97D1FF994973",
      INITP_0D => X"E7C72E8FE9F97FFFDFE44FFFD3E4E7F7D3F0F7B7FEF0847FD60175FFEBF7873F",
      INITP_0E => X"FB5FF8FFFA6FFEFFF9B6247FFFBE717FFC51E0FFFFA22BFFF7DEF79FD3CEBF2F",
      INITP_0F => X"FE7FDBFFFF7B8BFFFFDB0FFFFFA767FFFF4FBFFFFF5FFDFFFC3FF8FFFE5FF77F",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080108080208080808080808080808080808080808080",
      INIT_16 => X"80808080808080808080B8C980B841B1D9D1D1B9808080808080808080808080",
      INIT_17 => X"808080808080808080103039D9C141494A4141B1808080808080808080808080",
      INIT_18 => X"808080808080808088191021A1A1A999A1219098908080808080808080808080",
      INIT_19 => X"8080808080808080808819102121102110212121198080808080808080808080",
      INIT_1A => X"8080808080808080808019909019199090191910808080808080808080808080",
      INIT_1B => X"8080808080808080809080909080908019909088888080808080808080808080",
      INIT_1C => X"808080808080808088905C8080BA805C90909010101080808080808080808080",
      INIT_1D => X"808080808080808080085C90BAFF540000003008A08080B98080808080808080",
      INIT_1E => X"80808080808080808080885CEDBA5C5CBA003088482080B9B980808080808080",
      INIT_1F => X"80808080B9D1D1C9B980B000EDEDED5C0030888810808080B180808080808080",
      INIT_20 => X"808080C1E1E9E9E9C921B8D090545CBA000048C0598080808080808080808080",
      INIT_21 => X"808080D9FAEAEA72DAA9B018E05000ED20383041CAB1B180808080B980808080",
      INIT_22 => X"808080C9F2EAEAF4F5EDB0C81850E000E0C82862D9D9C9B180808080B9B1C9D9",
      INIT_23 => X"808080CAD2A94B4B5CED2988002810101000292141C9C1C1C18080808080B8D1",
      INIT_24 => X"808080D2D298EDED5C88A129290000C000292910F52180B9B980808080808080",
      INIT_25 => X"808080D2E290EDEDEDBAA12929292900292929885C1080808080808080808080",
      INIT_26 => X"8080808088EDEDED5C001099292929292929A100881080808080808080808080",
      INIT_27 => X"808080801043EDEDED000010909090909090100030AA80808080808080808080",
      INIT_28 => X"8080C180181043EDC3C38810A110299990990030888810808080808080808080",
      INIT_29 => X"8080E1D180801010101048881810905CEDED000088C8EDED1080808080808080",
      INIT_2A => X"8080C1E1C9808021B9B9F4F4EDC3109090BA2988103248101080808080808080",
      INIT_2B => X"808080C9E1C9C9F26AD9E9B92118292929292988B92098808080808080808080",
      INIT_2C => X"80808080C9E1E1D151C93198101800292929299880C1C1808080808080808080",
      INIT_2D => X"8080808080B0B180A9A19988888835002929001880C9D9E1C9C1808080808080",
      INIT_2E => X"80808080808080809999BDBDBDB53535900000109980D1F9F9E9E1D180808080",
      INIT_2F => X"8080808080808080801999A13DBDB535351A1018998080C9E9EAD9B980808080",
      INIT_30 => X"80B88080808080808080DA63CBB3A3B53535B5A3A3A310808080808080808080",
      INIT_31 => X"80B08080808080808080A963CB2123A3B5BD3D453DA388888080808080808080",
      INIT_32 => X"80808080B9F280808080A3D363C32B10A323C5D44D3DA3A38800808080808080",
      INIT_33 => X"8080B980C1F380808080232BCBCBB3801023B3DBE44D45BDA300008080808080",
      INIT_34 => X"8080B980B9F3C2BACA802B2B2B53318080809843EBE3CA39B1B1008080808080",
      INIT_35 => X"80808080B9F3EAE2E2802B232BA9C18080808080CAFBE2CA39A1888080808080",
      INIT_36 => X"80808080C1EAFBF3EA522B231099C1B980808080B9F3FBEAC229888080808080",
      INIT_37 => X"20A820A941EAEA73EA62B1A9108080DAB980808080E2FBFB5A32298880808080",
      INIT_38 => X"109829A929494ACAD24A3929108080E2D180808080B1CAEA7352311080808080",
      INIT_39 => X"0088A1B131B94129A9B131A1108080D9D980808080808052F362C29880808080",
      INIT_3A => X"0890A0A941DAB921101010888080B1D1C9808080808080A96A6A522180808080",
      INIT_3B => X"089020A9CAEA80808080808080C1C9D1B1808080808080B9CAE2DAB980808080",
      INIT_3C => X"08081880B9F2C280808080808080B8B880808080808080C141CACAD298808080",
      INIT_3D => X"0000108080E2E2B1808080808080808080808080808080C199A9B142A9880000",
      INIT_3E => X"8080808080B9F2E2B18080808080808080808080808080B98888A1A9C1880000",
      INIT_3F => X"808080808080B9E2E2B980808080808080808080808080B91088880088000000",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"808080808080808080808080808080808080808080808080B880808080808080",
      INIT_58 => X"808080808080808080808080808080808080B1C1808080D9D180808080808080",
      INIT_59 => X"808080808080808080808080808080808080F1E1D9808080C1B1808080808080",
      INIT_5A => X"808080808080808080808080888080288080D9E9E1D18080B9D1808080808080",
      INIT_5B => X"8080808080808080808080808808A859D1413951D1C98080B1C8808080808080",
      INIT_5C => X"8080808080808080808088881010A1C141D1C1C1808080803151988800808080",
      INIT_5D => X"80808080808080808000212110212119A929B949D1C12121F16AD1E0E0505000",
      INIT_5E => X"8080808080808080808899A1191921212119A9B9D15131E1F159D1E0E0505000",
      INIT_5F => X"8080808080808080802839A1A1991010101919A1B969E9F1E94138C8C0280080",
      INIT_60 => X"80808080808080808039E9F2B1214308889010992941E9F161C14148C8008080",
      INIT_61 => X"8080808080808080808041FAD9F410885C800008A131D9F1D9B92151C8300080",
      INIT_62 => X"80808080808080808080B9EBD1DAFFD4ED000030102131D9E9D1802110888080",
      INIT_63 => X"8080808080808080C1DA7271C9F4F5EDED002800881080C2E9E1BA8080808080",
      INIT_64 => X"8080808080808080D1E9EAFA7231F55CBB0000C030D121BAE1E1BA8080808080",
      INIT_65 => X"80808080808088902131495AFA6A99ED88C81888A132315A61DABA8080808080",
      INIT_66 => X"80808080800099C3ECE3D159EAEA6910E8C8A010E4DC53C242C2808080808080",
      INIT_67 => X"808080800000BAE4F5FCD9D962C969E9E9A921A9DBFDECD331A9808080808080",
      INIT_68 => X"80808000C3BB53E4F5F35131A9C93131B9C2E962EAFBFBF3E3E3319880808080",
      INIT_69 => X"808000ECD4ECA9BA21C962CA4A4A4ABA6B73FAF1EADAEB6BFBFBFBEC10808080",
      INIT_6A => X"808042EDA91099A9B1C9DA52D3D3D363FBEB6362C931A9A9A94AF4F4C3808080",
      INIT_6B => X"808000F53AA9C1DAE2DADA52CA4A42CA525252BA41808080103AF5F588808080",
      INIT_6C => X"808088B253CADAE2EADA52D24ABA4ACA51DA51D1C1B1808010C2B2D388808080",
      INIT_6D => X"808088B14149D9D9C9B931A9A931B14A4131A9208080808010A9291080808080",
      INIT_6E => X"80801039EAC941808080101099214BF44B64101080808010105A291080808080",
      INIT_6F => X"8080985239EC1080808088888864F5F4DB21108880808088EDA1BA8880808080",
      INIT_70 => X"808020F4A98880808080888810993BCBDA4B9910808080808821ED8880808080",
      INIT_71 => X"808080108880808080808810993152EA73F3B910888080808088888080808080",
      INIT_72 => X"80808080808080808088A3B3CBEB73EBEBD33B2B108880808080808080808080",
      INIT_73 => X"808080808080000000A3B3DBEB6BD35B53BB33B32B2390888080808080808080",
      INIT_74 => X"808080808010A39BA323C373DBC33BCB4B333333B3AB2BA38880808080808080",
      INIT_75 => X"80808080B9432BA3A32B53734B999921212B3242CA3BB32B2B10808080808080",
      INIT_76 => X"80808080DA62B1A92329DAEA80808080808098B851D95139B199808080808080",
      INIT_77 => X"80808080DA62B92919B1E2CA8080808080808080B959E961D9B9C1C1C9808080",
      INIT_78 => X"80808080DA52292121B95AB1808080808080808019B149D961F1E9E1D9808080",
      INIT_79 => X"80808080D2DAA9A1A139528080E2B980808080909018212080B9C98080808080",
      INIT_7A => X"80808080C1E28099A1B9CA8080CAD28080808008909088808080808080808080",
      INIT_7B => X"8080808080E2C180A13139A18080DA8080889090909080808080808080808080",
      INIT_7C => X"8080808080C1D280802129191829D28019909019191080808080808080808080",
      INIT_7D => X"808080808080C180801021909019C180211818A1299980808080808080808080",
      INIT_7E => X"80808080808080311990909090888080102120A929A910808080808080808080",
      INIT_7F => X"80808080808080A918900808808080808080182929A910808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFF8EFE3FFFDE7FFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"EEF1EF7BEAE3E67FF9EFD9B9F9EA4A20FDC92001F6D6F870F6FFFC60FDFB7E30",
      INITP_04 => X"FFE443FFFFF7F3FFFFF003FFFFE000FFFDC1D55FF8E22B9FFFE42BCFFFC8BFE3",
      INITP_05 => X"FFC37FFFFFBE7DFFFFDC7DFFFFF9EFFFFFE4CFFFFFEBDFFFFFF7F7FFFFF7DFFF",
      INITP_06 => X"FF07F6FFFFFFEEFFFFC7EEFFFF8FF2FFFF6FFB7FFFFFFA7FFFA7EAFFFF873FFF",
      INITP_07 => X"FC3FFD8FF80FF78FFC77F57FFF7FF8FFFF77F2FFFF6FFCFFFF4FF8FFFFEFF0FF",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080B9C9D1D9B141B980C9B88080808080808080808080808080",
      INIT_16 => X"808080808080808080B9C1B9C1B9415141801088888080808080808080808080",
      INIT_17 => X"80808080808080808080801090A199A1A1082188808080808080800000008080",
      INIT_18 => X"80808080ED91008080808021211021211019901919191980000010ED00E05050",
      INIT_19 => X"80808080B291ED00808080901990901919199019199080000062083200E05050",
      INIT_1A => X"808080809998A9008080809080909080909019909080C0500021109088402800",
      INIT_1B => X"80808080A95A8810808080005C8080BA80809010101088300000DA9800C00080",
      INIT_1C => X"808080804A31208080808000ED80ED00005C8888109910B0C80019A000C02800",
      INIT_1D => X"808080B952522080808080005C90BAFF54ED8810C1A921981088422ACB000080",
      INIT_1E => X"8099995BF4BA9821108080002800EDEDEDED1049C951D141A910A9EDED428080",
      INIT_1F => X"80808021EC5CEC3A42988018E0C000ED5CC398C971E9E9695AEC5CECE4008080",
      INIT_20 => X"B98080984AFCFC5B6AF4883018E05000ED88D1E26AEA6AFAEAFCFD3200008080",
      INIT_21 => X"8080808031626AF2F3F56D30C01050E000E84820B9EAFBFAEBD34B0080808080",
      INIT_22 => X"808080B9C141C9DAECF5FD00C0C018E0E0E8A08810CBFDF3634B888080808080",
      INIT_23 => X"808080B1B980A9A9CBECDC0000003018981800A188DCDC6B5A21888080808080",
      INIT_24 => X"80808080808080801010EC21B1A92929882929292930D0625280808080808080",
      INIT_25 => X"8080808080808080808010A129B1B12929292929290080808080808080808080",
      INIT_26 => X"80808080808080808080809921A1991918181010000080808080808080808080",
      INIT_27 => X"8080808080808080808080A9B13221B229992988B088808080C1808080808080",
      INIT_28 => X"808080808080808080C2CACA42323A31BA39291010808080D1E1808080808080",
      INIT_29 => X"80808080808080B9D9E1F1E961DAD962FA62EAB9218080C9E1C1808080808080",
      INIT_2A => X"808080808080B9D9E9E9D96169E9F9FAFAF161D951C9C9E1C980808080808080",
      INIT_2B => X"8080808080C9E1E1D1C1BA42CAD2C9CABB31D2C9D1E1E1C98080808080808080",
      INIT_2C => X"8080C1C9E1E1E1C98080803232B1A999991010A13131B1808080808080808080",
      INIT_2D => X"D1D9E9F9F9D9B9808080A9BBBB3BB3AB2BA3A3A3A31088808080808080808080",
      INIT_2E => X"B0D9EAE9C980808080213BBBC33B33B32BA3A31B1A1A88808080808080808080",
      INIT_2F => X"8080808080808080993B43D3D3CBDBE36353A31A1A1A9B808080B88080808080",
      INIT_30 => X"8080808080808099BB43D3626253DB52CAB3A39BA3A333988080B08080808080",
      INIT_31 => X"8080808080808031DBD35BEAE9CAE2D280808088102B734B9980808080808080",
      INIT_32 => X"80808080808080DA7352DB69E2E2CA808080808099B3FB4221B9808080808080",
      INIT_33 => X"808080808080DA726252D2E9E2CA8080808080CAB94BF34A21C1808080808080",
      INIT_34 => X"8080808080DAFBDABACAE2E952808080808080DAE2EA73428080808080808080",
      INIT_35 => X"80808080E2FBFBCA3152EA61418080808080B96273FB73C98080808080808080",
      INIT_36 => X"808080D2FBFBEAC2BA7251D9318080808080D26273736A418080808080808080",
      INIT_37 => X"8080C1EAEACAB9B1413939C9A98080808080C152CA4A51A98080808080808080",
      INIT_38 => X"8080D2F2D2B180809929B9399880808080808099A94139A98080808080808080",
      INIT_39 => X"80C2E2EA80808080889018A91080808080808010293962418080808080808080",
      INIT_3A => X"B1D2DACAB980808000089018108080808080801029B1EACA8080808080808080",
      INIT_3B => X"C1B9C1C1CA808080000808908880808080808098A9C273418080808080808080",
      INIT_3C => X"B1808080C1808080000808080880808080808099B9EAE2A98080808080808080",
      INIT_3D => X"80808080B9808800000808080080808080808080627242992010808080808080",
      INIT_3E => X"80808080B921880000000000808080808080B9E262B999989888000080808080",
      INIT_3F => X"8080808080988800000080808080808080CAE2CA801088901000000080808080",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF1055682EBE8FFFFF5145A50EBE8FFFFF05567FFF03FFFFFFF01D4FFFFFF",
      INIT_05 => X"FFFFF32CC154FC0FFFFFF330C0460293FFFFC3081546968FFFFFC000152B9693",
      INIT_06 => X"FFFEF66DF4F93FFFFFFF95E3791E3FFFFFFFF78FEFBFFFFFFFFFF13FDFEFFFFF",
      INIT_07 => X"FF3FDBE9502F3FFFFF3FFAFD54F8FFFFFFF7F9BF84F8FFFFFFF7F69FE3B13FFF",
      INIT_08 => X"FFF7F957F7DFFFFFFFFEFA5550FFEFFFFEFFFF95110FDFFFFF7FEBE4004F3FFF",
      INIT_09 => X"C4FDA46AFFFFFFFFCC3C985AFFFFFFFFF03F1A15AFFBFFFFF4CFCA01DABAFFFF",
      INIT_0A => X"F3D6FFFAA55FFFFF0CDAAAFFAA5FFFFF13F6BEFFEA9FFFFF10F6A96BFEAFFFFF",
      INIT_0B => X"FFFFFFEB500FFFFFFFFFFBF9940FFFFFFFFFEFFFD40FFFFFFFFFFFFF954FFFFF",
      INIT_0C => X"FFFF6FFFAAFFFFFFFFFF6AEF96FFFFFFFFFFEFAF557FFFFFFFFFFFEB555FFFFF",
      INIT_0D => X"FFF643FFFFFFFFFFFFFC61FFFAFFFFFFFFFC9AFFAABFFFFFFFFC9BFFABBFFFFF",
      INIT_0E => X"FFC43FFF43FFFFFFFFC50FFF53FFFFFFFFF10FFE57FFFFFFFFFA0FFF6BFFFFFF",
      INIT_0F => X"FF000FFFFFFFFFFFFF014FFF3B0FFFFFFF000FFCD55FFFFFFFC43FFF90FFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFF3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFF110455FFFFFFFFFC444103FFFFFFFFFF04110FFFFFFFFFFFF3CFFFFFFFF",
      INIT_16 => X"FFFFF32C015FFFFFFFFFC708D547FFFFFFFFC400151FFFFFFFFFF105057FFFFF",
      INIT_17 => X"FFFC0138D9FFFFFFFFFF318F82FFFFFFFFFFDD3FC6BFFFFFFFFFF0FBF67FFFFF",
      INIT_18 => X"FFF3FD556933FFFFFFF3F0508533FFFFFFF2BC04110FFFFFFFF0FD8B38FFFFFF",
      INIT_19 => X"FFFEF7FFFFFFC3FFFFEBFFFFFFD7FFFFFFDFFAABFE57FFFFFFCFF55AAA43FFFF",
      INIT_1A => X"F0568FAAA97FFFFFF01A3D55A57FFFFFFF1A3C5AA52BFFFFFFD600555EBFA7FF",
      INIT_1B => X"FFFFFC7FFBF93FFFFFF5FDBFFBE4FFFFFF7546FBFA5FFFFFFF5697FBE57FFFFF",
      INIT_1C => X"FFFFFD57FF5FFFFFFFFFFD57FEBF97FFFFFFFD5FF9BF53FFFFFFFD6FFAFE43FF",
      INIT_1D => X"FFFFD11FFC57FFFFFFFFD16FFC57FFFFFFFFF56FFF19FFFFFFFFF457FF6AFFFF",
      INIT_1E => X"FFF5BBFFFF03FFFFFFFFE7FFFC07FFFFFFFF55FFF017FFFFFFFFD43FF057FFFF",
      INIT_1F => X"FFFFFC3FFFFFFFFFFFFF000FFFFFFFFFFFF0017FFFC3FFFFFFF05BFFFFC3FFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFC156FFFFFFFFFFFFCC0567FFFFFFFFFFFCF3FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"F2BEB1C336A5FFFFFC3E0015AA95FFFFFFC0FC57EBE7FFFFFFFFFC5A6FFBFFFF",
      INIT_26 => X"FF03FAF7E0AFFFFFFC681F8FF16FFFFFF0296DDF00BBFFFFF2BEB8CC31A7FFFF",
      INIT_27 => X"FFFF7FE1004FFFFFFFFFBFE8FC3FFFFFFFFFEFA6CE2FFFFFFFFFD6AE351BFFFF",
      INIT_28 => X"FFFF7FDAFFFFFFFFFFFF3F556FFFFFFFFFFF3FA5569FFFFFFFFF1FE5454FFFFF",
      INIT_29 => X"FFFFEA6BFEEFFFFFFFFFFEBAFEEFFFFFFFFFFFEABEFFFFFFFFFFEFEBFFBFFFFF",
      INIT_2A => X"FFFC58BFF950FFFFFFF16816E953FFFFFFFC68DBE953FFFFFFFF656BEA5BFFFF",
      INIT_2B => X"FFFFFFFFEBA950FFFFFFFFFFF6A500FFFFFFFFFFD5550FFFFFFF15BFE950FFFF",
      INIT_2C => X"FFFFDA7FF15A7FFFFFFFDD6A541AFFFFFFFFFF69AAFF9FFFFFFFFFC19BFA50FF",
      INIT_2D => X"FFFFFFFFEEA3FFFFFFFFF4FFFAA4FFFFFFFFF5FFF294FFFFFFFFFA7FF155FFFF",
      INIT_2E => X"FFFFFFFC16FFFFFFFFFFFFFF2A7FFFFFFFFFFFFF1E7FFFFFFFFFFFFFEFAFFFFF",
      INIT_2F => X"FFFFFFF03003FFFFFFFFFFF00143FFFFFFFFFFFC504FFFFFFFFFFFFC55FFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"F0F801145593FFFFFFFFF00113FFFFFFFFFFF30100FFFFFFFFFFFF3CFFFFFFFF",
      INIT_35 => X"FCA5A33081AB7FFFF1A58708D596FFFFCAFAC000156BFFFFCAFAF1050553FFFF",
      INIT_36 => X"FFFFD138D95FFFFFFFFFF58FC26FFFFFFFFFFD3FC56FFFFFF1A6636C016AFFFF",
      INIT_37 => X"FFFFCF5AAABFFFFFFFFF7F0566FFFFFFFFFFBCA3FAFFFFFFFFFFDD8B39FFFFFF",
      INIT_38 => X"FFFFEF15B8FFFFFFFFFFBF55B97FFFFFFFFFBD45F96FFFFFFFFFBD56FA6FFFFF",
      INIT_39 => X"FFFFFFFFE93FFFFFFFFFEBEFF93FFFFFFFFFEF96A9FFFFFFFFFFEF15FDFFFFFF",
      INIT_3A => X"FFFFFE95A43FFFFFFFFFFE95A00FFFFFFFFFFF7D554FFFFFFFFFFDEFAA7FFFFF",
      INIT_3B => X"FFF57FBFEBD3FFFFFFFFFFFBEA4FFFFFFFFFFFFBE94FFFFFFFFFFFEAA54FFFFF",
      INIT_3C => X"FFFFF5ABEEBFFFFFFFFFE1AFF9BFFFFFFFFFE86FFAFFFFFFFFF9837FEBF7FFFF",
      INIT_3D => X"FFFFFFFFF007FFFFFFFFFFFEF517FFFFFFFFFFF7E957FFFFFFEAFC17EAABFFFF",
      INIT_3E => X"FFFFFFFFFF05FCFFFFFFFFFFFF05FFFFFFFFFFFFFC06FFFFFFFFFFFFFC06FFFF",
      INIT_3F => X"FFFFFFFFFFC30FFFFFFFFFFFFFC30FFFFFFFFFFFFFC1443FFFFFFFFFFFC5013F",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFC6AAABFFFFFFFFFFFEFBFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFF0000403FFFFFFFFFC41415FFFFFFFFFFC555557FFFFFFFFF1555503FFFFF",
      INIT_47 => X"FFFFF4FF103FFFFFFFFFF3EF849FFFFFFFFFCCB0047FFFFFFFFF0C23010FFFFF",
      INIT_48 => X"FFDFF41005BFFFFFFFFFF62CE7FFFFFFFFFF94E366BFFFFFFFFFD63E09BFFFFF",
      INIT_49 => X"FF3FC000005FFFFFFF3FC055500FFFFFFFCFE15454CFFFFFFFCFC14214DFFFFF",
      INIT_4A => X"FFFFED455493FFFFFFFD5FE024283FFFFFF00803F02F3FFFFF0FA0040103FFFF",
      INIT_4B => X"FFFFC055403FFFFFFFFF0555003FFFFFFFFF400450FFFFFFFFFFA40154FFFFFF",
      INIT_4C => X"FFFFF5A716A503FFFFFFF2D416900FFFFFFFF7945540FFFFFFFFFB915403FFFF",
      INIT_4D => X"55BFF53FFFFFE4FFFFFFE50FFFFF93FFFFFFF55FFFBE93FFFFFFF567F2EA53FF",
      INIT_4E => X"05FFFFFFFFFDB9FF05A500FFFFFDF9FF0559553FFFFEF8FF056AA93FFFFFE4FF",
      INIT_4F => X"FFFFFFFFFFFF0000FFFFFFFFFFFF058003FFFFFFFFFF164007FFFFFFFFFFAA3F",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFF07EAFFFFFFFFFFFF3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFD951557FD693FFFFC55556A6EBE8FFFFC5555AA5FBE8FFFFF056ABFF603F",
      INIT_58 => X"FFFFFFBFC40FFFFFFFFFF7BCC116FD0FFFFFFBB0C05B9693FFFFEF5C056FD68F",
      INIT_59 => X"FF0BFAEFD5FF5FFFFFC6FBFCE0FEBFFFFFF05AF32066FFFFFFFFFFDF8265FFFF",
      INIT_5A => X"F39FFAAAA9BF2F3FFB41FAABFF956FBFF3F66EA9FFEFFF3FFCAFF9556FFFF4FF",
      INIT_5B => X"F3B3F03FD0FCD8FFF2EBF01FF0FC34FFF1AFF55695FF14FFF1EFFA9AAABF263F",
      INIT_5C => X"FFF006FA9550FFFFFFFFC1BFE50FFFFFFC3FF01BF43FC3FFF74FF006A0FF1CFF",
      INIT_5D => X"FFB55FFFFF7F9FFFFFB55BFFF1AA4FFFFF641B8156954FFFFFC0179695543FFF",
      INIT_5E => X"FFFF59FFC00FFFFFFFFC5BFFFC03FFFFFFF56BFFFC15FFFFFFE55FFFFF5AFFFF",
      INIT_5F => X"FFFD40FFF553FFFFFFFD400F1553FFFFFFFFC41F554FFFFFFFFFD55F414FFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFC1544FFFC0FFFFFFFDAB03FFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FF70F0C201510D23FF44F000040A1024FF8CFC415140323AFFC3FD555154033A",
      INIT_67 => X"FDFE8CE3E2FFFFCFC3E13C4FF2AA47EFFDB7FCCB30540983FFA7FCCC30118524",
      INIT_68 => X"FFF5BC04003FD3FFFFEBFCA3F03FF3FFFF7FFD8B397FECFFFCBFF138CAFFFE0F",
      INIT_69 => X"FFFFFD55444FFFFFFFFFFC40000FFFFFFFFFF055554FFFFFFFFF0D55155BBFFF",
      INIT_6A => X"FFFFFEAA5ABFFFFFFFFFFFFFFEBFFFFFFFFFFFEBFD7FFFFFFFFFFF95543FFFFF",
      INIT_6B => X"FFFF1AAAE003FFFFFFFFD5554003FFFFFFFFF5554003FFFFFFFFFD54015FFFFF",
      INIT_6C => X"FFFFEBFFFF6E7FFFFFFEEBFFFF1E7FFFFFFDABFFFC1E3FFFFFFC6BEA9004FFFF",
      INIT_6D => X"FFFFAA7FFEA9FFFFFFFF7A7FFFFEFFFFFFFF6FBFFFFEFFFFFFFF6FBFFFFEFFFF",
      INIT_6E => X"FFFF003FFC6EFFFFFFFF013FFC5EFFFFFFFF053FFC6EFFFFFFFF163FFC69FFFF",
      INIT_6F => X"FFC00FFFFFC000FFFFD000FFFFD000FFFFF0003FFFF84FFFFFFF003FFC7DFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.ROM_JOJO_overdrive_blk_mem_gen_0_0_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena_array(0) => ena_array(6)
    );
\has_mux_a.A\: entity work.ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(9 downto 1),
      \douta[8]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[8]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[8]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[8]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[8]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[8]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[8]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[8]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[8]_0\(7) => \ramloop[4].ram.r_n_0\,
      \douta[8]_0\(6) => \ramloop[4].ram.r_n_1\,
      \douta[8]_0\(5) => \ramloop[4].ram.r_n_2\,
      \douta[8]_0\(4) => \ramloop[4].ram.r_n_3\,
      \douta[8]_0\(3) => \ramloop[4].ram.r_n_4\,
      \douta[8]_0\(2) => \ramloop[4].ram.r_n_5\,
      \douta[8]_0\(1) => \ramloop[4].ram.r_n_6\,
      \douta[8]_0\(0) => \ramloop[4].ram.r_n_7\,
      \douta[8]_1\(7) => \ramloop[3].ram.r_n_0\,
      \douta[8]_1\(6) => \ramloop[3].ram.r_n_1\,
      \douta[8]_1\(5) => \ramloop[3].ram.r_n_2\,
      \douta[8]_1\(4) => \ramloop[3].ram.r_n_3\,
      \douta[8]_1\(3) => \ramloop[3].ram.r_n_4\,
      \douta[8]_1\(2) => \ramloop[3].ram.r_n_5\,
      \douta[8]_1\(1) => \ramloop[3].ram.r_n_6\,
      \douta[8]_1\(0) => \ramloop[3].ram.r_n_7\,
      \douta[9]\(0) => \ramloop[1].ram.r_n_8\,
      \douta[9]_0\(0) => \ramloop[4].ram.r_n_8\,
      \douta[9]_1\(0) => \ramloop[3].ram.r_n_8\
    );
\ramloop[0].ram.r\: entity work.ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[1].ram.r\: entity work.\ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(6)
    );
\ramloop[5].ram.r\: entity work.\ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(11 downto 10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_top;

architecture STRUCTURE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.603586 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "ROM_JOJO_overdrive_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14336;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14336;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14336;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14336;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "kintex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "yes";
end ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4;

architecture STRUCTURE of ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_overdrive_blk_mem_gen_0_0 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ROM_JOJO_overdrive_blk_mem_gen_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ROM_JOJO_overdrive_blk_mem_gen_0_0 : entity is "ROM_JOJO_overdrive_blk_mem_gen_0_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_JOJO_overdrive_blk_mem_gen_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ROM_JOJO_overdrive_blk_mem_gen_0_0 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end ROM_JOJO_overdrive_blk_mem_gen_0_0;

architecture STRUCTURE of ROM_JOJO_overdrive_blk_mem_gen_0_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.603586 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_JOJO_overdrive_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 14336;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 14336;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 14336;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 14336;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_ONLY, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.ROM_JOJO_overdrive_blk_mem_gen_0_0_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
