--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/SkyDrive/School/Polytechnic/EL6463_AdvancedHardwareDesign/Labs/Lab7/rc5_impl/iseconfig/filter.filter
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml rc5.twx rc5.ncd -o rc5.twr rc5.pcf

Design file:              rc5.ncd
Physical constraint file: rc5.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_25 = PERIOD TIMEGRP "clk_25" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 112863301 paths analyzed, 354 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.996ns.
--------------------------------------------------------------------------------

Paths for end point b_reg_31 (SLICE_X19Y26.F2), 6769426 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_reg_21 (FF)
  Destination:          b_reg_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.994ns (Levels of Logic = 27)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         clk_25_BUFGP rising at 0.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_reg_21 to b_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.591   b_reg<21>
                                                       b_reg_21
    SLICE_X17Y32.G2      net (fanout=8)        1.892   b_reg<21>
    SLICE_X17Y32.Y       Tilo                  0.704   N214
                                                       Mxor_ab_xor_Result<21>1
    SLICE_X14Y33.F4      net (fanout=2)        0.819   ab_xor<21>
    SLICE_X14Y33.X       Tif5x                 1.152   Sh24
                                                       Sh24_G
                                                       Sh24
    SLICE_X13Y26.G3      net (fanout=4)        0.967   Sh24
    SLICE_X13Y26.X       Tif5x                 1.025   Sh32
                                                       Sh3231_F
                                                       Sh3231
    SLICE_X15Y24.G2      net (fanout=3)        0.472   Sh32
    SLICE_X15Y24.Y       Tilo                  0.704   Sh80
                                                       Sh641
    SLICE_X17Y16.F2      net (fanout=1)        0.917   Sh64
    SLICE_X17Y16.X       Topx                  1.060   a<0>
                                                       Madd_a_lut<0>
                                                       Madd_a_xor<0>
    SLICE_X16Y33.F1      net (fanout=64)       1.956   a<0>
    SLICE_X16Y33.X       Tilo                  0.759   N211
                                                       Mxor_ba_xor_Result<25>1_SW0
    SLICE_X22Y28.F3      net (fanout=1)        0.926   N211
    SLICE_X22Y28.X       Tilo                  0.759   Sh1222
                                                       Sh1222
    SLICE_X22Y29.F1      net (fanout=4)        0.120   Sh1222
    SLICE_X22Y29.X       Tif5x                 1.152   Sh124
                                                       Sh1222_rt
                                                       Sh124_f5
    SLICE_X24Y19.F2      net (fanout=3)        1.290   Sh124
    SLICE_X24Y19.X       Tilo                  0.759   Sh1287
                                                       Sh1287
    SLICE_X23Y12.G4      net (fanout=3)        0.614   Sh1287
    SLICE_X23Y12.X       Tif5x                 1.025   Sh160
                                                       Sh1601_F
                                                       Sh1601
    SLICE_X21Y12.F2      net (fanout=1)        0.428   Sh160
    SLICE_X21Y12.COUT    Topcyf                1.162   b<0>
                                                       Madd_b_lut<0>
                                                       Madd_b_cy<0>
                                                       Madd_b_cy<1>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   Madd_b_cy<1>
    SLICE_X21Y13.COUT    Tbyp                  0.118   b<2>
                                                       Madd_b_cy<2>
                                                       Madd_b_cy<3>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Madd_b_cy<3>
    SLICE_X21Y14.COUT    Tbyp                  0.118   b<4>
                                                       Madd_b_cy<4>
                                                       Madd_b_cy<5>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Madd_b_cy<5>
    SLICE_X21Y15.COUT    Tbyp                  0.118   b<6>
                                                       Madd_b_cy<6>
                                                       Madd_b_cy<7>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Madd_b_cy<7>
    SLICE_X21Y16.COUT    Tbyp                  0.118   b<8>
                                                       Madd_b_cy<8>
                                                       Madd_b_cy<9>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Madd_b_cy<9>
    SLICE_X21Y17.COUT    Tbyp                  0.118   b<10>
                                                       Madd_b_cy<10>
                                                       Madd_b_cy<11>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Madd_b_cy<11>
    SLICE_X21Y18.COUT    Tbyp                  0.118   b<12>
                                                       Madd_b_cy<12>
                                                       Madd_b_cy<13>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Madd_b_cy<13>
    SLICE_X21Y19.COUT    Tbyp                  0.118   b<14>
                                                       Madd_b_cy<14>
                                                       Madd_b_cy<15>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Madd_b_cy<15>
    SLICE_X21Y20.COUT    Tbyp                  0.118   b<16>
                                                       Madd_b_cy<16>
                                                       Madd_b_cy<17>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Madd_b_cy<17>
    SLICE_X21Y21.COUT    Tbyp                  0.118   b<18>
                                                       Madd_b_cy<18>
                                                       Madd_b_cy<19>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Madd_b_cy<19>
    SLICE_X21Y22.COUT    Tbyp                  0.118   b<20>
                                                       Madd_b_cy<20>
                                                       Madd_b_cy<21>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Madd_b_cy<21>
    SLICE_X21Y23.COUT    Tbyp                  0.118   b<22>
                                                       Madd_b_cy<22>
                                                       Madd_b_cy<23>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Madd_b_cy<23>
    SLICE_X21Y24.COUT    Tbyp                  0.118   b<24>
                                                       Madd_b_cy<24>
                                                       Madd_b_cy<25>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Madd_b_cy<25>
    SLICE_X21Y25.COUT    Tbyp                  0.118   b<26>
                                                       Madd_b_cy<26>
                                                       Madd_b_cy<27>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Madd_b_cy<27>
    SLICE_X21Y26.COUT    Tbyp                  0.118   b<28>
                                                       Madd_b_cy<28>
                                                       Madd_b_cy<29>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   Madd_b_cy<29>
    SLICE_X21Y27.Y       Tciny                 0.869   b<30>
                                                       Madd_b_cy<30>
                                                       Madd_b_xor<31>
    SLICE_X19Y26.F2      net (fanout=1)        0.383   b<31>
    SLICE_X19Y26.CLK     Tfck                  0.837   b_reg<31>
                                                       b_reg_mux0000<31>1
                                                       b_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     24.994ns (14.210ns logic, 10.784ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_reg_21 (FF)
  Destination:          b_reg_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.941ns (Levels of Logic = 25)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         clk_25_BUFGP rising at 0.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_reg_21 to b_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.591   b_reg<21>
                                                       b_reg_21
    SLICE_X17Y32.G2      net (fanout=8)        1.892   b_reg<21>
    SLICE_X17Y32.Y       Tilo                  0.704   N214
                                                       Mxor_ab_xor_Result<21>1
    SLICE_X14Y33.F4      net (fanout=2)        0.819   ab_xor<21>
    SLICE_X14Y33.X       Tif5x                 1.152   Sh24
                                                       Sh24_G
                                                       Sh24
    SLICE_X13Y26.G3      net (fanout=4)        0.967   Sh24
    SLICE_X13Y26.X       Tif5x                 1.025   Sh32
                                                       Sh3231_F
                                                       Sh3231
    SLICE_X15Y24.G2      net (fanout=3)        0.472   Sh32
    SLICE_X15Y24.Y       Tilo                  0.704   Sh80
                                                       Sh641
    SLICE_X17Y16.F2      net (fanout=1)        0.917   Sh64
    SLICE_X17Y16.X       Topx                  1.060   a<0>
                                                       Madd_a_lut<0>
                                                       Madd_a_xor<0>
    SLICE_X18Y34.F3      net (fanout=64)       2.148   a<0>
    SLICE_X18Y34.X       Tilo                  0.759   N176
                                                       Sh1261_SW1
    SLICE_X22Y29.G3      net (fanout=1)        0.876   N176
    SLICE_X22Y29.Y       Tilo                  0.759   Sh124
                                                       Sh1261
    SLICE_X26Y23.G4      net (fanout=3)        1.273   Sh1242
    SLICE_X26Y23.X       Tif5x                 1.152   Sh1307
                                                       Sh1307_F
                                                       Sh1307
    SLICE_X27Y15.G4      net (fanout=2)        0.537   Sh1307
    SLICE_X27Y15.X       Tif5x                 1.025   Sh162
                                                       Sh1621_F
                                                       Sh1621
    SLICE_X21Y13.F1      net (fanout=1)        1.324   Sh162
    SLICE_X21Y13.COUT    Topcyf                1.162   b<2>
                                                       Madd_b_lut<2>
                                                       Madd_b_cy<2>
                                                       Madd_b_cy<3>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Madd_b_cy<3>
    SLICE_X21Y14.COUT    Tbyp                  0.118   b<4>
                                                       Madd_b_cy<4>
                                                       Madd_b_cy<5>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Madd_b_cy<5>
    SLICE_X21Y15.COUT    Tbyp                  0.118   b<6>
                                                       Madd_b_cy<6>
                                                       Madd_b_cy<7>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Madd_b_cy<7>
    SLICE_X21Y16.COUT    Tbyp                  0.118   b<8>
                                                       Madd_b_cy<8>
                                                       Madd_b_cy<9>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Madd_b_cy<9>
    SLICE_X21Y17.COUT    Tbyp                  0.118   b<10>
                                                       Madd_b_cy<10>
                                                       Madd_b_cy<11>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Madd_b_cy<11>
    SLICE_X21Y18.COUT    Tbyp                  0.118   b<12>
                                                       Madd_b_cy<12>
                                                       Madd_b_cy<13>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Madd_b_cy<13>
    SLICE_X21Y19.COUT    Tbyp                  0.118   b<14>
                                                       Madd_b_cy<14>
                                                       Madd_b_cy<15>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Madd_b_cy<15>
    SLICE_X21Y20.COUT    Tbyp                  0.118   b<16>
                                                       Madd_b_cy<16>
                                                       Madd_b_cy<17>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Madd_b_cy<17>
    SLICE_X21Y21.COUT    Tbyp                  0.118   b<18>
                                                       Madd_b_cy<18>
                                                       Madd_b_cy<19>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Madd_b_cy<19>
    SLICE_X21Y22.COUT    Tbyp                  0.118   b<20>
                                                       Madd_b_cy<20>
                                                       Madd_b_cy<21>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Madd_b_cy<21>
    SLICE_X21Y23.COUT    Tbyp                  0.118   b<22>
                                                       Madd_b_cy<22>
                                                       Madd_b_cy<23>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Madd_b_cy<23>
    SLICE_X21Y24.COUT    Tbyp                  0.118   b<24>
                                                       Madd_b_cy<24>
                                                       Madd_b_cy<25>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Madd_b_cy<25>
    SLICE_X21Y25.COUT    Tbyp                  0.118   b<26>
                                                       Madd_b_cy<26>
                                                       Madd_b_cy<27>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Madd_b_cy<27>
    SLICE_X21Y26.COUT    Tbyp                  0.118   b<28>
                                                       Madd_b_cy<28>
                                                       Madd_b_cy<29>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   Madd_b_cy<29>
    SLICE_X21Y27.Y       Tciny                 0.869   b<30>
                                                       Madd_b_cy<30>
                                                       Madd_b_xor<31>
    SLICE_X19Y26.F2      net (fanout=1)        0.383   b<31>
    SLICE_X19Y26.CLK     Tfck                  0.837   b_reg<31>
                                                       b_reg_mux0000<31>1
                                                       b_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     24.941ns (13.333ns logic, 11.608ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_reg_21 (FF)
  Destination:          b_reg_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.936ns (Levels of Logic = 25)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         clk_25_BUFGP rising at 0.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_reg_21 to b_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.591   b_reg<21>
                                                       b_reg_21
    SLICE_X17Y32.G2      net (fanout=8)        1.892   b_reg<21>
    SLICE_X17Y32.Y       Tilo                  0.704   N214
                                                       Mxor_ab_xor_Result<21>1
    SLICE_X14Y33.F4      net (fanout=2)        0.819   ab_xor<21>
    SLICE_X14Y33.X       Tif5x                 1.152   Sh24
                                                       Sh24_G
                                                       Sh24
    SLICE_X13Y26.G3      net (fanout=4)        0.967   Sh24
    SLICE_X13Y26.X       Tif5x                 1.025   Sh32
                                                       Sh3231_F
                                                       Sh3231
    SLICE_X15Y24.G2      net (fanout=3)        0.472   Sh32
    SLICE_X15Y24.Y       Tilo                  0.704   Sh80
                                                       Sh641
    SLICE_X17Y16.F2      net (fanout=1)        0.917   Sh64
    SLICE_X17Y16.X       Topx                  1.060   a<0>
                                                       Madd_a_lut<0>
                                                       Madd_a_xor<0>
    SLICE_X16Y33.F1      net (fanout=64)       1.956   a<0>
    SLICE_X16Y33.X       Tilo                  0.759   N211
                                                       Mxor_ba_xor_Result<25>1_SW0
    SLICE_X22Y28.F3      net (fanout=1)        0.926   N211
    SLICE_X22Y28.X       Tilo                  0.759   Sh1222
                                                       Sh1222
    SLICE_X22Y29.F1      net (fanout=4)        0.120   Sh1222
    SLICE_X22Y29.X       Tif5x                 1.152   Sh124
                                                       Sh1222_rt
                                                       Sh124_f5
    SLICE_X24Y19.G4      net (fanout=3)        1.013   Sh124
    SLICE_X24Y19.Y       Tilo                  0.759   Sh1287
                                                       Sh13220
    SLICE_X25Y12.G1      net (fanout=2)        0.755   Sh13220
    SLICE_X25Y12.X       Tif5x                 1.025   Sh164
                                                       Sh1641_F
                                                       Sh1641
    SLICE_X21Y14.F1      net (fanout=1)        0.742   Sh164
    SLICE_X21Y14.COUT    Topcyf                1.162   b<4>
                                                       Madd_b_lut<4>
                                                       Madd_b_cy<4>
                                                       Madd_b_cy<5>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Madd_b_cy<5>
    SLICE_X21Y15.COUT    Tbyp                  0.118   b<6>
                                                       Madd_b_cy<6>
                                                       Madd_b_cy<7>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Madd_b_cy<7>
    SLICE_X21Y16.COUT    Tbyp                  0.118   b<8>
                                                       Madd_b_cy<8>
                                                       Madd_b_cy<9>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Madd_b_cy<9>
    SLICE_X21Y17.COUT    Tbyp                  0.118   b<10>
                                                       Madd_b_cy<10>
                                                       Madd_b_cy<11>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Madd_b_cy<11>
    SLICE_X21Y18.COUT    Tbyp                  0.118   b<12>
                                                       Madd_b_cy<12>
                                                       Madd_b_cy<13>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Madd_b_cy<13>
    SLICE_X21Y19.COUT    Tbyp                  0.118   b<14>
                                                       Madd_b_cy<14>
                                                       Madd_b_cy<15>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Madd_b_cy<15>
    SLICE_X21Y20.COUT    Tbyp                  0.118   b<16>
                                                       Madd_b_cy<16>
                                                       Madd_b_cy<17>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Madd_b_cy<17>
    SLICE_X21Y21.COUT    Tbyp                  0.118   b<18>
                                                       Madd_b_cy<18>
                                                       Madd_b_cy<19>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Madd_b_cy<19>
    SLICE_X21Y22.COUT    Tbyp                  0.118   b<20>
                                                       Madd_b_cy<20>
                                                       Madd_b_cy<21>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Madd_b_cy<21>
    SLICE_X21Y23.COUT    Tbyp                  0.118   b<22>
                                                       Madd_b_cy<22>
                                                       Madd_b_cy<23>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Madd_b_cy<23>
    SLICE_X21Y24.COUT    Tbyp                  0.118   b<24>
                                                       Madd_b_cy<24>
                                                       Madd_b_cy<25>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Madd_b_cy<25>
    SLICE_X21Y25.COUT    Tbyp                  0.118   b<26>
                                                       Madd_b_cy<26>
                                                       Madd_b_cy<27>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Madd_b_cy<27>
    SLICE_X21Y26.COUT    Tbyp                  0.118   b<28>
                                                       Madd_b_cy<28>
                                                       Madd_b_cy<29>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   Madd_b_cy<29>
    SLICE_X21Y27.Y       Tciny                 0.869   b<30>
                                                       Madd_b_cy<30>
                                                       Madd_b_xor<31>
    SLICE_X19Y26.F2      net (fanout=1)        0.383   b<31>
    SLICE_X19Y26.CLK     Tfck                  0.837   b_reg<31>
                                                       b_reg_mux0000<31>1
                                                       b_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     24.936ns (13.974ns logic, 10.962ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point b_reg_29 (SLICE_X19Y27.F2), 6340487 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_reg_21 (FF)
  Destination:          b_reg_29 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.876ns (Levels of Logic = 26)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         clk_25_BUFGP rising at 0.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_reg_21 to b_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.591   b_reg<21>
                                                       b_reg_21
    SLICE_X17Y32.G2      net (fanout=8)        1.892   b_reg<21>
    SLICE_X17Y32.Y       Tilo                  0.704   N214
                                                       Mxor_ab_xor_Result<21>1
    SLICE_X14Y33.F4      net (fanout=2)        0.819   ab_xor<21>
    SLICE_X14Y33.X       Tif5x                 1.152   Sh24
                                                       Sh24_G
                                                       Sh24
    SLICE_X13Y26.G3      net (fanout=4)        0.967   Sh24
    SLICE_X13Y26.X       Tif5x                 1.025   Sh32
                                                       Sh3231_F
                                                       Sh3231
    SLICE_X15Y24.G2      net (fanout=3)        0.472   Sh32
    SLICE_X15Y24.Y       Tilo                  0.704   Sh80
                                                       Sh641
    SLICE_X17Y16.F2      net (fanout=1)        0.917   Sh64
    SLICE_X17Y16.X       Topx                  1.060   a<0>
                                                       Madd_a_lut<0>
                                                       Madd_a_xor<0>
    SLICE_X16Y33.F1      net (fanout=64)       1.956   a<0>
    SLICE_X16Y33.X       Tilo                  0.759   N211
                                                       Mxor_ba_xor_Result<25>1_SW0
    SLICE_X22Y28.F3      net (fanout=1)        0.926   N211
    SLICE_X22Y28.X       Tilo                  0.759   Sh1222
                                                       Sh1222
    SLICE_X22Y29.F1      net (fanout=4)        0.120   Sh1222
    SLICE_X22Y29.X       Tif5x                 1.152   Sh124
                                                       Sh1222_rt
                                                       Sh124_f5
    SLICE_X24Y19.F2      net (fanout=3)        1.290   Sh124
    SLICE_X24Y19.X       Tilo                  0.759   Sh1287
                                                       Sh1287
    SLICE_X23Y12.G4      net (fanout=3)        0.614   Sh1287
    SLICE_X23Y12.X       Tif5x                 1.025   Sh160
                                                       Sh1601_F
                                                       Sh1601
    SLICE_X21Y12.F2      net (fanout=1)        0.428   Sh160
    SLICE_X21Y12.COUT    Topcyf                1.162   b<0>
                                                       Madd_b_lut<0>
                                                       Madd_b_cy<0>
                                                       Madd_b_cy<1>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   Madd_b_cy<1>
    SLICE_X21Y13.COUT    Tbyp                  0.118   b<2>
                                                       Madd_b_cy<2>
                                                       Madd_b_cy<3>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Madd_b_cy<3>
    SLICE_X21Y14.COUT    Tbyp                  0.118   b<4>
                                                       Madd_b_cy<4>
                                                       Madd_b_cy<5>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Madd_b_cy<5>
    SLICE_X21Y15.COUT    Tbyp                  0.118   b<6>
                                                       Madd_b_cy<6>
                                                       Madd_b_cy<7>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Madd_b_cy<7>
    SLICE_X21Y16.COUT    Tbyp                  0.118   b<8>
                                                       Madd_b_cy<8>
                                                       Madd_b_cy<9>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Madd_b_cy<9>
    SLICE_X21Y17.COUT    Tbyp                  0.118   b<10>
                                                       Madd_b_cy<10>
                                                       Madd_b_cy<11>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Madd_b_cy<11>
    SLICE_X21Y18.COUT    Tbyp                  0.118   b<12>
                                                       Madd_b_cy<12>
                                                       Madd_b_cy<13>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Madd_b_cy<13>
    SLICE_X21Y19.COUT    Tbyp                  0.118   b<14>
                                                       Madd_b_cy<14>
                                                       Madd_b_cy<15>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Madd_b_cy<15>
    SLICE_X21Y20.COUT    Tbyp                  0.118   b<16>
                                                       Madd_b_cy<16>
                                                       Madd_b_cy<17>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Madd_b_cy<17>
    SLICE_X21Y21.COUT    Tbyp                  0.118   b<18>
                                                       Madd_b_cy<18>
                                                       Madd_b_cy<19>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Madd_b_cy<19>
    SLICE_X21Y22.COUT    Tbyp                  0.118   b<20>
                                                       Madd_b_cy<20>
                                                       Madd_b_cy<21>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Madd_b_cy<21>
    SLICE_X21Y23.COUT    Tbyp                  0.118   b<22>
                                                       Madd_b_cy<22>
                                                       Madd_b_cy<23>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Madd_b_cy<23>
    SLICE_X21Y24.COUT    Tbyp                  0.118   b<24>
                                                       Madd_b_cy<24>
                                                       Madd_b_cy<25>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Madd_b_cy<25>
    SLICE_X21Y25.COUT    Tbyp                  0.118   b<26>
                                                       Madd_b_cy<26>
                                                       Madd_b_cy<27>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Madd_b_cy<27>
    SLICE_X21Y26.Y       Tciny                 0.869   b<28>
                                                       Madd_b_cy<28>
                                                       Madd_b_xor<29>
    SLICE_X19Y27.F2      net (fanout=1)        0.383   b<29>
    SLICE_X19Y27.CLK     Tfck                  0.837   b_reg<29>
                                                       b_reg_mux0000<29>1
                                                       b_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     24.876ns (14.092ns logic, 10.784ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_reg_21 (FF)
  Destination:          b_reg_29 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.823ns (Levels of Logic = 24)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         clk_25_BUFGP rising at 0.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_reg_21 to b_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.591   b_reg<21>
                                                       b_reg_21
    SLICE_X17Y32.G2      net (fanout=8)        1.892   b_reg<21>
    SLICE_X17Y32.Y       Tilo                  0.704   N214
                                                       Mxor_ab_xor_Result<21>1
    SLICE_X14Y33.F4      net (fanout=2)        0.819   ab_xor<21>
    SLICE_X14Y33.X       Tif5x                 1.152   Sh24
                                                       Sh24_G
                                                       Sh24
    SLICE_X13Y26.G3      net (fanout=4)        0.967   Sh24
    SLICE_X13Y26.X       Tif5x                 1.025   Sh32
                                                       Sh3231_F
                                                       Sh3231
    SLICE_X15Y24.G2      net (fanout=3)        0.472   Sh32
    SLICE_X15Y24.Y       Tilo                  0.704   Sh80
                                                       Sh641
    SLICE_X17Y16.F2      net (fanout=1)        0.917   Sh64
    SLICE_X17Y16.X       Topx                  1.060   a<0>
                                                       Madd_a_lut<0>
                                                       Madd_a_xor<0>
    SLICE_X18Y34.F3      net (fanout=64)       2.148   a<0>
    SLICE_X18Y34.X       Tilo                  0.759   N176
                                                       Sh1261_SW1
    SLICE_X22Y29.G3      net (fanout=1)        0.876   N176
    SLICE_X22Y29.Y       Tilo                  0.759   Sh124
                                                       Sh1261
    SLICE_X26Y23.G4      net (fanout=3)        1.273   Sh1242
    SLICE_X26Y23.X       Tif5x                 1.152   Sh1307
                                                       Sh1307_F
                                                       Sh1307
    SLICE_X27Y15.G4      net (fanout=2)        0.537   Sh1307
    SLICE_X27Y15.X       Tif5x                 1.025   Sh162
                                                       Sh1621_F
                                                       Sh1621
    SLICE_X21Y13.F1      net (fanout=1)        1.324   Sh162
    SLICE_X21Y13.COUT    Topcyf                1.162   b<2>
                                                       Madd_b_lut<2>
                                                       Madd_b_cy<2>
                                                       Madd_b_cy<3>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Madd_b_cy<3>
    SLICE_X21Y14.COUT    Tbyp                  0.118   b<4>
                                                       Madd_b_cy<4>
                                                       Madd_b_cy<5>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Madd_b_cy<5>
    SLICE_X21Y15.COUT    Tbyp                  0.118   b<6>
                                                       Madd_b_cy<6>
                                                       Madd_b_cy<7>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Madd_b_cy<7>
    SLICE_X21Y16.COUT    Tbyp                  0.118   b<8>
                                                       Madd_b_cy<8>
                                                       Madd_b_cy<9>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Madd_b_cy<9>
    SLICE_X21Y17.COUT    Tbyp                  0.118   b<10>
                                                       Madd_b_cy<10>
                                                       Madd_b_cy<11>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Madd_b_cy<11>
    SLICE_X21Y18.COUT    Tbyp                  0.118   b<12>
                                                       Madd_b_cy<12>
                                                       Madd_b_cy<13>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Madd_b_cy<13>
    SLICE_X21Y19.COUT    Tbyp                  0.118   b<14>
                                                       Madd_b_cy<14>
                                                       Madd_b_cy<15>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Madd_b_cy<15>
    SLICE_X21Y20.COUT    Tbyp                  0.118   b<16>
                                                       Madd_b_cy<16>
                                                       Madd_b_cy<17>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Madd_b_cy<17>
    SLICE_X21Y21.COUT    Tbyp                  0.118   b<18>
                                                       Madd_b_cy<18>
                                                       Madd_b_cy<19>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Madd_b_cy<19>
    SLICE_X21Y22.COUT    Tbyp                  0.118   b<20>
                                                       Madd_b_cy<20>
                                                       Madd_b_cy<21>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Madd_b_cy<21>
    SLICE_X21Y23.COUT    Tbyp                  0.118   b<22>
                                                       Madd_b_cy<22>
                                                       Madd_b_cy<23>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Madd_b_cy<23>
    SLICE_X21Y24.COUT    Tbyp                  0.118   b<24>
                                                       Madd_b_cy<24>
                                                       Madd_b_cy<25>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Madd_b_cy<25>
    SLICE_X21Y25.COUT    Tbyp                  0.118   b<26>
                                                       Madd_b_cy<26>
                                                       Madd_b_cy<27>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Madd_b_cy<27>
    SLICE_X21Y26.Y       Tciny                 0.869   b<28>
                                                       Madd_b_cy<28>
                                                       Madd_b_xor<29>
    SLICE_X19Y27.F2      net (fanout=1)        0.383   b<29>
    SLICE_X19Y27.CLK     Tfck                  0.837   b_reg<29>
                                                       b_reg_mux0000<29>1
                                                       b_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     24.823ns (13.215ns logic, 11.608ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_reg_21 (FF)
  Destination:          b_reg_29 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.818ns (Levels of Logic = 24)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         clk_25_BUFGP rising at 0.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_reg_21 to b_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.591   b_reg<21>
                                                       b_reg_21
    SLICE_X17Y32.G2      net (fanout=8)        1.892   b_reg<21>
    SLICE_X17Y32.Y       Tilo                  0.704   N214
                                                       Mxor_ab_xor_Result<21>1
    SLICE_X14Y33.F4      net (fanout=2)        0.819   ab_xor<21>
    SLICE_X14Y33.X       Tif5x                 1.152   Sh24
                                                       Sh24_G
                                                       Sh24
    SLICE_X13Y26.G3      net (fanout=4)        0.967   Sh24
    SLICE_X13Y26.X       Tif5x                 1.025   Sh32
                                                       Sh3231_F
                                                       Sh3231
    SLICE_X15Y24.G2      net (fanout=3)        0.472   Sh32
    SLICE_X15Y24.Y       Tilo                  0.704   Sh80
                                                       Sh641
    SLICE_X17Y16.F2      net (fanout=1)        0.917   Sh64
    SLICE_X17Y16.X       Topx                  1.060   a<0>
                                                       Madd_a_lut<0>
                                                       Madd_a_xor<0>
    SLICE_X16Y33.F1      net (fanout=64)       1.956   a<0>
    SLICE_X16Y33.X       Tilo                  0.759   N211
                                                       Mxor_ba_xor_Result<25>1_SW0
    SLICE_X22Y28.F3      net (fanout=1)        0.926   N211
    SLICE_X22Y28.X       Tilo                  0.759   Sh1222
                                                       Sh1222
    SLICE_X22Y29.F1      net (fanout=4)        0.120   Sh1222
    SLICE_X22Y29.X       Tif5x                 1.152   Sh124
                                                       Sh1222_rt
                                                       Sh124_f5
    SLICE_X24Y19.G4      net (fanout=3)        1.013   Sh124
    SLICE_X24Y19.Y       Tilo                  0.759   Sh1287
                                                       Sh13220
    SLICE_X25Y12.G1      net (fanout=2)        0.755   Sh13220
    SLICE_X25Y12.X       Tif5x                 1.025   Sh164
                                                       Sh1641_F
                                                       Sh1641
    SLICE_X21Y14.F1      net (fanout=1)        0.742   Sh164
    SLICE_X21Y14.COUT    Topcyf                1.162   b<4>
                                                       Madd_b_lut<4>
                                                       Madd_b_cy<4>
                                                       Madd_b_cy<5>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Madd_b_cy<5>
    SLICE_X21Y15.COUT    Tbyp                  0.118   b<6>
                                                       Madd_b_cy<6>
                                                       Madd_b_cy<7>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Madd_b_cy<7>
    SLICE_X21Y16.COUT    Tbyp                  0.118   b<8>
                                                       Madd_b_cy<8>
                                                       Madd_b_cy<9>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Madd_b_cy<9>
    SLICE_X21Y17.COUT    Tbyp                  0.118   b<10>
                                                       Madd_b_cy<10>
                                                       Madd_b_cy<11>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Madd_b_cy<11>
    SLICE_X21Y18.COUT    Tbyp                  0.118   b<12>
                                                       Madd_b_cy<12>
                                                       Madd_b_cy<13>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Madd_b_cy<13>
    SLICE_X21Y19.COUT    Tbyp                  0.118   b<14>
                                                       Madd_b_cy<14>
                                                       Madd_b_cy<15>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Madd_b_cy<15>
    SLICE_X21Y20.COUT    Tbyp                  0.118   b<16>
                                                       Madd_b_cy<16>
                                                       Madd_b_cy<17>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Madd_b_cy<17>
    SLICE_X21Y21.COUT    Tbyp                  0.118   b<18>
                                                       Madd_b_cy<18>
                                                       Madd_b_cy<19>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Madd_b_cy<19>
    SLICE_X21Y22.COUT    Tbyp                  0.118   b<20>
                                                       Madd_b_cy<20>
                                                       Madd_b_cy<21>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Madd_b_cy<21>
    SLICE_X21Y23.COUT    Tbyp                  0.118   b<22>
                                                       Madd_b_cy<22>
                                                       Madd_b_cy<23>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Madd_b_cy<23>
    SLICE_X21Y24.COUT    Tbyp                  0.118   b<24>
                                                       Madd_b_cy<24>
                                                       Madd_b_cy<25>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Madd_b_cy<25>
    SLICE_X21Y25.COUT    Tbyp                  0.118   b<26>
                                                       Madd_b_cy<26>
                                                       Madd_b_cy<27>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Madd_b_cy<27>
    SLICE_X21Y26.Y       Tciny                 0.869   b<28>
                                                       Madd_b_cy<28>
                                                       Madd_b_xor<29>
    SLICE_X19Y27.F2      net (fanout=1)        0.383   b<29>
    SLICE_X19Y27.CLK     Tfck                  0.837   b_reg<29>
                                                       b_reg_mux0000<29>1
                                                       b_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     24.818ns (13.856ns logic, 10.962ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point b_reg_2 (SLICE_X3Y18.BY), 540376 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_reg_21 (FF)
  Destination:          b_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.814ns (Levels of Logic = 13)
  Clock Path Skew:      -0.019ns (0.027 - 0.046)
  Source Clock:         clk_25_BUFGP rising at 0.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_reg_21 to b_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.591   b_reg<21>
                                                       b_reg_21
    SLICE_X17Y32.G2      net (fanout=8)        1.892   b_reg<21>
    SLICE_X17Y32.Y       Tilo                  0.704   N214
                                                       Mxor_ab_xor_Result<21>1
    SLICE_X14Y33.F4      net (fanout=2)        0.819   ab_xor<21>
    SLICE_X14Y33.X       Tif5x                 1.152   Sh24
                                                       Sh24_G
                                                       Sh24
    SLICE_X13Y26.G3      net (fanout=4)        0.967   Sh24
    SLICE_X13Y26.X       Tif5x                 1.025   Sh32
                                                       Sh3231_F
                                                       Sh3231
    SLICE_X15Y24.G2      net (fanout=3)        0.472   Sh32
    SLICE_X15Y24.Y       Tilo                  0.704   Sh80
                                                       Sh641
    SLICE_X17Y16.F2      net (fanout=1)        0.917   Sh64
    SLICE_X17Y16.X       Topx                  1.060   a<0>
                                                       Madd_a_lut<0>
                                                       Madd_a_xor<0>
    SLICE_X16Y33.F1      net (fanout=64)       1.956   a<0>
    SLICE_X16Y33.X       Tilo                  0.759   N211
                                                       Mxor_ba_xor_Result<25>1_SW0
    SLICE_X22Y28.F3      net (fanout=1)        0.926   N211
    SLICE_X22Y28.X       Tilo                  0.759   Sh1222
                                                       Sh1222
    SLICE_X22Y29.F1      net (fanout=4)        0.120   Sh1222
    SLICE_X22Y29.X       Tif5x                 1.152   Sh124
                                                       Sh1222_rt
                                                       Sh124_f5
    SLICE_X24Y19.F2      net (fanout=3)        1.290   Sh124
    SLICE_X24Y19.X       Tilo                  0.759   Sh1287
                                                       Sh1287
    SLICE_X23Y12.G4      net (fanout=3)        0.614   Sh1287
    SLICE_X23Y12.X       Tif5x                 1.025   Sh160
                                                       Sh1601_F
                                                       Sh1601
    SLICE_X21Y12.F2      net (fanout=1)        0.428   Sh160
    SLICE_X21Y12.COUT    Topcyf                1.162   b<0>
                                                       Madd_b_lut<0>
                                                       Madd_b_cy<0>
                                                       Madd_b_cy<1>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   Madd_b_cy<1>
    SLICE_X21Y13.X       Tcinx                 0.462   b<2>
                                                       Madd_b_xor<2>
    SLICE_X12Y10.G1      net (fanout=1)        0.937   b<2>
    SLICE_X12Y10.Y       Tilo                  0.759   b_reg_2_1
                                                       b_reg_mux0000<2>62
    SLICE_X3Y18.BY       net (fanout=1)        1.042   b_reg_mux0000<2>
    SLICE_X3Y18.CLK      Tdick                 0.361   b_reg<3>
                                                       b_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     24.814ns (12.434ns logic, 12.380ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_reg_21 (FF)
  Destination:          b_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.611ns (Levels of Logic = 14)
  Clock Path Skew:      -0.019ns (0.027 - 0.046)
  Source Clock:         clk_25_BUFGP rising at 0.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_reg_21 to b_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.591   b_reg<21>
                                                       b_reg_21
    SLICE_X17Y32.G2      net (fanout=8)        1.892   b_reg<21>
    SLICE_X17Y32.Y       Tilo                  0.704   N214
                                                       Mxor_ab_xor_Result<21>1
    SLICE_X14Y33.F4      net (fanout=2)        0.819   ab_xor<21>
    SLICE_X14Y33.X       Tif5x                 1.152   Sh24
                                                       Sh24_G
                                                       Sh24
    SLICE_X13Y26.G3      net (fanout=4)        0.967   Sh24
    SLICE_X13Y26.X       Tif5x                 1.025   Sh32
                                                       Sh3231_F
                                                       Sh3231
    SLICE_X15Y24.G2      net (fanout=3)        0.472   Sh32
    SLICE_X15Y24.Y       Tilo                  0.704   Sh80
                                                       Sh641
    SLICE_X17Y16.F2      net (fanout=1)        0.917   Sh64
    SLICE_X17Y16.X       Topx                  1.060   a<0>
                                                       Madd_a_lut<0>
                                                       Madd_a_xor<0>
    SLICE_X17Y35.F1      net (fanout=64)       1.993   a<0>
    SLICE_X17Y35.X       Tilo                  0.704   N196
                                                       Mxor_ba_xor_Result<31>1_SW0
    SLICE_X21Y31.F1      net (fanout=2)        0.702   N196
    SLICE_X21Y31.X       Tilo                  0.704   Sh1272
                                                       Sh1272
    SLICE_X24Y27.F4      net (fanout=2)        0.570   Sh1272
    SLICE_X24Y27.X       Tif5x                 1.152   Sh97
                                                       Sh1272_rt
                                                       Sh97_f5
    SLICE_X22Y15.G4      net (fanout=4)        0.761   Sh97
    SLICE_X22Y15.Y       Tilo                  0.759   Sh1297
                                                       Sh1333
    SLICE_X20Y14.G4      net (fanout=1)        0.410   Sh12916
    SLICE_X20Y14.Y       Tilo                  0.759   Sh161
                                                       Sh12932
    SLICE_X20Y14.F4      net (fanout=4)        0.062   Sh129
    SLICE_X20Y14.X       Tilo                  0.759   Sh161
                                                       Sh1611
    SLICE_X21Y12.BY      net (fanout=1)        0.440   Sh161
    SLICE_X21Y12.COUT    Tbycy                 0.972   b<0>
                                                       Madd_b_cy<1>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   Madd_b_cy<1>
    SLICE_X21Y13.X       Tcinx                 0.462   b<2>
                                                       Madd_b_xor<2>
    SLICE_X12Y10.G1      net (fanout=1)        0.937   b<2>
    SLICE_X12Y10.Y       Tilo                  0.759   b_reg_2_1
                                                       b_reg_mux0000<2>62
    SLICE_X3Y18.BY       net (fanout=1)        1.042   b_reg_mux0000<2>
    SLICE_X3Y18.CLK      Tdick                 0.361   b_reg<3>
                                                       b_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     24.611ns (12.627ns logic, 11.984ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_reg_21 (FF)
  Destination:          b_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.605ns (Levels of Logic = 13)
  Clock Path Skew:      -0.019ns (0.027 - 0.046)
  Source Clock:         clk_25_BUFGP rising at 0.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_reg_21 to b_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.591   b_reg<21>
                                                       b_reg_21
    SLICE_X17Y32.G2      net (fanout=8)        1.892   b_reg<21>
    SLICE_X17Y32.Y       Tilo                  0.704   N214
                                                       Mxor_ab_xor_Result<21>1
    SLICE_X14Y33.F4      net (fanout=2)        0.819   ab_xor<21>
    SLICE_X14Y33.X       Tif5x                 1.152   Sh24
                                                       Sh24_G
                                                       Sh24
    SLICE_X13Y26.G3      net (fanout=4)        0.967   Sh24
    SLICE_X13Y26.X       Tif5x                 1.025   Sh32
                                                       Sh3231_F
                                                       Sh3231
    SLICE_X15Y24.G2      net (fanout=3)        0.472   Sh32
    SLICE_X15Y24.Y       Tilo                  0.704   Sh80
                                                       Sh641
    SLICE_X17Y16.F2      net (fanout=1)        0.917   Sh64
    SLICE_X17Y16.X       Topx                  1.060   a<0>
                                                       Madd_a_lut<0>
                                                       Madd_a_xor<0>
    SLICE_X16Y33.F1      net (fanout=64)       1.956   a<0>
    SLICE_X16Y33.X       Tilo                  0.759   N211
                                                       Mxor_ba_xor_Result<25>1_SW0
    SLICE_X22Y28.F3      net (fanout=1)        0.926   N211
    SLICE_X22Y28.X       Tilo                  0.759   Sh1222
                                                       Sh1222
    SLICE_X22Y29.F1      net (fanout=4)        0.120   Sh1222
    SLICE_X22Y29.X       Tif5x                 1.152   Sh124
                                                       Sh1222_rt
                                                       Sh124_f5
    SLICE_X24Y19.F2      net (fanout=3)        1.290   Sh124
    SLICE_X24Y19.X       Tilo                  0.759   Sh1287
                                                       Sh1287
    SLICE_X23Y12.G4      net (fanout=3)        0.614   Sh1287
    SLICE_X23Y12.X       Tif5x                 1.025   Sh160
                                                       Sh1601_F
                                                       Sh1601
    SLICE_X21Y12.F2      net (fanout=1)        0.428   Sh160
    SLICE_X21Y12.COUT    Topcyf                0.953   b<0>
                                                       Madd_b_cy<0>
                                                       Madd_b_cy<1>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   Madd_b_cy<1>
    SLICE_X21Y13.X       Tcinx                 0.462   b<2>
                                                       Madd_b_xor<2>
    SLICE_X12Y10.G1      net (fanout=1)        0.937   b<2>
    SLICE_X12Y10.Y       Tilo                  0.759   b_reg_2_1
                                                       b_reg_mux0000<2>62
    SLICE_X3Y18.BY       net (fanout=1)        1.042   b_reg_mux0000<2>
    SLICE_X3Y18.CLK      Tdick                 0.361   b_reg<3>
                                                       b_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     24.605ns (12.225ns logic, 12.380ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_25 = PERIOD TIMEGRP "clk_25" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point b_reg_23 (SLICE_X19Y22.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_reg_23 (FF)
  Destination:          b_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25_BUFGP rising at 40.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: b_reg_23 to b_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.XQ      Tcko                  0.473   b_reg<23>
                                                       b_reg_23
    SLICE_X19Y22.F4      net (fanout=6)        0.333   b_reg<23>
    SLICE_X19Y22.CLK     Tckf        (-Th)    -0.516   b_reg<23>
                                                       b_reg_mux0000<23>1
                                                       b_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.989ns logic, 0.333ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point b_reg_27 (SLICE_X19Y25.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_reg_27 (FF)
  Destination:          b_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25_BUFGP rising at 40.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: b_reg_27 to b_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.XQ      Tcko                  0.473   b_reg<27>
                                                       b_reg_27
    SLICE_X19Y25.F4      net (fanout=6)        0.333   b_reg<27>
    SLICE_X19Y25.CLK     Tckf        (-Th)    -0.516   b_reg<27>
                                                       b_reg_mux0000<27>1
                                                       b_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.989ns logic, 0.333ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point b_reg_29 (SLICE_X19Y27.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_reg_29 (FF)
  Destination:          b_reg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.332ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25_BUFGP rising at 40.000ns
  Destination Clock:    clk_25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: b_reg_29 to b_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y27.XQ      Tcko                  0.473   b_reg<29>
                                                       b_reg_29
    SLICE_X19Y27.F4      net (fanout=8)        0.343   b_reg<29>
    SLICE_X19Y27.CLK     Tckf        (-Th)    -0.516   b_reg<29>
                                                       b_reg_mux0000<29>1
                                                       b_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.989ns logic, 0.343ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_25 = PERIOD TIMEGRP "clk_25" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: LED_flash_cnt<0>/SR
  Logical resource: LED_flash_cnt_0/SR
  Location pin: SLICE_X31Y10.SR
  Clock network: clr_IBUF
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: LED_flash_cnt<0>/SR
  Logical resource: LED_flash_cnt_0/SR
  Location pin: SLICE_X31Y10.SR
  Clock network: clr_IBUF
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: LED_flash_cnt<0>/SR
  Logical resource: LED_flash_cnt_1/SR
  Location pin: SLICE_X31Y10.SR
  Clock network: clr_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_25         |   24.996|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 112863301 paths, 0 nets, and 2603 connections

Design statistics:
   Minimum period:  24.996ns{1}   (Maximum frequency:  40.006MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 07 17:30:29 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



