==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.3
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'resource/lab3/dct.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.707 ; gain = 45.887
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.707 ; gain = 45.887
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'dct_2d' into 'dct' (resource/lab3/dct.c:87).
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.730 ; gain = 45.910
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.730 ; gain = 45.910
@I [XFORM-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (resource/lab3/dct.c:13) in function 'dct_1d' for pipelining.
@I [XFORM-501] Unrolling loop 'DCT_Inner_Loop' (resource/lab3/dct.c:15) in function 'dct_1d' completely.
@I [XFORM-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
@I [XFORM-101] Partitioning array 'buf_2d_in' (resource/lab3/dct.c:81) in dimension 1 completely.
@I [XFORM-721] Changing loop 'Loop_Row_DCT_Loop_proc' (resource/lab3/dct.c:32) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_Xpose_Row_Outer_Loop_proc' (resource/lab3/dct.c:38) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:43) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_Xpose_Col_Outer_Loop_proc' (resource/lab3/dct.c:49) to a process function for dataflow in function 'dct'.
@W [XFORM-713] All the elements of global array 'buf_2d_in[6]' (resource/lab3/dct.c:81) should be updated in process function 'read_data' (resource/lab3/dct.c:54), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'buf_2d_in[3]' (resource/lab3/dct.c:81) should be updated in process function 'read_data' (resource/lab3/dct.c:54), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'buf_2d_in[7]' (resource/lab3/dct.c:81) should be updated in process function 'read_data' (resource/lab3/dct.c:54), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'buf_2d_in[1]' (resource/lab3/dct.c:81) should be updated in process function 'read_data' (resource/lab3/dct.c:54), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'buf_2d_in[2]' (resource/lab3/dct.c:81) should be updated in process function 'read_data' (resource/lab3/dct.c:54), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'buf_2d_in[4]' (resource/lab3/dct.c:81) should be updated in process function 'read_data' (resource/lab3/dct.c:54), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'buf_2d_in[5]' (resource/lab3/dct.c:81) should be updated in process function 'read_data' (resource/lab3/dct.c:54), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'buf_2d_in[0]' (resource/lab3/dct.c:81) should be updated in process function 'read_data' (resource/lab3/dct.c:54), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'row_outbuf.i' should be updated in process function 'Loop_Row_DCT_Loop_proc' (resource/lab3/dct.c:32:60), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'col_outbuf.i' should be updated in process function 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:43:61), otherwise it may not be synthesized correctly.
@I [XFORM-712] Applying dataflow to function 'dct' (resource/lab3/dct.c:78), detected/extracted 6 process function(s):
	 'read_data'
	 'Loop_Row_DCT_Loop_proc'
	 'Loop_Xpose_Row_Outer_Loop_proc'
	 'Loop_Col_DCT_Loop_proc'
	 'Loop_Xpose_Col_Outer_Loop_proc'
	 'write_data'.
@I [XFORM-602] Inlining function 'dct_1d' into 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:44->resource/lab3/dct.c:87) automatically.
@I [XFORM-11] Balancing expressions in function 'dct_1d.1' (resource/lab3/dct.c:13:61)...8 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:13:61)...8 expression(s) balanced.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 116.230 ; gain = 67.410
@I [XFORM-541] Flattening a loop nest 'WR_Loop_Row' (resource/lab3/dct.c:71:67) in function 'write_data'.
@I [XFORM-541] Flattening a loop nest 'RD_Loop_Row' (resource/lab3/dct.c:59:67) in function 'read_data'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (resource/lab3/dct.c:38:1) in function 'Loop_Xpose_Row_Outer_Loop_proc'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (resource/lab3/dct.c:49:1) in function 'Loop_Xpose_Col_Outer_Loop_proc'.
@W [XFORM-542] Cannot flatten a loop nest 'Col_DCT_Loop' (resource/lab3/dct.c:43:67) in function 'Loop_Col_DCT_Loop_proc' : 
               the outer loop is not a perfect loop.
@W [XFORM-631] Renaming function 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:13:61) into Loop_Col_DCT_Loop_pr.
@W [XFORM-631] Renaming function 'Loop_Xpose_Col_Outer_Loop_proc' (resource/lab3/dct.c:48:63) into Loop_Xpose_Col_Outer.
@W [XFORM-631] Renaming function 'Loop_Xpose_Row_Outer_Loop_proc' (resource/lab3/dct.c:37:63) into Loop_Xpose_Row_Outer.
@W [XFORM-631] Renaming function 'Loop_Row_DCT_Loop_proc' (resource/lab3/dct.c:32:60) into Loop_Row_DCT_Loop_pr.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 176.801 ; gain = 127.980
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dct' ...
@W [SYN-103] Legalizing function name 'dct_1d.1' to 'dct_1d_1'.
@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 2.969 seconds; current allocated memory: 143.566 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.047 seconds; current allocated memory: 143.552 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'dct_1d_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'DCT_Outer_Loop'.
@W [SCHED-69] Unable to schedule 'load' operation ('src_0_load_5') on array 'src_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 7.
@W [SCHED-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('tmp_3_7', resource/lab3/dct.c:17) (3.36 ns)
	'add' operation ('tmp7', resource/lab3/dct.c:19) (3.02 ns)
	'add' operation ('tmp6', resource/lab3/dct.c:19) (3.02 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.124 seconds; current allocated memory: 145.675 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.083 seconds; current allocated memory: 145.599 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Row_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.074 seconds; current allocated memory: 145.743 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.039 seconds; current allocated memory: 145.757 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Xpose_Row_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.049 seconds; current allocated memory: 145.921 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.038 seconds; current allocated memory: 145.870 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Col_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'DCT_Outer_Loop'.
@W [SCHED-69] Unable to schedule 'load' operation ('col_inbuf_load_5', resource/lab3/dct.c:17->resource/lab3/dct.c:44->resource/lab3/dct.c:87) on array 'col_inbuf' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 7.
@W [SCHED-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('tmp_3_7_i', resource/lab3/dct.c:17->resource/lab3/dct.c:44->resource/lab3/dct.c:87) (3.36 ns)
	'add' operation ('tmp6', resource/lab3/dct.c:19->resource/lab3/dct.c:44->resource/lab3/dct.c:87) (3.02 ns)
	'add' operation ('tmp5', resource/lab3/dct.c:19->resource/lab3/dct.c:44->resource/lab3/dct.c:87) (3.02 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.063 seconds; current allocated memory: 146.916 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.055 seconds; current allocated memory: 146.784 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Xpose_Col_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.062 seconds; current allocated memory: 147.370 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.041 seconds; current allocated memory: 147.356 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.043 seconds; current allocated memory: 147.645 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.037 seconds; current allocated memory: 147.639 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.033 seconds; current allocated memory: 147.796 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.114 seconds; current allocated memory: 147.814 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'read_data'.
@I [HLS-111]  Elapsed time: 0.081 seconds; current allocated memory: 147.726 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_1d_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'dct_1d_1_dct_coeff_table_14' to 'dct_1d_1_dct_coefbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_1d_1_dct_coeff_table_13' to 'dct_1d_1_dct_coefcud' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_1d_1_dct_coeff_table_12' to 'dct_1d_1_dct_coefdEe' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_1d_1_dct_coeff_table_11' to 'dct_1d_1_dct_coefeOg' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_1d_1_dct_coeff_table_10' to 'dct_1d_1_dct_coeffYi' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_1d_1_dct_coeff_table_9' to 'dct_1d_1_dct_coefg8j' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_1d_1_dct_coeff_table_8' to 'dct_1d_1_dct_coefhbi' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_1d_1_dct_coeff_table' to 'dct_1d_1_dct_coefibs' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mul_mul_15s_16s_29_1' to 'dct_mul_mul_15s_1jbC' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mac_muladd_14ns_16s_29s_29_1' to 'dct_mac_muladd_14kbM' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mac_muladd_15s_16s_29s_29_1' to 'dct_mac_muladd_15lbW' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mac_muladd_15s_16s_14ns_29_1' to 'dct_mac_muladd_15mb6' due to the length limit 20
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14kbM': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15lbW': 3 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15mb6': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_15s_1jbC': 3 instance(s).
@I [RTGEN-100] Generating core module 'dct_mux_83_16_1': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dct_1d_1'.
@I [HLS-111]  Elapsed time: 0.158 seconds; current allocated memory: 148.397 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Row_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Loop_Row_DCT_Loop_pr'.
@I [HLS-111]  Elapsed time: 0.238 seconds; current allocated memory: 149.311 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Xpose_Row_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Loop_Xpose_Row_Outer'.
@I [HLS-111]  Elapsed time: 0.097 seconds; current allocated memory: 149.299 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Col_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_0' to 'Loop_Col_DCT_Loopncg' due to the length limit 20
@I [SYN-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_1' to 'Loop_Col_DCT_Loopocq' due to the length limit 20
@I [SYN-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_2' to 'Loop_Col_DCT_LooppcA' due to the length limit 20
@I [SYN-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_3' to 'Loop_Col_DCT_LoopqcK' due to the length limit 20
@I [SYN-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_4' to 'Loop_Col_DCT_LooprcU' due to the length limit 20
@I [SYN-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_5' to 'Loop_Col_DCT_Loopsc4' due to the length limit 20
@I [SYN-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_6' to 'Loop_Col_DCT_Looptde' due to the length limit 20
@I [SYN-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table_7' to 'Loop_Col_DCT_Loopudo' due to the length limit 20
@W [RTGEN-101] RTL name 'dct_mul_mul_15s_1jbC' is changed to 'dct_mul_mul_15s_1jbC_x' due to conflict.
@W [RTGEN-101] RTL name 'dct_mac_muladd_14kbM' is changed to 'dct_mac_muladd_14kbM_x' due to conflict.
@W [RTGEN-101] RTL name 'dct_mac_muladd_15lbW' is changed to 'dct_mac_muladd_15lbW_x' due to conflict.
@W [RTGEN-101] RTL name 'dct_mac_muladd_15mb6' is changed to 'dct_mac_muladd_15mb6_x' due to conflict.
@I [RTGEN-100] Generating core module 'dct_mac_muladd_14kbM': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15lbW': 3 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_15mb6': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_15s_1jbC': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Loop_Col_DCT_Loop_pr'.
@I [HLS-111]  Elapsed time: 0.137 seconds; current allocated memory: 149.845 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Xpose_Col_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Loop_Xpose_Col_Outer'.
@I [HLS-111]  Elapsed time: 0.24 seconds; current allocated memory: 150.885 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'write_data'.
@I [HLS-111]  Elapsed time: 0.105 seconds; current allocated memory: 150.963 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dct'.
@I [HLS-111]  Elapsed time: 0.21 seconds; current allocated memory: 151.987 MB.
@I [RTMG-279] Implementing memory 'dct_1d_1_dct_coefbkb_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_1_dct_coefcud_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_1_dct_coefdEe_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_1_dct_coefeOg_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_1_dct_coeffYi_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_1_dct_coefg8j_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_1_dct_coefhbi_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_1_dct_coefibs_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'dct_row_outbuf_i_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_col_inbuf_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_buf_2d_in_0_memcore_ram' using distributed RAMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 199.652 ; gain = 150.832
@I [SYSC-301] Generating SystemC RTL for dct.
@I [VHDL-304] Generating VHDL RTL for dct.
@I [VLOG-307] Generating Verilog RTL for dct.
@I [HLS-112] Total elapsed time: 6.418 seconds; peak allocated memory: 151.987 MB.
