

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s'
================================================================
* Date:           Tue Aug  1 18:04:28 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.048 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      163|  1.620 us|  1.630 us|  162|  163|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                                    |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                      Instance                                      |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |grp_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare_fu_3619  |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare  |       30|       30|  0.300 us|  0.300 us|   30|   30|                                        no|
        |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_4521        |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s        |      128|      129|  1.280 us|  1.290 us|  128|  128|  loop rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       25|    56|    43296|    22382|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       67|    -|
|Register             |        -|     -|      137|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       25|    56|    43433|    22451|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     1|        5|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                      Instance                                      |                                 Module                                 | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare_fu_3619  |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare  |        0|   0|  14349|     73|    0|
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_4521        |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s        |       25|  56|  28947|  22309|    0|
    +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                               |                                                                        |       25|  56|  43296|  22382|    0|
    +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  31|          6|    1|          6|
    |ap_done            |   9|          2|    1|          2|
    |layer14_out_read   |   9|          2|    1|          2|
    |layer16_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  67|         14|    5|         14|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                              | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                        |   5|   0|    5|          0|
    |ap_done_reg                                                                                      |   1|   0|    1|          0|
    |grp_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare_fu_3619_ap_start_reg  |   1|   0|    1|          0|
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_4521_ap_start_reg        |   1|   0|    1|          0|
    |res_1_reg_17121                                                                                  |  16|   0|   16|          0|
    |res_2_reg_17126                                                                                  |  16|   0|   16|          0|
    |res_3_reg_17131                                                                                  |  16|   0|   16|          0|
    |res_4_reg_17136                                                                                  |  16|   0|   16|          0|
    |res_5_reg_17141                                                                                  |  16|   0|   16|          0|
    |res_6_reg_17146                                                                                  |  16|   0|   16|          0|
    |res_7_reg_17151                                                                                  |  16|   0|   16|          0|
    |res_reg_17116                                                                                    |  16|   0|   16|          0|
    |start_once_reg                                                                                   |   1|   0|    1|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                            | 137|   0|  137|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>|  return value|
|layer14_out_dout            |   in|  512|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_num_data_valid  |   in|    6|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_fifo_cap        |   in|    6|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_empty_n         |   in|    1|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_read            |  out|    1|     ap_fifo|                                                         layer14_out|       pointer|
|layer16_out_din             |  out|  128|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_full_n          |   in|    1|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_write           |  out|    1|     ap_fifo|                                                         layer16_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

