{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716760006515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716760006515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 09:46:46 2024 " "Processing started: Mon May 27 09:46:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716760006515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760006515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappybird21 -c flappybird21 " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappybird21 -c flappybird21" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760006515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716760006923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716760006923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/game_type_pkg_body.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/htho884/documents/305-team-21/code/game_type_pkg_body.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_type_pkg-body " "Found design unit 1: game_type_pkg-body" {  } { { "../game_type_pkg_body.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/game_type_pkg_body.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/game_type_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/htho884/documents/305-team-21/code/game_type_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_type_pkg " "Found design unit 1: game_type_pkg" {  } { { "../game_type_pkg.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/game_type_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/game_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/game_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game_FSM-structural " "Found design unit 1: Game_FSM-structural" {  } { { "../Game_FSM.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/Game_FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game_FSM " "Found entity 1: Game_FSM" {  } { { "../Game_FSM.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/Game_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/coin_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/coin_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coin_rom-COIN_SYN " "Found design unit 1: coin_rom-COIN_SYN" {  } { { "../coin_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/coin_rom.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011635 ""} { "Info" "ISGN_ENTITY_NAME" "1 coin_rom " "Found entity 1: coin_rom" {  } { { "../coin_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/coin_rom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/heart_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/heart_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 heart_rom-HEART_SYN " "Found design unit 1: heart_rom-HEART_SYN" {  } { { "../heart_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/heart_rom.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011637 ""} { "Info" "ISGN_ENTITY_NAME" "1 heart_rom " "Found entity 1: heart_rom" {  } { { "../heart_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/heart_rom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/ground.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/ground.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ground-behavior " "Found design unit 1: ground-behavior" {  } { { "../ground.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/ground.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011639 ""} { "Info" "ISGN_ENTITY_NAME" "1 ground " "Found entity 1: ground" {  } { { "../ground.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/ground.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/floor_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/floor_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 floor_rom-FloorSYN " "Found design unit 1: floor_rom-FloorSYN" {  } { { "../floor_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/floor_rom.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011641 ""} { "Info" "ISGN_ENTITY_NAME" "1 floor_rom " "Found entity 1: floor_rom" {  } { { "../floor_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/floor_rom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/sprite_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/sprite_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprite_rom-SYN " "Found design unit 1: sprite_rom-SYN" {  } { { "../sprite_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/sprite_rom.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011643 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "../sprite_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/sprite_rom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/text_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/text_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_rom-beh " "Found design unit 1: text_rom-beh" {  } { { "../text_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/text_rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011646 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_rom " "Found entity 1: text_rom" {  } { { "../text_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/text_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.vhd 2 1 " "Found 2 design units, including 1 entities, in source file background.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background-behavior " "Found design unit 1: background-behavior" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011648 ""} { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../char_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011650 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../char_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "../ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/ball.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011652 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/ball.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "../BCD_to_7Seg.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011653 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "../BCD_to_7Seg.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "../pipes.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/pipes.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011656 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "../pipes.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/pipes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../mouse.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011660 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../mouse.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../vga_sync.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011662 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../vga_sync.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011665 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird21block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird21block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flappybird21block " "Found entity 1: flappybird21block" {  } { { "flappybird21block.bdf" "" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011669 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_controller-beh " "Found design unit 1: display_controller-beh" {  } { { "display_controller.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/display_controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011673 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "display_controller.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/display_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/305-team-21/code/galois.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/305-team-21/code/galois.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 galois_lfsr-behavior " "Found design unit 1: galois_lfsr-behavior" {  } { { "../Galois.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/Galois.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011675 ""} { "Info" "ISGN_ENTITY_NAME" "1 galois_lfsr " "Found entity 1: galois_lfsr" {  } { { "../Galois.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/Galois.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappybird21block " "Elaborating entity \"flappybird21block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716760011746 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MOUSE inst1 " "Block or symbol \"MOUSE\" of instance \"inst1\" overlaps another block or symbol" {  } { { "flappybird21block.bdf" "" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { 8 -512 -248 152 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1716760011747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst10 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst10\"" {  } { { "flappybird21block.bdf" "inst10" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { 272 456 680 448 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst6 " "Elaborating entity \"pll\" for hierarchy \"pll:inst6\"" {  } { { "flappybird21block.bdf" "inst6" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { -384 -8 152 -240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst6\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst6\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011769 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716760011770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011771 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716760011771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:inst9 " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:inst9\"" {  } { { "flappybird21block.bdf" "inst9" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { 480 472 712 688 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst14 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst14\"" {  } { { "flappybird21block.bdf" "inst14" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { 152 -152 120 456 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011775 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "size bouncy_ball.vhd(28) " "VHDL Signal Declaration warning at bouncy_ball.vhd(28): used explicit default value for signal \"size\" because signal was never assigned a value" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716760011776 "|flappybird21block|bouncy_ball:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset_blue_box_internal bouncy_ball.vhd(41) " "VHDL Signal Declaration warning at bouncy_ball.vhd(41): used explicit default value for signal \"reset_blue_box_internal\" because signal was never assigned a value" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716760011776 "|flappybird21block|bouncy_ball:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "heart_x_pos bouncy_ball.vhd(50) " "VHDL Signal Declaration warning at bouncy_ball.vhd(50): used explicit default value for signal \"heart_x_pos\" because signal was never assigned a value" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716760011776 "|flappybird21block|bouncy_ball:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "heart_y_pos bouncy_ball.vhd(51) " "VHDL Signal Declaration warning at bouncy_ball.vhd(51): used explicit default value for signal \"heart_y_pos\" because signal was never assigned a value" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716760011776 "|flappybird21block|bouncy_ball:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_life bouncy_ball.vhd(330) " "VHDL Process Statement warning at bouncy_ball.vhd(330): signal \"s_life\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011778 "|flappybird21block|bouncy_ball:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_blue_box_internal bouncy_ball.vhd(331) " "VHDL Process Statement warning at bouncy_ball.vhd(331): signal \"reset_blue_box_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011778 "|flappybird21block|bouncy_ball:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_rom bouncy_ball:inst14\|sprite_rom:sprite_rom_inst " "Elaborating entity \"sprite_rom\" for hierarchy \"bouncy_ball:inst14\|sprite_rom:sprite_rom_inst\"" {  } { { "../bouncy_ball.vhd" "sprite_rom_inst" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bouncy_ball:inst14\|sprite_rom:sprite_rom_inst\|altsyncram:BIRD_ROM " "Elaborating entity \"altsyncram\" for hierarchy \"bouncy_ball:inst14\|sprite_rom:sprite_rom_inst\|altsyncram:BIRD_ROM\"" {  } { { "../sprite_rom.vhd" "BIRD_ROM" { Text "C:/Users/htho884/Documents/305-team-21/code/sprite_rom.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bouncy_ball:inst14\|sprite_rom:sprite_rom_inst\|altsyncram:BIRD_ROM " "Elaborated megafunction instantiation \"bouncy_ball:inst14\|sprite_rom:sprite_rom_inst\|altsyncram:BIRD_ROM\"" {  } { { "../sprite_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/sprite_rom.vhd" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bouncy_ball:inst14\|sprite_rom:sprite_rom_inst\|altsyncram:BIRD_ROM " "Instantiated megafunction \"bouncy_ball:inst14\|sprite_rom:sprite_rom_inst\|altsyncram:BIRD_ROM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bird_sprite.mif " "Parameter \"init_file\" = \"bird_sprite.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3072 " "Parameter \"numwords_a\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011834 ""}  } { { "../sprite_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/sprite_rom.vhd" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716760011834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1qg1 " "Found entity 1: altsyncram_1qg1" {  } { { "db/altsyncram_1qg1.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/altsyncram_1qg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1qg1 bouncy_ball:inst14\|sprite_rom:sprite_rom_inst\|altsyncram:BIRD_ROM\|altsyncram_1qg1:auto_generated " "Elaborating entity \"altsyncram_1qg1\" for hierarchy \"bouncy_ball:inst14\|sprite_rom:sprite_rom_inst\|altsyncram:BIRD_ROM\|altsyncram_1qg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst1\"" {  } { { "flappybird21block.bdf" "inst1" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { 8 -512 -248 152 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011873 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "../mouse.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716760011874 "|flappybird21block|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011874 "|flappybird21block|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011874 "|flappybird21block|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011874 "|flappybird21block|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011874 "|flappybird21block|MOUSE:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:inst20 " "Elaborating entity \"pipes\" for hierarchy \"pipes:inst20\"" {  } { { "flappybird21block.bdf" "inst20" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { 504 -80 184 712 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011876 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_x_size pipes.vhd(40) " "VHDL Signal Declaration warning at pipes.vhd(40): used explicit default value for signal \"pipe_x_size\" because signal was never assigned a value" {  } { { "../pipes.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/pipes.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716760011877 "|flappybird21block|pipes:inst20"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "blue_box_size pipes.vhd(49) " "VHDL Signal Declaration warning at pipes.vhd(49): used explicit default value for signal \"blue_box_size\" because signal was never assigned a value" {  } { { "../pipes.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/pipes.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716760011877 "|flappybird21block|pipes:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "galois_lfsr pipes:inst20\|galois_lfsr:lfsr_inst " "Elaborating entity \"galois_lfsr\" for hierarchy \"pipes:inst20\|galois_lfsr:lfsr_inst\"" {  } { { "../pipes.vhd" "lfsr_inst" { Text "C:/Users/htho884/Documents/305-team-21/code/pipes.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011879 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr_reg Galois.vhd(23) " "VHDL Process Statement warning at Galois.vhd(23): signal \"lfsr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Galois.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/Galois.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011879 "|flappybird21block|pipes:inst20|galois_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dynamic_seed Galois.vhd(24) " "VHDL Process Statement warning at Galois.vhd(24): signal \"dynamic_seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Galois.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/Galois.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011879 "|flappybird21block|pipes:inst20|galois_lfsr:lfsr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_rom pipes:inst20\|coin_rom:coin_inst " "Elaborating entity \"coin_rom\" for hierarchy \"pipes:inst20\|coin_rom:coin_inst\"" {  } { { "../pipes.vhd" "coin_inst" { Text "C:/Users/htho884/Documents/305-team-21/code/pipes.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipes:inst20\|coin_rom:coin_inst\|altsyncram:COIN_ROM1 " "Elaborating entity \"altsyncram\" for hierarchy \"pipes:inst20\|coin_rom:coin_inst\|altsyncram:COIN_ROM1\"" {  } { { "../coin_rom.vhd" "COIN_ROM1" { Text "C:/Users/htho884/Documents/305-team-21/code/coin_rom.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipes:inst20\|coin_rom:coin_inst\|altsyncram:COIN_ROM1 " "Elaborated megafunction instantiation \"pipes:inst20\|coin_rom:coin_inst\|altsyncram:COIN_ROM1\"" {  } { { "../coin_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/coin_rom.vhd" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipes:inst20\|coin_rom:coin_inst\|altsyncram:COIN_ROM1 " "Instantiated megafunction \"pipes:inst20\|coin_rom:coin_inst\|altsyncram:COIN_ROM1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file coin.MIF " "Parameter \"init_file\" = \"coin.MIF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011887 ""}  } { { "../coin_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/coin_rom.vhd" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716760011887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2g1 " "Found entity 1: altsyncram_c2g1" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/altsyncram_c2g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2g1 pipes:inst20\|coin_rom:coin_inst\|altsyncram:COIN_ROM1\|altsyncram_c2g1:auto_generated " "Elaborating entity \"altsyncram_c2g1\" for hierarchy \"pipes:inst20\|coin_rom:coin_inst\|altsyncram:COIN_ROM1\|altsyncram_c2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_FSM Game_FSM:inst3 " "Elaborating entity \"Game_FSM\" for hierarchy \"Game_FSM:inst3\"" {  } { { "flappybird21block.bdf" "inst3" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { 472 -560 -384 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011924 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Game_FSM.vhd(25) " "VHDL Process Statement warning at Game_FSM.vhd(25): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Game_FSM.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/Game_FSM.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011925 "|flappybird21block|Game_FSM:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:inst5 " "Elaborating entity \"background\" for hierarchy \"background:inst5\"" {  } { { "flappybird21block.bdf" "inst5" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { 776 -8 208 920 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011926 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "star_speed background.vhd(79) " "VHDL Signal Declaration warning at background.vhd(79): used explicit default value for signal \"star_speed\" because signal was never assigned a value" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716760011928 "|flappybird21block|background:inst5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "star_on background.vhd(81) " "VHDL Signal Declaration warning at background.vhd(81): used implicit default value for signal \"star_on\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716760011928 "|flappybird21block|background:inst5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "moon_on background.vhd(82) " "VHDL Signal Declaration warning at background.vhd(82): used implicit default value for signal \"moon_on\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716760011928 "|flappybird21block|background:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_star background.vhd(143) " "Verilog HDL or VHDL warning at background.vhd(143): object \"is_star\" assigned a value but never read" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716760011928 "|flappybird21block|background:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_moon_sun background.vhd(144) " "Verilog HDL or VHDL warning at background.vhd(144): object \"is_moon_sun\" assigned a value but never read" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716760011928 "|flappybird21block|background:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "star_x_positions background.vhd(153) " "VHDL Process Statement warning at background.vhd(153): signal \"star_x_positions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011928 "|flappybird21block|background:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toggle_state background.vhd(162) " "VHDL Process Statement warning at background.vhd(162): signal \"toggle_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011928 "|flappybird21block|background:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toggle_state background.vhd(165) " "VHDL Process Statement warning at background.vhd(165): signal \"toggle_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011928 "|flappybird21block|background:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toggle_state background.vhd(169) " "VHDL Process Statement warning at background.vhd(169): signal \"toggle_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011928 "|flappybird21block|background:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toggle_state background.vhd(176) " "VHDL Process Statement warning at background.vhd(176): signal \"toggle_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011928 "|flappybird21block|background:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "star_x_positions background.vhd(178) " "VHDL Process Statement warning at background.vhd(178): signal \"star_x_positions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/background.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716760011928 "|flappybird21block|background:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_rom text_rom:inst23 " "Elaborating entity \"text_rom\" for hierarchy \"text_rom:inst23\"" {  } { { "flappybird21block.bdf" "inst23" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { 800 -416 -192 976 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom text_rom:inst23\|char_rom:char_rom_inst " "Elaborating entity \"char_rom\" for hierarchy \"text_rom:inst23\|char_rom:char_rom_inst\"" {  } { { "../text_rom.vhd" "char_rom_inst" { Text "C:/Users/htho884/Documents/305-team-21/code/text_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram text_rom:inst23\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"text_rom:inst23\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../char_rom.vhd" "altsyncram_component" { Text "C:/Users/htho884/Documents/305-team-21/code/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_rom:inst23\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"text_rom:inst23\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../char_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_rom:inst23\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"text_rom:inst23\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011938 ""}  } { { "../char_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716760011938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760011964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760011964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 text_rom:inst23\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"text_rom:inst23\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ground ground:inst21 " "Elaborating entity \"ground\" for hierarchy \"ground:inst21\"" {  } { { "flappybird21block.bdf" "inst21" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { 976 -24 192 1120 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011974 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ground_y_pos ground.vhd(27) " "VHDL Signal Declaration warning at ground.vhd(27): used explicit default value for signal \"ground_y_pos\" because signal was never assigned a value" {  } { { "../ground.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/ground.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716760011975 "|flappybird21block|ground:inst21"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ground_y_size ground.vhd(28) " "VHDL Signal Declaration warning at ground.vhd(28): used explicit default value for signal \"ground_y_size\" because signal was never assigned a value" {  } { { "../ground.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/ground.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716760011975 "|flappybird21block|ground:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor_rom ground:inst21\|floor_rom:floor_rom_inst " "Elaborating entity \"floor_rom\" for hierarchy \"ground:inst21\|floor_rom:floor_rom_inst\"" {  } { { "../ground.vhd" "floor_rom_inst" { Text "C:/Users/htho884/Documents/305-team-21/code/ground.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync " "Elaborating entity \"altsyncram\" for hierarchy \"ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync\"" {  } { { "../floor_rom.vhd" "floor_rom_sync" { Text "C:/Users/htho884/Documents/305-team-21/code/floor_rom.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync " "Elaborated megafunction instantiation \"ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync\"" {  } { { "../floor_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/floor_rom.vhd" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760011982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync " "Instantiated megafunction \"ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file floor.MIF " "Parameter \"init_file\" = \"floor.MIF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760011982 ""}  } { { "../floor_rom.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/floor_rom.vhd" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716760011982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_18g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_18g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_18g1 " "Found entity 1: altsyncram_18g1" {  } { { "db/altsyncram_18g1.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/altsyncram_18g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760012009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760012009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_18g1 ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync\|altsyncram_18g1:auto_generated " "Elaborating entity \"altsyncram_18g1\" for hierarchy \"ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync\|altsyncram_18g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760012010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760012037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760012037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync\|altsyncram_18g1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync\|altsyncram_18g1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_18g1.tdf" "rden_decode" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/altsyncram_18g1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760012039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760012067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760012067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync\|altsyncram_18g1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync\|altsyncram_18g1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_18g1.tdf" "mux2" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/altsyncram_18g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760012068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_SevenSeg BCD_to_SevenSeg:inst7 " "Elaborating entity \"BCD_to_SevenSeg\" for hierarchy \"BCD_to_SevenSeg:inst7\"" {  } { { "flappybird21block.bdf" "inst7" { Schematic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/flappybird21block.bdf" { { -208 176 416 -128 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760012082 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[15\] altsyncram ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync " "Port \"address_a\[15\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"ground:inst21\|floor_rom:floor_rom_inst\|altsyncram:floor_rom_sync\"." {  } { { "../floor_rom.vhd" "floor_rom_sync" { Text "C:/Users/htho884/Documents/305-team-21/code/floor_rom.vhd" 46 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716760012139 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bouncy_ball:inst14\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bouncy_ball:inst14\|Mod0\"" {  } { { "../bouncy_ball.vhd" "Mod0" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 286 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716760012855 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bouncy_ball:inst14\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bouncy_ball:inst14\|Div1\"" {  } { { "../bouncy_ball.vhd" "Div1" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 285 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716760012855 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bouncy_ball:inst14\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bouncy_ball:inst14\|Div0\"" {  } { { "../bouncy_ball.vhd" "Div0" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 284 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716760012855 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipes:inst20\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipes:inst20\|Mod0\"" {  } { { "../pipes.vhd" "Mod0" { Text "C:/Users/htho884/Documents/305-team-21/code/pipes.vhd" 180 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716760012855 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "text_rom:inst23\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"text_rom:inst23\|Mod0\"" {  } { { "../text_rom.vhd" "Mod0" { Text "C:/Users/htho884/Documents/305-team-21/code/text_rom.vhd" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716760012855 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "text_rom:inst23\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"text_rom:inst23\|Div1\"" {  } { { "../text_rom.vhd" "Div1" { Text "C:/Users/htho884/Documents/305-team-21/code/text_rom.vhd" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716760012855 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "text_rom:inst23\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"text_rom:inst23\|Div0\"" {  } { { "../text_rom.vhd" "Div0" { Text "C:/Users/htho884/Documents/305-team-21/code/text_rom.vhd" 162 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716760012855 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716760012855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bouncy_ball:inst14\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bouncy_ball:inst14\|lpm_divide:Mod0\"" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 286 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760012885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bouncy_ball:inst14\|lpm_divide:Mod0 " "Instantiated megafunction \"bouncy_ball:inst14\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760012885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760012885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760012885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760012885 ""}  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 286 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716760012885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4m " "Found entity 1: lpm_divide_u4m" {  } { { "db/lpm_divide_u4m.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/lpm_divide_u4m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760012910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760012910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760012920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760012920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/alt_u_div_82f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760012934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760012934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bouncy_ball:inst14\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bouncy_ball:inst14\|lpm_divide:Div1\"" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 285 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760012943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bouncy_ball:inst14\|lpm_divide:Div1 " "Instantiated megafunction \"bouncy_ball:inst14\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760012943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760012943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760012943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760012943 ""}  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 285 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716760012943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760012967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760012967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760012978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760012978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760012991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760012991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bouncy_ball:inst14\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bouncy_ball:inst14\|lpm_divide:Div0\"" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 284 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760013001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bouncy_ball:inst14\|lpm_divide:Div0 " "Instantiated megafunction \"bouncy_ball:inst14\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760013001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760013001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760013001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760013001 ""}  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/bouncy_ball.vhd" 284 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716760013001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760013026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760013026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760013037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760013037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760013050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760013050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipes:inst20\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"pipes:inst20\|lpm_divide:Mod0\"" {  } { { "../pipes.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/pipes.vhd" 180 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760013059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipes:inst20\|lpm_divide:Mod0 " "Instantiated megafunction \"pipes:inst20\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760013059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760013059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760013059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760013059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716760013059 ""}  } { { "../pipes.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/pipes.vhd" 180 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716760013059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mio " "Found entity 1: lpm_divide_mio" {  } { { "db/lpm_divide_mio.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/lpm_divide_mio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760013084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760013084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_scg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_scg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_scg " "Found entity 1: abs_divider_scg" {  } { { "db/abs_divider_scg.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/abs_divider_scg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760013096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760013096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0p9 " "Found entity 1: lpm_abs_0p9" {  } { { "db/lpm_abs_0p9.tdf" "" { Text "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/db/lpm_abs_0p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716760013110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760013110 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../mouse.vhd" "" { Text "C:/Users/htho884/Documents/305-team-21/code/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716760013363 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716760013363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716760014751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 " "51 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716760015726 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 230 " "Ignored 230 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760015762 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716760015762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716760015979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716760015979 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716760016028 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716760016028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2569 " "Implemented 2569 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716760016116 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716760016116 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716760016116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2455 " "Implemented 2455 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716760016116 ""} { "Info" "ICUT_CUT_TM_RAMS" "68 " "Implemented 68 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716760016116 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716760016116 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716760016116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716760016116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 264 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 264 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5010 " "Peak virtual memory: 5010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716760016142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 09:46:56 2024 " "Processing ended: Mon May 27 09:46:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716760016142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716760016142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716760016142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716760016142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716760017102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716760017102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 09:46:56 2024 " "Processing started: Mon May 27 09:46:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716760017102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716760017102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off flappybird21 -c flappybird21 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off flappybird21 -c flappybird21" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716760017102 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716760017176 ""}
{ "Info" "0" "" "Project  = flappybird21" {  } {  } 0 0 "Project  = flappybird21" 0 0 "Fitter" 0 0 1716760017176 ""}
{ "Info" "0" "" "Revision = flappybird21" {  } {  } 0 0 "Revision = flappybird21" 0 0 "Fitter" 0 0 1716760017176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716760017276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716760017277 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "flappybird21 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"flappybird21\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716760017307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716760017334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716760017334 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716760017382 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1716760017382 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1716760017388 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716760017530 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716760017698 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716760017722 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1716760019765 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 272 global CLKCTRL_G3 " "pll:inst6\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 272 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716760019817 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1716760019817 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716760019817 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flappybird21.sdc " "Synopsys Design Constraints File file not found: 'flappybird21.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716760020391 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716760020391 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716760020394 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760020399 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760020399 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760020399 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1716760020399 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716760020408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716760020408 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716760020408 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716760020440 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716760020441 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716760020443 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716760020444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716760020444 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716760020445 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716760020550 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716760020551 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716760020551 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET_N " "Node \"RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716760020601 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1716760020601 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716760020604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716760021706 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1716760021942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716760040748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716760072902 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716760075640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716760075640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716760076523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.9% " "2e+03 ns of routing delay (approximately 1.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1716760078373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716760079227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716760079227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716760097172 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716760097172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716760097174 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.67 " "Total time spent on timing analysis during the Fitter is 2.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716760099377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716760099392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716760099826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716760099827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716760100238 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716760102844 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716760102987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/output_files/flappybird21.fit.smsg " "Generated suppressed messages file C:/Users/htho884/Documents/305-team-21/code/QuartusTutorialeg/output_files/flappybird21.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716760103077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 169 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7804 " "Peak virtual memory: 7804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716760103664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 09:48:23 2024 " "Processing ended: Mon May 27 09:48:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716760103664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716760103664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716760103664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716760103664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716760104580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716760104580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 09:48:24 2024 " "Processing started: Mon May 27 09:48:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716760104580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716760104580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off flappybird21 -c flappybird21 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off flappybird21 -c flappybird21" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716760104580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716760105096 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716760106798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716760106983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 09:48:26 2024 " "Processing ended: Mon May 27 09:48:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716760106983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716760106983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716760106983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716760106983 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716760107599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716760107957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716760107957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 09:48:27 2024 " "Processing started: Mon May 27 09:48:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716760107957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716760107957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta flappybird21 -c flappybird21 " "Command: quartus_sta flappybird21 -c flappybird21" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716760107957 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716760108029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 230 " "Ignored 230 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716760108415 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1716760108415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716760108563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716760108563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760108589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760108589 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flappybird21.sdc " "Synopsys Design Constraints File file not found: 'flappybird21.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716760108867 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760108867 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716760108870 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716760108870 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716760108870 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716760108870 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760108870 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst10\|vert_sync_out VGA_SYNC:inst10\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst10\|vert_sync_out VGA_SYNC:inst10\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716760108872 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst1\|MOUSE_CLK_FILTER MOUSE:inst1\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst1\|MOUSE_CLK_FILTER MOUSE:inst1\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716760108872 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716760108872 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760108876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760108876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760108876 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716760108876 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716760108879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716760109150 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716760109150 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716760109156 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716760109219 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716760109219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.765 " "Worst-case setup slack is -17.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.765           -4077.323 VGA_SYNC:inst10\|vert_sync_out  " "  -17.765           -4077.323 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.949            -611.959 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -11.949            -611.959 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.258            -292.537 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -8.258            -292.537 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760109220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.622 " "Worst-case hold slack is -0.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -0.947 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.622              -0.947 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 VGA_SYNC:inst10\|vert_sync_out  " "    0.537               0.000 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.788               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760109228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.138 " "Worst-case recovery slack is -7.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.138            -109.364 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -7.138            -109.364 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760109229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.783 " "Worst-case removal slack is 5.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.783               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    5.783               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760109231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.647 " "Worst-case minimum pulse width slack is -0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647            -427.797 VGA_SYNC:inst10\|vert_sync_out  " "   -0.647            -427.797 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -30.376 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.538             -30.376 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 CLOCK_50  " "    9.949               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.631               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.631               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760109232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760109232 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760109248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760109248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760109248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760109248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.228 ns " "Worst Case Available Settling Time: 38.228 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760109248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760109248 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716760109248 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716760109251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716760109273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716760110148 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760110247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760110247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760110247 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716760110247 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716760110528 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716760110554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716760110554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.329 " "Worst-case setup slack is -18.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.329           -4096.586 VGA_SYNC:inst10\|vert_sync_out  " "  -18.329           -4096.586 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.586            -580.441 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -12.586            -580.441 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.247            -288.226 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -8.247            -288.226 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760110556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.082 " "Worst-case hold slack is -1.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.082              -4.407 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.082              -4.407 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 VGA_SYNC:inst10\|vert_sync_out  " "    0.573               0.000 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.819               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760110564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.075 " "Worst-case recovery slack is -7.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.075            -108.579 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -7.075            -108.579 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760110565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.922 " "Worst-case removal slack is 5.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.922               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    5.922               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760110567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.644 " "Worst-case minimum pulse width slack is -0.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644            -424.912 VGA_SYNC:inst10\|vert_sync_out  " "   -0.644            -424.912 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -28.988 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.538             -28.988 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 CLOCK_50  " "    9.980               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.577               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.577               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760110568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760110568 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760110585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760110585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760110585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760110585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.283 ns " "Worst Case Available Settling Time: 38.283 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760110585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760110585 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716760110585 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716760110589 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716760110695 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716760111489 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760111590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760111590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760111590 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716760111590 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716760111867 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716760111876 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716760111876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.312 " "Worst-case setup slack is -8.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.312           -2049.866 VGA_SYNC:inst10\|vert_sync_out  " "   -8.312           -2049.866 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.327            -325.303 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.327            -325.303 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.051            -141.343 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -4.051            -141.343 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760111878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.536 " "Worst-case hold slack is -0.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536              -5.706 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.536              -5.706 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 VGA_SYNC:inst10\|vert_sync_out  " "    0.166               0.000 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.338               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760111886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.491 " "Worst-case recovery slack is -3.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.491             -53.071 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -3.491             -53.071 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760111888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.115 " "Worst-case removal slack is 3.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.115               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    3.115               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760111890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.260 " "Worst-case minimum pulse width slack is -0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260             -68.627 VGA_SYNC:inst10\|vert_sync_out  " "   -0.260             -68.627 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.125               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 CLOCK_50  " "    9.643               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.894               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.894               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760111892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760111892 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760111907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760111907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760111907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760111907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.090 ns " "Worst Case Available Settling Time: 39.090 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760111907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760111907 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716760111907 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716760111910 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760112041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760112041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716760112041 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716760112041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716760112310 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716760112319 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716760112319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.859 " "Worst-case setup slack is -7.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.859           -1909.964 VGA_SYNC:inst10\|vert_sync_out  " "   -7.859           -1909.964 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.171            -257.689 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.171            -257.689 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.907            -135.815 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -3.907            -135.815 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760112326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.735 " "Worst-case hold slack is -0.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735             -17.857 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.735             -17.857 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 VGA_SYNC:inst10\|vert_sync_out  " "    0.153               0.000 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.335               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760112339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.374 " "Worst-case recovery slack is -3.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.374             -51.504 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -3.374             -51.504 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760112340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.084 " "Worst-case removal slack is 3.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    3.084               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760112342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.165 " "Worst-case minimum pulse width slack is -0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165             -40.691 VGA_SYNC:inst10\|vert_sync_out  " "   -0.165             -40.691 VGA_SYNC:inst10\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.126               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 CLOCK_50  " "    9.632               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.895               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.895               0.000 inst6\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716760112344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716760112344 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760112362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760112362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760112362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760112362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.189 ns " "Worst Case Available Settling Time: 39.189 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760112362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716760112362 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716760112362 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716760113246 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716760113246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 237 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5307 " "Peak virtual memory: 5307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716760113289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 09:48:33 2024 " "Processing ended: Mon May 27 09:48:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716760113289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716760113289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716760113289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716760113289 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 671 s " "Quartus Prime Full Compilation was successful. 0 errors, 671 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716760113929 ""}
