Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 17 15:22:34 2023
| Host         : winvdi1008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  71          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.709        0.000                      0                  128        0.133        0.000                      0                  128        1.600        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.709        0.000                      0                  128        0.133        0.000                      0                  128        1.600        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.223ns (33.765%)  route 0.437ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/Q
                         net (fo=3, routed)           0.437     1.197    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_0
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[4]  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568     2.907    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.223ns (33.765%)  route 0.437ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/Q
                         net (fo=3, routed)           0.437     1.197    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_0
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[5]  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -1.568     2.907    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.345ns (23.431%)  route 1.127ns (76.569%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     0.796 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.699     1.495    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X16Y126        LUT6 (Prop_lut6_I0_O)        0.043     1.538 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_3/O
                         net (fo=1, routed)           0.428     1.966    bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_3_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I3_O)        0.043     2.009 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     2.009    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X18Y124        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y124        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X18Y124        FDSE (Setup_fdse_C_D)        0.064     4.539    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -2.009    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_114_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.405ns (28.183%)  route 1.032ns (71.817%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          0.655     1.428    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X19Y125        LUT4 (Prop_lut4_I0_O)        0.126     1.554 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_2/O
                         net (fo=3, routed)           0.377     1.931    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X17Y125        LUT6 (Prop_lut6_I1_O)        0.043     1.974 r  bd_0_i/hls_inst/inst/j_reg_114[0]_i_1/O
                         net (fo=1, routed)           0.000     1.974    bd_0_i/hls_inst/inst/j_reg_114[0]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X17Y125        FDRE (Setup_fdre_C_D)        0.033     4.508    bd_0_i/hls_inst/inst/j_reg_114_reg[0]
  -------------------------------------------------------------------
                         required time                          4.508    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_70_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.309ns (21.560%)  route 1.124ns (78.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/Q
                         net (fo=9, routed)           0.590     1.350    bd_0_i/hls_inst/inst/j_reg_114[2]
    SLICE_X18Y125        LUT3 (Prop_lut3_I0_O)        0.043     1.393 r  bd_0_i/hls_inst/inst/k_reg_125[2]_i_2/O
                         net (fo=5, routed)           0.534     1.927    bd_0_i/hls_inst/inst/k_reg_125[2]_i_2_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.043     1.970 r  bd_0_i/hls_inst/inst/i_fu_70[1]_i_1/O
                         net (fo=1, routed)           0.000     1.970    bd_0_i/hls_inst/inst/i_fu_70[1]_i_1_n_0
    SLICE_X16Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[1]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X16Y125        FDRE (Setup_fdre_C_D)        0.064     4.539    bd_0_i/hls_inst/inst/i_fu_70_reg[1]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -1.970    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.371ns (29.764%)  route 0.875ns (70.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          0.655     1.428    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X19Y125        LUT5 (Prop_lut5_I3_O)        0.135     1.563 r  bd_0_i/hls_inst/inst/icmp_ln16_reg_398[0]_i_1/O
                         net (fo=1, routed)           0.220     1.783    bd_0_i/hls_inst/inst/icmp_ln16_reg_398[0]_i_1_n_0
    SLICE_X19Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X19Y125        FDRE (Setup_fdre_C_D)       -0.112     4.363    bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg[0]
  -------------------------------------------------------------------
                         required time                          4.363    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.270ns (22.217%)  route 0.945ns (77.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/Q
                         net (fo=9, routed)           0.590     1.350    bd_0_i/hls_inst/inst/j_reg_114[2]
    SLICE_X18Y125        LUT5 (Prop_lut5_I1_O)        0.047     1.397 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.355     1.752    bd_0_i/hls_inst/inst/ap_NS_fsm[3]
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X18Y125        FDRE (Setup_fdre_C_D)       -0.087     4.388    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          4.388    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_70_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.309ns (23.566%)  route 1.002ns (76.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/Q
                         net (fo=9, routed)           0.590     1.350    bd_0_i/hls_inst/inst/j_reg_114[2]
    SLICE_X18Y125        LUT3 (Prop_lut3_I0_O)        0.043     1.393 r  bd_0_i/hls_inst/inst/k_reg_125[2]_i_2/O
                         net (fo=5, routed)           0.412     1.805    bd_0_i/hls_inst/inst/k_reg_125[2]_i_2_n_0
    SLICE_X17Y125        LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  bd_0_i/hls_inst/inst/i_fu_70[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    bd_0_i/hls_inst/inst/i_fu_70[0]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X17Y125        FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/i_fu_70_reg[0]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_114_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.405ns (32.240%)  route 0.851ns (67.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          0.655     1.428    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X19Y125        LUT4 (Prop_lut4_I0_O)        0.126     1.554 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_2/O
                         net (fo=3, routed)           0.196     1.750    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X17Y125        LUT6 (Prop_lut6_I1_O)        0.043     1.793 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    bd_0_i/hls_inst/inst/j_reg_114[2]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X17Y125        FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/j_reg_114_reg[2]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_114_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.405ns (32.317%)  route 0.848ns (67.683%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          0.655     1.428    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X19Y125        LUT4 (Prop_lut4_I0_O)        0.126     1.554 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_2/O
                         net (fo=3, routed)           0.193     1.747    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X17Y125        LUT6 (Prop_lut6_I1_O)        0.043     1.790 r  bd_0_i/hls_inst/inst/j_reg_114[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    bd_0_i/hls_inst/inst/j_reg_114[1]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[1]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X17Y125        FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/j_reg_114_reg[1]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                  2.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.733%)  route 0.129ns (52.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y122        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y122        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[11]/Q
                         net (fo=1, routed)           0.129     0.514    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/c_d0[11]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[11])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.350%)  route 0.131ns (52.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[13]/Q
                         net (fo=1, routed)           0.131     0.516    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/c_d0[13]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[13])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.350%)  route 0.131ns (52.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[14]/Q
                         net (fo=1, routed)           0.131     0.516    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/c_d0[14]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[14])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.350%)  route 0.131ns (52.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y120        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[2]/Q
                         net (fo=1, routed)           0.131     0.516    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/c_d0[2]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.350%)  route 0.131ns (52.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[5]/Q
                         net (fo=1, routed)           0.131     0.516    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/c_d0[5]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.350%)  route 0.131ns (52.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[6]/Q
                         net (fo=1, routed)           0.131     0.516    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/c_d0[6]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.041%)  route 0.133ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y120        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[0]/Q
                         net (fo=1, routed)           0.133     0.517    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/c_d0[0]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.041%)  route 0.133ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[12]/Q
                         net (fo=1, routed)           0.133     0.517    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/c_d0[12]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[12])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.041%)  route 0.133ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[4]/Q
                         net (fo=1, routed)           0.133     0.517    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/c_d0[4]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln8_reg_352_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_addr_reg_362_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.332%)  route 0.068ns (31.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln8_reg_352_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/add_ln8_reg_352_reg[1]/Q
                         net (fo=4, routed)           0.068     0.452    bd_0_i/hls_inst/inst/add_ln8_reg_352[1]
    SLICE_X17Y126        LUT6 (Prop_lut6_I0_O)        0.028     0.480 r  bd_0_i/hls_inst/inst/c_addr_reg_362[4]_i_1/O
                         net (fo=1, routed)           0.000     0.480    bd_0_i/hls_inst/inst/add_ln16_fu_199_p2[4]
    SLICE_X17Y126        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y126        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[4]/C
                         clock pessimism              0.000     0.280    
    SLICE_X17Y126        FDRE (Hold_fdre_C_D)         0.061     0.341    bd_0_i/hls_inst/inst/c_addr_reg_362_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X1Y48    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X19Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[3]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X17Y124  bd_0_i/hls_inst/inst/add_ln10_reg_370_reg[2]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X19Y126  bd_0_i/hls_inst/inst/add_ln12_reg_388_reg[2]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y125  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X19Y124  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y126  bd_0_i/hls_inst/inst/b_addr_reg_380_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y126  bd_0_i/hls_inst/inst/b_addr_reg_380_reg[2]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y126  bd_0_i/hls_inst/inst/b_addr_reg_380_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X19Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X19Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X18Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X18Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X17Y124  bd_0_i/hls_inst/inst/add_ln10_reg_370_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X17Y124  bd_0_i/hls_inst/inst/add_ln10_reg_370_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X19Y126  bd_0_i/hls_inst/inst/add_ln12_reg_388_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X19Y126  bd_0_i/hls_inst/inst/add_ln12_reg_388_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X18Y125  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X18Y125  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X19Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X19Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X18Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X18Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X18Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X18Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X18Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X18Y126  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y120  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y120  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.121ns  (logic 0.047ns (4.193%)  route 1.074ns (95.807%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X18Y124        LUT2 (Prop_lut2_I1_O)        0.047     0.584 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     1.121    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.027ns (4.825%)  route 0.533ns (95.175%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_start
    SLICE_X18Y124        LUT2 (Prop_lut2_I1_O)        0.027     0.293 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.266     0.560    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_70_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.291ns  (logic 0.274ns (21.219%)  route 1.017ns (78.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/Q
                         net (fo=12, routed)          0.480     1.240    bd_0_i/hls_inst/inst/tmp_1_fu_157_p3[3]
    SLICE_X18Y125        LUT3 (Prop_lut3_I2_O)        0.051     1.291 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.537     1.828    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_70_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.291ns  (logic 0.274ns (21.219%)  route 1.017ns (78.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/Q
                         net (fo=12, routed)          0.480     1.240    bd_0_i/hls_inst/inst/tmp_1_fu_157_p3[3]
    SLICE_X18Y125        LUT3 (Prop_lut3_I2_O)        0.051     1.291 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.537     1.828    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.230ns  (logic 0.327ns (26.576%)  route 0.903ns (73.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg[0]/Q
                         net (fo=2, routed)           0.366     1.107    bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg_n_0_[0]
    SLICE_X19Y124        LUT2 (Prop_lut2_I0_O)        0.123     1.230 r  bd_0_i/hls_inst/inst/c_we0_INST_0/O
                         net (fo=0)                   0.537     1.767    c_we0
                                                                      r  c_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.149ns  (logic 0.310ns (26.978%)  route 0.839ns (73.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y124        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y124        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.302     1.098    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[0]
    SLICE_X18Y124        LUT2 (Prop_lut2_I0_O)        0.051     1.149 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     1.686    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/a_addr_reg_375_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y126        FDRE                                         r  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y126        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[1]/Q
                         net (fo=0)                   0.537     1.333    a_address0[1]
                                                                      r  a_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/a_addr_reg_375_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y126        FDRE                                         r  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y126        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[2]/Q
                         net (fo=0)                   0.537     1.333    a_address0[2]
                                                                      r  a_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/b_addr_reg_380_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y126        FDRE                                         r  bd_0_i/hls_inst/inst/b_addr_reg_380_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y126        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/b_addr_reg_380_reg[1]/Q
                         net (fo=0)                   0.537     1.333    b_address0[1]
                                                                      r  b_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/b_addr_reg_380_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y126        FDRE                                         r  bd_0_i/hls_inst/inst/b_addr_reg_380_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y126        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/b_addr_reg_380_reg[3]/Q
                         net (fo=0)                   0.537     1.333    b_address0[3]
                                                                      r  b_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y120        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[0]/Q
                         net (fo=1, unset)            0.537     1.333    c_d0[0]
                                                                      r  c_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y122        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y122        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/acc_V_3_reg_417_reg[10]/Q
                         net (fo=1, unset)            0.537     1.333    c_d0[10]
                                                                      r  c_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/a_addr_reg_375_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y126        FDRE                                         r  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[0]/Q
                         net (fo=0)                   0.266     0.624    a_address0[0]
                                                                      r  a_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_362_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y126        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[0]/Q
                         net (fo=1, unset)            0.266     0.624    c_address0[0]
                                                                      r  c_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_362_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y126        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[3]/Q
                         net (fo=0)                   0.266     0.624    c_address0[3]
                                                                      r  c_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=2, unset)            0.266     0.633    a_ce0
                                                                      r  a_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=2, unset)            0.266     0.633    b_ce0
                                                                      r  b_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_362_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y126        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[1]/Q
                         net (fo=0)                   0.266     0.633    c_address0[1]
                                                                      r  c_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_362_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y126        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[2]/Q
                         net (fo=0)                   0.266     0.633    c_address0[2]
                                                                      r  c_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_362_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y126        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/c_addr_reg_362_reg[4]/Q
                         net (fo=0)                   0.266     0.633    c_address0[4]
                                                                      r  c_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=7, unset)            0.266     0.633    c_ce0
                                                                      r  c_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/a_addr_reg_375_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.107ns (28.663%)  route 0.266ns (71.337%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y126        FDRE                                         r  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y126        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/a_addr_reg_375_reg[3]/Q
                         net (fo=0)                   0.266     0.640    a_address0[3]
                                                                      r  a_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.025ns  (logic 0.043ns (4.194%)  route 0.982ns (95.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_start
    SLICE_X18Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_1/O
                         net (fo=1, routed)           0.445     1.025    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_NS_fsm14_out
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     0.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.043ns (7.414%)  route 0.537ns (92.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X18Y124        LUT4 (Prop_lut4_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.580    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X18Y124        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y124        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.043ns (7.414%)  route 0.537ns (92.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X18Y125        LUT6 (Prop_lut6_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.580    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_70_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.043ns (7.414%)  route 0.537ns (92.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X17Y125        LUT6 (Prop_lut6_I5_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/i_fu_70[0]_i_1/O
                         net (fo=1, routed)           0.000     0.580    bd_0_i/hls_inst/inst/i_fu_70[0]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_70_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.043ns (7.414%)  route 0.537ns (92.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X16Y125        LUT6 (Prop_lut6_I5_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/i_fu_70[1]_i_1/O
                         net (fo=1, routed)           0.000     0.580    bd_0_i/hls_inst/inst/i_fu_70[1]_i_1_n_0
    SLICE_X16Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y124        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y124        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y124        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y124        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=9, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C





