Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Nov 20 00:12:22 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file scores_display_timing_summary_routed.rpt -pb scores_display_timing_summary_routed.pb -rpx scores_display_timing_summary_routed.rpx -warn_on_violation
| Design       : scores_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.892        0.000                      0                   24        0.308        0.000                      0                   24        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.892        0.000                      0                   24        0.308        0.000                      0                   24        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 nolabel_line67/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.670ns (23.910%)  route 2.132ns (76.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.556     5.077    nolabel_line67/CLK
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  nolabel_line67/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.601     7.196    nolabel_line67/s[0]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.152     7.348 r  nolabel_line67/digit[0]_i_1/O
                         net (fo=1, routed)           0.531     7.879    nolabel_line67/digit[0]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  nolabel_line67/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.439    14.780    nolabel_line67/CLK
    SLICE_X42Y17         FDRE                                         r  nolabel_line67/digit_reg[0]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)       -0.233    14.772    nolabel_line67/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 nolabel_line67/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 1.849ns (67.264%)  route 0.900ns (32.736%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line67/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.900     6.501    nolabel_line67/clkdiv_reg_n_0_[1]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.158 r  nolabel_line67/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line67/clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line67/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line67/clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  nolabel_line67/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    nolabel_line67/clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  nolabel_line67/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    nolabel_line67/clkdiv_reg[12]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.832 r  nolabel_line67/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.832    nolabel_line67/clkdiv_reg[16]_i_1_n_6
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.438    14.779    nolabel_line67/CLK
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[17]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.109    15.127    nolabel_line67/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 nolabel_line67/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 1.841ns (67.168%)  route 0.900ns (32.832%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line67/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.900     6.501    nolabel_line67/clkdiv_reg_n_0_[1]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.158 r  nolabel_line67/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line67/clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line67/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line67/clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  nolabel_line67/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    nolabel_line67/clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  nolabel_line67/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    nolabel_line67/clkdiv_reg[12]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.824 r  nolabel_line67/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.824    nolabel_line67/clkdiv_reg[16]_i_1_n_4
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.438    14.779    nolabel_line67/CLK
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[19]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.109    15.127    nolabel_line67/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 nolabel_line67/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 1.765ns (66.232%)  route 0.900ns (33.768%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line67/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.900     6.501    nolabel_line67/clkdiv_reg_n_0_[1]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.158 r  nolabel_line67/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line67/clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line67/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line67/clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  nolabel_line67/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    nolabel_line67/clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  nolabel_line67/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    nolabel_line67/clkdiv_reg[12]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.748 r  nolabel_line67/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.748    nolabel_line67/clkdiv_reg[16]_i_1_n_5
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.438    14.779    nolabel_line67/CLK
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[18]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.109    15.127    nolabel_line67/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 nolabel_line67/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.745ns (65.976%)  route 0.900ns (34.024%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line67/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.900     6.501    nolabel_line67/clkdiv_reg_n_0_[1]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.158 r  nolabel_line67/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line67/clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line67/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line67/clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  nolabel_line67/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    nolabel_line67/clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  nolabel_line67/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    nolabel_line67/clkdiv_reg[12]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.728 r  nolabel_line67/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.728    nolabel_line67/clkdiv_reg[16]_i_1_n_7
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.438    14.779    nolabel_line67/CLK
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[16]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.109    15.127    nolabel_line67/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 nolabel_line67/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.732ns (65.808%)  route 0.900ns (34.192%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line67/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.900     6.501    nolabel_line67/clkdiv_reg_n_0_[1]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.158 r  nolabel_line67/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line67/clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line67/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line67/clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  nolabel_line67/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    nolabel_line67/clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.715 r  nolabel_line67/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.715    nolabel_line67/clkdiv_reg[12]_i_1_n_6
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440    14.781    nolabel_line67/CLK
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[13]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X46Y17         FDRE (Setup_fdre_C_D)        0.109    15.129    nolabel_line67/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 nolabel_line67/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.724ns (65.704%)  route 0.900ns (34.296%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line67/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.900     6.501    nolabel_line67/clkdiv_reg_n_0_[1]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.158 r  nolabel_line67/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line67/clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line67/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line67/clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  nolabel_line67/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    nolabel_line67/clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.707 r  nolabel_line67/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.707    nolabel_line67/clkdiv_reg[12]_i_1_n_4
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440    14.781    nolabel_line67/CLK
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[15]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X46Y17         FDRE (Setup_fdre_C_D)        0.109    15.129    nolabel_line67/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 nolabel_line67/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.648ns (64.681%)  route 0.900ns (35.319%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line67/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.900     6.501    nolabel_line67/clkdiv_reg_n_0_[1]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.158 r  nolabel_line67/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line67/clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line67/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line67/clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  nolabel_line67/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    nolabel_line67/clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.631 r  nolabel_line67/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.631    nolabel_line67/clkdiv_reg[12]_i_1_n_5
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440    14.781    nolabel_line67/CLK
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[14]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X46Y17         FDRE (Setup_fdre_C_D)        0.109    15.129    nolabel_line67/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.518ns  (required time - arrival time)
  Source:                 nolabel_line67/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 1.628ns (64.402%)  route 0.900ns (35.598%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line67/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.900     6.501    nolabel_line67/clkdiv_reg_n_0_[1]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.158 r  nolabel_line67/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line67/clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line67/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line67/clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  nolabel_line67/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    nolabel_line67/clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.611 r  nolabel_line67/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.611    nolabel_line67/clkdiv_reg[12]_i_1_n_7
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440    14.781    nolabel_line67/CLK
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[12]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X46Y17         FDRE (Setup_fdre_C_D)        0.109    15.129    nolabel_line67/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  7.518    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 nolabel_line67/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.615ns (64.218%)  route 0.900ns (35.782%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line67/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.900     6.501    nolabel_line67/clkdiv_reg_n_0_[1]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.158 r  nolabel_line67/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    nolabel_line67/clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  nolabel_line67/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    nolabel_line67/clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.598 r  nolabel_line67/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.598    nolabel_line67/clkdiv_reg[8]_i_1_n_6
    SLICE_X46Y16         FDRE                                         r  nolabel_line67/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.782    nolabel_line67/CLK
    SLICE_X46Y16         FDRE                                         r  nolabel_line67/clkdiv_reg[9]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.109    15.130    nolabel_line67/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  7.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 nolabel_line67/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.560     1.443    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  nolabel_line67/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.163     1.770    nolabel_line67/clkdiv_reg_n_0_[0]
    SLICE_X46Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  nolabel_line67/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.815    nolabel_line67/clkdiv[0]_i_2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.885 r  nolabel_line67/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    nolabel_line67/clkdiv_reg[0]_i_1_n_7
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[0]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X46Y14         FDRE (Hold_fdre_C_D)         0.134     1.577    nolabel_line67/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 nolabel_line67/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    nolabel_line67/CLK
    SLICE_X46Y16         FDRE                                         r  nolabel_line67/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  nolabel_line67/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.173     1.779    nolabel_line67/clkdiv_reg_n_0_[11]
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.888 r  nolabel_line67/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    nolabel_line67/clkdiv_reg[8]_i_1_n_4
    SLICE_X46Y16         FDRE                                         r  nolabel_line67/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.827     1.954    nolabel_line67/CLK
    SLICE_X46Y16         FDRE                                         r  nolabel_line67/clkdiv_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.134     1.576    nolabel_line67/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 nolabel_line67/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.560     1.443    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line67/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.173     1.780    nolabel_line67/clkdiv_reg_n_0_[3]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.889 r  nolabel_line67/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line67/clkdiv_reg[0]_i_1_n_4
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X46Y14         FDRE (Hold_fdre_C_D)         0.134     1.577    nolabel_line67/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 nolabel_line67/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.558     1.441    nolabel_line67/CLK
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  nolabel_line67/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.170     1.776    nolabel_line67/clkdiv_reg_n_0_[12]
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  nolabel_line67/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    nolabel_line67/clkdiv_reg[12]_i_1_n_7
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.826     1.953    nolabel_line67/CLK
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[12]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.134     1.575    nolabel_line67/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 nolabel_line67/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.560     1.443    nolabel_line67/CLK
    SLICE_X46Y15         FDRE                                         r  nolabel_line67/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line67/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.170     1.778    nolabel_line67/clkdiv_reg_n_0_[4]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  nolabel_line67/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    nolabel_line67/clkdiv_reg[4]_i_1_n_7
    SLICE_X46Y15         FDRE                                         r  nolabel_line67/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.828     1.955    nolabel_line67/CLK
    SLICE_X46Y15         FDRE                                         r  nolabel_line67/clkdiv_reg[4]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.134     1.577    nolabel_line67/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 nolabel_line67/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.558     1.441    nolabel_line67/CLK
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  nolabel_line67/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.199     1.804    nolabel_line67/clkdiv_reg_n_0_[15]
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.913 r  nolabel_line67/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    nolabel_line67/clkdiv_reg[12]_i_1_n_4
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.826     1.953    nolabel_line67/CLK
    SLICE_X46Y17         FDRE                                         r  nolabel_line67/clkdiv_reg[15]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.134     1.575    nolabel_line67/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 nolabel_line67/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.560     1.443    nolabel_line67/CLK
    SLICE_X46Y15         FDRE                                         r  nolabel_line67/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line67/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.199     1.806    nolabel_line67/clkdiv_reg_n_0_[7]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.915 r  nolabel_line67/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    nolabel_line67/clkdiv_reg[4]_i_1_n_4
    SLICE_X46Y15         FDRE                                         r  nolabel_line67/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.828     1.955    nolabel_line67/CLK
    SLICE_X46Y15         FDRE                                         r  nolabel_line67/clkdiv_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.134     1.577    nolabel_line67/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 nolabel_line67/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.560     1.443    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  nolabel_line67/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.163     1.770    nolabel_line67/clkdiv_reg_n_0_[0]
    SLICE_X46Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  nolabel_line67/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.815    nolabel_line67/clkdiv[0]_i_2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.920 r  nolabel_line67/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.920    nolabel_line67/clkdiv_reg[0]_i_1_n_6
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    nolabel_line67/CLK
    SLICE_X46Y14         FDRE                                         r  nolabel_line67/clkdiv_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X46Y14         FDRE (Hold_fdre_C_D)         0.134     1.577    nolabel_line67/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 nolabel_line67/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    nolabel_line67/CLK
    SLICE_X46Y16         FDRE                                         r  nolabel_line67/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  nolabel_line67/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.199     1.805    nolabel_line67/clkdiv_reg_n_0_[8]
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  nolabel_line67/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    nolabel_line67/clkdiv_reg[8]_i_1_n_7
    SLICE_X46Y16         FDRE                                         r  nolabel_line67/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.827     1.954    nolabel_line67/CLK
    SLICE_X46Y16         FDRE                                         r  nolabel_line67/clkdiv_reg[8]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.134     1.576    nolabel_line67/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 nolabel_line67/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.557     1.440    nolabel_line67/CLK
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  nolabel_line67/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.199     1.803    nolabel_line67/clkdiv_reg_n_0_[16]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  nolabel_line67/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    nolabel_line67/clkdiv_reg[16]_i_1_n_7
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    nolabel_line67/CLK
    SLICE_X46Y18         FDRE                                         r  nolabel_line67/clkdiv_reg[16]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.134     1.574    nolabel_line67/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y14   nolabel_line67/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y16   nolabel_line67/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y16   nolabel_line67/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   nolabel_line67/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   nolabel_line67/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   nolabel_line67/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   nolabel_line67/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y18   nolabel_line67/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y18   nolabel_line67/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y18   nolabel_line67/clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y18   nolabel_line67/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y18   nolabel_line67/clkdiv_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y18   nolabel_line67/clkdiv_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y14   nolabel_line67/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y14   nolabel_line67/clkdiv_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y14   nolabel_line67/clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y14   nolabel_line67/clkdiv_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   nolabel_line67/digit_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   nolabel_line67/digit_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y16   nolabel_line67/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y16   nolabel_line67/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   nolabel_line67/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   nolabel_line67/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   nolabel_line67/clkdiv_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   nolabel_line67/clkdiv_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y15   nolabel_line67/clkdiv_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y15   nolabel_line67/clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y15   nolabel_line67/clkdiv_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y15   nolabel_line67/clkdiv_reg[5]/C



