#include <extcircuit.h>
#include <rp2040/resets.h>
#include <rp2040/sio.h>
#include <rp2040/io_bank0.h>
#include <rp2040/pads_bank0.h>

#define LED_RESETS (RESETS_RESET_IO_BANK0_MASK | RESETS_RESET_PADS_BANK0_MASK)
void configure_pins( void )
{
    resets -> clr_reset = LED_RESETS;

    while((resets -> reset_done & LED_RESETS ) != LED_RESETS )
    	continue;

    pads_bank0 -> gpio0 =
	PADS_BANK0_GPIO0_OD(0)
	| PADS_BANK0_GPIO0_IE(1)
	| PADS_BANK0_GPIO0_DRIVE(0)
	| PADS_BANK0_GPIO0_PUE(0)
	| PADS_BANK0_GPIO0_PDE(0)
	| PADS_BANK0_GPIO0_SCHMITT(0)
	| PADS_BANK0_GPIO0_SLEWFAST(0);
	io_bank0 -> gpio0_ctrl =
	IO_BANK0_GPIO0_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO0_CTRL_INOVER(0)  |
	IO_BANK0_GPIO0_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO0_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO0_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio1 =
	PADS_BANK0_GPIO1_OD(0)
	| PADS_BANK0_GPIO1_IE(1)
	| PADS_BANK0_GPIO1_DRIVE(0)
	| PADS_BANK0_GPIO1_PUE(0)
	| PADS_BANK0_GPIO1_PDE(0)
	| PADS_BANK0_GPIO1_SCHMITT(0)
	| PADS_BANK0_GPIO1_SLEWFAST(0);
	io_bank0 -> gpio1_ctrl =
	IO_BANK0_GPIO1_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO1_CTRL_INOVER(0)  |
	IO_BANK0_GPIO1_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO1_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO1_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio2 =
	PADS_BANK0_GPIO2_OD(0)
	| PADS_BANK0_GPIO2_IE(1)
	| PADS_BANK0_GPIO2_DRIVE(0)
	| PADS_BANK0_GPIO2_PUE(0)
	| PADS_BANK0_GPIO2_PDE(0)
	| PADS_BANK0_GPIO2_SCHMITT(0)
	| PADS_BANK0_GPIO2_SLEWFAST(0);
	io_bank0 -> gpio2_ctrl =
	IO_BANK0_GPIO2_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO2_CTRL_INOVER(0)  |
	IO_BANK0_GPIO2_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO2_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO2_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio3 =
	PADS_BANK0_GPIO3_OD(0)
	| PADS_BANK0_GPIO3_IE(1)
	| PADS_BANK0_GPIO3_DRIVE(0)
	| PADS_BANK0_GPIO3_PUE(0)
	| PADS_BANK0_GPIO3_PDE(0)
	| PADS_BANK0_GPIO3_SCHMITT(0)
	| PADS_BANK0_GPIO3_SLEWFAST(0);
	io_bank0 -> gpio3_ctrl =
	IO_BANK0_GPIO3_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO3_CTRL_INOVER(0)  |
	IO_BANK0_GPIO3_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO3_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO3_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio4 =
	PADS_BANK0_GPIO4_OD(0)
	| PADS_BANK0_GPIO4_IE(1)
	| PADS_BANK0_GPIO4_DRIVE(0)
	| PADS_BANK0_GPIO4_PUE(0)
	| PADS_BANK0_GPIO4_PDE(0)
	| PADS_BANK0_GPIO4_SCHMITT(0)
	| PADS_BANK0_GPIO4_SLEWFAST(0);
	io_bank0 -> gpio4_ctrl =
	IO_BANK0_GPIO4_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO4_CTRL_INOVER(0)  |
	IO_BANK0_GPIO4_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO4_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO4_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio5 =
	PADS_BANK0_GPIO5_OD(0)
	| PADS_BANK0_GPIO5_IE(1)
	| PADS_BANK0_GPIO5_DRIVE(0)
	| PADS_BANK0_GPIO5_PUE(0)
	| PADS_BANK0_GPIO5_PDE(0)
	| PADS_BANK0_GPIO5_SCHMITT(0)
	| PADS_BANK0_GPIO5_SLEWFAST(0);
	io_bank0 -> gpio5_ctrl =
	IO_BANK0_GPIO5_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO5_CTRL_INOVER(0)  |
	IO_BANK0_GPIO5_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO5_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO5_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio6 =
	PADS_BANK0_GPIO6_OD(0)
	| PADS_BANK0_GPIO6_IE(1)
	| PADS_BANK0_GPIO6_DRIVE(0)
	| PADS_BANK0_GPIO6_PUE(0)
	| PADS_BANK0_GPIO6_PDE(0)
	| PADS_BANK0_GPIO6_SCHMITT(0)
	| PADS_BANK0_GPIO6_SLEWFAST(0);
	io_bank0 -> gpio6_ctrl =
	IO_BANK0_GPIO6_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO6_CTRL_INOVER(0)  |
	IO_BANK0_GPIO6_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO6_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO6_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio7 =
	PADS_BANK0_GPIO7_OD(0)
	| PADS_BANK0_GPIO7_IE(1)
	| PADS_BANK0_GPIO7_DRIVE(0)
	| PADS_BANK0_GPIO7_PUE(0)
	| PADS_BANK0_GPIO7_PDE(0)
	| PADS_BANK0_GPIO7_SCHMITT(0)
	| PADS_BANK0_GPIO7_SLEWFAST(0);
	io_bank0 -> gpio7_ctrl =
	IO_BANK0_GPIO7_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO7_CTRL_INOVER(0)  |
	IO_BANK0_GPIO7_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO7_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO7_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio8 =
	PADS_BANK0_GPIO8_OD(0)
	| PADS_BANK0_GPIO8_IE(1)
	| PADS_BANK0_GPIO8_DRIVE(0)
	| PADS_BANK0_GPIO8_PUE(0)
	| PADS_BANK0_GPIO8_PDE(0)
	| PADS_BANK0_GPIO8_SCHMITT(0)
	| PADS_BANK0_GPIO8_SLEWFAST(0);
	io_bank0 -> gpio8_ctrl =
	IO_BANK0_GPIO8_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO8_CTRL_INOVER(0)  |
	IO_BANK0_GPIO8_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO8_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO8_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio9 =
	PADS_BANK0_GPIO9_OD(0)
	| PADS_BANK0_GPIO9_IE(1)
	| PADS_BANK0_GPIO9_DRIVE(0)
	| PADS_BANK0_GPIO9_PUE(0)
	| PADS_BANK0_GPIO9_PDE(0)
	| PADS_BANK0_GPIO9_SCHMITT(0)
	| PADS_BANK0_GPIO9_SLEWFAST(0);
	io_bank0 -> gpio9_ctrl =
	IO_BANK0_GPIO9_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO9_CTRL_INOVER(0)  |
	IO_BANK0_GPIO9_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO9_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO9_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio10 =
	PADS_BANK0_GPIO10_OD(0)
	| PADS_BANK0_GPIO10_IE(1)
	| PADS_BANK0_GPIO10_DRIVE(0)
	| PADS_BANK0_GPIO10_PUE(0)
	| PADS_BANK0_GPIO10_PDE(0)
	| PADS_BANK0_GPIO10_SCHMITT(0)
	| PADS_BANK0_GPIO10_SLEWFAST(0);
	io_bank0 -> gpio10_ctrl =
	IO_BANK0_GPIO10_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO10_CTRL_INOVER(0)  |
	IO_BANK0_GPIO10_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO10_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO10_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio11 =
	PADS_BANK0_GPIO11_OD(0)
	| PADS_BANK0_GPIO11_IE(1)
	| PADS_BANK0_GPIO11_DRIVE(0)
	| PADS_BANK0_GPIO11_PUE(0)
	| PADS_BANK0_GPIO11_PDE(0)
	| PADS_BANK0_GPIO11_SCHMITT(0)
	| PADS_BANK0_GPIO11_SLEWFAST(0);
	io_bank0 -> gpio11_ctrl =
	IO_BANK0_GPIO11_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO11_CTRL_INOVER(0)  |
	IO_BANK0_GPIO11_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO11_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO11_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio12 =
	PADS_BANK0_GPIO12_OD(0)
	| PADS_BANK0_GPIO12_IE(1)
	| PADS_BANK0_GPIO12_DRIVE(0)
	| PADS_BANK0_GPIO12_PUE(0)
	| PADS_BANK0_GPIO12_PDE(0)
	| PADS_BANK0_GPIO12_SCHMITT(0)
	| PADS_BANK0_GPIO12_SLEWFAST(0);
	io_bank0 -> gpio12_ctrl =
	IO_BANK0_GPIO12_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO12_CTRL_INOVER(0)  |
	IO_BANK0_GPIO12_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO12_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO12_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio13 =
	PADS_BANK0_GPIO13_OD(0)
	| PADS_BANK0_GPIO13_IE(1)
	| PADS_BANK0_GPIO13_DRIVE(0)
	| PADS_BANK0_GPIO13_PUE(0)
	| PADS_BANK0_GPIO13_PDE(0)
	| PADS_BANK0_GPIO13_SCHMITT(0)
	| PADS_BANK0_GPIO13_SLEWFAST(0);
	io_bank0 -> gpio13_ctrl =
	IO_BANK0_GPIO13_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO13_CTRL_INOVER(0)  |
	IO_BANK0_GPIO13_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO13_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO13_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio14 =
	PADS_BANK0_GPIO14_OD(0)
	| PADS_BANK0_GPIO14_IE(1)
	| PADS_BANK0_GPIO14_DRIVE(0)
	| PADS_BANK0_GPIO14_PUE(0)
	| PADS_BANK0_GPIO14_PDE(0)
	| PADS_BANK0_GPIO14_SCHMITT(0)
	| PADS_BANK0_GPIO14_SLEWFAST(0);
	io_bank0 -> gpio14_ctrl =
	IO_BANK0_GPIO14_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO14_CTRL_INOVER(0)  |
	IO_BANK0_GPIO14_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO14_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO14_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio15 =
	PADS_BANK0_GPIO15_OD(0)
	| PADS_BANK0_GPIO15_IE(1)
	| PADS_BANK0_GPIO15_DRIVE(0)
	| PADS_BANK0_GPIO15_PUE(0)
	| PADS_BANK0_GPIO15_PDE(0)
	| PADS_BANK0_GPIO15_SCHMITT(0)
	| PADS_BANK0_GPIO15_SLEWFAST(0);
	io_bank0 -> gpio15_ctrl =
	IO_BANK0_GPIO15_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO15_CTRL_INOVER(0)  |
	IO_BANK0_GPIO15_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO15_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO15_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio16 =
	PADS_BANK0_GPIO16_OD(0)
	| PADS_BANK0_GPIO16_IE(1)
	| PADS_BANK0_GPIO16_DRIVE(0)
	| PADS_BANK0_GPIO16_PUE(0)
	| PADS_BANK0_GPIO16_PDE(0)
	| PADS_BANK0_GPIO16_SCHMITT(0)
	| PADS_BANK0_GPIO16_SLEWFAST(0);
	io_bank0 -> gpio16_ctrl =
	IO_BANK0_GPIO16_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO16_CTRL_INOVER(0)  |
	IO_BANK0_GPIO16_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO16_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO16_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio17 =
	PADS_BANK0_GPIO17_OD(0)
	| PADS_BANK0_GPIO17_IE(1)
	| PADS_BANK0_GPIO17_DRIVE(0)
	| PADS_BANK0_GPIO17_PUE(0)
	| PADS_BANK0_GPIO17_PDE(0)
	| PADS_BANK0_GPIO17_SCHMITT(0)
	| PADS_BANK0_GPIO17_SLEWFAST(0);
	io_bank0 -> gpio17_ctrl =
	IO_BANK0_GPIO17_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO17_CTRL_INOVER(0)  |
	IO_BANK0_GPIO17_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO17_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO17_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio18 =
	PADS_BANK0_GPIO18_OD(0)
	| PADS_BANK0_GPIO18_IE(1)
	| PADS_BANK0_GPIO18_DRIVE(0)
	| PADS_BANK0_GPIO18_PUE(0)
	| PADS_BANK0_GPIO18_PDE(0)
	| PADS_BANK0_GPIO18_SCHMITT(0)
	| PADS_BANK0_GPIO18_SLEWFAST(0);
	io_bank0 -> gpio18_ctrl =
	IO_BANK0_GPIO18_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO18_CTRL_INOVER(0)  |
	IO_BANK0_GPIO18_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO18_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO18_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio19 =
	PADS_BANK0_GPIO19_OD(0)
	| PADS_BANK0_GPIO19_IE(1)
	| PADS_BANK0_GPIO19_DRIVE(0)
	| PADS_BANK0_GPIO19_PUE(0)
	| PADS_BANK0_GPIO19_PDE(0)
	| PADS_BANK0_GPIO19_SCHMITT(0)
	| PADS_BANK0_GPIO19_SLEWFAST(0);
	io_bank0 -> gpio19_ctrl =
	IO_BANK0_GPIO19_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO19_CTRL_INOVER(0)  |
	IO_BANK0_GPIO19_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO19_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO19_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio20 =
	PADS_BANK0_GPIO20_OD(0)
	| PADS_BANK0_GPIO20_IE(1)
	| PADS_BANK0_GPIO20_DRIVE(0)
	| PADS_BANK0_GPIO20_PUE(0)
	| PADS_BANK0_GPIO20_PDE(0)
	| PADS_BANK0_GPIO20_SCHMITT(0)
	| PADS_BANK0_GPIO20_SLEWFAST(0);
	io_bank0 -> gpio20_ctrl =
	IO_BANK0_GPIO20_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO20_CTRL_INOVER(0)  |
	IO_BANK0_GPIO20_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO20_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO20_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio21 =
	PADS_BANK0_GPIO21_OD(0)
	| PADS_BANK0_GPIO21_IE(1)
	| PADS_BANK0_GPIO21_DRIVE(0)
	| PADS_BANK0_GPIO21_PUE(0)
	| PADS_BANK0_GPIO21_PDE(0)
	| PADS_BANK0_GPIO21_SCHMITT(0)
	| PADS_BANK0_GPIO21_SLEWFAST(0);
	io_bank0 -> gpio21_ctrl =
	IO_BANK0_GPIO21_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO21_CTRL_INOVER(0)  |
	IO_BANK0_GPIO21_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO21_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO21_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio22 =
	PADS_BANK0_GPIO22_OD(0)
	| PADS_BANK0_GPIO22_IE(1)
	| PADS_BANK0_GPIO22_DRIVE(0)
	| PADS_BANK0_GPIO22_PUE(0)
	| PADS_BANK0_GPIO22_PDE(0)
	| PADS_BANK0_GPIO22_SCHMITT(0)
	| PADS_BANK0_GPIO22_SLEWFAST(0);
	io_bank0 -> gpio22_ctrl =
	IO_BANK0_GPIO22_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO22_CTRL_INOVER(0)  |
	IO_BANK0_GPIO22_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO22_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO22_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio23 =
	PADS_BANK0_GPIO23_OD(0)
	| PADS_BANK0_GPIO23_IE(1)
	| PADS_BANK0_GPIO23_DRIVE(0)
	| PADS_BANK0_GPIO23_PUE(0)
	| PADS_BANK0_GPIO23_PDE(0)
	| PADS_BANK0_GPIO23_SCHMITT(0)
	| PADS_BANK0_GPIO23_SLEWFAST(0);
	io_bank0 -> gpio23_ctrl =
	IO_BANK0_GPIO23_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO23_CTRL_INOVER(0)  |
	IO_BANK0_GPIO23_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO23_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO23_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio24 =
	PADS_BANK0_GPIO24_OD(0)
	| PADS_BANK0_GPIO24_IE(1)
	| PADS_BANK0_GPIO24_DRIVE(0)
	| PADS_BANK0_GPIO24_PUE(0)
	| PADS_BANK0_GPIO24_PDE(0)
	| PADS_BANK0_GPIO24_SCHMITT(0)
	| PADS_BANK0_GPIO24_SLEWFAST(0);
	io_bank0 -> gpio24_ctrl =
	IO_BANK0_GPIO24_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO24_CTRL_INOVER(0)  |
	IO_BANK0_GPIO24_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO24_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO24_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio25 =
	PADS_BANK0_GPIO25_OD(0)
	| PADS_BANK0_GPIO25_IE(1)
	| PADS_BANK0_GPIO25_DRIVE(0)
	| PADS_BANK0_GPIO25_PUE(0)
	| PADS_BANK0_GPIO25_PDE(0)
	| PADS_BANK0_GPIO25_SCHMITT(0)
	| PADS_BANK0_GPIO25_SLEWFAST(0);
	io_bank0 -> gpio25_ctrl =
	IO_BANK0_GPIO25_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO25_CTRL_INOVER(0)  |
	IO_BANK0_GPIO25_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO25_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO25_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio26 =
	PADS_BANK0_GPIO26_OD(0)
	| PADS_BANK0_GPIO26_IE(1)
	| PADS_BANK0_GPIO26_DRIVE(0)
	| PADS_BANK0_GPIO26_PUE(0)
	| PADS_BANK0_GPIO26_PDE(0)
	| PADS_BANK0_GPIO26_SCHMITT(0)
	| PADS_BANK0_GPIO26_SLEWFAST(0);
	io_bank0 -> gpio26_ctrl =
	IO_BANK0_GPIO26_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO26_CTRL_INOVER(0)  |
	IO_BANK0_GPIO26_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO26_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO26_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio27 =
	PADS_BANK0_GPIO27_OD(0)
	| PADS_BANK0_GPIO27_IE(1)
	| PADS_BANK0_GPIO27_DRIVE(0)
	| PADS_BANK0_GPIO27_PUE(0)
	| PADS_BANK0_GPIO27_PDE(0)
	| PADS_BANK0_GPIO27_SCHMITT(0)
	| PADS_BANK0_GPIO27_SLEWFAST(0);
	io_bank0 -> gpio27_ctrl =
	IO_BANK0_GPIO27_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO27_CTRL_INOVER(0)  |
	IO_BANK0_GPIO27_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO27_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO27_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio28 =
	PADS_BANK0_GPIO28_OD(0)
	| PADS_BANK0_GPIO28_IE(1)
	| PADS_BANK0_GPIO28_DRIVE(0)
	| PADS_BANK0_GPIO28_PUE(0)
	| PADS_BANK0_GPIO28_PDE(0)
	| PADS_BANK0_GPIO28_SCHMITT(0)
	| PADS_BANK0_GPIO28_SLEWFAST(0);
	io_bank0 -> gpio28_ctrl =
	IO_BANK0_GPIO28_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO28_CTRL_INOVER(0)  |
	IO_BANK0_GPIO28_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO28_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO28_CTRL_FUNCSEL(5);
	pads_bank0 -> gpio29 =
	PADS_BANK0_GPIO29_OD(0)
	| PADS_BANK0_GPIO29_IE(1)
	| PADS_BANK0_GPIO29_DRIVE(0)
	| PADS_BANK0_GPIO29_PUE(0)
	| PADS_BANK0_GPIO29_PDE(0)
	| PADS_BANK0_GPIO29_SCHMITT(0)
	| PADS_BANK0_GPIO29_SLEWFAST(0);
	io_bank0 -> gpio29_ctrl =
	IO_BANK0_GPIO29_CTRL_IRQOVER(0) |
	IO_BANK0_GPIO29_CTRL_INOVER(0)  |
	IO_BANK0_GPIO29_CTRL_OEOVER(0)  |
	IO_BANK0_GPIO29_CTRL_OUTOVER(0) |
	IO_BANK0_GPIO29_CTRL_FUNCSEL(5);



    sio->gpio_oe_set = ~((uint32_t)0);

}

void toggle_gpio(uint32_t mask){
	sio -> gpio_out_xor = mask;
}

void set_gpio(uint32_t mask){
	sio -> gpio_out_set = mask;
}

void clear_gpio(uint32_t mask){
	sio -> gpio_out_clr = mask;
}

uint32_t read_gpio(){
	return (uint32_t)(sio->gpio_in);
}

void set_gpio_output_enable(uint32_t mask){
	sio->gpio_oe_set = mask;
}

void clear_gpio_output_enable(uint32_t mask){
	sio->gpio_oe_clr = mask;
}
