#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008EA898 .scope module, "teste" "teste" 2 12;
 .timescale 0 0;
v007A2948_0 .var "adr", 0 0;
v007A29A0_0 .net "clok", 0 0, v007A28F0_0; 1 drivers
v007A29F8_0 .var "clr", 0 0;
v007A2A50_0 .var "in", 3 0;
v007A2AA8_0 .var "rw", 0 0;
v007A2B00_0 .net "s", 3 0, v007A2898_0; 1 drivers
S_008EAEF8 .scope module, "clk" "clock" 2 14, 3 1, S_008EA898;
 .timescale 0 0;
v007A28F0_0 .var "clk", 0 0;
S_008EB1A0 .scope module, "r1" "ram1x4" 2 19, 4 10, S_008EA898;
 .timescale 0 0;
L_00779DD8 .functor AND 1, v007A2948_0, v007A28F0_0, v007A2AA8_0, C4<1>;
L_00779F60 .functor NOT 1, L_007A2C60, C4<0>, C4<0>, C4<0>;
L_00779EF0 .functor NOT 1, L_007A2DC0, C4<0>, C4<0>, C4<0>;
L_0077A078 .functor NOT 1, L_007A2F20, C4<0>, C4<0>, C4<0>;
L_0077A008 .functor NOT 1, L_007A30B0, C4<0>, C4<0>, C4<0>;
v007A2478_0 .net *"_s18", 0 0, L_007A2DC0; 1 drivers
v007A24D0_0 .net *"_s28", 0 0, L_007A2F20; 1 drivers
v007A2528_0 .net *"_s38", 0 0, L_007A30B0; 1 drivers
v007A2580_0 .net *"_s8", 0 0, L_007A2C60; 1 drivers
v007A25D8_0 .net "adr", 0 0, v007A2948_0; 1 drivers
v007A2630_0 .alias "clk", 0 0, v007A29A0_0;
v007A2688_0 .net "clock", 0 0, L_00779DD8; 1 drivers
v007A26E0_0 .net "clr", 0 0, v007A29F8_0; 1 drivers
v007A2738_0 .net "data", 3 0, v007A2A50_0; 1 drivers
RS_0077C22C .resolv tri, L_007A2B58, L_007A2CB8, L_007A2E18, L_007A2F78;
v007A2790_0 .net8 "q", 3 0, RS_0077C22C; 4 drivers
RS_0077C244 .resolv tri, L_007A2BB0, L_007A2D10, L_007A2E70, L_007A3000;
v007A27E8_0 .net8 "qnot", 3 0, RS_0077C244; 4 drivers
v007A2840_0 .net "rw", 0 0, v007A2AA8_0; 1 drivers
v007A2898_0 .var "s", 3 0;
E_008EC5D0 .event posedge, v007A2630_0;
L_007A2B58 .part/pv v007A23C8_0, 0, 1, 4;
L_007A2BB0 .part/pv v007A2420_0, 0, 1, 4;
L_007A2C08 .part v007A2A50_0, 0, 1;
L_007A2C60 .part v007A2A50_0, 0, 1;
L_007A2CB8 .part/pv v007A21B8_0, 1, 1, 4;
L_007A2D10 .part/pv v007A2210_0, 1, 1, 4;
L_007A2D68 .part v007A2A50_0, 1, 1;
L_007A2DC0 .part v007A2A50_0, 1, 1;
L_007A2E18 .part/pv v008E2FE8_0, 2, 1, 4;
L_007A2E70 .part/pv v007A2000_0, 2, 1, 4;
L_007A2EC8 .part v007A2A50_0, 2, 1;
L_007A2F20 .part v007A2A50_0, 2, 1;
L_007A2F78 .part/pv v00777A40_0, 3, 1, 4;
L_007A3000 .part/pv v00777A98_0, 3, 1, 4;
L_007A3058 .part v007A2A50_0, 3, 1;
L_007A30B0 .part v007A2A50_0, 3, 1;
S_008EA810 .scope module, "j1" "jkff" 4 17, 5 1, S_008EB1A0;
 .timescale 0 0;
v007A2268_0 .alias "clk", 0 0, v007A2688_0;
v007A22C0_0 .alias "clr", 0 0, v007A26E0_0;
v007A2318_0 .net "j", 0 0, L_007A2C08; 1 drivers
v007A2370_0 .net "k", 0 0, L_00779F60; 1 drivers
v007A23C8_0 .var "q", 0 0;
v007A2420_0 .var "qnot", 0 0;
S_008EAF80 .scope module, "j2" "jkff" 4 18, 5 1, S_008EB1A0;
 .timescale 0 0;
v007A2058_0 .alias "clk", 0 0, v007A2688_0;
v007A20B0_0 .alias "clr", 0 0, v007A26E0_0;
v007A2108_0 .net "j", 0 0, L_007A2D68; 1 drivers
v007A2160_0 .net "k", 0 0, L_00779EF0; 1 drivers
v007A21B8_0 .var "q", 0 0;
v007A2210_0 .var "qnot", 0 0;
S_008EB008 .scope module, "j3" "jkff" 4 19, 5 1, S_008EB1A0;
 .timescale 0 0;
v00777AF0_0 .alias "clk", 0 0, v007A2688_0;
v008E39D0_0 .alias "clr", 0 0, v007A26E0_0;
v008E3A28_0 .net "j", 0 0, L_007A2EC8; 1 drivers
v008E3A80_0 .net "k", 0 0, L_0077A078; 1 drivers
v008E2FE8_0 .var "q", 0 0;
v007A2000_0 .var "qnot", 0 0;
S_008EB090 .scope module, "j4" "jkff" 4 20, 5 1, S_008EB1A0;
 .timescale 0 0;
v0077BBF0_0 .alias "clk", 0 0, v007A2688_0;
v008ED660_0 .alias "clr", 0 0, v007A26E0_0;
v008ED898_0 .net "j", 0 0, L_007A3058; 1 drivers
v007683F8_0 .net "k", 0 0, L_0077A008; 1 drivers
v00777A40_0 .var "q", 0 0;
v00777A98_0 .var "qnot", 0 0;
E_008EC8B0 .event posedge, v0077BBF0_0;
    .scope S_008EAEF8;
T_0 ;
    %set/v v007A28F0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_008EAEF8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v007A28F0_0, 1;
    %inv 8, 1;
    %set/v v007A28F0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_008EA810;
T_2 ;
    %wait E_008EC8B0;
    %load/v 8, v007A22C0_0, 1;
    %load/v 9, v007A2318_0, 1;
    %inv 9, 1;
    %load/v 10, v007A2370_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007A23C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007A2420_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v007A2318_0, 1;
    %load/v 9, v007A2370_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007A23C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007A2420_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v007A2318_0, 1;
    %load/v 9, v007A2370_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v007A23C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007A23C8_0, 0, 8;
    %load/v 8, v007A2420_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007A2420_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_008EAF80;
T_3 ;
    %wait E_008EC8B0;
    %load/v 8, v007A20B0_0, 1;
    %load/v 9, v007A2108_0, 1;
    %inv 9, 1;
    %load/v 10, v007A2160_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007A21B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007A2210_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v007A2108_0, 1;
    %load/v 9, v007A2160_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007A21B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007A2210_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v007A2108_0, 1;
    %load/v 9, v007A2160_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v007A21B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007A21B8_0, 0, 8;
    %load/v 8, v007A2210_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007A2210_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_008EB008;
T_4 ;
    %wait E_008EC8B0;
    %load/v 8, v008E39D0_0, 1;
    %load/v 9, v008E3A28_0, 1;
    %inv 9, 1;
    %load/v 10, v008E3A80_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008E2FE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007A2000_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v008E3A28_0, 1;
    %load/v 9, v008E3A80_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008E2FE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007A2000_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v008E3A28_0, 1;
    %load/v 9, v008E3A80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v008E2FE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008E2FE8_0, 0, 8;
    %load/v 8, v007A2000_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007A2000_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_008EB090;
T_5 ;
    %wait E_008EC8B0;
    %load/v 8, v008ED660_0, 1;
    %load/v 9, v008ED898_0, 1;
    %inv 9, 1;
    %load/v 10, v007683F8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00777A40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00777A98_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v008ED898_0, 1;
    %load/v 9, v007683F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00777A40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00777A98_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v008ED898_0, 1;
    %load/v 9, v007683F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v00777A40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00777A40_0, 0, 8;
    %load/v 8, v00777A98_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00777A98_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_008EB1A0;
T_6 ;
    %wait E_008EC5D0;
    %load/v 8, v007A26E0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v007A2898_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v007A25D8_0, 1;
    %load/v 9, v007A2840_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v007A2790_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v007A2898_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_008EA898;
T_7 ;
    %set/v v007A2948_0, 1, 1;
    %set/v v007A2AA8_0, 1, 1;
    %set/v v007A29F8_0, 0, 1;
    %movi 8, 7, 4;
    %set/v v007A2A50_0, 8, 4;
    %delay 12, 0;
    %vpi_call 2 25 "$monitor", "%b, %b, %b, %b", &PV<v007A2B00_0, 3, 1>, &PV<v007A2B00_0, 2, 1>, &PV<v007A2B00_0, 1, 1>, &PV<v007A2B00_0, 0, 1>;
    %vpi_call 2 26 "$dumpfile", "Exercicio01.vcd";
    %vpi_call 2 27 "$dumpvars";
    %delay 25, 0;
    %set/v v007A2AA8_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 30 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Exercicio01.v";
    "./Clock.v";
    "./Ram1x4.v";
    "./FlipFlopJK.v";
