// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "05/04/2023 11:34:32"

// 
// Device: Altera EP2C8Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module demo (
	clk,
	addr,
	c_locked,
	c0_clk,
	c1_clk,
	c2_clk,
	wren,
	data,
	data_ram);
input 	clk;
input 	[7:0] addr;
output 	c_locked;
output 	c0_clk;
output 	c1_clk;
output 	c2_clk;
input 	wren;
output 	[7:0] data;
output 	[7:0] data_ram;

// Design Ports Information
// c_locked	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c0_clk	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c1_clk	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c2_clk	=>  Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[0]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[1]	=>  Location: PIN_189,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[2]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[3]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[4]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[5]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[6]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[7]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_ram[0]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_ram[1]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_ram[2]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_ram[3]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_ram[4]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_ram[5]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_ram[6]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_ram[7]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[0]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[1]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[2]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[3]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[4]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[5]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[6]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[7]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wren	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("demo_v_fast.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \ip_pll_one|altpll_component|_locked ;
wire \ip_pll_one|altpll_component|_clk0 ;
wire \ip_pll_one|altpll_component|_clk0~clkctrl_e_c0_clk_outclk ;
wire \ip_pll_one|altpll_component|_clk1 ;
wire \ip_pll_one|altpll_component|_clk1~clkctrl_outclk ;
wire \ip_pll_one|altpll_component|_clk2 ;
wire \ip_pll_one|altpll_component|_clk2~clkctrl_outclk ;
wire \ip_pll_one|altpll_component|_clk0~clkctrl_outclk ;
wire \wren~combout ;
wire [7:0] \ip_rom_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \ip_ram_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \addr~combout ;

wire [2:0] \ip_pll_one|altpll_component|pll_CLK_bus ;
wire [7:0] \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ip_pll_one|altpll_component|_clk0  = \ip_pll_one|altpll_component|pll_CLK_bus [0];
assign \ip_pll_one|altpll_component|_clk1  = \ip_pll_one|altpll_component|pll_CLK_bus [1];
assign \ip_pll_one|altpll_component|_clk2  = \ip_pll_one|altpll_component|pll_CLK_bus [2];

assign \ip_rom_inst|altsyncram_component|auto_generated|q_a [0] = \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ip_rom_inst|altsyncram_component|auto_generated|q_a [1] = \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ip_rom_inst|altsyncram_component|auto_generated|q_a [2] = \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ip_rom_inst|altsyncram_component|auto_generated|q_a [3] = \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ip_rom_inst|altsyncram_component|auto_generated|q_a [4] = \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ip_rom_inst|altsyncram_component|auto_generated|q_a [5] = \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ip_rom_inst|altsyncram_component|auto_generated|q_a [6] = \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ip_rom_inst|altsyncram_component|auto_generated|q_a [7] = \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ip_ram_inst|altsyncram_component|auto_generated|q_a [0] = \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ip_ram_inst|altsyncram_component|auto_generated|q_a [1] = \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ip_ram_inst|altsyncram_component|auto_generated|q_a [2] = \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ip_ram_inst|altsyncram_component|auto_generated|q_a [3] = \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ip_ram_inst|altsyncram_component|auto_generated|q_a [4] = \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ip_ram_inst|altsyncram_component|auto_generated|q_a [5] = \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ip_ram_inst|altsyncram_component|auto_generated|q_a [6] = \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ip_ram_inst|altsyncram_component|auto_generated|q_a [7] = \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \ip_pll_one|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\clk~combout }),
	.locked(\ip_pll_one|altpll_component|_locked ),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\ip_pll_one|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \ip_pll_one|altpll_component|pll .bandwidth = 0;
defparam \ip_pll_one|altpll_component|pll .bandwidth_type = "low";
defparam \ip_pll_one|altpll_component|pll .c0_high = 10;
defparam \ip_pll_one|altpll_component|pll .c0_initial = 1;
defparam \ip_pll_one|altpll_component|pll .c0_low = 10;
defparam \ip_pll_one|altpll_component|pll .c0_mode = "even";
defparam \ip_pll_one|altpll_component|pll .c0_ph = 0;
defparam \ip_pll_one|altpll_component|pll .c1_high = 2;
defparam \ip_pll_one|altpll_component|pll .c1_initial = 3;
defparam \ip_pll_one|altpll_component|pll .c1_low = 8;
defparam \ip_pll_one|altpll_component|pll .c1_mode = "even";
defparam \ip_pll_one|altpll_component|pll .c1_ph = 4;
defparam \ip_pll_one|altpll_component|pll .c2_high = 3;
defparam \ip_pll_one|altpll_component|pll .c2_initial = 1;
defparam \ip_pll_one|altpll_component|pll .c2_low = 2;
defparam \ip_pll_one|altpll_component|pll .c2_mode = "odd";
defparam \ip_pll_one|altpll_component|pll .c2_ph = 0;
defparam \ip_pll_one|altpll_component|pll .charge_pump_current = 80;
defparam \ip_pll_one|altpll_component|pll .clk0_counter = "c2";
defparam \ip_pll_one|altpll_component|pll .clk0_divide_by = 1;
defparam \ip_pll_one|altpll_component|pll .clk0_duty_cycle = 50;
defparam \ip_pll_one|altpll_component|pll .clk0_multiply_by = 2;
defparam \ip_pll_one|altpll_component|pll .clk0_phase_shift = "0";
defparam \ip_pll_one|altpll_component|pll .clk1_counter = "c0";
defparam \ip_pll_one|altpll_component|pll .clk1_divide_by = 2;
defparam \ip_pll_one|altpll_component|pll .clk1_duty_cycle = 50;
defparam \ip_pll_one|altpll_component|pll .clk1_multiply_by = 1;
defparam \ip_pll_one|altpll_component|pll .clk1_phase_shift = "0";
defparam \ip_pll_one|altpll_component|pll .clk2_counter = "c1";
defparam \ip_pll_one|altpll_component|pll .clk2_divide_by = 1;
defparam \ip_pll_one|altpll_component|pll .clk2_duty_cycle = 20;
defparam \ip_pll_one|altpll_component|pll .clk2_multiply_by = 1;
defparam \ip_pll_one|altpll_component|pll .clk2_phase_shift = "5000";
defparam \ip_pll_one|altpll_component|pll .compensate_clock = "clk0";
defparam \ip_pll_one|altpll_component|pll .gate_lock_counter = 0;
defparam \ip_pll_one|altpll_component|pll .gate_lock_signal = "no";
defparam \ip_pll_one|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \ip_pll_one|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \ip_pll_one|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \ip_pll_one|altpll_component|pll .loop_filter_c = 3;
defparam \ip_pll_one|altpll_component|pll .loop_filter_r = " 1.000000";
defparam \ip_pll_one|altpll_component|pll .m = 10;
defparam \ip_pll_one|altpll_component|pll .m_initial = 1;
defparam \ip_pll_one|altpll_component|pll .m_ph = 0;
defparam \ip_pll_one|altpll_component|pll .n = 1;
defparam \ip_pll_one|altpll_component|pll .operation_mode = "normal";
defparam \ip_pll_one|altpll_component|pll .pfd_max = 100000;
defparam \ip_pll_one|altpll_component|pll .pfd_min = 2484;
defparam \ip_pll_one|altpll_component|pll .pll_compensation_delay = 3544;
defparam \ip_pll_one|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \ip_pll_one|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \ip_pll_one|altpll_component|pll .simulation_type = "timing";
defparam \ip_pll_one|altpll_component|pll .valid_lock_multiplier = 1;
defparam \ip_pll_one|altpll_component|pll .vco_center = 1333;
defparam \ip_pll_one|altpll_component|pll .vco_max = 2000;
defparam \ip_pll_one|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_X0_Y1_N1
cycloneii_clkctrl \ip_pll_one|altpll_component|_clk0~clkctrl_e_c0_clk (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ip_pll_one|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ip_pll_one|altpll_component|_clk0~clkctrl_e_c0_clk_outclk ));
// synopsys translate_off
defparam \ip_pll_one|altpll_component|_clk0~clkctrl_e_c0_clk .clock_type = "external clock output";
defparam \ip_pll_one|altpll_component|_clk0~clkctrl_e_c0_clk .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \ip_pll_one|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ip_pll_one|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ip_pll_one|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \ip_pll_one|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \ip_pll_one|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \ip_pll_one|altpll_component|_clk2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ip_pll_one|altpll_component|_clk2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ip_pll_one|altpll_component|_clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \ip_pll_one|altpll_component|_clk2~clkctrl .clock_type = "global clock";
defparam \ip_pll_one|altpll_component|_clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \ip_pll_one|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ip_pll_one|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ip_pll_one|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \ip_pll_one|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \ip_pll_one|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[0]));
// synopsys translate_off
defparam \addr[0]~I .input_async_reset = "none";
defparam \addr[0]~I .input_power_up = "low";
defparam \addr[0]~I .input_register_mode = "none";
defparam \addr[0]~I .input_sync_reset = "none";
defparam \addr[0]~I .oe_async_reset = "none";
defparam \addr[0]~I .oe_power_up = "low";
defparam \addr[0]~I .oe_register_mode = "none";
defparam \addr[0]~I .oe_sync_reset = "none";
defparam \addr[0]~I .operation_mode = "input";
defparam \addr[0]~I .output_async_reset = "none";
defparam \addr[0]~I .output_power_up = "low";
defparam \addr[0]~I .output_register_mode = "none";
defparam \addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[1]));
// synopsys translate_off
defparam \addr[1]~I .input_async_reset = "none";
defparam \addr[1]~I .input_power_up = "low";
defparam \addr[1]~I .input_register_mode = "none";
defparam \addr[1]~I .input_sync_reset = "none";
defparam \addr[1]~I .oe_async_reset = "none";
defparam \addr[1]~I .oe_power_up = "low";
defparam \addr[1]~I .oe_register_mode = "none";
defparam \addr[1]~I .oe_sync_reset = "none";
defparam \addr[1]~I .operation_mode = "input";
defparam \addr[1]~I .output_async_reset = "none";
defparam \addr[1]~I .output_power_up = "low";
defparam \addr[1]~I .output_register_mode = "none";
defparam \addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[2]));
// synopsys translate_off
defparam \addr[2]~I .input_async_reset = "none";
defparam \addr[2]~I .input_power_up = "low";
defparam \addr[2]~I .input_register_mode = "none";
defparam \addr[2]~I .input_sync_reset = "none";
defparam \addr[2]~I .oe_async_reset = "none";
defparam \addr[2]~I .oe_power_up = "low";
defparam \addr[2]~I .oe_register_mode = "none";
defparam \addr[2]~I .oe_sync_reset = "none";
defparam \addr[2]~I .operation_mode = "input";
defparam \addr[2]~I .output_async_reset = "none";
defparam \addr[2]~I .output_power_up = "low";
defparam \addr[2]~I .output_register_mode = "none";
defparam \addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[3]));
// synopsys translate_off
defparam \addr[3]~I .input_async_reset = "none";
defparam \addr[3]~I .input_power_up = "low";
defparam \addr[3]~I .input_register_mode = "none";
defparam \addr[3]~I .input_sync_reset = "none";
defparam \addr[3]~I .oe_async_reset = "none";
defparam \addr[3]~I .oe_power_up = "low";
defparam \addr[3]~I .oe_register_mode = "none";
defparam \addr[3]~I .oe_sync_reset = "none";
defparam \addr[3]~I .operation_mode = "input";
defparam \addr[3]~I .output_async_reset = "none";
defparam \addr[3]~I .output_power_up = "low";
defparam \addr[3]~I .output_register_mode = "none";
defparam \addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[4]));
// synopsys translate_off
defparam \addr[4]~I .input_async_reset = "none";
defparam \addr[4]~I .input_power_up = "low";
defparam \addr[4]~I .input_register_mode = "none";
defparam \addr[4]~I .input_sync_reset = "none";
defparam \addr[4]~I .oe_async_reset = "none";
defparam \addr[4]~I .oe_power_up = "low";
defparam \addr[4]~I .oe_register_mode = "none";
defparam \addr[4]~I .oe_sync_reset = "none";
defparam \addr[4]~I .operation_mode = "input";
defparam \addr[4]~I .output_async_reset = "none";
defparam \addr[4]~I .output_power_up = "low";
defparam \addr[4]~I .output_register_mode = "none";
defparam \addr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[5]));
// synopsys translate_off
defparam \addr[5]~I .input_async_reset = "none";
defparam \addr[5]~I .input_power_up = "low";
defparam \addr[5]~I .input_register_mode = "none";
defparam \addr[5]~I .input_sync_reset = "none";
defparam \addr[5]~I .oe_async_reset = "none";
defparam \addr[5]~I .oe_power_up = "low";
defparam \addr[5]~I .oe_register_mode = "none";
defparam \addr[5]~I .oe_sync_reset = "none";
defparam \addr[5]~I .operation_mode = "input";
defparam \addr[5]~I .output_async_reset = "none";
defparam \addr[5]~I .output_power_up = "low";
defparam \addr[5]~I .output_register_mode = "none";
defparam \addr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[6]));
// synopsys translate_off
defparam \addr[6]~I .input_async_reset = "none";
defparam \addr[6]~I .input_power_up = "low";
defparam \addr[6]~I .input_register_mode = "none";
defparam \addr[6]~I .input_sync_reset = "none";
defparam \addr[6]~I .oe_async_reset = "none";
defparam \addr[6]~I .oe_power_up = "low";
defparam \addr[6]~I .oe_register_mode = "none";
defparam \addr[6]~I .oe_sync_reset = "none";
defparam \addr[6]~I .operation_mode = "input";
defparam \addr[6]~I .output_async_reset = "none";
defparam \addr[6]~I .output_power_up = "low";
defparam \addr[6]~I .output_register_mode = "none";
defparam \addr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[7]));
// synopsys translate_off
defparam \addr[7]~I .input_async_reset = "none";
defparam \addr[7]~I .input_power_up = "low";
defparam \addr[7]~I .input_register_mode = "none";
defparam \addr[7]~I .input_sync_reset = "none";
defparam \addr[7]~I .oe_async_reset = "none";
defparam \addr[7]~I .oe_power_up = "low";
defparam \addr[7]~I .oe_register_mode = "none";
defparam \addr[7]~I .oe_sync_reset = "none";
defparam \addr[7]~I .operation_mode = "input";
defparam \addr[7]~I .output_async_reset = "none";
defparam \addr[7]~I .output_power_up = "low";
defparam \addr[7]~I .output_register_mode = "none";
defparam \addr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X11_Y1
cycloneii_ram_block \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\ip_pll_one|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "demo.mif";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ALTSYNCRAM";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00FFFEFDFCFBFAF9F8F7F6F5F4F3F2F1F0EFEEEDECEBEAE9E8E7E6E5E4E3E2E1E0DFDEDDDCDBDAD9D8D7D6D5D4D3D2D1D0CFCECDCCCBCAC9C8C7C6C5C4C3C2C1C0BFBEBDBCBBBAB9B8B7B6B5B4B3B2B1B0AFAEADACABAAA9A8A7A6A5A4A3A2A1A09F9E9D9C9B9A999897969594939291908F8E8D8C8B8A898887868584838281807F7E7D7C7B7A797877767574737271706F6E6D6C6B6A696867666564636261605F5E5D5C5B5A595857565554535251504F4E4D4C4B4A494847464544434241403F3E3D3C3B3A393837363534333231302F2E2D2C2B2A292827262524232221201F1E1D1C1B1A191817161514131211100F0E0D0C0B0A090807060504030201;
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wren~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wren~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wren));
// synopsys translate_off
defparam \wren~I .input_async_reset = "none";
defparam \wren~I .input_power_up = "low";
defparam \wren~I .input_register_mode = "none";
defparam \wren~I .input_sync_reset = "none";
defparam \wren~I .oe_async_reset = "none";
defparam \wren~I .oe_power_up = "low";
defparam \wren~I .oe_register_mode = "none";
defparam \wren~I .oe_sync_reset = "none";
defparam \wren~I .operation_mode = "input";
defparam \wren~I .output_async_reset = "none";
defparam \wren~I .output_power_up = "low";
defparam \wren~I .output_register_mode = "none";
defparam \wren~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X11_Y3
cycloneii_ram_block \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\ip_pll_one|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ip_rom_inst|altsyncram_component|auto_generated|q_a [7],\ip_rom_inst|altsyncram_component|auto_generated|q_a [6],\ip_rom_inst|altsyncram_component|auto_generated|q_a [5],\ip_rom_inst|altsyncram_component|auto_generated|q_a [4],
\ip_rom_inst|altsyncram_component|auto_generated|q_a [3],\ip_rom_inst|altsyncram_component|auto_generated|q_a [2],\ip_rom_inst|altsyncram_component|auto_generated|q_a [1],\ip_rom_inst|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\ip_rom_inst|altsyncram_component|auto_generated|q_a [7],\ip_rom_inst|altsyncram_component|auto_generated|q_a [6],\ip_rom_inst|altsyncram_component|auto_generated|q_a [5],\ip_rom_inst|altsyncram_component|auto_generated|q_a [4],
\ip_rom_inst|altsyncram_component|auto_generated|q_a [3],\ip_rom_inst|altsyncram_component|auto_generated|q_a [2],\ip_rom_inst|altsyncram_component|auto_generated|q_a [1],\ip_rom_inst|altsyncram_component|auto_generated|q_a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ip_ram:ip_ram_inst|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ip_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_locked~I (
	.datain(\ip_pll_one|altpll_component|_locked ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_locked));
// synopsys translate_off
defparam \c_locked~I .input_async_reset = "none";
defparam \c_locked~I .input_power_up = "low";
defparam \c_locked~I .input_register_mode = "none";
defparam \c_locked~I .input_sync_reset = "none";
defparam \c_locked~I .oe_async_reset = "none";
defparam \c_locked~I .oe_power_up = "low";
defparam \c_locked~I .oe_register_mode = "none";
defparam \c_locked~I .oe_sync_reset = "none";
defparam \c_locked~I .operation_mode = "output";
defparam \c_locked~I .output_async_reset = "none";
defparam \c_locked~I .output_power_up = "low";
defparam \c_locked~I .output_register_mode = "none";
defparam \c_locked~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c0_clk~I (
	.datain(\ip_pll_one|altpll_component|_clk0~clkctrl_e_c0_clk_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c0_clk));
// synopsys translate_off
defparam \c0_clk~I .input_async_reset = "none";
defparam \c0_clk~I .input_power_up = "low";
defparam \c0_clk~I .input_register_mode = "none";
defparam \c0_clk~I .input_sync_reset = "none";
defparam \c0_clk~I .oe_async_reset = "none";
defparam \c0_clk~I .oe_power_up = "low";
defparam \c0_clk~I .oe_register_mode = "none";
defparam \c0_clk~I .oe_sync_reset = "none";
defparam \c0_clk~I .operation_mode = "output";
defparam \c0_clk~I .output_async_reset = "none";
defparam \c0_clk~I .output_power_up = "low";
defparam \c0_clk~I .output_register_mode = "none";
defparam \c0_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c1_clk~I (
	.datain(\ip_pll_one|altpll_component|_clk1~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c1_clk));
// synopsys translate_off
defparam \c1_clk~I .input_async_reset = "none";
defparam \c1_clk~I .input_power_up = "low";
defparam \c1_clk~I .input_register_mode = "none";
defparam \c1_clk~I .input_sync_reset = "none";
defparam \c1_clk~I .oe_async_reset = "none";
defparam \c1_clk~I .oe_power_up = "low";
defparam \c1_clk~I .oe_register_mode = "none";
defparam \c1_clk~I .oe_sync_reset = "none";
defparam \c1_clk~I .operation_mode = "output";
defparam \c1_clk~I .output_async_reset = "none";
defparam \c1_clk~I .output_power_up = "low";
defparam \c1_clk~I .output_register_mode = "none";
defparam \c1_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c2_clk~I (
	.datain(\ip_pll_one|altpll_component|_clk2~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c2_clk));
// synopsys translate_off
defparam \c2_clk~I .input_async_reset = "none";
defparam \c2_clk~I .input_power_up = "low";
defparam \c2_clk~I .input_register_mode = "none";
defparam \c2_clk~I .input_sync_reset = "none";
defparam \c2_clk~I .oe_async_reset = "none";
defparam \c2_clk~I .oe_power_up = "low";
defparam \c2_clk~I .oe_register_mode = "none";
defparam \c2_clk~I .oe_sync_reset = "none";
defparam \c2_clk~I .operation_mode = "output";
defparam \c2_clk~I .output_async_reset = "none";
defparam \c2_clk~I .output_power_up = "low";
defparam \c2_clk~I .output_register_mode = "none";
defparam \c2_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[0]~I (
	.datain(\ip_rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[0]));
// synopsys translate_off
defparam \data[0]~I .input_async_reset = "none";
defparam \data[0]~I .input_power_up = "low";
defparam \data[0]~I .input_register_mode = "none";
defparam \data[0]~I .input_sync_reset = "none";
defparam \data[0]~I .oe_async_reset = "none";
defparam \data[0]~I .oe_power_up = "low";
defparam \data[0]~I .oe_register_mode = "none";
defparam \data[0]~I .oe_sync_reset = "none";
defparam \data[0]~I .operation_mode = "output";
defparam \data[0]~I .output_async_reset = "none";
defparam \data[0]~I .output_power_up = "low";
defparam \data[0]~I .output_register_mode = "none";
defparam \data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_189,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[1]~I (
	.datain(\ip_rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[1]));
// synopsys translate_off
defparam \data[1]~I .input_async_reset = "none";
defparam \data[1]~I .input_power_up = "low";
defparam \data[1]~I .input_register_mode = "none";
defparam \data[1]~I .input_sync_reset = "none";
defparam \data[1]~I .oe_async_reset = "none";
defparam \data[1]~I .oe_power_up = "low";
defparam \data[1]~I .oe_register_mode = "none";
defparam \data[1]~I .oe_sync_reset = "none";
defparam \data[1]~I .operation_mode = "output";
defparam \data[1]~I .output_async_reset = "none";
defparam \data[1]~I .output_power_up = "low";
defparam \data[1]~I .output_register_mode = "none";
defparam \data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[2]~I (
	.datain(\ip_rom_inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[2]));
// synopsys translate_off
defparam \data[2]~I .input_async_reset = "none";
defparam \data[2]~I .input_power_up = "low";
defparam \data[2]~I .input_register_mode = "none";
defparam \data[2]~I .input_sync_reset = "none";
defparam \data[2]~I .oe_async_reset = "none";
defparam \data[2]~I .oe_power_up = "low";
defparam \data[2]~I .oe_register_mode = "none";
defparam \data[2]~I .oe_sync_reset = "none";
defparam \data[2]~I .operation_mode = "output";
defparam \data[2]~I .output_async_reset = "none";
defparam \data[2]~I .output_power_up = "low";
defparam \data[2]~I .output_register_mode = "none";
defparam \data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[3]~I (
	.datain(\ip_rom_inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[3]));
// synopsys translate_off
defparam \data[3]~I .input_async_reset = "none";
defparam \data[3]~I .input_power_up = "low";
defparam \data[3]~I .input_register_mode = "none";
defparam \data[3]~I .input_sync_reset = "none";
defparam \data[3]~I .oe_async_reset = "none";
defparam \data[3]~I .oe_power_up = "low";
defparam \data[3]~I .oe_register_mode = "none";
defparam \data[3]~I .oe_sync_reset = "none";
defparam \data[3]~I .operation_mode = "output";
defparam \data[3]~I .output_async_reset = "none";
defparam \data[3]~I .output_power_up = "low";
defparam \data[3]~I .output_register_mode = "none";
defparam \data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[4]~I (
	.datain(\ip_rom_inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[4]));
// synopsys translate_off
defparam \data[4]~I .input_async_reset = "none";
defparam \data[4]~I .input_power_up = "low";
defparam \data[4]~I .input_register_mode = "none";
defparam \data[4]~I .input_sync_reset = "none";
defparam \data[4]~I .oe_async_reset = "none";
defparam \data[4]~I .oe_power_up = "low";
defparam \data[4]~I .oe_register_mode = "none";
defparam \data[4]~I .oe_sync_reset = "none";
defparam \data[4]~I .operation_mode = "output";
defparam \data[4]~I .output_async_reset = "none";
defparam \data[4]~I .output_power_up = "low";
defparam \data[4]~I .output_register_mode = "none";
defparam \data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[5]~I (
	.datain(\ip_rom_inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[5]));
// synopsys translate_off
defparam \data[5]~I .input_async_reset = "none";
defparam \data[5]~I .input_power_up = "low";
defparam \data[5]~I .input_register_mode = "none";
defparam \data[5]~I .input_sync_reset = "none";
defparam \data[5]~I .oe_async_reset = "none";
defparam \data[5]~I .oe_power_up = "low";
defparam \data[5]~I .oe_register_mode = "none";
defparam \data[5]~I .oe_sync_reset = "none";
defparam \data[5]~I .operation_mode = "output";
defparam \data[5]~I .output_async_reset = "none";
defparam \data[5]~I .output_power_up = "low";
defparam \data[5]~I .output_register_mode = "none";
defparam \data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[6]~I (
	.datain(\ip_rom_inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[6]));
// synopsys translate_off
defparam \data[6]~I .input_async_reset = "none";
defparam \data[6]~I .input_power_up = "low";
defparam \data[6]~I .input_register_mode = "none";
defparam \data[6]~I .input_sync_reset = "none";
defparam \data[6]~I .oe_async_reset = "none";
defparam \data[6]~I .oe_power_up = "low";
defparam \data[6]~I .oe_register_mode = "none";
defparam \data[6]~I .oe_sync_reset = "none";
defparam \data[6]~I .operation_mode = "output";
defparam \data[6]~I .output_async_reset = "none";
defparam \data[6]~I .output_power_up = "low";
defparam \data[6]~I .output_register_mode = "none";
defparam \data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[7]~I (
	.datain(\ip_rom_inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[7]));
// synopsys translate_off
defparam \data[7]~I .input_async_reset = "none";
defparam \data[7]~I .input_power_up = "low";
defparam \data[7]~I .input_register_mode = "none";
defparam \data[7]~I .input_sync_reset = "none";
defparam \data[7]~I .oe_async_reset = "none";
defparam \data[7]~I .oe_power_up = "low";
defparam \data[7]~I .oe_register_mode = "none";
defparam \data[7]~I .oe_sync_reset = "none";
defparam \data[7]~I .operation_mode = "output";
defparam \data[7]~I .output_async_reset = "none";
defparam \data[7]~I .output_power_up = "low";
defparam \data[7]~I .output_register_mode = "none";
defparam \data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_ram[0]~I (
	.datain(\ip_ram_inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_ram[0]));
// synopsys translate_off
defparam \data_ram[0]~I .input_async_reset = "none";
defparam \data_ram[0]~I .input_power_up = "low";
defparam \data_ram[0]~I .input_register_mode = "none";
defparam \data_ram[0]~I .input_sync_reset = "none";
defparam \data_ram[0]~I .oe_async_reset = "none";
defparam \data_ram[0]~I .oe_power_up = "low";
defparam \data_ram[0]~I .oe_register_mode = "none";
defparam \data_ram[0]~I .oe_sync_reset = "none";
defparam \data_ram[0]~I .operation_mode = "output";
defparam \data_ram[0]~I .output_async_reset = "none";
defparam \data_ram[0]~I .output_power_up = "low";
defparam \data_ram[0]~I .output_register_mode = "none";
defparam \data_ram[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_ram[1]~I (
	.datain(\ip_ram_inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_ram[1]));
// synopsys translate_off
defparam \data_ram[1]~I .input_async_reset = "none";
defparam \data_ram[1]~I .input_power_up = "low";
defparam \data_ram[1]~I .input_register_mode = "none";
defparam \data_ram[1]~I .input_sync_reset = "none";
defparam \data_ram[1]~I .oe_async_reset = "none";
defparam \data_ram[1]~I .oe_power_up = "low";
defparam \data_ram[1]~I .oe_register_mode = "none";
defparam \data_ram[1]~I .oe_sync_reset = "none";
defparam \data_ram[1]~I .operation_mode = "output";
defparam \data_ram[1]~I .output_async_reset = "none";
defparam \data_ram[1]~I .output_power_up = "low";
defparam \data_ram[1]~I .output_register_mode = "none";
defparam \data_ram[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_ram[2]~I (
	.datain(\ip_ram_inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_ram[2]));
// synopsys translate_off
defparam \data_ram[2]~I .input_async_reset = "none";
defparam \data_ram[2]~I .input_power_up = "low";
defparam \data_ram[2]~I .input_register_mode = "none";
defparam \data_ram[2]~I .input_sync_reset = "none";
defparam \data_ram[2]~I .oe_async_reset = "none";
defparam \data_ram[2]~I .oe_power_up = "low";
defparam \data_ram[2]~I .oe_register_mode = "none";
defparam \data_ram[2]~I .oe_sync_reset = "none";
defparam \data_ram[2]~I .operation_mode = "output";
defparam \data_ram[2]~I .output_async_reset = "none";
defparam \data_ram[2]~I .output_power_up = "low";
defparam \data_ram[2]~I .output_register_mode = "none";
defparam \data_ram[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_ram[3]~I (
	.datain(\ip_ram_inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_ram[3]));
// synopsys translate_off
defparam \data_ram[3]~I .input_async_reset = "none";
defparam \data_ram[3]~I .input_power_up = "low";
defparam \data_ram[3]~I .input_register_mode = "none";
defparam \data_ram[3]~I .input_sync_reset = "none";
defparam \data_ram[3]~I .oe_async_reset = "none";
defparam \data_ram[3]~I .oe_power_up = "low";
defparam \data_ram[3]~I .oe_register_mode = "none";
defparam \data_ram[3]~I .oe_sync_reset = "none";
defparam \data_ram[3]~I .operation_mode = "output";
defparam \data_ram[3]~I .output_async_reset = "none";
defparam \data_ram[3]~I .output_power_up = "low";
defparam \data_ram[3]~I .output_register_mode = "none";
defparam \data_ram[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_ram[4]~I (
	.datain(\ip_ram_inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_ram[4]));
// synopsys translate_off
defparam \data_ram[4]~I .input_async_reset = "none";
defparam \data_ram[4]~I .input_power_up = "low";
defparam \data_ram[4]~I .input_register_mode = "none";
defparam \data_ram[4]~I .input_sync_reset = "none";
defparam \data_ram[4]~I .oe_async_reset = "none";
defparam \data_ram[4]~I .oe_power_up = "low";
defparam \data_ram[4]~I .oe_register_mode = "none";
defparam \data_ram[4]~I .oe_sync_reset = "none";
defparam \data_ram[4]~I .operation_mode = "output";
defparam \data_ram[4]~I .output_async_reset = "none";
defparam \data_ram[4]~I .output_power_up = "low";
defparam \data_ram[4]~I .output_register_mode = "none";
defparam \data_ram[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_ram[5]~I (
	.datain(\ip_ram_inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_ram[5]));
// synopsys translate_off
defparam \data_ram[5]~I .input_async_reset = "none";
defparam \data_ram[5]~I .input_power_up = "low";
defparam \data_ram[5]~I .input_register_mode = "none";
defparam \data_ram[5]~I .input_sync_reset = "none";
defparam \data_ram[5]~I .oe_async_reset = "none";
defparam \data_ram[5]~I .oe_power_up = "low";
defparam \data_ram[5]~I .oe_register_mode = "none";
defparam \data_ram[5]~I .oe_sync_reset = "none";
defparam \data_ram[5]~I .operation_mode = "output";
defparam \data_ram[5]~I .output_async_reset = "none";
defparam \data_ram[5]~I .output_power_up = "low";
defparam \data_ram[5]~I .output_register_mode = "none";
defparam \data_ram[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_ram[6]~I (
	.datain(\ip_ram_inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_ram[6]));
// synopsys translate_off
defparam \data_ram[6]~I .input_async_reset = "none";
defparam \data_ram[6]~I .input_power_up = "low";
defparam \data_ram[6]~I .input_register_mode = "none";
defparam \data_ram[6]~I .input_sync_reset = "none";
defparam \data_ram[6]~I .oe_async_reset = "none";
defparam \data_ram[6]~I .oe_power_up = "low";
defparam \data_ram[6]~I .oe_register_mode = "none";
defparam \data_ram[6]~I .oe_sync_reset = "none";
defparam \data_ram[6]~I .operation_mode = "output";
defparam \data_ram[6]~I .output_async_reset = "none";
defparam \data_ram[6]~I .output_power_up = "low";
defparam \data_ram[6]~I .output_register_mode = "none";
defparam \data_ram[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_ram[7]~I (
	.datain(\ip_ram_inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_ram[7]));
// synopsys translate_off
defparam \data_ram[7]~I .input_async_reset = "none";
defparam \data_ram[7]~I .input_power_up = "low";
defparam \data_ram[7]~I .input_register_mode = "none";
defparam \data_ram[7]~I .input_sync_reset = "none";
defparam \data_ram[7]~I .oe_async_reset = "none";
defparam \data_ram[7]~I .oe_power_up = "low";
defparam \data_ram[7]~I .oe_register_mode = "none";
defparam \data_ram[7]~I .oe_sync_reset = "none";
defparam \data_ram[7]~I .operation_mode = "output";
defparam \data_ram[7]~I .output_async_reset = "none";
defparam \data_ram[7]~I .output_power_up = "low";
defparam \data_ram[7]~I .output_register_mode = "none";
defparam \data_ram[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
