<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - noise_suppression_compute_statistics.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../noise_suppression_compute_statistics.vhd" target="rtwreport_document_frame" id="linkToText_plain">noise_suppression_compute_statistics.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: C:\Users\conno\Documents\NIH-GitHub\simulink_models\models\noise_suppression\hdlsrc\noise_suppression\noise_suppression_compute_statistics.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="8">    8   </a>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Module: noise_suppression_compute_statistics</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Source Path: noise_suppression/dataplane/Adaptive_Wiener_Filter Sample Based Filtering/compute statistics</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="17">   17   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="18">   18   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> work.noise_suppression_dataplane_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> noise_suppression_compute_statistics <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb_1_2048_1                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enb_1_2048_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        data                              :   <span class="KW">IN</span>    vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="29">   29   </a>        mean                              :   <span class="KW">OUT</span>   vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="30">   30   </a>        variance                          :   <span class="KW">OUT</span>   vector_of_std_logic_vector50(0 <span class="KW">TO</span> 1)  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="31">   31   </a>        );
</span><span><a class="LN" id="32">   32   </a><span class="KW">END</span> noise_suppression_compute_statistics;
</span><span><a class="LN" id="33">   33   </a>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> noise_suppression_compute_statistics <span class="KW">IS</span>
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a>  <span class="KW">ATTRIBUTE</span> multstyle : string;
</span><span><a class="LN" id="38">   38   </a>
</span><span><a class="LN" id="39">   39   </a>  <span class="KW">ATTRIBUTE</span> multstyle <span class="KW">OF</span> rtl : <span class="KW">ARCHITECTURE</span> <span class="KW">IS</span> <font color="#1122ff">&quot;dsp&quot;</font>;
</span><span><a class="LN" id="40">   40   </a>
</span><span><a class="LN" id="41">   41   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">COMPONENT</span> noise_suppression_SimpleDualPortRAM_generic
</span><span><a class="LN" id="43">   43   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="44">   44   </a>             DataWidth                    : integer
</span><span><a class="LN" id="45">   45   </a>             );
</span><span><a class="LN" id="46">   46   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="49">   49   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="50">   50   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="51">   51   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="52">   52   </a>          rd_dout                         :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="53">   53   </a>          );
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="55">   55   </a>
</span><span><a class="LN" id="56">   56   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : noise_suppression_SimpleDualPortRAM_generic
</span><span><a class="LN" id="58">   58   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.noise_suppression_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" id="59">   59   </a>
</span><span><a class="LN" id="60">   60   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">SIGNAL</span> data_signed                      : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">SIGNAL</span> data_1                           : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">SIGNAL</span> SignumOutput                     : vector_of_signed2(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix2 [2]</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : std_logic;
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">SIGNAL</span> Constant_out1_1                  : std_logic;
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : std_logic;
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">SIGNAL</span> Delay_out1_1                     : std_logic;
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">SIGNAL</span> rd_13_reg                        : vector_of_unsigned32(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3]</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">SIGNAL</span> rd_13_reg_next                   : vector_of_unsigned32(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32_En31 [3]</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">SIGNAL</span> Constant1_out1_1                 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">SIGNAL</span> exponential_moving_average_weight_out1 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">SIGNAL</span> rd_12_reg                        : vector_of_unsigned32(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3]</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">SIGNAL</span> rd_12_reg_next                   : vector_of_unsigned32(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32_En31 [3]</span>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">SIGNAL</span> exponential_moving_average_weight_out1_1 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">SIGNAL</span> SignumOutput_1                   : vector_of_signed2(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix2 [2]</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> Switch1_out1_1                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">SIGNAL</span> SignumOutput_2                   : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">SIGNAL</span> mul_sign_mul_temp                : signed(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">SIGNAL</span> mul_sign_mul_temp_1              : signed(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">SIGNAL</span> mulOutput                        : vector_of_signed2(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix2 [2]</span>
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">SIGNAL</span> mulOutput_0                      : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">SIGNAL</span> mulOutput_1                      : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">SIGNAL</span> rd_5_out_1                       : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">SIGNAL</span> rd_5_1_reg                       : vector_of_signed2(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix2 [4]</span>
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">SIGNAL</span> rd_5_out_2                       : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">SIGNAL</span> rd_5_1_reg_1                     : vector_of_signed2(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix2 [4]</span>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">SIGNAL</span> rd_5_1_reg_next                  : vector_of_signed2(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix2 [4]</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">SIGNAL</span> rd_5_1_reg_next_1                : vector_of_signed2(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix2 [4]</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">SIGNAL</span> Product_in0_dtc_in_abs_y         : vector_of_signed25(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix25_En23 [2]</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">SIGNAL</span> Product_in0_dtc_in_abs_cast      : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En23</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">SIGNAL</span> Product_in0_dtc_in_abs_cast_1    : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En23</span>
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">SIGNAL</span> data_2                           : vector_of_unsigned24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24_En23 [2]</span>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">SIGNAL</span> data_3                           : vector_of_unsigned24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24 [2]</span>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">SIGNAL</span> data_4                           : vector_of_unsigned24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24 [2]</span>
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">SIGNAL</span> data_5                           : vector_of_unsigned24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24 [2]</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">SIGNAL</span> Switch1_out1_2                   : unsigned(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix54</span>
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">SIGNAL</span> slicedOutput                     : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">SIGNAL</span> HwModeRegister3_reg              : vector_of_unsigned5(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix5 [2]</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">SIGNAL</span> HwModeRegister3_reg_next         : vector_of_unsigned5(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix5 [2]</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">SIGNAL</span> slicedOutput_1                   : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">SIGNAL</span> mulOutput_2                      : vector_of_unsigned29(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix29 [2]</span>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">SIGNAL</span> slicedOutput_2                   : unsigned(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix27</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">SIGNAL</span> HwModeRegister1_reg              : vector_of_unsigned27(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix27 [2]</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">SIGNAL</span> HwModeRegister1_reg_next         : vector_of_unsigned27(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix27 [2]</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">SIGNAL</span> slicedOutput_3                   : unsigned(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix27</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">SIGNAL</span> mulOutput_3                      : vector_of_unsigned51(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix51 [2]</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">SIGNAL</span> mulOutput_4                      : vector_of_unsigned29(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix29 [2]</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">SIGNAL</span> mulOutput_5                      : vector_of_unsigned56(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix56 [2]</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> bitshiftoutput                   : vector_of_unsigned56(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix56 [2]</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> mulOutput_6                      : vector_of_unsigned51(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix51 [2]</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> mulOutput_7                      : vector_of_unsigned56(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix56 [2]</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> mulOutput_8                      : vector_of_unsigned57(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix57 [2]</span>
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">SIGNAL</span> mulOutput_9                      : vector_of_signed57(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix57 [2]</span>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">SIGNAL</span> mulOutput_10                     : vector_of_signed57(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix57 [2]</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> SwitchComp_in2_uminus_in0        : signed(57 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix58</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> SwitchComp_in2_uminus_in0_1      : signed(57 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix58</span>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> mulOutput_11                     : vector_of_signed57(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix57 [2]</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> mulOutput_12                     : vector_of_signed57(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix57 [2]</span>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> mulOutput_0_1                    : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> mulOutput_13                     : vector_of_signed57(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix57 [2]</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> switch_compare_2                 : std_logic;
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> mulOutput_1_1                    : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> mulOutput_0_2                    : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> mulOutput_0_3                    : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> mulOutput_1_2                    : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> mulOutput_1_3                    : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> mulOutput_14                     : vector_of_signed57(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix57 [2]</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> mulOutput_15                     : vector_of_signed56(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix56_En54 [2]</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> Product_out1                     : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> Product_out1_1                   : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr                : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr                : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> Constant2_out1                   : std_logic;
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> Constant2_out1_1                 : std_logic;
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : std_logic;
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr_1              : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb_1              : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr_1              : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> mergedOutput                     : unsigned(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> slicedInput                      : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> delayOut1                        : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> delayIn1                         : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> delayIn0                         : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> mergedInput                      : unsigned(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin                : unsigned(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout               : std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned      : unsigned(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> slicedInput_1                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> delayOut0                        : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">SIGNAL</span> Delay1_out1_1                    : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">SIGNAL</span> mergedOutput_1                   : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">SIGNAL</span> slicedInput_2                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">SIGNAL</span> delayOut1_1                      : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">SIGNAL</span> alpha_out1                       : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="160">  160   </a>  <span class="KW">SIGNAL</span> delayIn1_1                       : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">SIGNAL</span> Add_out1                         : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">SIGNAL</span> Delay1_bypass_reg                : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24 [2]</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">SIGNAL</span> Delay1_bypass_reg_next           : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">SIGNAL</span> Add_out1_1                       : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">SIGNAL</span> Delay1_out1_2                    : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">SIGNAL</span> alpha_mul_temp                   : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57_En54</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">SIGNAL</span> alpha_cast                       : signed(55 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix56_En54</span>
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">SIGNAL</span> alpha_mul_temp_1                 : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57_En54</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">SIGNAL</span> alpha_cast_1                     : signed(55 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix56_En54</span>
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">SIGNAL</span> delayIn0_1                       : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">SIGNAL</span> mergedInput_1                    : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin_1              : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="173">  173   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_1             : std_logic_vector(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned_1    : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">SIGNAL</span> slicedInput_3                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">SIGNAL</span> delayOut0_1                      : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="177">  177   </a>  <span class="KW">SIGNAL</span> alpha_out1_1                     : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">SIGNAL</span> Add_stage2_sub_cast              : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26_En23</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">SIGNAL</span> Add_stage2_sub_cast_1            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26_En23</span>
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">SIGNAL</span> Add_stage2_sub_cast_2            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26_En23</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">SIGNAL</span> Add_stage2_sub_cast_3            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26_En23</span>
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">SIGNAL</span> Add_op_stage2                    : vector_of_signed26(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix26_En23 [2]</span>
</span><span><a class="LN" id="183">  183   </a>  <span class="KW">SIGNAL</span> Add_op_stage2_1                  : vector_of_signed26(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix26_En23 [2]</span>
</span><span><a class="LN" id="184">  184   </a>  <span class="KW">SIGNAL</span> Add_stage3_add_cast              : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26_En23</span>
</span><span><a class="LN" id="185">  185   </a>  <span class="KW">SIGNAL</span> Add_stage3_add_temp              : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26_En23</span>
</span><span><a class="LN" id="186">  186   </a>  <span class="KW">SIGNAL</span> Add_stage3_add_cast_1            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26_En23</span>
</span><span><a class="LN" id="187">  187   </a>  <span class="KW">SIGNAL</span> Add_stage3_add_temp_1            : signed(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix26_En23</span>
</span><span><a class="LN" id="188">  188   </a>  <span class="KW">SIGNAL</span> slicedInput_4                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="189">  189   </a>  <span class="KW">SIGNAL</span> Delay3_out1_1                    : std_logic;
</span><span><a class="LN" id="190">  190   </a>  <span class="KW">SIGNAL</span> Constant3_out1                   : signed(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix50_En47</span>
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">SIGNAL</span> Constant3_out1_scalarexpand      : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="192">  192   </a>  <span class="KW">SIGNAL</span> Add_out1_2                       : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="193">  193   </a>  <span class="KW">SIGNAL</span> Add1_out1                        : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="194">  194   </a>  <span class="KW">SIGNAL</span> Add1_out1_1                      : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">SIGNAL</span> Add1_out1_2                      : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="196">  196   </a>  <span class="KW">SIGNAL</span> Product1_out1                    : vector_of_signed48(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix48_En46 [2]</span>
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">SIGNAL</span> Product1_out1_1                  : vector_of_signed48(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix48_En46 [2]</span>
</span><span><a class="LN" id="198">  198   </a>  <span class="KW">SIGNAL</span> Product1_out1_2                  : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="199">  199   </a>  <span class="KW">SIGNAL</span> Product1_out1_3                  : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="200">  200   </a>  <span class="KW">SIGNAL</span> alpha1_mul_temp                  : signed(82 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix83_En78</span>
</span><span><a class="LN" id="201">  201   </a>  <span class="KW">SIGNAL</span> alpha1_cast                      : signed(81 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix82_En78</span>
</span><span><a class="LN" id="202">  202   </a>  <span class="KW">SIGNAL</span> alpha1_mul_temp_1                : signed(82 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix83_En78</span>
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">SIGNAL</span> alpha1_cast_1                    : signed(81 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix82_En78</span>
</span><span><a class="LN" id="204">  204   </a>  <span class="KW">SIGNAL</span> alpha1_out1                      : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="205">  205   </a>  <span class="KW">SIGNAL</span> alpha1_out1_1                    : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr_2              : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="207">  207   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb_2              : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="208">  208   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr_2              : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="209">  209   </a>  <span class="KW">SIGNAL</span> mergedOutput_2                   : unsigned(99 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix100</span>
</span><span><a class="LN" id="210">  210   </a>  <span class="KW">SIGNAL</span> slicedInput_5                    : unsigned(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix50</span>
</span><span><a class="LN" id="211">  211   </a>  <span class="KW">SIGNAL</span> delayOut1_2                      : signed(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix50_En47</span>
</span><span><a class="LN" id="212">  212   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="213">  213   </a>  <span class="KW">SIGNAL</span> delayIn1_2                       : signed(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix50_En47</span>
</span><span><a class="LN" id="214">  214   </a>  <span class="KW">SIGNAL</span> Gain_out1                        : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="215">  215   </a>  <span class="KW">SIGNAL</span> Gain_out1_1                      : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="216">  216   </a>  <span class="KW">SIGNAL</span> Delay4_bypass_reg                : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50 [2]</span>
</span><span><a class="LN" id="217">  217   </a>  <span class="KW">SIGNAL</span> Delay4_bypass_reg_next           : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="218">  218   </a>  <span class="KW">SIGNAL</span> Gain_out1_2                      : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="219">  219   </a>  <span class="KW">SIGNAL</span> delayIn0_2                       : signed(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix50_En47</span>
</span><span><a class="LN" id="220">  220   </a>  <span class="KW">SIGNAL</span> mergedInput_2                    : unsigned(99 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix100</span>
</span><span><a class="LN" id="221">  221   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin_2              : unsigned(99 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix100</span>
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_2             : std_logic_vector(99 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix100</span>
</span><span><a class="LN" id="223">  223   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned_2    : unsigned(99 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix100</span>
</span><span><a class="LN" id="224">  224   </a>  <span class="KW">SIGNAL</span> slicedInput_6                    : unsigned(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix50</span>
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">SIGNAL</span> delayOut0_2                      : signed(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix50_En47</span>
</span><span><a class="LN" id="226">  226   </a>  <span class="KW">SIGNAL</span> Delay4_out1_1                    : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="227">  227   </a>  <span class="KW">SIGNAL</span> Add2_out1                        : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="228">  228   </a>  <span class="KW">SIGNAL</span> Add2_out1_1                      : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="229">  229   </a>  <span class="KW">SIGNAL</span> Gain_mul_temp                    : signed(83 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix84_En78</span>
</span><span><a class="LN" id="230">  230   </a>  <span class="KW">SIGNAL</span> Gain_cast                        : signed(82 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix83_En78</span>
</span><span><a class="LN" id="231">  231   </a>  <span class="KW">SIGNAL</span> Gain_mul_temp_1                  : signed(83 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix84_En78</span>
</span><span><a class="LN" id="232">  232   </a>  <span class="KW">SIGNAL</span> Gain_cast_1                      : signed(82 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix83_En78</span>
</span><span><a class="LN" id="233">  233   </a>  <span class="KW">SIGNAL</span> Gain_out1_3                      : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="234">  234   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="235">  235   </a>  <span class="KW">SIGNAL</span> Switch2_out1_1                   : vector_of_signed50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="236">  236   </a>
</span><span><a class="LN" id="237">  237   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="238">  238   </a>  <span class="CT">-- ensure the variance is 0 for the first clock cycle</span>
</span><span><a class="LN" id="239">  239   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="240">  240   </a>  <span class="CT">-- https://en.wikipedia.org/wiki/Moving_average#Exponential_moving_average</span>
</span><span><a class="LN" id="241">  241   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="242">  242   </a>  <span class="CT">-- $mean[k] = mean[k-1] + \alpha ( x[k] - mean[k-1] )$</span>
</span><span><a class="LN" id="243">  243   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="244">  244   </a>  <span class="CT">-- exponential moving variance</span>
</span><span><a class="LN" id="245">  245   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="246">  246   </a>  <span class="CT">-- exponential moving average implemented as a first order IIR filter</span>
</span><span><a class="LN" id="247">  247   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="248">  248   </a>  <span class="CT">-- $var[k] = (1 - \alpha)\big(var[k-1] + \alpha ( x[k] - mean[k-1])^2\big)$</span>
</span><span><a class="LN" id="249">  249   </a>
</span><span><a class="LN" id="250">  250   </a>  u_ShiftRegisterRAM : noise_suppression_SimpleDualPortRAM_generic
</span><span><a class="LN" id="251">  251   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 3,
</span><span><a class="LN" id="252">  252   </a>                 DataWidth =&gt; 49
</span><span><a class="LN" id="253">  253   </a>                 )
</span><span><a class="LN" id="254">  254   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="255">  255   </a>              enb =&gt; enb,
</span><span><a class="LN" id="256">  256   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin),
</span><span><a class="LN" id="257">  257   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr_1),
</span><span><a class="LN" id="258">  258   </a>              wr_en =&gt; mergedDelay_wrenb_1,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="259">  259   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr_1),
</span><span><a class="LN" id="260">  260   </a>              rd_dout =&gt; mergedDelay_regout
</span><span><a class="LN" id="261">  261   </a>              );
</span><span><a class="LN" id="262">  262   </a>
</span><span><a class="LN" id="263">  263   </a>  u_ShiftRegisterRAM_1 : noise_suppression_SimpleDualPortRAM_generic
</span><span><a class="LN" id="264">  264   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 3,
</span><span><a class="LN" id="265">  265   </a>                 DataWidth =&gt; 48
</span><span><a class="LN" id="266">  266   </a>                 )
</span><span><a class="LN" id="267">  267   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="268">  268   </a>              enb =&gt; enb,
</span><span><a class="LN" id="269">  269   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin_1),
</span><span><a class="LN" id="270">  270   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr),
</span><span><a class="LN" id="271">  271   </a>              wr_en =&gt; mergedDelay_wrenb,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="272">  272   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr),
</span><span><a class="LN" id="273">  273   </a>              rd_dout =&gt; mergedDelay_regout_1
</span><span><a class="LN" id="274">  274   </a>              );
</span><span><a class="LN" id="275">  275   </a>
</span><span><a class="LN" id="276">  276   </a>  u_ShiftRegisterRAM_2 : noise_suppression_SimpleDualPortRAM_generic
</span><span><a class="LN" id="277">  277   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 3,
</span><span><a class="LN" id="278">  278   </a>                 DataWidth =&gt; 100
</span><span><a class="LN" id="279">  279   </a>                 )
</span><span><a class="LN" id="280">  280   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="281">  281   </a>              enb =&gt; enb,
</span><span><a class="LN" id="282">  282   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin_2),
</span><span><a class="LN" id="283">  283   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr_2),
</span><span><a class="LN" id="284">  284   </a>              wr_en =&gt; mergedDelay_wrenb_2,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="285">  285   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr_2),
</span><span><a class="LN" id="286">  286   </a>              rd_dout =&gt; mergedDelay_regout_2
</span><span><a class="LN" id="287">  287   </a>              );
</span><span><a class="LN" id="288">  288   </a>
</span><span><a class="LN" id="289">  289   </a>  outputgen2: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="290">  290   </a>    data_signed(k) &lt;= signed(data(k));
</span><span><a class="LN" id="291">  291   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="292">  292   </a>
</span><span><a class="LN" id="293">  293   </a>  rd_11_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="294">  294   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="295">  295   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="296">  296   </a>      data_1(0) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="297">  297   </a>      data_1(1) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="298">  298   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="299">  299   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="300">  300   </a>        data_1(0) &lt;= data_signed(0);
</span><span><a class="LN" id="301">  301   </a>        data_1(1) &lt;= data_signed(1);
</span><span><a class="LN" id="302">  302   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="303">  303   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="304">  304   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_11_process;
</span><span><a class="LN" id="305">  305   </a>
</span><span><a class="LN" id="306">  306   </a>
</span><span><a class="LN" id="307">  307   </a>
</span><span><a class="LN" id="308">  308   </a>  SignumOutput(0) &lt;= to_signed(16#1#, 2) <span class="KW">WHEN</span> data_1(0) &gt; to_signed(16#000000#, 24) <span class="KW">ELSE</span>
</span><span><a class="LN" id="309">  309   </a>      to_signed(-16#1#, 2) <span class="KW">WHEN</span> data_1(0) &lt; to_signed(16#000000#, 24) <span class="KW">ELSE</span>
</span><span><a class="LN" id="310">  310   </a>      to_signed(16#0#, 2);
</span><span><a class="LN" id="311">  311   </a>
</span><span><a class="LN" id="312">  312   </a>  SignumOutput(1) &lt;= to_signed(16#1#, 2) <span class="KW">WHEN</span> data_1(1) &gt; to_signed(16#000000#, 24) <span class="KW">ELSE</span>
</span><span><a class="LN" id="313">  313   </a>      to_signed(-16#1#, 2) <span class="KW">WHEN</span> data_1(1) &lt; to_signed(16#000000#, 24) <span class="KW">ELSE</span>
</span><span><a class="LN" id="314">  314   </a>      to_signed(16#0#, 2);
</span><span><a class="LN" id="315">  315   </a>
</span><span><a class="LN" id="316" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1368')" name="code2model">  316   </a>  Constant_out1 &lt;= '1';
</span><span><a class="LN" id="317">  317   </a>
</span><span><a class="LN" id="318">  318   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="319">  319   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="320">  320   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="321">  321   </a>      Constant_out1_1 &lt;= '0';
</span><span><a class="LN" id="322">  322   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="323">  323   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="324">  324   </a>        Constant_out1_1 &lt;= Constant_out1;
</span><span><a class="LN" id="325">  325   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="326">  326   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="327">  327   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" id="328">  328   </a>
</span><span><a class="LN" id="329">  329   </a>
</span><span><a class="LN" id="330">  330   </a>  Delay_out1 &lt;= Constant_out1_1;
</span><span><a class="LN" id="331">  331   </a>
</span><span><a class="LN" id="332">  332   </a>  rd_0_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="333">  333   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="334">  334   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="335">  335   </a>      Delay_out1_1 &lt;= '0';
</span><span><a class="LN" id="336">  336   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="337">  337   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="338">  338   </a>        Delay_out1_1 &lt;= Delay_out1;
</span><span><a class="LN" id="339">  339   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="340">  340   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="341">  341   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_0_process;
</span><span><a class="LN" id="342">  342   </a>
</span><span><a class="LN" id="343">  343   </a>
</span><span><a class="LN" id="344" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1369')" name="code2model">  344   </a>  Constant1_out1 &lt;= unsigned'(X<font color="#1122ff">&quot;80000000&quot;</font>);
</span><span><a class="LN" id="345">  345   </a>
</span><span><a class="LN" id="346">  346   </a>  rd_13_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="347">  347   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="348">  348   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="349">  349   </a>      rd_13_reg(0) &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="350">  350   </a>      rd_13_reg(1) &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="351">  351   </a>      rd_13_reg(2) &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="352">  352   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="353">  353   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="354">  354   </a>        rd_13_reg(0) &lt;= rd_13_reg_next(0);
</span><span><a class="LN" id="355">  355   </a>        rd_13_reg(1) &lt;= rd_13_reg_next(1);
</span><span><a class="LN" id="356">  356   </a>        rd_13_reg(2) &lt;= rd_13_reg_next(2);
</span><span><a class="LN" id="357">  357   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="358">  358   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="359">  359   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_13_process;
</span><span><a class="LN" id="360">  360   </a>
</span><span><a class="LN" id="361">  361   </a>  Constant1_out1_1 &lt;= rd_13_reg(2);
</span><span><a class="LN" id="362">  362   </a>  rd_13_reg_next(0) &lt;= Constant1_out1;
</span><span><a class="LN" id="363">  363   </a>  rd_13_reg_next(1) &lt;= rd_13_reg(0);
</span><span><a class="LN" id="364">  364   </a>  rd_13_reg_next(2) &lt;= rd_13_reg(1);
</span><span><a class="LN" id="365">  365   </a>
</span><span><a class="LN" id="366" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1370')" name="code2model">  366   </a>  exponential_moving_average_weight_out1 &lt;= to_unsigned(8929246, 32);
</span><span><a class="LN" id="367">  367   </a>
</span><span><a class="LN" id="368">  368   </a>  rd_12_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="369">  369   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="370">  370   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="371">  371   </a>      rd_12_reg(0) &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="372">  372   </a>      rd_12_reg(1) &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="373">  373   </a>      rd_12_reg(2) &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="374">  374   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="375">  375   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="376">  376   </a>        rd_12_reg(0) &lt;= rd_12_reg_next(0);
</span><span><a class="LN" id="377">  377   </a>        rd_12_reg(1) &lt;= rd_12_reg_next(1);
</span><span><a class="LN" id="378">  378   </a>        rd_12_reg(2) &lt;= rd_12_reg_next(2);
</span><span><a class="LN" id="379">  379   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="380">  380   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="381">  381   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_12_process;
</span><span><a class="LN" id="382">  382   </a>
</span><span><a class="LN" id="383">  383   </a>  exponential_moving_average_weight_out1_1 &lt;= rd_12_reg(2);
</span><span><a class="LN" id="384">  384   </a>  rd_12_reg_next(0) &lt;= exponential_moving_average_weight_out1;
</span><span><a class="LN" id="385">  385   </a>  rd_12_reg_next(1) &lt;= rd_12_reg(0);
</span><span><a class="LN" id="386">  386   </a>  rd_12_reg_next(2) &lt;= rd_12_reg(1);
</span><span><a class="LN" id="387">  387   </a>
</span><span><a class="LN" id="388">  388   </a>
</span><span><a class="LN" id="389" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1366')" name="code2model">  389   </a>  Switch1_out1 &lt;= Constant1_out1_1 <span class="KW">WHEN</span> Delay_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="390" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1366')" name="code2model">  390   </a>      exponential_moving_average_weight_out1_1;
</span><span><a class="LN" id="391">  391   </a>
</span><span><a class="LN" id="392">  392   </a>  rd_4_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="393">  393   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="394">  394   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="395">  395   </a>      SignumOutput_1(0) &lt;= to_signed(16#0#, 2);
</span><span><a class="LN" id="396">  396   </a>      SignumOutput_1(1) &lt;= to_signed(16#0#, 2);
</span><span><a class="LN" id="397">  397   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="398">  398   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="399">  399   </a>        SignumOutput_1(0) &lt;= SignumOutput(0);
</span><span><a class="LN" id="400">  400   </a>        SignumOutput_1(1) &lt;= SignumOutput(1);
</span><span><a class="LN" id="401">  401   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="402">  402   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="403">  403   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_4_process;
</span><span><a class="LN" id="404">  404   </a>
</span><span><a class="LN" id="405">  405   </a>
</span><span><a class="LN" id="406">  406   </a>  rd_6_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="407">  407   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="408">  408   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="409">  409   </a>      Switch1_out1_1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="410">  410   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="411">  411   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="412">  412   </a>        Switch1_out1_1 &lt;= Switch1_out1;
</span><span><a class="LN" id="413">  413   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="414">  414   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="415">  415   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_6_process;
</span><span><a class="LN" id="416">  416   </a>
</span><span><a class="LN" id="417">  417   </a>
</span><span><a class="LN" id="418">  418   </a>
</span><span><a class="LN" id="419">  419   </a>  SignumOutput_2 &lt;= to_signed(16#1#, 2) <span class="KW">WHEN</span> Switch1_out1_1 &gt; to_unsigned(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="420">  420   </a>      to_signed(16#0#, 2);
</span><span><a class="LN" id="421">  421   </a>
</span><span><a class="LN" id="422">  422   </a>  mul_sign_mul_temp &lt;= SignumOutput_1(0) * SignumOutput_2;
</span><span><a class="LN" id="423">  423   </a>  mulOutput(0) &lt;= mul_sign_mul_temp(1 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="424">  424   </a>  mul_sign_mul_temp_1 &lt;= SignumOutput_1(1) * SignumOutput_2;
</span><span><a class="LN" id="425">  425   </a>  mulOutput(1) &lt;= mul_sign_mul_temp_1(1 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="426">  426   </a>
</span><span><a class="LN" id="427">  427   </a>  mulOutput_0 &lt;= mulOutput(0);
</span><span><a class="LN" id="428">  428   </a>
</span><span><a class="LN" id="429">  429   </a>  rd_5_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="430">  430   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="431">  431   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="432">  432   </a>      rd_5_1_reg(0) &lt;= to_signed(16#0#, 2);
</span><span><a class="LN" id="433">  433   </a>      rd_5_1_reg(1) &lt;= to_signed(16#0#, 2);
</span><span><a class="LN" id="434">  434   </a>      rd_5_1_reg(2) &lt;= to_signed(16#0#, 2);
</span><span><a class="LN" id="435">  435   </a>      rd_5_1_reg(3) &lt;= to_signed(16#0#, 2);
</span><span><a class="LN" id="436">  436   </a>      rd_5_1_reg_1(0) &lt;= to_signed(16#0#, 2);
</span><span><a class="LN" id="437">  437   </a>      rd_5_1_reg_1(1) &lt;= to_signed(16#0#, 2);
</span><span><a class="LN" id="438">  438   </a>      rd_5_1_reg_1(2) &lt;= to_signed(16#0#, 2);
</span><span><a class="LN" id="439">  439   </a>      rd_5_1_reg_1(3) &lt;= to_signed(16#0#, 2);
</span><span><a class="LN" id="440">  440   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="441">  441   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="442">  442   </a>        rd_5_1_reg(0) &lt;= rd_5_1_reg_next(0);
</span><span><a class="LN" id="443">  443   </a>        rd_5_1_reg(1) &lt;= rd_5_1_reg_next(1);
</span><span><a class="LN" id="444">  444   </a>        rd_5_1_reg(2) &lt;= rd_5_1_reg_next(2);
</span><span><a class="LN" id="445">  445   </a>        rd_5_1_reg(3) &lt;= rd_5_1_reg_next(3);
</span><span><a class="LN" id="446">  446   </a>        rd_5_1_reg_1(0) &lt;= rd_5_1_reg_next_1(0);
</span><span><a class="LN" id="447">  447   </a>        rd_5_1_reg_1(1) &lt;= rd_5_1_reg_next_1(1);
</span><span><a class="LN" id="448">  448   </a>        rd_5_1_reg_1(2) &lt;= rd_5_1_reg_next_1(2);
</span><span><a class="LN" id="449">  449   </a>        rd_5_1_reg_1(3) &lt;= rd_5_1_reg_next_1(3);
</span><span><a class="LN" id="450">  450   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="451">  451   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="452">  452   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_5_1_process;
</span><span><a class="LN" id="453">  453   </a>
</span><span><a class="LN" id="454">  454   </a>  rd_5_1_reg_next(0) &lt;= mulOutput_0;
</span><span><a class="LN" id="455">  455   </a>  rd_5_1_reg_next(1) &lt;= rd_5_1_reg(0);
</span><span><a class="LN" id="456">  456   </a>  rd_5_1_reg_next(2) &lt;= rd_5_1_reg(1);
</span><span><a class="LN" id="457">  457   </a>  rd_5_1_reg_next(3) &lt;= rd_5_1_reg(2);
</span><span><a class="LN" id="458">  458   </a>  rd_5_out_1 &lt;= rd_5_1_reg(3);
</span><span><a class="LN" id="459">  459   </a>  rd_5_1_reg_next_1(0) &lt;= mulOutput_1;
</span><span><a class="LN" id="460">  460   </a>  rd_5_1_reg_next_1(1) &lt;= rd_5_1_reg_1(0);
</span><span><a class="LN" id="461">  461   </a>  rd_5_1_reg_next_1(2) &lt;= rd_5_1_reg_1(1);
</span><span><a class="LN" id="462">  462   </a>  rd_5_1_reg_next_1(3) &lt;= rd_5_1_reg_1(2);
</span><span><a class="LN" id="463">  463   </a>  rd_5_out_2 &lt;= rd_5_1_reg_1(3);
</span><span><a class="LN" id="464">  464   </a>
</span><span><a class="LN" id="465">  465   </a>
</span><span><a class="LN" id="466">  466   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> rd_5_out_1 &gt; to_signed(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="467">  467   </a>      '0';
</span><span><a class="LN" id="468">  468   </a>
</span><span><a class="LN" id="469">  469   </a>  Product_in0_dtc_in_abs_cast &lt;= resize(data_1(0), 25);
</span><span><a class="LN" id="470">  470   </a>
</span><span><a class="LN" id="471">  471   </a>  Product_in0_dtc_in_abs_y(0) &lt;=  - (Product_in0_dtc_in_abs_cast) <span class="KW">WHEN</span> data_1(0) &lt; to_signed(16#000000#, 24) <span class="KW">ELSE</span>
</span><span><a class="LN" id="472">  472   </a>      resize(data_1(0), 25);
</span><span><a class="LN" id="473">  473   </a>  Product_in0_dtc_in_abs_cast_1 &lt;= resize(data_1(1), 25);
</span><span><a class="LN" id="474">  474   </a>
</span><span><a class="LN" id="475">  475   </a>  Product_in0_dtc_in_abs_y(1) &lt;=  - (Product_in0_dtc_in_abs_cast_1) <span class="KW">WHEN</span> data_1(1) &lt; to_signed(16#000000#, 24) <span class="KW">ELSE</span>
</span><span><a class="LN" id="476">  476   </a>      resize(data_1(1), 25);
</span><span><a class="LN" id="477">  477   </a>  data_2(0) &lt;= unsigned(Product_in0_dtc_in_abs_y(0)(23 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" id="478">  478   </a>  data_2(1) &lt;= unsigned(Product_in0_dtc_in_abs_y(1)(23 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" id="479">  479   </a>
</span><span><a class="LN" id="480">  480   </a>  data_3(0) &lt;= data_2(0);
</span><span><a class="LN" id="481">  481   </a>  data_3(1) &lt;= data_2(1);
</span><span><a class="LN" id="482">  482   </a>
</span><span><a class="LN" id="483">  483   </a>  rd_14_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="484">  484   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="485">  485   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="486">  486   </a>      data_4(0) &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" id="487">  487   </a>      data_4(1) &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" id="488">  488   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="489">  489   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="490">  490   </a>        data_4(0) &lt;= data_3(0);
</span><span><a class="LN" id="491">  491   </a>        data_4(1) &lt;= data_3(1);
</span><span><a class="LN" id="492">  492   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="493">  493   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="494">  494   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_14_process;
</span><span><a class="LN" id="495">  495   </a>
</span><span><a class="LN" id="496">  496   </a>
</span><span><a class="LN" id="497">  497   </a>  reduced_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="498">  498   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="499">  499   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="500">  500   </a>      data_5(0) &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" id="501">  501   </a>      data_5(1) &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" id="502">  502   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="503">  503   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="504">  504   </a>        data_5(0) &lt;= data_4(0);
</span><span><a class="LN" id="505">  505   </a>        data_5(1) &lt;= data_4(1);
</span><span><a class="LN" id="506">  506   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="507">  507   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="508">  508   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" id="509">  509   </a>
</span><span><a class="LN" id="510">  510   </a>
</span><span><a class="LN" id="511">  511   </a>  Switch1_out1_2 &lt;= resize(Switch1_out1, 54);
</span><span><a class="LN" id="512">  512   </a>
</span><span><a class="LN" id="513">  513   </a>  slicedOutput &lt;= Switch1_out1_2(31 <span class="KW">DOWNTO</span> 27);
</span><span><a class="LN" id="514">  514   </a>
</span><span><a class="LN" id="515">  515   </a>  HwModeRegister3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="516">  516   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="517">  517   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="518">  518   </a>      HwModeRegister3_reg(0) &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="519">  519   </a>      HwModeRegister3_reg(1) &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="520">  520   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="521">  521   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="522">  522   </a>        HwModeRegister3_reg(0) &lt;= HwModeRegister3_reg_next(0);
</span><span><a class="LN" id="523">  523   </a>        HwModeRegister3_reg(1) &lt;= HwModeRegister3_reg_next(1);
</span><span><a class="LN" id="524">  524   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="525">  525   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="526">  526   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HwModeRegister3_process;
</span><span><a class="LN" id="527">  527   </a>
</span><span><a class="LN" id="528">  528   </a>  slicedOutput_1 &lt;= HwModeRegister3_reg(1);
</span><span><a class="LN" id="529">  529   </a>  HwModeRegister3_reg_next(0) &lt;= slicedOutput;
</span><span><a class="LN" id="530">  530   </a>  HwModeRegister3_reg_next(1) &lt;= HwModeRegister3_reg(0);
</span><span><a class="LN" id="531">  531   </a>
</span><span><a class="LN" id="532" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1365')" name="code2model">  532   </a>  mulOutput_2(0) &lt;= data_5(0) * slicedOutput_1;
</span><span><a class="LN" id="533" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1365')" name="code2model">  533   </a>  mulOutput_2(1) &lt;= data_5(1) * slicedOutput_1;
</span><span><a class="LN" id="534">  534   </a>
</span><span><a class="LN" id="535">  535   </a>  slicedOutput_2 &lt;= Switch1_out1_2(26 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="536">  536   </a>
</span><span><a class="LN" id="537">  537   </a>  HwModeRegister1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="538">  538   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="539">  539   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="540">  540   </a>      HwModeRegister1_reg(0) &lt;= to_unsigned(16#0000000#, 27);
</span><span><a class="LN" id="541">  541   </a>      HwModeRegister1_reg(1) &lt;= to_unsigned(16#0000000#, 27);
</span><span><a class="LN" id="542">  542   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="543">  543   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="544">  544   </a>        HwModeRegister1_reg(0) &lt;= HwModeRegister1_reg_next(0);
</span><span><a class="LN" id="545">  545   </a>        HwModeRegister1_reg(1) &lt;= HwModeRegister1_reg_next(1);
</span><span><a class="LN" id="546">  546   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="547">  547   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="548">  548   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HwModeRegister1_process;
</span><span><a class="LN" id="549">  549   </a>
</span><span><a class="LN" id="550">  550   </a>  slicedOutput_3 &lt;= HwModeRegister1_reg(1);
</span><span><a class="LN" id="551">  551   </a>  HwModeRegister1_reg_next(0) &lt;= slicedOutput_2;
</span><span><a class="LN" id="552">  552   </a>  HwModeRegister1_reg_next(1) &lt;= HwModeRegister1_reg(0);
</span><span><a class="LN" id="553">  553   </a>
</span><span><a class="LN" id="554" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1365')" name="code2model">  554   </a>  mulOutput_3(0) &lt;= data_5(0) * slicedOutput_3;
</span><span><a class="LN" id="555" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1365')" name="code2model">  555   </a>  mulOutput_3(1) &lt;= data_5(1) * slicedOutput_3;
</span><span><a class="LN" id="556">  556   </a>
</span><span><a class="LN" id="557">  557   </a>  PipelineRegister1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="558">  558   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="559">  559   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="560">  560   </a>      mulOutput_4(0) &lt;= to_unsigned(16#00000000#, 29);
</span><span><a class="LN" id="561">  561   </a>      mulOutput_4(1) &lt;= to_unsigned(16#00000000#, 29);
</span><span><a class="LN" id="562">  562   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="563">  563   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="564">  564   </a>        mulOutput_4(0) &lt;= mulOutput_2(0);
</span><span><a class="LN" id="565">  565   </a>        mulOutput_4(1) &lt;= mulOutput_2(1);
</span><span><a class="LN" id="566">  566   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="567">  567   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="568">  568   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister1_process;
</span><span><a class="LN" id="569">  569   </a>
</span><span><a class="LN" id="570">  570   </a>
</span><span><a class="LN" id="571">  571   </a>  mulOutput_5(0) &lt;= resize(mulOutput_4(0), 56);
</span><span><a class="LN" id="572">  572   </a>  mulOutput_5(1) &lt;= resize(mulOutput_4(1), 56);
</span><span><a class="LN" id="573">  573   </a>
</span><span><a class="LN" id="574">  574   </a>  bitshiftoutput(0) &lt;= mulOutput_5(0) <span class="KW">sll</span> 27;
</span><span><a class="LN" id="575">  575   </a>  bitshiftoutput(1) &lt;= mulOutput_5(1) <span class="KW">sll</span> 27;
</span><span><a class="LN" id="576">  576   </a>
</span><span><a class="LN" id="577">  577   </a>  PipelineRegister_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="578">  578   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="579">  579   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="580">  580   </a>      mulOutput_6(0) &lt;= to_unsigned(0, 51);
</span><span><a class="LN" id="581">  581   </a>      mulOutput_6(1) &lt;= to_unsigned(0, 51);
</span><span><a class="LN" id="582">  582   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="583">  583   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="584">  584   </a>        mulOutput_6(0) &lt;= mulOutput_3(0);
</span><span><a class="LN" id="585">  585   </a>        mulOutput_6(1) &lt;= mulOutput_3(1);
</span><span><a class="LN" id="586">  586   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="587">  587   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="588">  588   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister_process;
</span><span><a class="LN" id="589">  589   </a>
</span><span><a class="LN" id="590">  590   </a>
</span><span><a class="LN" id="591">  591   </a>  mulOutput_7(0) &lt;= resize(mulOutput_6(0), 56);
</span><span><a class="LN" id="592">  592   </a>  mulOutput_7(1) &lt;= resize(mulOutput_6(1), 56);
</span><span><a class="LN" id="593">  593   </a>
</span><span><a class="LN" id="594">  594   </a>  mulOutput_8(0) &lt;= resize(bitshiftoutput(0), 57) + resize(mulOutput_7(0), 57);
</span><span><a class="LN" id="595">  595   </a>  mulOutput_8(1) &lt;= resize(bitshiftoutput(1), 57) + resize(mulOutput_7(1), 57);
</span><span><a class="LN" id="596">  596   </a>
</span><span><a class="LN" id="597">  597   </a>  mulOutput_9(0) &lt;= signed(mulOutput_8(0));
</span><span><a class="LN" id="598">  598   </a>  mulOutput_9(1) &lt;= signed(mulOutput_8(1));
</span><span><a class="LN" id="599">  599   </a>
</span><span><a class="LN" id="600">  600   </a>  rd_15_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="601">  601   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="602">  602   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="603">  603   </a>      mulOutput_10(0) &lt;= to_signed(0, 57);
</span><span><a class="LN" id="604">  604   </a>      mulOutput_10(1) &lt;= to_signed(0, 57);
</span><span><a class="LN" id="605">  605   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="606">  606   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="607">  607   </a>        mulOutput_10(0) &lt;= mulOutput_9(0);
</span><span><a class="LN" id="608">  608   </a>        mulOutput_10(1) &lt;= mulOutput_9(1);
</span><span><a class="LN" id="609">  609   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="610">  610   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="611">  611   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_15_process;
</span><span><a class="LN" id="612">  612   </a>
</span><span><a class="LN" id="613">  613   </a>
</span><span><a class="LN" id="614">  614   </a>  SwitchComp_in2_uminus_in0 &lt;=  - (resize(mulOutput_10(0), 58));
</span><span><a class="LN" id="615">  615   </a>  mulOutput_11(0) &lt;= SwitchComp_in2_uminus_in0(56 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="616">  616   </a>  SwitchComp_in2_uminus_in0_1 &lt;=  - (resize(mulOutput_10(1), 58));
</span><span><a class="LN" id="617">  617   </a>  mulOutput_11(1) &lt;= SwitchComp_in2_uminus_in0_1(56 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="618">  618   </a>
</span><span><a class="LN" id="619">  619   </a>  rd_3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="620">  620   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="621">  621   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="622">  622   </a>      mulOutput_12(0) &lt;= to_signed(0, 57);
</span><span><a class="LN" id="623">  623   </a>      mulOutput_12(1) &lt;= to_signed(0, 57);
</span><span><a class="LN" id="624">  624   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="625">  625   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="626">  626   </a>        mulOutput_12(0) &lt;= mulOutput_11(0);
</span><span><a class="LN" id="627">  627   </a>        mulOutput_12(1) &lt;= mulOutput_11(1);
</span><span><a class="LN" id="628">  628   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="629">  629   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="630">  630   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_3_process;
</span><span><a class="LN" id="631">  631   </a>
</span><span><a class="LN" id="632">  632   </a>
</span><span><a class="LN" id="633">  633   </a>  mulOutput_0_1 &lt;= mulOutput_12(0);
</span><span><a class="LN" id="634">  634   </a>
</span><span><a class="LN" id="635">  635   </a>  rd_16_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="636">  636   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="637">  637   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="638">  638   </a>      mulOutput_13(0) &lt;= to_signed(0, 57);
</span><span><a class="LN" id="639">  639   </a>      mulOutput_13(1) &lt;= to_signed(0, 57);
</span><span><a class="LN" id="640">  640   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="641">  641   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="642">  642   </a>        mulOutput_13(0) &lt;= mulOutput_10(0);
</span><span><a class="LN" id="643">  643   </a>        mulOutput_13(1) &lt;= mulOutput_10(1);
</span><span><a class="LN" id="644">  644   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="645">  645   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="646">  646   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_16_process;
</span><span><a class="LN" id="647">  647   </a>
</span><span><a class="LN" id="648">  648   </a>
</span><span><a class="LN" id="649">  649   </a>  mulOutput_1 &lt;= mulOutput(1);
</span><span><a class="LN" id="650">  650   </a>
</span><span><a class="LN" id="651">  651   </a>
</span><span><a class="LN" id="652">  652   </a>  switch_compare_2 &lt;= '1' <span class="KW">WHEN</span> rd_5_out_2 &gt; to_signed(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="653">  653   </a>      '0';
</span><span><a class="LN" id="654">  654   </a>
</span><span><a class="LN" id="655">  655   </a>  mulOutput_1_1 &lt;= mulOutput_12(1);
</span><span><a class="LN" id="656">  656   </a>
</span><span><a class="LN" id="657">  657   </a>  mulOutput_0_2 &lt;= mulOutput_13(0);
</span><span><a class="LN" id="658">  658   </a>
</span><span><a class="LN" id="659">  659   </a>
</span><span><a class="LN" id="660">  660   </a>  mulOutput_0_3 &lt;= mulOutput_0_1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="661">  661   </a>      mulOutput_0_2;
</span><span><a class="LN" id="662">  662   </a>
</span><span><a class="LN" id="663">  663   </a>  mulOutput_1_2 &lt;= mulOutput_13(1);
</span><span><a class="LN" id="664">  664   </a>
</span><span><a class="LN" id="665">  665   </a>
</span><span><a class="LN" id="666">  666   </a>  mulOutput_1_3 &lt;= mulOutput_1_1 <span class="KW">WHEN</span> switch_compare_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="667">  667   </a>      mulOutput_1_2;
</span><span><a class="LN" id="668">  668   </a>
</span><span><a class="LN" id="669">  669   </a>  mulOutput_14(0) &lt;= mulOutput_0_3;
</span><span><a class="LN" id="670">  670   </a>  mulOutput_14(1) &lt;= mulOutput_1_3;
</span><span><a class="LN" id="671">  671   </a>
</span><span><a class="LN" id="672">  672   </a>  mulOutput_15(0) &lt;= mulOutput_14(0)(55 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="673">  673   </a>  mulOutput_15(1) &lt;= mulOutput_14(1)(55 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="674">  674   </a>
</span><span><a class="LN" id="675">  675   </a>  Product_out1(0) &lt;= mulOutput_15(0)(54 <span class="KW">DOWNTO</span> 31);
</span><span><a class="LN" id="676">  676   </a>  Product_out1(1) &lt;= mulOutput_15(1)(54 <span class="KW">DOWNTO</span> 31);
</span><span><a class="LN" id="677">  677   </a>
</span><span><a class="LN" id="678">  678   </a>  rd_17_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="679">  679   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="680">  680   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="681">  681   </a>      Product_out1_1(0) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="682">  682   </a>      Product_out1_1(1) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="683">  683   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="684">  684   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="685">  685   </a>        Product_out1_1(0) &lt;= Product_out1(0);
</span><span><a class="LN" id="686">  686   </a>        Product_out1_1(1) &lt;= Product_out1(1);
</span><span><a class="LN" id="687">  687   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="688">  688   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="689">  689   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_17_process;
</span><span><a class="LN" id="690">  690   </a>
</span><span><a class="LN" id="691">  691   </a>
</span><span><a class="LN" id="692">  692   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="693">  693   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="694">  694   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="695">  695   </a>  <span class="CT">--  count to value  = 3</span>
</span><span><a class="LN" id="696">  696   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="697">  697   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="698">  698   </a>  mergedDelay_wr_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="699">  699   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="700">  700   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="701">  701   </a>      mergedDelay_waddr &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="702">  702   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="703">  703   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="704">  704   </a>        <span class="KW">IF</span> mergedDelay_waddr &gt;= to_unsigned(16#3#, 3) <span class="KW">THEN</span>
</span><span><a class="LN" id="705">  705   </a>          mergedDelay_waddr &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="706">  706   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="707">  707   </a>          mergedDelay_waddr &lt;= mergedDelay_waddr + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="708">  708   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="709">  709   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="710">  710   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="711">  711   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_process;
</span><span><a class="LN" id="712">  712   </a>
</span><span><a class="LN" id="713">  713   </a>
</span><span><a class="LN" id="714">  714   </a>  mergedDelay_wrenb &lt;= '1';
</span><span><a class="LN" id="715">  715   </a>
</span><span><a class="LN" id="716">  716   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="717">  717   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="718">  718   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="719">  719   </a>  <span class="CT">--  count to value  = 3</span>
</span><span><a class="LN" id="720">  720   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="721">  721   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="722">  722   </a>  mergedDelay_rd_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="723">  723   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="724">  724   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="725">  725   </a>      mergedDelay_raddr &lt;= to_unsigned(16#1#, 3);
</span><span><a class="LN" id="726">  726   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="727">  727   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="728">  728   </a>        <span class="KW">IF</span> mergedDelay_raddr &gt;= to_unsigned(16#3#, 3) <span class="KW">THEN</span>
</span><span><a class="LN" id="729">  729   </a>          mergedDelay_raddr &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="730">  730   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="731">  731   </a>          mergedDelay_raddr &lt;= mergedDelay_raddr + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="732">  732   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="733">  733   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="734">  734   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="735">  735   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_process;
</span><span><a class="LN" id="736">  736   </a>
</span><span><a class="LN" id="737">  737   </a>
</span><span><a class="LN" id="738" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1477')" name="code2model">  738   </a>  Constant2_out1 &lt;= '1';
</span><span><a class="LN" id="739">  739   </a>
</span><span><a class="LN" id="740">  740   </a>  delayMatch1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="741">  741   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="742">  742   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="743">  743   </a>      Constant2_out1_1 &lt;= '0';
</span><span><a class="LN" id="744">  744   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="745">  745   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="746">  746   </a>        Constant2_out1_1 &lt;= Constant2_out1;
</span><span><a class="LN" id="747">  747   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="748">  748   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="749">  749   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch1_process;
</span><span><a class="LN" id="750">  750   </a>
</span><span><a class="LN" id="751">  751   </a>
</span><span><a class="LN" id="752">  752   </a>  Delay3_out1 &lt;= Constant2_out1_1;
</span><span><a class="LN" id="753">  753   </a>
</span><span><a class="LN" id="754">  754   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="755">  755   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="756">  756   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="757">  757   </a>  <span class="CT">--  count to value  = 4</span>
</span><span><a class="LN" id="758">  758   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="759">  759   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="760">  760   </a>  mergedDelay_wr_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="761">  761   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="762">  762   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="763">  763   </a>      mergedDelay_waddr_1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="764">  764   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="765">  765   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="766">  766   </a>        <span class="KW">IF</span> mergedDelay_waddr_1 &gt;= to_unsigned(16#4#, 3) <span class="KW">THEN</span>
</span><span><a class="LN" id="767">  767   </a>          mergedDelay_waddr_1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="768">  768   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="769">  769   </a>          mergedDelay_waddr_1 &lt;= mergedDelay_waddr_1 + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="770">  770   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="771">  771   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="772">  772   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="773">  773   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_1_process;
</span><span><a class="LN" id="774">  774   </a>
</span><span><a class="LN" id="775">  775   </a>
</span><span><a class="LN" id="776">  776   </a>  mergedDelay_wrenb_1 &lt;= '1';
</span><span><a class="LN" id="777">  777   </a>
</span><span><a class="LN" id="778">  778   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="779">  779   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="780">  780   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="781">  781   </a>  <span class="CT">--  count to value  = 4</span>
</span><span><a class="LN" id="782">  782   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="783">  783   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="784">  784   </a>  mergedDelay_rd_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="785">  785   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="786">  786   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="787">  787   </a>      mergedDelay_raddr_1 &lt;= to_unsigned(16#1#, 3);
</span><span><a class="LN" id="788">  788   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="789">  789   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="790">  790   </a>        <span class="KW">IF</span> mergedDelay_raddr_1 &gt;= to_unsigned(16#4#, 3) <span class="KW">THEN</span>
</span><span><a class="LN" id="791">  791   </a>          mergedDelay_raddr_1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="792">  792   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="793">  793   </a>          mergedDelay_raddr_1 &lt;= mergedDelay_raddr_1 + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="794">  794   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="795">  795   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="796">  796   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="797">  797   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_1_process;
</span><span><a class="LN" id="798">  798   </a>
</span><span><a class="LN" id="799">  799   </a>
</span><span><a class="LN" id="800">  800   </a>  slicedInput &lt;= mergedOutput(24 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" id="801">  801   </a>
</span><span><a class="LN" id="802">  802   </a>  delayOut1 &lt;= signed(slicedInput);
</span><span><a class="LN" id="803">  803   </a>
</span><span><a class="LN" id="804">  804   </a>  delayIn1 &lt;= Delay1_out1(1);
</span><span><a class="LN" id="805">  805   </a>
</span><span><a class="LN" id="806">  806   </a>  delayIn0 &lt;= Delay1_out1(0);
</span><span><a class="LN" id="807">  807   </a>
</span><span><a class="LN" id="808">  808   </a>  mergedInput &lt;= unsigned(delayIn0) &amp; unsigned(delayIn1) &amp; Delay3_out1;
</span><span><a class="LN" id="809">  809   </a>
</span><span><a class="LN" id="810">  810   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="811">  811   </a>  mergedDelay_reginc_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="812">  812   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="813">  813   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="814">  814   </a>      mergedDelay_regin &lt;= to_unsigned(0, 49);
</span><span><a class="LN" id="815">  815   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="816">  816   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="817">  817   </a>        mergedDelay_regin &lt;= mergedInput;
</span><span><a class="LN" id="818">  818   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="819">  819   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="820">  820   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_process;
</span><span><a class="LN" id="821">  821   </a>
</span><span><a class="LN" id="822">  822   </a>
</span><span><a class="LN" id="823">  823   </a>  mergedDelay_regout_unsigned &lt;= unsigned(mergedDelay_regout);
</span><span><a class="LN" id="824">  824   </a>
</span><span><a class="LN" id="825">  825   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="826">  826   </a>  mergedDelay_regoutc_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="827">  827   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="828">  828   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="829">  829   </a>      mergedOutput &lt;= to_unsigned(0, 49);
</span><span><a class="LN" id="830">  830   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="831">  831   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="832">  832   </a>        mergedOutput &lt;= mergedDelay_regout_unsigned;
</span><span><a class="LN" id="833">  833   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="834">  834   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="835">  835   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_process;
</span><span><a class="LN" id="836">  836   </a>
</span><span><a class="LN" id="837">  837   </a>
</span><span><a class="LN" id="838">  838   </a>  slicedInput_1 &lt;= mergedOutput(48 <span class="KW">DOWNTO</span> 25);
</span><span><a class="LN" id="839">  839   </a>
</span><span><a class="LN" id="840">  840   </a>  delayOut0 &lt;= signed(slicedInput_1);
</span><span><a class="LN" id="841">  841   </a>
</span><span><a class="LN" id="842">  842   </a>  Delay1_out1_1(0) &lt;= delayOut0;
</span><span><a class="LN" id="843">  843   </a>  Delay1_out1_1(1) &lt;= delayOut1;
</span><span><a class="LN" id="844">  844   </a>
</span><span><a class="LN" id="845">  845   </a>  slicedInput_2 &lt;= mergedOutput_1(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="846">  846   </a>
</span><span><a class="LN" id="847">  847   </a>  delayOut1_1 &lt;= signed(slicedInput_2);
</span><span><a class="LN" id="848">  848   </a>
</span><span><a class="LN" id="849">  849   </a>  delayIn1_1 &lt;= alpha_out1(1);
</span><span><a class="LN" id="850">  850   </a>
</span><span><a class="LN" id="851">  851   </a>  Delay1_bypass_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="852">  852   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="853">  853   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="854">  854   </a>      Delay1_bypass_reg(0) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="855">  855   </a>      Delay1_bypass_reg(1) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="856">  856   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="857">  857   </a>      <span class="KW">IF</span> enb_1_2048_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="858">  858   </a>        Delay1_bypass_reg(0) &lt;= Delay1_bypass_reg_next(0);
</span><span><a class="LN" id="859">  859   </a>        Delay1_bypass_reg(1) &lt;= Delay1_bypass_reg_next(1);
</span><span><a class="LN" id="860">  860   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="861">  861   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="862">  862   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_bypass_process;
</span><span><a class="LN" id="863">  863   </a>
</span><span><a class="LN" id="864">  864   </a>
</span><span><a class="LN" id="865">  865   </a>  Add_out1_1(0) &lt;= Add_out1(0) <span class="KW">WHEN</span> enb_1_2048_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="866">  866   </a>      Delay1_bypass_reg(0);
</span><span><a class="LN" id="867">  867   </a>
</span><span><a class="LN" id="868">  868   </a>  Add_out1_1(1) &lt;= Add_out1(1) <span class="KW">WHEN</span> enb_1_2048_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="869">  869   </a>      Delay1_bypass_reg(1);
</span><span><a class="LN" id="870">  870   </a>  Delay1_bypass_reg_next(0) &lt;= Add_out1(0);
</span><span><a class="LN" id="871">  871   </a>  Delay1_bypass_reg_next(1) &lt;= Add_out1(1);
</span><span><a class="LN" id="872">  872   </a>
</span><span><a class="LN" id="873">  873   </a>  Delay1_out1_2 &lt;= Add_out1_1;
</span><span><a class="LN" id="874">  874   </a>
</span><span><a class="LN" id="875">  875   </a>  rd_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="876">  876   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="877">  877   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="878">  878   </a>      Delay1_out1(0) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="879">  879   </a>      Delay1_out1(1) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="880">  880   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="881">  881   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="882">  882   </a>        Delay1_out1(0) &lt;= Delay1_out1_2(0);
</span><span><a class="LN" id="883">  883   </a>        Delay1_out1(1) &lt;= Delay1_out1_2(1);
</span><span><a class="LN" id="884">  884   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="885">  885   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="886">  886   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_1_process;
</span><span><a class="LN" id="887">  887   </a>
</span><span><a class="LN" id="888">  888   </a>
</span><span><a class="LN" id="889" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1373')" name="code2model">  889   </a>  <span class="CT">-- CSD Encoding (8929246) : 01000100001000000001'0001'0; Cost (Adders) = 4</span>
</span><span><a class="LN" id="890" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1373')" name="code2model">  890   </a>  alpha_mul_temp &lt;= (((resize(Delay1_out1(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 57) + resize(Delay1_out1(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 57)) + resize(Delay1_out1(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 57)) - resize(Delay1_out1(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 57)) - resize(Delay1_out1(0) &amp; '0', 57);
</span><span><a class="LN" id="891" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1373')" name="code2model">  891   </a>  alpha_cast &lt;= alpha_mul_temp(55 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="892" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1373')" name="code2model">  892   </a>  alpha_out1(0) &lt;= alpha_cast(54 <span class="KW">DOWNTO</span> 31);
</span><span><a class="LN" id="893" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1373')" name="code2model">  893   </a>  <span class="CT">-- CSD Encoding (8929246) : 01000100001000000001'0001'0; Cost (Adders) = 4</span>
</span><span><a class="LN" id="894" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1373')" name="code2model">  894   </a>  alpha_mul_temp_1 &lt;= (((resize(Delay1_out1(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 57) + resize(Delay1_out1(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 57)) + resize(Delay1_out1(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 57)) - resize(Delay1_out1(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 57)) - resize(Delay1_out1(1) &amp; '0', 57);
</span><span><a class="LN" id="895" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1373')" name="code2model">  895   </a>  alpha_cast_1 &lt;= alpha_mul_temp_1(55 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="896" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1373')" name="code2model">  896   </a>  alpha_out1(1) &lt;= alpha_cast_1(54 <span class="KW">DOWNTO</span> 31);
</span><span><a class="LN" id="897">  897   </a>
</span><span><a class="LN" id="898">  898   </a>  delayIn0_1 &lt;= alpha_out1(0);
</span><span><a class="LN" id="899">  899   </a>
</span><span><a class="LN" id="900">  900   </a>  mergedInput_1 &lt;= unsigned(delayIn0_1) &amp; unsigned(delayIn1_1);
</span><span><a class="LN" id="901">  901   </a>
</span><span><a class="LN" id="902">  902   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="903">  903   </a>  mergedDelay_reginc_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="904">  904   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="905">  905   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="906">  906   </a>      mergedDelay_regin_1 &lt;= to_unsigned(0, 48);
</span><span><a class="LN" id="907">  907   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="908">  908   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="909">  909   </a>        mergedDelay_regin_1 &lt;= mergedInput_1;
</span><span><a class="LN" id="910">  910   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="911">  911   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="912">  912   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_1_process;
</span><span><a class="LN" id="913">  913   </a>
</span><span><a class="LN" id="914">  914   </a>
</span><span><a class="LN" id="915">  915   </a>  mergedDelay_regout_unsigned_1 &lt;= unsigned(mergedDelay_regout_1);
</span><span><a class="LN" id="916">  916   </a>
</span><span><a class="LN" id="917">  917   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="918">  918   </a>  mergedDelay_regoutc_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="919">  919   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="920">  920   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="921">  921   </a>      mergedOutput_1 &lt;= to_unsigned(0, 48);
</span><span><a class="LN" id="922">  922   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="923">  923   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="924">  924   </a>        mergedOutput_1 &lt;= mergedDelay_regout_unsigned_1;
</span><span><a class="LN" id="925">  925   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="926">  926   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="927">  927   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_1_process;
</span><span><a class="LN" id="928">  928   </a>
</span><span><a class="LN" id="929">  929   </a>
</span><span><a class="LN" id="930">  930   </a>  slicedInput_3 &lt;= mergedOutput_1(47 <span class="KW">DOWNTO</span> 24);
</span><span><a class="LN" id="931">  931   </a>
</span><span><a class="LN" id="932">  932   </a>  delayOut0_1 &lt;= signed(slicedInput_3);
</span><span><a class="LN" id="933">  933   </a>
</span><span><a class="LN" id="934">  934   </a>  alpha_out1_1(0) &lt;= delayOut0_1;
</span><span><a class="LN" id="935">  935   </a>  alpha_out1_1(1) &lt;= delayOut1_1;
</span><span><a class="LN" id="936">  936   </a>
</span><span><a class="LN" id="937">  937   </a>  Add_stage2_sub_cast &lt;= resize(Product_out1_1(0), 26);
</span><span><a class="LN" id="938">  938   </a>  Add_stage2_sub_cast_1 &lt;= resize(alpha_out1_1(0), 26);
</span><span><a class="LN" id="939">  939   </a>  Add_op_stage2(0) &lt;= Add_stage2_sub_cast - Add_stage2_sub_cast_1;
</span><span><a class="LN" id="940">  940   </a>  Add_stage2_sub_cast_2 &lt;= resize(Product_out1_1(1), 26);
</span><span><a class="LN" id="941">  941   </a>  Add_stage2_sub_cast_3 &lt;= resize(alpha_out1_1(1), 26);
</span><span><a class="LN" id="942">  942   </a>  Add_op_stage2(1) &lt;= Add_stage2_sub_cast_2 - Add_stage2_sub_cast_3;
</span><span><a class="LN" id="943">  943   </a>
</span><span><a class="LN" id="944">  944   </a>  rd_8_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="945">  945   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="946">  946   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="947">  947   </a>      Add_op_stage2_1(0) &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" id="948">  948   </a>      Add_op_stage2_1(1) &lt;= to_signed(16#0000000#, 26);
</span><span><a class="LN" id="949">  949   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="950">  950   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="951">  951   </a>        Add_op_stage2_1(0) &lt;= Add_op_stage2(0);
</span><span><a class="LN" id="952">  952   </a>        Add_op_stage2_1(1) &lt;= Add_op_stage2(1);
</span><span><a class="LN" id="953">  953   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="954">  954   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="955">  955   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_8_process;
</span><span><a class="LN" id="956">  956   </a>
</span><span><a class="LN" id="957">  957   </a>
</span><span><a class="LN" id="958" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1371')" name="code2model">  958   </a>  Add_stage3_add_cast &lt;= resize(Delay1_out1_1(0), 26);
</span><span><a class="LN" id="959" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1371')" name="code2model">  959   </a>  Add_stage3_add_temp &lt;= Add_op_stage2_1(0) + Add_stage3_add_cast;
</span><span><a class="LN" id="960" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1371')" name="code2model">  960   </a>  Add_out1(0) &lt;= Add_stage3_add_temp(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="961" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1371')" name="code2model">  961   </a>  Add_stage3_add_cast_1 &lt;= resize(Delay1_out1_1(1), 26);
</span><span><a class="LN" id="962" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1371')" name="code2model">  962   </a>  Add_stage3_add_temp_1 &lt;= Add_op_stage2_1(1) + Add_stage3_add_cast_1;
</span><span><a class="LN" id="963" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1371')" name="code2model">  963   </a>  Add_out1(1) &lt;= Add_stage3_add_temp_1(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="964">  964   </a>
</span><span><a class="LN" id="965">  965   </a>  outputgen1: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="966">  966   </a>    mean(k) &lt;= std_logic_vector(Add_out1(k));
</span><span><a class="LN" id="967">  967   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="968">  968   </a>
</span><span><a class="LN" id="969">  969   </a>  slicedInput_4 &lt;= mergedOutput(0);
</span><span><a class="LN" id="970">  970   </a>
</span><span><a class="LN" id="971">  971   </a>
</span><span><a class="LN" id="972">  972   </a>  Delay3_out1_1 &lt;= '1' <span class="KW">WHEN</span> slicedInput_4 /= '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="973">  973   </a>      '0';
</span><span><a class="LN" id="974">  974   </a>
</span><span><a class="LN" id="975" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1478')" name="code2model">  975   </a>  Constant3_out1 &lt;= to_signed(0, 50);
</span><span><a class="LN" id="976">  976   </a>
</span><span><a class="LN" id="977">  977   </a>  Constant3_out1_scalarexpand(0) &lt;= Constant3_out1;
</span><span><a class="LN" id="978">  978   </a>  Constant3_out1_scalarexpand(1) &lt;= Constant3_out1;
</span><span><a class="LN" id="979">  979   </a>
</span><span><a class="LN" id="980">  980   </a>  Add_out1_2 &lt;= Add_out1_1;
</span><span><a class="LN" id="981">  981   </a>
</span><span><a class="LN" id="982" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1376')" name="code2model">  982   </a>  Add1_out1(0) &lt;= data_signed(0) - Add_out1_2(0);
</span><span><a class="LN" id="983" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1376')" name="code2model">  983   </a>  Add1_out1(1) &lt;= data_signed(1) - Add_out1_2(1);
</span><span><a class="LN" id="984">  984   </a>
</span><span><a class="LN" id="985">  985   </a>  rd_21_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="986">  986   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="987">  987   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="988">  988   </a>      Add1_out1_1(0) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="989">  989   </a>      Add1_out1_1(1) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="990">  990   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="991">  991   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="992">  992   </a>        Add1_out1_1(0) &lt;= Add1_out1(0);
</span><span><a class="LN" id="993">  993   </a>        Add1_out1_1(1) &lt;= Add1_out1(1);
</span><span><a class="LN" id="994">  994   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="995">  995   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="996">  996   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_21_process;
</span><span><a class="LN" id="997">  997   </a>
</span><span><a class="LN" id="998">  998   </a>
</span><span><a class="LN" id="999">  999   </a>  reduced_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1000"> 1000   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1001"> 1001   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1002"> 1002   </a>      Add1_out1_2(0) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="1003"> 1003   </a>      Add1_out1_2(1) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="1004"> 1004   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1005"> 1005   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1006"> 1006   </a>        Add1_out1_2(0) &lt;= Add1_out1_1(0);
</span><span><a class="LN" id="1007"> 1007   </a>        Add1_out1_2(1) &lt;= Add1_out1_1(1);
</span><span><a class="LN" id="1008"> 1008   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1009"> 1009   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1010"> 1010   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_1_process;
</span><span><a class="LN" id="1011"> 1011   </a>
</span><span><a class="LN" id="1012"> 1012   </a>
</span><span><a class="LN" id="1013" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1528')" name="code2model"> 1013   </a>  Product1_out1(0) &lt;= Add1_out1_2(0) * Add1_out1_2(0);
</span><span><a class="LN" id="1014" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1528')" name="code2model"> 1014   </a>  Product1_out1(1) &lt;= Add1_out1_2(1) * Add1_out1_2(1);
</span><span><a class="LN" id="1015"> 1015   </a>
</span><span><a class="LN" id="1016"> 1016   </a>  PipelineRegister2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1017"> 1017   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1018"> 1018   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1019"> 1019   </a>      Product1_out1_1(0) &lt;= to_signed(0, 48);
</span><span><a class="LN" id="1020"> 1020   </a>      Product1_out1_1(1) &lt;= to_signed(0, 48);
</span><span><a class="LN" id="1021"> 1021   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1022"> 1022   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1023"> 1023   </a>        Product1_out1_1(0) &lt;= Product1_out1(0);
</span><span><a class="LN" id="1024"> 1024   </a>        Product1_out1_1(1) &lt;= Product1_out1(1);
</span><span><a class="LN" id="1025"> 1025   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1026"> 1026   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1027"> 1027   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister2_process;
</span><span><a class="LN" id="1028"> 1028   </a>
</span><span><a class="LN" id="1029"> 1029   </a>
</span><span><a class="LN" id="1030"> 1030   </a>  Product1_out1_2(0) &lt;= resize(Product1_out1_1(0) &amp; '0', 50);
</span><span><a class="LN" id="1031"> 1031   </a>  Product1_out1_2(1) &lt;= resize(Product1_out1_1(1) &amp; '0', 50);
</span><span><a class="LN" id="1032"> 1032   </a>
</span><span><a class="LN" id="1033"> 1033   </a>  rd_71_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1034"> 1034   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1035"> 1035   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1036"> 1036   </a>      Product1_out1_3(0) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1037"> 1037   </a>      Product1_out1_3(1) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1038"> 1038   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1039"> 1039   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1040"> 1040   </a>        Product1_out1_3(0) &lt;= Product1_out1_2(0);
</span><span><a class="LN" id="1041"> 1041   </a>        Product1_out1_3(1) &lt;= Product1_out1_2(1);
</span><span><a class="LN" id="1042"> 1042   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1043"> 1043   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1044"> 1044   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_71_process;
</span><span><a class="LN" id="1045"> 1045   </a>
</span><span><a class="LN" id="1046"> 1046   </a>
</span><span><a class="LN" id="1047" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1482')" name="code2model"> 1047   </a>  <span class="CT">-- CSD Encoding (8929246) : 01000100001000000001'0001'0; Cost (Adders) = 4</span>
</span><span><a class="LN" id="1048" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1482')" name="code2model"> 1048   </a>  alpha1_mul_temp &lt;= (((resize(Product1_out1_3(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 83) + resize(Product1_out1_3(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 83)) + resize(Product1_out1_3(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 83)) - resize(Product1_out1_3(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 83)) - resize(Product1_out1_3(0) &amp; '0', 83);
</span><span><a class="LN" id="1049" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1482')" name="code2model"> 1049   </a>  alpha1_cast &lt;= alpha1_mul_temp(81 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="1050" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1482')" name="code2model"> 1050   </a>  alpha1_out1(0) &lt;= alpha1_cast(80 <span class="KW">DOWNTO</span> 31);
</span><span><a class="LN" id="1051" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1482')" name="code2model"> 1051   </a>  <span class="CT">-- CSD Encoding (8929246) : 01000100001000000001'0001'0; Cost (Adders) = 4</span>
</span><span><a class="LN" id="1052" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1482')" name="code2model"> 1052   </a>  alpha1_mul_temp_1 &lt;= (((resize(Product1_out1_3(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 83) + resize(Product1_out1_3(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 83)) + resize(Product1_out1_3(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 83)) - resize(Product1_out1_3(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 83)) - resize(Product1_out1_3(1) &amp; '0', 83);
</span><span><a class="LN" id="1053" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1482')" name="code2model"> 1053   </a>  alpha1_cast_1 &lt;= alpha1_mul_temp_1(81 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="1054" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1482')" name="code2model"> 1054   </a>  alpha1_out1(1) &lt;= alpha1_cast_1(80 <span class="KW">DOWNTO</span> 31);
</span><span><a class="LN" id="1055"> 1055   </a>
</span><span><a class="LN" id="1056"> 1056   </a>  rd_31_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1057"> 1057   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1058"> 1058   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1059"> 1059   </a>      alpha1_out1_1(0) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1060"> 1060   </a>      alpha1_out1_1(1) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1061"> 1061   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1062"> 1062   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1063"> 1063   </a>        alpha1_out1_1(0) &lt;= alpha1_out1(0);
</span><span><a class="LN" id="1064"> 1064   </a>        alpha1_out1_1(1) &lt;= alpha1_out1(1);
</span><span><a class="LN" id="1065"> 1065   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1066"> 1066   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1067"> 1067   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_31_process;
</span><span><a class="LN" id="1068"> 1068   </a>
</span><span><a class="LN" id="1069"> 1069   </a>
</span><span><a class="LN" id="1070"> 1070   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="1071"> 1071   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="1072"> 1072   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="1073"> 1073   </a>  <span class="CT">--  count to value  = 2</span>
</span><span><a class="LN" id="1074"> 1074   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="1075"> 1075   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1076"> 1076   </a>  mergedDelay_wr_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1077"> 1077   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1078"> 1078   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1079"> 1079   </a>      mergedDelay_waddr_2 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="1080"> 1080   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1081"> 1081   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1082"> 1082   </a>        <span class="KW">IF</span> mergedDelay_waddr_2 &gt;= to_unsigned(16#2#, 3) <span class="KW">THEN</span>
</span><span><a class="LN" id="1083"> 1083   </a>          mergedDelay_waddr_2 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="1084"> 1084   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="1085"> 1085   </a>          mergedDelay_waddr_2 &lt;= mergedDelay_waddr_2 + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="1086"> 1086   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1087"> 1087   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1088"> 1088   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1089"> 1089   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_2_process;
</span><span><a class="LN" id="1090"> 1090   </a>
</span><span><a class="LN" id="1091"> 1091   </a>
</span><span><a class="LN" id="1092"> 1092   </a>  mergedDelay_wrenb_2 &lt;= '1';
</span><span><a class="LN" id="1093"> 1093   </a>
</span><span><a class="LN" id="1094"> 1094   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="1095"> 1095   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="1096"> 1096   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="1097"> 1097   </a>  <span class="CT">--  count to value  = 2</span>
</span><span><a class="LN" id="1098"> 1098   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="1099"> 1099   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1100"> 1100   </a>  mergedDelay_rd_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1101"> 1101   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1102"> 1102   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1103"> 1103   </a>      mergedDelay_raddr_2 &lt;= to_unsigned(16#1#, 3);
</span><span><a class="LN" id="1104"> 1104   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1105"> 1105   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1106"> 1106   </a>        <span class="KW">IF</span> mergedDelay_raddr_2 &gt;= to_unsigned(16#2#, 3) <span class="KW">THEN</span>
</span><span><a class="LN" id="1107"> 1107   </a>          mergedDelay_raddr_2 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="1108"> 1108   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="1109"> 1109   </a>          mergedDelay_raddr_2 &lt;= mergedDelay_raddr_2 + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="1110"> 1110   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1111"> 1111   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1112"> 1112   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1113"> 1113   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_2_process;
</span><span><a class="LN" id="1114"> 1114   </a>
</span><span><a class="LN" id="1115"> 1115   </a>
</span><span><a class="LN" id="1116"> 1116   </a>  slicedInput_5 &lt;= mergedOutput_2(49 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="1117"> 1117   </a>
</span><span><a class="LN" id="1118"> 1118   </a>  delayOut1_2 &lt;= signed(slicedInput_5);
</span><span><a class="LN" id="1119"> 1119   </a>
</span><span><a class="LN" id="1120"> 1120   </a>  delayIn1_2 &lt;= Delay4_out1(1);
</span><span><a class="LN" id="1121"> 1121   </a>
</span><span><a class="LN" id="1122"> 1122   </a>  rd_61_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1123"> 1123   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1124"> 1124   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1125"> 1125   </a>      Gain_out1_1(0) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1126"> 1126   </a>      Gain_out1_1(1) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1127"> 1127   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1128"> 1128   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1129"> 1129   </a>        Gain_out1_1(0) &lt;= Gain_out1(0);
</span><span><a class="LN" id="1130"> 1130   </a>        Gain_out1_1(1) &lt;= Gain_out1(1);
</span><span><a class="LN" id="1131"> 1131   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1132"> 1132   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1133"> 1133   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_61_process;
</span><span><a class="LN" id="1134"> 1134   </a>
</span><span><a class="LN" id="1135"> 1135   </a>
</span><span><a class="LN" id="1136"> 1136   </a>  Delay4_bypass_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1137"> 1137   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1138"> 1138   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1139"> 1139   </a>      Delay4_bypass_reg(0) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1140"> 1140   </a>      Delay4_bypass_reg(1) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1141"> 1141   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1142"> 1142   </a>      <span class="KW">IF</span> enb_1_2048_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1143"> 1143   </a>        Delay4_bypass_reg(0) &lt;= Delay4_bypass_reg_next(0);
</span><span><a class="LN" id="1144"> 1144   </a>        Delay4_bypass_reg(1) &lt;= Delay4_bypass_reg_next(1);
</span><span><a class="LN" id="1145"> 1145   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1146"> 1146   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1147"> 1147   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_bypass_process;
</span><span><a class="LN" id="1148"> 1148   </a>
</span><span><a class="LN" id="1149"> 1149   </a>
</span><span><a class="LN" id="1150"> 1150   </a>  Gain_out1_2(0) &lt;= Gain_out1_1(0) <span class="KW">WHEN</span> enb_1_2048_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1151"> 1151   </a>      Delay4_bypass_reg(0);
</span><span><a class="LN" id="1152"> 1152   </a>
</span><span><a class="LN" id="1153"> 1153   </a>  Gain_out1_2(1) &lt;= Gain_out1_1(1) <span class="KW">WHEN</span> enb_1_2048_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1154"> 1154   </a>      Delay4_bypass_reg(1);
</span><span><a class="LN" id="1155"> 1155   </a>  Delay4_bypass_reg_next(0) &lt;= Gain_out1_1(0);
</span><span><a class="LN" id="1156"> 1156   </a>  Delay4_bypass_reg_next(1) &lt;= Gain_out1_1(1);
</span><span><a class="LN" id="1157"> 1157   </a>
</span><span><a class="LN" id="1158"> 1158   </a>  Delay4_out1 &lt;= Gain_out1_2;
</span><span><a class="LN" id="1159"> 1159   </a>
</span><span><a class="LN" id="1160"> 1160   </a>  delayIn0_2 &lt;= Delay4_out1(0);
</span><span><a class="LN" id="1161"> 1161   </a>
</span><span><a class="LN" id="1162"> 1162   </a>  mergedInput_2 &lt;= unsigned(delayIn0_2) &amp; unsigned(delayIn1_2);
</span><span><a class="LN" id="1163"> 1163   </a>
</span><span><a class="LN" id="1164"> 1164   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1165"> 1165   </a>  mergedDelay_reginc_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1166"> 1166   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1167"> 1167   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1168"> 1168   </a>      mergedDelay_regin_2 &lt;= to_unsigned(0, 100);
</span><span><a class="LN" id="1169"> 1169   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1170"> 1170   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1171"> 1171   </a>        mergedDelay_regin_2 &lt;= mergedInput_2;
</span><span><a class="LN" id="1172"> 1172   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1173"> 1173   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1174"> 1174   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_2_process;
</span><span><a class="LN" id="1175"> 1175   </a>
</span><span><a class="LN" id="1176"> 1176   </a>
</span><span><a class="LN" id="1177"> 1177   </a>  mergedDelay_regout_unsigned_2 &lt;= unsigned(mergedDelay_regout_2);
</span><span><a class="LN" id="1178"> 1178   </a>
</span><span><a class="LN" id="1179"> 1179   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1180"> 1180   </a>  mergedDelay_regoutc_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1181"> 1181   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1182"> 1182   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1183"> 1183   </a>      mergedOutput_2 &lt;= to_unsigned(0, 100);
</span><span><a class="LN" id="1184"> 1184   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1185"> 1185   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1186"> 1186   </a>        mergedOutput_2 &lt;= mergedDelay_regout_unsigned_2;
</span><span><a class="LN" id="1187"> 1187   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1188"> 1188   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1189"> 1189   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_2_process;
</span><span><a class="LN" id="1190"> 1190   </a>
</span><span><a class="LN" id="1191"> 1191   </a>
</span><span><a class="LN" id="1192"> 1192   </a>  slicedInput_6 &lt;= mergedOutput_2(99 <span class="KW">DOWNTO</span> 50);
</span><span><a class="LN" id="1193"> 1193   </a>
</span><span><a class="LN" id="1194"> 1194   </a>  delayOut0_2 &lt;= signed(slicedInput_6);
</span><span><a class="LN" id="1195"> 1195   </a>
</span><span><a class="LN" id="1196"> 1196   </a>  Delay4_out1_1(0) &lt;= delayOut0_2;
</span><span><a class="LN" id="1197"> 1197   </a>  Delay4_out1_1(1) &lt;= delayOut1_2;
</span><span><a class="LN" id="1198"> 1198   </a>
</span><span><a class="LN" id="1199" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1378')" name="code2model"> 1199   </a>  Add2_out1(0) &lt;= alpha1_out1_1(0) + Delay4_out1_1(0);
</span><span><a class="LN" id="1200" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1378')" name="code2model"> 1200   </a>  Add2_out1(1) &lt;= alpha1_out1_1(1) + Delay4_out1_1(1);
</span><span><a class="LN" id="1201"> 1201   </a>
</span><span><a class="LN" id="1202"> 1202   </a>  rd_41_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1203"> 1203   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1204"> 1204   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1205"> 1205   </a>      Add2_out1_1(0) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1206"> 1206   </a>      Add2_out1_1(1) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1207"> 1207   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1208"> 1208   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1209"> 1209   </a>        Add2_out1_1(0) &lt;= Add2_out1(0);
</span><span><a class="LN" id="1210"> 1210   </a>        Add2_out1_1(1) &lt;= Add2_out1(1);
</span><span><a class="LN" id="1211"> 1211   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1212"> 1212   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1213"> 1213   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_41_process;
</span><span><a class="LN" id="1214"> 1214   </a>
</span><span><a class="LN" id="1215"> 1215   </a>
</span><span><a class="LN" id="1216" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1380')" name="code2model"> 1216   </a>  <span class="CT">-- CSD Encoding (2138554402) : 100000001'0001'00001'00000000100010; Cost (Adders) = 5</span>
</span><span><a class="LN" id="1217" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1380')" name="code2model"> 1217   </a>  Gain_mul_temp &lt;= ((((resize(Add2_out1_1(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 84) - resize(Add2_out1_1(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 84)) - resize(Add2_out1_1(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 84)) - resize(Add2_out1_1(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 84)) + resize(Add2_out1_1(0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 84)) + resize(Add2_out1_1(0) &amp; '0', 84);
</span><span><a class="LN" id="1218" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1380')" name="code2model"> 1218   </a>  Gain_cast &lt;= Gain_mul_temp(82 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="1219" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1380')" name="code2model"> 1219   </a>  Gain_out1_3(0) &lt;= Gain_cast(80 <span class="KW">DOWNTO</span> 31);
</span><span><a class="LN" id="1220" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1380')" name="code2model"> 1220   </a>  <span class="CT">-- CSD Encoding (2138554402) : 100000001'0001'00001'00000000100010; Cost (Adders) = 5</span>
</span><span><a class="LN" id="1221" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1380')" name="code2model"> 1221   </a>  Gain_mul_temp_1 &lt;= ((((resize(Add2_out1_1(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 84) - resize(Add2_out1_1(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 84)) - resize(Add2_out1_1(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 84)) - resize(Add2_out1_1(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 84)) + resize(Add2_out1_1(1) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 84)) + resize(Add2_out1_1(1) &amp; '0', 84);
</span><span><a class="LN" id="1222" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1380')" name="code2model"> 1222   </a>  Gain_cast_1 &lt;= Gain_mul_temp_1(82 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="1223" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1380')" name="code2model"> 1223   </a>  Gain_out1_3(1) &lt;= Gain_cast_1(80 <span class="KW">DOWNTO</span> 31);
</span><span><a class="LN" id="1224"> 1224   </a>
</span><span><a class="LN" id="1225"> 1225   </a>  rd_51_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1226"> 1226   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1227"> 1227   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1228"> 1228   </a>      Gain_out1(0) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1229"> 1229   </a>      Gain_out1(1) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1230"> 1230   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1231"> 1231   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1232"> 1232   </a>        Gain_out1(0) &lt;= Gain_out1_3(0);
</span><span><a class="LN" id="1233"> 1233   </a>        Gain_out1(1) &lt;= Gain_out1_3(1);
</span><span><a class="LN" id="1234"> 1234   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1235"> 1235   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1236"> 1236   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_51_process;
</span><span><a class="LN" id="1237"> 1237   </a>
</span><span><a class="LN" id="1238"> 1238   </a>
</span><span><a class="LN" id="1239"> 1239   </a>
</span><span><a class="LN" id="1240" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1480')" name="code2model"> 1240   </a>  Switch2_out1(0) &lt;= Constant3_out1_scalarexpand(0) <span class="KW">WHEN</span> Delay3_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1241" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1480')" name="code2model"> 1241   </a>      Gain_out1(0);
</span><span><a class="LN" id="1242"> 1242   </a>
</span><span><a class="LN" id="1243" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1480')" name="code2model"> 1243   </a>  Switch2_out1(1) &lt;= Constant3_out1_scalarexpand(1) <span class="KW">WHEN</span> Delay3_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1244" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1480')" name="code2model"> 1244   </a>      Gain_out1(1);
</span><span><a class="LN" id="1245"> 1245   </a>
</span><span><a class="LN" id="1246"> 1246   </a>  rd_81_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="1247"> 1247   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1248"> 1248   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1249"> 1249   </a>      Switch2_out1_1(0) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1250"> 1250   </a>      Switch2_out1_1(1) &lt;= to_signed(0, 50);
</span><span><a class="LN" id="1251"> 1251   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="1252"> 1252   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1253"> 1253   </a>        Switch2_out1_1(0) &lt;= Switch2_out1(0);
</span><span><a class="LN" id="1254"> 1254   </a>        Switch2_out1_1(1) &lt;= Switch2_out1(1);
</span><span><a class="LN" id="1255"> 1255   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1256"> 1256   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1257"> 1257   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_81_process;
</span><span><a class="LN" id="1258"> 1258   </a>
</span><span><a class="LN" id="1259"> 1259   </a>
</span><span><a class="LN" id="1260"> 1260   </a>  outputgen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="1261"> 1261   </a>    variance(k) &lt;= std_logic_vector(Switch2_out1_1(k));
</span><span><a class="LN" id="1262"> 1262   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="1263"> 1263   </a>
</span><span><a class="LN" id="1264"> 1264   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="1265"> 1265   </a>
</span><span><a class="LN" id="1266"> 1266   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
