// Seed: 4193180422
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  reg id_5;
  type_8(
      id_2, id_1
  );
  assign id_5 = id_1;
  logic id_6;
  assign id_5 = id_5;
  always @(*) id_2 <= 1;
endmodule
