<stg><name>ddr_to_axis_reader_SD</name>


<trans_list>

<trans id="286" from="1" to="2">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="2" to="3">
<condition id="144">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="3" to="4">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="4" to="5">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="5" to="6">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="6" to="7">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="7" to="8">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="8" to="9">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="9" to="12">
<condition id="177">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="9" to="10">
<condition id="180">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="10" to="11">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="11" to="9">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="12" to="13">
<condition id="161">
<or_exp><and_exp><literal name="stereo_enabler_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="12" to="15">
<condition id="159">
<or_exp><and_exp><literal name="stereo_enabler_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="13" to="17">
<condition id="181">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="13" to="14">
<condition id="183">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="14" to="13">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="15" to="17">
<condition id="184">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="15" to="16">
<condition id="186">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="16" to="15">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="17" to="2">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_channel_1_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outstream_channel_2_V), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %base_address), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_dim), !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_offset), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %frame_buffer_number), !map !35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 %update_intr), !map !39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1 %stereo_enabler), !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @ddr_to_axis_reader_SD_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %stereo_enabler_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %stereo_enabler)

]]></node>
<StgValue><ssdm name="stereo_enabler_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %update_intr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %update_intr)

]]></node>
<StgValue><ssdm name="update_intr_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %frame_buffer_number_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %frame_buffer_number)

]]></node>
<StgValue><ssdm name="frame_buffer_number_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %frame_buffer_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_offset)

]]></node>
<StgValue><ssdm name="frame_buffer_offset_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %frame_buffer_dim_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_dim)

]]></node>
<StgValue><ssdm name="frame_buffer_dim_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %base_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %base_address)

]]></node>
<StgValue><ssdm name="base_address_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="64">
<![CDATA[
:16  %buffer = alloca [512 x i64], align 16

]]></node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %base_address, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i1 %update_intr, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i8 %frame_buffer_number, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_offset, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_dim, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i1 %stereo_enabler, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_channel_1_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i8* %outstream_channel_2_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 128, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32">
<![CDATA[
:28  %inner_index_load = load i32* @inner_index, align 4

]]></node>
<StgValue><ssdm name="inner_index_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecReset(i32* @inner_index, i32 1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecReset(i32* @luma_chroma_switch, i32 1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1">
<![CDATA[
:31  %guard_variable_for_ddr_to_axis = load i1* @guard_variable_for_ddr_to_axis_2, align 1

]]></node>
<StgValue><ssdm name="guard_variable_for_ddr_to_axis"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32">
<![CDATA[
:32  %FRAME_BUFFER_DIM_load = load i32* @FRAME_BUFFER_DIM_r, align 4

]]></node>
<StgValue><ssdm name="FRAME_BUFFER_DIM_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:33  br i1 %guard_variable_for_ddr_to_axis, label %._crit_edge, label %codeRepl1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="guard_variable_for_ddr_to_axis" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1:0  store i1 true, i1* @guard_variable_for_ddr_to_axis_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="guard_variable_for_ddr_to_axis" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
codeRepl1:1  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge:0  %FRAME_BUFFER_DIM_flag = phi i1 [ true, %codeRepl1 ], [ false, %0 ]

]]></node>
<StgValue><ssdm name="FRAME_BUFFER_DIM_flag"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:1  %FRAME_BUFFER_DIM_loc = phi i32 [ %frame_buffer_dim_read, %codeRepl1 ], [ %FRAME_BUFFER_DIM_load, %0 ]

]]></node>
<StgValue><ssdm name="FRAME_BUFFER_DIM_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_DIM_r, i32 1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge:3  %guard_variable_for_ddr_to_axis_1 = load i1* @guard_variable_for_ddr_to_axis, align 1

]]></node>
<StgValue><ssdm name="guard_variable_for_ddr_to_axis_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:4  %FRAME_OFFSET_load = load i32* @FRAME_OFFSET, align 4

]]></node>
<StgValue><ssdm name="FRAME_OFFSET_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %guard_variable_for_ddr_to_axis_1, label %._crit_edge14, label %codeRepl

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="guard_variable_for_ddr_to_axis_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:0  store i1 true, i1* @guard_variable_for_ddr_to_axis, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="guard_variable_for_ddr_to_axis_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:1  br label %._crit_edge14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge14:0  %FRAME_OFFSET_flag = phi i1 [ true, %codeRepl ], [ false, %._crit_edge ]

]]></node>
<StgValue><ssdm name="FRAME_OFFSET_flag"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge14:1  %FRAME_OFFSET_loc = phi i32 [ %frame_buffer_offset_read, %codeRepl ], [ %FRAME_OFFSET_load, %._crit_edge ]

]]></node>
<StgValue><ssdm name="FRAME_OFFSET_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge14:2  call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_OFFSET, i32 1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge14:3  %guard_variable_for_ddr_to_axis_2 = load i1* @guard_variable_for_ddr_to_axis_1, align 1

]]></node>
<StgValue><ssdm name="guard_variable_for_ddr_to_axis_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge14:4  %FRAME_BUFFER_NUMBER_load = load i8* @FRAME_BUFFER_NUMBER_r, align 1

]]></node>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14:5  br i1 %guard_variable_for_ddr_to_axis_2, label %._crit_edge15, label %codeRepl2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="guard_variable_for_ddr_to_axis_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl2:0  store i1 true, i1* @guard_variable_for_ddr_to_axis_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="guard_variable_for_ddr_to_axis_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
codeRepl2:1  br label %._crit_edge15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge15:0  %FRAME_BUFFER_NUMBER_flag = phi i1 [ true, %codeRepl2 ], [ false, %._crit_edge14 ]

]]></node>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_flag"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge15:1  %FRAME_BUFFER_NUMBER_loc = phi i8 [ %frame_buffer_number_read, %codeRepl2 ], [ %FRAME_BUFFER_NUMBER_load, %._crit_edge14 ]

]]></node>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge15:2  call void (...)* @_ssdm_op_SpecReset(i8* @FRAME_BUFFER_NUMBER_r, i32 1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge15:3  %guard_variable_for_ddr_to_axis_3 = load i1* @guard_variable_for_ddr_to_axis_3, align 1

]]></node>
<StgValue><ssdm name="guard_variable_for_ddr_to_axis_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15:4  %BASE_ADDRESS_load = load i32* @BASE_ADDRESS_r, align 4

]]></node>
<StgValue><ssdm name="BASE_ADDRESS_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15:5  br i1 %guard_variable_for_ddr_to_axis_3, label %._crit_edge16, label %codeRepl3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="guard_variable_for_ddr_to_axis_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl3:0  store i1 true, i1* @guard_variable_for_ddr_to_axis_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="guard_variable_for_ddr_to_axis_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
codeRepl3:1  br label %._crit_edge16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge16:0  %BASE_ADDRESS_flag = phi i1 [ true, %codeRepl3 ], [ false, %._crit_edge15 ]

]]></node>
<StgValue><ssdm name="BASE_ADDRESS_flag"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge16:1  %BASE_ADDRESS_loc = phi i32 [ %base_address_read, %codeRepl3 ], [ %BASE_ADDRESS_load, %._crit_edge15 ]

]]></node>
<StgValue><ssdm name="BASE_ADDRESS_loc"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge16:2  call void (...)* @_ssdm_op_SpecReset(i32* @BASE_ADDRESS_r, i32 1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge16:3  %tmp_7 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %base_address_read, i32 3, i32 31)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="29">
<![CDATA[
._crit_edge16:4  %tmp_8 = zext i29 %tmp_7 to i32

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge16:5  %p_FRAME_BUFFER_DIM_flag = or i1 %FRAME_BUFFER_DIM_flag, %update_intr_read

]]></node>
<StgValue><ssdm name="p_FRAME_BUFFER_DIM_flag"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge16:6  %frame_buffer_dim_FRAME_BUFFER_s = select i1 %update_intr_read, i32 %frame_buffer_dim_read, i32 %FRAME_BUFFER_DIM_loc

]]></node>
<StgValue><ssdm name="frame_buffer_dim_FRAME_BUFFER_s"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge16:7  %p_FRAME_OFFSET_flag = or i1 %FRAME_OFFSET_flag, %update_intr_read

]]></node>
<StgValue><ssdm name="p_FRAME_OFFSET_flag"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge16:8  %p_FRAME_BUFFER_NUMBER_flag = or i1 %FRAME_BUFFER_NUMBER_flag, %update_intr_read

]]></node>
<StgValue><ssdm name="p_FRAME_BUFFER_NUMBER_flag"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge16:9  %tmp_1_FRAME_BUFFER_NUMBER_loc = select i1 %update_intr_read, i8 %frame_buffer_number_read, i8 %FRAME_BUFFER_NUMBER_loc

]]></node>
<StgValue><ssdm name="tmp_1_FRAME_BUFFER_NUMBER_loc"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge16:10  %tmp_1_FRAME_BUFFER_NUMBER_loc_s = zext i8 %tmp_1_FRAME_BUFFER_NUMBER_loc to i32

]]></node>
<StgValue><ssdm name="tmp_1_FRAME_BUFFER_NUMBER_loc_s"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge16:11  %p_BASE_ADDRESS_flag = or i1 %BASE_ADDRESS_flag, %update_intr_read

]]></node>
<StgValue><ssdm name="p_BASE_ADDRESS_flag"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge16:12  %tmp_7_base_address = select i1 %update_intr_read, i32 %tmp_8, i32 %base_address_read

]]></node>
<StgValue><ssdm name="tmp_7_base_address"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge16:13  %frame_buffer_offset_FRAME_OFFS = select i1 %update_intr_read, i32 %frame_buffer_offset_read, i32 %FRAME_OFFSET_loc

]]></node>
<StgValue><ssdm name="frame_buffer_offset_FRAME_OFFS"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge16:14  %tmp_7_BASE_ADDRESS_loc = select i1 %update_intr_read, i32 %tmp_8, i32 %BASE_ADDRESS_loc

]]></node>
<StgValue><ssdm name="tmp_7_BASE_ADDRESS_loc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge16:15  %tmp_s = mul i32 %inner_index_load, %frame_buffer_offset_FRAME_OFFS

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge16:16  %tmp_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_s, i32 3, i32 31)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="29">
<![CDATA[
._crit_edge16:17  %tmp_9 = zext i29 %tmp_2 to i32

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge16:18  %offset = add i32 %tmp_9, %tmp_7_BASE_ADDRESS_loc

]]></node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge16:19  br i1 %p_BASE_ADDRESS_flag, label %mergeST21, label %._crit_edge17.new22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="p_BASE_ADDRESS_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST21:0  store i32 %tmp_7_base_address, i32* @BASE_ADDRESS_r, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="p_BASE_ADDRESS_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="0">
<![CDATA[
mergeST21:1  br label %._crit_edge17.new22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge17.new22:0  br i1 %p_FRAME_BUFFER_NUMBER_flag, label %mergeST19, label %._crit_edge17.new20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="p_FRAME_BUFFER_NUMBER_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
mergeST19:0  store i8 %frame_buffer_number_read, i8* @FRAME_BUFFER_NUMBER_r, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="p_FRAME_BUFFER_NUMBER_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0">
<![CDATA[
mergeST19:1  br label %._crit_edge17.new20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge17.new20:0  br i1 %p_FRAME_OFFSET_flag, label %mergeST17, label %._crit_edge17.new18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="p_FRAME_OFFSET_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST17:0  store i32 %frame_buffer_offset_read, i32* @FRAME_OFFSET, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="p_FRAME_OFFSET_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0">
<![CDATA[
mergeST17:1  br label %._crit_edge17.new18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge17.new18:0  br i1 %p_FRAME_BUFFER_DIM_flag, label %mergeST, label %._crit_edge17.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="p_FRAME_BUFFER_DIM_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST:0  store i32 %frame_buffer_dim_read, i32* @FRAME_BUFFER_DIM_r, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="p_FRAME_BUFFER_DIM_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge17.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge17.new:0  %tmp_5 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %frame_buffer_dim_FRAME_BUFFER_s, i32 12, i32 31)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge17.new:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %offset1 = phi i32 [ %offset, %._crit_edge17.new ], [ %offset_1, %.loopexit ]

]]></node>
<StgValue><ssdm name="offset1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:1  %i = phi i20 [ 0, %._crit_edge17.new ], [ %i_1, %.loopexit ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:2  %exitcond1 = icmp eq i20 %i, %tmp_5

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %i_1 = add i20 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %._crit_edge18, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_1 = sext i32 %offset1 to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %base_ddr_addr_addr = getelementptr inbounds i64* %base_ddr_addr, i64 %tmp_1

]]></node>
<StgValue><ssdm name="base_ddr_addr_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

]]></node>
<StgValue><ssdm name="base_ddr_addr_addr_1_rd_req"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18:0  %tmp_3 = icmp eq i32 %inner_index_load, %tmp_1_FRAME_BUFFER_NUMBER_loc_s

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18:1  %tmp_4 = add nsw i32 %inner_index_load, 1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge18:2  %storemerge = select i1 %tmp_3, i32 0, i32 %tmp_4

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18:3  store i32 %storemerge, i32* @inner_index, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="0">
<![CDATA[
._crit_edge18:4  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="124" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

]]></node>
<StgValue><ssdm name="base_ddr_addr_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="125" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

]]></node>
<StgValue><ssdm name="base_ddr_addr_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

]]></node>
<StgValue><ssdm name="base_ddr_addr_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

]]></node>
<StgValue><ssdm name="base_ddr_addr_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="128" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

]]></node>
<StgValue><ssdm name="base_ddr_addr_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1048575, i64 0)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

]]></node>
<StgValue><ssdm name="base_ddr_addr_addr_1_rd_req"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i10 [ 0, %2 ], [ %indvar_next, %burst.rd.body ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header:1  %exitcond = icmp eq i10 %indvar, -512

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header:2  %indvar_next = add i10 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:3  br i1 %exitcond, label %burst.rd.end, label %burst.rd.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.body:4  %base_ddr_addr_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %base_ddr_addr_addr)

]]></node>
<StgValue><ssdm name="base_ddr_addr_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_buffer_OC_base_ddr_a) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="64" op_0_bw="10">
<![CDATA[
burst.rd.body:5  %tmp_6 = zext i10 %indvar to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:6  %buffer_addr = getelementptr [512 x i64]* %buffer, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
burst.rd.body:7  store i64 %base_ddr_addr_addr_read, i64* %buffer_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:9  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end:0  br i1 %stereo_enabler_read, label %.preheader, label %.preheader9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader9:0  %j = phi i13 [ %j_4, %6 ], [ 0, %burst.rd.end ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
.preheader9:1  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %j, i32 12)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:2  br i1 %tmp_10, label %.loopexit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32">
<![CDATA[
:2  %luma_chroma_switch_load = load i32* @luma_chroma_switch, align 4

]]></node>
<StgValue><ssdm name="luma_chroma_switch_load"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_18 = icmp eq i32 %luma_chroma_switch_load, 1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_18, label %4, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_20 = add nsw i32 1, %luma_chroma_switch_load

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %tmp_20, i32* @luma_chroma_switch, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="3" op_0_bw="13">
<![CDATA[
:2  %tmp_71 = trunc i13 %j to i3

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="9" op_0_bw="9" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %gepindex62_cast = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %j, i32 3, i32 11)

]]></node>
<StgValue><ssdm name="gepindex62_cast"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="64" op_0_bw="9">
<![CDATA[
:4  %gepindex264_cast = zext i9 %gepindex62_cast to i64

]]></node>
<StgValue><ssdm name="gepindex264_cast"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %buffer_addr_3 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex264_cast

]]></node>
<StgValue><ssdm name="buffer_addr_3"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="9">
<![CDATA[
:6  %buffer_load_3 = load i64* %buffer_addr_3, align 8

]]></node>
<StgValue><ssdm name="buffer_load_3"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 0, i32* @luma_chroma_switch, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %j_3 = add i13 -1, %j

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="3" op_0_bw="13">
<![CDATA[
:2  %tmp_52 = trunc i13 %j_3 to i3

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_53 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %j_3, i32 3, i32 12)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="14" op_0_bw="10">
<![CDATA[
:4  %adjSize = sext i10 %tmp_53 to i14

]]></node>
<StgValue><ssdm name="adjSize"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %mem_index_gep = add i14 4, %adjSize

]]></node>
<StgValue><ssdm name="mem_index_gep"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="15" op_0_bw="14">
<![CDATA[
:6  %adjSize55_cast = zext i14 %mem_index_gep to i15

]]></node>
<StgValue><ssdm name="adjSize55_cast"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %addrCmp = icmp ult i10 %tmp_53, -4

]]></node>
<StgValue><ssdm name="addrCmp"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:8  %addrCmp1 = icmp ult i14 %mem_index_gep, 516

]]></node>
<StgValue><ssdm name="addrCmp1"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %gepindex = add i15 -4, %adjSize55_cast

]]></node>
<StgValue><ssdm name="gepindex"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:10  %gepindex1 = select i1 %addrCmp, i15 %gepindex, i15 511

]]></node>
<StgValue><ssdm name="gepindex1"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:11  %gepindex2 = select i1 %addrCmp1, i15 %gepindex1, i15 511

]]></node>
<StgValue><ssdm name="gepindex2"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="64" op_0_bw="15">
<![CDATA[
:12  %gepindex2_cast = sext i15 %gepindex2 to i64

]]></node>
<StgValue><ssdm name="gepindex2_cast"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %buffer_addr_2 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex2_cast

]]></node>
<StgValue><ssdm name="buffer_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="9">
<![CDATA[
:14  %buffer_load_2 = load i64* %buffer_addr_2, align 8

]]></node>
<StgValue><ssdm name="buffer_load_2"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %j_1 = phi i13 [ %j_3, %4 ], [ %j, %5 ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_16)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %j_4 = add i13 %j_1, 1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="183" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="9">
<![CDATA[
:6  %buffer_load_3 = load i64* %buffer_addr_3, align 8

]]></node>
<StgValue><ssdm name="buffer_load_3"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:7  %start_pos3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_71, i3 0)

]]></node>
<StgValue><ssdm name="start_pos3"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %end_pos3 = or i6 %start_pos3, 7

]]></node>
<StgValue><ssdm name="end_pos3"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %tmp_72 = icmp ugt i6 %start_pos3, %end_pos3

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="7" op_0_bw="6">
<![CDATA[
:10  %tmp_73 = zext i6 %start_pos3 to i7

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="7" op_0_bw="6">
<![CDATA[
:11  %tmp_74 = zext i6 %end_pos3 to i7

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_75 = call i64 @llvm.part.select.i64(i64 %buffer_load_3, i32 63, i32 0)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_76 = sub i7 %tmp_73, %tmp_74

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %tmp_77 = xor i7 %tmp_73, 63

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:15  %tmp_78 = sub i7 %tmp_74, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:16  %tmp_79 = select i1 %tmp_72, i7 %tmp_76, i7 %tmp_78

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %tmp_80 = select i1 %tmp_72, i64 %tmp_75, i64 %buffer_load_3

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:18  %tmp_81 = select i1 %tmp_72, i7 %tmp_77, i7 %tmp_73

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %tmp_82 = sub i7 63, %tmp_79

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="7">
<![CDATA[
:20  %tmp_83 = zext i7 %tmp_81 to i64

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="7">
<![CDATA[
:21  %tmp_84 = zext i7 %tmp_82 to i64

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_85 = lshr i64 %tmp_80, %tmp_83

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_86 = lshr i64 -1, %tmp_84

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_87 = and i64 %tmp_85, %tmp_86

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="64">
<![CDATA[
:25  %tmp_88 = trunc i64 %tmp_87 to i8

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:26  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_88)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="9">
<![CDATA[
:14  %buffer_load_2 = load i64* %buffer_addr_2, align 8

]]></node>
<StgValue><ssdm name="buffer_load_2"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:15  %start_pos = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_52, i3 0)

]]></node>
<StgValue><ssdm name="start_pos"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  %end_pos2 = or i6 %start_pos, 7

]]></node>
<StgValue><ssdm name="end_pos2"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %tmp_54 = icmp ugt i6 %start_pos, %end_pos2

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="7" op_0_bw="6">
<![CDATA[
:18  %tmp_55 = zext i6 %start_pos to i7

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="7" op_0_bw="6">
<![CDATA[
:19  %tmp_56 = zext i6 %end_pos2 to i7

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_57 = call i64 @llvm.part.select.i64(i64 %buffer_load_2, i32 63, i32 0)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:21  %tmp_58 = sub i7 %tmp_55, %tmp_56

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_59 = xor i7 %tmp_55, 63

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_60 = sub i7 %tmp_56, %tmp_55

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:24  %tmp_61 = select i1 %tmp_54, i7 %tmp_58, i7 %tmp_60

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %tmp_62 = select i1 %tmp_54, i64 %tmp_57, i64 %buffer_load_2

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:26  %tmp_63 = select i1 %tmp_54, i7 %tmp_59, i7 %tmp_55

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:27  %tmp_64 = sub i7 63, %tmp_61

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="64" op_0_bw="7">
<![CDATA[
:28  %tmp_65 = zext i7 %tmp_63 to i64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="64" op_0_bw="7">
<![CDATA[
:29  %tmp_66 = zext i7 %tmp_64 to i64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %tmp_67 = lshr i64 %tmp_62, %tmp_65

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %tmp_68 = lshr i64 -1, %tmp_66

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tmp_69 = and i64 %tmp_67, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="64">
<![CDATA[
:33  %tmp_70 = trunc i64 %tmp_69 to i8

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:34  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_70)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:0  %j1 = phi i13 [ %j_2, %7 ], [ 0, %burst.rd.end ]

]]></node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
.preheader:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %j1, i32 12)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp, label %.loopexit, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="3" op_0_bw="13">
<![CDATA[
:0  %tmp_11 = trunc i13 %j1 to i3

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="9" op_0_bw="9" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %gepindex74_cast = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %j1, i32 3, i32 11)

]]></node>
<StgValue><ssdm name="gepindex74_cast"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="9">
<![CDATA[
:5  %gepindex276_cast = zext i9 %gepindex74_cast to i64

]]></node>
<StgValue><ssdm name="gepindex276_cast"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex276_cast

]]></node>
<StgValue><ssdm name="buffer_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="64" op_0_bw="9">
<![CDATA[
:7  %buffer_load = load i64* %buffer_addr_1, align 8

]]></node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %j1, i32 1, i32 2)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="64" op_0_bw="9">
<![CDATA[
:30  %buffer_load_1 = load i64* %buffer_addr_1, align 8

]]></node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:52  %j_2 = add i13 2, %j1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="64" op_0_bw="9">
<![CDATA[
:7  %buffer_load = load i64* %buffer_addr_1, align 8

]]></node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:9  %start_pos1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_13, i4 0)

]]></node>
<StgValue><ssdm name="start_pos1"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %end_pos = or i6 %start_pos1, 7

]]></node>
<StgValue><ssdm name="end_pos"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %tmp_15 = icmp ugt i6 %start_pos1, %end_pos

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="7" op_0_bw="6">
<![CDATA[
:12  %tmp_17 = zext i6 %start_pos1 to i7

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="7" op_0_bw="6">
<![CDATA[
:13  %tmp_19 = zext i6 %end_pos to i7

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_21 = call i64 @llvm.part.select.i64(i64 %buffer_load, i32 63, i32 0)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:15  %tmp_22 = sub i7 %tmp_17, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16  %tmp_23 = xor i7 %tmp_17, 63

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:17  %tmp_24 = sub i7 %tmp_19, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:18  %tmp_25 = select i1 %tmp_15, i7 %tmp_22, i7 %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %tmp_26 = select i1 %tmp_15, i64 %tmp_21, i64 %buffer_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:20  %tmp_27 = select i1 %tmp_15, i7 %tmp_23, i7 %tmp_17

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:21  %tmp_28 = sub i7 63, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="64" op_0_bw="7">
<![CDATA[
:22  %tmp_29 = zext i7 %tmp_27 to i64

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="7">
<![CDATA[
:23  %tmp_30 = zext i7 %tmp_28 to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_31 = lshr i64 %tmp_26, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_32 = lshr i64 -1, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_33 = and i64 %tmp_31, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="8" op_0_bw="64">
<![CDATA[
:27  %tmp_34 = trunc i64 %tmp_33 to i8

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:28  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_34)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  %tmp_14 = or i3 %tmp_11, 1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="64" op_0_bw="9">
<![CDATA[
:30  %buffer_load_1 = load i64* %buffer_addr_1, align 8

]]></node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:31  %start_pos2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_14, i3 0)

]]></node>
<StgValue><ssdm name="start_pos2"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:32  %end_pos1 = or i6 %start_pos2, 7

]]></node>
<StgValue><ssdm name="end_pos1"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:33  %tmp_35 = icmp ugt i6 %start_pos2, %end_pos1

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="7" op_0_bw="6">
<![CDATA[
:34  %tmp_36 = zext i6 %start_pos2 to i7

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="7" op_0_bw="6">
<![CDATA[
:35  %tmp_37 = zext i6 %end_pos1 to i7

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %tmp_38 = call i64 @llvm.part.select.i64(i64 %buffer_load_1, i32 63, i32 0)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:37  %tmp_39 = sub i7 %tmp_36, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:38  %tmp_40 = xor i7 %tmp_36, 63

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:39  %tmp_41 = sub i7 %tmp_37, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:40  %tmp_42 = select i1 %tmp_35, i7 %tmp_39, i7 %tmp_41

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %tmp_43 = select i1 %tmp_35, i64 %tmp_38, i64 %buffer_load_1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:42  %tmp_44 = select i1 %tmp_35, i7 %tmp_40, i7 %tmp_36

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:43  %tmp_45 = sub i7 63, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="64" op_0_bw="7">
<![CDATA[
:44  %tmp_46 = zext i7 %tmp_44 to i64

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="64" op_0_bw="7">
<![CDATA[
:45  %tmp_47 = zext i7 %tmp_45 to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_48 = lshr i64 %tmp_43, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %tmp_49 = lshr i64 -1, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %tmp_50 = and i64 %tmp_48, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="64">
<![CDATA[
:49  %tmp_51 = trunc i64 %tmp_50 to i8

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:50  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outstream_channel_2_V, i8 %tmp_51)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:51  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_12)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="0">
<![CDATA[
:53  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="284" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:0  %offset_1 = add i32 %offset1, 512

]]></node>
<StgValue><ssdm name="offset_1"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
