Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 17:54:56 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #1                                                           |                                                 WorstPath from Dst                                                 |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                        6.250 |                                                                                                              6.250 |
| Path Delay                |                    0.957 |                                                                                                                        9.524 |                                                                                                              9.242 |
| Logic Delay               | 0.093(10%)               | 2.813(30%)                                                                                                                   | 2.499(28%)                                                                                                         |
| Net Delay                 | 0.864(90%)               | 6.711(70%)                                                                                                                   | 6.743(72%)                                                                                                         |
| Clock Skew                |                   -0.182 |                                                                                                                        0.024 |                                                                                                             -0.255 |
| Slack                     |                    5.103 |                                                                                                                       -3.258 |                                                                                                             -3.255 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                    |
| Bounding Box Size         | 1% x 0%                  | 7% x 3%                                                                                                                      | 7% x 2%                                                                                                            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                       | (0, 0)                                                                                                             |
| Cumulative Fanout         |                        3 |                                                                                                                          157 |                                                                                                                171 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                       |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                 21 |
| Routes                    |                        1 |                                                                                                                           23 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                          | clk                                                                                                                |
| End Point Clock           | clk                      | clk                                                                                                                          | clk                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                               |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                               |
| IO Crossings              |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| High Fanout               |                        3 |                                                                                                                           25 |                                                                                                                 31 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_3[21]/C          | muon_cand_1.pt_fast[1]/C                                                                                                     | sector_ret_1573/C                                                                                                  |
| End Point Pin             | muon_cand_1.pt_fast[1]/D | sector_ret_1573/D                                                                                                            | sr_2_13.roi[1]/D                                                                                                   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                       WorstPath to Src                                                       |                                                       Path #2                                                      | WorstPath from Dst |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                        6.250 |                                                                                                              6.250 |              6.250 |
| Path Delay                |                                                                                                                        9.524 |                                                                                                              9.242 |              0.772 |
| Logic Delay               | 2.813(30%)                                                                                                                   | 2.499(28%)                                                                                                         | 0.096(13%)         |
| Net Delay                 | 6.711(70%)                                                                                                                   | 6.743(72%)                                                                                                         | 0.676(87%)         |
| Clock Skew                |                                                                                                                        0.024 |                                                                                                             -0.255 |             -0.051 |
| Slack                     |                                                                                                                       -3.258 |                                                                                                             -3.255 |              5.419 |
| Timing Exception          |                                                                                                                              |                                                                                                                    |                    |
| Bounding Box Size         | 7% x 3%                                                                                                                      | 7% x 2%                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)                                                                                                                       | (0, 0)                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                                                                                                                          157 |                                                                                                                171 |                  1 |
| Fixed Loc                 |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Fixed Route               |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                 | Safely Timed                                                                                                       | Safely Timed       |
| Logic Levels              |                                                                                                                           23 |                                                                                                                 21 |                  0 |
| Routes                    |                                                                                                                           23 |                                                                                                                 21 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                          | clk                                                                                                                | clk                |
| End Point Clock           | clk                                                                                                                          | clk                                                                                                                | clk                |
| DSP Block                 | None                                                                                                                         | None                                                                                                               | None               |
| BRAM                      | None                                                                                                                         | None                                                                                                               | None               |
| IO Crossings              |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| SLR Crossings             |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| PBlocks                   |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| High Fanout               |                                                                                                                           25 |                                                                                                                 31 |                  1 |
| Dont Touch                |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Mark Debug                |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                       | FDRE/C                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                       | FDRE/D                                                                                                             | FDRE/D             |
| Start Point Pin           | muon_cand_1.pt_fast[1]/C                                                                                                     | sector_ret_1573/C                                                                                                  | sr_2_13.roi[1]/C   |
| End Point Pin             | sector_ret_1573/D                                                                                                            | sr_2_13.roi[1]/D                                                                                                   | sr_3_13.roi[1]/D   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                    Path #3                                                    | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                         6.250 |              6.250 |
| Path Delay                |                    1.394 |                                                                                                         9.385 |              0.335 |
| Logic Delay               | 0.095(7%)                | 2.325(25%)                                                                                                    | 0.097(29%)         |
| Net Delay                 | 1.299(93%)               | 7.060(75%)                                                                                                    | 0.238(71%)         |
| Clock Skew                |                   -0.088 |                                                                                                        -0.111 |             -0.044 |
| Slack                     |                    4.760 |                                                                                                        -3.254 |              5.863 |
| Timing Exception          |                          |                                                                                                               |                    |
| Bounding Box Size         | 1% x 0%                  | 7% x 2%                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                           197 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                             0 |                  0 |
| Fixed Route               |                        0 |                                                                                                             0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                  | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                            20 |                  0 |
| Routes                    |                        1 |                                                                                                            20 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                           | clk                |
| End Point Clock           | clk                      | clk                                                                                                           | clk                |
| DSP Block                 | None                     | None                                                                                                          | None               |
| BRAM                      | None                     | None                                                                                                          | None               |
| IO Crossings              |                        0 |                                                                                                             0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                             0 |                  0 |
| PBlocks                   |                        0 |                                                                                                             0 |                  0 |
| High Fanout               |                        3 |                                                                                                            21 |                  1 |
| Dont Touch                |                        0 |                                                                                                             0 |                  0 |
| Mark Debug                |                        0 |                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[36]/C          | muon_cand_2.pt_fast[0]/C                                                                                      | sr_1_6.sector[0]/C |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_1_6.sector[0]/D                                                                                            | sr_2_6.sector[0]/D |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                       Path #4                                                      | WorstPath from Dst |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                              6.250 |              6.250 |
| Path Delay                |                    1.394 |                                                                                                              9.500 |              0.286 |
| Logic Delay               | 0.095(7%)                | 2.474(27%)                                                                                                         | 0.096(34%)         |
| Net Delay                 | 1.299(93%)               | 7.026(73%)                                                                                                         | 0.190(66%)         |
| Clock Skew                |                   -0.088 |                                                                                                              0.011 |             -0.246 |
| Slack                     |                    4.760 |                                                                                                             -3.247 |              5.710 |
| Timing Exception          |                          |                                                                                                                    |                    |
| Bounding Box Size         | 1% x 0%                  | 6% x 2%                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                175 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                  0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                       | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                 21 |                  0 |
| Routes                    |                        1 |                                                                                                                 21 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                | clk                |
| End Point Clock           | clk                      | clk                                                                                                                | clk                |
| DSP Block                 | None                     | None                                                                                                               | None               |
| BRAM                      | None                     | None                                                                                                               | None               |
| IO Crossings              |                        0 |                                                                                                                  0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                  0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                  0 |                  0 |
| High Fanout               |                        3 |                                                                                                                 21 |                  1 |
| Dont Touch                |                        0 |                                                                                                                  0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                             | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[36]/C          | muon_cand_2.pt_fast[0]/C                                                                                           | sr_1_6.roi[2]/C    |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_1_6.roi[2]/D                                                                                                    | sr_2_6.roi[2]/D    |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                    Path #5                                                    | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                         6.250 |              6.250 |
| Path Delay                |                    1.394 |                                                                                                         9.494 |              0.355 |
| Logic Delay               | 0.095(7%)                | 2.210(24%)                                                                                                    | 0.096(28%)         |
| Net Delay                 | 1.299(93%)               | 7.284(76%)                                                                                                    | 0.259(72%)         |
| Clock Skew                |                   -0.088 |                                                                                                         0.007 |             -0.248 |
| Slack                     |                    4.760 |                                                                                                        -3.245 |              5.639 |
| Timing Exception          |                          |                                                                                                               |                    |
| Bounding Box Size         | 1% x 0%                  | 7% x 2%                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                           197 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                             0 |                  0 |
| Fixed Route               |                        0 |                                                                                                             0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                  | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                            20 |                  0 |
| Routes                    |                        1 |                                                                                                            20 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                           | clk                |
| End Point Clock           | clk                      | clk                                                                                                           | clk                |
| DSP Block                 | None                     | None                                                                                                          | None               |
| BRAM                      | None                     | None                                                                                                          | None               |
| IO Crossings              |                        0 |                                                                                                             0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                             0 |                  0 |
| PBlocks                   |                        0 |                                                                                                             0 |                  0 |
| High Fanout               |                        3 |                                                                                                            21 |                  1 |
| Dont Touch                |                        0 |                                                                                                             0 |                  0 |
| Mark Debug                |                        0 |                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[36]/C          | muon_cand_2.pt_fast[0]/C                                                                                      | sr_1_6.roi[4]/C    |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_1_6.roi[4]/D                                                                                               | sr_2_6.roi[4]/D    |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                    Path #6                                                    | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                         6.250 |              6.250 |
| Path Delay                |                    1.394 |                                                                                                         9.369 |              0.482 |
| Logic Delay               | 0.095(7%)                | 2.210(24%)                                                                                                    | 0.095(20%)         |
| Net Delay                 | 1.299(93%)               | 7.159(76%)                                                                                                    | 0.387(80%)         |
| Clock Skew                |                   -0.088 |                                                                                                        -0.115 |             -0.092 |
| Slack                     |                    4.760 |                                                                                                        -3.242 |              5.668 |
| Timing Exception          |                          |                                                                                                               |                    |
| Bounding Box Size         | 1% x 0%                  | 6% x 2%                                                                                                       | 1% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                           197 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                             0 |                  0 |
| Fixed Route               |                        0 |                                                                                                             0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                  | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                            20 |                  0 |
| Routes                    |                        1 |                                                                                                            20 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                           | clk                |
| End Point Clock           | clk                      | clk                                                                                                           | clk                |
| DSP Block                 | None                     | None                                                                                                          | None               |
| BRAM                      | None                     | None                                                                                                          | None               |
| IO Crossings              |                        0 |                                                                                                             0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                             0 |                  0 |
| PBlocks                   |                        0 |                                                                                                             0 |                  0 |
| High Fanout               |                        3 |                                                                                                            21 |                  1 |
| Dont Touch                |                        0 |                                                                                                             0 |                  0 |
| Mark Debug                |                        0 |                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[36]/C          | muon_cand_2.pt_fast[0]/C                                                                                      | sr_1_6.roi[6]/C    |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_1_6.roi[6]/D                                                                                               | sr_2_6.roi[6]/D    |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #7                                                              | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |              6.250 |
| Path Delay                |                    0.957 |                                                                                                                             9.411 |              0.861 |
| Logic Delay               | 0.093(10%)               | 2.595(28%)                                                                                                                        | 0.093(11%)         |
| Net Delay                 | 0.864(90%)               | 6.816(72%)                                                                                                                        | 0.768(89%)         |
| Clock Skew                |                   -0.182 |                                                                                                                            -0.072 |             -0.119 |
| Slack                     |                    5.103 |                                                                                                                            -3.242 |              5.261 |
| Timing Exception          |                          |                                                                                                                                   |                    |
| Bounding Box Size         | 1% x 0%                  | 7% x 2%                                                                                                                           | 5% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                               159 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                24 |                  0 |
| Routes                    |                        1 |                                                                                                                                24 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                |
| DSP Block                 | None                     | None                                                                                                                              | None               |
| BRAM                      | None                     | None                                                                                                                              | None               |
| IO Crossings              |                        0 |                                                                                                                                 0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                25 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[21]/C          | muon_cand_1.pt_fast[1]/C                                                                                                          | sr_1_6.roi[7]/C    |
| End Point Pin             | muon_cand_1.pt_fast[1]/D | sr_1_6.roi[7]/D                                                                                                                   | sr_2_6.roi[7]/D    |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #8                                                           |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                        6.250 |                                                                                                                   6.250 |
| Path Delay                |                    1.067 |                                                                                                                        9.403 |                                                                                                                   9.086 |
| Logic Delay               | 0.093(9%)                | 2.744(30%)                                                                                                                   | 2.488(28%)                                                                                                              |
| Net Delay                 | 0.974(91%)               | 6.659(70%)                                                                                                                   | 6.598(72%)                                                                                                              |
| Clock Skew                |                   -0.096 |                                                                                                                       -0.080 |                                                                                                                  -0.128 |
| Slack                     |                    5.079 |                                                                                                                       -3.242 |                                                                                                                  -2.973 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                         |
| Bounding Box Size         | 0% x 0%                  | 7% x 2%                                                                                                                      | 7% x 1%                                                                                                                 |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                       | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                          216 |                                                                                                                     145 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                           23 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                          | clk                                                                                                                     |
| End Point Clock           | clk                      | clk                                                                                                                          | clk                                                                                                                     |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                                    |
| IO Crossings              |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                           51 |                                                                                                                      31 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_3[132]/C         | muon_cand_8.pt_fast[0]/C                                                                                                     | sector_ret_1606/C                                                                                                       |
| End Point Pin             | muon_cand_8.pt_fast[0]/D | sector_ret_1606/D                                                                                                            | sr_2_13.roi[1]/D                                                                                                        |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #9                                                              | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |              6.250 |
| Path Delay                |                    1.067 |                                                                                                                             9.489 |              0.559 |
| Logic Delay               | 0.093(9%)                | 2.865(31%)                                                                                                                        | 0.095(17%)         |
| Net Delay                 | 0.974(91%)               | 6.624(69%)                                                                                                                        | 0.464(83%)         |
| Clock Skew                |                   -0.096 |                                                                                                                             0.008 |             -0.245 |
| Slack                     |                    5.079 |                                                                                                                            -3.239 |              5.438 |
| Timing Exception          |                          |                                                                                                                                   |                    |
| Bounding Box Size         | 0% x 0%                  | 7% x 2%                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                               233 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                24 |                  0 |
| Routes                    |                        1 |                                                                                                                                24 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                |
| DSP Block                 | None                     | None                                                                                                                              | None               |
| BRAM                      | None                     | None                                                                                                                              | None               |
| IO Crossings              |                        0 |                                                                                                                                 0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                51 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[132]/C         | muon_cand_8.pt_fast[0]/C                                                                                                          | sr_1_6.roi[1]/C    |
| End Point Pin             | muon_cand_8.pt_fast[0]/D | sr_1_6.roi[1]/D                                                                                                                   | sr_2_6.roi[1]/D    |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                       WorstPath to Src                                                       |                                                      Path #10                                                      | WorstPath from Dst |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                        6.250 |                                                                                                              6.250 |              6.250 |
| Path Delay                |                                                                                                                        9.524 |                                                                                                              9.219 |              0.562 |
| Logic Delay               | 2.813(30%)                                                                                                                   | 2.383(26%)                                                                                                         | 0.096(18%)         |
| Net Delay                 | 6.711(70%)                                                                                                                   | 6.836(74%)                                                                                                         | 0.466(82%)         |
| Clock Skew                |                                                                                                                        0.024 |                                                                                                             -0.260 |             -0.039 |
| Slack                     |                                                                                                                       -3.258 |                                                                                                             -3.237 |              5.641 |
| Timing Exception          |                                                                                                                              |                                                                                                                    |                    |
| Bounding Box Size         | 7% x 3%                                                                                                                      | 7% x 2%                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)                                                                                                                       | (0, 0)                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                                                                                                                          157 |                                                                                                                171 |                  1 |
| Fixed Loc                 |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Fixed Route               |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                 | Safely Timed                                                                                                       | Safely Timed       |
| Logic Levels              |                                                                                                                           23 |                                                                                                                 21 |                  0 |
| Routes                    |                                                                                                                           23 |                                                                                                                 21 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                          | clk                                                                                                                | clk                |
| End Point Clock           | clk                                                                                                                          | clk                                                                                                                | clk                |
| DSP Block                 | None                                                                                                                         | None                                                                                                               | None               |
| BRAM                      | None                                                                                                                         | None                                                                                                               | None               |
| IO Crossings              |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| SLR Crossings             |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| PBlocks                   |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| High Fanout               |                                                                                                                           25 |                                                                                                                 31 |                  1 |
| Dont Touch                |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Mark Debug                |                                                                                                                            0 |                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                       | FDRE/C                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                       | FDRE/D                                                                                                             | FDRE/D             |
| Start Point Pin           | muon_cand_1.pt_fast[1]/C                                                                                                     | sector_ret_1573/C                                                                                                  | sr_2_13.roi[5]/C   |
| End Point Pin             | sector_ret_1573/D                                                                                                            | sr_2_13.roi[5]/D                                                                                                   | sr_3_13.roi[5]/D   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
| End Point Clock | Requirement |  0  | 3 |  4 |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |  21 | 22 | 23 | 24 | 25 |
+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
| clk             | 6.250ns     | 350 | 3 | 15 | 14 | 11 | 28 | 10 | 20 | 11 |  5 | 21 |  1 | 42 | 69 | 34 | 53 | 43 | 40 | 59 | 103 | 51 | 11 |  5 |  1 |
+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                            Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                     wrapper | 0.79 |           3.65 |            9632 | 0(0.0%) | 137(2.4%) | 199(3.4%) | 570(9.8%) | 1252(21.5%) | 3656(62.9%) |         96 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D003_SHORTSR-freq160retfan10000_rev_1 | 0.76 |           4.17 |            7016 | 0(0.0%) | 136(2.4%) | 199(3.5%) | 485(8.5%) | 1252(21.9%) | 3656(63.8%) |         96 |   0 |    0 |    0 |    0 |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       102% | (CLEL_R_X62Y582,CLEM_X64Y585)   | wrapper(100%) |            0% |       5.44531 | 99%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       103% | (CLEM_X63Y588,CLEL_R_X66Y595)   | wrapper(100%) |            0% |       5.34152 | 99%          | 0%         |  10% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                4 |       104% | (CLEL_R_X58Y557,CLEL_R_X66Y572) | wrapper(100%) |            0% |       5.11298 | 92%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      |                3 |       103% | (CLEM_X63Y578,CLEL_R_X66Y585)   | wrapper(100%) |            0% |       5.41964 | 99%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.169% | (CLEL_R_X62Y570,CLEM_X69Y591) | wrapper(100%) |            0% |       5.00362 | 91%          | 0%         |   8% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Global |                1 |           0.005% | (CLEM_X63Y593,CLEM_X63Y595)   | wrapper(100%) |            0% |             5 | 100%         | 0%         |  35% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                3 |           0.116% | (CLEM_X60Y586,NULL_X393Y618)  | wrapper(100%) |            0% |       4.90436 | 93%          | 0%         |  22% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.092% | (CLEM_X60Y570,CLEM_X69Y587)   | wrapper(100%) |            0% |       4.89881 | 89%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.017% | (CLEM_X59Y567,CLEM_X60Y570)   | wrapper(100%) |            0% |       5.23438 | 98%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  1% |
| East      | Long   |                0 |           0.001% | (CLEM_X60Y567,CLEM_X60Y567)   | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.006% | (CLEM_X65Y574,CLEM_X65Y576)   | wrapper(100%) |            0% |       5.70833 | 100%         | 0%         |  41% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.301% | (NULL_X354Y576,CLEM_X73Y595)  | wrapper(100%) |            0% |       3.32898 | 60%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.074% | (CLEM_X60Y592,CLEM_X63Y595)   | wrapper(100%) |            0% |          4.55 | 92%          | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                4 |           0.267% | (CLEM_X59Y554,CLEM_X66Y601)   | wrapper(100%) |            0% |        4.7017 | 85%          | 0%         |  18% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.254% | (CLEM_X59Y560,CLEM_X66Y599)   | wrapper(100%) |            0% |       4.91705 | 89%          | 0%         |  17% |   0% | NA   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        85% | (CLEM_X60Y567,CLEM_X60Y567) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y559   | 380             | 353          | 47%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y559 | 379             | 353          | 47%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y560 | 379             | 352          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y562 | 379             | 350          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X64Y560   | 380             | 352          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X64Y562   | 380             | 350          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y558 | 379             | 354          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X63Y559   | 377             | 353          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X63Y558   | 377             | 354          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y557 | 379             | 355          | 43%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y562   | 380             | 350          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y562 | 379             | 350          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y563 | 379             | 349          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X63Y563   | 377             | 349          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X63Y562   | 377             | 350          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X63Y560   | 377             | 352          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X65Y562   | 384             | 350          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y558 | 379             | 354          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y561 | 374             | 351          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y560 | 379             | 352          | 41%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


