{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765341598010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765341598010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 10:09:57 2025 " "Processing started: Wed Dec 10 10:09:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765341598010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341598010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_dual -c bus_dual " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_dual -c bus_dual" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341598010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765341598228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765341598228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/demo_top_bba.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/demo_top_bba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bbA " "Found entity 1: demo_top_bbA" {  } { { "rtl/demo_top_bbA.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/demo_top_bbb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/demo_top_bbb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bbB " "Found entity 1: demo_top_bbB" {  } { { "rtl/demo_top_bbB.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/demo_top_bb_dual.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/demo_top_bb_dual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bb_dual " "Found entity 1: demo_top_bb_dual" {  } { { "rtl/demo_top_bb_dual.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bb_dual.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604808 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/System_top_unified.sv " "Can't analyze file -- file rtl/System_top_unified.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1765341604810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/target_integration_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/target_integration_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_integration_tb " "Found entity 1: s_integration_tb" {  } { { "tb/target_integration_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/target_integration_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_top_with_bus_bridge_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_top_with_bus_bridge_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge_tb " "Found entity 1: system_top_with_bus_bridge_tb" {  } { { "tb/system_top_with_bus_bridge_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_with_bus_bridge_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_top_with_bus_bridge_dual_init_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_top_with_bus_bridge_dual_init_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge_dual_m_tb " "Found entity 1: system_top_with_bus_bridge_dual_m_tb" {  } { { "tb/system_top_with_bus_bridge_dual_init_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_with_bus_bridge_dual_init_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_top_uart_dual_fpga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_top_uart_dual_fpga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_uart_dual_fpga_tb " "Found entity 1: system_top_uart_dual_fpga_tb" {  } { { "tb/system_top_uart_dual_fpga_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_uart_dual_fpga_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_tb " "Found entity 1: system_top_tb" {  } { { "tb/system_top_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_top_bidirectional_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_top_bidirectional_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_bidirectional_tb " "Found entity 1: system_top_bidirectional_tb" {  } { { "tb/system_top_bidirectional_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_bidirectional_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_integration_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_integration_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_integration_tb " "Found entity 1: system_integration_tb" {  } { { "tb/system_integration_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_integration_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/split_target_port_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/split_target_port_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_s_port_tb " "Found entity 1: split_s_port_tb" {  } { { "tb/split_target_port_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/split_target_port_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/split_target_integration_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/split_target_integration_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_s_integration_tb " "Found entity 1: split_s_integration_tb" {  } { { "tb/split_target_integration_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/split_target_integration_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "initiator_init_port_tb.sv(137) " "Verilog HDL information at initiator_init_port_tb.sv(137): always construct contains both blocking and non-blocking assignments" {  } { { "tb/initiator_init_port_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/initiator_init_port_tb.sv" 137 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765341604820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/initiator_init_port_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/initiator_init_port_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_m_port_tb " "Found entity 1: master_m_port_tb" {  } { { "tb/initiator_init_port_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/initiator_init_port_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/init_port_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/init_port_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 m_port_tb " "Found entity 1: m_port_tb" {  } { { "tb/init_port_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/init_port_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/bus_integration_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/bus_integration_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_integration_tb " "Found entity 1: bus_integration_tb" {  } { { "tb/bus_integration_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/bus_integration_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/bus_dual_transaction_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/bus_dual_transaction_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_dual_transaction_tb " "Found entity 1: bus_dual_transaction_tb" {  } { { "tb/bus_dual_transaction_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/bus_dual_transaction_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/arbiter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/arbiter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_tb " "Found entity 1: arbiter_tb" {  } { { "tb/arbiter_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/arbiter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/addr_decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/addr_decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decoder_tb " "Found entity 1: address_decoder_tb" {  } { { "tb/addr_decoder_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/addr_decoder_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/uart/uart.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "rtl/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "rtl/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/buadrate.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/buadrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "rtl/uart/buadrate.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/buadrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604829 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "target_port.sv(70) " "Verilog HDL information at target_port.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target_port.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765341604830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/target_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/target_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_port " "Found entity 1: s_port" {  } { { "rtl/target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/target.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/target.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "rtl/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604831 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/system_top_with_bus_bridge_b.sv " "Can't analyze file -- file rtl/system_top_with_bus_bridge_b.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1765341604832 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/system_top_with_bus_bridge_a.sv " "Can't analyze file -- file rtl/system_top_with_bus_bridge_a.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1765341604833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_top_with_bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_top_with_bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge " "Found entity 1: system_top_with_bus_bridge" {  } { { "rtl/system_top_with_bus_bridge.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/system_top_with_bus_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_top_bidirectional.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_top_bidirectional.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_bidirectional " "Found entity 1: system_top_bidirectional" {  } { { "rtl/system_top_bidirectional.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/system_top_bidirectional.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "rtl/system_top.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/system_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604837 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "split_target_port.sv(81) " "Verilog HDL information at split_target_port.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/split_target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target_port.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765341604837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/split_target_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/split_target_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_s_port " "Found entity 1: split_s_port" {  } { { "rtl/split_target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/split_target.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/split_target.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_s " "Found entity 1: split_s" {  } { { "rtl/split_target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "initiator.sv(70) " "Verilog HDL information at initiator.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765341604839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/initiator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/initiator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "rtl/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604839 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init_port.sv(120) " "Verilog HDL information at init_port.sv(120): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/init_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/init_port.sv" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765341604840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/init_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/init_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 m_port " "Found entity 1: m_port" {  } { { "rtl/init_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/init_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge_target_uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_bridge_target_uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_s_uart_wrapper " "Found entity 1: bus_bridge_s_uart_wrapper" {  } { { "rtl/bus_bridge_target_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_uart_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bus_bridge_target_if.sv(88) " "Verilog HDL information at bus_bridge_target_if.sv(88): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/bus_bridge_target_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_if.sv" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765341604842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge_target_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_bridge_target_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_s_if " "Found entity 1: bus_bridge_s_if" {  } { { "rtl/bus_bridge_target_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_if.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file rtl/bus_bridge_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_bridge_pkg (SystemVerilog) " "Found design unit 1: bus_bridge_pkg (SystemVerilog)" {  } { { "rtl/bus_bridge_pkg.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge_initiator_uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_bridge_initiator_uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master_uart_wrapper " "Found entity 1: bus_bridge_master_uart_wrapper" {  } { { "rtl/bus_bridge_initiator_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_initiator_uart_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge_initiator_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_bridge_initiator_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master_if " "Found entity 1: bus_bridge_master_if" {  } { { "rtl/bus_bridge_initiator_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_initiator_if.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge " "Found entity 1: bus_bridge" {  } { { "rtl/bus_bridge.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "rtl/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604849 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addr_decoder.sv(62) " "Verilog HDL information at addr_decoder.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/addr_decoder.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/addr_decoder.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765341604849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/addr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/addr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "rtl/addr_decoder.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/addr_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341604850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341604850 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_split_s_rw system_top_with_bus_bridge_dual_init_tb.sv(405) " "Verilog HDL Implicit Net warning at system_top_with_bus_bridge_dual_init_tb.sv(405): created implicit net for \"b_split_s_rw\"" {  } { { "tb/system_top_with_bus_bridge_dual_init_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_with_bus_bridge_dual_init_tb.sv" 405 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604850 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(16) " "Verilog HDL Parameter Declaration warning at transmitter.v(16): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765341604851 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(17) " "Verilog HDL Parameter Declaration warning at transmitter.v(17): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765341604851 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(18) " "Verilog HDL Parameter Declaration warning at transmitter.v(18): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765341604851 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(19) " "Verilog HDL Parameter Declaration warning at transmitter.v(19): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765341604851 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(16) " "Verilog HDL Parameter Declaration warning at receiver.v(16): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765341604852 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(17) " "Verilog HDL Parameter Declaration warning at receiver.v(17): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765341604852 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(18) " "Verilog HDL Parameter Declaration warning at receiver.v(18): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765341604852 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(19) " "Verilog HDL Parameter Declaration warning at receiver.v(19): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765341604852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_top_bbB " "Elaborating entity \"demo_top_bbB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765341604882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_master_uart_wrapper bus_bridge_master_uart_wrapper:u_bridge_master " "Elaborating entity \"bus_bridge_master_uart_wrapper\" for hierarchy \"bus_bridge_master_uart_wrapper:u_bridge_master\"" {  } { { "rtl/demo_top_bbB.sv" "u_bridge_master" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_master_if bus_bridge_master_uart_wrapper:u_bridge_master\|bus_bridge_master_if:u_master_if " "Elaborating entity \"bus_bridge_master_if\" for hierarchy \"bus_bridge_master_uart_wrapper:u_bridge_master\|bus_bridge_master_if:u_master_if\"" {  } { { "rtl/bus_bridge_initiator_uart_wrapper.sv" "u_master_if" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_initiator_uart_wrapper.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart bus_bridge_master_uart_wrapper:u_bridge_master\|uart:u_master_uart " "Elaborating entity \"uart\" for hierarchy \"bus_bridge_master_uart_wrapper:u_bridge_master\|uart:u_master_uart\"" {  } { { "rtl/bus_bridge_initiator_uart_wrapper.sv" "u_master_uart" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_initiator_uart_wrapper.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate bus_bridge_master_uart_wrapper:u_bridge_master\|uart:u_master_uart\|baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"bus_bridge_master_uart_wrapper:u_bridge_master\|uart:u_master_uart\|baudrate:uart_baud\"" {  } { { "rtl/uart/uart.v" "uart_baud" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter bus_bridge_master_uart_wrapper:u_bridge_master\|uart:u_master_uart\|transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"bus_bridge_master_uart_wrapper:u_bridge_master\|uart:u_master_uart\|transmitter:uart_Tx\"" {  } { { "rtl/uart/uart.v" "uart_Tx" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver bus_bridge_master_uart_wrapper:u_bridge_master\|uart:u_master_uart\|receiver:uart_Rx " "Elaborating entity \"receiver\" for hierarchy \"bus_bridge_master_uart_wrapper:u_bridge_master\|uart:u_master_uart\|receiver:uart_Rx\"" {  } { { "rtl/uart/uart.v" "uart_Rx" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:u_s_1 " "Elaborating entity \"slave\" for hierarchy \"slave:u_s_1\"" {  } { { "rtl/demo_top_bbB.sv" "u_s_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:u_s_2 " "Elaborating entity \"slave\" for hierarchy \"slave:u_s_2\"" {  } { { "rtl/demo_top_bbB.sv" "u_s_2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_s split_s:u_split_s " "Elaborating entity \"split_s\" for hierarchy \"split_s:u_split_s\"" {  } { { "rtl/demo_top_bbB.sv" "u_split_s" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 split_target.sv(84) " "Verilog HDL assignment warning at split_target.sv(84): truncated value with size 32 to match size of target (3)" {  } { { "rtl/split_target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765341604895 "|demo_top_bb_dual|demo_top_bbB:u_system_b|split_s:u_split_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus_b " "Elaborating entity \"bus\" for hierarchy \"bus:bus_b\"" {  } { { "rtl/demo_top_bbB.sv" "bus_b" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604895 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(483) " "Verilog HDL Case Statement information at bus.sv(483): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 483 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765341604897 "|demo_top_bb_dual|demo_top_bbB:u_system_b|bus:bus_b"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(505) " "Verilog HDL Case Statement information at bus.sv(505): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 505 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765341604897 "|demo_top_bb_dual|demo_top_bbB:u_system_b|bus:bus_b"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(514) " "Verilog HDL Case Statement information at bus.sv(514): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 514 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765341604897 "|demo_top_bb_dual|demo_top_bbB:u_system_b|bus:bus_b"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(593) " "Verilog HDL Case Statement information at bus.sv(593): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 593 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765341604897 "|demo_top_bb_dual|demo_top_bbB:u_system_b|bus:bus_b"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(607) " "Verilog HDL Case Statement information at bus.sv(607): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 607 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765341604897 "|demo_top_bb_dual|demo_top_bbB:u_system_b|bus:bus_b"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(638) " "Verilog HDL Case Statement information at bus.sv(638): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 638 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765341604897 "|demo_top_bb_dual|demo_top_bbB:u_system_b|bus:bus_b"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(653) " "Verilog HDL Case Statement information at bus.sv(653): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 653 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765341604897 "|demo_top_bb_dual|demo_top_bbB:u_system_b|bus:bus_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_port bus:bus_b\|m_port:u_m_port_1 " "Elaborating entity \"m_port\" for hierarchy \"bus:bus_b\|m_port:u_m_port_1\"" {  } { { "rtl/bus.sv" "u_m_port_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_port bus:bus_b\|s_port:u_s_port_1 " "Elaborating entity \"s_port\" for hierarchy \"bus:bus_b\|s_port:u_s_port_1\"" {  } { { "rtl/bus.sv" "u_s_port_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_s_port bus:bus_b\|split_s_port:u_split_s_port " "Elaborating entity \"split_s_port\" for hierarchy \"bus:bus_b\|split_s_port:u_split_s_port\"" {  } { { "rtl/bus.sv" "u_split_s_port" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter bus:bus_b\|arbiter:u_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"bus:bus_b\|arbiter:u_arbiter\"" {  } { { "rtl/bus.sv" "u_arbiter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604902 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "arbiter.sv(63) " "Verilog HDL Case Statement warning at arbiter.sv(63): incomplete case statement has no default case item" {  } { { "rtl/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/arbiter.sv" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765341604903 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus:bus_a|arbiter:u_arbiter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.sv(63) " "Verilog HDL Case Statement information at arbiter.sv(63): all case item expressions in this case statement are onehot" {  } { { "rtl/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/arbiter.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765341604903 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus:bus_a|arbiter:u_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder bus:bus_b\|address_decoder:u_address_decoder " "Elaborating entity \"address_decoder\" for hierarchy \"bus:bus_b\|address_decoder:u_address_decoder\"" {  } { { "rtl/bus.sv" "u_address_decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341604903 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "split_s:u_split_s\|memory_rtl_0 " "Inferred RAM node \"split_s:u_split_s\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765341605299 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "split_s:u_split_s\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"split_s:u_split_s\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765341605602 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765341605602 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765341605602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "split_s:u_split_s\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"split_s:u_split_s\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341605642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "split_s:u_split_s\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"split_s:u_split_s\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765341605642 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765341605642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8i1 " "Found entity 1: altsyncram_t8i1" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/db/altsyncram_t8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765341605673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341605673 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/bus_bridge_initiator_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_initiator_if.sv" 74 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765341605871 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765341605871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765341606253 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765341606944 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/output_files/bus_dual.map.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/output_files/bus_dual.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341607020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765341607320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765341607320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1422 " "Implemented 1422 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765341607402 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765341607402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1402 " "Implemented 1402 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765341607402 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765341607402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765341607402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765341607439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 10:10:07 2025 " "Processing ended: Wed Dec 10 10:10:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765341607439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765341607439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765341607439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765341607439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1765341608496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765341608496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 10:10:08 2025 " "Processing started: Wed Dec 10 10:10:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765341608496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765341608496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bus_dual -c bus_dual " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bus_dual -c bus_dual" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765341608496 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765341608559 ""}
{ "Info" "0" "" "Project  = bus_dual" {  } {  } 0 0 "Project  = bus_dual" 0 0 "Fitter" 0 0 1765341608559 ""}
{ "Info" "0" "" "Revision = bus_dual" {  } {  } 0 0 "Revision = bus_dual" 0 0 "Fitter" 0 0 1765341608559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765341608628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765341608629 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bus_dual EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"bus_dual\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765341608638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765341608677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765341608677 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765341608793 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765341608797 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765341608861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765341608861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765341608861 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765341608861 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 2278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765341608863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 2280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765341608863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 2282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765341608863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 2284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765341608863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 2286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765341608863 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765341608863 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765341608864 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765341608894 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus_dual.sdc " "Synopsys Design Constraints File file not found: 'bus_dual.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1765341609295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1765341609295 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1765341609306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1765341609306 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1765341609306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765341609385 ""}  } { { "rtl/demo_top_bbB.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 2273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765341609385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ff2_reset_sync  " "Automatically promoted node ff2_reset_sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765341609386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "split_s:u_split_s\|memory~13 " "Destination node split_s:u_split_s\|memory~13" {  } { { "rtl/split_target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 1755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765341609386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "split_s:u_split_s\|comb~0 " "Destination node split_s:u_split_s\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 1756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765341609386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:u_s_2\|storage\[10\]\[0\]~2 " "Destination node slave:u_s_2\|storage\[10\]\[0\]~2" {  } { { "rtl/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 1771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765341609386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:u_s_2\|storage\[9\]\[0\]~4 " "Destination node slave:u_s_2\|storage\[9\]\[0\]~4" {  } { { "rtl/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 1774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765341609386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:u_s_2\|storage\[8\]\[0\]~6 " "Destination node slave:u_s_2\|storage\[8\]\[0\]~6" {  } { { "rtl/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 1777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765341609386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:u_s_2\|storage\[11\]\[0\]~9 " "Destination node slave:u_s_2\|storage\[11\]\[0\]~9" {  } { { "rtl/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 1781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765341609386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:u_s_2\|storage\[5\]\[0\]~12 " "Destination node slave:u_s_2\|storage\[5\]\[0\]~12" {  } { { "rtl/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 1785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765341609386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:u_s_2\|storage\[6\]\[0\]~15 " "Destination node slave:u_s_2\|storage\[6\]\[0\]~15" {  } { { "rtl/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 1789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765341609386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:u_s_2\|storage\[4\]\[0\]~18 " "Destination node slave:u_s_2\|storage\[4\]\[0\]~18" {  } { { "rtl/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 1793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765341609386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:u_s_2\|storage\[7\]\[0\]~20 " "Destination node slave:u_s_2\|storage\[7\]\[0\]~20" {  } { { "rtl/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 1796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765341609386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1765341609386 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765341609386 ""}  } { { "rtl/demo_top_bbB.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765341609386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765341609593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765341609595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765341609595 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765341609597 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765341609600 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765341609603 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765341609603 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765341609605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765341609661 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1765341609664 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765341609664 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_trigger " "Node \"btn_trigger\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_trigger" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765341609722 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_a_rx " "Node \"uart_a_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_a_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765341609722 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_a_tx " "Node \"uart_a_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_a_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765341609722 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1765341609722 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765341609722 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1765341609728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765341610411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765341610618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765341610641 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765341613985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765341613985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765341614234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1765341615115 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765341615115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1765341616283 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765341616283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765341616287 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.90 " "Total time spent on timing analysis during the Fitter is 0.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1765341616396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765341616415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765341616598 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765341616599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765341616746 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765341617101 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1765341617343 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS R8 " "Pin clk uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "rtl/demo_top_bbB.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765341617349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_reset 3.3-V LVCMOS E1 " "Pin btn_reset uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { btn_reset } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_reset" } } } } { "rtl/demo_top_bbB.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765341617349 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1765341617349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/output_files/bus_dual.fit.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/output_files/bus_dual.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765341617452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6363 " "Peak virtual memory: 6363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765341617773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 10:10:17 2025 " "Processing ended: Wed Dec 10 10:10:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765341617773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765341617773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765341617773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765341617773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1765341618753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765341618754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 10:10:18 2025 " "Processing started: Wed Dec 10 10:10:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765341618754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1765341618754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bus_dual -c bus_dual " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bus_dual -c bus_dual" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1765341618754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1765341618969 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1765341619353 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1765341619382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765341619500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 10:10:19 2025 " "Processing ended: Wed Dec 10 10:10:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765341619500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765341619500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765341619500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1765341619500 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1765341620116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1765341620554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765341620555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 10:10:20 2025 " "Processing started: Wed Dec 10 10:10:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765341620555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1765341620555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bus_dual -c bus_dual " "Command: quartus_sta bus_dual -c bus_dual" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765341620555 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1765341620625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1765341620734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1765341620734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341620771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341620771 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus_dual.sdc " "Synopsys Design Constraints File file not found: 'bus_dual.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1765341620991 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341620991 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765341620994 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en " "create_clock -period 1.000 -name bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765341620994 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765341620994 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1765341621002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765341621002 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1765341621003 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765341621009 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765341621056 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765341621056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.351 " "Worst-case setup slack is -3.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.351           -1655.682 clk  " "   -3.351           -1655.682 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en  " "    0.318               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clk  " "    0.342               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en  " "    0.385               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.819 " "Worst-case recovery slack is -1.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.819            -807.548 clk  " "   -1.819            -807.548 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.925 " "Worst-case removal slack is 1.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.925               0.000 clk  " "    1.925               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -850.738 clk  " "   -3.000            -850.738 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en  " "   -1.000              -1.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621077 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765341621118 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765341621118 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765341621122 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765341621139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765341621441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765341621505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765341621518 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765341621518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.917 " "Worst-case setup slack is -2.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.917           -1412.115 clk  " "   -2.917           -1412.115 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en  " "    0.398               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk  " "    0.298               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en  " "    0.341               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.507 " "Worst-case recovery slack is -1.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.507            -661.587 clk  " "   -1.507            -661.587 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.725 " "Worst-case removal slack is 1.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.725               0.000 clk  " "    1.725               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -850.735 clk  " "   -3.000            -850.735 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en  " "   -1.000              -1.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621539 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765341621591 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765341621591 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765341621596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765341621674 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765341621678 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765341621678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.501 " "Worst-case setup slack is -1.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.501            -597.670 clk  " "   -1.501            -597.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en  " "    0.626               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en  " "    0.208               0.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.670 " "Worst-case recovery slack is -0.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670            -279.104 clk  " "   -0.670            -279.104 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.125 " "Worst-case removal slack is 1.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125               0.000 clk  " "    1.125               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1100.309 clk  " "   -3.000           -1100.309 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en  " "   -1.000              -1.000 bus_bridge_master_uart_wrapper:u_bridge_master\|uart_wr_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765341621704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765341621704 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765341621769 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765341621769 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765341622067 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765341622067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765341622155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 10:10:22 2025 " "Processing ended: Wed Dec 10 10:10:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765341622155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765341622155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765341622155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765341622155 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765341622872 ""}
