{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 19:22:32 2018 " "Info: Processing started: Mon May 21 19:22:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off convert_and_display -c convert_and_display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off convert_and_display -c convert_and_display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyboard:inst7\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboard:inst7\|keyboard_clk_filtered\" as buffer" {  } { { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:inst7\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register keyboard:inst7\|scan_code\[1\] register reg8:inst9\|state\[1\] 212.68 MHz 4.702 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 212.68 MHz between source register \"keyboard:inst7\|scan_code\[1\]\" and destination register \"reg8:inst9\|state\[1\]\" (period= 4.702 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.812 ns + Longest register register " "Info: + Longest register to register delay is 0.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboard:inst7\|scan_code\[1\] 1 REG LCFF_X35_Y12_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y12_N31; Fanout = 1; REG Node = 'keyboard:inst7\|scan_code\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:inst7|scan_code[1] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.366 ns) 0.812 ns reg8:inst9\|state\[1\] 2 REG LCFF_X36_Y12_N1 1 " "Info: 2: + IC(0.446 ns) + CELL(0.366 ns) = 0.812 ns; Loc. = LCFF_X36_Y12_N1; Fanout = 1; REG Node = 'reg8:inst9\|state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { keyboard:inst7|scan_code[1] reg8:inst9|state[1] } "NODE_NAME" } } { "reg8.vhd" "" { Text "E:/ECE-318 Design Project/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 45.07 % ) " "Info: Total cell delay = 0.366 ns ( 45.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns ( 54.93 % ) " "Info: Total interconnect delay = 0.446 ns ( 54.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { keyboard:inst7|scan_code[1] reg8:inst9|state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.812 ns" { keyboard:inst7|scan_code[1] {} reg8:inst9|state[1] {} } { 0.000ns 0.446ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.676 ns - Smallest " "Info: - Smallest clock skew is -3.676 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.650 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.650 ns reg8:inst9\|state\[1\] 3 REG LCFF_X36_Y12_N1 1 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X36_Y12_N1; Fanout = 1; REG Node = 'reg8:inst9\|state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { CLOCK_50~clkctrl reg8:inst9|state[1] } "NODE_NAME" } } { "reg8.vhd" "" { Text "E:/ECE-318 Design Project/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.96 % ) " "Info: Total cell delay = 1.536 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { CLOCK_50 CLOCK_50~clkctrl reg8:inst9|state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} reg8:inst9|state[1] {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.326 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.787 ns) 4.039 ns keyboard:inst7\|keyboard_clk_filtered 2 REG LCFF_X32_Y35_N9 4 " "Info: 2: + IC(2.253 ns) + CELL(0.787 ns) = 4.039 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 4; REG Node = 'keyboard:inst7\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.040 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.000 ns) 4.804 ns keyboard:inst7\|keyboard_clk_filtered~clkctrl 3 COMB CLKCTRL_G10 22 " "Info: 3: + IC(0.765 ns) + CELL(0.000 ns) = 4.804 ns; Loc. = CLKCTRL_G10; Fanout = 22; COMB Node = 'keyboard:inst7\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 6.326 ns keyboard:inst7\|scan_code\[1\] 4 REG LCFF_X35_Y12_N31 1 " "Info: 4: + IC(0.985 ns) + CELL(0.537 ns) = 6.326 ns; Loc. = LCFF_X35_Y12_N31; Fanout = 1; REG Node = 'keyboard:inst7\|scan_code\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|scan_code[1] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.72 % ) " "Info: Total cell delay = 2.323 ns ( 36.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 63.28 % ) " "Info: Total interconnect delay = 4.003 ns ( 63.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|scan_code[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard:inst7|scan_code[1] {} } { 0.000ns 0.000ns 2.253ns 0.765ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { CLOCK_50 CLOCK_50~clkctrl reg8:inst9|state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} reg8:inst9|state[1] {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|scan_code[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard:inst7|scan_code[1] {} } { 0.000ns 0.000ns 2.253ns 0.765ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg8.vhd" "" { Text "E:/ECE-318 Design Project/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { keyboard:inst7|scan_code[1] reg8:inst9|state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.812 ns" { keyboard:inst7|scan_code[1] {} reg8:inst9|state[1] {} } { 0.000ns 0.446ns } { 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { CLOCK_50 CLOCK_50~clkctrl reg8:inst9|state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} reg8:inst9|state[1] {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|scan_code[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard:inst7|scan_code[1] {} } { 0.000ns 0.000ns 2.253ns 0.765ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "keyboard:inst7\|filter\[3\] keyboard:inst7\|keyboard_clk_filtered CLOCK_50 300 ps " "Info: Found hold time violation between source  pin or register \"keyboard:inst7\|filter\[3\]\" and destination pin or register \"keyboard:inst7\|keyboard_clk_filtered\" for clock \"CLOCK_50\" (Hold time is 300 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.089 ns + Largest " "Info: + Largest clock skew is 1.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.789 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 3.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.537 ns) 3.789 ns keyboard:inst7\|keyboard_clk_filtered 2 REG LCFF_X32_Y35_N9 4 " "Info: 2: + IC(2.253 ns) + CELL(0.537 ns) = 3.789 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 4; REG Node = 'keyboard:inst7\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 40.54 % ) " "Info: Total cell delay = 1.536 ns ( 40.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.253 ns ( 59.46 % ) " "Info: Total interconnect delay = 2.253 ns ( 59.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.789 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} } { 0.000ns 0.000ns 2.253ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.700 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.700 ns keyboard:inst7\|filter\[3\] 3 REG LCFF_X32_Y35_N27 2 " "Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 2.700 ns; Loc. = LCFF_X32_Y35_N27; Fanout = 2; REG Node = 'keyboard:inst7\|filter\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CLOCK_50~clkctrl keyboard:inst7|filter[3] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.89 % ) " "Info: Total cell delay = 1.536 ns ( 56.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 43.11 % ) " "Info: Total interconnect delay = 1.164 ns ( 43.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLOCK_50 CLOCK_50~clkctrl keyboard:inst7|filter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboard:inst7|filter[3] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.789 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} } { 0.000ns 0.000ns 2.253ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLOCK_50 CLOCK_50~clkctrl keyboard:inst7|filter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboard:inst7|filter[3] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.805 ns - Shortest register register " "Info: - Shortest register to register delay is 0.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboard:inst7\|filter\[3\] 1 REG LCFF_X32_Y35_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y35_N27; Fanout = 2; REG Node = 'keyboard:inst7\|filter\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:inst7|filter[3] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns keyboard:inst7\|keyboard_clk_filtered~1 2 COMB LCCOMB_X32_Y35_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X32_Y35_N26; Fanout = 1; COMB Node = 'keyboard:inst7\|keyboard_clk_filtered~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { keyboard:inst7|filter[3] keyboard:inst7|keyboard_clk_filtered~1 } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 0.721 ns keyboard:inst7\|keyboard_clk_filtered~3 3 COMB LCCOMB_X32_Y35_N8 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 0.721 ns; Loc. = LCCOMB_X32_Y35_N8; Fanout = 1; COMB Node = 'keyboard:inst7\|keyboard_clk_filtered~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { keyboard:inst7|keyboard_clk_filtered~1 keyboard:inst7|keyboard_clk_filtered~3 } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.805 ns keyboard:inst7\|keyboard_clk_filtered 4 REG LCFF_X32_Y35_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.805 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 4; REG Node = 'keyboard:inst7\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard:inst7|keyboard_clk_filtered~3 keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.557 ns ( 69.19 % ) " "Info: Total cell delay = 0.557 ns ( 69.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.248 ns ( 30.81 % ) " "Info: Total interconnect delay = 0.248 ns ( 30.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { keyboard:inst7|filter[3] keyboard:inst7|keyboard_clk_filtered~1 keyboard:inst7|keyboard_clk_filtered~3 keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { keyboard:inst7|filter[3] {} keyboard:inst7|keyboard_clk_filtered~1 {} keyboard:inst7|keyboard_clk_filtered~3 {} keyboard:inst7|keyboard_clk_filtered {} } { 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.323ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.789 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} } { 0.000ns 0.000ns 2.253ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLOCK_50 CLOCK_50~clkctrl keyboard:inst7|filter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboard:inst7|filter[3] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { keyboard:inst7|filter[3] keyboard:inst7|keyboard_clk_filtered~1 keyboard:inst7|keyboard_clk_filtered~3 keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { keyboard:inst7|filter[3] {} keyboard:inst7|keyboard_clk_filtered~1 {} keyboard:inst7|keyboard_clk_filtered~3 {} keyboard:inst7|keyboard_clk_filtered {} } { 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.323ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keyboard:inst7\|filter\[7\] PS2_CLK CLOCK_50 4.258 ns register " "Info: tsu for register \"keyboard:inst7\|filter\[7\]\" (data pin = \"PS2_CLK\", clock pin = \"CLOCK_50\") is 4.258 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.994 ns + Longest pin register " "Info: + Longest pin to register delay is 6.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PS2_CLK 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'PS2_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 472 264 432 488 "PS2_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.756 ns) + CELL(0.366 ns) 6.994 ns keyboard:inst7\|filter\[7\] 2 REG LCFF_X32_Y35_N13 2 " "Info: 2: + IC(5.756 ns) + CELL(0.366 ns) = 6.994 ns; Loc. = LCFF_X32_Y35_N13; Fanout = 2; REG Node = 'keyboard:inst7\|filter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.122 ns" { PS2_CLK keyboard:inst7|filter[7] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 17.70 % ) " "Info: Total cell delay = 1.238 ns ( 17.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.756 ns ( 82.30 % ) " "Info: Total interconnect delay = 5.756 ns ( 82.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { PS2_CLK keyboard:inst7|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.994 ns" { PS2_CLK {} PS2_CLK~combout {} keyboard:inst7|filter[7] {} } { 0.000ns 0.000ns 5.756ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.700 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.700 ns keyboard:inst7\|filter\[7\] 3 REG LCFF_X32_Y35_N13 2 " "Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 2.700 ns; Loc. = LCFF_X32_Y35_N13; Fanout = 2; REG Node = 'keyboard:inst7\|filter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CLOCK_50~clkctrl keyboard:inst7|filter[7] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.89 % ) " "Info: Total cell delay = 1.536 ns ( 56.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 43.11 % ) " "Info: Total interconnect delay = 1.164 ns ( 43.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLOCK_50 CLOCK_50~clkctrl keyboard:inst7|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboard:inst7|filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { PS2_CLK keyboard:inst7|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.994 ns" { PS2_CLK {} PS2_CLK~combout {} keyboard:inst7|filter[7] {} } { 0.000ns 0.000ns 5.756ns } { 0.000ns 0.872ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLOCK_50 CLOCK_50~clkctrl keyboard:inst7|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboard:inst7|filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[0\] reg8:inst9\|state\[5\] 9.248 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[0\]\" through register \"reg8:inst9\|state\[5\]\" is 9.248 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.648 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 2.648 ns reg8:inst9\|state\[5\] 3 REG LCFF_X35_Y12_N13 1 " "Info: 3: + IC(0.994 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X35_Y12_N13; Fanout = 1; REG Node = 'reg8:inst9\|state\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { CLOCK_50~clkctrl reg8:inst9|state[5] } "NODE_NAME" } } { "reg8.vhd" "" { Text "E:/ECE-318 Design Project/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.01 % ) " "Info: Total cell delay = 1.536 ns ( 58.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 41.99 % ) " "Info: Total interconnect delay = 1.112 ns ( 41.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { CLOCK_50 CLOCK_50~clkctrl reg8:inst9|state[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} reg8:inst9|state[5] {} } { 0.000ns 0.000ns 0.118ns 0.994ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg8.vhd" "" { Text "E:/ECE-318 Design Project/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.350 ns + Longest register pin " "Info: + Longest register to pin delay is 6.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8:inst9\|state\[5\] 1 REG LCFF_X35_Y12_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y12_N13; Fanout = 1; REG Node = 'reg8:inst9\|state\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8:inst9|state[5] } "NODE_NAME" } } { "reg8.vhd" "" { Text "E:/ECE-318 Design Project/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.398 ns) 0.723 ns COMPARE:inst5\|Equal0~0 2 COMB LCCOMB_X35_Y12_N14 1 " "Info: 2: + IC(0.325 ns) + CELL(0.398 ns) = 0.723 ns; Loc. = LCCOMB_X35_Y12_N14; Fanout = 1; COMB Node = 'COMPARE:inst5\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { reg8:inst9|state[5] COMPARE:inst5|Equal0~0 } "NODE_NAME" } } { "compare.vhd" "" { Text "E:/ECE-318 Design Project/lab4/compare.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.413 ns) 1.539 ns COMPARE:inst5\|Equal0~2 3 COMB LCCOMB_X36_Y12_N20 1 " "Info: 3: + IC(0.403 ns) + CELL(0.413 ns) = 1.539 ns; Loc. = LCCOMB_X36_Y12_N20; Fanout = 1; COMB Node = 'COMPARE:inst5\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { COMPARE:inst5|Equal0~0 COMPARE:inst5|Equal0~2 } "NODE_NAME" } } { "compare.vhd" "" { Text "E:/ECE-318 Design Project/lab4/compare.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(2.818 ns) 6.350 ns LEDR\[0\] 4 PIN PIN_AE23 0 " "Info: 4: + IC(1.993 ns) + CELL(2.818 ns) = 6.350 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.811 ns" { COMPARE:inst5|Equal0~2 LEDR[0] } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 600 1320 1496 616 "LEDR\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.629 ns ( 57.15 % ) " "Info: Total cell delay = 3.629 ns ( 57.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.721 ns ( 42.85 % ) " "Info: Total interconnect delay = 2.721 ns ( 42.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.350 ns" { reg8:inst9|state[5] COMPARE:inst5|Equal0~0 COMPARE:inst5|Equal0~2 LEDR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.350 ns" { reg8:inst9|state[5] {} COMPARE:inst5|Equal0~0 {} COMPARE:inst5|Equal0~2 {} LEDR[0] {} } { 0.000ns 0.325ns 0.403ns 1.993ns } { 0.000ns 0.398ns 0.413ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { CLOCK_50 CLOCK_50~clkctrl reg8:inst9|state[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} reg8:inst9|state[5] {} } { 0.000ns 0.000ns 0.118ns 0.994ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.350 ns" { reg8:inst9|state[5] COMPARE:inst5|Equal0~0 COMPARE:inst5|Equal0~2 LEDR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.350 ns" { reg8:inst9|state[5] {} COMPARE:inst5|Equal0~0 {} COMPARE:inst5|Equal0~2 {} LEDR[0] {} } { 0.000ns 0.325ns 0.403ns 1.993ns } { 0.000ns 0.398ns 0.413ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyboard:inst7\|READ_CHAR KEY\[3\] CLOCK_50 -0.331 ns register " "Info: th for register \"keyboard:inst7\|READ_CHAR\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is -0.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.325 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 504 264 432 520 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.787 ns) 4.039 ns keyboard:inst7\|keyboard_clk_filtered 2 REG LCFF_X32_Y35_N9 4 " "Info: 2: + IC(2.253 ns) + CELL(0.787 ns) = 4.039 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 4; REG Node = 'keyboard:inst7\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.040 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.000 ns) 4.804 ns keyboard:inst7\|keyboard_clk_filtered~clkctrl 3 COMB CLKCTRL_G10 22 " "Info: 3: + IC(0.765 ns) + CELL(0.000 ns) = 4.804 ns; Loc. = CLKCTRL_G10; Fanout = 22; COMB Node = 'keyboard:inst7\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 6.325 ns keyboard:inst7\|READ_CHAR 4 REG LCFF_X34_Y12_N17 4 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 6.325 ns; Loc. = LCFF_X34_Y12_N17; Fanout = 4; REG Node = 'keyboard:inst7\|READ_CHAR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|READ_CHAR } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.73 % ) " "Info: Total cell delay = 2.323 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.002 ns ( 63.27 % ) " "Info: Total interconnect delay = 4.002 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.325 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|READ_CHAR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.325 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard:inst7|READ_CHAR {} } { 0.000ns 0.000ns 2.253ns 0.765ns 0.984ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.922 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 9; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { { 520 264 432 536 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.550 ns) + CELL(0.510 ns) 6.922 ns keyboard:inst7\|READ_CHAR 2 REG LCFF_X34_Y12_N17 4 " "Info: 2: + IC(5.550 ns) + CELL(0.510 ns) = 6.922 ns; Loc. = LCFF_X34_Y12_N17; Fanout = 4; REG Node = 'keyboard:inst7\|READ_CHAR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { KEY[3] keyboard:inst7|READ_CHAR } "NODE_NAME" } } { "keyboard.vhd" "" { Text "c:/users/student/desktop/318 final project/de2core/keyboard.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.372 ns ( 19.82 % ) " "Info: Total cell delay = 1.372 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.550 ns ( 80.18 % ) " "Info: Total interconnect delay = 5.550 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.922 ns" { KEY[3] keyboard:inst7|READ_CHAR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.922 ns" { KEY[3] {} KEY[3]~combout {} keyboard:inst7|READ_CHAR {} } { 0.000ns 0.000ns 5.550ns } { 0.000ns 0.862ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.325 ns" { CLOCK_50 keyboard:inst7|keyboard_clk_filtered keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard:inst7|READ_CHAR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.325 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:inst7|keyboard_clk_filtered {} keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard:inst7|READ_CHAR {} } { 0.000ns 0.000ns 2.253ns 0.765ns 0.984ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.922 ns" { KEY[3] keyboard:inst7|READ_CHAR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.922 ns" { KEY[3] {} KEY[3]~combout {} keyboard:inst7|READ_CHAR {} } { 0.000ns 0.000ns 5.550ns } { 0.000ns 0.862ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 19:22:33 2018 " "Info: Processing ended: Mon May 21 19:22:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
