INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <dist_mem_gen_v5_1> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'dist_mem_gen_v5_1'...
Generating metadata file...
Generating ISE project...
XCO file found: dist_mem_gen_v5_1.xco
XMDF file found: dist_mem_gen_v5_1_xmdf.tcl
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/com
mon/dist_mem/tmp/_cg/dist_mem_gen_readme.txt -view all -origin_type imported
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/com
mon/dist_mem/tmp/_cg/dist_mem_gen_v5_1.asy -view all -origin_type imported
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/com
mon/dist_mem/tmp/_cg/dist_mem_gen_v5_1.ngc -view all -origin_type created
Checking file
"D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/co
mmon/dist_mem/tmp/_cg/dist_mem_gen_v5_1.ngc" for project device match ...
File
"D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/co
mmon/dist_mem/tmp/_cg/dist_mem_gen_v5_1.ngc" device information matches project
device.
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/com
mon/dist_mem/tmp/_cg/dist_mem_gen_v5_1.sym -view all -origin_type imported
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/com
mon/dist_mem/tmp/_cg/dist_mem_gen_v5_1.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg
   /common/dist_mem/tmp/_cg/dist_mem_gen_v5_1.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/com
mon/dist_mem/tmp/_cg/dist_mem_gen_v5_1.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dist_mem_gen_v5_1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'dist_mem_gen_v5_1'.
