/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [16:0] _05_;
  wire [13:0] _06_;
  wire [25:0] _07_;
  wire [29:0] _08_;
  wire [6:0] _09_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [17:0] celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [15:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [9:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [4:0] celloutsig_0_60z;
  wire celloutsig_0_68z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_88z;
  wire [11:0] celloutsig_0_89z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [24:0] _10_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _10_ <= 25'h0000000;
    else _10_ <= { in_data[61:40], celloutsig_0_16z };
  assign { _07_[25:8], _02_, _07_[6:4], _07_[2:0] } = _10_;
  reg [24:0] _11_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _11_ <= 25'h0000000;
    else _11_ <= { _07_[11:8], _02_, _07_[6:4], _07_[2], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_14z };
  assign { _08_[29:22], _08_[20], _08_[16], _08_[14:11], celloutsig_0_22z, _08_[9:0] } = _11_;
  assign celloutsig_0_49z = !(celloutsig_0_38z ? celloutsig_0_31z : celloutsig_0_47z[11]);
  assign celloutsig_0_51z = !(celloutsig_0_8z[0] ? celloutsig_0_46z : 1'h0);
  assign celloutsig_0_59z = !(celloutsig_0_19z ? celloutsig_0_27z : celloutsig_0_16z[1]);
  assign celloutsig_0_83z = !(celloutsig_0_55z[8] ? celloutsig_0_50z : _00_);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_0z[3] : celloutsig_1_1z);
  assign celloutsig_1_9z = !(celloutsig_1_2z ? celloutsig_1_6z : celloutsig_1_2z);
  assign celloutsig_0_26z = !(celloutsig_0_23z ? 1'h0 : in_data[32]);
  assign celloutsig_0_41z = _02_ | celloutsig_0_19z;
  assign celloutsig_0_46z = celloutsig_0_32z | celloutsig_0_38z;
  assign celloutsig_0_50z = _03_ | celloutsig_0_37z;
  assign celloutsig_1_17z = celloutsig_1_13z | celloutsig_1_6z;
  assign celloutsig_0_30z = celloutsig_0_15z | celloutsig_0_16z[0];
  assign celloutsig_0_0z = in_data[38] ^ in_data[82];
  assign celloutsig_0_42z = celloutsig_0_12z ^ celloutsig_0_23z;
  assign celloutsig_1_1z = in_data[163] ^ in_data[126];
  assign celloutsig_1_13z = in_data[173] ^ celloutsig_1_10z[0];
  assign celloutsig_1_18z = celloutsig_1_1z ^ celloutsig_1_0z[2];
  assign celloutsig_0_23z = celloutsig_0_15z ^ celloutsig_0_7z;
  reg [16:0] _30_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _30_ <= 17'h00000;
    else _30_ <= { celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_22z };
  assign { _05_[16:15], _04_, _05_[13:0] } = _30_;
  reg [13:0] _31_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _31_ <= 14'h0000;
    else _31_ <= { celloutsig_0_29z[12:5], celloutsig_0_14z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_24z };
  assign { _06_[13:4], _00_, _06_[2:0] } = _31_;
  reg [6:0] _32_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _32_ <= 7'h00;
    else _32_ <= celloutsig_0_10z[8:2];
  assign { _09_[6:5], _01_, _09_[3:2], _03_, _09_[0] } = _32_;
  assign celloutsig_0_55z = { _05_[3:0], celloutsig_0_0z, celloutsig_0_40z, celloutsig_0_12z } / { 1'h1, celloutsig_0_10z[7:1], celloutsig_0_24z, celloutsig_0_30z };
  assign celloutsig_0_2z = { in_data[60:49], celloutsig_0_0z, celloutsig_0_0z, 1'h0 } / { 1'h1, in_data[35:26], 1'h0, celloutsig_0_0z, 1'h0, in_data[0] };
  assign celloutsig_0_35z = celloutsig_0_8z == { celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_0_4z = { celloutsig_0_2z, 1'h0 } == in_data[90:75];
  assign celloutsig_0_45z = { celloutsig_0_20z[8], celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_22z } == { celloutsig_0_29z[8:1], celloutsig_0_44z, celloutsig_0_24z, celloutsig_0_43z };
  assign celloutsig_0_19z = { celloutsig_0_2z[5], celloutsig_0_8z } == { celloutsig_0_2z[12:11], celloutsig_0_16z };
  assign celloutsig_0_32z = ! { celloutsig_0_12z, celloutsig_0_20z };
  assign celloutsig_0_7z = ! celloutsig_0_6z[8:0];
  assign celloutsig_1_4z = ! { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_5z = ! in_data[131:129];
  assign celloutsig_1_6z = ! { in_data[160:139], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = ! { in_data[20:17], celloutsig_0_8z };
  assign celloutsig_0_14z = ! { celloutsig_0_6z[10], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_31z = ! { _08_[13:11], celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_12z = celloutsig_0_2z[7] & ~(celloutsig_0_8z[0]);
  assign celloutsig_0_25z = celloutsig_0_9z & ~(celloutsig_0_23z);
  assign celloutsig_0_34z = { celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_4z } % { 1'h1, celloutsig_0_32z, celloutsig_0_0z };
  assign celloutsig_0_40z = in_data[18:15] % { 1'h1, celloutsig_0_6z[2], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_6z = in_data[40:29] % { 1'h1, celloutsig_0_2z[10:3], 3'h0 };
  assign celloutsig_0_60z = { celloutsig_0_8z[3:2], celloutsig_0_38z, celloutsig_0_25z, celloutsig_0_50z } % { 1'h1, celloutsig_0_49z, celloutsig_0_59z, celloutsig_0_57z, 1'h0 };
  assign celloutsig_0_8z = { celloutsig_0_6z[11:10], 2'h0 } % { 1'h1, celloutsig_0_6z[10:8] };
  assign celloutsig_0_10z = { in_data[18:12], celloutsig_0_0z, celloutsig_0_7z, 1'h0 } % { 1'h1, celloutsig_0_6z[10:4], 1'h0, celloutsig_0_4z };
  assign celloutsig_0_89z = { _06_[6:4], _00_, _06_[2:1], celloutsig_0_45z, celloutsig_0_60z } % { 1'h1, celloutsig_0_34z, celloutsig_0_30z, celloutsig_0_42z, celloutsig_0_4z, 1'h0, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_46z, celloutsig_0_73z };
  assign celloutsig_1_0z = in_data[183:178] % { 1'h1, in_data[136:132] };
  assign celloutsig_1_10z = { in_data[103:100], celloutsig_1_9z } % { 1'h1, celloutsig_1_0z[1], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_16z = { in_data[19:18], 1'h0 } % { 1'h1, in_data[24:23] };
  assign celloutsig_0_29z = { celloutsig_0_2z[6:5], celloutsig_0_2z, celloutsig_0_22z } % { 1'h1, _07_[16:8], celloutsig_0_12z, _09_[6:5], _01_, _09_[3:2], _03_, _09_[0] };
  assign celloutsig_0_43z = { _06_[4], _00_, _06_[2] } % { 1'h1, celloutsig_0_2z[8], celloutsig_0_19z };
  assign celloutsig_0_44z = _07_[25:23] % { 1'h1, in_data[25], celloutsig_0_15z };
  assign celloutsig_0_47z = { _06_[11:4], _00_, _06_[2:0], celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_23z } % { 1'h1, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_43z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_42z };
  assign celloutsig_1_19z = { celloutsig_1_10z[2:0], celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_17z } % { 1'h1, celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_10z[9:2], 1'h0 } % { 2'h2, _08_[16], 1'h0, celloutsig_0_8z, 1'h0 };
  assign celloutsig_1_8z = & { celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_21z = & { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_6z[11:8] };
  assign celloutsig_0_37z = | { celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_21z, _07_[9:8], celloutsig_0_7z };
  assign celloutsig_0_57z = | { _05_[3:2], celloutsig_0_21z, celloutsig_0_7z };
  assign celloutsig_0_27z = | { celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_38z = ~^ { in_data[33], celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_2z[10:7], celloutsig_0_0z, 1'h0 };
  assign celloutsig_0_73z = ~^ { celloutsig_0_68z, celloutsig_0_50z, celloutsig_0_35z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_7z, 1'h0, celloutsig_0_7z };
  assign celloutsig_0_88z = ~^ { celloutsig_0_16z[0], celloutsig_0_24z, celloutsig_0_83z, celloutsig_0_57z, 1'h0, celloutsig_0_21z, celloutsig_0_41z };
  assign celloutsig_1_3z = ~^ { in_data[173:162], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_68z = ~((celloutsig_0_44z[0] & celloutsig_0_21z) | (celloutsig_0_51z & celloutsig_0_12z));
  assign celloutsig_0_13z = ~((celloutsig_0_0z & celloutsig_0_6z[3]) | (celloutsig_0_4z & celloutsig_0_10z[9]));
  assign celloutsig_0_15z = ~((celloutsig_0_6z[4] & celloutsig_0_7z) | (1'h0 & celloutsig_0_6z[10]));
  assign _05_[14] = _04_;
  assign _06_[3] = _00_;
  assign { _07_[7], _07_[3] } = { _02_, 1'h0 };
  assign { _08_[21], _08_[19:17], _08_[15], _08_[10] } = { 5'h00, celloutsig_0_22z };
  assign { _09_[4], _09_[1] } = { _01_, _03_ };
  assign { out_data[128], out_data[102:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
