Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 15 00:41:47 2023
| Host         : LAPTOP-KOAVM84P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: XADC/segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.899      -89.958                     32                  802        0.173        0.000                      0                  802        4.500        0.000                       0                   383  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.899      -89.958                     32                  802        0.173        0.000                      0                  802        4.500        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -2.899ns,  Total Violation      -89.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.899ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[5]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.851ns  (logic 6.185ns (48.128%)  route 6.666ns (51.872%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.546     5.067    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  XADC/m_b2d/data_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  XADC/m_b2d/data_reg[5]_replica_3/Q
                         net (fo=35, routed)          0.832     6.355    XADC/m_b2d/data_reg_n_0_[5]_repN_3
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.479 r  XADC/m_b2d/div0__10_i_2/O
                         net (fo=4, routed)           0.840     7.319    XADC/m_b2d/div0__10_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.717 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.717    XADC/m_b2d/div0__10_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.831    XADC/m_b2d/div0__11_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.945    XADC/m_b2d/div0__12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  XADC/m_b2d/div0__13/CO[3]
                         net (fo=1, routed)           0.000     8.059    XADC/m_b2d/div0__13_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  XADC/m_b2d/div0__14/O[3]
                         net (fo=3, routed)           0.929     9.301    XADC/m_b2d/div0__14_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.306     9.607 r  XADC/m_b2d/div0__51_i_4/O
                         net (fo=1, routed)           0.647    10.254    XADC/m_b2d/div0__51_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.810 r  XADC/m_b2d/div0__51/O[2]
                         net (fo=3, routed)           0.829    11.639    XADC/m_b2d/div0__51_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.302    11.941 r  XADC/m_b2d/div0__62_i_1/O
                         net (fo=1, routed)           0.632    12.573    XADC/m_b2d/div0__62_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.969 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.969    XADC/m_b2d/div0__62_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.208 r  XADC/m_b2d/div0__63/O[2]
                         net (fo=5, routed)           0.620    13.829    XADC/m_b2d/div0__63_n_5
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.301    14.130 r  XADC/m_b2d/div0__71_i_4/O
                         net (fo=1, routed)           0.000    14.130    XADC/m_b2d/div0__71_i_4_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.662 r  XADC/m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.662    XADC/m_b2d/div0__71_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.975 r  XADC/m_b2d/div0__72/O[3]
                         net (fo=3, routed)           0.682    15.656    XADC/m_b2d/div0__72_n_4
    SLICE_X39Y75         LUT4 (Prop_lut4_I2_O)        0.306    15.962 r  XADC/m_b2d/div0__81_i_8/O
                         net (fo=1, routed)           0.000    15.962    XADC/m_b2d/div0__81_i_8_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.494    XADC/m_b2d/div0__81_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.608    XADC/m_b2d/div0__82_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.722    XADC/m_b2d/div0__83_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.655    17.605    XADC/m_b2d/div0__84_n_1
    SLICE_X39Y80         LUT4 (Prop_lut4_I1_O)        0.313    17.918 r  XADC/m_b2d/div[24]_i_1/O
                         net (fo=1, routed)           0.000    17.918    XADC/m_b2d/p_0_in[24]
    SLICE_X39Y80         FDRE                                         r  XADC/m_b2d/div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.424    14.765    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y80         FDRE                                         r  XADC/m_b2d/div_reg[24]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.032    15.020    XADC/m_b2d/div_reg[24]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -17.918    
  -------------------------------------------------------------------
                         slack                                 -2.899    

Slack (VIOLATED) :        -2.895ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[5]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.846ns  (logic 6.185ns (48.147%)  route 6.661ns (51.853%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.546     5.067    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  XADC/m_b2d/data_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  XADC/m_b2d/data_reg[5]_replica_3/Q
                         net (fo=35, routed)          0.832     6.355    XADC/m_b2d/data_reg_n_0_[5]_repN_3
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.479 r  XADC/m_b2d/div0__10_i_2/O
                         net (fo=4, routed)           0.840     7.319    XADC/m_b2d/div0__10_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.717 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.717    XADC/m_b2d/div0__10_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.831    XADC/m_b2d/div0__11_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.945    XADC/m_b2d/div0__12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  XADC/m_b2d/div0__13/CO[3]
                         net (fo=1, routed)           0.000     8.059    XADC/m_b2d/div0__13_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  XADC/m_b2d/div0__14/O[3]
                         net (fo=3, routed)           0.929     9.301    XADC/m_b2d/div0__14_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.306     9.607 r  XADC/m_b2d/div0__51_i_4/O
                         net (fo=1, routed)           0.647    10.254    XADC/m_b2d/div0__51_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.810 r  XADC/m_b2d/div0__51/O[2]
                         net (fo=3, routed)           0.829    11.639    XADC/m_b2d/div0__51_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.302    11.941 r  XADC/m_b2d/div0__62_i_1/O
                         net (fo=1, routed)           0.632    12.573    XADC/m_b2d/div0__62_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.969 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.969    XADC/m_b2d/div0__62_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.208 r  XADC/m_b2d/div0__63/O[2]
                         net (fo=5, routed)           0.620    13.829    XADC/m_b2d/div0__63_n_5
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.301    14.130 r  XADC/m_b2d/div0__71_i_4/O
                         net (fo=1, routed)           0.000    14.130    XADC/m_b2d/div0__71_i_4_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.662 r  XADC/m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.662    XADC/m_b2d/div0__71_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.975 r  XADC/m_b2d/div0__72/O[3]
                         net (fo=3, routed)           0.682    15.656    XADC/m_b2d/div0__72_n_4
    SLICE_X39Y75         LUT4 (Prop_lut4_I2_O)        0.306    15.962 r  XADC/m_b2d/div0__81_i_8/O
                         net (fo=1, routed)           0.000    15.962    XADC/m_b2d/div0__81_i_8_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.494    XADC/m_b2d/div0__81_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.608    XADC/m_b2d/div0__82_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.722    XADC/m_b2d/div0__83_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.650    17.600    XADC/m_b2d/div0__84_n_1
    SLICE_X39Y80         LUT4 (Prop_lut4_I1_O)        0.313    17.913 r  XADC/m_b2d/div[26]_i_1/O
                         net (fo=1, routed)           0.000    17.913    XADC/m_b2d/p_0_in[26]
    SLICE_X39Y80         FDRE                                         r  XADC/m_b2d/div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.424    14.765    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y80         FDRE                                         r  XADC/m_b2d/div_reg[26]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.031    15.019    XADC/m_b2d/div_reg[26]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                 -2.895    

Slack (VIOLATED) :        -2.891ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[5]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.843ns  (logic 6.185ns (48.159%)  route 6.658ns (51.841%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.546     5.067    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  XADC/m_b2d/data_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  XADC/m_b2d/data_reg[5]_replica_3/Q
                         net (fo=35, routed)          0.832     6.355    XADC/m_b2d/data_reg_n_0_[5]_repN_3
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.479 r  XADC/m_b2d/div0__10_i_2/O
                         net (fo=4, routed)           0.840     7.319    XADC/m_b2d/div0__10_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.717 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.717    XADC/m_b2d/div0__10_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.831    XADC/m_b2d/div0__11_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.945    XADC/m_b2d/div0__12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  XADC/m_b2d/div0__13/CO[3]
                         net (fo=1, routed)           0.000     8.059    XADC/m_b2d/div0__13_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  XADC/m_b2d/div0__14/O[3]
                         net (fo=3, routed)           0.929     9.301    XADC/m_b2d/div0__14_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.306     9.607 r  XADC/m_b2d/div0__51_i_4/O
                         net (fo=1, routed)           0.647    10.254    XADC/m_b2d/div0__51_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.810 r  XADC/m_b2d/div0__51/O[2]
                         net (fo=3, routed)           0.829    11.639    XADC/m_b2d/div0__51_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.302    11.941 r  XADC/m_b2d/div0__62_i_1/O
                         net (fo=1, routed)           0.632    12.573    XADC/m_b2d/div0__62_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.969 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.969    XADC/m_b2d/div0__62_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.208 r  XADC/m_b2d/div0__63/O[2]
                         net (fo=5, routed)           0.620    13.829    XADC/m_b2d/div0__63_n_5
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.301    14.130 r  XADC/m_b2d/div0__71_i_4/O
                         net (fo=1, routed)           0.000    14.130    XADC/m_b2d/div0__71_i_4_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.662 r  XADC/m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.662    XADC/m_b2d/div0__71_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.975 r  XADC/m_b2d/div0__72/O[3]
                         net (fo=3, routed)           0.682    15.656    XADC/m_b2d/div0__72_n_4
    SLICE_X39Y75         LUT4 (Prop_lut4_I2_O)        0.306    15.962 r  XADC/m_b2d/div0__81_i_8/O
                         net (fo=1, routed)           0.000    15.962    XADC/m_b2d/div0__81_i_8_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.494    XADC/m_b2d/div0__81_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.608    XADC/m_b2d/div0__82_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.722    XADC/m_b2d/div0__83_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.646    17.597    XADC/m_b2d/div0__84_n_1
    SLICE_X36Y79         LUT4 (Prop_lut4_I1_O)        0.313    17.910 r  XADC/m_b2d/div[5]_i_1/O
                         net (fo=1, routed)           0.000    17.910    XADC/m_b2d/p_0_in[5]
    SLICE_X36Y79         FDRE                                         r  XADC/m_b2d/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.424    14.765    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  XADC/m_b2d/div_reg[5]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.031    15.019    XADC/m_b2d/div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -17.910    
  -------------------------------------------------------------------
                         slack                                 -2.891    

Slack (VIOLATED) :        -2.886ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[5]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.838ns  (logic 6.185ns (48.176%)  route 6.653ns (51.824%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.546     5.067    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  XADC/m_b2d/data_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  XADC/m_b2d/data_reg[5]_replica_3/Q
                         net (fo=35, routed)          0.832     6.355    XADC/m_b2d/data_reg_n_0_[5]_repN_3
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.479 r  XADC/m_b2d/div0__10_i_2/O
                         net (fo=4, routed)           0.840     7.319    XADC/m_b2d/div0__10_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.717 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.717    XADC/m_b2d/div0__10_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.831    XADC/m_b2d/div0__11_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.945    XADC/m_b2d/div0__12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  XADC/m_b2d/div0__13/CO[3]
                         net (fo=1, routed)           0.000     8.059    XADC/m_b2d/div0__13_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  XADC/m_b2d/div0__14/O[3]
                         net (fo=3, routed)           0.929     9.301    XADC/m_b2d/div0__14_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.306     9.607 r  XADC/m_b2d/div0__51_i_4/O
                         net (fo=1, routed)           0.647    10.254    XADC/m_b2d/div0__51_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.810 r  XADC/m_b2d/div0__51/O[2]
                         net (fo=3, routed)           0.829    11.639    XADC/m_b2d/div0__51_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.302    11.941 r  XADC/m_b2d/div0__62_i_1/O
                         net (fo=1, routed)           0.632    12.573    XADC/m_b2d/div0__62_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.969 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.969    XADC/m_b2d/div0__62_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.208 r  XADC/m_b2d/div0__63/O[2]
                         net (fo=5, routed)           0.620    13.829    XADC/m_b2d/div0__63_n_5
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.301    14.130 r  XADC/m_b2d/div0__71_i_4/O
                         net (fo=1, routed)           0.000    14.130    XADC/m_b2d/div0__71_i_4_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.662 r  XADC/m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.662    XADC/m_b2d/div0__71_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.975 r  XADC/m_b2d/div0__72/O[3]
                         net (fo=3, routed)           0.682    15.656    XADC/m_b2d/div0__72_n_4
    SLICE_X39Y75         LUT4 (Prop_lut4_I2_O)        0.306    15.962 r  XADC/m_b2d/div0__81_i_8/O
                         net (fo=1, routed)           0.000    15.962    XADC/m_b2d/div0__81_i_8_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.494    XADC/m_b2d/div0__81_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.608    XADC/m_b2d/div0__82_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.722    XADC/m_b2d/div0__83_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.642    17.592    XADC/m_b2d/div0__84_n_1
    SLICE_X36Y79         LUT4 (Prop_lut4_I1_O)        0.313    17.905 r  XADC/m_b2d/div[18]_i_1/O
                         net (fo=1, routed)           0.000    17.905    XADC/m_b2d/p_0_in[18]
    SLICE_X36Y79         FDRE                                         r  XADC/m_b2d/div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.424    14.765    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  XADC/m_b2d/div_reg[18]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.032    15.020    XADC/m_b2d/div_reg[18]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -17.905    
  -------------------------------------------------------------------
                         slack                                 -2.886    

Slack (VIOLATED) :        -2.861ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[5]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.816ns  (logic 6.185ns (48.261%)  route 6.631ns (51.739%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.546     5.067    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  XADC/m_b2d/data_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  XADC/m_b2d/data_reg[5]_replica_3/Q
                         net (fo=35, routed)          0.832     6.355    XADC/m_b2d/data_reg_n_0_[5]_repN_3
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.479 r  XADC/m_b2d/div0__10_i_2/O
                         net (fo=4, routed)           0.840     7.319    XADC/m_b2d/div0__10_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.717 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.717    XADC/m_b2d/div0__10_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.831    XADC/m_b2d/div0__11_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.945    XADC/m_b2d/div0__12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  XADC/m_b2d/div0__13/CO[3]
                         net (fo=1, routed)           0.000     8.059    XADC/m_b2d/div0__13_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  XADC/m_b2d/div0__14/O[3]
                         net (fo=3, routed)           0.929     9.301    XADC/m_b2d/div0__14_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.306     9.607 r  XADC/m_b2d/div0__51_i_4/O
                         net (fo=1, routed)           0.647    10.254    XADC/m_b2d/div0__51_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.810 r  XADC/m_b2d/div0__51/O[2]
                         net (fo=3, routed)           0.829    11.639    XADC/m_b2d/div0__51_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.302    11.941 r  XADC/m_b2d/div0__62_i_1/O
                         net (fo=1, routed)           0.632    12.573    XADC/m_b2d/div0__62_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.969 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.969    XADC/m_b2d/div0__62_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.208 r  XADC/m_b2d/div0__63/O[2]
                         net (fo=5, routed)           0.620    13.829    XADC/m_b2d/div0__63_n_5
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.301    14.130 r  XADC/m_b2d/div0__71_i_4/O
                         net (fo=1, routed)           0.000    14.130    XADC/m_b2d/div0__71_i_4_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.662 r  XADC/m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.662    XADC/m_b2d/div0__71_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.975 r  XADC/m_b2d/div0__72/O[3]
                         net (fo=3, routed)           0.682    15.656    XADC/m_b2d/div0__72_n_4
    SLICE_X39Y75         LUT4 (Prop_lut4_I2_O)        0.306    15.962 r  XADC/m_b2d/div0__81_i_8/O
                         net (fo=1, routed)           0.000    15.962    XADC/m_b2d/div0__81_i_8_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.494    XADC/m_b2d/div0__81_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.608    XADC/m_b2d/div0__82_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.722    XADC/m_b2d/div0__83_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.619    17.570    XADC/m_b2d/div0__84_n_1
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.313    17.883 r  XADC/m_b2d/div[16]_i_1/O
                         net (fo=1, routed)           0.000    17.883    XADC/m_b2d/p_0_in[16]
    SLICE_X41Y79         FDRE                                         r  XADC/m_b2d/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.426    14.767    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  XADC/m_b2d/div_reg[16]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.032    15.022    XADC/m_b2d/div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -2.861    

Slack (VIOLATED) :        -2.857ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[5]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.811ns  (logic 6.185ns (48.280%)  route 6.626ns (51.720%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.546     5.067    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  XADC/m_b2d/data_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  XADC/m_b2d/data_reg[5]_replica_3/Q
                         net (fo=35, routed)          0.832     6.355    XADC/m_b2d/data_reg_n_0_[5]_repN_3
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.479 r  XADC/m_b2d/div0__10_i_2/O
                         net (fo=4, routed)           0.840     7.319    XADC/m_b2d/div0__10_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.717 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.717    XADC/m_b2d/div0__10_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.831    XADC/m_b2d/div0__11_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.945    XADC/m_b2d/div0__12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  XADC/m_b2d/div0__13/CO[3]
                         net (fo=1, routed)           0.000     8.059    XADC/m_b2d/div0__13_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  XADC/m_b2d/div0__14/O[3]
                         net (fo=3, routed)           0.929     9.301    XADC/m_b2d/div0__14_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.306     9.607 r  XADC/m_b2d/div0__51_i_4/O
                         net (fo=1, routed)           0.647    10.254    XADC/m_b2d/div0__51_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.810 r  XADC/m_b2d/div0__51/O[2]
                         net (fo=3, routed)           0.829    11.639    XADC/m_b2d/div0__51_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.302    11.941 r  XADC/m_b2d/div0__62_i_1/O
                         net (fo=1, routed)           0.632    12.573    XADC/m_b2d/div0__62_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.969 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.969    XADC/m_b2d/div0__62_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.208 r  XADC/m_b2d/div0__63/O[2]
                         net (fo=5, routed)           0.620    13.829    XADC/m_b2d/div0__63_n_5
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.301    14.130 r  XADC/m_b2d/div0__71_i_4/O
                         net (fo=1, routed)           0.000    14.130    XADC/m_b2d/div0__71_i_4_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.662 r  XADC/m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.662    XADC/m_b2d/div0__71_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.975 r  XADC/m_b2d/div0__72/O[3]
                         net (fo=3, routed)           0.682    15.656    XADC/m_b2d/div0__72_n_4
    SLICE_X39Y75         LUT4 (Prop_lut4_I2_O)        0.306    15.962 r  XADC/m_b2d/div0__81_i_8/O
                         net (fo=1, routed)           0.000    15.962    XADC/m_b2d/div0__81_i_8_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.494    XADC/m_b2d/div0__81_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.608    XADC/m_b2d/div0__82_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.722    XADC/m_b2d/div0__83_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.614    17.565    XADC/m_b2d/div0__84_n_1
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.313    17.878 r  XADC/m_b2d/div[21]_i_1/O
                         net (fo=1, routed)           0.000    17.878    XADC/m_b2d/p_0_in[21]
    SLICE_X41Y79         FDRE                                         r  XADC/m_b2d/div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.426    14.767    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  XADC/m_b2d/div_reg[21]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.031    15.021    XADC/m_b2d/div_reg[21]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -17.878    
  -------------------------------------------------------------------
                         slack                                 -2.857    

Slack (VIOLATED) :        -2.848ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[5]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.797ns  (logic 6.185ns (48.330%)  route 6.612ns (51.670%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.546     5.067    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  XADC/m_b2d/data_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  XADC/m_b2d/data_reg[5]_replica_3/Q
                         net (fo=35, routed)          0.832     6.355    XADC/m_b2d/data_reg_n_0_[5]_repN_3
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.479 r  XADC/m_b2d/div0__10_i_2/O
                         net (fo=4, routed)           0.840     7.319    XADC/m_b2d/div0__10_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.717 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.717    XADC/m_b2d/div0__10_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.831    XADC/m_b2d/div0__11_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.945    XADC/m_b2d/div0__12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  XADC/m_b2d/div0__13/CO[3]
                         net (fo=1, routed)           0.000     8.059    XADC/m_b2d/div0__13_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  XADC/m_b2d/div0__14/O[3]
                         net (fo=3, routed)           0.929     9.301    XADC/m_b2d/div0__14_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.306     9.607 r  XADC/m_b2d/div0__51_i_4/O
                         net (fo=1, routed)           0.647    10.254    XADC/m_b2d/div0__51_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.810 r  XADC/m_b2d/div0__51/O[2]
                         net (fo=3, routed)           0.829    11.639    XADC/m_b2d/div0__51_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.302    11.941 r  XADC/m_b2d/div0__62_i_1/O
                         net (fo=1, routed)           0.632    12.573    XADC/m_b2d/div0__62_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.969 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.969    XADC/m_b2d/div0__62_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.208 r  XADC/m_b2d/div0__63/O[2]
                         net (fo=5, routed)           0.620    13.829    XADC/m_b2d/div0__63_n_5
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.301    14.130 r  XADC/m_b2d/div0__71_i_4/O
                         net (fo=1, routed)           0.000    14.130    XADC/m_b2d/div0__71_i_4_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.662 r  XADC/m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.662    XADC/m_b2d/div0__71_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.975 r  XADC/m_b2d/div0__72/O[3]
                         net (fo=3, routed)           0.682    15.656    XADC/m_b2d/div0__72_n_4
    SLICE_X39Y75         LUT4 (Prop_lut4_I2_O)        0.306    15.962 r  XADC/m_b2d/div0__81_i_8/O
                         net (fo=1, routed)           0.000    15.962    XADC/m_b2d/div0__81_i_8_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.494    XADC/m_b2d/div0__81_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.608    XADC/m_b2d/div0__82_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.722    XADC/m_b2d/div0__83_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.601    17.551    XADC/m_b2d/div0__84_n_1
    SLICE_X36Y79         LUT4 (Prop_lut4_I1_O)        0.313    17.864 r  XADC/m_b2d/div[13]_i_1/O
                         net (fo=1, routed)           0.000    17.864    XADC/m_b2d/p_0_in[13]
    SLICE_X36Y79         FDRE                                         r  XADC/m_b2d/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.424    14.765    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  XADC/m_b2d/div_reg[13]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.029    15.017    XADC/m_b2d/div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -17.864    
  -------------------------------------------------------------------
                         slack                                 -2.848    

Slack (VIOLATED) :        -2.848ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[5]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.800ns  (logic 6.185ns (48.319%)  route 6.615ns (51.681%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.546     5.067    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  XADC/m_b2d/data_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  XADC/m_b2d/data_reg[5]_replica_3/Q
                         net (fo=35, routed)          0.832     6.355    XADC/m_b2d/data_reg_n_0_[5]_repN_3
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.479 r  XADC/m_b2d/div0__10_i_2/O
                         net (fo=4, routed)           0.840     7.319    XADC/m_b2d/div0__10_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.717 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.717    XADC/m_b2d/div0__10_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.831    XADC/m_b2d/div0__11_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.945    XADC/m_b2d/div0__12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  XADC/m_b2d/div0__13/CO[3]
                         net (fo=1, routed)           0.000     8.059    XADC/m_b2d/div0__13_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  XADC/m_b2d/div0__14/O[3]
                         net (fo=3, routed)           0.929     9.301    XADC/m_b2d/div0__14_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.306     9.607 r  XADC/m_b2d/div0__51_i_4/O
                         net (fo=1, routed)           0.647    10.254    XADC/m_b2d/div0__51_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.810 r  XADC/m_b2d/div0__51/O[2]
                         net (fo=3, routed)           0.829    11.639    XADC/m_b2d/div0__51_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.302    11.941 r  XADC/m_b2d/div0__62_i_1/O
                         net (fo=1, routed)           0.632    12.573    XADC/m_b2d/div0__62_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.969 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.969    XADC/m_b2d/div0__62_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.208 r  XADC/m_b2d/div0__63/O[2]
                         net (fo=5, routed)           0.620    13.829    XADC/m_b2d/div0__63_n_5
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.301    14.130 r  XADC/m_b2d/div0__71_i_4/O
                         net (fo=1, routed)           0.000    14.130    XADC/m_b2d/div0__71_i_4_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.662 r  XADC/m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.662    XADC/m_b2d/div0__71_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.975 r  XADC/m_b2d/div0__72/O[3]
                         net (fo=3, routed)           0.682    15.656    XADC/m_b2d/div0__72_n_4
    SLICE_X39Y75         LUT4 (Prop_lut4_I2_O)        0.306    15.962 r  XADC/m_b2d/div0__81_i_8/O
                         net (fo=1, routed)           0.000    15.962    XADC/m_b2d/div0__81_i_8_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.494    XADC/m_b2d/div0__81_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.608    XADC/m_b2d/div0__82_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.722    XADC/m_b2d/div0__83_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.604    17.554    XADC/m_b2d/div0__84_n_1
    SLICE_X39Y79         LUT4 (Prop_lut4_I1_O)        0.313    17.867 r  XADC/m_b2d/div[6]_i_1/O
                         net (fo=1, routed)           0.000    17.867    XADC/m_b2d/p_0_in[6]
    SLICE_X39Y79         FDRE                                         r  XADC/m_b2d/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.424    14.765    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  XADC/m_b2d/div_reg[6]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X39Y79         FDRE (Setup_fdre_C_D)        0.032    15.020    XADC/m_b2d/div_reg[6]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -17.867    
  -------------------------------------------------------------------
                         slack                                 -2.848    

Slack (VIOLATED) :        -2.847ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[5]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.847ns  (logic 6.185ns (48.145%)  route 6.662ns (51.855%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.546     5.067    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  XADC/m_b2d/data_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  XADC/m_b2d/data_reg[5]_replica_3/Q
                         net (fo=35, routed)          0.832     6.355    XADC/m_b2d/data_reg_n_0_[5]_repN_3
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.479 r  XADC/m_b2d/div0__10_i_2/O
                         net (fo=4, routed)           0.840     7.319    XADC/m_b2d/div0__10_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.717 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.717    XADC/m_b2d/div0__10_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.831    XADC/m_b2d/div0__11_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.945    XADC/m_b2d/div0__12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  XADC/m_b2d/div0__13/CO[3]
                         net (fo=1, routed)           0.000     8.059    XADC/m_b2d/div0__13_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  XADC/m_b2d/div0__14/O[3]
                         net (fo=3, routed)           0.929     9.301    XADC/m_b2d/div0__14_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.306     9.607 r  XADC/m_b2d/div0__51_i_4/O
                         net (fo=1, routed)           0.647    10.254    XADC/m_b2d/div0__51_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.810 r  XADC/m_b2d/div0__51/O[2]
                         net (fo=3, routed)           0.829    11.639    XADC/m_b2d/div0__51_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.302    11.941 r  XADC/m_b2d/div0__62_i_1/O
                         net (fo=1, routed)           0.632    12.573    XADC/m_b2d/div0__62_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.969 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.969    XADC/m_b2d/div0__62_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.208 r  XADC/m_b2d/div0__63/O[2]
                         net (fo=5, routed)           0.620    13.829    XADC/m_b2d/div0__63_n_5
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.301    14.130 r  XADC/m_b2d/div0__71_i_4/O
                         net (fo=1, routed)           0.000    14.130    XADC/m_b2d/div0__71_i_4_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.662 r  XADC/m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.662    XADC/m_b2d/div0__71_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.975 r  XADC/m_b2d/div0__72/O[3]
                         net (fo=3, routed)           0.682    15.656    XADC/m_b2d/div0__72_n_4
    SLICE_X39Y75         LUT4 (Prop_lut4_I2_O)        0.306    15.962 r  XADC/m_b2d/div0__81_i_8/O
                         net (fo=1, routed)           0.000    15.962    XADC/m_b2d/div0__81_i_8_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.494    XADC/m_b2d/div0__81_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.608    XADC/m_b2d/div0__82_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.722    XADC/m_b2d/div0__83_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.650    17.601    XADC/m_b2d/div0__84_n_1
    SLICE_X38Y80         LUT4 (Prop_lut4_I1_O)        0.313    17.914 r  XADC/m_b2d/div[27]_i_1/O
                         net (fo=1, routed)           0.000    17.914    XADC/m_b2d/p_0_in[27]
    SLICE_X38Y80         FDRE                                         r  XADC/m_b2d/div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.424    14.765    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  XADC/m_b2d/div_reg[27]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X38Y80         FDRE (Setup_fdre_C_D)        0.079    15.067    XADC/m_b2d/div_reg[27]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                 -2.847    

Slack (VIOLATED) :        -2.844ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[5]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.795ns  (logic 6.185ns (48.338%)  route 6.610ns (51.662%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.546     5.067    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  XADC/m_b2d/data_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  XADC/m_b2d/data_reg[5]_replica_3/Q
                         net (fo=35, routed)          0.832     6.355    XADC/m_b2d/data_reg_n_0_[5]_repN_3
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.479 r  XADC/m_b2d/div0__10_i_2/O
                         net (fo=4, routed)           0.840     7.319    XADC/m_b2d/div0__10_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.717 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.717    XADC/m_b2d/div0__10_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.831 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.831    XADC/m_b2d/div0__11_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.945 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.945    XADC/m_b2d/div0__12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.059 r  XADC/m_b2d/div0__13/CO[3]
                         net (fo=1, routed)           0.000     8.059    XADC/m_b2d/div0__13_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  XADC/m_b2d/div0__14/O[3]
                         net (fo=3, routed)           0.929     9.301    XADC/m_b2d/div0__14_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.306     9.607 r  XADC/m_b2d/div0__51_i_4/O
                         net (fo=1, routed)           0.647    10.254    XADC/m_b2d/div0__51_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.810 r  XADC/m_b2d/div0__51/O[2]
                         net (fo=3, routed)           0.829    11.639    XADC/m_b2d/div0__51_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.302    11.941 r  XADC/m_b2d/div0__62_i_1/O
                         net (fo=1, routed)           0.632    12.573    XADC/m_b2d/div0__62_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.969 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.969    XADC/m_b2d/div0__62_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.208 r  XADC/m_b2d/div0__63/O[2]
                         net (fo=5, routed)           0.620    13.829    XADC/m_b2d/div0__63_n_5
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.301    14.130 r  XADC/m_b2d/div0__71_i_4/O
                         net (fo=1, routed)           0.000    14.130    XADC/m_b2d/div0__71_i_4_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.662 r  XADC/m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.662    XADC/m_b2d/div0__71_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.975 r  XADC/m_b2d/div0__72/O[3]
                         net (fo=3, routed)           0.682    15.656    XADC/m_b2d/div0__72_n_4
    SLICE_X39Y75         LUT4 (Prop_lut4_I2_O)        0.306    15.962 r  XADC/m_b2d/div0__81_i_8/O
                         net (fo=1, routed)           0.000    15.962    XADC/m_b2d/div0__81_i_8_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.494    XADC/m_b2d/div0__81_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.608    XADC/m_b2d/div0__82_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.722 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.722    XADC/m_b2d/div0__83_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.599    17.549    XADC/m_b2d/div0__84_n_1
    SLICE_X39Y79         LUT4 (Prop_lut4_I1_O)        0.313    17.862 r  XADC/m_b2d/div[14]_i_1/O
                         net (fo=1, routed)           0.000    17.862    XADC/m_b2d/p_0_in[14]
    SLICE_X39Y79         FDRE                                         r  XADC/m_b2d/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         1.424    14.765    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  XADC/m_b2d/div_reg[14]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X39Y79         FDRE (Setup_fdre_C_D)        0.031    15.019    XADC/m_b2d/div_reg[14]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -17.862    
  -------------------------------------------------------------------
                         slack                                 -2.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 T1/bitcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.993%)  route 0.092ns (33.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.559     1.442    T1/clk_debug_OBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  T1/bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  T1/bitcounter_reg[2]/Q
                         net (fo=6, routed)           0.092     1.675    T1/bitcounter_reg[2]
    SLICE_X48Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.720 r  T1/nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.720    T1/nextstate_i_1_n_0
    SLICE_X48Y83         FDRE                                         r  T1/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.826     1.954    T1/clk_debug_OBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  T1/nextstate_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.092     1.547    T1/nextstate_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/sseg_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.551     1.434    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  XADC/m_b2d/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  XADC/m_b2d/dout_reg[1]/Q
                         net (fo=1, routed)           0.119     1.694    XADC/dout[1]
    SLICE_X50Y74         FDRE                                         r  XADC/sseg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.818     1.946    XADC/clk_debug_OBUF_BUFG
    SLICE_X50Y74         FDRE                                         r  XADC/sseg_data_reg[1]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.052     1.520    XADC/sseg_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.554     1.437    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X52Y72         FDRE                                         r  XADC/m_b2d/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  XADC/m_b2d/dout_reg[10]/Q
                         net (fo=2, routed)           0.068     1.669    XADC/m_b2d/Q[10]
    SLICE_X52Y72         FDRE                                         r  XADC/m_b2d/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.821     1.949    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X52Y72         FDRE                                         r  XADC/m_b2d/dout_reg[6]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.053     1.490    XADC/m_b2d/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 XADC/m_b2d/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/byte_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.185%)  route 0.104ns (35.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.557     1.440    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  XADC/m_b2d/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  XADC/m_b2d/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.104     1.685    XADC/m_b2d/state[1]
    SLICE_X48Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.730 r  XADC/m_b2d/byte_count[1]_i_2/O
                         net (fo=1, routed)           0.000     1.730    XADC/m_b2d/byte_count[1]_i_2_n_0
    SLICE_X48Y68         FDRE                                         r  XADC/m_b2d/byte_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.824     1.952    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  XADC/m_b2d/byte_count_reg[1]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.091     1.544    XADC/m_b2d/byte_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 decimal_data_l_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.213%)  route 0.094ns (30.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.554     1.437    clk_debug_OBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  decimal_data_l_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  decimal_data_l_reg[15]/Q
                         net (fo=2, routed)           0.094     1.696    XADC/data3[3]
    SLICE_X53Y77         LUT3 (Prop_lut3_I2_O)        0.048     1.744 r  XADC/led[15]_i_1/O
                         net (fo=1, routed)           0.000     1.744    decimal_data_l[15]
    SLICE_X53Y77         FDRE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.821     1.949    clk_debug_OBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  led_reg[15]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.107     1.557    led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 T1/clear_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/clear_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.559     1.442    T1/clk_debug_OBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  T1/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  T1/clear_reg/Q
                         net (fo=2, routed)           0.123     1.706    T1/clear_reg_n_0
    SLICE_X48Y83         FDRE                                         r  T1/clear_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.826     1.954    T1/clk_debug_OBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  T1/clear_done_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.076     1.518    T1/clear_done_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/sseg_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.504%)  route 0.112ns (40.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.554     1.437    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X52Y72         FDRE                                         r  XADC/m_b2d/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  XADC/m_b2d/dout_reg[14]/Q
                         net (fo=2, routed)           0.112     1.713    XADC/dout[14]
    SLICE_X50Y73         FDRE                                         r  XADC/sseg_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.819     1.947    XADC/clk_debug_OBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  XADC/sseg_data_reg[14]/C
                         clock pessimism             -0.499     1.448    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.076     1.524    XADC/sseg_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 XADC/m_b2d/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.557     1.440    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  XADC/m_b2d/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  XADC/m_b2d/byte_count_reg[1]/Q
                         net (fo=3, routed)           0.108     1.689    XADC/m_b2d/byte_count_reg_n_0_[1]
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.734 r  XADC/m_b2d/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.734    XADC/m_b2d/FSM_sequential_state[0]_i_1_n_0
    SLICE_X49Y68         FDRE                                         r  XADC/m_b2d/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.824     1.952    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  XADC/m_b2d/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.091     1.544    XADC/m_b2d/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 XADC/m_b2d/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.557     1.440    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  XADC/m_b2d/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  XADC/m_b2d/byte_count_reg[1]/Q
                         net (fo=3, routed)           0.109     1.690    XADC/m_b2d/byte_count_reg_n_0_[1]
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.735 r  XADC/m_b2d/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.735    XADC/m_b2d/FSM_sequential_state[2]_i_1_n_0
    SLICE_X49Y68         FDRE                                         r  XADC/m_b2d/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.824     1.952    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  XADC/m_b2d/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.092     1.545    XADC/m_b2d/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 XADC/sseg_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decimal_data_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.270%)  route 0.134ns (48.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.554     1.437    XADC/clk_debug_OBUF_BUFG
    SLICE_X53Y72         FDRE                                         r  XADC/sseg_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  XADC/sseg_data_reg[6]/Q
                         net (fo=3, routed)           0.134     1.712    decimal_data[6]
    SLICE_X53Y73         FDRE                                         r  decimal_data_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=384, routed)         0.819     1.947    clk_debug_OBUF_BUFG
    SLICE_X53Y73         FDRE                                         r  decimal_data_l_reg[6]/C
                         clock pessimism             -0.499     1.448    
    SLICE_X53Y73         FDRE (Hold_fdre_C_D)         0.070     1.518    decimal_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XADC/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_debug_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X61Y77   D2/button_ff1_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X61Y77   D2/button_ff2_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y66   XADC/m_b2d/data_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y67   XADC/m_b2d/data_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y68   XADC/m_b2d/data_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y68   XADC/m_b2d/data_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y69   XADC/m_b2d/data_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X44Y67   XADC/m_b2d/data_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y68   XADC/m_b2d/data_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y68   XADC/m_b2d/data_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y69   XADC/m_b2d/data_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y68   XADC/m_b2d/data_reg[7]_replica_1/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y68   XADC/m_b2d/data_reg[8]_replica/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y70   XADC/m_b2d/data_reg[6]_replica_1/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y68   XADC/m_b2d/data_reg[9]_replica_2/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X42Y69   XADC/m_b2d/data_reg[28]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y70   XADC/m_b2d/data_reg[4]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X42Y70   XADC/m_b2d/data_reg[5]_replica/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y66   XADC/m_b2d/data_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y67   XADC/m_b2d/data_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y67   XADC/m_b2d/data_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X45Y75   XADC/m_b2d/data_reg[19]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X51Y78   en_wait_reg[15]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X51Y77   en_wait_reg[8]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X51Y77   en_wait_reg[9]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y72   XADC/m_b2d/data_reg[6]_replica/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y72   XADC/m_b2d/data_reg[6]_replica/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y66   XADC/m_b2d/data_reg[9]_replica/C



