#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000877ea0 .scope module, "uni_reg_test" "uni_reg_test" 2 1;
 .timescale 0 0;
P_000000000086cef0 .param/l "DO_NOTHING" 1 2 8, C4<00>;
P_000000000086cf28 .param/l "PARALLEL_LOAD" 1 2 8, C4<11>;
P_000000000086cf60 .param/l "SHIFT_LEFT" 1 2 8, C4<01>;
P_000000000086cf98 .param/l "SHIFT_RIGHT" 1 2 8, C4<10>;
v00000000008d21e0_0 .var "clk", 0 0;
v00000000008d1420_0 .var "data_ctrl", 1 0;
v00000000008d1a60_0 .var "p_in", 7 0;
v00000000008d2780_0 .net "p_out", 7 0, L_000000000087aea0;  1 drivers
v00000000008d1e20_0 .var "reset", 0 0;
v00000000008d2dc0_0 .var "s_in", 0 0;
v00000000008d17e0_0 .net "s_out", 0 0, L_00000000008d16a0;  1 drivers
E_000000000086b410 .event negedge, v0000000000866620_0;
S_00000000008774d0 .scope module, "uut" "uni_reg" 2 10, 3 5 0, S_0000000000877ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "data_ctrl";
    .port_info 3 /INPUT 8 "p_in";
    .port_info 4 /INPUT 1 "s_in";
    .port_info 5 /OUTPUT 8 "p_out";
    .port_info 6 /OUTPUT 1 "s_out";
P_0000000000868240 .param/l "DO_NOTHING" 1 3 16, C4<00>;
P_0000000000868278 .param/l "N" 0 3 6, +C4<00000000000000000000000000001000>;
P_00000000008682b0 .param/l "PARALLEL_LOAD" 1 3 16, C4<11>;
P_00000000008682e8 .param/l "SHIFT_LEFT" 1 3 16, C4<01>;
P_0000000000868320 .param/l "SHIFT_RIGHT" 1 3 16, C4<10>;
L_000000000087aea0 .functor BUFZ 8, v00000000008d23c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000008d3028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008663a0_0 .net/2u *"_s0", 1 0, L_00000000008d3028;  1 drivers
v0000000000866760_0 .net *"_s10", 7 0, L_00000000008d1100;  1 drivers
L_00000000008d30b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000000866e40_0 .net/2u *"_s12", 1 0, L_00000000008d30b8;  1 drivers
v0000000000866440_0 .net *"_s14", 0 0, L_00000000008d1240;  1 drivers
v0000000000866da0_0 .net *"_s17", 6 0, L_00000000008d2280;  1 drivers
v0000000000866bc0_0 .net *"_s18", 7 0, L_00000000008d26e0;  1 drivers
v00000000008666c0_0 .net *"_s2", 0 0, L_00000000008d2aa0;  1 drivers
L_00000000008d3100 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000000000866f80_0 .net/2u *"_s20", 1 0, L_00000000008d3100;  1 drivers
v0000000000867020_0 .net *"_s22", 0 0, L_00000000008d2b40;  1 drivers
v0000000000866b20_0 .net *"_s24", 7 0, L_00000000008d1b00;  1 drivers
v0000000000866ee0_0 .net *"_s26", 7 0, L_00000000008d2140;  1 drivers
v00000000008670c0_0 .net *"_s28", 7 0, L_00000000008d1560;  1 drivers
L_00000000008d3070 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000000866260_0 .net/2u *"_s4", 1 0, L_00000000008d3070;  1 drivers
v00000000008664e0_0 .net *"_s6", 0 0, L_00000000008d28c0;  1 drivers
v0000000000866580_0 .net *"_s9", 6 0, L_00000000008d2640;  1 drivers
v0000000000866620_0 .net "clk", 0 0, v00000000008d21e0_0;  1 drivers
v00000000008d11a0_0 .net "data_ctrl", 1 0, v00000000008d1420_0;  1 drivers
v00000000008d2820_0 .net "p_in", 7 0, v00000000008d1a60_0;  1 drivers
v00000000008d2500_0 .net "p_out", 7 0, L_000000000087aea0;  alias, 1 drivers
v00000000008d23c0_0 .var "r_contents", 7 0;
v00000000008d1ba0_0 .net "r_next", 7 0, L_00000000008d19c0;  1 drivers
v00000000008d2a00_0 .net "reset", 0 0, v00000000008d1e20_0;  1 drivers
v00000000008d25a0_0 .net "s_in", 0 0, v00000000008d2dc0_0;  1 drivers
v00000000008d1c40_0 .net "s_out", 0 0, L_00000000008d16a0;  alias, 1 drivers
E_000000000086ac10 .event posedge, v00000000008d2a00_0, v0000000000866620_0;
L_00000000008d2aa0 .cmp/eq 2, v00000000008d1420_0, L_00000000008d3028;
L_00000000008d28c0 .cmp/eq 2, v00000000008d1420_0, L_00000000008d3070;
L_00000000008d2640 .part v00000000008d23c0_0, 1, 7;
L_00000000008d1100 .concat [ 7 1 0 0], L_00000000008d2640, v00000000008d2dc0_0;
L_00000000008d1240 .cmp/eq 2, v00000000008d1420_0, L_00000000008d30b8;
L_00000000008d2280 .part v00000000008d23c0_0, 0, 7;
L_00000000008d26e0 .concat [ 1 7 0 0], v00000000008d2dc0_0, L_00000000008d2280;
L_00000000008d2b40 .cmp/eq 2, v00000000008d1420_0, L_00000000008d3100;
L_00000000008d1b00 .functor MUXZ 8, v00000000008d23c0_0, v00000000008d1a60_0, L_00000000008d2b40, C4<>;
L_00000000008d2140 .functor MUXZ 8, L_00000000008d1b00, L_00000000008d26e0, L_00000000008d1240, C4<>;
L_00000000008d1560 .functor MUXZ 8, L_00000000008d2140, L_00000000008d1100, L_00000000008d28c0, C4<>;
L_00000000008d19c0 .functor MUXZ 8, L_00000000008d1560, v00000000008d23c0_0, L_00000000008d2aa0, C4<>;
L_00000000008d16a0 .part v00000000008d23c0_0, 0, 1;
    .scope S_00000000008774d0;
T_0 ;
    %wait E_000000000086ac10;
    %load/vec4 v00000000008d2a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008d23c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000008d1ba0_0;
    %assign/vec4 v00000000008d23c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000877ea0;
T_1 ;
    %vpi_call 2 15 "$dumpfile", "unireg.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000877ea0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d21e0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000000000877ea0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v00000000008d21e0_0;
    %inv;
    %store/vec4 v00000000008d21e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000877ea0;
T_3 ;
    %wait E_000000000086b410;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d1e20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d1e20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000008d1420_0, 0, 2;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v00000000008d1a60_0, 0, 8;
    %wait E_000000000086b410;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000008d1420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d2dc0_0, 0, 1;
    %wait E_000000000086b410;
    %delay 1, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000008d1420_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d2dc0_0, 0, 1;
    %wait E_000000000086b410;
    %delay 1, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000008d1420_0, 0, 2;
    %wait E_000000000086b410;
    %delay 1, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000008d1420_0, 0, 2;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v00000000008d1a60_0, 0, 8;
    %wait E_000000000086b410;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000008d1420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d2dc0_0, 0, 1;
    %wait E_000000000086b410;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000008d1420_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d2dc0_0, 0, 1;
    %wait E_000000000086b410;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000008d1420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d2dc0_0, 0, 1;
    %delay 15, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\uni_reg_test.v";
    ".\uni_reg.v";
