{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623260423205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623260423206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 20:40:23 2021 " "Processing started: Wed Jun 09 20:40:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623260423206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260423206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal " "Command: quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260423206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623260423769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623260423769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarcodeController " "Found entity 1: BarcodeController" {  } { { "BarcodeController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623260431879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260431879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623260431881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260431881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_0002 " "Found entity 1: VGA_PLL_0002" {  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623260431882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260431882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saleterminal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file saleterminal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SaleTerminal " "Found entity 1: SaleTerminal" {  } { { "SaleTerminal.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623260431883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260431883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment7 " "Found entity 1: Segment7" {  } { { "Segment7.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Segment7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623260431884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260431884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom.v 1 1 " "Found 1 design units, including 1 entities, in source file imagerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROM " "Found entity 1: ImageROM" {  } { { "ImageROM.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623260431885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260431885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HS vga_HS HVSync_Generator.v(18) " "Verilog HDL Declaration information at HVSync_Generator.v(18): object \"VGA_HS\" differs only in case from object \"vga_HS\" in the same scope" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623260431886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VS vga_VS HVSync_Generator.v(19) " "Verilog HDL Declaration information at HVSync_Generator.v(19): object \"VGA_VS\" differs only in case from object \"vga_VS\" in the same scope" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623260431886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 HVSync_Generator " "Found entity 1: HVSync_Generator" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623260431887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260431887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623260431888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260431888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttoncontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file buttoncontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonController " "Found entity 1: ButtonController" {  } { { "ButtonController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623260431889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260431889 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BarcodeShiftRegister.v(19) " "Verilog HDL information at BarcodeShiftRegister.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "BarcodeShiftRegister.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeShiftRegister.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623260431890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodeshiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodeshiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarcodeShiftRegister " "Found entity 1: BarcodeShiftRegister" {  } { { "BarcodeShiftRegister.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeShiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623260431890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260431890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BarcodeController " "Elaborating entity \"BarcodeController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623260431980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarcodeShiftRegister BarcodeShiftRegister:BarcodeShiftRegister_inst0 " "Elaborating entity \"BarcodeShiftRegister\" for hierarchy \"BarcodeShiftRegister:BarcodeShiftRegister_inst0\"" {  } { { "BarcodeController.v" "BarcodeShiftRegister_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623260431988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment7 Segment7:Segment0 " "Elaborating entity \"Segment7\" for hierarchy \"Segment7:Segment0\"" {  } { { "BarcodeController.v" "Segment0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623260431990 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623260432574 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_PLL 16 " "Ignored 16 assignments for entity \"VGA_PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623260432739 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623260432739 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623260432739 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1623260432739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_PLL_0002 317 " "Ignored 317 assignments for entity \"VGA_PLL_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1623260432740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg " "Generated suppressed messages file D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260432762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623260432888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623260432888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623260432920 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623260432920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623260432920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623260432920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623260432934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 20:40:32 2021 " "Processing ended: Wed Jun 09 20:40:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623260432934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623260432934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623260432934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623260432934 ""}
