
Project 5 - RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006854  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  080069e4  080069e4  000169e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ac8  08006ac8  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08006ac8  08006ac8  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006ac8  08006ac8  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ac8  08006ac8  00016ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006acc  08006acc  00016acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006ad0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d60  20000010  08006ae0  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d70  08006ae0  00021d70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e5e5  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000368f  00000000  00000000  0003e625  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017f0  00000000  00000000  00041cb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001668  00000000  00000000  000434a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000036a6  00000000  00000000  00044b10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014b25  00000000  00000000  000481b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c19b2  00000000  00000000  0005ccdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011e68d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065fc  00000000  00000000  0011e708  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080069cc 	.word	0x080069cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	080069cc 	.word	0x080069cc

080001d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d4:	f000 fbe0 	bl	8000998 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d8:	f000 f840 	bl	800025c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001dc:	f000 f93e 	bl	800045c <MX_GPIO_Init>
  MX_I2C1_Init();
 80001e0:	f000 f89c 	bl	800031c <MX_I2C1_Init>
  MX_SPI1_Init();
 80001e4:	f000 f8da 	bl	800039c <MX_SPI1_Init>
  MX_USB_PCD_Init();
 80001e8:	f000 f916 	bl	8000418 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80001ec:	f002 ff28 	bl	8003040 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of mutex_job */
  mutex_jobHandle = osMutexNew(&mutex_job_attributes);
 80001f0:	4810      	ldr	r0, [pc, #64]	; (8000234 <main+0x64>)
 80001f2:	f003 f865 	bl	80032c0 <osMutexNew>
 80001f6:	4602      	mov	r2, r0
 80001f8:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <main+0x68>)
 80001fa:	601a      	str	r2, [r3, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of sem_job */
  sem_jobHandle = osSemaphoreNew(5, 5, &sem_job_attributes);
 80001fc:	4a0f      	ldr	r2, [pc, #60]	; (800023c <main+0x6c>)
 80001fe:	2105      	movs	r1, #5
 8000200:	2005      	movs	r0, #5
 8000202:	f003 f9a5 	bl	8003550 <osSemaphoreNew>
 8000206:	4602      	mov	r2, r0
 8000208:	4b0d      	ldr	r3, [pc, #52]	; (8000240 <main+0x70>)
 800020a:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Producer */
  ProducerHandle = osThreadNew(producer_func, NULL, &Producer_attributes);
 800020c:	4a0d      	ldr	r2, [pc, #52]	; (8000244 <main+0x74>)
 800020e:	2100      	movs	r1, #0
 8000210:	480d      	ldr	r0, [pc, #52]	; (8000248 <main+0x78>)
 8000212:	f002 ff7d 	bl	8003110 <osThreadNew>
 8000216:	4602      	mov	r2, r0
 8000218:	4b0c      	ldr	r3, [pc, #48]	; (800024c <main+0x7c>)
 800021a:	601a      	str	r2, [r3, #0]

  /* creation of Consumer */
  ConsumerHandle = osThreadNew(consumer_func, NULL, &Consumer_attributes);
 800021c:	4a0c      	ldr	r2, [pc, #48]	; (8000250 <main+0x80>)
 800021e:	2100      	movs	r1, #0
 8000220:	480c      	ldr	r0, [pc, #48]	; (8000254 <main+0x84>)
 8000222:	f002 ff75 	bl	8003110 <osThreadNew>
 8000226:	4602      	mov	r2, r0
 8000228:	4b0b      	ldr	r3, [pc, #44]	; (8000258 <main+0x88>)
 800022a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800022c:	f002 ff3c 	bl	80030a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000230:	e7fe      	b.n	8000230 <main+0x60>
 8000232:	bf00      	nop
 8000234:	08006a70 	.word	0x08006a70
 8000238:	20001988 	.word	0x20001988
 800023c:	08006a80 	.word	0x08006a80
 8000240:	20001938 	.word	0x20001938
 8000244:	08006a28 	.word	0x08006a28
 8000248:	0800055d 	.word	0x0800055d
 800024c:	20001934 	.word	0x20001934
 8000250:	08006a4c 	.word	0x08006a4c
 8000254:	080005c1 	.word	0x080005c1
 8000258:	200019f0 	.word	0x200019f0

0800025c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b09e      	sub	sp, #120	; 0x78
 8000260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000262:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000266:	2228      	movs	r2, #40	; 0x28
 8000268:	2100      	movs	r1, #0
 800026a:	4618      	mov	r0, r3
 800026c:	f006 fba5 	bl	80069ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000270:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000274:	2200      	movs	r2, #0
 8000276:	601a      	str	r2, [r3, #0]
 8000278:	605a      	str	r2, [r3, #4]
 800027a:	609a      	str	r2, [r3, #8]
 800027c:	60da      	str	r2, [r3, #12]
 800027e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000280:	463b      	mov	r3, r7
 8000282:	223c      	movs	r2, #60	; 0x3c
 8000284:	2100      	movs	r1, #0
 8000286:	4618      	mov	r0, r3
 8000288:	f006 fb97 	bl	80069ba <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800028c:	2303      	movs	r3, #3
 800028e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000290:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000294:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000296:	2300      	movs	r3, #0
 8000298:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800029a:	2301      	movs	r3, #1
 800029c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029e:	2310      	movs	r3, #16
 80002a0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a2:	2302      	movs	r3, #2
 80002a4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002aa:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002ac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002b0:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80002b6:	4618      	mov	r0, r3
 80002b8:	f001 f81c 	bl	80012f4 <HAL_RCC_OscConfig>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80002c2:	f000 f9c1 	bl	8000648 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c6:	230f      	movs	r3, #15
 80002c8:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ca:	2302      	movs	r3, #2
 80002cc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d8:	2300      	movs	r3, #0
 80002da:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002dc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002e0:	2102      	movs	r1, #2
 80002e2:	4618      	mov	r0, r3
 80002e4:	f001 ff0e 	bl	8002104 <HAL_RCC_ClockConfig>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80002ee:	f000 f9ab 	bl	8000648 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 80002f2:	4b09      	ldr	r3, [pc, #36]	; (8000318 <SystemClock_Config+0xbc>)
 80002f4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80002f6:	2300      	movs	r3, #0
 80002f8:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80002fa:	2300      	movs	r3, #0
 80002fc:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002fe:	463b      	mov	r3, r7
 8000300:	4618      	mov	r0, r3
 8000302:	f002 f945 	bl	8002590 <HAL_RCCEx_PeriphCLKConfig>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800030c:	f000 f99c 	bl	8000648 <Error_Handler>
  }
}
 8000310:	bf00      	nop
 8000312:	3778      	adds	r7, #120	; 0x78
 8000314:	46bd      	mov	sp, r7
 8000316:	bd80      	pop	{r7, pc}
 8000318:	00020020 	.word	0x00020020

0800031c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000320:	4b1b      	ldr	r3, [pc, #108]	; (8000390 <MX_I2C1_Init+0x74>)
 8000322:	4a1c      	ldr	r2, [pc, #112]	; (8000394 <MX_I2C1_Init+0x78>)
 8000324:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000326:	4b1a      	ldr	r3, [pc, #104]	; (8000390 <MX_I2C1_Init+0x74>)
 8000328:	4a1b      	ldr	r2, [pc, #108]	; (8000398 <MX_I2C1_Init+0x7c>)
 800032a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800032c:	4b18      	ldr	r3, [pc, #96]	; (8000390 <MX_I2C1_Init+0x74>)
 800032e:	2200      	movs	r2, #0
 8000330:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000332:	4b17      	ldr	r3, [pc, #92]	; (8000390 <MX_I2C1_Init+0x74>)
 8000334:	2201      	movs	r2, #1
 8000336:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000338:	4b15      	ldr	r3, [pc, #84]	; (8000390 <MX_I2C1_Init+0x74>)
 800033a:	2200      	movs	r2, #0
 800033c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800033e:	4b14      	ldr	r3, [pc, #80]	; (8000390 <MX_I2C1_Init+0x74>)
 8000340:	2200      	movs	r2, #0
 8000342:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000344:	4b12      	ldr	r3, [pc, #72]	; (8000390 <MX_I2C1_Init+0x74>)
 8000346:	2200      	movs	r2, #0
 8000348:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800034a:	4b11      	ldr	r3, [pc, #68]	; (8000390 <MX_I2C1_Init+0x74>)
 800034c:	2200      	movs	r2, #0
 800034e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000350:	4b0f      	ldr	r3, [pc, #60]	; (8000390 <MX_I2C1_Init+0x74>)
 8000352:	2200      	movs	r2, #0
 8000354:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000356:	480e      	ldr	r0, [pc, #56]	; (8000390 <MX_I2C1_Init+0x74>)
 8000358:	f000 fdc8 	bl	8000eec <HAL_I2C_Init>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000362:	f000 f971 	bl	8000648 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000366:	2100      	movs	r1, #0
 8000368:	4809      	ldr	r0, [pc, #36]	; (8000390 <MX_I2C1_Init+0x74>)
 800036a:	f000 fe4e 	bl	800100a <HAL_I2CEx_ConfigAnalogFilter>
 800036e:	4603      	mov	r3, r0
 8000370:	2b00      	cmp	r3, #0
 8000372:	d001      	beq.n	8000378 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000374:	f000 f968 	bl	8000648 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000378:	2100      	movs	r1, #0
 800037a:	4805      	ldr	r0, [pc, #20]	; (8000390 <MX_I2C1_Init+0x74>)
 800037c:	f000 fe90 	bl	80010a0 <HAL_I2CEx_ConfigDigitalFilter>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000386:	f000 f95f 	bl	8000648 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800038a:	bf00      	nop
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	2000193c 	.word	0x2000193c
 8000394:	40005400 	.word	0x40005400
 8000398:	2000090e 	.word	0x2000090e

0800039c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80003a0:	4b1b      	ldr	r3, [pc, #108]	; (8000410 <MX_SPI1_Init+0x74>)
 80003a2:	4a1c      	ldr	r2, [pc, #112]	; (8000414 <MX_SPI1_Init+0x78>)
 80003a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003a6:	4b1a      	ldr	r3, [pc, #104]	; (8000410 <MX_SPI1_Init+0x74>)
 80003a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80003ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80003ae:	4b18      	ldr	r3, [pc, #96]	; (8000410 <MX_SPI1_Init+0x74>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80003b4:	4b16      	ldr	r3, [pc, #88]	; (8000410 <MX_SPI1_Init+0x74>)
 80003b6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80003ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003bc:	4b14      	ldr	r3, [pc, #80]	; (8000410 <MX_SPI1_Init+0x74>)
 80003be:	2200      	movs	r2, #0
 80003c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003c2:	4b13      	ldr	r3, [pc, #76]	; (8000410 <MX_SPI1_Init+0x74>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003c8:	4b11      	ldr	r3, [pc, #68]	; (8000410 <MX_SPI1_Init+0x74>)
 80003ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80003ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80003d0:	4b0f      	ldr	r3, [pc, #60]	; (8000410 <MX_SPI1_Init+0x74>)
 80003d2:	2208      	movs	r2, #8
 80003d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003d6:	4b0e      	ldr	r3, [pc, #56]	; (8000410 <MX_SPI1_Init+0x74>)
 80003d8:	2200      	movs	r2, #0
 80003da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003dc:	4b0c      	ldr	r3, [pc, #48]	; (8000410 <MX_SPI1_Init+0x74>)
 80003de:	2200      	movs	r2, #0
 80003e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003e2:	4b0b      	ldr	r3, [pc, #44]	; (8000410 <MX_SPI1_Init+0x74>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80003e8:	4b09      	ldr	r3, [pc, #36]	; (8000410 <MX_SPI1_Init+0x74>)
 80003ea:	2207      	movs	r2, #7
 80003ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80003ee:	4b08      	ldr	r3, [pc, #32]	; (8000410 <MX_SPI1_Init+0x74>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80003f4:	4b06      	ldr	r3, [pc, #24]	; (8000410 <MX_SPI1_Init+0x74>)
 80003f6:	2208      	movs	r2, #8
 80003f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003fa:	4805      	ldr	r0, [pc, #20]	; (8000410 <MX_SPI1_Init+0x74>)
 80003fc:	f002 fa78 	bl	80028f0 <HAL_SPI_Init>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000406:	f000 f91f 	bl	8000648 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800040a:	bf00      	nop
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	2000198c 	.word	0x2000198c
 8000414:	40013000 	.word	0x40013000

08000418 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 800041c:	4b0d      	ldr	r3, [pc, #52]	; (8000454 <MX_USB_PCD_Init+0x3c>)
 800041e:	4a0e      	ldr	r2, [pc, #56]	; (8000458 <MX_USB_PCD_Init+0x40>)
 8000420:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000422:	4b0c      	ldr	r3, [pc, #48]	; (8000454 <MX_USB_PCD_Init+0x3c>)
 8000424:	2208      	movs	r2, #8
 8000426:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000428:	4b0a      	ldr	r3, [pc, #40]	; (8000454 <MX_USB_PCD_Init+0x3c>)
 800042a:	2202      	movs	r2, #2
 800042c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800042e:	4b09      	ldr	r3, [pc, #36]	; (8000454 <MX_USB_PCD_Init+0x3c>)
 8000430:	2202      	movs	r2, #2
 8000432:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000434:	4b07      	ldr	r3, [pc, #28]	; (8000454 <MX_USB_PCD_Init+0x3c>)
 8000436:	2200      	movs	r2, #0
 8000438:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800043a:	4b06      	ldr	r3, [pc, #24]	; (8000454 <MX_USB_PCD_Init+0x3c>)
 800043c:	2200      	movs	r2, #0
 800043e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000440:	4804      	ldr	r0, [pc, #16]	; (8000454 <MX_USB_PCD_Init+0x3c>)
 8000442:	f000 fe79 	bl	8001138 <HAL_PCD_Init>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 800044c:	f000 f8fc 	bl	8000648 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000450:	bf00      	nop
 8000452:	bd80      	pop	{r7, pc}
 8000454:	200019f4 	.word	0x200019f4
 8000458:	40005c00 	.word	0x40005c00

0800045c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b08a      	sub	sp, #40	; 0x28
 8000460:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000462:	f107 0314 	add.w	r3, r7, #20
 8000466:	2200      	movs	r2, #0
 8000468:	601a      	str	r2, [r3, #0]
 800046a:	605a      	str	r2, [r3, #4]
 800046c:	609a      	str	r2, [r3, #8]
 800046e:	60da      	str	r2, [r3, #12]
 8000470:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000472:	4b37      	ldr	r3, [pc, #220]	; (8000550 <MX_GPIO_Init+0xf4>)
 8000474:	695b      	ldr	r3, [r3, #20]
 8000476:	4a36      	ldr	r2, [pc, #216]	; (8000550 <MX_GPIO_Init+0xf4>)
 8000478:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800047c:	6153      	str	r3, [r2, #20]
 800047e:	4b34      	ldr	r3, [pc, #208]	; (8000550 <MX_GPIO_Init+0xf4>)
 8000480:	695b      	ldr	r3, [r3, #20]
 8000482:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000486:	613b      	str	r3, [r7, #16]
 8000488:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800048a:	4b31      	ldr	r3, [pc, #196]	; (8000550 <MX_GPIO_Init+0xf4>)
 800048c:	695b      	ldr	r3, [r3, #20]
 800048e:	4a30      	ldr	r2, [pc, #192]	; (8000550 <MX_GPIO_Init+0xf4>)
 8000490:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000494:	6153      	str	r3, [r2, #20]
 8000496:	4b2e      	ldr	r3, [pc, #184]	; (8000550 <MX_GPIO_Init+0xf4>)
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800049e:	60fb      	str	r3, [r7, #12]
 80004a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004a2:	4b2b      	ldr	r3, [pc, #172]	; (8000550 <MX_GPIO_Init+0xf4>)
 80004a4:	695b      	ldr	r3, [r3, #20]
 80004a6:	4a2a      	ldr	r2, [pc, #168]	; (8000550 <MX_GPIO_Init+0xf4>)
 80004a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80004ac:	6153      	str	r3, [r2, #20]
 80004ae:	4b28      	ldr	r3, [pc, #160]	; (8000550 <MX_GPIO_Init+0xf4>)
 80004b0:	695b      	ldr	r3, [r3, #20]
 80004b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80004b6:	60bb      	str	r3, [r7, #8]
 80004b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ba:	4b25      	ldr	r3, [pc, #148]	; (8000550 <MX_GPIO_Init+0xf4>)
 80004bc:	695b      	ldr	r3, [r3, #20]
 80004be:	4a24      	ldr	r2, [pc, #144]	; (8000550 <MX_GPIO_Init+0xf4>)
 80004c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004c4:	6153      	str	r3, [r2, #20]
 80004c6:	4b22      	ldr	r3, [pc, #136]	; (8000550 <MX_GPIO_Init+0xf4>)
 80004c8:	695b      	ldr	r3, [r3, #20]
 80004ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004ce:	607b      	str	r3, [r7, #4]
 80004d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d2:	4b1f      	ldr	r3, [pc, #124]	; (8000550 <MX_GPIO_Init+0xf4>)
 80004d4:	695b      	ldr	r3, [r3, #20]
 80004d6:	4a1e      	ldr	r2, [pc, #120]	; (8000550 <MX_GPIO_Init+0xf4>)
 80004d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80004dc:	6153      	str	r3, [r2, #20]
 80004de:	4b1c      	ldr	r3, [pc, #112]	; (8000550 <MX_GPIO_Init+0xf4>)
 80004e0:	695b      	ldr	r3, [r3, #20]
 80004e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80004e6:	603b      	str	r3, [r7, #0]
 80004e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80004ea:	2200      	movs	r2, #0
 80004ec:	f64f 7108 	movw	r1, #65288	; 0xff08
 80004f0:	4818      	ldr	r0, [pc, #96]	; (8000554 <MX_GPIO_Init+0xf8>)
 80004f2:	f000 fce3 	bl	8000ebc <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 80004f6:	2337      	movs	r3, #55	; 0x37
 80004f8:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80004fa:	4b17      	ldr	r3, [pc, #92]	; (8000558 <MX_GPIO_Init+0xfc>)
 80004fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fe:	2300      	movs	r3, #0
 8000500:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000502:	f107 0314 	add.w	r3, r7, #20
 8000506:	4619      	mov	r1, r3
 8000508:	4812      	ldr	r0, [pc, #72]	; (8000554 <MX_GPIO_Init+0xf8>)
 800050a:	f000 fb5d 	bl	8000bc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800050e:	f64f 7308 	movw	r3, #65288	; 0xff08
 8000512:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000514:	2301      	movs	r3, #1
 8000516:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000518:	2300      	movs	r3, #0
 800051a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800051c:	2300      	movs	r3, #0
 800051e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000520:	f107 0314 	add.w	r3, r7, #20
 8000524:	4619      	mov	r1, r3
 8000526:	480b      	ldr	r0, [pc, #44]	; (8000554 <MX_GPIO_Init+0xf8>)
 8000528:	f000 fb4e 	bl	8000bc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800052c:	2301      	movs	r3, #1
 800052e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000530:	2300      	movs	r3, #0
 8000532:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000534:	2300      	movs	r3, #0
 8000536:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000538:	f107 0314 	add.w	r3, r7, #20
 800053c:	4619      	mov	r1, r3
 800053e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000542:	f000 fb41 	bl	8000bc8 <HAL_GPIO_Init>

}
 8000546:	bf00      	nop
 8000548:	3728      	adds	r7, #40	; 0x28
 800054a:	46bd      	mov	sp, r7
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	40021000 	.word	0x40021000
 8000554:	48001000 	.word	0x48001000
 8000558:	10120000 	.word	0x10120000

0800055c <producer_func>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_producer_func */
void producer_func(void *argument)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b084      	sub	sp, #16
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
	/* Infinite loop */
	osStatus_t status;

	for(;;)
	{
		status = osSemaphoreAcquire(sem_jobHandle, 0);
 8000564:	4b13      	ldr	r3, [pc, #76]	; (80005b4 <producer_func+0x58>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2100      	movs	r1, #0
 800056a:	4618      	mov	r0, r3
 800056c:	f003 f88e 	bl	800368c <osSemaphoreAcquire>
 8000570:	60f8      	str	r0, [r7, #12]
		if(osOK != status) goto end;
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d111      	bne.n	800059c <producer_func+0x40>
		osMutexAcquire(mutex_jobHandle, 0);
 8000578:	4b0f      	ldr	r3, [pc, #60]	; (80005b8 <producer_func+0x5c>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	2100      	movs	r1, #0
 800057e:	4618      	mov	r0, r3
 8000580:	f002 ff38 	bl	80033f4 <osMutexAcquire>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000584:	2201      	movs	r2, #1
 8000586:	f44f 7100 	mov.w	r1, #512	; 0x200
 800058a:	480c      	ldr	r0, [pc, #48]	; (80005bc <producer_func+0x60>)
 800058c:	f000 fc96 	bl	8000ebc <HAL_GPIO_WritePin>
		/* Put a value into the list. */

		osMutexRelease(mutex_jobHandle);
 8000590:	4b09      	ldr	r3, [pc, #36]	; (80005b8 <producer_func+0x5c>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4618      	mov	r0, r3
 8000596:	f002 ff8b 	bl	80034b0 <osMutexRelease>
		continue;
 800059a:	e00a      	b.n	80005b2 <producer_func+0x56>
		if(osOK != status) goto end;
 800059c:	bf00      	nop
end:
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800059e:	2200      	movs	r2, #0
 80005a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005a4:	4805      	ldr	r0, [pc, #20]	; (80005bc <producer_func+0x60>)
 80005a6:	f000 fc89 	bl	8000ebc <HAL_GPIO_WritePin>
		osDelay(1000);
 80005aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ae:	f002 fe59 	bl	8003264 <osDelay>
		status = osSemaphoreAcquire(sem_jobHandle, 0);
 80005b2:	e7d7      	b.n	8000564 <producer_func+0x8>
 80005b4:	20001938 	.word	0x20001938
 80005b8:	20001988 	.word	0x20001988
 80005bc:	48001000 	.word	0x48001000

080005c0 <consumer_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_consumer_func */
void consumer_func(void *argument)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b084      	sub	sp, #16
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN consumer_func */
	/* Infinite loop */
	osStatus_t status;
	for(;;)
	{
		status = osSemaphoreRelease(sem_jobHandle);
 80005c8:	4b13      	ldr	r3, [pc, #76]	; (8000618 <consumer_func+0x58>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4618      	mov	r0, r3
 80005ce:	f003 f8c3 	bl	8003758 <osSemaphoreRelease>
 80005d2:	60f8      	str	r0, [r7, #12]
		if(osOK != status) goto end;
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d111      	bne.n	80005fe <consumer_func+0x3e>
		osMutexAcquire(mutex_jobHandle, 0);
 80005da:	4b10      	ldr	r3, [pc, #64]	; (800061c <consumer_func+0x5c>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2100      	movs	r1, #0
 80005e0:	4618      	mov	r0, r3
 80005e2:	f002 ff07 	bl	80033f4 <osMutexAcquire>
		/* Get a value into the list. */
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 80005e6:	2201      	movs	r2, #1
 80005e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005ec:	480c      	ldr	r0, [pc, #48]	; (8000620 <consumer_func+0x60>)
 80005ee:	f000 fc65 	bl	8000ebc <HAL_GPIO_WritePin>

		osMutexRelease(mutex_jobHandle);
 80005f2:	4b0a      	ldr	r3, [pc, #40]	; (800061c <consumer_func+0x5c>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4618      	mov	r0, r3
 80005f8:	f002 ff5a 	bl	80034b0 <osMutexRelease>
		continue;
 80005fc:	e00a      	b.n	8000614 <consumer_func+0x54>
		if(osOK != status) goto end;
 80005fe:	bf00      	nop

end:
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000600:	2200      	movs	r2, #0
 8000602:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000606:	4806      	ldr	r0, [pc, #24]	; (8000620 <consumer_func+0x60>)
 8000608:	f000 fc58 	bl	8000ebc <HAL_GPIO_WritePin>
		osDelay(1000);
 800060c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000610:	f002 fe28 	bl	8003264 <osDelay>
		status = osSemaphoreRelease(sem_jobHandle);
 8000614:	e7d8      	b.n	80005c8 <consumer_func+0x8>
 8000616:	bf00      	nop
 8000618:	20001938 	.word	0x20001938
 800061c:	20001988 	.word	0x20001988
 8000620:	48001000 	.word	0x48001000

08000624 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a04      	ldr	r2, [pc, #16]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d101      	bne.n	800063a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000636:	f000 f9c5 	bl	80009c4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800063a:	bf00      	nop
 800063c:	3708      	adds	r7, #8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	40012c00 	.word	0x40012c00

08000648 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800064c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800064e:	e7fe      	b.n	800064e <Error_Handler+0x6>

08000650 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000656:	4b11      	ldr	r3, [pc, #68]	; (800069c <HAL_MspInit+0x4c>)
 8000658:	699b      	ldr	r3, [r3, #24]
 800065a:	4a10      	ldr	r2, [pc, #64]	; (800069c <HAL_MspInit+0x4c>)
 800065c:	f043 0301 	orr.w	r3, r3, #1
 8000660:	6193      	str	r3, [r2, #24]
 8000662:	4b0e      	ldr	r3, [pc, #56]	; (800069c <HAL_MspInit+0x4c>)
 8000664:	699b      	ldr	r3, [r3, #24]
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800066e:	4b0b      	ldr	r3, [pc, #44]	; (800069c <HAL_MspInit+0x4c>)
 8000670:	69db      	ldr	r3, [r3, #28]
 8000672:	4a0a      	ldr	r2, [pc, #40]	; (800069c <HAL_MspInit+0x4c>)
 8000674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000678:	61d3      	str	r3, [r2, #28]
 800067a:	4b08      	ldr	r3, [pc, #32]	; (800069c <HAL_MspInit+0x4c>)
 800067c:	69db      	ldr	r3, [r3, #28]
 800067e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000682:	603b      	str	r3, [r7, #0]
 8000684:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000686:	2200      	movs	r2, #0
 8000688:	210f      	movs	r1, #15
 800068a:	f06f 0001 	mvn.w	r0, #1
 800068e:	f000 fa71 	bl	8000b74 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000692:	bf00      	nop
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40021000 	.word	0x40021000

080006a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b08a      	sub	sp, #40	; 0x28
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
 80006b0:	605a      	str	r2, [r3, #4]
 80006b2:	609a      	str	r2, [r3, #8]
 80006b4:	60da      	str	r2, [r3, #12]
 80006b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a17      	ldr	r2, [pc, #92]	; (800071c <HAL_I2C_MspInit+0x7c>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d127      	bne.n	8000712 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c2:	4b17      	ldr	r3, [pc, #92]	; (8000720 <HAL_I2C_MspInit+0x80>)
 80006c4:	695b      	ldr	r3, [r3, #20]
 80006c6:	4a16      	ldr	r2, [pc, #88]	; (8000720 <HAL_I2C_MspInit+0x80>)
 80006c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006cc:	6153      	str	r3, [r2, #20]
 80006ce:	4b14      	ldr	r3, [pc, #80]	; (8000720 <HAL_I2C_MspInit+0x80>)
 80006d0:	695b      	ldr	r3, [r3, #20]
 80006d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006d6:	613b      	str	r3, [r7, #16]
 80006d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80006da:	23c0      	movs	r3, #192	; 0xc0
 80006dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006de:	2312      	movs	r3, #18
 80006e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006e2:	2301      	movs	r3, #1
 80006e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e6:	2303      	movs	r3, #3
 80006e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80006ea:	2304      	movs	r3, #4
 80006ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ee:	f107 0314 	add.w	r3, r7, #20
 80006f2:	4619      	mov	r1, r3
 80006f4:	480b      	ldr	r0, [pc, #44]	; (8000724 <HAL_I2C_MspInit+0x84>)
 80006f6:	f000 fa67 	bl	8000bc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006fa:	4b09      	ldr	r3, [pc, #36]	; (8000720 <HAL_I2C_MspInit+0x80>)
 80006fc:	69db      	ldr	r3, [r3, #28]
 80006fe:	4a08      	ldr	r2, [pc, #32]	; (8000720 <HAL_I2C_MspInit+0x80>)
 8000700:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000704:	61d3      	str	r3, [r2, #28]
 8000706:	4b06      	ldr	r3, [pc, #24]	; (8000720 <HAL_I2C_MspInit+0x80>)
 8000708:	69db      	ldr	r3, [r3, #28]
 800070a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800070e:	60fb      	str	r3, [r7, #12]
 8000710:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000712:	bf00      	nop
 8000714:	3728      	adds	r7, #40	; 0x28
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40005400 	.word	0x40005400
 8000720:	40021000 	.word	0x40021000
 8000724:	48000400 	.word	0x48000400

08000728 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08a      	sub	sp, #40	; 0x28
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000730:	f107 0314 	add.w	r3, r7, #20
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
 800073e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a17      	ldr	r2, [pc, #92]	; (80007a4 <HAL_SPI_MspInit+0x7c>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d128      	bne.n	800079c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800074a:	4b17      	ldr	r3, [pc, #92]	; (80007a8 <HAL_SPI_MspInit+0x80>)
 800074c:	699b      	ldr	r3, [r3, #24]
 800074e:	4a16      	ldr	r2, [pc, #88]	; (80007a8 <HAL_SPI_MspInit+0x80>)
 8000750:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000754:	6193      	str	r3, [r2, #24]
 8000756:	4b14      	ldr	r3, [pc, #80]	; (80007a8 <HAL_SPI_MspInit+0x80>)
 8000758:	699b      	ldr	r3, [r3, #24]
 800075a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800075e:	613b      	str	r3, [r7, #16]
 8000760:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	4b11      	ldr	r3, [pc, #68]	; (80007a8 <HAL_SPI_MspInit+0x80>)
 8000764:	695b      	ldr	r3, [r3, #20]
 8000766:	4a10      	ldr	r2, [pc, #64]	; (80007a8 <HAL_SPI_MspInit+0x80>)
 8000768:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800076c:	6153      	str	r3, [r2, #20]
 800076e:	4b0e      	ldr	r3, [pc, #56]	; (80007a8 <HAL_SPI_MspInit+0x80>)
 8000770:	695b      	ldr	r3, [r3, #20]
 8000772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800077a:	23e0      	movs	r3, #224	; 0xe0
 800077c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077e:	2302      	movs	r3, #2
 8000780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	2300      	movs	r3, #0
 8000784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000786:	2303      	movs	r3, #3
 8000788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800078a:	2305      	movs	r3, #5
 800078c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	4619      	mov	r1, r3
 8000794:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000798:	f000 fa16 	bl	8000bc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800079c:	bf00      	nop
 800079e:	3728      	adds	r7, #40	; 0x28
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40013000 	.word	0x40013000
 80007a8:	40021000 	.word	0x40021000

080007ac <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08a      	sub	sp, #40	; 0x28
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b4:	f107 0314 	add.w	r3, r7, #20
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
 80007bc:	605a      	str	r2, [r3, #4]
 80007be:	609a      	str	r2, [r3, #8]
 80007c0:	60da      	str	r2, [r3, #12]
 80007c2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a18      	ldr	r2, [pc, #96]	; (800082c <HAL_PCD_MspInit+0x80>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d129      	bne.n	8000822 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ce:	4b18      	ldr	r3, [pc, #96]	; (8000830 <HAL_PCD_MspInit+0x84>)
 80007d0:	695b      	ldr	r3, [r3, #20]
 80007d2:	4a17      	ldr	r2, [pc, #92]	; (8000830 <HAL_PCD_MspInit+0x84>)
 80007d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007d8:	6153      	str	r3, [r2, #20]
 80007da:	4b15      	ldr	r3, [pc, #84]	; (8000830 <HAL_PCD_MspInit+0x84>)
 80007dc:	695b      	ldr	r3, [r3, #20]
 80007de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007e2:	613b      	str	r3, [r7, #16]
 80007e4:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80007e6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80007ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ec:	2302      	movs	r3, #2
 80007ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007f4:	2303      	movs	r3, #3
 80007f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80007f8:	230e      	movs	r3, #14
 80007fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4619      	mov	r1, r3
 8000802:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000806:	f000 f9df 	bl	8000bc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800080a:	4b09      	ldr	r3, [pc, #36]	; (8000830 <HAL_PCD_MspInit+0x84>)
 800080c:	69db      	ldr	r3, [r3, #28]
 800080e:	4a08      	ldr	r2, [pc, #32]	; (8000830 <HAL_PCD_MspInit+0x84>)
 8000810:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000814:	61d3      	str	r3, [r2, #28]
 8000816:	4b06      	ldr	r3, [pc, #24]	; (8000830 <HAL_PCD_MspInit+0x84>)
 8000818:	69db      	ldr	r3, [r3, #28]
 800081a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000822:	bf00      	nop
 8000824:	3728      	adds	r7, #40	; 0x28
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40005c00 	.word	0x40005c00
 8000830:	40021000 	.word	0x40021000

08000834 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08c      	sub	sp, #48	; 0x30
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800083c:	2300      	movs	r3, #0
 800083e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000844:	2200      	movs	r2, #0
 8000846:	6879      	ldr	r1, [r7, #4]
 8000848:	2019      	movs	r0, #25
 800084a:	f000 f993 	bl	8000b74 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800084e:	2019      	movs	r0, #25
 8000850:	f000 f9ac 	bl	8000bac <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000854:	4b1e      	ldr	r3, [pc, #120]	; (80008d0 <HAL_InitTick+0x9c>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	4a1d      	ldr	r2, [pc, #116]	; (80008d0 <HAL_InitTick+0x9c>)
 800085a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800085e:	6193      	str	r3, [r2, #24]
 8000860:	4b1b      	ldr	r3, [pc, #108]	; (80008d0 <HAL_InitTick+0x9c>)
 8000862:	699b      	ldr	r3, [r3, #24]
 8000864:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800086c:	f107 0210 	add.w	r2, r7, #16
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	4611      	mov	r1, r2
 8000876:	4618      	mov	r0, r3
 8000878:	f001 fe58 	bl	800252c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800087c:	f001 fe34 	bl	80024e8 <HAL_RCC_GetPCLK2Freq>
 8000880:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000882:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000884:	4a13      	ldr	r2, [pc, #76]	; (80008d4 <HAL_InitTick+0xa0>)
 8000886:	fba2 2303 	umull	r2, r3, r2, r3
 800088a:	0c9b      	lsrs	r3, r3, #18
 800088c:	3b01      	subs	r3, #1
 800088e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000890:	4b11      	ldr	r3, [pc, #68]	; (80008d8 <HAL_InitTick+0xa4>)
 8000892:	4a12      	ldr	r2, [pc, #72]	; (80008dc <HAL_InitTick+0xa8>)
 8000894:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000896:	4b10      	ldr	r3, [pc, #64]	; (80008d8 <HAL_InitTick+0xa4>)
 8000898:	f240 32e7 	movw	r2, #999	; 0x3e7
 800089c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800089e:	4a0e      	ldr	r2, [pc, #56]	; (80008d8 <HAL_InitTick+0xa4>)
 80008a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008a2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80008a4:	4b0c      	ldr	r3, [pc, #48]	; (80008d8 <HAL_InitTick+0xa4>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008aa:	4b0b      	ldr	r3, [pc, #44]	; (80008d8 <HAL_InitTick+0xa4>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80008b0:	4809      	ldr	r0, [pc, #36]	; (80008d8 <HAL_InitTick+0xa4>)
 80008b2:	f002 f8c8 	bl	8002a46 <HAL_TIM_Base_Init>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d104      	bne.n	80008c6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80008bc:	4806      	ldr	r0, [pc, #24]	; (80008d8 <HAL_InitTick+0xa4>)
 80008be:	f002 f923 	bl	8002b08 <HAL_TIM_Base_Start_IT>
 80008c2:	4603      	mov	r3, r0
 80008c4:	e000      	b.n	80008c8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80008c6:	2301      	movs	r3, #1
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	3730      	adds	r7, #48	; 0x30
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	40021000 	.word	0x40021000
 80008d4:	431bde83 	.word	0x431bde83
 80008d8:	20001ce0 	.word	0x20001ce0
 80008dc:	40012c00 	.word	0x40012c00

080008e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <NMI_Handler+0x4>

080008e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008e6:	b480      	push	{r7}
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ea:	e7fe      	b.n	80008ea <HardFault_Handler+0x4>

080008ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f0:	e7fe      	b.n	80008f0 <MemManage_Handler+0x4>

080008f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008f6:	e7fe      	b.n	80008f6 <BusFault_Handler+0x4>

080008f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008fc:	e7fe      	b.n	80008fc <UsageFault_Handler+0x4>

080008fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008fe:	b480      	push	{r7}
 8000900:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000902:	bf00      	nop
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr

0800090c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000910:	4802      	ldr	r0, [pc, #8]	; (800091c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000912:	f002 f963 	bl	8002bdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	20001ce0 	.word	0x20001ce0

08000920 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000924:	4b06      	ldr	r3, [pc, #24]	; (8000940 <SystemInit+0x20>)
 8000926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800092a:	4a05      	ldr	r2, [pc, #20]	; (8000940 <SystemInit+0x20>)
 800092c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000930:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	e000ed00 	.word	0xe000ed00

08000944 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000944:	f8df d034 	ldr.w	sp, [pc, #52]	; 800097c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000948:	480d      	ldr	r0, [pc, #52]	; (8000980 <LoopForever+0x6>)
  ldr r1, =_edata
 800094a:	490e      	ldr	r1, [pc, #56]	; (8000984 <LoopForever+0xa>)
  ldr r2, =_sidata
 800094c:	4a0e      	ldr	r2, [pc, #56]	; (8000988 <LoopForever+0xe>)
  movs r3, #0
 800094e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000950:	e002      	b.n	8000958 <LoopCopyDataInit>

08000952 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000952:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000954:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000956:	3304      	adds	r3, #4

08000958 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000958:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800095a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800095c:	d3f9      	bcc.n	8000952 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800095e:	4a0b      	ldr	r2, [pc, #44]	; (800098c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000960:	4c0b      	ldr	r4, [pc, #44]	; (8000990 <LoopForever+0x16>)
  movs r3, #0
 8000962:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000964:	e001      	b.n	800096a <LoopFillZerobss>

08000966 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000966:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000968:	3204      	adds	r2, #4

0800096a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800096a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800096c:	d3fb      	bcc.n	8000966 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800096e:	f7ff ffd7 	bl	8000920 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000972:	f005 fff3 	bl	800695c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000976:	f7ff fc2b 	bl	80001d0 <main>

0800097a <LoopForever>:

LoopForever:
    b LoopForever
 800097a:	e7fe      	b.n	800097a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800097c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000980:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000984:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000988:	08006ad0 	.word	0x08006ad0
  ldr r2, =_sbss
 800098c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000990:	20001d70 	.word	0x20001d70

08000994 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000994:	e7fe      	b.n	8000994 <ADC1_2_IRQHandler>
	...

08000998 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800099c:	4b08      	ldr	r3, [pc, #32]	; (80009c0 <HAL_Init+0x28>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a07      	ldr	r2, [pc, #28]	; (80009c0 <HAL_Init+0x28>)
 80009a2:	f043 0310 	orr.w	r3, r3, #16
 80009a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009a8:	2003      	movs	r0, #3
 80009aa:	f000 f8d8 	bl	8000b5e <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ae:	2000      	movs	r0, #0
 80009b0:	f7ff ff40 	bl	8000834 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009b4:	f7ff fe4c 	bl	8000650 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40022000 	.word	0x40022000

080009c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009c8:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <HAL_IncTick+0x20>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	461a      	mov	r2, r3
 80009ce:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <HAL_IncTick+0x24>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4413      	add	r3, r2
 80009d4:	4a04      	ldr	r2, [pc, #16]	; (80009e8 <HAL_IncTick+0x24>)
 80009d6:	6013      	str	r3, [r2, #0]
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	20000008 	.word	0x20000008
 80009e8:	20001d2c 	.word	0x20001d2c

080009ec <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  return uwTick;  
 80009f0:	4b03      	ldr	r3, [pc, #12]	; (8000a00 <HAL_GetTick+0x14>)
 80009f2:	681b      	ldr	r3, [r3, #0]
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	20001d2c 	.word	0x20001d2c

08000a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	f003 0307 	and.w	r3, r3, #7
 8000a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <__NVIC_SetPriorityGrouping+0x44>)
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a1a:	68ba      	ldr	r2, [r7, #8]
 8000a1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a20:	4013      	ands	r3, r2
 8000a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a36:	4a04      	ldr	r2, [pc, #16]	; (8000a48 <__NVIC_SetPriorityGrouping+0x44>)
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	60d3      	str	r3, [r2, #12]
}
 8000a3c:	bf00      	nop
 8000a3e:	3714      	adds	r7, #20
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	e000ed00 	.word	0xe000ed00

08000a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a50:	4b04      	ldr	r3, [pc, #16]	; (8000a64 <__NVIC_GetPriorityGrouping+0x18>)
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	0a1b      	lsrs	r3, r3, #8
 8000a56:	f003 0307 	and.w	r3, r3, #7
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr
 8000a64:	e000ed00 	.word	0xe000ed00

08000a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	db0b      	blt.n	8000a92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	f003 021f 	and.w	r2, r3, #31
 8000a80:	4907      	ldr	r1, [pc, #28]	; (8000aa0 <__NVIC_EnableIRQ+0x38>)
 8000a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a86:	095b      	lsrs	r3, r3, #5
 8000a88:	2001      	movs	r0, #1
 8000a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8000a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a92:	bf00      	nop
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	e000e100 	.word	0xe000e100

08000aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	6039      	str	r1, [r7, #0]
 8000aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	db0a      	blt.n	8000ace <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	490c      	ldr	r1, [pc, #48]	; (8000af0 <__NVIC_SetPriority+0x4c>)
 8000abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac2:	0112      	lsls	r2, r2, #4
 8000ac4:	b2d2      	uxtb	r2, r2
 8000ac6:	440b      	add	r3, r1
 8000ac8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000acc:	e00a      	b.n	8000ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	b2da      	uxtb	r2, r3
 8000ad2:	4908      	ldr	r1, [pc, #32]	; (8000af4 <__NVIC_SetPriority+0x50>)
 8000ad4:	79fb      	ldrb	r3, [r7, #7]
 8000ad6:	f003 030f 	and.w	r3, r3, #15
 8000ada:	3b04      	subs	r3, #4
 8000adc:	0112      	lsls	r2, r2, #4
 8000ade:	b2d2      	uxtb	r2, r2
 8000ae0:	440b      	add	r3, r1
 8000ae2:	761a      	strb	r2, [r3, #24]
}
 8000ae4:	bf00      	nop
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	e000e100 	.word	0xe000e100
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b089      	sub	sp, #36	; 0x24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60f8      	str	r0, [r7, #12]
 8000b00:	60b9      	str	r1, [r7, #8]
 8000b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	f003 0307 	and.w	r3, r3, #7
 8000b0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b0c:	69fb      	ldr	r3, [r7, #28]
 8000b0e:	f1c3 0307 	rsb	r3, r3, #7
 8000b12:	2b04      	cmp	r3, #4
 8000b14:	bf28      	it	cs
 8000b16:	2304      	movcs	r3, #4
 8000b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	3304      	adds	r3, #4
 8000b1e:	2b06      	cmp	r3, #6
 8000b20:	d902      	bls.n	8000b28 <NVIC_EncodePriority+0x30>
 8000b22:	69fb      	ldr	r3, [r7, #28]
 8000b24:	3b03      	subs	r3, #3
 8000b26:	e000      	b.n	8000b2a <NVIC_EncodePriority+0x32>
 8000b28:	2300      	movs	r3, #0
 8000b2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000b30:	69bb      	ldr	r3, [r7, #24]
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	43da      	mvns	r2, r3
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	401a      	ands	r2, r3
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b40:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	fa01 f303 	lsl.w	r3, r1, r3
 8000b4a:	43d9      	mvns	r1, r3
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b50:	4313      	orrs	r3, r2
         );
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3724      	adds	r7, #36	; 0x24
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr

08000b5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b082      	sub	sp, #8
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f7ff ff4c 	bl	8000a04 <__NVIC_SetPriorityGrouping>
}
 8000b6c:	bf00      	nop
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
 8000b80:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b86:	f7ff ff61 	bl	8000a4c <__NVIC_GetPriorityGrouping>
 8000b8a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	68b9      	ldr	r1, [r7, #8]
 8000b90:	6978      	ldr	r0, [r7, #20]
 8000b92:	f7ff ffb1 	bl	8000af8 <NVIC_EncodePriority>
 8000b96:	4602      	mov	r2, r0
 8000b98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b9c:	4611      	mov	r1, r2
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ff80 	bl	8000aa4 <__NVIC_SetPriority>
}
 8000ba4:	bf00      	nop
 8000ba6:	3718      	adds	r7, #24
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}

08000bac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff ff54 	bl	8000a68 <__NVIC_EnableIRQ>
}
 8000bc0:	bf00      	nop
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b087      	sub	sp, #28
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bd6:	e154      	b.n	8000e82 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	2101      	movs	r1, #1
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	fa01 f303 	lsl.w	r3, r1, r3
 8000be4:	4013      	ands	r3, r2
 8000be6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	f000 8146 	beq.w	8000e7c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d00b      	beq.n	8000c10 <HAL_GPIO_Init+0x48>
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	2b02      	cmp	r3, #2
 8000bfe:	d007      	beq.n	8000c10 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c04:	2b11      	cmp	r3, #17
 8000c06:	d003      	beq.n	8000c10 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	2b12      	cmp	r3, #18
 8000c0e:	d130      	bne.n	8000c72 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	2203      	movs	r2, #3
 8000c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c20:	43db      	mvns	r3, r3
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	4013      	ands	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	68da      	ldr	r2, [r3, #12]
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	693a      	ldr	r2, [r7, #16]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c46:	2201      	movs	r2, #1
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	4013      	ands	r3, r2
 8000c54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	091b      	lsrs	r3, r3, #4
 8000c5c:	f003 0201 	and.w	r2, r3, #1
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	fa02 f303 	lsl.w	r3, r2, r3
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	2203      	movs	r2, #3
 8000c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c82:	43db      	mvns	r3, r3
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	4013      	ands	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	689a      	ldr	r2, [r3, #8]
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	2b02      	cmp	r3, #2
 8000ca8:	d003      	beq.n	8000cb2 <HAL_GPIO_Init+0xea>
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	2b12      	cmp	r3, #18
 8000cb0:	d123      	bne.n	8000cfa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	08da      	lsrs	r2, r3, #3
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	3208      	adds	r2, #8
 8000cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	f003 0307 	and.w	r3, r3, #7
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	220f      	movs	r2, #15
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	691a      	ldr	r2, [r3, #16]
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	f003 0307 	and.w	r3, r3, #7
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	08da      	lsrs	r2, r3, #3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	3208      	adds	r2, #8
 8000cf4:	6939      	ldr	r1, [r7, #16]
 8000cf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	2203      	movs	r2, #3
 8000d06:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0a:	43db      	mvns	r3, r3
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	4013      	ands	r3, r2
 8000d10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f003 0203 	and.w	r2, r3, #3
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	4313      	orrs	r3, r2
 8000d26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	f000 80a0 	beq.w	8000e7c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d3c:	4b58      	ldr	r3, [pc, #352]	; (8000ea0 <HAL_GPIO_Init+0x2d8>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	4a57      	ldr	r2, [pc, #348]	; (8000ea0 <HAL_GPIO_Init+0x2d8>)
 8000d42:	f043 0301 	orr.w	r3, r3, #1
 8000d46:	6193      	str	r3, [r2, #24]
 8000d48:	4b55      	ldr	r3, [pc, #340]	; (8000ea0 <HAL_GPIO_Init+0x2d8>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	f003 0301 	and.w	r3, r3, #1
 8000d50:	60bb      	str	r3, [r7, #8]
 8000d52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d54:	4a53      	ldr	r2, [pc, #332]	; (8000ea4 <HAL_GPIO_Init+0x2dc>)
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	089b      	lsrs	r3, r3, #2
 8000d5a:	3302      	adds	r3, #2
 8000d5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	f003 0303 	and.w	r3, r3, #3
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	220f      	movs	r2, #15
 8000d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d70:	43db      	mvns	r3, r3
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	4013      	ands	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000d7e:	d019      	beq.n	8000db4 <HAL_GPIO_Init+0x1ec>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a49      	ldr	r2, [pc, #292]	; (8000ea8 <HAL_GPIO_Init+0x2e0>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d013      	beq.n	8000db0 <HAL_GPIO_Init+0x1e8>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a48      	ldr	r2, [pc, #288]	; (8000eac <HAL_GPIO_Init+0x2e4>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d00d      	beq.n	8000dac <HAL_GPIO_Init+0x1e4>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4a47      	ldr	r2, [pc, #284]	; (8000eb0 <HAL_GPIO_Init+0x2e8>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d007      	beq.n	8000da8 <HAL_GPIO_Init+0x1e0>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	4a46      	ldr	r2, [pc, #280]	; (8000eb4 <HAL_GPIO_Init+0x2ec>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d101      	bne.n	8000da4 <HAL_GPIO_Init+0x1dc>
 8000da0:	2304      	movs	r3, #4
 8000da2:	e008      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000da4:	2305      	movs	r3, #5
 8000da6:	e006      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000da8:	2303      	movs	r3, #3
 8000daa:	e004      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000dac:	2302      	movs	r3, #2
 8000dae:	e002      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000db0:	2301      	movs	r3, #1
 8000db2:	e000      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000db4:	2300      	movs	r3, #0
 8000db6:	697a      	ldr	r2, [r7, #20]
 8000db8:	f002 0203 	and.w	r2, r2, #3
 8000dbc:	0092      	lsls	r2, r2, #2
 8000dbe:	4093      	lsls	r3, r2
 8000dc0:	693a      	ldr	r2, [r7, #16]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000dc6:	4937      	ldr	r1, [pc, #220]	; (8000ea4 <HAL_GPIO_Init+0x2dc>)
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	089b      	lsrs	r3, r3, #2
 8000dcc:	3302      	adds	r3, #2
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000dd4:	4b38      	ldr	r3, [pc, #224]	; (8000eb8 <HAL_GPIO_Init+0x2f0>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	4013      	ands	r3, r2
 8000de2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d003      	beq.n	8000df8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000df0:	693a      	ldr	r2, [r7, #16]
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000df8:	4a2f      	ldr	r2, [pc, #188]	; (8000eb8 <HAL_GPIO_Init+0x2f0>)
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000dfe:	4b2e      	ldr	r3, [pc, #184]	; (8000eb8 <HAL_GPIO_Init+0x2f0>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	43db      	mvns	r3, r3
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d003      	beq.n	8000e22 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e22:	4a25      	ldr	r2, [pc, #148]	; (8000eb8 <HAL_GPIO_Init+0x2f0>)
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e28:	4b23      	ldr	r3, [pc, #140]	; (8000eb8 <HAL_GPIO_Init+0x2f0>)
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	43db      	mvns	r3, r3
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	4013      	ands	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d003      	beq.n	8000e4c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e4c:	4a1a      	ldr	r2, [pc, #104]	; (8000eb8 <HAL_GPIO_Init+0x2f0>)
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e52:	4b19      	ldr	r3, [pc, #100]	; (8000eb8 <HAL_GPIO_Init+0x2f0>)
 8000e54:	68db      	ldr	r3, [r3, #12]
 8000e56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	43db      	mvns	r3, r3
 8000e5c:	693a      	ldr	r2, [r7, #16]
 8000e5e:	4013      	ands	r3, r2
 8000e60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d003      	beq.n	8000e76 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	4313      	orrs	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e76:	4a10      	ldr	r2, [pc, #64]	; (8000eb8 <HAL_GPIO_Init+0x2f0>)
 8000e78:	693b      	ldr	r3, [r7, #16]
 8000e7a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	fa22 f303 	lsr.w	r3, r2, r3
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	f47f aea3 	bne.w	8000bd8 <HAL_GPIO_Init+0x10>
  }
}
 8000e92:	bf00      	nop
 8000e94:	371c      	adds	r7, #28
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	40010000 	.word	0x40010000
 8000ea8:	48000400 	.word	0x48000400
 8000eac:	48000800 	.word	0x48000800
 8000eb0:	48000c00 	.word	0x48000c00
 8000eb4:	48001000 	.word	0x48001000
 8000eb8:	40010400 	.word	0x40010400

08000ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	807b      	strh	r3, [r7, #2]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ecc:	787b      	ldrb	r3, [r7, #1]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d003      	beq.n	8000eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ed2:	887a      	ldrh	r2, [r7, #2]
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ed8:	e002      	b.n	8000ee0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000eda:	887a      	ldrh	r2, [r7, #2]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d101      	bne.n	8000efe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	e081      	b.n	8001002 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d106      	bne.n	8000f18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f7ff fbc4 	bl	80006a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2224      	movs	r2, #36	; 0x24
 8000f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f022 0201 	bic.w	r2, r2, #1
 8000f2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	685a      	ldr	r2, [r3, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000f3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	689a      	ldr	r2, [r3, #8]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	68db      	ldr	r3, [r3, #12]
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d107      	bne.n	8000f66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	689a      	ldr	r2, [r3, #8]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000f62:	609a      	str	r2, [r3, #8]
 8000f64:	e006      	b.n	8000f74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	689a      	ldr	r2, [r3, #8]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000f72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d104      	bne.n	8000f86 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f84:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	687a      	ldr	r2, [r7, #4]
 8000f8e:	6812      	ldr	r2, [r2, #0]
 8000f90:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f98:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	68da      	ldr	r2, [r3, #12]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000fa8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	691a      	ldr	r2, [r3, #16]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	695b      	ldr	r3, [r3, #20]
 8000fb2:	ea42 0103 	orr.w	r1, r2, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	021a      	lsls	r2, r3, #8
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	69d9      	ldr	r1, [r3, #28]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6a1a      	ldr	r2, [r3, #32]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f042 0201 	orr.w	r2, r2, #1
 8000fe2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2220      	movs	r2, #32
 8000fee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800100a:	b480      	push	{r7}
 800100c:	b083      	sub	sp, #12
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
 8001012:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2b20      	cmp	r3, #32
 800101e:	d138      	bne.n	8001092 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001026:	2b01      	cmp	r3, #1
 8001028:	d101      	bne.n	800102e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800102a:	2302      	movs	r3, #2
 800102c:	e032      	b.n	8001094 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2201      	movs	r2, #1
 8001032:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2224      	movs	r2, #36	; 0x24
 800103a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f022 0201 	bic.w	r2, r2, #1
 800104c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800105c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	6819      	ldr	r1, [r3, #0]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	683a      	ldr	r2, [r7, #0]
 800106a:	430a      	orrs	r2, r1
 800106c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f042 0201 	orr.w	r2, r2, #1
 800107c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2220      	movs	r2, #32
 8001082:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800108e:	2300      	movs	r3, #0
 8001090:	e000      	b.n	8001094 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001092:	2302      	movs	r3, #2
  }
}
 8001094:	4618      	mov	r0, r3
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	2b20      	cmp	r3, #32
 80010b4:	d139      	bne.n	800112a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d101      	bne.n	80010c4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80010c0:	2302      	movs	r3, #2
 80010c2:	e033      	b.n	800112c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2201      	movs	r2, #1
 80010c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2224      	movs	r2, #36	; 0x24
 80010d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f022 0201 	bic.w	r2, r2, #1
 80010e2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80010f2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	021b      	lsls	r3, r3, #8
 80010f8:	68fa      	ldr	r2, [r7, #12]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	68fa      	ldr	r2, [r7, #12]
 8001104:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f042 0201 	orr.w	r2, r2, #1
 8001114:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2220      	movs	r2, #32
 800111a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2200      	movs	r2, #0
 8001122:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	e000      	b.n	800112c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800112a:	2302      	movs	r3, #2
  }
}
 800112c:	4618      	mov	r0, r3
 800112e:	3714      	adds	r7, #20
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800113a:	b08b      	sub	sp, #44	; 0x2c
 800113c:	af06      	add	r7, sp, #24
 800113e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e0d0      	b.n	80012ec <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d106      	bne.n	8001164 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff fb24 	bl	80007ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2203      	movs	r2, #3
 8001168:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4618      	mov	r0, r3
 8001172:	f001 ff29 	bl	8002fc8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001176:	2300      	movs	r3, #0
 8001178:	73fb      	strb	r3, [r7, #15]
 800117a:	e04c      	b.n	8001216 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800117c:	7bfb      	ldrb	r3, [r7, #15]
 800117e:	6879      	ldr	r1, [r7, #4]
 8001180:	1c5a      	adds	r2, r3, #1
 8001182:	4613      	mov	r3, r2
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	4413      	add	r3, r2
 8001188:	00db      	lsls	r3, r3, #3
 800118a:	440b      	add	r3, r1
 800118c:	3301      	adds	r3, #1
 800118e:	2201      	movs	r2, #1
 8001190:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001192:	7bfb      	ldrb	r3, [r7, #15]
 8001194:	6879      	ldr	r1, [r7, #4]
 8001196:	1c5a      	adds	r2, r3, #1
 8001198:	4613      	mov	r3, r2
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	4413      	add	r3, r2
 800119e:	00db      	lsls	r3, r3, #3
 80011a0:	440b      	add	r3, r1
 80011a2:	7bfa      	ldrb	r2, [r7, #15]
 80011a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80011a6:	7bfa      	ldrb	r2, [r7, #15]
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
 80011aa:	b298      	uxth	r0, r3
 80011ac:	6879      	ldr	r1, [r7, #4]
 80011ae:	4613      	mov	r3, r2
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	4413      	add	r3, r2
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	440b      	add	r3, r1
 80011b8:	3336      	adds	r3, #54	; 0x36
 80011ba:	4602      	mov	r2, r0
 80011bc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80011be:	7bfb      	ldrb	r3, [r7, #15]
 80011c0:	6879      	ldr	r1, [r7, #4]
 80011c2:	1c5a      	adds	r2, r3, #1
 80011c4:	4613      	mov	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	00db      	lsls	r3, r3, #3
 80011cc:	440b      	add	r3, r1
 80011ce:	3303      	adds	r3, #3
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80011d4:	7bfa      	ldrb	r2, [r7, #15]
 80011d6:	6879      	ldr	r1, [r7, #4]
 80011d8:	4613      	mov	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	4413      	add	r3, r2
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	440b      	add	r3, r1
 80011e2:	3338      	adds	r3, #56	; 0x38
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80011e8:	7bfa      	ldrb	r2, [r7, #15]
 80011ea:	6879      	ldr	r1, [r7, #4]
 80011ec:	4613      	mov	r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	4413      	add	r3, r2
 80011f2:	00db      	lsls	r3, r3, #3
 80011f4:	440b      	add	r3, r1
 80011f6:	333c      	adds	r3, #60	; 0x3c
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80011fc:	7bfa      	ldrb	r2, [r7, #15]
 80011fe:	6879      	ldr	r1, [r7, #4]
 8001200:	4613      	mov	r3, r2
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	4413      	add	r3, r2
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	440b      	add	r3, r1
 800120a:	3340      	adds	r3, #64	; 0x40
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001210:	7bfb      	ldrb	r3, [r7, #15]
 8001212:	3301      	adds	r3, #1
 8001214:	73fb      	strb	r3, [r7, #15]
 8001216:	7bfa      	ldrb	r2, [r7, #15]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	429a      	cmp	r2, r3
 800121e:	d3ad      	bcc.n	800117c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001220:	2300      	movs	r3, #0
 8001222:	73fb      	strb	r3, [r7, #15]
 8001224:	e044      	b.n	80012b0 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001226:	7bfa      	ldrb	r2, [r7, #15]
 8001228:	6879      	ldr	r1, [r7, #4]
 800122a:	4613      	mov	r3, r2
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	4413      	add	r3, r2
 8001230:	00db      	lsls	r3, r3, #3
 8001232:	440b      	add	r3, r1
 8001234:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800123c:	7bfa      	ldrb	r2, [r7, #15]
 800123e:	6879      	ldr	r1, [r7, #4]
 8001240:	4613      	mov	r3, r2
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	4413      	add	r3, r2
 8001246:	00db      	lsls	r3, r3, #3
 8001248:	440b      	add	r3, r1
 800124a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800124e:	7bfa      	ldrb	r2, [r7, #15]
 8001250:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001252:	7bfa      	ldrb	r2, [r7, #15]
 8001254:	6879      	ldr	r1, [r7, #4]
 8001256:	4613      	mov	r3, r2
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	4413      	add	r3, r2
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	440b      	add	r3, r1
 8001260:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001264:	2200      	movs	r2, #0
 8001266:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001268:	7bfa      	ldrb	r2, [r7, #15]
 800126a:	6879      	ldr	r1, [r7, #4]
 800126c:	4613      	mov	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	4413      	add	r3, r2
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	440b      	add	r3, r1
 8001276:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800127e:	7bfa      	ldrb	r2, [r7, #15]
 8001280:	6879      	ldr	r1, [r7, #4]
 8001282:	4613      	mov	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4413      	add	r3, r2
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	440b      	add	r3, r1
 800128c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001294:	7bfa      	ldrb	r2, [r7, #15]
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	4613      	mov	r3, r2
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	4413      	add	r3, r2
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	440b      	add	r3, r1
 80012a2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
 80012ac:	3301      	adds	r3, #1
 80012ae:	73fb      	strb	r3, [r7, #15]
 80012b0:	7bfa      	ldrb	r2, [r7, #15]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d3b5      	bcc.n	8001226 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	603b      	str	r3, [r7, #0]
 80012c0:	687e      	ldr	r6, [r7, #4]
 80012c2:	466d      	mov	r5, sp
 80012c4:	f106 0410 	add.w	r4, r6, #16
 80012c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012cc:	6823      	ldr	r3, [r4, #0]
 80012ce:	602b      	str	r3, [r5, #0]
 80012d0:	1d33      	adds	r3, r6, #4
 80012d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012d4:	6838      	ldr	r0, [r7, #0]
 80012d6:	f001 fe92 	bl	8002ffe <USB_DevInit>

  hpcd->USB_Address = 0U;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2201      	movs	r2, #1
 80012e6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80012ea:	2300      	movs	r3, #0
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3714      	adds	r7, #20
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080012f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d102      	bne.n	800130e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	f000 bef4 	b.w	80020f6 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0301 	and.w	r3, r3, #1
 8001318:	2b00      	cmp	r3, #0
 800131a:	f000 816a 	beq.w	80015f2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800131e:	4bb3      	ldr	r3, [pc, #716]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f003 030c 	and.w	r3, r3, #12
 8001326:	2b04      	cmp	r3, #4
 8001328:	d00c      	beq.n	8001344 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800132a:	4bb0      	ldr	r3, [pc, #704]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f003 030c 	and.w	r3, r3, #12
 8001332:	2b08      	cmp	r3, #8
 8001334:	d159      	bne.n	80013ea <HAL_RCC_OscConfig+0xf6>
 8001336:	4bad      	ldr	r3, [pc, #692]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800133e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001342:	d152      	bne.n	80013ea <HAL_RCC_OscConfig+0xf6>
 8001344:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001348:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800134c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001350:	fa93 f3a3 	rbit	r3, r3
 8001354:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001358:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135c:	fab3 f383 	clz	r3, r3
 8001360:	b2db      	uxtb	r3, r3
 8001362:	095b      	lsrs	r3, r3, #5
 8001364:	b2db      	uxtb	r3, r3
 8001366:	f043 0301 	orr.w	r3, r3, #1
 800136a:	b2db      	uxtb	r3, r3
 800136c:	2b01      	cmp	r3, #1
 800136e:	d102      	bne.n	8001376 <HAL_RCC_OscConfig+0x82>
 8001370:	4b9e      	ldr	r3, [pc, #632]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	e015      	b.n	80013a2 <HAL_RCC_OscConfig+0xae>
 8001376:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800137a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800137e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001382:	fa93 f3a3 	rbit	r3, r3
 8001386:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800138a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800138e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001392:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001396:	fa93 f3a3 	rbit	r3, r3
 800139a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800139e:	4b93      	ldr	r3, [pc, #588]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 80013a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80013a6:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80013aa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80013ae:	fa92 f2a2 	rbit	r2, r2
 80013b2:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80013b6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80013ba:	fab2 f282 	clz	r2, r2
 80013be:	b2d2      	uxtb	r2, r2
 80013c0:	f042 0220 	orr.w	r2, r2, #32
 80013c4:	b2d2      	uxtb	r2, r2
 80013c6:	f002 021f 	and.w	r2, r2, #31
 80013ca:	2101      	movs	r1, #1
 80013cc:	fa01 f202 	lsl.w	r2, r1, r2
 80013d0:	4013      	ands	r3, r2
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	f000 810c 	beq.w	80015f0 <HAL_RCC_OscConfig+0x2fc>
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	f040 8106 	bne.w	80015f0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	f000 be86 	b.w	80020f6 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ea:	1d3b      	adds	r3, r7, #4
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013f4:	d106      	bne.n	8001404 <HAL_RCC_OscConfig+0x110>
 80013f6:	4b7d      	ldr	r3, [pc, #500]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a7c      	ldr	r2, [pc, #496]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 80013fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001400:	6013      	str	r3, [r2, #0]
 8001402:	e030      	b.n	8001466 <HAL_RCC_OscConfig+0x172>
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d10c      	bne.n	8001428 <HAL_RCC_OscConfig+0x134>
 800140e:	4b77      	ldr	r3, [pc, #476]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a76      	ldr	r2, [pc, #472]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001414:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001418:	6013      	str	r3, [r2, #0]
 800141a:	4b74      	ldr	r3, [pc, #464]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a73      	ldr	r2, [pc, #460]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001420:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001424:	6013      	str	r3, [r2, #0]
 8001426:	e01e      	b.n	8001466 <HAL_RCC_OscConfig+0x172>
 8001428:	1d3b      	adds	r3, r7, #4
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001432:	d10c      	bne.n	800144e <HAL_RCC_OscConfig+0x15a>
 8001434:	4b6d      	ldr	r3, [pc, #436]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a6c      	ldr	r2, [pc, #432]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 800143a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800143e:	6013      	str	r3, [r2, #0]
 8001440:	4b6a      	ldr	r3, [pc, #424]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a69      	ldr	r2, [pc, #420]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001446:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800144a:	6013      	str	r3, [r2, #0]
 800144c:	e00b      	b.n	8001466 <HAL_RCC_OscConfig+0x172>
 800144e:	4b67      	ldr	r3, [pc, #412]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a66      	ldr	r2, [pc, #408]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001454:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001458:	6013      	str	r3, [r2, #0]
 800145a:	4b64      	ldr	r3, [pc, #400]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a63      	ldr	r2, [pc, #396]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001460:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001464:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001466:	4b61      	ldr	r3, [pc, #388]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146a:	f023 020f 	bic.w	r2, r3, #15
 800146e:	1d3b      	adds	r3, r7, #4
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	495d      	ldr	r1, [pc, #372]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001476:	4313      	orrs	r3, r2
 8001478:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d059      	beq.n	8001538 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001484:	f7ff fab2 	bl	80009ec <HAL_GetTick>
 8001488:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800148c:	e00a      	b.n	80014a4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800148e:	f7ff faad 	bl	80009ec <HAL_GetTick>
 8001492:	4602      	mov	r2, r0
 8001494:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b64      	cmp	r3, #100	; 0x64
 800149c:	d902      	bls.n	80014a4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	f000 be29 	b.w	80020f6 <HAL_RCC_OscConfig+0xe02>
 80014a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014a8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ac:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80014b0:	fa93 f3a3 	rbit	r3, r3
 80014b4:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80014b8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014bc:	fab3 f383 	clz	r3, r3
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	095b      	lsrs	r3, r3, #5
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	f043 0301 	orr.w	r3, r3, #1
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d102      	bne.n	80014d6 <HAL_RCC_OscConfig+0x1e2>
 80014d0:	4b46      	ldr	r3, [pc, #280]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	e015      	b.n	8001502 <HAL_RCC_OscConfig+0x20e>
 80014d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014da:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014de:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80014e2:	fa93 f3a3 	rbit	r3, r3
 80014e6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80014ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014ee:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80014f2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80014f6:	fa93 f3a3 	rbit	r3, r3
 80014fa:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80014fe:	4b3b      	ldr	r3, [pc, #236]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001502:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001506:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800150a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800150e:	fa92 f2a2 	rbit	r2, r2
 8001512:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001516:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800151a:	fab2 f282 	clz	r2, r2
 800151e:	b2d2      	uxtb	r2, r2
 8001520:	f042 0220 	orr.w	r2, r2, #32
 8001524:	b2d2      	uxtb	r2, r2
 8001526:	f002 021f 	and.w	r2, r2, #31
 800152a:	2101      	movs	r1, #1
 800152c:	fa01 f202 	lsl.w	r2, r1, r2
 8001530:	4013      	ands	r3, r2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d0ab      	beq.n	800148e <HAL_RCC_OscConfig+0x19a>
 8001536:	e05c      	b.n	80015f2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001538:	f7ff fa58 	bl	80009ec <HAL_GetTick>
 800153c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001540:	e00a      	b.n	8001558 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001542:	f7ff fa53 	bl	80009ec <HAL_GetTick>
 8001546:	4602      	mov	r2, r0
 8001548:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	2b64      	cmp	r3, #100	; 0x64
 8001550:	d902      	bls.n	8001558 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	f000 bdcf 	b.w	80020f6 <HAL_RCC_OscConfig+0xe02>
 8001558:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800155c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001560:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001564:	fa93 f3a3 	rbit	r3, r3
 8001568:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800156c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001570:	fab3 f383 	clz	r3, r3
 8001574:	b2db      	uxtb	r3, r3
 8001576:	095b      	lsrs	r3, r3, #5
 8001578:	b2db      	uxtb	r3, r3
 800157a:	f043 0301 	orr.w	r3, r3, #1
 800157e:	b2db      	uxtb	r3, r3
 8001580:	2b01      	cmp	r3, #1
 8001582:	d102      	bne.n	800158a <HAL_RCC_OscConfig+0x296>
 8001584:	4b19      	ldr	r3, [pc, #100]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	e015      	b.n	80015b6 <HAL_RCC_OscConfig+0x2c2>
 800158a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800158e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001592:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001596:	fa93 f3a3 	rbit	r3, r3
 800159a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800159e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015a2:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80015a6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80015aa:	fa93 f3a3 	rbit	r3, r3
 80015ae:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80015b2:	4b0e      	ldr	r3, [pc, #56]	; (80015ec <HAL_RCC_OscConfig+0x2f8>)
 80015b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015ba:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80015be:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80015c2:	fa92 f2a2 	rbit	r2, r2
 80015c6:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80015ca:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80015ce:	fab2 f282 	clz	r2, r2
 80015d2:	b2d2      	uxtb	r2, r2
 80015d4:	f042 0220 	orr.w	r2, r2, #32
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	f002 021f 	and.w	r2, r2, #31
 80015de:	2101      	movs	r1, #1
 80015e0:	fa01 f202 	lsl.w	r2, r1, r2
 80015e4:	4013      	ands	r3, r2
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1ab      	bne.n	8001542 <HAL_RCC_OscConfig+0x24e>
 80015ea:	e002      	b.n	80015f2 <HAL_RCC_OscConfig+0x2fe>
 80015ec:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f003 0302 	and.w	r3, r3, #2
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	f000 816f 	beq.w	80018e0 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001602:	4bd0      	ldr	r3, [pc, #832]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	f003 030c 	and.w	r3, r3, #12
 800160a:	2b00      	cmp	r3, #0
 800160c:	d00b      	beq.n	8001626 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800160e:	4bcd      	ldr	r3, [pc, #820]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	f003 030c 	and.w	r3, r3, #12
 8001616:	2b08      	cmp	r3, #8
 8001618:	d16c      	bne.n	80016f4 <HAL_RCC_OscConfig+0x400>
 800161a:	4bca      	ldr	r3, [pc, #808]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d166      	bne.n	80016f4 <HAL_RCC_OscConfig+0x400>
 8001626:	2302      	movs	r3, #2
 8001628:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800162c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001630:	fa93 f3a3 	rbit	r3, r3
 8001634:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001638:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800163c:	fab3 f383 	clz	r3, r3
 8001640:	b2db      	uxtb	r3, r3
 8001642:	095b      	lsrs	r3, r3, #5
 8001644:	b2db      	uxtb	r3, r3
 8001646:	f043 0301 	orr.w	r3, r3, #1
 800164a:	b2db      	uxtb	r3, r3
 800164c:	2b01      	cmp	r3, #1
 800164e:	d102      	bne.n	8001656 <HAL_RCC_OscConfig+0x362>
 8001650:	4bbc      	ldr	r3, [pc, #752]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	e013      	b.n	800167e <HAL_RCC_OscConfig+0x38a>
 8001656:	2302      	movs	r3, #2
 8001658:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800165c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001660:	fa93 f3a3 	rbit	r3, r3
 8001664:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001668:	2302      	movs	r3, #2
 800166a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800166e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001672:	fa93 f3a3 	rbit	r3, r3
 8001676:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800167a:	4bb2      	ldr	r3, [pc, #712]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 800167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167e:	2202      	movs	r2, #2
 8001680:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001684:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001688:	fa92 f2a2 	rbit	r2, r2
 800168c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001690:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001694:	fab2 f282 	clz	r2, r2
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	f042 0220 	orr.w	r2, r2, #32
 800169e:	b2d2      	uxtb	r2, r2
 80016a0:	f002 021f 	and.w	r2, r2, #31
 80016a4:	2101      	movs	r1, #1
 80016a6:	fa01 f202 	lsl.w	r2, r1, r2
 80016aa:	4013      	ands	r3, r2
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d007      	beq.n	80016c0 <HAL_RCC_OscConfig+0x3cc>
 80016b0:	1d3b      	adds	r3, r7, #4
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	691b      	ldr	r3, [r3, #16]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d002      	beq.n	80016c0 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	f000 bd1b 	b.w	80020f6 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016c0:	4ba0      	ldr	r3, [pc, #640]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016c8:	1d3b      	adds	r3, r7, #4
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	21f8      	movs	r1, #248	; 0xf8
 80016d0:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d4:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80016d8:	fa91 f1a1 	rbit	r1, r1
 80016dc:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80016e0:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80016e4:	fab1 f181 	clz	r1, r1
 80016e8:	b2c9      	uxtb	r1, r1
 80016ea:	408b      	lsls	r3, r1
 80016ec:	4995      	ldr	r1, [pc, #596]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 80016ee:	4313      	orrs	r3, r2
 80016f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016f2:	e0f5      	b.n	80018e0 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f000 8085 	beq.w	800180a <HAL_RCC_OscConfig+0x516>
 8001700:	2301      	movs	r3, #1
 8001702:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001706:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800170a:	fa93 f3a3 	rbit	r3, r3
 800170e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001712:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001716:	fab3 f383 	clz	r3, r3
 800171a:	b2db      	uxtb	r3, r3
 800171c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001720:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	461a      	mov	r2, r3
 8001728:	2301      	movs	r3, #1
 800172a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800172c:	f7ff f95e 	bl	80009ec <HAL_GetTick>
 8001730:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001734:	e00a      	b.n	800174c <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001736:	f7ff f959 	bl	80009ec <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	2b02      	cmp	r3, #2
 8001744:	d902      	bls.n	800174c <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	f000 bcd5 	b.w	80020f6 <HAL_RCC_OscConfig+0xe02>
 800174c:	2302      	movs	r3, #2
 800174e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001752:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001756:	fa93 f3a3 	rbit	r3, r3
 800175a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800175e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001762:	fab3 f383 	clz	r3, r3
 8001766:	b2db      	uxtb	r3, r3
 8001768:	095b      	lsrs	r3, r3, #5
 800176a:	b2db      	uxtb	r3, r3
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	b2db      	uxtb	r3, r3
 8001772:	2b01      	cmp	r3, #1
 8001774:	d102      	bne.n	800177c <HAL_RCC_OscConfig+0x488>
 8001776:	4b73      	ldr	r3, [pc, #460]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	e013      	b.n	80017a4 <HAL_RCC_OscConfig+0x4b0>
 800177c:	2302      	movs	r3, #2
 800177e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001782:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001786:	fa93 f3a3 	rbit	r3, r3
 800178a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800178e:	2302      	movs	r3, #2
 8001790:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001794:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001798:	fa93 f3a3 	rbit	r3, r3
 800179c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80017a0:	4b68      	ldr	r3, [pc, #416]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 80017a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a4:	2202      	movs	r2, #2
 80017a6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80017aa:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80017ae:	fa92 f2a2 	rbit	r2, r2
 80017b2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80017b6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80017ba:	fab2 f282 	clz	r2, r2
 80017be:	b2d2      	uxtb	r2, r2
 80017c0:	f042 0220 	orr.w	r2, r2, #32
 80017c4:	b2d2      	uxtb	r2, r2
 80017c6:	f002 021f 	and.w	r2, r2, #31
 80017ca:	2101      	movs	r1, #1
 80017cc:	fa01 f202 	lsl.w	r2, r1, r2
 80017d0:	4013      	ands	r3, r2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d0af      	beq.n	8001736 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017d6:	4b5b      	ldr	r3, [pc, #364]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	695b      	ldr	r3, [r3, #20]
 80017e4:	21f8      	movs	r1, #248	; 0xf8
 80017e6:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ea:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80017ee:	fa91 f1a1 	rbit	r1, r1
 80017f2:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80017f6:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80017fa:	fab1 f181 	clz	r1, r1
 80017fe:	b2c9      	uxtb	r1, r1
 8001800:	408b      	lsls	r3, r1
 8001802:	4950      	ldr	r1, [pc, #320]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 8001804:	4313      	orrs	r3, r2
 8001806:	600b      	str	r3, [r1, #0]
 8001808:	e06a      	b.n	80018e0 <HAL_RCC_OscConfig+0x5ec>
 800180a:	2301      	movs	r3, #1
 800180c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001810:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001814:	fa93 f3a3 	rbit	r3, r3
 8001818:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800181c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001820:	fab3 f383 	clz	r3, r3
 8001824:	b2db      	uxtb	r3, r3
 8001826:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800182a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	461a      	mov	r2, r3
 8001832:	2300      	movs	r3, #0
 8001834:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001836:	f7ff f8d9 	bl	80009ec <HAL_GetTick>
 800183a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800183e:	e00a      	b.n	8001856 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001840:	f7ff f8d4 	bl	80009ec <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	2b02      	cmp	r3, #2
 800184e:	d902      	bls.n	8001856 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	f000 bc50 	b.w	80020f6 <HAL_RCC_OscConfig+0xe02>
 8001856:	2302      	movs	r3, #2
 8001858:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800185c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001860:	fa93 f3a3 	rbit	r3, r3
 8001864:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001868:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800186c:	fab3 f383 	clz	r3, r3
 8001870:	b2db      	uxtb	r3, r3
 8001872:	095b      	lsrs	r3, r3, #5
 8001874:	b2db      	uxtb	r3, r3
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b01      	cmp	r3, #1
 800187e:	d102      	bne.n	8001886 <HAL_RCC_OscConfig+0x592>
 8001880:	4b30      	ldr	r3, [pc, #192]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	e013      	b.n	80018ae <HAL_RCC_OscConfig+0x5ba>
 8001886:	2302      	movs	r3, #2
 8001888:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001890:	fa93 f3a3 	rbit	r3, r3
 8001894:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001898:	2302      	movs	r3, #2
 800189a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800189e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80018a2:	fa93 f3a3 	rbit	r3, r3
 80018a6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80018aa:	4b26      	ldr	r3, [pc, #152]	; (8001944 <HAL_RCC_OscConfig+0x650>)
 80018ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ae:	2202      	movs	r2, #2
 80018b0:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80018b4:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80018b8:	fa92 f2a2 	rbit	r2, r2
 80018bc:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80018c0:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80018c4:	fab2 f282 	clz	r2, r2
 80018c8:	b2d2      	uxtb	r2, r2
 80018ca:	f042 0220 	orr.w	r2, r2, #32
 80018ce:	b2d2      	uxtb	r2, r2
 80018d0:	f002 021f 	and.w	r2, r2, #31
 80018d4:	2101      	movs	r1, #1
 80018d6:	fa01 f202 	lsl.w	r2, r1, r2
 80018da:	4013      	ands	r3, r2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d1af      	bne.n	8001840 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018e0:	1d3b      	adds	r3, r7, #4
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0308 	and.w	r3, r3, #8
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	f000 80da 	beq.w	8001aa4 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018f0:	1d3b      	adds	r3, r7, #4
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d069      	beq.n	80019ce <HAL_RCC_OscConfig+0x6da>
 80018fa:	2301      	movs	r3, #1
 80018fc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001900:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001904:	fa93 f3a3 	rbit	r3, r3
 8001908:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800190c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001910:	fab3 f383 	clz	r3, r3
 8001914:	b2db      	uxtb	r3, r3
 8001916:	461a      	mov	r2, r3
 8001918:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <HAL_RCC_OscConfig+0x654>)
 800191a:	4413      	add	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	461a      	mov	r2, r3
 8001920:	2301      	movs	r3, #1
 8001922:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001924:	f7ff f862 	bl	80009ec <HAL_GetTick>
 8001928:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800192c:	e00e      	b.n	800194c <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800192e:	f7ff f85d 	bl	80009ec <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d906      	bls.n	800194c <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e3d9      	b.n	80020f6 <HAL_RCC_OscConfig+0xe02>
 8001942:	bf00      	nop
 8001944:	40021000 	.word	0x40021000
 8001948:	10908120 	.word	0x10908120
 800194c:	2302      	movs	r3, #2
 800194e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001952:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001956:	fa93 f3a3 	rbit	r3, r3
 800195a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800195e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001962:	2202      	movs	r2, #2
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	fa93 f2a3 	rbit	r2, r3
 8001970:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800197a:	2202      	movs	r2, #2
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	fa93 f2a3 	rbit	r2, r3
 8001988:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800198c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800198e:	4ba5      	ldr	r3, [pc, #660]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001990:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001992:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001996:	2102      	movs	r1, #2
 8001998:	6019      	str	r1, [r3, #0]
 800199a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	fa93 f1a3 	rbit	r1, r3
 80019a4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80019a8:	6019      	str	r1, [r3, #0]
  return result;
 80019aa:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	fab3 f383 	clz	r3, r3
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	f003 031f 	and.w	r3, r3, #31
 80019c0:	2101      	movs	r1, #1
 80019c2:	fa01 f303 	lsl.w	r3, r1, r3
 80019c6:	4013      	ands	r3, r2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d0b0      	beq.n	800192e <HAL_RCC_OscConfig+0x63a>
 80019cc:	e06a      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7b0>
 80019ce:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80019d2:	2201      	movs	r2, #1
 80019d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	fa93 f2a3 	rbit	r2, r3
 80019e0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80019e4:	601a      	str	r2, [r3, #0]
  return result;
 80019e6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80019ea:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019ec:	fab3 f383 	clz	r3, r3
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	461a      	mov	r2, r3
 80019f4:	4b8c      	ldr	r3, [pc, #560]	; (8001c28 <HAL_RCC_OscConfig+0x934>)
 80019f6:	4413      	add	r3, r2
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	461a      	mov	r2, r3
 80019fc:	2300      	movs	r3, #0
 80019fe:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a00:	f7fe fff4 	bl	80009ec <HAL_GetTick>
 8001a04:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a08:	e009      	b.n	8001a1e <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a0a:	f7fe ffef 	bl	80009ec <HAL_GetTick>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e36b      	b.n	80020f6 <HAL_RCC_OscConfig+0xe02>
 8001a1e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001a22:	2202      	movs	r2, #2
 8001a24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a26:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	fa93 f2a3 	rbit	r2, r3
 8001a30:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001a3a:	2202      	movs	r2, #2
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	fa93 f2a3 	rbit	r2, r3
 8001a48:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001a52:	2202      	movs	r2, #2
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	fa93 f2a3 	rbit	r2, r3
 8001a60:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a64:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a66:	4b6f      	ldr	r3, [pc, #444]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001a68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a6a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001a6e:	2102      	movs	r1, #2
 8001a70:	6019      	str	r1, [r3, #0]
 8001a72:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	fa93 f1a3 	rbit	r1, r3
 8001a7c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001a80:	6019      	str	r1, [r3, #0]
  return result;
 8001a82:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	fab3 f383 	clz	r3, r3
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	f003 031f 	and.w	r3, r3, #31
 8001a98:	2101      	movs	r1, #1
 8001a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1b2      	bne.n	8001a0a <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aa4:	1d3b      	adds	r3, r7, #4
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0304 	and.w	r3, r3, #4
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	f000 8158 	beq.w	8001d64 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aba:	4b5a      	ldr	r3, [pc, #360]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001abc:	69db      	ldr	r3, [r3, #28]
 8001abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d112      	bne.n	8001aec <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ac6:	4b57      	ldr	r3, [pc, #348]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001ac8:	69db      	ldr	r3, [r3, #28]
 8001aca:	4a56      	ldr	r2, [pc, #344]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad0:	61d3      	str	r3, [r2, #28]
 8001ad2:	4b54      	ldr	r3, [pc, #336]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001ada:	f107 0308 	add.w	r3, r7, #8
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	f107 0308 	add.w	r3, r7, #8
 8001ae4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aec:	4b4f      	ldr	r3, [pc, #316]	; (8001c2c <HAL_RCC_OscConfig+0x938>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d11a      	bne.n	8001b2e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001af8:	4b4c      	ldr	r3, [pc, #304]	; (8001c2c <HAL_RCC_OscConfig+0x938>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a4b      	ldr	r2, [pc, #300]	; (8001c2c <HAL_RCC_OscConfig+0x938>)
 8001afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b02:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b04:	f7fe ff72 	bl	80009ec <HAL_GetTick>
 8001b08:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0c:	e009      	b.n	8001b22 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b0e:	f7fe ff6d 	bl	80009ec <HAL_GetTick>
 8001b12:	4602      	mov	r2, r0
 8001b14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b64      	cmp	r3, #100	; 0x64
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e2e9      	b.n	80020f6 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b22:	4b42      	ldr	r3, [pc, #264]	; (8001c2c <HAL_RCC_OscConfig+0x938>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d0ef      	beq.n	8001b0e <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b2e:	1d3b      	adds	r3, r7, #4
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d106      	bne.n	8001b46 <HAL_RCC_OscConfig+0x852>
 8001b38:	4b3a      	ldr	r3, [pc, #232]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b3a:	6a1b      	ldr	r3, [r3, #32]
 8001b3c:	4a39      	ldr	r2, [pc, #228]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b3e:	f043 0301 	orr.w	r3, r3, #1
 8001b42:	6213      	str	r3, [r2, #32]
 8001b44:	e02f      	b.n	8001ba6 <HAL_RCC_OscConfig+0x8b2>
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d10c      	bne.n	8001b6a <HAL_RCC_OscConfig+0x876>
 8001b50:	4b34      	ldr	r3, [pc, #208]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b52:	6a1b      	ldr	r3, [r3, #32]
 8001b54:	4a33      	ldr	r2, [pc, #204]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b56:	f023 0301 	bic.w	r3, r3, #1
 8001b5a:	6213      	str	r3, [r2, #32]
 8001b5c:	4b31      	ldr	r3, [pc, #196]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b5e:	6a1b      	ldr	r3, [r3, #32]
 8001b60:	4a30      	ldr	r2, [pc, #192]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b62:	f023 0304 	bic.w	r3, r3, #4
 8001b66:	6213      	str	r3, [r2, #32]
 8001b68:	e01d      	b.n	8001ba6 <HAL_RCC_OscConfig+0x8b2>
 8001b6a:	1d3b      	adds	r3, r7, #4
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	2b05      	cmp	r3, #5
 8001b72:	d10c      	bne.n	8001b8e <HAL_RCC_OscConfig+0x89a>
 8001b74:	4b2b      	ldr	r3, [pc, #172]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	4a2a      	ldr	r2, [pc, #168]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b7a:	f043 0304 	orr.w	r3, r3, #4
 8001b7e:	6213      	str	r3, [r2, #32]
 8001b80:	4b28      	ldr	r3, [pc, #160]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	4a27      	ldr	r2, [pc, #156]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b86:	f043 0301 	orr.w	r3, r3, #1
 8001b8a:	6213      	str	r3, [r2, #32]
 8001b8c:	e00b      	b.n	8001ba6 <HAL_RCC_OscConfig+0x8b2>
 8001b8e:	4b25      	ldr	r3, [pc, #148]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b90:	6a1b      	ldr	r3, [r3, #32]
 8001b92:	4a24      	ldr	r2, [pc, #144]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b94:	f023 0301 	bic.w	r3, r3, #1
 8001b98:	6213      	str	r3, [r2, #32]
 8001b9a:	4b22      	ldr	r3, [pc, #136]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001b9c:	6a1b      	ldr	r3, [r3, #32]
 8001b9e:	4a21      	ldr	r2, [pc, #132]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001ba0:	f023 0304 	bic.w	r3, r3, #4
 8001ba4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ba6:	1d3b      	adds	r3, r7, #4
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d06b      	beq.n	8001c88 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bb0:	f7fe ff1c 	bl	80009ec <HAL_GetTick>
 8001bb4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bb8:	e00b      	b.n	8001bd2 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bba:	f7fe ff17 	bl	80009ec <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e291      	b.n	80020f6 <HAL_RCC_OscConfig+0xe02>
 8001bd2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bda:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	fa93 f2a3 	rbit	r2, r3
 8001be4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001bee:	2202      	movs	r2, #2
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	fa93 f2a3 	rbit	r2, r3
 8001bfc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001c00:	601a      	str	r2, [r3, #0]
  return result;
 8001c02:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001c06:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c08:	fab3 f383 	clz	r3, r3
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	095b      	lsrs	r3, r3, #5
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	f043 0302 	orr.w	r3, r3, #2
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d109      	bne.n	8001c30 <HAL_RCC_OscConfig+0x93c>
 8001c1c:	4b01      	ldr	r3, [pc, #4]	; (8001c24 <HAL_RCC_OscConfig+0x930>)
 8001c1e:	6a1b      	ldr	r3, [r3, #32]
 8001c20:	e014      	b.n	8001c4c <HAL_RCC_OscConfig+0x958>
 8001c22:	bf00      	nop
 8001c24:	40021000 	.word	0x40021000
 8001c28:	10908120 	.word	0x10908120
 8001c2c:	40007000 	.word	0x40007000
 8001c30:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001c34:	2202      	movs	r2, #2
 8001c36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c38:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	fa93 f2a3 	rbit	r2, r3
 8001c42:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	4bbb      	ldr	r3, [pc, #748]	; (8001f38 <HAL_RCC_OscConfig+0xc44>)
 8001c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001c50:	2102      	movs	r1, #2
 8001c52:	6011      	str	r1, [r2, #0]
 8001c54:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001c58:	6812      	ldr	r2, [r2, #0]
 8001c5a:	fa92 f1a2 	rbit	r1, r2
 8001c5e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001c62:	6011      	str	r1, [r2, #0]
  return result;
 8001c64:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001c68:	6812      	ldr	r2, [r2, #0]
 8001c6a:	fab2 f282 	clz	r2, r2
 8001c6e:	b2d2      	uxtb	r2, r2
 8001c70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c74:	b2d2      	uxtb	r2, r2
 8001c76:	f002 021f 	and.w	r2, r2, #31
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c80:	4013      	ands	r3, r2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d099      	beq.n	8001bba <HAL_RCC_OscConfig+0x8c6>
 8001c86:	e063      	b.n	8001d50 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c88:	f7fe feb0 	bl	80009ec <HAL_GetTick>
 8001c8c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c90:	e00b      	b.n	8001caa <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c92:	f7fe feab 	bl	80009ec <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e225      	b.n	80020f6 <HAL_RCC_OscConfig+0xe02>
 8001caa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001cae:	2202      	movs	r2, #2
 8001cb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	fa93 f2a3 	rbit	r2, r3
 8001cbc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	fa93 f2a3 	rbit	r2, r3
 8001cd4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001cd8:	601a      	str	r2, [r3, #0]
  return result;
 8001cda:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001cde:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ce0:	fab3 f383 	clz	r3, r3
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	095b      	lsrs	r3, r3, #5
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	f043 0302 	orr.w	r3, r3, #2
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d102      	bne.n	8001cfa <HAL_RCC_OscConfig+0xa06>
 8001cf4:	4b90      	ldr	r3, [pc, #576]	; (8001f38 <HAL_RCC_OscConfig+0xc44>)
 8001cf6:	6a1b      	ldr	r3, [r3, #32]
 8001cf8:	e00d      	b.n	8001d16 <HAL_RCC_OscConfig+0xa22>
 8001cfa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001cfe:	2202      	movs	r2, #2
 8001d00:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d02:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	fa93 f2a3 	rbit	r2, r3
 8001d0c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	4b89      	ldr	r3, [pc, #548]	; (8001f38 <HAL_RCC_OscConfig+0xc44>)
 8001d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d16:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001d1a:	2102      	movs	r1, #2
 8001d1c:	6011      	str	r1, [r2, #0]
 8001d1e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001d22:	6812      	ldr	r2, [r2, #0]
 8001d24:	fa92 f1a2 	rbit	r1, r2
 8001d28:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001d2c:	6011      	str	r1, [r2, #0]
  return result;
 8001d2e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001d32:	6812      	ldr	r2, [r2, #0]
 8001d34:	fab2 f282 	clz	r2, r2
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d3e:	b2d2      	uxtb	r2, r2
 8001d40:	f002 021f 	and.w	r2, r2, #31
 8001d44:	2101      	movs	r1, #1
 8001d46:	fa01 f202 	lsl.w	r2, r1, r2
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d1a0      	bne.n	8001c92 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d50:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d105      	bne.n	8001d64 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d58:	4b77      	ldr	r3, [pc, #476]	; (8001f38 <HAL_RCC_OscConfig+0xc44>)
 8001d5a:	69db      	ldr	r3, [r3, #28]
 8001d5c:	4a76      	ldr	r2, [pc, #472]	; (8001f38 <HAL_RCC_OscConfig+0xc44>)
 8001d5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d62:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d64:	1d3b      	adds	r3, r7, #4
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	69db      	ldr	r3, [r3, #28]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f000 81c2 	beq.w	80020f4 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d70:	4b71      	ldr	r3, [pc, #452]	; (8001f38 <HAL_RCC_OscConfig+0xc44>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f003 030c 	and.w	r3, r3, #12
 8001d78:	2b08      	cmp	r3, #8
 8001d7a:	f000 819c 	beq.w	80020b6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d7e:	1d3b      	adds	r3, r7, #4
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	69db      	ldr	r3, [r3, #28]
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	f040 8114 	bne.w	8001fb2 <HAL_RCC_OscConfig+0xcbe>
 8001d8a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001d8e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d94:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	fa93 f2a3 	rbit	r2, r3
 8001d9e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001da2:	601a      	str	r2, [r3, #0]
  return result;
 8001da4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001da8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001daa:	fab3 f383 	clz	r3, r3
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001db4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	461a      	mov	r2, r3
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc0:	f7fe fe14 	bl	80009ec <HAL_GetTick>
 8001dc4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dc8:	e009      	b.n	8001dde <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dca:	f7fe fe0f 	bl	80009ec <HAL_GetTick>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e18b      	b.n	80020f6 <HAL_RCC_OscConfig+0xe02>
 8001dde:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001de2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001de6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	fa93 f2a3 	rbit	r2, r3
 8001df2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001df6:	601a      	str	r2, [r3, #0]
  return result;
 8001df8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001dfc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dfe:	fab3 f383 	clz	r3, r3
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	095b      	lsrs	r3, r3, #5
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	f043 0301 	orr.w	r3, r3, #1
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d102      	bne.n	8001e18 <HAL_RCC_OscConfig+0xb24>
 8001e12:	4b49      	ldr	r3, [pc, #292]	; (8001f38 <HAL_RCC_OscConfig+0xc44>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	e01b      	b.n	8001e50 <HAL_RCC_OscConfig+0xb5c>
 8001e18:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001e1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e22:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	fa93 f2a3 	rbit	r2, r3
 8001e2c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001e30:	601a      	str	r2, [r3, #0]
 8001e32:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001e36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	fa93 f2a3 	rbit	r2, r3
 8001e46:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	4b3a      	ldr	r3, [pc, #232]	; (8001f38 <HAL_RCC_OscConfig+0xc44>)
 8001e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e50:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001e54:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e58:	6011      	str	r1, [r2, #0]
 8001e5a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001e5e:	6812      	ldr	r2, [r2, #0]
 8001e60:	fa92 f1a2 	rbit	r1, r2
 8001e64:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001e68:	6011      	str	r1, [r2, #0]
  return result;
 8001e6a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001e6e:	6812      	ldr	r2, [r2, #0]
 8001e70:	fab2 f282 	clz	r2, r2
 8001e74:	b2d2      	uxtb	r2, r2
 8001e76:	f042 0220 	orr.w	r2, r2, #32
 8001e7a:	b2d2      	uxtb	r2, r2
 8001e7c:	f002 021f 	and.w	r2, r2, #31
 8001e80:	2101      	movs	r1, #1
 8001e82:	fa01 f202 	lsl.w	r2, r1, r2
 8001e86:	4013      	ands	r3, r2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d19e      	bne.n	8001dca <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e8c:	4b2a      	ldr	r3, [pc, #168]	; (8001f38 <HAL_RCC_OscConfig+0xc44>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001e9a:	1d3b      	adds	r3, r7, #4
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	6a1b      	ldr	r3, [r3, #32]
 8001ea0:	430b      	orrs	r3, r1
 8001ea2:	4925      	ldr	r1, [pc, #148]	; (8001f38 <HAL_RCC_OscConfig+0xc44>)
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	604b      	str	r3, [r1, #4]
 8001ea8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001eac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001eb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	fa93 f2a3 	rbit	r2, r3
 8001ebc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ec0:	601a      	str	r2, [r3, #0]
  return result;
 8001ec2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ec6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ec8:	fab3 f383 	clz	r3, r3
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ed2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	461a      	mov	r2, r3
 8001eda:	2301      	movs	r3, #1
 8001edc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ede:	f7fe fd85 	bl	80009ec <HAL_GetTick>
 8001ee2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ee6:	e009      	b.n	8001efc <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ee8:	f7fe fd80 	bl	80009ec <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e0fc      	b.n	80020f6 <HAL_RCC_OscConfig+0xe02>
 8001efc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f00:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f06:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	fa93 f2a3 	rbit	r2, r3
 8001f10:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f14:	601a      	str	r2, [r3, #0]
  return result;
 8001f16:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f1a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f1c:	fab3 f383 	clz	r3, r3
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	095b      	lsrs	r3, r3, #5
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	f043 0301 	orr.w	r3, r3, #1
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d105      	bne.n	8001f3c <HAL_RCC_OscConfig+0xc48>
 8001f30:	4b01      	ldr	r3, [pc, #4]	; (8001f38 <HAL_RCC_OscConfig+0xc44>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	e01e      	b.n	8001f74 <HAL_RCC_OscConfig+0xc80>
 8001f36:	bf00      	nop
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f40:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f46:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	fa93 f2a3 	rbit	r2, r3
 8001f50:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	fa93 f2a3 	rbit	r2, r3
 8001f6a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	4b63      	ldr	r3, [pc, #396]	; (8002100 <HAL_RCC_OscConfig+0xe0c>)
 8001f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f74:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001f78:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001f7c:	6011      	str	r1, [r2, #0]
 8001f7e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	fa92 f1a2 	rbit	r1, r2
 8001f88:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001f8c:	6011      	str	r1, [r2, #0]
  return result;
 8001f8e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001f92:	6812      	ldr	r2, [r2, #0]
 8001f94:	fab2 f282 	clz	r2, r2
 8001f98:	b2d2      	uxtb	r2, r2
 8001f9a:	f042 0220 	orr.w	r2, r2, #32
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	f002 021f 	and.w	r2, r2, #31
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	fa01 f202 	lsl.w	r2, r1, r2
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d09b      	beq.n	8001ee8 <HAL_RCC_OscConfig+0xbf4>
 8001fb0:	e0a0      	b.n	80020f4 <HAL_RCC_OscConfig+0xe00>
 8001fb2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fb6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001fba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fbc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	fa93 f2a3 	rbit	r2, r3
 8001fc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fca:	601a      	str	r2, [r3, #0]
  return result;
 8001fcc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fd0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd2:	fab3 f383 	clz	r3, r3
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001fdc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe8:	f7fe fd00 	bl	80009ec <HAL_GetTick>
 8001fec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ff0:	e009      	b.n	8002006 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ff2:	f7fe fcfb 	bl	80009ec <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e077      	b.n	80020f6 <HAL_RCC_OscConfig+0xe02>
 8002006:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800200a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800200e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002010:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	fa93 f2a3 	rbit	r2, r3
 800201a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800201e:	601a      	str	r2, [r3, #0]
  return result;
 8002020:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002024:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002026:	fab3 f383 	clz	r3, r3
 800202a:	b2db      	uxtb	r3, r3
 800202c:	095b      	lsrs	r3, r3, #5
 800202e:	b2db      	uxtb	r3, r3
 8002030:	f043 0301 	orr.w	r3, r3, #1
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b01      	cmp	r3, #1
 8002038:	d102      	bne.n	8002040 <HAL_RCC_OscConfig+0xd4c>
 800203a:	4b31      	ldr	r3, [pc, #196]	; (8002100 <HAL_RCC_OscConfig+0xe0c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	e01b      	b.n	8002078 <HAL_RCC_OscConfig+0xd84>
 8002040:	f107 0320 	add.w	r3, r7, #32
 8002044:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002048:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204a:	f107 0320 	add.w	r3, r7, #32
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	fa93 f2a3 	rbit	r2, r3
 8002054:	f107 031c 	add.w	r3, r7, #28
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	f107 0318 	add.w	r3, r7, #24
 800205e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	f107 0318 	add.w	r3, r7, #24
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	fa93 f2a3 	rbit	r2, r3
 800206e:	f107 0314 	add.w	r3, r7, #20
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	4b22      	ldr	r3, [pc, #136]	; (8002100 <HAL_RCC_OscConfig+0xe0c>)
 8002076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002078:	f107 0210 	add.w	r2, r7, #16
 800207c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002080:	6011      	str	r1, [r2, #0]
 8002082:	f107 0210 	add.w	r2, r7, #16
 8002086:	6812      	ldr	r2, [r2, #0]
 8002088:	fa92 f1a2 	rbit	r1, r2
 800208c:	f107 020c 	add.w	r2, r7, #12
 8002090:	6011      	str	r1, [r2, #0]
  return result;
 8002092:	f107 020c 	add.w	r2, r7, #12
 8002096:	6812      	ldr	r2, [r2, #0]
 8002098:	fab2 f282 	clz	r2, r2
 800209c:	b2d2      	uxtb	r2, r2
 800209e:	f042 0220 	orr.w	r2, r2, #32
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	f002 021f 	and.w	r2, r2, #31
 80020a8:	2101      	movs	r1, #1
 80020aa:	fa01 f202 	lsl.w	r2, r1, r2
 80020ae:	4013      	ands	r3, r2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d19e      	bne.n	8001ff2 <HAL_RCC_OscConfig+0xcfe>
 80020b4:	e01e      	b.n	80020f4 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020b6:	1d3b      	adds	r3, r7, #4
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	69db      	ldr	r3, [r3, #28]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d101      	bne.n	80020c4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e018      	b.n	80020f6 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80020c4:	4b0e      	ldr	r3, [pc, #56]	; (8002100 <HAL_RCC_OscConfig+0xe0c>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80020cc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80020d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80020d4:	1d3b      	adds	r3, r7, #4
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	429a      	cmp	r2, r3
 80020dc:	d108      	bne.n	80020f0 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80020de:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80020e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80020e6:	1d3b      	adds	r3, r7, #4
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d001      	beq.n	80020f4 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e000      	b.n	80020f6 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40021000 	.word	0x40021000

08002104 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b09e      	sub	sp, #120	; 0x78
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800210e:	2300      	movs	r3, #0
 8002110:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d101      	bne.n	800211c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e162      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800211c:	4b90      	ldr	r3, [pc, #576]	; (8002360 <HAL_RCC_ClockConfig+0x25c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0307 	and.w	r3, r3, #7
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	429a      	cmp	r2, r3
 8002128:	d910      	bls.n	800214c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800212a:	4b8d      	ldr	r3, [pc, #564]	; (8002360 <HAL_RCC_ClockConfig+0x25c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f023 0207 	bic.w	r2, r3, #7
 8002132:	498b      	ldr	r1, [pc, #556]	; (8002360 <HAL_RCC_ClockConfig+0x25c>)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	4313      	orrs	r3, r2
 8002138:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800213a:	4b89      	ldr	r3, [pc, #548]	; (8002360 <HAL_RCC_ClockConfig+0x25c>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0307 	and.w	r3, r3, #7
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d001      	beq.n	800214c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e14a      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d008      	beq.n	800216a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002158:	4b82      	ldr	r3, [pc, #520]	; (8002364 <HAL_RCC_ClockConfig+0x260>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	497f      	ldr	r1, [pc, #508]	; (8002364 <HAL_RCC_ClockConfig+0x260>)
 8002166:	4313      	orrs	r3, r2
 8002168:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b00      	cmp	r3, #0
 8002174:	f000 80dc 	beq.w	8002330 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d13c      	bne.n	80021fa <HAL_RCC_ClockConfig+0xf6>
 8002180:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002184:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002186:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002188:	fa93 f3a3 	rbit	r3, r3
 800218c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800218e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002190:	fab3 f383 	clz	r3, r3
 8002194:	b2db      	uxtb	r3, r3
 8002196:	095b      	lsrs	r3, r3, #5
 8002198:	b2db      	uxtb	r3, r3
 800219a:	f043 0301 	orr.w	r3, r3, #1
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d102      	bne.n	80021aa <HAL_RCC_ClockConfig+0xa6>
 80021a4:	4b6f      	ldr	r3, [pc, #444]	; (8002364 <HAL_RCC_ClockConfig+0x260>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	e00f      	b.n	80021ca <HAL_RCC_ClockConfig+0xc6>
 80021aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021ae:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80021b2:	fa93 f3a3 	rbit	r3, r3
 80021b6:	667b      	str	r3, [r7, #100]	; 0x64
 80021b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021bc:	663b      	str	r3, [r7, #96]	; 0x60
 80021be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80021c0:	fa93 f3a3 	rbit	r3, r3
 80021c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80021c6:	4b67      	ldr	r3, [pc, #412]	; (8002364 <HAL_RCC_ClockConfig+0x260>)
 80021c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021ce:	65ba      	str	r2, [r7, #88]	; 0x58
 80021d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80021d2:	fa92 f2a2 	rbit	r2, r2
 80021d6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80021d8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80021da:	fab2 f282 	clz	r2, r2
 80021de:	b2d2      	uxtb	r2, r2
 80021e0:	f042 0220 	orr.w	r2, r2, #32
 80021e4:	b2d2      	uxtb	r2, r2
 80021e6:	f002 021f 	and.w	r2, r2, #31
 80021ea:	2101      	movs	r1, #1
 80021ec:	fa01 f202 	lsl.w	r2, r1, r2
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d17b      	bne.n	80022ee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e0f3      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d13c      	bne.n	800227c <HAL_RCC_ClockConfig+0x178>
 8002202:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002206:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002208:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800220a:	fa93 f3a3 	rbit	r3, r3
 800220e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002210:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002212:	fab3 f383 	clz	r3, r3
 8002216:	b2db      	uxtb	r3, r3
 8002218:	095b      	lsrs	r3, r3, #5
 800221a:	b2db      	uxtb	r3, r3
 800221c:	f043 0301 	orr.w	r3, r3, #1
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b01      	cmp	r3, #1
 8002224:	d102      	bne.n	800222c <HAL_RCC_ClockConfig+0x128>
 8002226:	4b4f      	ldr	r3, [pc, #316]	; (8002364 <HAL_RCC_ClockConfig+0x260>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	e00f      	b.n	800224c <HAL_RCC_ClockConfig+0x148>
 800222c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002230:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002234:	fa93 f3a3 	rbit	r3, r3
 8002238:	647b      	str	r3, [r7, #68]	; 0x44
 800223a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800223e:	643b      	str	r3, [r7, #64]	; 0x40
 8002240:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002242:	fa93 f3a3 	rbit	r3, r3
 8002246:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002248:	4b46      	ldr	r3, [pc, #280]	; (8002364 <HAL_RCC_ClockConfig+0x260>)
 800224a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800224c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002250:	63ba      	str	r2, [r7, #56]	; 0x38
 8002252:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002254:	fa92 f2a2 	rbit	r2, r2
 8002258:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800225a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800225c:	fab2 f282 	clz	r2, r2
 8002260:	b2d2      	uxtb	r2, r2
 8002262:	f042 0220 	orr.w	r2, r2, #32
 8002266:	b2d2      	uxtb	r2, r2
 8002268:	f002 021f 	and.w	r2, r2, #31
 800226c:	2101      	movs	r1, #1
 800226e:	fa01 f202 	lsl.w	r2, r1, r2
 8002272:	4013      	ands	r3, r2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d13a      	bne.n	80022ee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e0b2      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2de>
 800227c:	2302      	movs	r3, #2
 800227e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002282:	fa93 f3a3 	rbit	r3, r3
 8002286:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800228a:	fab3 f383 	clz	r3, r3
 800228e:	b2db      	uxtb	r3, r3
 8002290:	095b      	lsrs	r3, r3, #5
 8002292:	b2db      	uxtb	r3, r3
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b01      	cmp	r3, #1
 800229c:	d102      	bne.n	80022a4 <HAL_RCC_ClockConfig+0x1a0>
 800229e:	4b31      	ldr	r3, [pc, #196]	; (8002364 <HAL_RCC_ClockConfig+0x260>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	e00d      	b.n	80022c0 <HAL_RCC_ClockConfig+0x1bc>
 80022a4:	2302      	movs	r3, #2
 80022a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022aa:	fa93 f3a3 	rbit	r3, r3
 80022ae:	627b      	str	r3, [r7, #36]	; 0x24
 80022b0:	2302      	movs	r3, #2
 80022b2:	623b      	str	r3, [r7, #32]
 80022b4:	6a3b      	ldr	r3, [r7, #32]
 80022b6:	fa93 f3a3 	rbit	r3, r3
 80022ba:	61fb      	str	r3, [r7, #28]
 80022bc:	4b29      	ldr	r3, [pc, #164]	; (8002364 <HAL_RCC_ClockConfig+0x260>)
 80022be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c0:	2202      	movs	r2, #2
 80022c2:	61ba      	str	r2, [r7, #24]
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	fa92 f2a2 	rbit	r2, r2
 80022ca:	617a      	str	r2, [r7, #20]
  return result;
 80022cc:	697a      	ldr	r2, [r7, #20]
 80022ce:	fab2 f282 	clz	r2, r2
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	f042 0220 	orr.w	r2, r2, #32
 80022d8:	b2d2      	uxtb	r2, r2
 80022da:	f002 021f 	and.w	r2, r2, #31
 80022de:	2101      	movs	r1, #1
 80022e0:	fa01 f202 	lsl.w	r2, r1, r2
 80022e4:	4013      	ands	r3, r2
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d101      	bne.n	80022ee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e079      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ee:	4b1d      	ldr	r3, [pc, #116]	; (8002364 <HAL_RCC_ClockConfig+0x260>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f023 0203 	bic.w	r2, r3, #3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	491a      	ldr	r1, [pc, #104]	; (8002364 <HAL_RCC_ClockConfig+0x260>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002300:	f7fe fb74 	bl	80009ec <HAL_GetTick>
 8002304:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002306:	e00a      	b.n	800231e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002308:	f7fe fb70 	bl	80009ec <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	f241 3288 	movw	r2, #5000	; 0x1388
 8002316:	4293      	cmp	r3, r2
 8002318:	d901      	bls.n	800231e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e061      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231e:	4b11      	ldr	r3, [pc, #68]	; (8002364 <HAL_RCC_ClockConfig+0x260>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f003 020c 	and.w	r2, r3, #12
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	429a      	cmp	r2, r3
 800232e:	d1eb      	bne.n	8002308 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002330:	4b0b      	ldr	r3, [pc, #44]	; (8002360 <HAL_RCC_ClockConfig+0x25c>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d214      	bcs.n	8002368 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233e:	4b08      	ldr	r3, [pc, #32]	; (8002360 <HAL_RCC_ClockConfig+0x25c>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f023 0207 	bic.w	r2, r3, #7
 8002346:	4906      	ldr	r1, [pc, #24]	; (8002360 <HAL_RCC_ClockConfig+0x25c>)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	4313      	orrs	r3, r2
 800234c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800234e:	4b04      	ldr	r3, [pc, #16]	; (8002360 <HAL_RCC_ClockConfig+0x25c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	d005      	beq.n	8002368 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e040      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2de>
 8002360:	40022000 	.word	0x40022000
 8002364:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	2b00      	cmp	r3, #0
 8002372:	d008      	beq.n	8002386 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002374:	4b1d      	ldr	r3, [pc, #116]	; (80023ec <HAL_RCC_ClockConfig+0x2e8>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	491a      	ldr	r1, [pc, #104]	; (80023ec <HAL_RCC_ClockConfig+0x2e8>)
 8002382:	4313      	orrs	r3, r2
 8002384:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	2b00      	cmp	r3, #0
 8002390:	d009      	beq.n	80023a6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002392:	4b16      	ldr	r3, [pc, #88]	; (80023ec <HAL_RCC_ClockConfig+0x2e8>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	4912      	ldr	r1, [pc, #72]	; (80023ec <HAL_RCC_ClockConfig+0x2e8>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80023a6:	f000 f829 	bl	80023fc <HAL_RCC_GetSysClockFreq>
 80023aa:	4601      	mov	r1, r0
 80023ac:	4b0f      	ldr	r3, [pc, #60]	; (80023ec <HAL_RCC_ClockConfig+0x2e8>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023b4:	22f0      	movs	r2, #240	; 0xf0
 80023b6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	fa92 f2a2 	rbit	r2, r2
 80023be:	60fa      	str	r2, [r7, #12]
  return result;
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	fab2 f282 	clz	r2, r2
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	40d3      	lsrs	r3, r2
 80023ca:	4a09      	ldr	r2, [pc, #36]	; (80023f0 <HAL_RCC_ClockConfig+0x2ec>)
 80023cc:	5cd3      	ldrb	r3, [r2, r3]
 80023ce:	fa21 f303 	lsr.w	r3, r1, r3
 80023d2:	4a08      	ldr	r2, [pc, #32]	; (80023f4 <HAL_RCC_ClockConfig+0x2f0>)
 80023d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80023d6:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <HAL_RCC_ClockConfig+0x2f4>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4618      	mov	r0, r3
 80023dc:	f7fe fa2a 	bl	8000834 <HAL_InitTick>
  
  return HAL_OK;
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3778      	adds	r7, #120	; 0x78
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40021000 	.word	0x40021000
 80023f0:	08006a90 	.word	0x08006a90
 80023f4:	20000000 	.word	0x20000000
 80023f8:	20000004 	.word	0x20000004

080023fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b08b      	sub	sp, #44	; 0x2c
 8002400:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002402:	2300      	movs	r3, #0
 8002404:	61fb      	str	r3, [r7, #28]
 8002406:	2300      	movs	r3, #0
 8002408:	61bb      	str	r3, [r7, #24]
 800240a:	2300      	movs	r3, #0
 800240c:	627b      	str	r3, [r7, #36]	; 0x24
 800240e:	2300      	movs	r3, #0
 8002410:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002412:	2300      	movs	r3, #0
 8002414:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002416:	4b29      	ldr	r3, [pc, #164]	; (80024bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	f003 030c 	and.w	r3, r3, #12
 8002422:	2b04      	cmp	r3, #4
 8002424:	d002      	beq.n	800242c <HAL_RCC_GetSysClockFreq+0x30>
 8002426:	2b08      	cmp	r3, #8
 8002428:	d003      	beq.n	8002432 <HAL_RCC_GetSysClockFreq+0x36>
 800242a:	e03c      	b.n	80024a6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800242c:	4b24      	ldr	r3, [pc, #144]	; (80024c0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800242e:	623b      	str	r3, [r7, #32]
      break;
 8002430:	e03c      	b.n	80024ac <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002438:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800243c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243e:	68ba      	ldr	r2, [r7, #8]
 8002440:	fa92 f2a2 	rbit	r2, r2
 8002444:	607a      	str	r2, [r7, #4]
  return result;
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	fab2 f282 	clz	r2, r2
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	40d3      	lsrs	r3, r2
 8002450:	4a1c      	ldr	r2, [pc, #112]	; (80024c4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002452:	5cd3      	ldrb	r3, [r2, r3]
 8002454:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002456:	4b19      	ldr	r3, [pc, #100]	; (80024bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245a:	f003 030f 	and.w	r3, r3, #15
 800245e:	220f      	movs	r2, #15
 8002460:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	fa92 f2a2 	rbit	r2, r2
 8002468:	60fa      	str	r2, [r7, #12]
  return result;
 800246a:	68fa      	ldr	r2, [r7, #12]
 800246c:	fab2 f282 	clz	r2, r2
 8002470:	b2d2      	uxtb	r2, r2
 8002472:	40d3      	lsrs	r3, r2
 8002474:	4a14      	ldr	r2, [pc, #80]	; (80024c8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002476:	5cd3      	ldrb	r3, [r2, r3]
 8002478:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d008      	beq.n	8002496 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002484:	4a0e      	ldr	r2, [pc, #56]	; (80024c0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	fbb2 f2f3 	udiv	r2, r2, r3
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	fb02 f303 	mul.w	r3, r2, r3
 8002492:	627b      	str	r3, [r7, #36]	; 0x24
 8002494:	e004      	b.n	80024a0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	4a0c      	ldr	r2, [pc, #48]	; (80024cc <HAL_RCC_GetSysClockFreq+0xd0>)
 800249a:	fb02 f303 	mul.w	r3, r2, r3
 800249e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80024a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a2:	623b      	str	r3, [r7, #32]
      break;
 80024a4:	e002      	b.n	80024ac <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024a6:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <HAL_RCC_GetSysClockFreq+0xc4>)
 80024a8:	623b      	str	r3, [r7, #32]
      break;
 80024aa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024ac:	6a3b      	ldr	r3, [r7, #32]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	372c      	adds	r7, #44	; 0x2c
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40021000 	.word	0x40021000
 80024c0:	007a1200 	.word	0x007a1200
 80024c4:	08006aa8 	.word	0x08006aa8
 80024c8:	08006ab8 	.word	0x08006ab8
 80024cc:	003d0900 	.word	0x003d0900

080024d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024d4:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80024d6:	681b      	ldr	r3, [r3, #0]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	20000000 	.word	0x20000000

080024e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80024ee:	f7ff ffef 	bl	80024d0 <HAL_RCC_GetHCLKFreq>
 80024f2:	4601      	mov	r1, r0
 80024f4:	4b0b      	ldr	r3, [pc, #44]	; (8002524 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80024fc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002500:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	fa92 f2a2 	rbit	r2, r2
 8002508:	603a      	str	r2, [r7, #0]
  return result;
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	fab2 f282 	clz	r2, r2
 8002510:	b2d2      	uxtb	r2, r2
 8002512:	40d3      	lsrs	r3, r2
 8002514:	4a04      	ldr	r2, [pc, #16]	; (8002528 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002516:	5cd3      	ldrb	r3, [r2, r3]
 8002518:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40021000 	.word	0x40021000
 8002528:	08006aa0 	.word	0x08006aa0

0800252c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	220f      	movs	r2, #15
 800253a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800253c:	4b12      	ldr	r3, [pc, #72]	; (8002588 <HAL_RCC_GetClockConfig+0x5c>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 0203 	and.w	r2, r3, #3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002548:	4b0f      	ldr	r3, [pc, #60]	; (8002588 <HAL_RCC_GetClockConfig+0x5c>)
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <HAL_RCC_GetClockConfig+0x5c>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002560:	4b09      	ldr	r3, [pc, #36]	; (8002588 <HAL_RCC_GetClockConfig+0x5c>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	08db      	lsrs	r3, r3, #3
 8002566:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800256e:	4b07      	ldr	r3, [pc, #28]	; (800258c <HAL_RCC_GetClockConfig+0x60>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0207 	and.w	r2, r3, #7
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	601a      	str	r2, [r3, #0]
}
 800257a:	bf00      	nop
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	40021000 	.word	0x40021000
 800258c:	40022000 	.word	0x40022000

08002590 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b092      	sub	sp, #72	; 0x48
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002598:	2300      	movs	r3, #0
 800259a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800259c:	2300      	movs	r3, #0
 800259e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80025a0:	2300      	movs	r3, #0
 80025a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f000 80d4 	beq.w	800275c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025b4:	4b4e      	ldr	r3, [pc, #312]	; (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025b6:	69db      	ldr	r3, [r3, #28]
 80025b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d10e      	bne.n	80025de <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025c0:	4b4b      	ldr	r3, [pc, #300]	; (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025c2:	69db      	ldr	r3, [r3, #28]
 80025c4:	4a4a      	ldr	r2, [pc, #296]	; (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ca:	61d3      	str	r3, [r2, #28]
 80025cc:	4b48      	ldr	r3, [pc, #288]	; (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025ce:	69db      	ldr	r3, [r3, #28]
 80025d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025d4:	60bb      	str	r3, [r7, #8]
 80025d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025d8:	2301      	movs	r3, #1
 80025da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025de:	4b45      	ldr	r3, [pc, #276]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d118      	bne.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025ea:	4b42      	ldr	r3, [pc, #264]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a41      	ldr	r2, [pc, #260]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025f4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025f6:	f7fe f9f9 	bl	80009ec <HAL_GetTick>
 80025fa:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025fc:	e008      	b.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025fe:	f7fe f9f5 	bl	80009ec <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	2b64      	cmp	r3, #100	; 0x64
 800260a:	d901      	bls.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e169      	b.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002610:	4b38      	ldr	r3, [pc, #224]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002618:	2b00      	cmp	r3, #0
 800261a:	d0f0      	beq.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800261c:	4b34      	ldr	r3, [pc, #208]	; (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800261e:	6a1b      	ldr	r3, [r3, #32]
 8002620:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002624:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002628:	2b00      	cmp	r3, #0
 800262a:	f000 8084 	beq.w	8002736 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002636:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002638:	429a      	cmp	r2, r3
 800263a:	d07c      	beq.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800263c:	4b2c      	ldr	r3, [pc, #176]	; (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800263e:	6a1b      	ldr	r3, [r3, #32]
 8002640:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002644:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002646:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800264a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800264e:	fa93 f3a3 	rbit	r3, r3
 8002652:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002656:	fab3 f383 	clz	r3, r3
 800265a:	b2db      	uxtb	r3, r3
 800265c:	461a      	mov	r2, r3
 800265e:	4b26      	ldr	r3, [pc, #152]	; (80026f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002660:	4413      	add	r3, r2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	461a      	mov	r2, r3
 8002666:	2301      	movs	r3, #1
 8002668:	6013      	str	r3, [r2, #0]
 800266a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800266e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002672:	fa93 f3a3 	rbit	r3, r3
 8002676:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800267a:	fab3 f383 	clz	r3, r3
 800267e:	b2db      	uxtb	r3, r3
 8002680:	461a      	mov	r2, r3
 8002682:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002684:	4413      	add	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	461a      	mov	r2, r3
 800268a:	2300      	movs	r3, #0
 800268c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800268e:	4a18      	ldr	r2, [pc, #96]	; (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002690:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002692:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002694:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	2b00      	cmp	r3, #0
 800269c:	d04b      	beq.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269e:	f7fe f9a5 	bl	80009ec <HAL_GetTick>
 80026a2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a4:	e00a      	b.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026a6:	f7fe f9a1 	bl	80009ec <HAL_GetTick>
 80026aa:	4602      	mov	r2, r0
 80026ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d901      	bls.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e113      	b.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x354>
 80026bc:	2302      	movs	r3, #2
 80026be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026c2:	fa93 f3a3 	rbit	r3, r3
 80026c6:	627b      	str	r3, [r7, #36]	; 0x24
 80026c8:	2302      	movs	r3, #2
 80026ca:	623b      	str	r3, [r7, #32]
 80026cc:	6a3b      	ldr	r3, [r7, #32]
 80026ce:	fa93 f3a3 	rbit	r3, r3
 80026d2:	61fb      	str	r3, [r7, #28]
  return result;
 80026d4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d6:	fab3 f383 	clz	r3, r3
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	095b      	lsrs	r3, r3, #5
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	f043 0302 	orr.w	r3, r3, #2
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d108      	bne.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80026ea:	4b01      	ldr	r3, [pc, #4]	; (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026ec:	6a1b      	ldr	r3, [r3, #32]
 80026ee:	e00d      	b.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80026f0:	40021000 	.word	0x40021000
 80026f4:	40007000 	.word	0x40007000
 80026f8:	10908100 	.word	0x10908100
 80026fc:	2302      	movs	r3, #2
 80026fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	fa93 f3a3 	rbit	r3, r3
 8002706:	617b      	str	r3, [r7, #20]
 8002708:	4b78      	ldr	r3, [pc, #480]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800270a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270c:	2202      	movs	r2, #2
 800270e:	613a      	str	r2, [r7, #16]
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	fa92 f2a2 	rbit	r2, r2
 8002716:	60fa      	str	r2, [r7, #12]
  return result;
 8002718:	68fa      	ldr	r2, [r7, #12]
 800271a:	fab2 f282 	clz	r2, r2
 800271e:	b2d2      	uxtb	r2, r2
 8002720:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002724:	b2d2      	uxtb	r2, r2
 8002726:	f002 021f 	and.w	r2, r2, #31
 800272a:	2101      	movs	r1, #1
 800272c:	fa01 f202 	lsl.w	r2, r1, r2
 8002730:	4013      	ands	r3, r2
 8002732:	2b00      	cmp	r3, #0
 8002734:	d0b7      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002736:	4b6d      	ldr	r3, [pc, #436]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	496a      	ldr	r1, [pc, #424]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002744:	4313      	orrs	r3, r2
 8002746:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002748:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800274c:	2b01      	cmp	r3, #1
 800274e:	d105      	bne.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002750:	4b66      	ldr	r3, [pc, #408]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002752:	69db      	ldr	r3, [r3, #28]
 8002754:	4a65      	ldr	r2, [pc, #404]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002756:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800275a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b00      	cmp	r3, #0
 8002766:	d008      	beq.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002768:	4b60      	ldr	r3, [pc, #384]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800276a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276c:	f023 0203 	bic.w	r2, r3, #3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	495d      	ldr	r1, [pc, #372]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002776:	4313      	orrs	r3, r2
 8002778:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d008      	beq.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002786:	4b59      	ldr	r3, [pc, #356]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	4956      	ldr	r1, [pc, #344]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002794:	4313      	orrs	r3, r2
 8002796:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0304 	and.w	r3, r3, #4
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d008      	beq.n	80027b6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80027a4:	4b51      	ldr	r3, [pc, #324]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	494e      	ldr	r1, [pc, #312]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0320 	and.w	r3, r3, #32
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d008      	beq.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027c2:	4b4a      	ldr	r3, [pc, #296]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	f023 0210 	bic.w	r2, r3, #16
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	4947      	ldr	r1, [pc, #284]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027d0:	4313      	orrs	r3, r2
 80027d2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d008      	beq.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80027e0:	4b42      	ldr	r3, [pc, #264]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ec:	493f      	ldr	r1, [pc, #252]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d008      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80027fe:	4b3b      	ldr	r3, [pc, #236]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	f023 0220 	bic.w	r2, r3, #32
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a1b      	ldr	r3, [r3, #32]
 800280a:	4938      	ldr	r1, [pc, #224]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800280c:	4313      	orrs	r3, r2
 800280e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0308 	and.w	r3, r3, #8
 8002818:	2b00      	cmp	r3, #0
 800281a:	d008      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800281c:	4b33      	ldr	r3, [pc, #204]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800281e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002820:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	695b      	ldr	r3, [r3, #20]
 8002828:	4930      	ldr	r1, [pc, #192]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800282a:	4313      	orrs	r3, r2
 800282c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0310 	and.w	r3, r3, #16
 8002836:	2b00      	cmp	r3, #0
 8002838:	d008      	beq.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800283a:	4b2c      	ldr	r3, [pc, #176]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	4929      	ldr	r1, [pc, #164]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002848:	4313      	orrs	r3, r2
 800284a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002854:	2b00      	cmp	r3, #0
 8002856:	d008      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002858:	4b24      	ldr	r3, [pc, #144]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002864:	4921      	ldr	r1, [pc, #132]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002866:	4313      	orrs	r3, r2
 8002868:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002872:	2b00      	cmp	r3, #0
 8002874:	d008      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002876:	4b1d      	ldr	r3, [pc, #116]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800287a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002882:	491a      	ldr	r1, [pc, #104]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002884:	4313      	orrs	r3, r2
 8002886:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002890:	2b00      	cmp	r3, #0
 8002892:	d008      	beq.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002894:	4b15      	ldr	r3, [pc, #84]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002898:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a0:	4912      	ldr	r1, [pc, #72]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d008      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80028b2:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	490b      	ldr	r1, [pc, #44]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d008      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80028d0:	4b06      	ldr	r3, [pc, #24]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028dc:	4903      	ldr	r1, [pc, #12]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3748      	adds	r7, #72	; 0x48
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40021000 	.word	0x40021000

080028f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e09d      	b.n	8002a3e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002906:	2b00      	cmp	r3, #0
 8002908:	d108      	bne.n	800291c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002912:	d009      	beq.n	8002928 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	61da      	str	r2, [r3, #28]
 800291a:	e005      	b.n	8002928 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002934:	b2db      	uxtb	r3, r3
 8002936:	2b00      	cmp	r3, #0
 8002938:	d106      	bne.n	8002948 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7fd fef0 	bl	8000728 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2202      	movs	r2, #2
 800294c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800295e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002968:	d902      	bls.n	8002970 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800296a:	2300      	movs	r3, #0
 800296c:	60fb      	str	r3, [r7, #12]
 800296e:	e002      	b.n	8002976 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002970:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002974:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800297e:	d007      	beq.n	8002990 <HAL_SPI_Init+0xa0>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002988:	d002      	beq.n	8002990 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80029a0:	431a      	orrs	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	691b      	ldr	r3, [r3, #16]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	431a      	orrs	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	f003 0301 	and.w	r3, r3, #1
 80029b4:	431a      	orrs	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	699b      	ldr	r3, [r3, #24]
 80029ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029be:	431a      	orrs	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	69db      	ldr	r3, [r3, #28]
 80029c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80029c8:	431a      	orrs	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a1b      	ldr	r3, [r3, #32]
 80029ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029d2:	ea42 0103 	orr.w	r1, r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029da:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	0c1b      	lsrs	r3, r3, #16
 80029ec:	f003 0204 	and.w	r2, r3, #4
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f4:	f003 0310 	and.w	r3, r3, #16
 80029f8:	431a      	orrs	r2, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029fe:	f003 0308 	and.w	r3, r3, #8
 8002a02:	431a      	orrs	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002a0c:	ea42 0103 	orr.w	r1, r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	69da      	ldr	r2, [r3, #28]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e049      	b.n	8002aec <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d106      	bne.n	8002a72 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f841 	bl	8002af4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2202      	movs	r2, #2
 8002a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	3304      	adds	r3, #4
 8002a82:	4619      	mov	r1, r3
 8002a84:	4610      	mov	r0, r2
 8002a86:	f000 f9f1 	bl	8002e6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2201      	movs	r2, #1
 8002a96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002afc:	bf00      	nop
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d001      	beq.n	8002b20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e04a      	b.n	8002bb6 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68da      	ldr	r2, [r3, #12]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f042 0201 	orr.w	r2, r2, #1
 8002b36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a21      	ldr	r2, [pc, #132]	; (8002bc4 <HAL_TIM_Base_Start_IT+0xbc>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d018      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x6c>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b4a:	d013      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x6c>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a1d      	ldr	r2, [pc, #116]	; (8002bc8 <HAL_TIM_Base_Start_IT+0xc0>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d00e      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x6c>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a1c      	ldr	r2, [pc, #112]	; (8002bcc <HAL_TIM_Base_Start_IT+0xc4>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d009      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x6c>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a1a      	ldr	r2, [pc, #104]	; (8002bd0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d004      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x6c>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a19      	ldr	r2, [pc, #100]	; (8002bd4 <HAL_TIM_Base_Start_IT+0xcc>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d115      	bne.n	8002ba0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	4b17      	ldr	r3, [pc, #92]	; (8002bd8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2b06      	cmp	r3, #6
 8002b84:	d015      	beq.n	8002bb2 <HAL_TIM_Base_Start_IT+0xaa>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b8c:	d011      	beq.n	8002bb2 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f042 0201 	orr.w	r2, r2, #1
 8002b9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b9e:	e008      	b.n	8002bb2 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f042 0201 	orr.w	r2, r2, #1
 8002bae:	601a      	str	r2, [r3, #0]
 8002bb0:	e000      	b.n	8002bb4 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bb2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3714      	adds	r7, #20
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	40012c00 	.word	0x40012c00
 8002bc8:	40000400 	.word	0x40000400
 8002bcc:	40000800 	.word	0x40000800
 8002bd0:	40013400 	.word	0x40013400
 8002bd4:	40014000 	.word	0x40014000
 8002bd8:	00010007 	.word	0x00010007

08002bdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d122      	bne.n	8002c38 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d11b      	bne.n	8002c38 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f06f 0202 	mvn.w	r2, #2
 8002c08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	f003 0303 	and.w	r3, r3, #3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d003      	beq.n	8002c26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 f905 	bl	8002e2e <HAL_TIM_IC_CaptureCallback>
 8002c24:	e005      	b.n	8002c32 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f000 f8f7 	bl	8002e1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f908 	bl	8002e42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	f003 0304 	and.w	r3, r3, #4
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	d122      	bne.n	8002c8c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	f003 0304 	and.w	r3, r3, #4
 8002c50:	2b04      	cmp	r3, #4
 8002c52:	d11b      	bne.n	8002c8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f06f 0204 	mvn.w	r2, #4
 8002c5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2202      	movs	r2, #2
 8002c62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f8db 	bl	8002e2e <HAL_TIM_IC_CaptureCallback>
 8002c78:	e005      	b.n	8002c86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 f8cd 	bl	8002e1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f000 f8de 	bl	8002e42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	f003 0308 	and.w	r3, r3, #8
 8002c96:	2b08      	cmp	r3, #8
 8002c98:	d122      	bne.n	8002ce0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	2b08      	cmp	r3, #8
 8002ca6:	d11b      	bne.n	8002ce0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f06f 0208 	mvn.w	r2, #8
 8002cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2204      	movs	r2, #4
 8002cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f8b1 	bl	8002e2e <HAL_TIM_IC_CaptureCallback>
 8002ccc:	e005      	b.n	8002cda <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 f8a3 	bl	8002e1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 f8b4 	bl	8002e42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	f003 0310 	and.w	r3, r3, #16
 8002cea:	2b10      	cmp	r3, #16
 8002cec:	d122      	bne.n	8002d34 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	f003 0310 	and.w	r3, r3, #16
 8002cf8:	2b10      	cmp	r3, #16
 8002cfa:	d11b      	bne.n	8002d34 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f06f 0210 	mvn.w	r2, #16
 8002d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2208      	movs	r2, #8
 8002d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d003      	beq.n	8002d22 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 f887 	bl	8002e2e <HAL_TIM_IC_CaptureCallback>
 8002d20:	e005      	b.n	8002d2e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 f879 	bl	8002e1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f000 f88a 	bl	8002e42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d10e      	bne.n	8002d60 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d107      	bne.n	8002d60 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f06f 0201 	mvn.w	r2, #1
 8002d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7fd fc62 	bl	8000624 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d6a:	2b80      	cmp	r3, #128	; 0x80
 8002d6c:	d10e      	bne.n	8002d8c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d78:	2b80      	cmp	r3, #128	; 0x80
 8002d7a:	d107      	bne.n	8002d8c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f90a 	bl	8002fa0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d9a:	d10e      	bne.n	8002dba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da6:	2b80      	cmp	r3, #128	; 0x80
 8002da8:	d107      	bne.n	8002dba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002db2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 f8fd 	bl	8002fb4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dc4:	2b40      	cmp	r3, #64	; 0x40
 8002dc6:	d10e      	bne.n	8002de6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dd2:	2b40      	cmp	r3, #64	; 0x40
 8002dd4:	d107      	bne.n	8002de6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002dde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f000 f838 	bl	8002e56 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	f003 0320 	and.w	r3, r3, #32
 8002df0:	2b20      	cmp	r3, #32
 8002df2:	d10e      	bne.n	8002e12 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	f003 0320 	and.w	r3, r3, #32
 8002dfe:	2b20      	cmp	r3, #32
 8002e00:	d107      	bne.n	8002e12 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f06f 0220 	mvn.w	r2, #32
 8002e0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f000 f8bd 	bl	8002f8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e12:	bf00      	nop
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b083      	sub	sp, #12
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b083      	sub	sp, #12
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e36:	bf00      	nop
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr

08002e42 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e42:	b480      	push	{r7}
 8002e44:	b083      	sub	sp, #12
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr

08002e56 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e56:	b480      	push	{r7}
 8002e58:	b083      	sub	sp, #12
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
	...

08002e6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a3c      	ldr	r2, [pc, #240]	; (8002f70 <TIM_Base_SetConfig+0x104>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d00f      	beq.n	8002ea4 <TIM_Base_SetConfig+0x38>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e8a:	d00b      	beq.n	8002ea4 <TIM_Base_SetConfig+0x38>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a39      	ldr	r2, [pc, #228]	; (8002f74 <TIM_Base_SetConfig+0x108>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d007      	beq.n	8002ea4 <TIM_Base_SetConfig+0x38>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a38      	ldr	r2, [pc, #224]	; (8002f78 <TIM_Base_SetConfig+0x10c>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d003      	beq.n	8002ea4 <TIM_Base_SetConfig+0x38>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a37      	ldr	r2, [pc, #220]	; (8002f7c <TIM_Base_SetConfig+0x110>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d108      	bne.n	8002eb6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a2d      	ldr	r2, [pc, #180]	; (8002f70 <TIM_Base_SetConfig+0x104>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d01b      	beq.n	8002ef6 <TIM_Base_SetConfig+0x8a>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ec4:	d017      	beq.n	8002ef6 <TIM_Base_SetConfig+0x8a>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a2a      	ldr	r2, [pc, #168]	; (8002f74 <TIM_Base_SetConfig+0x108>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d013      	beq.n	8002ef6 <TIM_Base_SetConfig+0x8a>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4a29      	ldr	r2, [pc, #164]	; (8002f78 <TIM_Base_SetConfig+0x10c>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d00f      	beq.n	8002ef6 <TIM_Base_SetConfig+0x8a>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a28      	ldr	r2, [pc, #160]	; (8002f7c <TIM_Base_SetConfig+0x110>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d00b      	beq.n	8002ef6 <TIM_Base_SetConfig+0x8a>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a27      	ldr	r2, [pc, #156]	; (8002f80 <TIM_Base_SetConfig+0x114>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d007      	beq.n	8002ef6 <TIM_Base_SetConfig+0x8a>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a26      	ldr	r2, [pc, #152]	; (8002f84 <TIM_Base_SetConfig+0x118>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d003      	beq.n	8002ef6 <TIM_Base_SetConfig+0x8a>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a25      	ldr	r2, [pc, #148]	; (8002f88 <TIM_Base_SetConfig+0x11c>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d108      	bne.n	8002f08 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002efc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	695b      	ldr	r3, [r3, #20]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	689a      	ldr	r2, [r3, #8]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	4a10      	ldr	r2, [pc, #64]	; (8002f70 <TIM_Base_SetConfig+0x104>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d00f      	beq.n	8002f54 <TIM_Base_SetConfig+0xe8>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	4a11      	ldr	r2, [pc, #68]	; (8002f7c <TIM_Base_SetConfig+0x110>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d00b      	beq.n	8002f54 <TIM_Base_SetConfig+0xe8>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4a10      	ldr	r2, [pc, #64]	; (8002f80 <TIM_Base_SetConfig+0x114>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d007      	beq.n	8002f54 <TIM_Base_SetConfig+0xe8>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a0f      	ldr	r2, [pc, #60]	; (8002f84 <TIM_Base_SetConfig+0x118>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d003      	beq.n	8002f54 <TIM_Base_SetConfig+0xe8>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a0e      	ldr	r2, [pc, #56]	; (8002f88 <TIM_Base_SetConfig+0x11c>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d103      	bne.n	8002f5c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	691a      	ldr	r2, [r3, #16]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	615a      	str	r2, [r3, #20]
}
 8002f62:	bf00      	nop
 8002f64:	3714      	adds	r7, #20
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	40012c00 	.word	0x40012c00
 8002f74:	40000400 	.word	0x40000400
 8002f78:	40000800 	.word	0x40000800
 8002f7c:	40013400 	.word	0x40013400
 8002f80:	40014000 	.word	0x40014000
 8002f84:	40014400 	.word	0x40014400
 8002f88:	40014800 	.word	0x40014800

08002f8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002fbc:	bf00      	nop
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8002fd0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8002fd4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002ffe:	b084      	sub	sp, #16
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	f107 0014 	add.w	r0, r7, #20
 800300c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	b004      	add	sp, #16
 800303e:	4770      	bx	lr

08003040 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003046:	f3ef 8305 	mrs	r3, IPSR
 800304a:	60bb      	str	r3, [r7, #8]
  return(result);
 800304c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800304e:	2b00      	cmp	r3, #0
 8003050:	d10f      	bne.n	8003072 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003052:	f3ef 8310 	mrs	r3, PRIMASK
 8003056:	607b      	str	r3, [r7, #4]
  return(result);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d109      	bne.n	8003072 <osKernelInitialize+0x32>
 800305e:	4b11      	ldr	r3, [pc, #68]	; (80030a4 <osKernelInitialize+0x64>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2b02      	cmp	r3, #2
 8003064:	d109      	bne.n	800307a <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003066:	f3ef 8311 	mrs	r3, BASEPRI
 800306a:	603b      	str	r3, [r7, #0]
  return(result);
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003072:	f06f 0305 	mvn.w	r3, #5
 8003076:	60fb      	str	r3, [r7, #12]
 8003078:	e00c      	b.n	8003094 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800307a:	4b0a      	ldr	r3, [pc, #40]	; (80030a4 <osKernelInitialize+0x64>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d105      	bne.n	800308e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8003082:	4b08      	ldr	r3, [pc, #32]	; (80030a4 <osKernelInitialize+0x64>)
 8003084:	2201      	movs	r2, #1
 8003086:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003088:	2300      	movs	r3, #0
 800308a:	60fb      	str	r3, [r7, #12]
 800308c:	e002      	b.n	8003094 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800308e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003092:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003094:	68fb      	ldr	r3, [r7, #12]
}
 8003096:	4618      	mov	r0, r3
 8003098:	3714      	adds	r7, #20
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	2000002c 	.word	0x2000002c

080030a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80030ae:	f3ef 8305 	mrs	r3, IPSR
 80030b2:	60bb      	str	r3, [r7, #8]
  return(result);
 80030b4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10f      	bne.n	80030da <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030ba:	f3ef 8310 	mrs	r3, PRIMASK
 80030be:	607b      	str	r3, [r7, #4]
  return(result);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d109      	bne.n	80030da <osKernelStart+0x32>
 80030c6:	4b11      	ldr	r3, [pc, #68]	; (800310c <osKernelStart+0x64>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d109      	bne.n	80030e2 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80030ce:	f3ef 8311 	mrs	r3, BASEPRI
 80030d2:	603b      	str	r3, [r7, #0]
  return(result);
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <osKernelStart+0x3a>
    stat = osErrorISR;
 80030da:	f06f 0305 	mvn.w	r3, #5
 80030de:	60fb      	str	r3, [r7, #12]
 80030e0:	e00e      	b.n	8003100 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80030e2:	4b0a      	ldr	r3, [pc, #40]	; (800310c <osKernelStart+0x64>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d107      	bne.n	80030fa <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80030ea:	4b08      	ldr	r3, [pc, #32]	; (800310c <osKernelStart+0x64>)
 80030ec:	2202      	movs	r2, #2
 80030ee:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80030f0:	f001 feda 	bl	8004ea8 <vTaskStartScheduler>
      stat = osOK;
 80030f4:	2300      	movs	r3, #0
 80030f6:	60fb      	str	r3, [r7, #12]
 80030f8:	e002      	b.n	8003100 <osKernelStart+0x58>
    } else {
      stat = osError;
 80030fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80030fe:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003100:	68fb      	ldr	r3, [r7, #12]
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	2000002c 	.word	0x2000002c

08003110 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003110:	b580      	push	{r7, lr}
 8003112:	b092      	sub	sp, #72	; 0x48
 8003114:	af04      	add	r7, sp, #16
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003120:	f3ef 8305 	mrs	r3, IPSR
 8003124:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003126:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8003128:	2b00      	cmp	r3, #0
 800312a:	f040 8094 	bne.w	8003256 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800312e:	f3ef 8310 	mrs	r3, PRIMASK
 8003132:	623b      	str	r3, [r7, #32]
  return(result);
 8003134:	6a3b      	ldr	r3, [r7, #32]
 8003136:	2b00      	cmp	r3, #0
 8003138:	f040 808d 	bne.w	8003256 <osThreadNew+0x146>
 800313c:	4b48      	ldr	r3, [pc, #288]	; (8003260 <osThreadNew+0x150>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2b02      	cmp	r3, #2
 8003142:	d106      	bne.n	8003152 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003144:	f3ef 8311 	mrs	r3, BASEPRI
 8003148:	61fb      	str	r3, [r7, #28]
  return(result);
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	2b00      	cmp	r3, #0
 800314e:	f040 8082 	bne.w	8003256 <osThreadNew+0x146>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d07e      	beq.n	8003256 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8003158:	2380      	movs	r3, #128	; 0x80
 800315a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800315c:	2318      	movs	r3, #24
 800315e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8003160:	2300      	movs	r3, #0
 8003162:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8003164:	f107 031b 	add.w	r3, r7, #27
 8003168:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800316a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800316e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d045      	beq.n	8003202 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d002      	beq.n	8003184 <osThreadNew+0x74>
        name = attr->name;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d002      	beq.n	8003192 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003194:	2b00      	cmp	r3, #0
 8003196:	d008      	beq.n	80031aa <osThreadNew+0x9a>
 8003198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800319a:	2b38      	cmp	r3, #56	; 0x38
 800319c:	d805      	bhi.n	80031aa <osThreadNew+0x9a>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <osThreadNew+0x9e>
        return (NULL);
 80031aa:	2300      	movs	r3, #0
 80031ac:	e054      	b.n	8003258 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d003      	beq.n	80031be <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	089b      	lsrs	r3, r3, #2
 80031bc:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00e      	beq.n	80031e4 <osThreadNew+0xd4>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	2b5b      	cmp	r3, #91	; 0x5b
 80031cc:	d90a      	bls.n	80031e4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d006      	beq.n	80031e4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d002      	beq.n	80031e4 <osThreadNew+0xd4>
        mem = 1;
 80031de:	2301      	movs	r3, #1
 80031e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80031e2:	e010      	b.n	8003206 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d10c      	bne.n	8003206 <osThreadNew+0xf6>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d108      	bne.n	8003206 <osThreadNew+0xf6>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d104      	bne.n	8003206 <osThreadNew+0xf6>
          mem = 0;
 80031fc:	2300      	movs	r3, #0
 80031fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8003200:	e001      	b.n	8003206 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8003202:	2300      	movs	r3, #0
 8003204:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8003206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003208:	2b01      	cmp	r3, #1
 800320a:	d110      	bne.n	800322e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003214:	9202      	str	r2, [sp, #8]
 8003216:	9301      	str	r3, [sp, #4]
 8003218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800321a:	9300      	str	r3, [sp, #0]
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003220:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f001 fc78 	bl	8004b18 <xTaskCreateStatic>
 8003228:	4603      	mov	r3, r0
 800322a:	617b      	str	r3, [r7, #20]
 800322c:	e013      	b.n	8003256 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800322e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003230:	2b00      	cmp	r3, #0
 8003232:	d110      	bne.n	8003256 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003236:	b29a      	uxth	r2, r3
 8003238:	f107 0314 	add.w	r3, r7, #20
 800323c:	9301      	str	r3, [sp, #4]
 800323e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003246:	68f8      	ldr	r0, [r7, #12]
 8003248:	f001 fcbf 	bl	8004bca <xTaskCreate>
 800324c:	4603      	mov	r3, r0
 800324e:	2b01      	cmp	r3, #1
 8003250:	d001      	beq.n	8003256 <osThreadNew+0x146>
          hTask = NULL;
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003256:	697b      	ldr	r3, [r7, #20]
}
 8003258:	4618      	mov	r0, r3
 800325a:	3738      	adds	r7, #56	; 0x38
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	2000002c 	.word	0x2000002c

08003264 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800326c:	f3ef 8305 	mrs	r3, IPSR
 8003270:	613b      	str	r3, [r7, #16]
  return(result);
 8003272:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10f      	bne.n	8003298 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003278:	f3ef 8310 	mrs	r3, PRIMASK
 800327c:	60fb      	str	r3, [r7, #12]
  return(result);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d109      	bne.n	8003298 <osDelay+0x34>
 8003284:	4b0d      	ldr	r3, [pc, #52]	; (80032bc <osDelay+0x58>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2b02      	cmp	r3, #2
 800328a:	d109      	bne.n	80032a0 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800328c:	f3ef 8311 	mrs	r3, BASEPRI
 8003290:	60bb      	str	r3, [r7, #8]
  return(result);
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d003      	beq.n	80032a0 <osDelay+0x3c>
    stat = osErrorISR;
 8003298:	f06f 0305 	mvn.w	r3, #5
 800329c:	617b      	str	r3, [r7, #20]
 800329e:	e007      	b.n	80032b0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80032a0:	2300      	movs	r3, #0
 80032a2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d002      	beq.n	80032b0 <osDelay+0x4c>
      vTaskDelay(ticks);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f001 fdc8 	bl	8004e40 <vTaskDelay>
    }
  }

  return (stat);
 80032b0:	697b      	ldr	r3, [r7, #20]
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	2000002c 	.word	0x2000002c

080032c0 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b08a      	sub	sp, #40	; 0x28
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80032c8:	2300      	movs	r3, #0
 80032ca:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032cc:	f3ef 8305 	mrs	r3, IPSR
 80032d0:	613b      	str	r3, [r7, #16]
  return(result);
 80032d2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f040 8085 	bne.w	80033e4 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032da:	f3ef 8310 	mrs	r3, PRIMASK
 80032de:	60fb      	str	r3, [r7, #12]
  return(result);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d17e      	bne.n	80033e4 <osMutexNew+0x124>
 80032e6:	4b42      	ldr	r3, [pc, #264]	; (80033f0 <osMutexNew+0x130>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d105      	bne.n	80032fa <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80032ee:	f3ef 8311 	mrs	r3, BASEPRI
 80032f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d174      	bne.n	80033e4 <osMutexNew+0x124>
    if (attr != NULL) {
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d003      	beq.n	8003308 <osMutexNew+0x48>
      type = attr->attr_bits;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	623b      	str	r3, [r7, #32]
 8003306:	e001      	b.n	800330c <osMutexNew+0x4c>
    } else {
      type = 0U;
 8003308:	2300      	movs	r3, #0
 800330a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800330c:	6a3b      	ldr	r3, [r7, #32]
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	2b00      	cmp	r3, #0
 8003314:	d002      	beq.n	800331c <osMutexNew+0x5c>
      rmtx = 1U;
 8003316:	2301      	movs	r3, #1
 8003318:	61fb      	str	r3, [r7, #28]
 800331a:	e001      	b.n	8003320 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800331c:	2300      	movs	r3, #0
 800331e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8003320:	6a3b      	ldr	r3, [r7, #32]
 8003322:	f003 0308 	and.w	r3, r3, #8
 8003326:	2b00      	cmp	r3, #0
 8003328:	d15c      	bne.n	80033e4 <osMutexNew+0x124>
      mem = -1;
 800332a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800332e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d015      	beq.n	8003362 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d006      	beq.n	800334c <osMutexNew+0x8c>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	2b4f      	cmp	r3, #79	; 0x4f
 8003344:	d902      	bls.n	800334c <osMutexNew+0x8c>
          mem = 1;
 8003346:	2301      	movs	r3, #1
 8003348:	61bb      	str	r3, [r7, #24]
 800334a:	e00c      	b.n	8003366 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d108      	bne.n	8003366 <osMutexNew+0xa6>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d104      	bne.n	8003366 <osMutexNew+0xa6>
            mem = 0;
 800335c:	2300      	movs	r3, #0
 800335e:	61bb      	str	r3, [r7, #24]
 8003360:	e001      	b.n	8003366 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8003362:	2300      	movs	r3, #0
 8003364:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d112      	bne.n	8003392 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d007      	beq.n	8003382 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	4619      	mov	r1, r3
 8003378:	2004      	movs	r0, #4
 800337a:	f000 fc99 	bl	8003cb0 <xQueueCreateMutexStatic>
 800337e:	6278      	str	r0, [r7, #36]	; 0x24
 8003380:	e016      	b.n	80033b0 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	4619      	mov	r1, r3
 8003388:	2001      	movs	r0, #1
 800338a:	f000 fc91 	bl	8003cb0 <xQueueCreateMutexStatic>
 800338e:	6278      	str	r0, [r7, #36]	; 0x24
 8003390:	e00e      	b.n	80033b0 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10b      	bne.n	80033b0 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d004      	beq.n	80033a8 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800339e:	2004      	movs	r0, #4
 80033a0:	f000 fc6e 	bl	8003c80 <xQueueCreateMutex>
 80033a4:	6278      	str	r0, [r7, #36]	; 0x24
 80033a6:	e003      	b.n	80033b0 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 80033a8:	2001      	movs	r0, #1
 80033aa:	f000 fc69 	bl	8003c80 <xQueueCreateMutex>
 80033ae:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80033b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d00c      	beq.n	80033d0 <osMutexNew+0x110>
        if (attr != NULL) {
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d003      	beq.n	80033c4 <osMutexNew+0x104>
          name = attr->name;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	617b      	str	r3, [r7, #20]
 80033c2:	e001      	b.n	80033c8 <osMutexNew+0x108>
        } else {
          name = NULL;
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 80033c8:	6979      	ldr	r1, [r7, #20]
 80033ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80033cc:	f001 fb1e 	bl	8004a0c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80033d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d006      	beq.n	80033e4 <osMutexNew+0x124>
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d003      	beq.n	80033e4 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80033dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033de:	f043 0301 	orr.w	r3, r3, #1
 80033e2:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80033e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3728      	adds	r7, #40	; 0x28
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	2000002c 	.word	0x2000002c

080033f4 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b088      	sub	sp, #32
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f023 0301 	bic.w	r3, r3, #1
 8003404:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800340e:	2300      	movs	r3, #0
 8003410:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003412:	f3ef 8305 	mrs	r3, IPSR
 8003416:	613b      	str	r3, [r7, #16]
  return(result);
 8003418:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10f      	bne.n	800343e <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800341e:	f3ef 8310 	mrs	r3, PRIMASK
 8003422:	60fb      	str	r3, [r7, #12]
  return(result);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d109      	bne.n	800343e <osMutexAcquire+0x4a>
 800342a:	4b20      	ldr	r3, [pc, #128]	; (80034ac <osMutexAcquire+0xb8>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2b02      	cmp	r3, #2
 8003430:	d109      	bne.n	8003446 <osMutexAcquire+0x52>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003432:	f3ef 8311 	mrs	r3, BASEPRI
 8003436:	60bb      	str	r3, [r7, #8]
  return(result);
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <osMutexAcquire+0x52>
    stat = osErrorISR;
 800343e:	f06f 0305 	mvn.w	r3, #5
 8003442:	61fb      	str	r3, [r7, #28]
 8003444:	e02c      	b.n	80034a0 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d103      	bne.n	8003454 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800344c:	f06f 0303 	mvn.w	r3, #3
 8003450:	61fb      	str	r3, [r7, #28]
 8003452:	e025      	b.n	80034a0 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d011      	beq.n	800347e <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800345a:	6839      	ldr	r1, [r7, #0]
 800345c:	69b8      	ldr	r0, [r7, #24]
 800345e:	f000 fc75 	bl	8003d4c <xQueueTakeMutexRecursive>
 8003462:	4603      	mov	r3, r0
 8003464:	2b01      	cmp	r3, #1
 8003466:	d01b      	beq.n	80034a0 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d003      	beq.n	8003476 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800346e:	f06f 0301 	mvn.w	r3, #1
 8003472:	61fb      	str	r3, [r7, #28]
 8003474:	e014      	b.n	80034a0 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8003476:	f06f 0302 	mvn.w	r3, #2
 800347a:	61fb      	str	r3, [r7, #28]
 800347c:	e010      	b.n	80034a0 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800347e:	6839      	ldr	r1, [r7, #0]
 8003480:	69b8      	ldr	r0, [r7, #24]
 8003482:	f000 fff3 	bl	800446c <xQueueSemaphoreTake>
 8003486:	4603      	mov	r3, r0
 8003488:	2b01      	cmp	r3, #1
 800348a:	d009      	beq.n	80034a0 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8003492:	f06f 0301 	mvn.w	r3, #1
 8003496:	61fb      	str	r3, [r7, #28]
 8003498:	e002      	b.n	80034a0 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800349a:	f06f 0302 	mvn.w	r3, #2
 800349e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80034a0:	69fb      	ldr	r3, [r7, #28]
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3720      	adds	r7, #32
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	2000002c 	.word	0x2000002c

080034b0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b088      	sub	sp, #32
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f023 0301 	bic.w	r3, r3, #1
 80034be:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	617b      	str	r3, [r7, #20]

  stat = osOK;
 80034c8:	2300      	movs	r3, #0
 80034ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034cc:	f3ef 8305 	mrs	r3, IPSR
 80034d0:	613b      	str	r3, [r7, #16]
  return(result);
 80034d2:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10f      	bne.n	80034f8 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034d8:	f3ef 8310 	mrs	r3, PRIMASK
 80034dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d109      	bne.n	80034f8 <osMutexRelease+0x48>
 80034e4:	4b19      	ldr	r3, [pc, #100]	; (800354c <osMutexRelease+0x9c>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d109      	bne.n	8003500 <osMutexRelease+0x50>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80034ec:	f3ef 8311 	mrs	r3, BASEPRI
 80034f0:	60bb      	str	r3, [r7, #8]
  return(result);
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <osMutexRelease+0x50>
    stat = osErrorISR;
 80034f8:	f06f 0305 	mvn.w	r3, #5
 80034fc:	61fb      	str	r3, [r7, #28]
 80034fe:	e01f      	b.n	8003540 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d103      	bne.n	800350e <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8003506:	f06f 0303 	mvn.w	r3, #3
 800350a:	61fb      	str	r3, [r7, #28]
 800350c:	e018      	b.n	8003540 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d009      	beq.n	8003528 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8003514:	69b8      	ldr	r0, [r7, #24]
 8003516:	f000 fbe6 	bl	8003ce6 <xQueueGiveMutexRecursive>
 800351a:	4603      	mov	r3, r0
 800351c:	2b01      	cmp	r3, #1
 800351e:	d00f      	beq.n	8003540 <osMutexRelease+0x90>
        stat = osErrorResource;
 8003520:	f06f 0302 	mvn.w	r3, #2
 8003524:	61fb      	str	r3, [r7, #28]
 8003526:	e00b      	b.n	8003540 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8003528:	2300      	movs	r3, #0
 800352a:	2200      	movs	r2, #0
 800352c:	2100      	movs	r1, #0
 800352e:	69b8      	ldr	r0, [r7, #24]
 8003530:	f000 fca8 	bl	8003e84 <xQueueGenericSend>
 8003534:	4603      	mov	r3, r0
 8003536:	2b01      	cmp	r3, #1
 8003538:	d002      	beq.n	8003540 <osMutexRelease+0x90>
        stat = osErrorResource;
 800353a:	f06f 0302 	mvn.w	r3, #2
 800353e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8003540:	69fb      	ldr	r3, [r7, #28]
}
 8003542:	4618      	mov	r0, r3
 8003544:	3720      	adds	r7, #32
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	2000002c 	.word	0x2000002c

08003550 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8003550:	b580      	push	{r7, lr}
 8003552:	b08c      	sub	sp, #48	; 0x30
 8003554:	af02      	add	r7, sp, #8
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800355c:	2300      	movs	r3, #0
 800355e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003560:	f3ef 8305 	mrs	r3, IPSR
 8003564:	61bb      	str	r3, [r7, #24]
  return(result);
 8003566:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8003568:	2b00      	cmp	r3, #0
 800356a:	f040 8088 	bne.w	800367e <osSemaphoreNew+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800356e:	f3ef 8310 	mrs	r3, PRIMASK
 8003572:	617b      	str	r3, [r7, #20]
  return(result);
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	2b00      	cmp	r3, #0
 8003578:	f040 8081 	bne.w	800367e <osSemaphoreNew+0x12e>
 800357c:	4b42      	ldr	r3, [pc, #264]	; (8003688 <osSemaphoreNew+0x138>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2b02      	cmp	r3, #2
 8003582:	d105      	bne.n	8003590 <osSemaphoreNew+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003584:	f3ef 8311 	mrs	r3, BASEPRI
 8003588:	613b      	str	r3, [r7, #16]
  return(result);
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d176      	bne.n	800367e <osSemaphoreNew+0x12e>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d073      	beq.n	800367e <osSemaphoreNew+0x12e>
 8003596:	68ba      	ldr	r2, [r7, #8]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	429a      	cmp	r2, r3
 800359c:	d86f      	bhi.n	800367e <osSemaphoreNew+0x12e>
    mem = -1;
 800359e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80035a2:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d015      	beq.n	80035d6 <osSemaphoreNew+0x86>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d006      	beq.n	80035c0 <osSemaphoreNew+0x70>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	2b4f      	cmp	r3, #79	; 0x4f
 80035b8:	d902      	bls.n	80035c0 <osSemaphoreNew+0x70>
        mem = 1;
 80035ba:	2301      	movs	r3, #1
 80035bc:	623b      	str	r3, [r7, #32]
 80035be:	e00c      	b.n	80035da <osSemaphoreNew+0x8a>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d108      	bne.n	80035da <osSemaphoreNew+0x8a>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d104      	bne.n	80035da <osSemaphoreNew+0x8a>
          mem = 0;
 80035d0:	2300      	movs	r3, #0
 80035d2:	623b      	str	r3, [r7, #32]
 80035d4:	e001      	b.n	80035da <osSemaphoreNew+0x8a>
        }
      }
    }
    else {
      mem = 0;
 80035d6:	2300      	movs	r3, #0
 80035d8:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 80035da:	6a3b      	ldr	r3, [r7, #32]
 80035dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035e0:	d04d      	beq.n	800367e <osSemaphoreNew+0x12e>
      if (max_count == 1U) {
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d129      	bne.n	800363c <osSemaphoreNew+0xec>
        if (mem == 1) {
 80035e8:	6a3b      	ldr	r3, [r7, #32]
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d10b      	bne.n	8003606 <osSemaphoreNew+0xb6>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	689a      	ldr	r2, [r3, #8]
 80035f2:	2303      	movs	r3, #3
 80035f4:	9300      	str	r3, [sp, #0]
 80035f6:	4613      	mov	r3, r2
 80035f8:	2200      	movs	r2, #0
 80035fa:	2100      	movs	r1, #0
 80035fc:	2001      	movs	r0, #1
 80035fe:	f000 fa53 	bl	8003aa8 <xQueueGenericCreateStatic>
 8003602:	6278      	str	r0, [r7, #36]	; 0x24
 8003604:	e005      	b.n	8003612 <osSemaphoreNew+0xc2>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8003606:	2203      	movs	r2, #3
 8003608:	2100      	movs	r1, #0
 800360a:	2001      	movs	r0, #1
 800360c:	f000 fabe 	bl	8003b8c <xQueueGenericCreate>
 8003610:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8003612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003614:	2b00      	cmp	r3, #0
 8003616:	d022      	beq.n	800365e <osSemaphoreNew+0x10e>
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d01f      	beq.n	800365e <osSemaphoreNew+0x10e>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800361e:	2300      	movs	r3, #0
 8003620:	2200      	movs	r2, #0
 8003622:	2100      	movs	r1, #0
 8003624:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003626:	f000 fc2d 	bl	8003e84 <xQueueGenericSend>
 800362a:	4603      	mov	r3, r0
 800362c:	2b01      	cmp	r3, #1
 800362e:	d016      	beq.n	800365e <osSemaphoreNew+0x10e>
            vSemaphoreDelete (hSemaphore);
 8003630:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003632:	f001 f8a0 	bl	8004776 <vQueueDelete>
            hSemaphore = NULL;
 8003636:	2300      	movs	r3, #0
 8003638:	627b      	str	r3, [r7, #36]	; 0x24
 800363a:	e010      	b.n	800365e <osSemaphoreNew+0x10e>
          }
        }
      }
      else {
        if (mem == 1) {
 800363c:	6a3b      	ldr	r3, [r7, #32]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d108      	bne.n	8003654 <osSemaphoreNew+0x104>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	461a      	mov	r2, r3
 8003648:	68b9      	ldr	r1, [r7, #8]
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f000 fbb3 	bl	8003db6 <xQueueCreateCountingSemaphoreStatic>
 8003650:	6278      	str	r0, [r7, #36]	; 0x24
 8003652:	e004      	b.n	800365e <osSemaphoreNew+0x10e>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8003654:	68b9      	ldr	r1, [r7, #8]
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 fbe2 	bl	8003e20 <xQueueCreateCountingSemaphore>
 800365c:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800365e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003660:	2b00      	cmp	r3, #0
 8003662:	d00c      	beq.n	800367e <osSemaphoreNew+0x12e>
        if (attr != NULL) {
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <osSemaphoreNew+0x122>
          name = attr->name;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	61fb      	str	r3, [r7, #28]
 8003670:	e001      	b.n	8003676 <osSemaphoreNew+0x126>
        } else {
          name = NULL;
 8003672:	2300      	movs	r3, #0
 8003674:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8003676:	69f9      	ldr	r1, [r7, #28]
 8003678:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800367a:	f001 f9c7 	bl	8004a0c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800367e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003680:	4618      	mov	r0, r3
 8003682:	3728      	adds	r7, #40	; 0x28
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	2000002c 	.word	0x2000002c

0800368c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800368c:	b580      	push	{r7, lr}
 800368e:	b088      	sub	sp, #32
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800369a:	2300      	movs	r3, #0
 800369c:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d103      	bne.n	80036ac <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80036a4:	f06f 0303 	mvn.w	r3, #3
 80036a8:	61fb      	str	r3, [r7, #28]
 80036aa:	e04b      	b.n	8003744 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80036ac:	f3ef 8305 	mrs	r3, IPSR
 80036b0:	617b      	str	r3, [r7, #20]
  return(result);
 80036b2:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d10f      	bne.n	80036d8 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036b8:	f3ef 8310 	mrs	r3, PRIMASK
 80036bc:	613b      	str	r3, [r7, #16]
  return(result);
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d109      	bne.n	80036d8 <osSemaphoreAcquire+0x4c>
 80036c4:	4b22      	ldr	r3, [pc, #136]	; (8003750 <osSemaphoreAcquire+0xc4>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d128      	bne.n	800371e <osSemaphoreAcquire+0x92>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80036cc:	f3ef 8311 	mrs	r3, BASEPRI
 80036d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d022      	beq.n	800371e <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d003      	beq.n	80036e6 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 80036de:	f06f 0303 	mvn.w	r3, #3
 80036e2:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80036e4:	e02d      	b.n	8003742 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 80036e6:	2300      	movs	r3, #0
 80036e8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80036ea:	f107 0308 	add.w	r3, r7, #8
 80036ee:	461a      	mov	r2, r3
 80036f0:	2100      	movs	r1, #0
 80036f2:	69b8      	ldr	r0, [r7, #24]
 80036f4:	f000 ffc2 	bl	800467c <xQueueReceiveFromISR>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d003      	beq.n	8003706 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 80036fe:	f06f 0302 	mvn.w	r3, #2
 8003702:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8003704:	e01d      	b.n	8003742 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d01a      	beq.n	8003742 <osSemaphoreAcquire+0xb6>
 800370c:	4b11      	ldr	r3, [pc, #68]	; (8003754 <osSemaphoreAcquire+0xc8>)
 800370e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	f3bf 8f4f 	dsb	sy
 8003718:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800371c:	e011      	b.n	8003742 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800371e:	6839      	ldr	r1, [r7, #0]
 8003720:	69b8      	ldr	r0, [r7, #24]
 8003722:	f000 fea3 	bl	800446c <xQueueSemaphoreTake>
 8003726:	4603      	mov	r3, r0
 8003728:	2b01      	cmp	r3, #1
 800372a:	d00b      	beq.n	8003744 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8003732:	f06f 0301 	mvn.w	r3, #1
 8003736:	61fb      	str	r3, [r7, #28]
 8003738:	e004      	b.n	8003744 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800373a:	f06f 0302 	mvn.w	r3, #2
 800373e:	61fb      	str	r3, [r7, #28]
 8003740:	e000      	b.n	8003744 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8003742:	bf00      	nop
      }
    }
  }

  return (stat);
 8003744:	69fb      	ldr	r3, [r7, #28]
}
 8003746:	4618      	mov	r0, r3
 8003748:	3720      	adds	r7, #32
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	2000002c 	.word	0x2000002c
 8003754:	e000ed04 	.word	0xe000ed04

08003758 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8003758:	b580      	push	{r7, lr}
 800375a:	b088      	sub	sp, #32
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8003764:	2300      	movs	r3, #0
 8003766:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d103      	bne.n	8003776 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800376e:	f06f 0303 	mvn.w	r3, #3
 8003772:	61fb      	str	r3, [r7, #28]
 8003774:	e03e      	b.n	80037f4 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003776:	f3ef 8305 	mrs	r3, IPSR
 800377a:	617b      	str	r3, [r7, #20]
  return(result);
 800377c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10f      	bne.n	80037a2 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003782:	f3ef 8310 	mrs	r3, PRIMASK
 8003786:	613b      	str	r3, [r7, #16]
  return(result);
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d109      	bne.n	80037a2 <osSemaphoreRelease+0x4a>
 800378e:	4b1c      	ldr	r3, [pc, #112]	; (8003800 <osSemaphoreRelease+0xa8>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2b02      	cmp	r3, #2
 8003794:	d120      	bne.n	80037d8 <osSemaphoreRelease+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003796:	f3ef 8311 	mrs	r3, BASEPRI
 800379a:	60fb      	str	r3, [r7, #12]
  return(result);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d01a      	beq.n	80037d8 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 80037a2:	2300      	movs	r3, #0
 80037a4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80037a6:	f107 0308 	add.w	r3, r7, #8
 80037aa:	4619      	mov	r1, r3
 80037ac:	69b8      	ldr	r0, [r7, #24]
 80037ae:	f000 fcf7 	bl	80041a0 <xQueueGiveFromISR>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d003      	beq.n	80037c0 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 80037b8:	f06f 0302 	mvn.w	r3, #2
 80037bc:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80037be:	e018      	b.n	80037f2 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d015      	beq.n	80037f2 <osSemaphoreRelease+0x9a>
 80037c6:	4b0f      	ldr	r3, [pc, #60]	; (8003804 <osSemaphoreRelease+0xac>)
 80037c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037cc:	601a      	str	r2, [r3, #0]
 80037ce:	f3bf 8f4f 	dsb	sy
 80037d2:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80037d6:	e00c      	b.n	80037f2 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80037d8:	2300      	movs	r3, #0
 80037da:	2200      	movs	r2, #0
 80037dc:	2100      	movs	r1, #0
 80037de:	69b8      	ldr	r0, [r7, #24]
 80037e0:	f000 fb50 	bl	8003e84 <xQueueGenericSend>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d004      	beq.n	80037f4 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 80037ea:	f06f 0302 	mvn.w	r3, #2
 80037ee:	61fb      	str	r3, [r7, #28]
 80037f0:	e000      	b.n	80037f4 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80037f2:	bf00      	nop
    }
  }

  return (stat);
 80037f4:	69fb      	ldr	r3, [r7, #28]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3720      	adds	r7, #32
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	2000002c 	.word	0x2000002c
 8003804:	e000ed04 	.word	0xe000ed04

08003808 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4a07      	ldr	r2, [pc, #28]	; (8003834 <vApplicationGetIdleTaskMemory+0x2c>)
 8003818:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	4a06      	ldr	r2, [pc, #24]	; (8003838 <vApplicationGetIdleTaskMemory+0x30>)
 800381e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2280      	movs	r2, #128	; 0x80
 8003824:	601a      	str	r2, [r3, #0]
}
 8003826:	bf00      	nop
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	20000030 	.word	0x20000030
 8003838:	2000008c 	.word	0x2000008c

0800383c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	4a07      	ldr	r2, [pc, #28]	; (8003868 <vApplicationGetTimerTaskMemory+0x2c>)
 800384c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	4a06      	ldr	r2, [pc, #24]	; (800386c <vApplicationGetTimerTaskMemory+0x30>)
 8003852:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f44f 7280 	mov.w	r2, #256	; 0x100
 800385a:	601a      	str	r2, [r3, #0]
}
 800385c:	bf00      	nop
 800385e:	3714      	adds	r7, #20
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr
 8003868:	2000028c 	.word	0x2000028c
 800386c:	200002e8 	.word	0x200002e8

08003870 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f103 0208 	add.w	r2, r3, #8
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003888:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f103 0208 	add.w	r2, r3, #8
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f103 0208 	add.w	r2, r3, #8
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80038a4:	bf00      	nop
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80038be:	bf00      	nop
 80038c0:	370c      	adds	r7, #12
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr

080038ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80038ca:	b480      	push	{r7}
 80038cc:	b085      	sub	sp, #20
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
 80038d2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	689a      	ldr	r2, [r3, #8]
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	683a      	ldr	r2, [r7, #0]
 80038ee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	1c5a      	adds	r2, r3, #1
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	601a      	str	r2, [r3, #0]
}
 8003906:	bf00      	nop
 8003908:	3714      	adds	r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr

08003912 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003912:	b480      	push	{r7}
 8003914:	b085      	sub	sp, #20
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
 800391a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003928:	d103      	bne.n	8003932 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	60fb      	str	r3, [r7, #12]
 8003930:	e00c      	b.n	800394c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	3308      	adds	r3, #8
 8003936:	60fb      	str	r3, [r7, #12]
 8003938:	e002      	b.n	8003940 <vListInsert+0x2e>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	60fb      	str	r3, [r7, #12]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	68ba      	ldr	r2, [r7, #8]
 8003948:	429a      	cmp	r2, r3
 800394a:	d2f6      	bcs.n	800393a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	685a      	ldr	r2, [r3, #4]
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	683a      	ldr	r2, [r7, #0]
 8003966:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	1c5a      	adds	r2, r3, #1
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	601a      	str	r2, [r3, #0]
}
 8003978:	bf00      	nop
 800397a:	3714      	adds	r7, #20
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	6892      	ldr	r2, [r2, #8]
 800399a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6852      	ldr	r2, [r2, #4]
 80039a4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d103      	bne.n	80039b8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689a      	ldr	r2, [r3, #8]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	1e5a      	subs	r2, r3, #1
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3714      	adds	r7, #20
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d109      	bne.n	8003a00 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80039ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039f0:	f383 8811 	msr	BASEPRI, r3
 80039f4:	f3bf 8f6f 	isb	sy
 80039f8:	f3bf 8f4f 	dsb	sy
 80039fc:	60bb      	str	r3, [r7, #8]
 80039fe:	e7fe      	b.n	80039fe <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8003a00:	f002 fcbc 	bl	800637c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a0c:	68f9      	ldr	r1, [r7, #12]
 8003a0e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003a10:	fb01 f303 	mul.w	r3, r1, r3
 8003a14:	441a      	add	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a30:	3b01      	subs	r3, #1
 8003a32:	68f9      	ldr	r1, [r7, #12]
 8003a34:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003a36:	fb01 f303 	mul.w	r3, r1, r3
 8003a3a:	441a      	add	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	22ff      	movs	r2, #255	; 0xff
 8003a44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	22ff      	movs	r2, #255	; 0xff
 8003a4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d114      	bne.n	8003a80 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d01a      	beq.n	8003a94 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	3310      	adds	r3, #16
 8003a62:	4618      	mov	r0, r3
 8003a64:	f001 fca6 	bl	80053b4 <xTaskRemoveFromEventList>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d012      	beq.n	8003a94 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003a6e:	4b0d      	ldr	r3, [pc, #52]	; (8003aa4 <xQueueGenericReset+0xcc>)
 8003a70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a74:	601a      	str	r2, [r3, #0]
 8003a76:	f3bf 8f4f 	dsb	sy
 8003a7a:	f3bf 8f6f 	isb	sy
 8003a7e:	e009      	b.n	8003a94 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	3310      	adds	r3, #16
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7ff fef3 	bl	8003870 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	3324      	adds	r3, #36	; 0x24
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7ff feee 	bl	8003870 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003a94:	f002 fca0 	bl	80063d8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003a98:	2301      	movs	r3, #1
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	e000ed04 	.word	0xe000ed04

08003aa8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b08e      	sub	sp, #56	; 0x38
 8003aac:	af02      	add	r7, sp, #8
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
 8003ab4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d109      	bne.n	8003ad0 <xQueueGenericCreateStatic+0x28>
 8003abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac0:	f383 8811 	msr	BASEPRI, r3
 8003ac4:	f3bf 8f6f 	isb	sy
 8003ac8:	f3bf 8f4f 	dsb	sy
 8003acc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ace:	e7fe      	b.n	8003ace <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d109      	bne.n	8003aea <xQueueGenericCreateStatic+0x42>
 8003ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ada:	f383 8811 	msr	BASEPRI, r3
 8003ade:	f3bf 8f6f 	isb	sy
 8003ae2:	f3bf 8f4f 	dsb	sy
 8003ae6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ae8:	e7fe      	b.n	8003ae8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d002      	beq.n	8003af6 <xQueueGenericCreateStatic+0x4e>
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <xQueueGenericCreateStatic+0x52>
 8003af6:	2301      	movs	r3, #1
 8003af8:	e000      	b.n	8003afc <xQueueGenericCreateStatic+0x54>
 8003afa:	2300      	movs	r3, #0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d109      	bne.n	8003b14 <xQueueGenericCreateStatic+0x6c>
 8003b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b04:	f383 8811 	msr	BASEPRI, r3
 8003b08:	f3bf 8f6f 	isb	sy
 8003b0c:	f3bf 8f4f 	dsb	sy
 8003b10:	623b      	str	r3, [r7, #32]
 8003b12:	e7fe      	b.n	8003b12 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d102      	bne.n	8003b20 <xQueueGenericCreateStatic+0x78>
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d101      	bne.n	8003b24 <xQueueGenericCreateStatic+0x7c>
 8003b20:	2301      	movs	r3, #1
 8003b22:	e000      	b.n	8003b26 <xQueueGenericCreateStatic+0x7e>
 8003b24:	2300      	movs	r3, #0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d109      	bne.n	8003b3e <xQueueGenericCreateStatic+0x96>
 8003b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b2e:	f383 8811 	msr	BASEPRI, r3
 8003b32:	f3bf 8f6f 	isb	sy
 8003b36:	f3bf 8f4f 	dsb	sy
 8003b3a:	61fb      	str	r3, [r7, #28]
 8003b3c:	e7fe      	b.n	8003b3c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003b3e:	2350      	movs	r3, #80	; 0x50
 8003b40:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	2b50      	cmp	r3, #80	; 0x50
 8003b46:	d009      	beq.n	8003b5c <xQueueGenericCreateStatic+0xb4>
 8003b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b4c:	f383 8811 	msr	BASEPRI, r3
 8003b50:	f3bf 8f6f 	isb	sy
 8003b54:	f3bf 8f4f 	dsb	sy
 8003b58:	61bb      	str	r3, [r7, #24]
 8003b5a:	e7fe      	b.n	8003b5a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00d      	beq.n	8003b82 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003b6e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b74:	9300      	str	r3, [sp, #0]
 8003b76:	4613      	mov	r3, r2
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	68b9      	ldr	r1, [r7, #8]
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f000 f842 	bl	8003c06 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3730      	adds	r7, #48	; 0x30
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b08a      	sub	sp, #40	; 0x28
 8003b90:	af02      	add	r7, sp, #8
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	4613      	mov	r3, r2
 8003b98:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d109      	bne.n	8003bb4 <xQueueGenericCreate+0x28>
 8003ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ba4:	f383 8811 	msr	BASEPRI, r3
 8003ba8:	f3bf 8f6f 	isb	sy
 8003bac:	f3bf 8f4f 	dsb	sy
 8003bb0:	613b      	str	r3, [r7, #16]
 8003bb2:	e7fe      	b.n	8003bb2 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d102      	bne.n	8003bc0 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61fb      	str	r3, [r7, #28]
 8003bbe:	e004      	b.n	8003bca <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	68ba      	ldr	r2, [r7, #8]
 8003bc4:	fb02 f303 	mul.w	r3, r2, r3
 8003bc8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	3350      	adds	r3, #80	; 0x50
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f002 fcee 	bl	80065b0 <pvPortMalloc>
 8003bd4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00f      	beq.n	8003bfc <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	3350      	adds	r3, #80	; 0x50
 8003be0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003bea:	79fa      	ldrb	r2, [r7, #7]
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	9300      	str	r3, [sp, #0]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	68b9      	ldr	r1, [r7, #8]
 8003bf6:	68f8      	ldr	r0, [r7, #12]
 8003bf8:	f000 f805 	bl	8003c06 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003bfc:	69bb      	ldr	r3, [r7, #24]
	}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3720      	adds	r7, #32
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b084      	sub	sp, #16
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	60f8      	str	r0, [r7, #12]
 8003c0e:	60b9      	str	r1, [r7, #8]
 8003c10:	607a      	str	r2, [r7, #4]
 8003c12:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d103      	bne.n	8003c22 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	e002      	b.n	8003c28 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003c34:	2101      	movs	r1, #1
 8003c36:	69b8      	ldr	r0, [r7, #24]
 8003c38:	f7ff fece 	bl	80039d8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	78fa      	ldrb	r2, [r7, #3]
 8003c40:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003c44:	bf00      	nop
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00e      	beq.n	8003c78 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	2200      	movs	r2, #0
 8003c70:	2100      	movs	r1, #0
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 f906 	bl	8003e84 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8003c78:	bf00      	nop
 8003c7a:	3708      	adds	r7, #8
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b086      	sub	sp, #24
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	4603      	mov	r3, r0
 8003c88:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	617b      	str	r3, [r7, #20]
 8003c8e:	2300      	movs	r3, #0
 8003c90:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8003c92:	79fb      	ldrb	r3, [r7, #7]
 8003c94:	461a      	mov	r2, r3
 8003c96:	6939      	ldr	r1, [r7, #16]
 8003c98:	6978      	ldr	r0, [r7, #20]
 8003c9a:	f7ff ff77 	bl	8003b8c <xQueueGenericCreate>
 8003c9e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f7ff ffd3 	bl	8003c4c <prvInitialiseMutex>

		return pxNewQueue;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
	}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3718      	adds	r7, #24
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b088      	sub	sp, #32
 8003cb4:	af02      	add	r7, sp, #8
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	6039      	str	r1, [r7, #0]
 8003cba:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	617b      	str	r3, [r7, #20]
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8003cc4:	79fb      	ldrb	r3, [r7, #7]
 8003cc6:	9300      	str	r3, [sp, #0]
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	6939      	ldr	r1, [r7, #16]
 8003cce:	6978      	ldr	r0, [r7, #20]
 8003cd0:	f7ff feea 	bl	8003aa8 <xQueueGenericCreateStatic>
 8003cd4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f7ff ffb8 	bl	8003c4c <prvInitialiseMutex>

		return pxNewQueue;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
	}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3718      	adds	r7, #24
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8003ce6:	b590      	push	{r4, r7, lr}
 8003ce8:	b087      	sub	sp, #28
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d109      	bne.n	8003d0c <xQueueGiveMutexRecursive+0x26>
 8003cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cfc:	f383 8811 	msr	BASEPRI, r3
 8003d00:	f3bf 8f6f 	isb	sy
 8003d04:	f3bf 8f4f 	dsb	sy
 8003d08:	60fb      	str	r3, [r7, #12]
 8003d0a:	e7fe      	b.n	8003d0a <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	685c      	ldr	r4, [r3, #4]
 8003d10:	f001 fd0c 	bl	800572c <xTaskGetCurrentTaskHandle>
 8003d14:	4603      	mov	r3, r0
 8003d16:	429c      	cmp	r4, r3
 8003d18:	d111      	bne.n	8003d3e <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	1e5a      	subs	r2, r3, #1
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d105      	bne.n	8003d38 <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2100      	movs	r1, #0
 8003d32:	6938      	ldr	r0, [r7, #16]
 8003d34:	f000 f8a6 	bl	8003e84 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	617b      	str	r3, [r7, #20]
 8003d3c:	e001      	b.n	8003d42 <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8003d42:	697b      	ldr	r3, [r7, #20]
	}
 8003d44:	4618      	mov	r0, r3
 8003d46:	371c      	adds	r7, #28
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd90      	pop	{r4, r7, pc}

08003d4c <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8003d4c:	b590      	push	{r4, r7, lr}
 8003d4e:	b087      	sub	sp, #28
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d109      	bne.n	8003d74 <xQueueTakeMutexRecursive+0x28>
 8003d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d64:	f383 8811 	msr	BASEPRI, r3
 8003d68:	f3bf 8f6f 	isb	sy
 8003d6c:	f3bf 8f4f 	dsb	sy
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	e7fe      	b.n	8003d72 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	685c      	ldr	r4, [r3, #4]
 8003d78:	f001 fcd8 	bl	800572c <xTaskGetCurrentTaskHandle>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	429c      	cmp	r4, r3
 8003d80:	d107      	bne.n	8003d92 <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	1c5a      	adds	r2, r3, #1
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	617b      	str	r3, [r7, #20]
 8003d90:	e00c      	b.n	8003dac <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8003d92:	6839      	ldr	r1, [r7, #0]
 8003d94:	6938      	ldr	r0, [r7, #16]
 8003d96:	f000 fb69 	bl	800446c <xQueueSemaphoreTake>
 8003d9a:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d004      	beq.n	8003dac <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	1c5a      	adds	r2, r3, #1
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8003dac:	697b      	ldr	r3, [r7, #20]
	}
 8003dae:	4618      	mov	r0, r3
 8003db0:	371c      	adds	r7, #28
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd90      	pop	{r4, r7, pc}

08003db6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b08a      	sub	sp, #40	; 0x28
 8003dba:	af02      	add	r7, sp, #8
 8003dbc:	60f8      	str	r0, [r7, #12]
 8003dbe:	60b9      	str	r1, [r7, #8]
 8003dc0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d109      	bne.n	8003ddc <xQueueCreateCountingSemaphoreStatic+0x26>
 8003dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dcc:	f383 8811 	msr	BASEPRI, r3
 8003dd0:	f3bf 8f6f 	isb	sy
 8003dd4:	f3bf 8f4f 	dsb	sy
 8003dd8:	61bb      	str	r3, [r7, #24]
 8003dda:	e7fe      	b.n	8003dda <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003ddc:	68ba      	ldr	r2, [r7, #8]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d909      	bls.n	8003df8 <xQueueCreateCountingSemaphoreStatic+0x42>
 8003de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003de8:	f383 8811 	msr	BASEPRI, r3
 8003dec:	f3bf 8f6f 	isb	sy
 8003df0:	f3bf 8f4f 	dsb	sy
 8003df4:	617b      	str	r3, [r7, #20]
 8003df6:	e7fe      	b.n	8003df6 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003df8:	2302      	movs	r3, #2
 8003dfa:	9300      	str	r3, [sp, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	2100      	movs	r1, #0
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f7ff fe50 	bl	8003aa8 <xQueueGenericCreateStatic>
 8003e08:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d002      	beq.n	8003e16 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003e16:	69fb      	ldr	r3, [r7, #28]
	}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3720      	adds	r7, #32
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b086      	sub	sp, #24
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d109      	bne.n	8003e44 <xQueueCreateCountingSemaphore+0x24>
 8003e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e34:	f383 8811 	msr	BASEPRI, r3
 8003e38:	f3bf 8f6f 	isb	sy
 8003e3c:	f3bf 8f4f 	dsb	sy
 8003e40:	613b      	str	r3, [r7, #16]
 8003e42:	e7fe      	b.n	8003e42 <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d909      	bls.n	8003e60 <xQueueCreateCountingSemaphore+0x40>
 8003e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e50:	f383 8811 	msr	BASEPRI, r3
 8003e54:	f3bf 8f6f 	isb	sy
 8003e58:	f3bf 8f4f 	dsb	sy
 8003e5c:	60fb      	str	r3, [r7, #12]
 8003e5e:	e7fe      	b.n	8003e5e <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003e60:	2202      	movs	r2, #2
 8003e62:	2100      	movs	r1, #0
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff fe91 	bl	8003b8c <xQueueGenericCreate>
 8003e6a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d002      	beq.n	8003e78 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	683a      	ldr	r2, [r7, #0]
 8003e76:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003e78:	697b      	ldr	r3, [r7, #20]
	}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3718      	adds	r7, #24
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
	...

08003e84 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b08e      	sub	sp, #56	; 0x38
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
 8003e90:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003e92:	2300      	movs	r3, #0
 8003e94:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d109      	bne.n	8003eb4 <xQueueGenericSend+0x30>
 8003ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea4:	f383 8811 	msr	BASEPRI, r3
 8003ea8:	f3bf 8f6f 	isb	sy
 8003eac:	f3bf 8f4f 	dsb	sy
 8003eb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003eb2:	e7fe      	b.n	8003eb2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d103      	bne.n	8003ec2 <xQueueGenericSend+0x3e>
 8003eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <xQueueGenericSend+0x42>
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e000      	b.n	8003ec8 <xQueueGenericSend+0x44>
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d109      	bne.n	8003ee0 <xQueueGenericSend+0x5c>
 8003ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ed0:	f383 8811 	msr	BASEPRI, r3
 8003ed4:	f3bf 8f6f 	isb	sy
 8003ed8:	f3bf 8f4f 	dsb	sy
 8003edc:	627b      	str	r3, [r7, #36]	; 0x24
 8003ede:	e7fe      	b.n	8003ede <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d103      	bne.n	8003eee <xQueueGenericSend+0x6a>
 8003ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d101      	bne.n	8003ef2 <xQueueGenericSend+0x6e>
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e000      	b.n	8003ef4 <xQueueGenericSend+0x70>
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d109      	bne.n	8003f0c <xQueueGenericSend+0x88>
 8003ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003efc:	f383 8811 	msr	BASEPRI, r3
 8003f00:	f3bf 8f6f 	isb	sy
 8003f04:	f3bf 8f4f 	dsb	sy
 8003f08:	623b      	str	r3, [r7, #32]
 8003f0a:	e7fe      	b.n	8003f0a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f0c:	f001 fc1e 	bl	800574c <xTaskGetSchedulerState>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d102      	bne.n	8003f1c <xQueueGenericSend+0x98>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d101      	bne.n	8003f20 <xQueueGenericSend+0x9c>
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e000      	b.n	8003f22 <xQueueGenericSend+0x9e>
 8003f20:	2300      	movs	r3, #0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d109      	bne.n	8003f3a <xQueueGenericSend+0xb6>
 8003f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f2a:	f383 8811 	msr	BASEPRI, r3
 8003f2e:	f3bf 8f6f 	isb	sy
 8003f32:	f3bf 8f4f 	dsb	sy
 8003f36:	61fb      	str	r3, [r7, #28]
 8003f38:	e7fe      	b.n	8003f38 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003f3a:	f002 fa1f 	bl	800637c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d302      	bcc.n	8003f50 <xQueueGenericSend+0xcc>
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d129      	bne.n	8003fa4 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	68b9      	ldr	r1, [r7, #8]
 8003f54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f56:	f000 fc48 	bl	80047ea <prvCopyDataToQueue>
 8003f5a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d010      	beq.n	8003f86 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f66:	3324      	adds	r3, #36	; 0x24
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f001 fa23 	bl	80053b4 <xTaskRemoveFromEventList>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d013      	beq.n	8003f9c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003f74:	4b3f      	ldr	r3, [pc, #252]	; (8004074 <xQueueGenericSend+0x1f0>)
 8003f76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f7a:	601a      	str	r2, [r3, #0]
 8003f7c:	f3bf 8f4f 	dsb	sy
 8003f80:	f3bf 8f6f 	isb	sy
 8003f84:	e00a      	b.n	8003f9c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d007      	beq.n	8003f9c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003f8c:	4b39      	ldr	r3, [pc, #228]	; (8004074 <xQueueGenericSend+0x1f0>)
 8003f8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	f3bf 8f4f 	dsb	sy
 8003f98:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003f9c:	f002 fa1c 	bl	80063d8 <vPortExitCritical>
				return pdPASS;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e063      	b.n	800406c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d103      	bne.n	8003fb2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003faa:	f002 fa15 	bl	80063d8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	e05c      	b.n	800406c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003fb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d106      	bne.n	8003fc6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003fb8:	f107 0314 	add.w	r3, r7, #20
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f001 fa5b 	bl	8005478 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003fc6:	f002 fa07 	bl	80063d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003fca:	f000 ffd1 	bl	8004f70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003fce:	f002 f9d5 	bl	800637c <vPortEnterCritical>
 8003fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003fd8:	b25b      	sxtb	r3, r3
 8003fda:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fde:	d103      	bne.n	8003fe8 <xQueueGenericSend+0x164>
 8003fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fee:	b25b      	sxtb	r3, r3
 8003ff0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ff4:	d103      	bne.n	8003ffe <xQueueGenericSend+0x17a>
 8003ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ffe:	f002 f9eb 	bl	80063d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004002:	1d3a      	adds	r2, r7, #4
 8004004:	f107 0314 	add.w	r3, r7, #20
 8004008:	4611      	mov	r1, r2
 800400a:	4618      	mov	r0, r3
 800400c:	f001 fa4a 	bl	80054a4 <xTaskCheckForTimeOut>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d124      	bne.n	8004060 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004016:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004018:	f000 fcdf 	bl	80049da <prvIsQueueFull>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d018      	beq.n	8004054 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004024:	3310      	adds	r3, #16
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	4611      	mov	r1, r2
 800402a:	4618      	mov	r0, r3
 800402c:	f001 f974 	bl	8005318 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004030:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004032:	f000 fc6a 	bl	800490a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004036:	f000 ffa9 	bl	8004f8c <xTaskResumeAll>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	f47f af7c 	bne.w	8003f3a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8004042:	4b0c      	ldr	r3, [pc, #48]	; (8004074 <xQueueGenericSend+0x1f0>)
 8004044:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004048:	601a      	str	r2, [r3, #0]
 800404a:	f3bf 8f4f 	dsb	sy
 800404e:	f3bf 8f6f 	isb	sy
 8004052:	e772      	b.n	8003f3a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004054:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004056:	f000 fc58 	bl	800490a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800405a:	f000 ff97 	bl	8004f8c <xTaskResumeAll>
 800405e:	e76c      	b.n	8003f3a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004060:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004062:	f000 fc52 	bl	800490a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004066:	f000 ff91 	bl	8004f8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800406a:	2300      	movs	r3, #0
		}
	}
}
 800406c:	4618      	mov	r0, r3
 800406e:	3738      	adds	r7, #56	; 0x38
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	e000ed04 	.word	0xe000ed04

08004078 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b08e      	sub	sp, #56	; 0x38
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
 8004084:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800408a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800408c:	2b00      	cmp	r3, #0
 800408e:	d109      	bne.n	80040a4 <xQueueGenericSendFromISR+0x2c>
 8004090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004094:	f383 8811 	msr	BASEPRI, r3
 8004098:	f3bf 8f6f 	isb	sy
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	627b      	str	r3, [r7, #36]	; 0x24
 80040a2:	e7fe      	b.n	80040a2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d103      	bne.n	80040b2 <xQueueGenericSendFromISR+0x3a>
 80040aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d101      	bne.n	80040b6 <xQueueGenericSendFromISR+0x3e>
 80040b2:	2301      	movs	r3, #1
 80040b4:	e000      	b.n	80040b8 <xQueueGenericSendFromISR+0x40>
 80040b6:	2300      	movs	r3, #0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d109      	bne.n	80040d0 <xQueueGenericSendFromISR+0x58>
 80040bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c0:	f383 8811 	msr	BASEPRI, r3
 80040c4:	f3bf 8f6f 	isb	sy
 80040c8:	f3bf 8f4f 	dsb	sy
 80040cc:	623b      	str	r3, [r7, #32]
 80040ce:	e7fe      	b.n	80040ce <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d103      	bne.n	80040de <xQueueGenericSendFromISR+0x66>
 80040d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d101      	bne.n	80040e2 <xQueueGenericSendFromISR+0x6a>
 80040de:	2301      	movs	r3, #1
 80040e0:	e000      	b.n	80040e4 <xQueueGenericSendFromISR+0x6c>
 80040e2:	2300      	movs	r3, #0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d109      	bne.n	80040fc <xQueueGenericSendFromISR+0x84>
 80040e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ec:	f383 8811 	msr	BASEPRI, r3
 80040f0:	f3bf 8f6f 	isb	sy
 80040f4:	f3bf 8f4f 	dsb	sy
 80040f8:	61fb      	str	r3, [r7, #28]
 80040fa:	e7fe      	b.n	80040fa <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80040fc:	f002 fa1a 	bl	8006534 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004100:	f3ef 8211 	mrs	r2, BASEPRI
 8004104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004108:	f383 8811 	msr	BASEPRI, r3
 800410c:	f3bf 8f6f 	isb	sy
 8004110:	f3bf 8f4f 	dsb	sy
 8004114:	61ba      	str	r2, [r7, #24]
 8004116:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004118:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800411a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800411c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800411e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004124:	429a      	cmp	r2, r3
 8004126:	d302      	bcc.n	800412e <xQueueGenericSendFromISR+0xb6>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	2b02      	cmp	r3, #2
 800412c:	d12c      	bne.n	8004188 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800412e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004130:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004134:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004138:	683a      	ldr	r2, [r7, #0]
 800413a:	68b9      	ldr	r1, [r7, #8]
 800413c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800413e:	f000 fb54 	bl	80047ea <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004142:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004146:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800414a:	d112      	bne.n	8004172 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800414c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800414e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004150:	2b00      	cmp	r3, #0
 8004152:	d016      	beq.n	8004182 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004156:	3324      	adds	r3, #36	; 0x24
 8004158:	4618      	mov	r0, r3
 800415a:	f001 f92b 	bl	80053b4 <xTaskRemoveFromEventList>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00e      	beq.n	8004182 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00b      	beq.n	8004182 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2201      	movs	r2, #1
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	e007      	b.n	8004182 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004172:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004176:	3301      	adds	r3, #1
 8004178:	b2db      	uxtb	r3, r3
 800417a:	b25a      	sxtb	r2, r3
 800417c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800417e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004182:	2301      	movs	r3, #1
 8004184:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004186:	e001      	b.n	800418c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004188:	2300      	movs	r3, #0
 800418a:	637b      	str	r3, [r7, #52]	; 0x34
 800418c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800418e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004198:	4618      	mov	r0, r3
 800419a:	3738      	adds	r7, #56	; 0x38
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b08e      	sub	sp, #56	; 0x38
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80041ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d109      	bne.n	80041c8 <xQueueGiveFromISR+0x28>
	__asm volatile
 80041b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b8:	f383 8811 	msr	BASEPRI, r3
 80041bc:	f3bf 8f6f 	isb	sy
 80041c0:	f3bf 8f4f 	dsb	sy
 80041c4:	623b      	str	r3, [r7, #32]
 80041c6:	e7fe      	b.n	80041c6 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80041c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d009      	beq.n	80041e4 <xQueueGiveFromISR+0x44>
 80041d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d4:	f383 8811 	msr	BASEPRI, r3
 80041d8:	f3bf 8f6f 	isb	sy
 80041dc:	f3bf 8f4f 	dsb	sy
 80041e0:	61fb      	str	r3, [r7, #28]
 80041e2:	e7fe      	b.n	80041e2 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 80041e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d103      	bne.n	80041f4 <xQueueGiveFromISR+0x54>
 80041ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d101      	bne.n	80041f8 <xQueueGiveFromISR+0x58>
 80041f4:	2301      	movs	r3, #1
 80041f6:	e000      	b.n	80041fa <xQueueGiveFromISR+0x5a>
 80041f8:	2300      	movs	r3, #0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d109      	bne.n	8004212 <xQueueGiveFromISR+0x72>
 80041fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004202:	f383 8811 	msr	BASEPRI, r3
 8004206:	f3bf 8f6f 	isb	sy
 800420a:	f3bf 8f4f 	dsb	sy
 800420e:	61bb      	str	r3, [r7, #24]
 8004210:	e7fe      	b.n	8004210 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004212:	f002 f98f 	bl	8006534 <vPortValidateInterruptPriority>
	__asm volatile
 8004216:	f3ef 8211 	mrs	r2, BASEPRI
 800421a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800421e:	f383 8811 	msr	BASEPRI, r3
 8004222:	f3bf 8f6f 	isb	sy
 8004226:	f3bf 8f4f 	dsb	sy
 800422a:	617a      	str	r2, [r7, #20]
 800422c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800422e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004230:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004236:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800423a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800423c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800423e:	429a      	cmp	r2, r3
 8004240:	d22b      	bcs.n	800429a <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004244:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004248:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800424c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800424e:	1c5a      	adds	r2, r3, #1
 8004250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004252:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004254:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004258:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800425c:	d112      	bne.n	8004284 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800425e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004262:	2b00      	cmp	r3, #0
 8004264:	d016      	beq.n	8004294 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004268:	3324      	adds	r3, #36	; 0x24
 800426a:	4618      	mov	r0, r3
 800426c:	f001 f8a2 	bl	80053b4 <xTaskRemoveFromEventList>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00e      	beq.n	8004294 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00b      	beq.n	8004294 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	2201      	movs	r2, #1
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	e007      	b.n	8004294 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004284:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004288:	3301      	adds	r3, #1
 800428a:	b2db      	uxtb	r3, r3
 800428c:	b25a      	sxtb	r2, r3
 800428e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004290:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004294:	2301      	movs	r3, #1
 8004296:	637b      	str	r3, [r7, #52]	; 0x34
 8004298:	e001      	b.n	800429e <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800429a:	2300      	movs	r3, #0
 800429c:	637b      	str	r3, [r7, #52]	; 0x34
 800429e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042a0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80042a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3738      	adds	r7, #56	; 0x38
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
	...

080042b4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b08c      	sub	sp, #48	; 0x30
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80042c0:	2300      	movs	r3, #0
 80042c2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80042c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d109      	bne.n	80042e2 <xQueueReceive+0x2e>
	__asm volatile
 80042ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d2:	f383 8811 	msr	BASEPRI, r3
 80042d6:	f3bf 8f6f 	isb	sy
 80042da:	f3bf 8f4f 	dsb	sy
 80042de:	623b      	str	r3, [r7, #32]
 80042e0:	e7fe      	b.n	80042e0 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d103      	bne.n	80042f0 <xQueueReceive+0x3c>
 80042e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d101      	bne.n	80042f4 <xQueueReceive+0x40>
 80042f0:	2301      	movs	r3, #1
 80042f2:	e000      	b.n	80042f6 <xQueueReceive+0x42>
 80042f4:	2300      	movs	r3, #0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d109      	bne.n	800430e <xQueueReceive+0x5a>
 80042fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042fe:	f383 8811 	msr	BASEPRI, r3
 8004302:	f3bf 8f6f 	isb	sy
 8004306:	f3bf 8f4f 	dsb	sy
 800430a:	61fb      	str	r3, [r7, #28]
 800430c:	e7fe      	b.n	800430c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800430e:	f001 fa1d 	bl	800574c <xTaskGetSchedulerState>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d102      	bne.n	800431e <xQueueReceive+0x6a>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <xQueueReceive+0x6e>
 800431e:	2301      	movs	r3, #1
 8004320:	e000      	b.n	8004324 <xQueueReceive+0x70>
 8004322:	2300      	movs	r3, #0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d109      	bne.n	800433c <xQueueReceive+0x88>
 8004328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800432c:	f383 8811 	msr	BASEPRI, r3
 8004330:	f3bf 8f6f 	isb	sy
 8004334:	f3bf 8f4f 	dsb	sy
 8004338:	61bb      	str	r3, [r7, #24]
 800433a:	e7fe      	b.n	800433a <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800433c:	f002 f81e 	bl	800637c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004344:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004348:	2b00      	cmp	r3, #0
 800434a:	d01f      	beq.n	800438c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800434c:	68b9      	ldr	r1, [r7, #8]
 800434e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004350:	f000 fab5 	bl	80048be <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004356:	1e5a      	subs	r2, r3, #1
 8004358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800435c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d00f      	beq.n	8004384 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004366:	3310      	adds	r3, #16
 8004368:	4618      	mov	r0, r3
 800436a:	f001 f823 	bl	80053b4 <xTaskRemoveFromEventList>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d007      	beq.n	8004384 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004374:	4b3c      	ldr	r3, [pc, #240]	; (8004468 <xQueueReceive+0x1b4>)
 8004376:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800437a:	601a      	str	r2, [r3, #0]
 800437c:	f3bf 8f4f 	dsb	sy
 8004380:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004384:	f002 f828 	bl	80063d8 <vPortExitCritical>
				return pdPASS;
 8004388:	2301      	movs	r3, #1
 800438a:	e069      	b.n	8004460 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d103      	bne.n	800439a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004392:	f002 f821 	bl	80063d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004396:	2300      	movs	r3, #0
 8004398:	e062      	b.n	8004460 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800439a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800439c:	2b00      	cmp	r3, #0
 800439e:	d106      	bne.n	80043ae <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043a0:	f107 0310 	add.w	r3, r7, #16
 80043a4:	4618      	mov	r0, r3
 80043a6:	f001 f867 	bl	8005478 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043aa:	2301      	movs	r3, #1
 80043ac:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043ae:	f002 f813 	bl	80063d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043b2:	f000 fddd 	bl	8004f70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043b6:	f001 ffe1 	bl	800637c <vPortEnterCritical>
 80043ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80043c0:	b25b      	sxtb	r3, r3
 80043c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043c6:	d103      	bne.n	80043d0 <xQueueReceive+0x11c>
 80043c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80043d6:	b25b      	sxtb	r3, r3
 80043d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043dc:	d103      	bne.n	80043e6 <xQueueReceive+0x132>
 80043de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80043e6:	f001 fff7 	bl	80063d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043ea:	1d3a      	adds	r2, r7, #4
 80043ec:	f107 0310 	add.w	r3, r7, #16
 80043f0:	4611      	mov	r1, r2
 80043f2:	4618      	mov	r0, r3
 80043f4:	f001 f856 	bl	80054a4 <xTaskCheckForTimeOut>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d123      	bne.n	8004446 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004400:	f000 fad5 	bl	80049ae <prvIsQueueEmpty>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d017      	beq.n	800443a <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800440a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800440c:	3324      	adds	r3, #36	; 0x24
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	4611      	mov	r1, r2
 8004412:	4618      	mov	r0, r3
 8004414:	f000 ff80 	bl	8005318 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004418:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800441a:	f000 fa76 	bl	800490a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800441e:	f000 fdb5 	bl	8004f8c <xTaskResumeAll>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d189      	bne.n	800433c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004428:	4b0f      	ldr	r3, [pc, #60]	; (8004468 <xQueueReceive+0x1b4>)
 800442a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800442e:	601a      	str	r2, [r3, #0]
 8004430:	f3bf 8f4f 	dsb	sy
 8004434:	f3bf 8f6f 	isb	sy
 8004438:	e780      	b.n	800433c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800443a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800443c:	f000 fa65 	bl	800490a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004440:	f000 fda4 	bl	8004f8c <xTaskResumeAll>
 8004444:	e77a      	b.n	800433c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004446:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004448:	f000 fa5f 	bl	800490a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800444c:	f000 fd9e 	bl	8004f8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004450:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004452:	f000 faac 	bl	80049ae <prvIsQueueEmpty>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	f43f af6f 	beq.w	800433c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800445e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004460:	4618      	mov	r0, r3
 8004462:	3730      	adds	r7, #48	; 0x30
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}
 8004468:	e000ed04 	.word	0xe000ed04

0800446c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b08e      	sub	sp, #56	; 0x38
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004476:	2300      	movs	r3, #0
 8004478:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800447e:	2300      	movs	r3, #0
 8004480:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004484:	2b00      	cmp	r3, #0
 8004486:	d109      	bne.n	800449c <xQueueSemaphoreTake+0x30>
 8004488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800448c:	f383 8811 	msr	BASEPRI, r3
 8004490:	f3bf 8f6f 	isb	sy
 8004494:	f3bf 8f4f 	dsb	sy
 8004498:	623b      	str	r3, [r7, #32]
 800449a:	e7fe      	b.n	800449a <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800449c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800449e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d009      	beq.n	80044b8 <xQueueSemaphoreTake+0x4c>
 80044a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a8:	f383 8811 	msr	BASEPRI, r3
 80044ac:	f3bf 8f6f 	isb	sy
 80044b0:	f3bf 8f4f 	dsb	sy
 80044b4:	61fb      	str	r3, [r7, #28]
 80044b6:	e7fe      	b.n	80044b6 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80044b8:	f001 f948 	bl	800574c <xTaskGetSchedulerState>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d102      	bne.n	80044c8 <xQueueSemaphoreTake+0x5c>
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d101      	bne.n	80044cc <xQueueSemaphoreTake+0x60>
 80044c8:	2301      	movs	r3, #1
 80044ca:	e000      	b.n	80044ce <xQueueSemaphoreTake+0x62>
 80044cc:	2300      	movs	r3, #0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d109      	bne.n	80044e6 <xQueueSemaphoreTake+0x7a>
 80044d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d6:	f383 8811 	msr	BASEPRI, r3
 80044da:	f3bf 8f6f 	isb	sy
 80044de:	f3bf 8f4f 	dsb	sy
 80044e2:	61bb      	str	r3, [r7, #24]
 80044e4:	e7fe      	b.n	80044e4 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80044e6:	f001 ff49 	bl	800637c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80044ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ee:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80044f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d024      	beq.n	8004540 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80044f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f8:	1e5a      	subs	r2, r3, #1
 80044fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044fc:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80044fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d104      	bne.n	8004510 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8004506:	f001 fa9d 	bl	8005a44 <pvTaskIncrementMutexHeldCount>
 800450a:	4602      	mov	r2, r0
 800450c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800450e:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004512:	691b      	ldr	r3, [r3, #16]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d00f      	beq.n	8004538 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800451a:	3310      	adds	r3, #16
 800451c:	4618      	mov	r0, r3
 800451e:	f000 ff49 	bl	80053b4 <xTaskRemoveFromEventList>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d007      	beq.n	8004538 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004528:	4b53      	ldr	r3, [pc, #332]	; (8004678 <xQueueSemaphoreTake+0x20c>)
 800452a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800452e:	601a      	str	r2, [r3, #0]
 8004530:	f3bf 8f4f 	dsb	sy
 8004534:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004538:	f001 ff4e 	bl	80063d8 <vPortExitCritical>
				return pdPASS;
 800453c:	2301      	movs	r3, #1
 800453e:	e096      	b.n	800466e <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d110      	bne.n	8004568 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004548:	2b00      	cmp	r3, #0
 800454a:	d009      	beq.n	8004560 <xQueueSemaphoreTake+0xf4>
 800454c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004550:	f383 8811 	msr	BASEPRI, r3
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	f3bf 8f4f 	dsb	sy
 800455c:	617b      	str	r3, [r7, #20]
 800455e:	e7fe      	b.n	800455e <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004560:	f001 ff3a 	bl	80063d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004564:	2300      	movs	r3, #0
 8004566:	e082      	b.n	800466e <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800456a:	2b00      	cmp	r3, #0
 800456c:	d106      	bne.n	800457c <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800456e:	f107 030c 	add.w	r3, r7, #12
 8004572:	4618      	mov	r0, r3
 8004574:	f000 ff80 	bl	8005478 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004578:	2301      	movs	r3, #1
 800457a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800457c:	f001 ff2c 	bl	80063d8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004580:	f000 fcf6 	bl	8004f70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004584:	f001 fefa 	bl	800637c <vPortEnterCritical>
 8004588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800458a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800458e:	b25b      	sxtb	r3, r3
 8004590:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004594:	d103      	bne.n	800459e <xQueueSemaphoreTake+0x132>
 8004596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800459e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045a4:	b25b      	sxtb	r3, r3
 80045a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045aa:	d103      	bne.n	80045b4 <xQueueSemaphoreTake+0x148>
 80045ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045b4:	f001 ff10 	bl	80063d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045b8:	463a      	mov	r2, r7
 80045ba:	f107 030c 	add.w	r3, r7, #12
 80045be:	4611      	mov	r1, r2
 80045c0:	4618      	mov	r0, r3
 80045c2:	f000 ff6f 	bl	80054a4 <xTaskCheckForTimeOut>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d132      	bne.n	8004632 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80045cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80045ce:	f000 f9ee 	bl	80049ae <prvIsQueueEmpty>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d026      	beq.n	8004626 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80045d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d109      	bne.n	80045f4 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80045e0:	f001 fecc 	bl	800637c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80045e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	4618      	mov	r0, r3
 80045ea:	f001 f8cd 	bl	8005788 <xTaskPriorityInherit>
 80045ee:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80045f0:	f001 fef2 	bl	80063d8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80045f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045f6:	3324      	adds	r3, #36	; 0x24
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	4611      	mov	r1, r2
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 fe8b 	bl	8005318 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004602:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004604:	f000 f981 	bl	800490a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004608:	f000 fcc0 	bl	8004f8c <xTaskResumeAll>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	f47f af69 	bne.w	80044e6 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8004614:	4b18      	ldr	r3, [pc, #96]	; (8004678 <xQueueSemaphoreTake+0x20c>)
 8004616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800461a:	601a      	str	r2, [r3, #0]
 800461c:	f3bf 8f4f 	dsb	sy
 8004620:	f3bf 8f6f 	isb	sy
 8004624:	e75f      	b.n	80044e6 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004626:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004628:	f000 f96f 	bl	800490a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800462c:	f000 fcae 	bl	8004f8c <xTaskResumeAll>
 8004630:	e759      	b.n	80044e6 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004632:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004634:	f000 f969 	bl	800490a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004638:	f000 fca8 	bl	8004f8c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800463c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800463e:	f000 f9b6 	bl	80049ae <prvIsQueueEmpty>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	f43f af4e 	beq.w	80044e6 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800464a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00d      	beq.n	800466c <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8004650:	f001 fe94 	bl	800637c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004654:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004656:	f000 f8b0 	bl	80047ba <prvGetDisinheritPriorityAfterTimeout>
 800465a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800465c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004662:	4618      	mov	r0, r3
 8004664:	f001 f96a 	bl	800593c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004668:	f001 feb6 	bl	80063d8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800466c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800466e:	4618      	mov	r0, r3
 8004670:	3738      	adds	r7, #56	; 0x38
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	e000ed04 	.word	0xe000ed04

0800467c <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b08e      	sub	sp, #56	; 0x38
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800468c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468e:	2b00      	cmp	r3, #0
 8004690:	d109      	bne.n	80046a6 <xQueueReceiveFromISR+0x2a>
 8004692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004696:	f383 8811 	msr	BASEPRI, r3
 800469a:	f3bf 8f6f 	isb	sy
 800469e:	f3bf 8f4f 	dsb	sy
 80046a2:	623b      	str	r3, [r7, #32]
 80046a4:	e7fe      	b.n	80046a4 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d103      	bne.n	80046b4 <xQueueReceiveFromISR+0x38>
 80046ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d101      	bne.n	80046b8 <xQueueReceiveFromISR+0x3c>
 80046b4:	2301      	movs	r3, #1
 80046b6:	e000      	b.n	80046ba <xQueueReceiveFromISR+0x3e>
 80046b8:	2300      	movs	r3, #0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d109      	bne.n	80046d2 <xQueueReceiveFromISR+0x56>
 80046be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046c2:	f383 8811 	msr	BASEPRI, r3
 80046c6:	f3bf 8f6f 	isb	sy
 80046ca:	f3bf 8f4f 	dsb	sy
 80046ce:	61fb      	str	r3, [r7, #28]
 80046d0:	e7fe      	b.n	80046d0 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80046d2:	f001 ff2f 	bl	8006534 <vPortValidateInterruptPriority>
	__asm volatile
 80046d6:	f3ef 8211 	mrs	r2, BASEPRI
 80046da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046de:	f383 8811 	msr	BASEPRI, r3
 80046e2:	f3bf 8f6f 	isb	sy
 80046e6:	f3bf 8f4f 	dsb	sy
 80046ea:	61ba      	str	r2, [r7, #24]
 80046ec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80046ee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80046f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80046f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d02f      	beq.n	800475e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80046fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004700:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004704:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004708:	68b9      	ldr	r1, [r7, #8]
 800470a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800470c:	f000 f8d7 	bl	80048be <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004712:	1e5a      	subs	r2, r3, #1
 8004714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004716:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004718:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800471c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004720:	d112      	bne.n	8004748 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d016      	beq.n	8004758 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800472a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800472c:	3310      	adds	r3, #16
 800472e:	4618      	mov	r0, r3
 8004730:	f000 fe40 	bl	80053b4 <xTaskRemoveFromEventList>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00e      	beq.n	8004758 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00b      	beq.n	8004758 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	601a      	str	r2, [r3, #0]
 8004746:	e007      	b.n	8004758 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004748:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800474c:	3301      	adds	r3, #1
 800474e:	b2db      	uxtb	r3, r3
 8004750:	b25a      	sxtb	r2, r3
 8004752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004754:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004758:	2301      	movs	r3, #1
 800475a:	637b      	str	r3, [r7, #52]	; 0x34
 800475c:	e001      	b.n	8004762 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800475e:	2300      	movs	r3, #0
 8004760:	637b      	str	r3, [r7, #52]	; 0x34
 8004762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004764:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800476c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800476e:	4618      	mov	r0, r3
 8004770:	3738      	adds	r7, #56	; 0x38
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b084      	sub	sp, #16
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d109      	bne.n	800479c <vQueueDelete+0x26>
	__asm volatile
 8004788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800478c:	f383 8811 	msr	BASEPRI, r3
 8004790:	f3bf 8f6f 	isb	sy
 8004794:	f3bf 8f4f 	dsb	sy
 8004798:	60bb      	str	r3, [r7, #8]
 800479a:	e7fe      	b.n	800479a <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800479c:	68f8      	ldr	r0, [r7, #12]
 800479e:	f000 f95d 	bl	8004a5c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d102      	bne.n	80047b2 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f001 ffc1 	bl	8006734 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80047b2:	bf00      	nop
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80047ba:	b480      	push	{r7}
 80047bc:	b085      	sub	sp, #20
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d006      	beq.n	80047d8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80047d4:	60fb      	str	r3, [r7, #12]
 80047d6:	e001      	b.n	80047dc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80047d8:	2300      	movs	r3, #0
 80047da:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80047dc:	68fb      	ldr	r3, [r7, #12]
	}
 80047de:	4618      	mov	r0, r3
 80047e0:	3714      	adds	r7, #20
 80047e2:	46bd      	mov	sp, r7
 80047e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e8:	4770      	bx	lr

080047ea <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b086      	sub	sp, #24
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	60f8      	str	r0, [r7, #12]
 80047f2:	60b9      	str	r1, [r7, #8]
 80047f4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80047f6:	2300      	movs	r3, #0
 80047f8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fe:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004804:	2b00      	cmp	r3, #0
 8004806:	d10d      	bne.n	8004824 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d14d      	bne.n	80048ac <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	4618      	mov	r0, r3
 8004816:	f001 f825 	bl	8005864 <xTaskPriorityDisinherit>
 800481a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	605a      	str	r2, [r3, #4]
 8004822:	e043      	b.n	80048ac <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d119      	bne.n	800485e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6898      	ldr	r0, [r3, #8]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004832:	461a      	mov	r2, r3
 8004834:	68b9      	ldr	r1, [r7, #8]
 8004836:	f002 f8b5 	bl	80069a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	689a      	ldr	r2, [r3, #8]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004842:	441a      	add	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	429a      	cmp	r2, r3
 8004852:	d32b      	bcc.n	80048ac <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	609a      	str	r2, [r3, #8]
 800485c:	e026      	b.n	80048ac <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	68d8      	ldr	r0, [r3, #12]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004866:	461a      	mov	r2, r3
 8004868:	68b9      	ldr	r1, [r7, #8]
 800486a:	f002 f89b 	bl	80069a4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	68da      	ldr	r2, [r3, #12]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004876:	425b      	negs	r3, r3
 8004878:	441a      	add	r2, r3
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	68da      	ldr	r2, [r3, #12]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	429a      	cmp	r2, r3
 8004888:	d207      	bcs.n	800489a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	685a      	ldr	r2, [r3, #4]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004892:	425b      	negs	r3, r3
 8004894:	441a      	add	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2b02      	cmp	r3, #2
 800489e:	d105      	bne.n	80048ac <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d002      	beq.n	80048ac <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	3b01      	subs	r3, #1
 80048aa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	1c5a      	adds	r2, r3, #1
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80048b4:	697b      	ldr	r3, [r7, #20]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3718      	adds	r7, #24
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80048be:	b580      	push	{r7, lr}
 80048c0:	b082      	sub	sp, #8
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
 80048c6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d018      	beq.n	8004902 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68da      	ldr	r2, [r3, #12]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d8:	441a      	add	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	68da      	ldr	r2, [r3, #12]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d303      	bcc.n	80048f2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68d9      	ldr	r1, [r3, #12]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fa:	461a      	mov	r2, r3
 80048fc:	6838      	ldr	r0, [r7, #0]
 80048fe:	f002 f851 	bl	80069a4 <memcpy>
	}
}
 8004902:	bf00      	nop
 8004904:	3708      	adds	r7, #8
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b084      	sub	sp, #16
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004912:	f001 fd33 	bl	800637c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800491c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800491e:	e011      	b.n	8004944 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004924:	2b00      	cmp	r3, #0
 8004926:	d012      	beq.n	800494e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	3324      	adds	r3, #36	; 0x24
 800492c:	4618      	mov	r0, r3
 800492e:	f000 fd41 	bl	80053b4 <xTaskRemoveFromEventList>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d001      	beq.n	800493c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004938:	f000 fe14 	bl	8005564 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800493c:	7bfb      	ldrb	r3, [r7, #15]
 800493e:	3b01      	subs	r3, #1
 8004940:	b2db      	uxtb	r3, r3
 8004942:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004948:	2b00      	cmp	r3, #0
 800494a:	dce9      	bgt.n	8004920 <prvUnlockQueue+0x16>
 800494c:	e000      	b.n	8004950 <prvUnlockQueue+0x46>
					break;
 800494e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	22ff      	movs	r2, #255	; 0xff
 8004954:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004958:	f001 fd3e 	bl	80063d8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800495c:	f001 fd0e 	bl	800637c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004966:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004968:	e011      	b.n	800498e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d012      	beq.n	8004998 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	3310      	adds	r3, #16
 8004976:	4618      	mov	r0, r3
 8004978:	f000 fd1c 	bl	80053b4 <xTaskRemoveFromEventList>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004982:	f000 fdef 	bl	8005564 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004986:	7bbb      	ldrb	r3, [r7, #14]
 8004988:	3b01      	subs	r3, #1
 800498a:	b2db      	uxtb	r3, r3
 800498c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800498e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004992:	2b00      	cmp	r3, #0
 8004994:	dce9      	bgt.n	800496a <prvUnlockQueue+0x60>
 8004996:	e000      	b.n	800499a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004998:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	22ff      	movs	r2, #255	; 0xff
 800499e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80049a2:	f001 fd19 	bl	80063d8 <vPortExitCritical>
}
 80049a6:	bf00      	nop
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b084      	sub	sp, #16
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80049b6:	f001 fce1 	bl	800637c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d102      	bne.n	80049c8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80049c2:	2301      	movs	r3, #1
 80049c4:	60fb      	str	r3, [r7, #12]
 80049c6:	e001      	b.n	80049cc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80049c8:	2300      	movs	r3, #0
 80049ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80049cc:	f001 fd04 	bl	80063d8 <vPortExitCritical>

	return xReturn;
 80049d0:	68fb      	ldr	r3, [r7, #12]
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80049da:	b580      	push	{r7, lr}
 80049dc:	b084      	sub	sp, #16
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80049e2:	f001 fccb 	bl	800637c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d102      	bne.n	80049f8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80049f2:	2301      	movs	r3, #1
 80049f4:	60fb      	str	r3, [r7, #12]
 80049f6:	e001      	b.n	80049fc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80049f8:	2300      	movs	r3, #0
 80049fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80049fc:	f001 fcec 	bl	80063d8 <vPortExitCritical>

	return xReturn;
 8004a00:	68fb      	ldr	r3, [r7, #12]
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
	...

08004a0c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b085      	sub	sp, #20
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004a16:	2300      	movs	r3, #0
 8004a18:	60fb      	str	r3, [r7, #12]
 8004a1a:	e014      	b.n	8004a46 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004a1c:	4a0e      	ldr	r2, [pc, #56]	; (8004a58 <vQueueAddToRegistry+0x4c>)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10b      	bne.n	8004a40 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004a28:	490b      	ldr	r1, [pc, #44]	; (8004a58 <vQueueAddToRegistry+0x4c>)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	683a      	ldr	r2, [r7, #0]
 8004a2e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004a32:	4a09      	ldr	r2, [pc, #36]	; (8004a58 <vQueueAddToRegistry+0x4c>)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	4413      	add	r3, r2
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004a3e:	e005      	b.n	8004a4c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	3301      	adds	r3, #1
 8004a44:	60fb      	str	r3, [r7, #12]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2b07      	cmp	r3, #7
 8004a4a:	d9e7      	bls.n	8004a1c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004a4c:	bf00      	nop
 8004a4e:	3714      	adds	r7, #20
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr
 8004a58:	20001d30 	.word	0x20001d30

08004a5c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004a64:	2300      	movs	r3, #0
 8004a66:	60fb      	str	r3, [r7, #12]
 8004a68:	e016      	b.n	8004a98 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8004a6a:	4a10      	ldr	r2, [pc, #64]	; (8004aac <vQueueUnregisterQueue+0x50>)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	00db      	lsls	r3, r3, #3
 8004a70:	4413      	add	r3, r2
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d10b      	bne.n	8004a92 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8004a7a:	4a0c      	ldr	r2, [pc, #48]	; (8004aac <vQueueUnregisterQueue+0x50>)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2100      	movs	r1, #0
 8004a80:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004a84:	4a09      	ldr	r2, [pc, #36]	; (8004aac <vQueueUnregisterQueue+0x50>)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	00db      	lsls	r3, r3, #3
 8004a8a:	4413      	add	r3, r2
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	605a      	str	r2, [r3, #4]
				break;
 8004a90:	e005      	b.n	8004a9e <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	3301      	adds	r3, #1
 8004a96:	60fb      	str	r3, [r7, #12]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2b07      	cmp	r3, #7
 8004a9c:	d9e5      	bls.n	8004a6a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004a9e:	bf00      	nop
 8004aa0:	3714      	adds	r7, #20
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	20001d30 	.word	0x20001d30

08004ab0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b086      	sub	sp, #24
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	60b9      	str	r1, [r7, #8]
 8004aba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004ac0:	f001 fc5c 	bl	800637c <vPortEnterCritical>
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004aca:	b25b      	sxtb	r3, r3
 8004acc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ad0:	d103      	bne.n	8004ada <vQueueWaitForMessageRestricted+0x2a>
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ae0:	b25b      	sxtb	r3, r3
 8004ae2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ae6:	d103      	bne.n	8004af0 <vQueueWaitForMessageRestricted+0x40>
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004af0:	f001 fc72 	bl	80063d8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d106      	bne.n	8004b0a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	3324      	adds	r3, #36	; 0x24
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	68b9      	ldr	r1, [r7, #8]
 8004b04:	4618      	mov	r0, r3
 8004b06:	f000 fc2b 	bl	8005360 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004b0a:	6978      	ldr	r0, [r7, #20]
 8004b0c:	f7ff fefd 	bl	800490a <prvUnlockQueue>
	}
 8004b10:	bf00      	nop
 8004b12:	3718      	adds	r7, #24
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b08e      	sub	sp, #56	; 0x38
 8004b1c:	af04      	add	r7, sp, #16
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	607a      	str	r2, [r7, #4]
 8004b24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d109      	bne.n	8004b40 <xTaskCreateStatic+0x28>
 8004b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b30:	f383 8811 	msr	BASEPRI, r3
 8004b34:	f3bf 8f6f 	isb	sy
 8004b38:	f3bf 8f4f 	dsb	sy
 8004b3c:	623b      	str	r3, [r7, #32]
 8004b3e:	e7fe      	b.n	8004b3e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d109      	bne.n	8004b5a <xTaskCreateStatic+0x42>
 8004b46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b4a:	f383 8811 	msr	BASEPRI, r3
 8004b4e:	f3bf 8f6f 	isb	sy
 8004b52:	f3bf 8f4f 	dsb	sy
 8004b56:	61fb      	str	r3, [r7, #28]
 8004b58:	e7fe      	b.n	8004b58 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004b5a:	235c      	movs	r3, #92	; 0x5c
 8004b5c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	2b5c      	cmp	r3, #92	; 0x5c
 8004b62:	d009      	beq.n	8004b78 <xTaskCreateStatic+0x60>
 8004b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b68:	f383 8811 	msr	BASEPRI, r3
 8004b6c:	f3bf 8f6f 	isb	sy
 8004b70:	f3bf 8f4f 	dsb	sy
 8004b74:	61bb      	str	r3, [r7, #24]
 8004b76:	e7fe      	b.n	8004b76 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d01e      	beq.n	8004bbc <xTaskCreateStatic+0xa4>
 8004b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d01b      	beq.n	8004bbc <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b86:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b8c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b90:	2202      	movs	r2, #2
 8004b92:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004b96:	2300      	movs	r3, #0
 8004b98:	9303      	str	r3, [sp, #12]
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	9302      	str	r3, [sp, #8]
 8004b9e:	f107 0314 	add.w	r3, r7, #20
 8004ba2:	9301      	str	r3, [sp, #4]
 8004ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba6:	9300      	str	r3, [sp, #0]
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	68b9      	ldr	r1, [r7, #8]
 8004bae:	68f8      	ldr	r0, [r7, #12]
 8004bb0:	f000 f850 	bl	8004c54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004bb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004bb6:	f000 f8d3 	bl	8004d60 <prvAddNewTaskToReadyList>
 8004bba:	e001      	b.n	8004bc0 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004bc0:	697b      	ldr	r3, [r7, #20]
	}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3728      	adds	r7, #40	; 0x28
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b08c      	sub	sp, #48	; 0x30
 8004bce:	af04      	add	r7, sp, #16
 8004bd0:	60f8      	str	r0, [r7, #12]
 8004bd2:	60b9      	str	r1, [r7, #8]
 8004bd4:	603b      	str	r3, [r7, #0]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bda:	88fb      	ldrh	r3, [r7, #6]
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4618      	mov	r0, r3
 8004be0:	f001 fce6 	bl	80065b0 <pvPortMalloc>
 8004be4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00e      	beq.n	8004c0a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004bec:	205c      	movs	r0, #92	; 0x5c
 8004bee:	f001 fcdf 	bl	80065b0 <pvPortMalloc>
 8004bf2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	697a      	ldr	r2, [r7, #20]
 8004bfe:	631a      	str	r2, [r3, #48]	; 0x30
 8004c00:	e005      	b.n	8004c0e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004c02:	6978      	ldr	r0, [r7, #20]
 8004c04:	f001 fd96 	bl	8006734 <vPortFree>
 8004c08:	e001      	b.n	8004c0e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d017      	beq.n	8004c44 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004c1c:	88fa      	ldrh	r2, [r7, #6]
 8004c1e:	2300      	movs	r3, #0
 8004c20:	9303      	str	r3, [sp, #12]
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	9302      	str	r3, [sp, #8]
 8004c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c28:	9301      	str	r3, [sp, #4]
 8004c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c2c:	9300      	str	r3, [sp, #0]
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	68b9      	ldr	r1, [r7, #8]
 8004c32:	68f8      	ldr	r0, [r7, #12]
 8004c34:	f000 f80e 	bl	8004c54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c38:	69f8      	ldr	r0, [r7, #28]
 8004c3a:	f000 f891 	bl	8004d60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	61bb      	str	r3, [r7, #24]
 8004c42:	e002      	b.n	8004c4a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004c44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c48:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004c4a:	69bb      	ldr	r3, [r7, #24]
	}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3720      	adds	r7, #32
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b088      	sub	sp, #32
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]
 8004c60:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c64:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	21a5      	movs	r1, #165	; 0xa5
 8004c6e:	f001 fea4 	bl	80069ba <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	f023 0307 	bic.w	r3, r3, #7
 8004c8a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	f003 0307 	and.w	r3, r3, #7
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d009      	beq.n	8004caa <prvInitialiseNewTask+0x56>
 8004c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c9a:	f383 8811 	msr	BASEPRI, r3
 8004c9e:	f3bf 8f6f 	isb	sy
 8004ca2:	f3bf 8f4f 	dsb	sy
 8004ca6:	617b      	str	r3, [r7, #20]
 8004ca8:	e7fe      	b.n	8004ca8 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004caa:	2300      	movs	r3, #0
 8004cac:	61fb      	str	r3, [r7, #28]
 8004cae:	e012      	b.n	8004cd6 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	7819      	ldrb	r1, [r3, #0]
 8004cb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	3334      	adds	r3, #52	; 0x34
 8004cc0:	460a      	mov	r2, r1
 8004cc2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004cc4:	68ba      	ldr	r2, [r7, #8]
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	4413      	add	r3, r2
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d006      	beq.n	8004cde <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	61fb      	str	r3, [r7, #28]
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	2b0f      	cmp	r3, #15
 8004cda:	d9e9      	bls.n	8004cb0 <prvInitialiseNewTask+0x5c>
 8004cdc:	e000      	b.n	8004ce0 <prvInitialiseNewTask+0x8c>
		{
			break;
 8004cde:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cea:	2b37      	cmp	r3, #55	; 0x37
 8004cec:	d901      	bls.n	8004cf2 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004cee:	2337      	movs	r3, #55	; 0x37
 8004cf0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004cf6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004cfc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d00:	2200      	movs	r2, #0
 8004d02:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d06:	3304      	adds	r3, #4
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7fe fdd1 	bl	80038b0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d10:	3318      	adds	r3, #24
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7fe fdcc 	bl	80038b0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d1c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d20:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d26:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d2c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d30:	2200      	movs	r2, #0
 8004d32:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004d3c:	683a      	ldr	r2, [r7, #0]
 8004d3e:	68f9      	ldr	r1, [r7, #12]
 8004d40:	69b8      	ldr	r0, [r7, #24]
 8004d42:	f001 f9f1 	bl	8006128 <pxPortInitialiseStack>
 8004d46:	4602      	mov	r2, r0
 8004d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d4a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d002      	beq.n	8004d58 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d56:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d58:	bf00      	nop
 8004d5a:	3720      	adds	r7, #32
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004d68:	f001 fb08 	bl	800637c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004d6c:	4b2d      	ldr	r3, [pc, #180]	; (8004e24 <prvAddNewTaskToReadyList+0xc4>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	3301      	adds	r3, #1
 8004d72:	4a2c      	ldr	r2, [pc, #176]	; (8004e24 <prvAddNewTaskToReadyList+0xc4>)
 8004d74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004d76:	4b2c      	ldr	r3, [pc, #176]	; (8004e28 <prvAddNewTaskToReadyList+0xc8>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d109      	bne.n	8004d92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004d7e:	4a2a      	ldr	r2, [pc, #168]	; (8004e28 <prvAddNewTaskToReadyList+0xc8>)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004d84:	4b27      	ldr	r3, [pc, #156]	; (8004e24 <prvAddNewTaskToReadyList+0xc4>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d110      	bne.n	8004dae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004d8c:	f000 fc0e 	bl	80055ac <prvInitialiseTaskLists>
 8004d90:	e00d      	b.n	8004dae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004d92:	4b26      	ldr	r3, [pc, #152]	; (8004e2c <prvAddNewTaskToReadyList+0xcc>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d109      	bne.n	8004dae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004d9a:	4b23      	ldr	r3, [pc, #140]	; (8004e28 <prvAddNewTaskToReadyList+0xc8>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d802      	bhi.n	8004dae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004da8:	4a1f      	ldr	r2, [pc, #124]	; (8004e28 <prvAddNewTaskToReadyList+0xc8>)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004dae:	4b20      	ldr	r3, [pc, #128]	; (8004e30 <prvAddNewTaskToReadyList+0xd0>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	3301      	adds	r3, #1
 8004db4:	4a1e      	ldr	r2, [pc, #120]	; (8004e30 <prvAddNewTaskToReadyList+0xd0>)
 8004db6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004db8:	4b1d      	ldr	r3, [pc, #116]	; (8004e30 <prvAddNewTaskToReadyList+0xd0>)
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dc4:	4b1b      	ldr	r3, [pc, #108]	; (8004e34 <prvAddNewTaskToReadyList+0xd4>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d903      	bls.n	8004dd4 <prvAddNewTaskToReadyList+0x74>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd0:	4a18      	ldr	r2, [pc, #96]	; (8004e34 <prvAddNewTaskToReadyList+0xd4>)
 8004dd2:	6013      	str	r3, [r2, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dd8:	4613      	mov	r3, r2
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	4413      	add	r3, r2
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	4a15      	ldr	r2, [pc, #84]	; (8004e38 <prvAddNewTaskToReadyList+0xd8>)
 8004de2:	441a      	add	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	3304      	adds	r3, #4
 8004de8:	4619      	mov	r1, r3
 8004dea:	4610      	mov	r0, r2
 8004dec:	f7fe fd6d 	bl	80038ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004df0:	f001 faf2 	bl	80063d8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004df4:	4b0d      	ldr	r3, [pc, #52]	; (8004e2c <prvAddNewTaskToReadyList+0xcc>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d00e      	beq.n	8004e1a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004dfc:	4b0a      	ldr	r3, [pc, #40]	; (8004e28 <prvAddNewTaskToReadyList+0xc8>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d207      	bcs.n	8004e1a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004e0a:	4b0c      	ldr	r3, [pc, #48]	; (8004e3c <prvAddNewTaskToReadyList+0xdc>)
 8004e0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	f3bf 8f4f 	dsb	sy
 8004e16:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e1a:	bf00      	nop
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	20000bbc 	.word	0x20000bbc
 8004e28:	200006e8 	.word	0x200006e8
 8004e2c:	20000bc8 	.word	0x20000bc8
 8004e30:	20000bd8 	.word	0x20000bd8
 8004e34:	20000bc4 	.word	0x20000bc4
 8004e38:	200006ec 	.word	0x200006ec
 8004e3c:	e000ed04 	.word	0xe000ed04

08004e40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d016      	beq.n	8004e80 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004e52:	4b13      	ldr	r3, [pc, #76]	; (8004ea0 <vTaskDelay+0x60>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d009      	beq.n	8004e6e <vTaskDelay+0x2e>
 8004e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e5e:	f383 8811 	msr	BASEPRI, r3
 8004e62:	f3bf 8f6f 	isb	sy
 8004e66:	f3bf 8f4f 	dsb	sy
 8004e6a:	60bb      	str	r3, [r7, #8]
 8004e6c:	e7fe      	b.n	8004e6c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004e6e:	f000 f87f 	bl	8004f70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004e72:	2100      	movs	r1, #0
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 fdf9 	bl	8005a6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004e7a:	f000 f887 	bl	8004f8c <xTaskResumeAll>
 8004e7e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d107      	bne.n	8004e96 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004e86:	4b07      	ldr	r3, [pc, #28]	; (8004ea4 <vTaskDelay+0x64>)
 8004e88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e8c:	601a      	str	r2, [r3, #0]
 8004e8e:	f3bf 8f4f 	dsb	sy
 8004e92:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e96:	bf00      	nop
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	20000be4 	.word	0x20000be4
 8004ea4:	e000ed04 	.word	0xe000ed04

08004ea8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b08a      	sub	sp, #40	; 0x28
 8004eac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004eb6:	463a      	mov	r2, r7
 8004eb8:	1d39      	adds	r1, r7, #4
 8004eba:	f107 0308 	add.w	r3, r7, #8
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7fe fca2 	bl	8003808 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004ec4:	6839      	ldr	r1, [r7, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68ba      	ldr	r2, [r7, #8]
 8004eca:	9202      	str	r2, [sp, #8]
 8004ecc:	9301      	str	r3, [sp, #4]
 8004ece:	2300      	movs	r3, #0
 8004ed0:	9300      	str	r3, [sp, #0]
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	460a      	mov	r2, r1
 8004ed6:	4920      	ldr	r1, [pc, #128]	; (8004f58 <vTaskStartScheduler+0xb0>)
 8004ed8:	4820      	ldr	r0, [pc, #128]	; (8004f5c <vTaskStartScheduler+0xb4>)
 8004eda:	f7ff fe1d 	bl	8004b18 <xTaskCreateStatic>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	4b1f      	ldr	r3, [pc, #124]	; (8004f60 <vTaskStartScheduler+0xb8>)
 8004ee2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004ee4:	4b1e      	ldr	r3, [pc, #120]	; (8004f60 <vTaskStartScheduler+0xb8>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d002      	beq.n	8004ef2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004eec:	2301      	movs	r3, #1
 8004eee:	617b      	str	r3, [r7, #20]
 8004ef0:	e001      	b.n	8004ef6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d102      	bne.n	8004f02 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004efc:	f000 fe0a 	bl	8005b14 <xTimerCreateTimerTask>
 8004f00:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d115      	bne.n	8004f34 <vTaskStartScheduler+0x8c>
 8004f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004f1a:	4b12      	ldr	r3, [pc, #72]	; (8004f64 <vTaskStartScheduler+0xbc>)
 8004f1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f20:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004f22:	4b11      	ldr	r3, [pc, #68]	; (8004f68 <vTaskStartScheduler+0xc0>)
 8004f24:	2201      	movs	r2, #1
 8004f26:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004f28:	4b10      	ldr	r3, [pc, #64]	; (8004f6c <vTaskStartScheduler+0xc4>)
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004f2e:	f001 f987 	bl	8006240 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004f32:	e00d      	b.n	8004f50 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f3a:	d109      	bne.n	8004f50 <vTaskStartScheduler+0xa8>
 8004f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f40:	f383 8811 	msr	BASEPRI, r3
 8004f44:	f3bf 8f6f 	isb	sy
 8004f48:	f3bf 8f4f 	dsb	sy
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	e7fe      	b.n	8004f4e <vTaskStartScheduler+0xa6>
}
 8004f50:	bf00      	nop
 8004f52:	3718      	adds	r7, #24
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	08006a10 	.word	0x08006a10
 8004f5c:	0800557d 	.word	0x0800557d
 8004f60:	20000be0 	.word	0x20000be0
 8004f64:	20000bdc 	.word	0x20000bdc
 8004f68:	20000bc8 	.word	0x20000bc8
 8004f6c:	20000bc0 	.word	0x20000bc0

08004f70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004f70:	b480      	push	{r7}
 8004f72:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004f74:	4b04      	ldr	r3, [pc, #16]	; (8004f88 <vTaskSuspendAll+0x18>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	3301      	adds	r3, #1
 8004f7a:	4a03      	ldr	r2, [pc, #12]	; (8004f88 <vTaskSuspendAll+0x18>)
 8004f7c:	6013      	str	r3, [r2, #0]
}
 8004f7e:	bf00      	nop
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr
 8004f88:	20000be4 	.word	0x20000be4

08004f8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004f92:	2300      	movs	r3, #0
 8004f94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004f96:	2300      	movs	r3, #0
 8004f98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004f9a:	4b41      	ldr	r3, [pc, #260]	; (80050a0 <xTaskResumeAll+0x114>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d109      	bne.n	8004fb6 <xTaskResumeAll+0x2a>
 8004fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fa6:	f383 8811 	msr	BASEPRI, r3
 8004faa:	f3bf 8f6f 	isb	sy
 8004fae:	f3bf 8f4f 	dsb	sy
 8004fb2:	603b      	str	r3, [r7, #0]
 8004fb4:	e7fe      	b.n	8004fb4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004fb6:	f001 f9e1 	bl	800637c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004fba:	4b39      	ldr	r3, [pc, #228]	; (80050a0 <xTaskResumeAll+0x114>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	4a37      	ldr	r2, [pc, #220]	; (80050a0 <xTaskResumeAll+0x114>)
 8004fc2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004fc4:	4b36      	ldr	r3, [pc, #216]	; (80050a0 <xTaskResumeAll+0x114>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d162      	bne.n	8005092 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004fcc:	4b35      	ldr	r3, [pc, #212]	; (80050a4 <xTaskResumeAll+0x118>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d05e      	beq.n	8005092 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004fd4:	e02f      	b.n	8005036 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004fd6:	4b34      	ldr	r3, [pc, #208]	; (80050a8 <xTaskResumeAll+0x11c>)
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	3318      	adds	r3, #24
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f7fe fcce 	bl	8003984 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	3304      	adds	r3, #4
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7fe fcc9 	bl	8003984 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ff6:	4b2d      	ldr	r3, [pc, #180]	; (80050ac <xTaskResumeAll+0x120>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d903      	bls.n	8005006 <xTaskResumeAll+0x7a>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005002:	4a2a      	ldr	r2, [pc, #168]	; (80050ac <xTaskResumeAll+0x120>)
 8005004:	6013      	str	r3, [r2, #0]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800500a:	4613      	mov	r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	4413      	add	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	4a27      	ldr	r2, [pc, #156]	; (80050b0 <xTaskResumeAll+0x124>)
 8005014:	441a      	add	r2, r3
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	3304      	adds	r3, #4
 800501a:	4619      	mov	r1, r3
 800501c:	4610      	mov	r0, r2
 800501e:	f7fe fc54 	bl	80038ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005026:	4b23      	ldr	r3, [pc, #140]	; (80050b4 <xTaskResumeAll+0x128>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502c:	429a      	cmp	r2, r3
 800502e:	d302      	bcc.n	8005036 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005030:	4b21      	ldr	r3, [pc, #132]	; (80050b8 <xTaskResumeAll+0x12c>)
 8005032:	2201      	movs	r2, #1
 8005034:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005036:	4b1c      	ldr	r3, [pc, #112]	; (80050a8 <xTaskResumeAll+0x11c>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d1cb      	bne.n	8004fd6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d001      	beq.n	8005048 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005044:	f000 fb4c 	bl	80056e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005048:	4b1c      	ldr	r3, [pc, #112]	; (80050bc <xTaskResumeAll+0x130>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d010      	beq.n	8005076 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005054:	f000 f846 	bl	80050e4 <xTaskIncrementTick>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d002      	beq.n	8005064 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800505e:	4b16      	ldr	r3, [pc, #88]	; (80050b8 <xTaskResumeAll+0x12c>)
 8005060:	2201      	movs	r2, #1
 8005062:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	3b01      	subs	r3, #1
 8005068:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1f1      	bne.n	8005054 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005070:	4b12      	ldr	r3, [pc, #72]	; (80050bc <xTaskResumeAll+0x130>)
 8005072:	2200      	movs	r2, #0
 8005074:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005076:	4b10      	ldr	r3, [pc, #64]	; (80050b8 <xTaskResumeAll+0x12c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d009      	beq.n	8005092 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800507e:	2301      	movs	r3, #1
 8005080:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005082:	4b0f      	ldr	r3, [pc, #60]	; (80050c0 <xTaskResumeAll+0x134>)
 8005084:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005092:	f001 f9a1 	bl	80063d8 <vPortExitCritical>

	return xAlreadyYielded;
 8005096:	68bb      	ldr	r3, [r7, #8]
}
 8005098:	4618      	mov	r0, r3
 800509a:	3710      	adds	r7, #16
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	20000be4 	.word	0x20000be4
 80050a4:	20000bbc 	.word	0x20000bbc
 80050a8:	20000b7c 	.word	0x20000b7c
 80050ac:	20000bc4 	.word	0x20000bc4
 80050b0:	200006ec 	.word	0x200006ec
 80050b4:	200006e8 	.word	0x200006e8
 80050b8:	20000bd0 	.word	0x20000bd0
 80050bc:	20000bcc 	.word	0x20000bcc
 80050c0:	e000ed04 	.word	0xe000ed04

080050c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80050ca:	4b05      	ldr	r3, [pc, #20]	; (80050e0 <xTaskGetTickCount+0x1c>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80050d0:	687b      	ldr	r3, [r7, #4]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	20000bc0 	.word	0x20000bc0

080050e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80050ea:	2300      	movs	r3, #0
 80050ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050ee:	4b51      	ldr	r3, [pc, #324]	; (8005234 <xTaskIncrementTick+0x150>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	f040 808d 	bne.w	8005212 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80050f8:	4b4f      	ldr	r3, [pc, #316]	; (8005238 <xTaskIncrementTick+0x154>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	3301      	adds	r3, #1
 80050fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005100:	4a4d      	ldr	r2, [pc, #308]	; (8005238 <xTaskIncrementTick+0x154>)
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d11f      	bne.n	800514c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800510c:	4b4b      	ldr	r3, [pc, #300]	; (800523c <xTaskIncrementTick+0x158>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d009      	beq.n	800512a <xTaskIncrementTick+0x46>
 8005116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511a:	f383 8811 	msr	BASEPRI, r3
 800511e:	f3bf 8f6f 	isb	sy
 8005122:	f3bf 8f4f 	dsb	sy
 8005126:	603b      	str	r3, [r7, #0]
 8005128:	e7fe      	b.n	8005128 <xTaskIncrementTick+0x44>
 800512a:	4b44      	ldr	r3, [pc, #272]	; (800523c <xTaskIncrementTick+0x158>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	60fb      	str	r3, [r7, #12]
 8005130:	4b43      	ldr	r3, [pc, #268]	; (8005240 <xTaskIncrementTick+0x15c>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a41      	ldr	r2, [pc, #260]	; (800523c <xTaskIncrementTick+0x158>)
 8005136:	6013      	str	r3, [r2, #0]
 8005138:	4a41      	ldr	r2, [pc, #260]	; (8005240 <xTaskIncrementTick+0x15c>)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6013      	str	r3, [r2, #0]
 800513e:	4b41      	ldr	r3, [pc, #260]	; (8005244 <xTaskIncrementTick+0x160>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	3301      	adds	r3, #1
 8005144:	4a3f      	ldr	r2, [pc, #252]	; (8005244 <xTaskIncrementTick+0x160>)
 8005146:	6013      	str	r3, [r2, #0]
 8005148:	f000 faca 	bl	80056e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800514c:	4b3e      	ldr	r3, [pc, #248]	; (8005248 <xTaskIncrementTick+0x164>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	429a      	cmp	r2, r3
 8005154:	d34e      	bcc.n	80051f4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005156:	4b39      	ldr	r3, [pc, #228]	; (800523c <xTaskIncrementTick+0x158>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <xTaskIncrementTick+0x80>
 8005160:	2301      	movs	r3, #1
 8005162:	e000      	b.n	8005166 <xTaskIncrementTick+0x82>
 8005164:	2300      	movs	r3, #0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d004      	beq.n	8005174 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800516a:	4b37      	ldr	r3, [pc, #220]	; (8005248 <xTaskIncrementTick+0x164>)
 800516c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005170:	601a      	str	r2, [r3, #0]
					break;
 8005172:	e03f      	b.n	80051f4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005174:	4b31      	ldr	r3, [pc, #196]	; (800523c <xTaskIncrementTick+0x158>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005184:	693a      	ldr	r2, [r7, #16]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	429a      	cmp	r2, r3
 800518a:	d203      	bcs.n	8005194 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800518c:	4a2e      	ldr	r2, [pc, #184]	; (8005248 <xTaskIncrementTick+0x164>)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6013      	str	r3, [r2, #0]
						break;
 8005192:	e02f      	b.n	80051f4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	3304      	adds	r3, #4
 8005198:	4618      	mov	r0, r3
 800519a:	f7fe fbf3 	bl	8003984 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d004      	beq.n	80051b0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	3318      	adds	r3, #24
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7fe fbea 	bl	8003984 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051b4:	4b25      	ldr	r3, [pc, #148]	; (800524c <xTaskIncrementTick+0x168>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d903      	bls.n	80051c4 <xTaskIncrementTick+0xe0>
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c0:	4a22      	ldr	r2, [pc, #136]	; (800524c <xTaskIncrementTick+0x168>)
 80051c2:	6013      	str	r3, [r2, #0]
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051c8:	4613      	mov	r3, r2
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	4413      	add	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	4a1f      	ldr	r2, [pc, #124]	; (8005250 <xTaskIncrementTick+0x16c>)
 80051d2:	441a      	add	r2, r3
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	3304      	adds	r3, #4
 80051d8:	4619      	mov	r1, r3
 80051da:	4610      	mov	r0, r2
 80051dc:	f7fe fb75 	bl	80038ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051e4:	4b1b      	ldr	r3, [pc, #108]	; (8005254 <xTaskIncrementTick+0x170>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d3b3      	bcc.n	8005156 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80051ee:	2301      	movs	r3, #1
 80051f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051f2:	e7b0      	b.n	8005156 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80051f4:	4b17      	ldr	r3, [pc, #92]	; (8005254 <xTaskIncrementTick+0x170>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051fa:	4915      	ldr	r1, [pc, #84]	; (8005250 <xTaskIncrementTick+0x16c>)
 80051fc:	4613      	mov	r3, r2
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	4413      	add	r3, r2
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	440b      	add	r3, r1
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d907      	bls.n	800521c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800520c:	2301      	movs	r3, #1
 800520e:	617b      	str	r3, [r7, #20]
 8005210:	e004      	b.n	800521c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005212:	4b11      	ldr	r3, [pc, #68]	; (8005258 <xTaskIncrementTick+0x174>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	3301      	adds	r3, #1
 8005218:	4a0f      	ldr	r2, [pc, #60]	; (8005258 <xTaskIncrementTick+0x174>)
 800521a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800521c:	4b0f      	ldr	r3, [pc, #60]	; (800525c <xTaskIncrementTick+0x178>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8005224:	2301      	movs	r3, #1
 8005226:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005228:	697b      	ldr	r3, [r7, #20]
}
 800522a:	4618      	mov	r0, r3
 800522c:	3718      	adds	r7, #24
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
 8005232:	bf00      	nop
 8005234:	20000be4 	.word	0x20000be4
 8005238:	20000bc0 	.word	0x20000bc0
 800523c:	20000b74 	.word	0x20000b74
 8005240:	20000b78 	.word	0x20000b78
 8005244:	20000bd4 	.word	0x20000bd4
 8005248:	20000bdc 	.word	0x20000bdc
 800524c:	20000bc4 	.word	0x20000bc4
 8005250:	200006ec 	.word	0x200006ec
 8005254:	200006e8 	.word	0x200006e8
 8005258:	20000bcc 	.word	0x20000bcc
 800525c:	20000bd0 	.word	0x20000bd0

08005260 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005266:	4b27      	ldr	r3, [pc, #156]	; (8005304 <vTaskSwitchContext+0xa4>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d003      	beq.n	8005276 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800526e:	4b26      	ldr	r3, [pc, #152]	; (8005308 <vTaskSwitchContext+0xa8>)
 8005270:	2201      	movs	r2, #1
 8005272:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005274:	e040      	b.n	80052f8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005276:	4b24      	ldr	r3, [pc, #144]	; (8005308 <vTaskSwitchContext+0xa8>)
 8005278:	2200      	movs	r2, #0
 800527a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800527c:	4b23      	ldr	r3, [pc, #140]	; (800530c <vTaskSwitchContext+0xac>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	60fb      	str	r3, [r7, #12]
 8005282:	e00f      	b.n	80052a4 <vTaskSwitchContext+0x44>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d109      	bne.n	800529e <vTaskSwitchContext+0x3e>
 800528a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800528e:	f383 8811 	msr	BASEPRI, r3
 8005292:	f3bf 8f6f 	isb	sy
 8005296:	f3bf 8f4f 	dsb	sy
 800529a:	607b      	str	r3, [r7, #4]
 800529c:	e7fe      	b.n	800529c <vTaskSwitchContext+0x3c>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	3b01      	subs	r3, #1
 80052a2:	60fb      	str	r3, [r7, #12]
 80052a4:	491a      	ldr	r1, [pc, #104]	; (8005310 <vTaskSwitchContext+0xb0>)
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	4613      	mov	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	4413      	add	r3, r2
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	440b      	add	r3, r1
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d0e5      	beq.n	8005284 <vTaskSwitchContext+0x24>
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	4613      	mov	r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	4413      	add	r3, r2
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	4a13      	ldr	r2, [pc, #76]	; (8005310 <vTaskSwitchContext+0xb0>)
 80052c4:	4413      	add	r3, r2
 80052c6:	60bb      	str	r3, [r7, #8]
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	685a      	ldr	r2, [r3, #4]
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	605a      	str	r2, [r3, #4]
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	3308      	adds	r3, #8
 80052da:	429a      	cmp	r2, r3
 80052dc:	d104      	bne.n	80052e8 <vTaskSwitchContext+0x88>
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	605a      	str	r2, [r3, #4]
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	4a09      	ldr	r2, [pc, #36]	; (8005314 <vTaskSwitchContext+0xb4>)
 80052f0:	6013      	str	r3, [r2, #0]
 80052f2:	4a06      	ldr	r2, [pc, #24]	; (800530c <vTaskSwitchContext+0xac>)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6013      	str	r3, [r2, #0]
}
 80052f8:	bf00      	nop
 80052fa:	3714      	adds	r7, #20
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr
 8005304:	20000be4 	.word	0x20000be4
 8005308:	20000bd0 	.word	0x20000bd0
 800530c:	20000bc4 	.word	0x20000bc4
 8005310:	200006ec 	.word	0x200006ec
 8005314:	200006e8 	.word	0x200006e8

08005318 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b084      	sub	sp, #16
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d109      	bne.n	800533c <vTaskPlaceOnEventList+0x24>
 8005328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800532c:	f383 8811 	msr	BASEPRI, r3
 8005330:	f3bf 8f6f 	isb	sy
 8005334:	f3bf 8f4f 	dsb	sy
 8005338:	60fb      	str	r3, [r7, #12]
 800533a:	e7fe      	b.n	800533a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800533c:	4b07      	ldr	r3, [pc, #28]	; (800535c <vTaskPlaceOnEventList+0x44>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	3318      	adds	r3, #24
 8005342:	4619      	mov	r1, r3
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f7fe fae4 	bl	8003912 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800534a:	2101      	movs	r1, #1
 800534c:	6838      	ldr	r0, [r7, #0]
 800534e:	f000 fb8d 	bl	8005a6c <prvAddCurrentTaskToDelayedList>
}
 8005352:	bf00      	nop
 8005354:	3710      	adds	r7, #16
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	200006e8 	.word	0x200006e8

08005360 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005360:	b580      	push	{r7, lr}
 8005362:	b086      	sub	sp, #24
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d109      	bne.n	8005386 <vTaskPlaceOnEventListRestricted+0x26>
 8005372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005376:	f383 8811 	msr	BASEPRI, r3
 800537a:	f3bf 8f6f 	isb	sy
 800537e:	f3bf 8f4f 	dsb	sy
 8005382:	617b      	str	r3, [r7, #20]
 8005384:	e7fe      	b.n	8005384 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005386:	4b0a      	ldr	r3, [pc, #40]	; (80053b0 <vTaskPlaceOnEventListRestricted+0x50>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	3318      	adds	r3, #24
 800538c:	4619      	mov	r1, r3
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f7fe fa9b 	bl	80038ca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800539a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800539e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80053a0:	6879      	ldr	r1, [r7, #4]
 80053a2:	68b8      	ldr	r0, [r7, #8]
 80053a4:	f000 fb62 	bl	8005a6c <prvAddCurrentTaskToDelayedList>
	}
 80053a8:	bf00      	nop
 80053aa:	3718      	adds	r7, #24
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	200006e8 	.word	0x200006e8

080053b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b086      	sub	sp, #24
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d109      	bne.n	80053de <xTaskRemoveFromEventList+0x2a>
 80053ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ce:	f383 8811 	msr	BASEPRI, r3
 80053d2:	f3bf 8f6f 	isb	sy
 80053d6:	f3bf 8f4f 	dsb	sy
 80053da:	60fb      	str	r3, [r7, #12]
 80053dc:	e7fe      	b.n	80053dc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	3318      	adds	r3, #24
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7fe face 	bl	8003984 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053e8:	4b1d      	ldr	r3, [pc, #116]	; (8005460 <xTaskRemoveFromEventList+0xac>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d11d      	bne.n	800542c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	3304      	adds	r3, #4
 80053f4:	4618      	mov	r0, r3
 80053f6:	f7fe fac5 	bl	8003984 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053fe:	4b19      	ldr	r3, [pc, #100]	; (8005464 <xTaskRemoveFromEventList+0xb0>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	429a      	cmp	r2, r3
 8005404:	d903      	bls.n	800540e <xTaskRemoveFromEventList+0x5a>
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800540a:	4a16      	ldr	r2, [pc, #88]	; (8005464 <xTaskRemoveFromEventList+0xb0>)
 800540c:	6013      	str	r3, [r2, #0]
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005412:	4613      	mov	r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	4413      	add	r3, r2
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	4a13      	ldr	r2, [pc, #76]	; (8005468 <xTaskRemoveFromEventList+0xb4>)
 800541c:	441a      	add	r2, r3
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	3304      	adds	r3, #4
 8005422:	4619      	mov	r1, r3
 8005424:	4610      	mov	r0, r2
 8005426:	f7fe fa50 	bl	80038ca <vListInsertEnd>
 800542a:	e005      	b.n	8005438 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	3318      	adds	r3, #24
 8005430:	4619      	mov	r1, r3
 8005432:	480e      	ldr	r0, [pc, #56]	; (800546c <xTaskRemoveFromEventList+0xb8>)
 8005434:	f7fe fa49 	bl	80038ca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800543c:	4b0c      	ldr	r3, [pc, #48]	; (8005470 <xTaskRemoveFromEventList+0xbc>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005442:	429a      	cmp	r2, r3
 8005444:	d905      	bls.n	8005452 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005446:	2301      	movs	r3, #1
 8005448:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800544a:	4b0a      	ldr	r3, [pc, #40]	; (8005474 <xTaskRemoveFromEventList+0xc0>)
 800544c:	2201      	movs	r2, #1
 800544e:	601a      	str	r2, [r3, #0]
 8005450:	e001      	b.n	8005456 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005452:	2300      	movs	r3, #0
 8005454:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005456:	697b      	ldr	r3, [r7, #20]
}
 8005458:	4618      	mov	r0, r3
 800545a:	3718      	adds	r7, #24
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}
 8005460:	20000be4 	.word	0x20000be4
 8005464:	20000bc4 	.word	0x20000bc4
 8005468:	200006ec 	.word	0x200006ec
 800546c:	20000b7c 	.word	0x20000b7c
 8005470:	200006e8 	.word	0x200006e8
 8005474:	20000bd0 	.word	0x20000bd0

08005478 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005480:	4b06      	ldr	r3, [pc, #24]	; (800549c <vTaskInternalSetTimeOutState+0x24>)
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005488:	4b05      	ldr	r3, [pc, #20]	; (80054a0 <vTaskInternalSetTimeOutState+0x28>)
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	605a      	str	r2, [r3, #4]
}
 8005490:	bf00      	nop
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr
 800549c:	20000bd4 	.word	0x20000bd4
 80054a0:	20000bc0 	.word	0x20000bc0

080054a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b088      	sub	sp, #32
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d109      	bne.n	80054c8 <xTaskCheckForTimeOut+0x24>
 80054b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b8:	f383 8811 	msr	BASEPRI, r3
 80054bc:	f3bf 8f6f 	isb	sy
 80054c0:	f3bf 8f4f 	dsb	sy
 80054c4:	613b      	str	r3, [r7, #16]
 80054c6:	e7fe      	b.n	80054c6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d109      	bne.n	80054e2 <xTaskCheckForTimeOut+0x3e>
 80054ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d2:	f383 8811 	msr	BASEPRI, r3
 80054d6:	f3bf 8f6f 	isb	sy
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	60fb      	str	r3, [r7, #12]
 80054e0:	e7fe      	b.n	80054e0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80054e2:	f000 ff4b 	bl	800637c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80054e6:	4b1d      	ldr	r3, [pc, #116]	; (800555c <xTaskCheckForTimeOut+0xb8>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	69ba      	ldr	r2, [r7, #24]
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054fe:	d102      	bne.n	8005506 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005500:	2300      	movs	r3, #0
 8005502:	61fb      	str	r3, [r7, #28]
 8005504:	e023      	b.n	800554e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	4b15      	ldr	r3, [pc, #84]	; (8005560 <xTaskCheckForTimeOut+0xbc>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	429a      	cmp	r2, r3
 8005510:	d007      	beq.n	8005522 <xTaskCheckForTimeOut+0x7e>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	69ba      	ldr	r2, [r7, #24]
 8005518:	429a      	cmp	r2, r3
 800551a:	d302      	bcc.n	8005522 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800551c:	2301      	movs	r3, #1
 800551e:	61fb      	str	r3, [r7, #28]
 8005520:	e015      	b.n	800554e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	429a      	cmp	r2, r3
 800552a:	d20b      	bcs.n	8005544 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	1ad2      	subs	r2, r2, r3
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f7ff ff9d 	bl	8005478 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800553e:	2300      	movs	r3, #0
 8005540:	61fb      	str	r3, [r7, #28]
 8005542:	e004      	b.n	800554e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	2200      	movs	r2, #0
 8005548:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800554a:	2301      	movs	r3, #1
 800554c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800554e:	f000 ff43 	bl	80063d8 <vPortExitCritical>

	return xReturn;
 8005552:	69fb      	ldr	r3, [r7, #28]
}
 8005554:	4618      	mov	r0, r3
 8005556:	3720      	adds	r7, #32
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}
 800555c:	20000bc0 	.word	0x20000bc0
 8005560:	20000bd4 	.word	0x20000bd4

08005564 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005564:	b480      	push	{r7}
 8005566:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005568:	4b03      	ldr	r3, [pc, #12]	; (8005578 <vTaskMissedYield+0x14>)
 800556a:	2201      	movs	r2, #1
 800556c:	601a      	str	r2, [r3, #0]
}
 800556e:	bf00      	nop
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr
 8005578:	20000bd0 	.word	0x20000bd0

0800557c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005584:	f000 f852 	bl	800562c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005588:	4b06      	ldr	r3, [pc, #24]	; (80055a4 <prvIdleTask+0x28>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2b01      	cmp	r3, #1
 800558e:	d9f9      	bls.n	8005584 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005590:	4b05      	ldr	r3, [pc, #20]	; (80055a8 <prvIdleTask+0x2c>)
 8005592:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005596:	601a      	str	r2, [r3, #0]
 8005598:	f3bf 8f4f 	dsb	sy
 800559c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80055a0:	e7f0      	b.n	8005584 <prvIdleTask+0x8>
 80055a2:	bf00      	nop
 80055a4:	200006ec 	.word	0x200006ec
 80055a8:	e000ed04 	.word	0xe000ed04

080055ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80055b2:	2300      	movs	r3, #0
 80055b4:	607b      	str	r3, [r7, #4]
 80055b6:	e00c      	b.n	80055d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	4613      	mov	r3, r2
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	4413      	add	r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4a12      	ldr	r2, [pc, #72]	; (800560c <prvInitialiseTaskLists+0x60>)
 80055c4:	4413      	add	r3, r2
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7fe f952 	bl	8003870 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	3301      	adds	r3, #1
 80055d0:	607b      	str	r3, [r7, #4]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b37      	cmp	r3, #55	; 0x37
 80055d6:	d9ef      	bls.n	80055b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80055d8:	480d      	ldr	r0, [pc, #52]	; (8005610 <prvInitialiseTaskLists+0x64>)
 80055da:	f7fe f949 	bl	8003870 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80055de:	480d      	ldr	r0, [pc, #52]	; (8005614 <prvInitialiseTaskLists+0x68>)
 80055e0:	f7fe f946 	bl	8003870 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80055e4:	480c      	ldr	r0, [pc, #48]	; (8005618 <prvInitialiseTaskLists+0x6c>)
 80055e6:	f7fe f943 	bl	8003870 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80055ea:	480c      	ldr	r0, [pc, #48]	; (800561c <prvInitialiseTaskLists+0x70>)
 80055ec:	f7fe f940 	bl	8003870 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80055f0:	480b      	ldr	r0, [pc, #44]	; (8005620 <prvInitialiseTaskLists+0x74>)
 80055f2:	f7fe f93d 	bl	8003870 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80055f6:	4b0b      	ldr	r3, [pc, #44]	; (8005624 <prvInitialiseTaskLists+0x78>)
 80055f8:	4a05      	ldr	r2, [pc, #20]	; (8005610 <prvInitialiseTaskLists+0x64>)
 80055fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80055fc:	4b0a      	ldr	r3, [pc, #40]	; (8005628 <prvInitialiseTaskLists+0x7c>)
 80055fe:	4a05      	ldr	r2, [pc, #20]	; (8005614 <prvInitialiseTaskLists+0x68>)
 8005600:	601a      	str	r2, [r3, #0]
}
 8005602:	bf00      	nop
 8005604:	3708      	adds	r7, #8
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	200006ec 	.word	0x200006ec
 8005610:	20000b4c 	.word	0x20000b4c
 8005614:	20000b60 	.word	0x20000b60
 8005618:	20000b7c 	.word	0x20000b7c
 800561c:	20000b90 	.word	0x20000b90
 8005620:	20000ba8 	.word	0x20000ba8
 8005624:	20000b74 	.word	0x20000b74
 8005628:	20000b78 	.word	0x20000b78

0800562c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005632:	e019      	b.n	8005668 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005634:	f000 fea2 	bl	800637c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005638:	4b0f      	ldr	r3, [pc, #60]	; (8005678 <prvCheckTasksWaitingTermination+0x4c>)
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	68db      	ldr	r3, [r3, #12]
 800563e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	3304      	adds	r3, #4
 8005644:	4618      	mov	r0, r3
 8005646:	f7fe f99d 	bl	8003984 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800564a:	4b0c      	ldr	r3, [pc, #48]	; (800567c <prvCheckTasksWaitingTermination+0x50>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	3b01      	subs	r3, #1
 8005650:	4a0a      	ldr	r2, [pc, #40]	; (800567c <prvCheckTasksWaitingTermination+0x50>)
 8005652:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005654:	4b0a      	ldr	r3, [pc, #40]	; (8005680 <prvCheckTasksWaitingTermination+0x54>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	3b01      	subs	r3, #1
 800565a:	4a09      	ldr	r2, [pc, #36]	; (8005680 <prvCheckTasksWaitingTermination+0x54>)
 800565c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800565e:	f000 febb 	bl	80063d8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 f80e 	bl	8005684 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005668:	4b05      	ldr	r3, [pc, #20]	; (8005680 <prvCheckTasksWaitingTermination+0x54>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d1e1      	bne.n	8005634 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005670:	bf00      	nop
 8005672:	3708      	adds	r7, #8
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}
 8005678:	20000b90 	.word	0x20000b90
 800567c:	20000bbc 	.word	0x20000bbc
 8005680:	20000ba4 	.word	0x20000ba4

08005684 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005692:	2b00      	cmp	r3, #0
 8005694:	d108      	bne.n	80056a8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800569a:	4618      	mov	r0, r3
 800569c:	f001 f84a 	bl	8006734 <vPortFree>
				vPortFree( pxTCB );
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f001 f847 	bl	8006734 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80056a6:	e017      	b.n	80056d8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d103      	bne.n	80056ba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f001 f83e 	bl	8006734 <vPortFree>
	}
 80056b8:	e00e      	b.n	80056d8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d009      	beq.n	80056d8 <prvDeleteTCB+0x54>
 80056c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056c8:	f383 8811 	msr	BASEPRI, r3
 80056cc:	f3bf 8f6f 	isb	sy
 80056d0:	f3bf 8f4f 	dsb	sy
 80056d4:	60fb      	str	r3, [r7, #12]
 80056d6:	e7fe      	b.n	80056d6 <prvDeleteTCB+0x52>
	}
 80056d8:	bf00      	nop
 80056da:	3710      	adds	r7, #16
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056e6:	4b0f      	ldr	r3, [pc, #60]	; (8005724 <prvResetNextTaskUnblockTime+0x44>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d101      	bne.n	80056f4 <prvResetNextTaskUnblockTime+0x14>
 80056f0:	2301      	movs	r3, #1
 80056f2:	e000      	b.n	80056f6 <prvResetNextTaskUnblockTime+0x16>
 80056f4:	2300      	movs	r3, #0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d004      	beq.n	8005704 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80056fa:	4b0b      	ldr	r3, [pc, #44]	; (8005728 <prvResetNextTaskUnblockTime+0x48>)
 80056fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005700:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005702:	e008      	b.n	8005716 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005704:	4b07      	ldr	r3, [pc, #28]	; (8005724 <prvResetNextTaskUnblockTime+0x44>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	4a05      	ldr	r2, [pc, #20]	; (8005728 <prvResetNextTaskUnblockTime+0x48>)
 8005714:	6013      	str	r3, [r2, #0]
}
 8005716:	bf00      	nop
 8005718:	370c      	adds	r7, #12
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	20000b74 	.word	0x20000b74
 8005728:	20000bdc 	.word	0x20000bdc

0800572c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8005732:	4b05      	ldr	r3, [pc, #20]	; (8005748 <xTaskGetCurrentTaskHandle+0x1c>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	607b      	str	r3, [r7, #4]

		return xReturn;
 8005738:	687b      	ldr	r3, [r7, #4]
	}
 800573a:	4618      	mov	r0, r3
 800573c:	370c      	adds	r7, #12
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	200006e8 	.word	0x200006e8

0800574c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005752:	4b0b      	ldr	r3, [pc, #44]	; (8005780 <xTaskGetSchedulerState+0x34>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d102      	bne.n	8005760 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800575a:	2301      	movs	r3, #1
 800575c:	607b      	str	r3, [r7, #4]
 800575e:	e008      	b.n	8005772 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005760:	4b08      	ldr	r3, [pc, #32]	; (8005784 <xTaskGetSchedulerState+0x38>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d102      	bne.n	800576e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005768:	2302      	movs	r3, #2
 800576a:	607b      	str	r3, [r7, #4]
 800576c:	e001      	b.n	8005772 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800576e:	2300      	movs	r3, #0
 8005770:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005772:	687b      	ldr	r3, [r7, #4]
	}
 8005774:	4618      	mov	r0, r3
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	20000bc8 	.word	0x20000bc8
 8005784:	20000be4 	.word	0x20000be4

08005788 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005794:	2300      	movs	r3, #0
 8005796:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d056      	beq.n	800584c <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057a2:	4b2d      	ldr	r3, [pc, #180]	; (8005858 <xTaskPriorityInherit+0xd0>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d246      	bcs.n	800583a <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	699b      	ldr	r3, [r3, #24]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	db06      	blt.n	80057c2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057b4:	4b28      	ldr	r3, [pc, #160]	; (8005858 <xTaskPriorityInherit+0xd0>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ba:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	6959      	ldr	r1, [r3, #20]
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057ca:	4613      	mov	r3, r2
 80057cc:	009b      	lsls	r3, r3, #2
 80057ce:	4413      	add	r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	4a22      	ldr	r2, [pc, #136]	; (800585c <xTaskPriorityInherit+0xd4>)
 80057d4:	4413      	add	r3, r2
 80057d6:	4299      	cmp	r1, r3
 80057d8:	d101      	bne.n	80057de <xTaskPriorityInherit+0x56>
 80057da:	2301      	movs	r3, #1
 80057dc:	e000      	b.n	80057e0 <xTaskPriorityInherit+0x58>
 80057de:	2300      	movs	r3, #0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d022      	beq.n	800582a <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	3304      	adds	r3, #4
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7fe f8cb 	bl	8003984 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80057ee:	4b1a      	ldr	r3, [pc, #104]	; (8005858 <xTaskPriorityInherit+0xd0>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057fc:	4b18      	ldr	r3, [pc, #96]	; (8005860 <xTaskPriorityInherit+0xd8>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	429a      	cmp	r2, r3
 8005802:	d903      	bls.n	800580c <xTaskPriorityInherit+0x84>
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005808:	4a15      	ldr	r2, [pc, #84]	; (8005860 <xTaskPriorityInherit+0xd8>)
 800580a:	6013      	str	r3, [r2, #0]
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005810:	4613      	mov	r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	4413      	add	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	4a10      	ldr	r2, [pc, #64]	; (800585c <xTaskPriorityInherit+0xd4>)
 800581a:	441a      	add	r2, r3
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	3304      	adds	r3, #4
 8005820:	4619      	mov	r1, r3
 8005822:	4610      	mov	r0, r2
 8005824:	f7fe f851 	bl	80038ca <vListInsertEnd>
 8005828:	e004      	b.n	8005834 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800582a:	4b0b      	ldr	r3, [pc, #44]	; (8005858 <xTaskPriorityInherit+0xd0>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005834:	2301      	movs	r3, #1
 8005836:	60fb      	str	r3, [r7, #12]
 8005838:	e008      	b.n	800584c <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800583e:	4b06      	ldr	r3, [pc, #24]	; (8005858 <xTaskPriorityInherit+0xd0>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005844:	429a      	cmp	r2, r3
 8005846:	d201      	bcs.n	800584c <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005848:	2301      	movs	r3, #1
 800584a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800584c:	68fb      	ldr	r3, [r7, #12]
	}
 800584e:	4618      	mov	r0, r3
 8005850:	3710      	adds	r7, #16
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	200006e8 	.word	0x200006e8
 800585c:	200006ec 	.word	0x200006ec
 8005860:	20000bc4 	.word	0x20000bc4

08005864 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005864:	b580      	push	{r7, lr}
 8005866:	b086      	sub	sp, #24
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005870:	2300      	movs	r3, #0
 8005872:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d054      	beq.n	8005924 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800587a:	4b2d      	ldr	r3, [pc, #180]	; (8005930 <xTaskPriorityDisinherit+0xcc>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	693a      	ldr	r2, [r7, #16]
 8005880:	429a      	cmp	r2, r3
 8005882:	d009      	beq.n	8005898 <xTaskPriorityDisinherit+0x34>
 8005884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005888:	f383 8811 	msr	BASEPRI, r3
 800588c:	f3bf 8f6f 	isb	sy
 8005890:	f3bf 8f4f 	dsb	sy
 8005894:	60fb      	str	r3, [r7, #12]
 8005896:	e7fe      	b.n	8005896 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800589c:	2b00      	cmp	r3, #0
 800589e:	d109      	bne.n	80058b4 <xTaskPriorityDisinherit+0x50>
 80058a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a4:	f383 8811 	msr	BASEPRI, r3
 80058a8:	f3bf 8f6f 	isb	sy
 80058ac:	f3bf 8f4f 	dsb	sy
 80058b0:	60bb      	str	r3, [r7, #8]
 80058b2:	e7fe      	b.n	80058b2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058b8:	1e5a      	subs	r2, r3, #1
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d02c      	beq.n	8005924 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d128      	bne.n	8005924 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	3304      	adds	r3, #4
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7fe f854 	bl	8003984 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058f4:	4b0f      	ldr	r3, [pc, #60]	; (8005934 <xTaskPriorityDisinherit+0xd0>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d903      	bls.n	8005904 <xTaskPriorityDisinherit+0xa0>
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005900:	4a0c      	ldr	r2, [pc, #48]	; (8005934 <xTaskPriorityDisinherit+0xd0>)
 8005902:	6013      	str	r3, [r2, #0]
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005908:	4613      	mov	r3, r2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	4413      	add	r3, r2
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	4a09      	ldr	r2, [pc, #36]	; (8005938 <xTaskPriorityDisinherit+0xd4>)
 8005912:	441a      	add	r2, r3
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	3304      	adds	r3, #4
 8005918:	4619      	mov	r1, r3
 800591a:	4610      	mov	r0, r2
 800591c:	f7fd ffd5 	bl	80038ca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005920:	2301      	movs	r3, #1
 8005922:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005924:	697b      	ldr	r3, [r7, #20]
	}
 8005926:	4618      	mov	r0, r3
 8005928:	3718      	adds	r7, #24
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	200006e8 	.word	0x200006e8
 8005934:	20000bc4 	.word	0x20000bc4
 8005938:	200006ec 	.word	0x200006ec

0800593c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800593c:	b580      	push	{r7, lr}
 800593e:	b088      	sub	sp, #32
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800594a:	2301      	movs	r3, #1
 800594c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d06d      	beq.n	8005a30 <vTaskPriorityDisinheritAfterTimeout+0xf4>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005954:	69bb      	ldr	r3, [r7, #24]
 8005956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005958:	2b00      	cmp	r3, #0
 800595a:	d109      	bne.n	8005970 <vTaskPriorityDisinheritAfterTimeout+0x34>
 800595c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005960:	f383 8811 	msr	BASEPRI, r3
 8005964:	f3bf 8f6f 	isb	sy
 8005968:	f3bf 8f4f 	dsb	sy
 800596c:	60fb      	str	r3, [r7, #12]
 800596e:	e7fe      	b.n	800596e <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005974:	683a      	ldr	r2, [r7, #0]
 8005976:	429a      	cmp	r2, r3
 8005978:	d902      	bls.n	8005980 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	61fb      	str	r3, [r7, #28]
 800597e:	e002      	b.n	8005986 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005984:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598a:	69fa      	ldr	r2, [r7, #28]
 800598c:	429a      	cmp	r2, r3
 800598e:	d04f      	beq.n	8005a30 <vTaskPriorityDisinheritAfterTimeout+0xf4>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005994:	697a      	ldr	r2, [r7, #20]
 8005996:	429a      	cmp	r2, r3
 8005998:	d14a      	bne.n	8005a30 <vTaskPriorityDisinheritAfterTimeout+0xf4>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800599a:	4b27      	ldr	r3, [pc, #156]	; (8005a38 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d109      	bne.n	80059b8 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 80059a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a8:	f383 8811 	msr	BASEPRI, r3
 80059ac:	f3bf 8f6f 	isb	sy
 80059b0:	f3bf 8f4f 	dsb	sy
 80059b4:	60bb      	str	r3, [r7, #8]
 80059b6:	e7fe      	b.n	80059b6 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059bc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	69fa      	ldr	r2, [r7, #28]
 80059c2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	699b      	ldr	r3, [r3, #24]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	db04      	blt.n	80059d6 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80059d6:	69bb      	ldr	r3, [r7, #24]
 80059d8:	6959      	ldr	r1, [r3, #20]
 80059da:	693a      	ldr	r2, [r7, #16]
 80059dc:	4613      	mov	r3, r2
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	4413      	add	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	4a15      	ldr	r2, [pc, #84]	; (8005a3c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80059e6:	4413      	add	r3, r2
 80059e8:	4299      	cmp	r1, r3
 80059ea:	d101      	bne.n	80059f0 <vTaskPriorityDisinheritAfterTimeout+0xb4>
 80059ec:	2301      	movs	r3, #1
 80059ee:	e000      	b.n	80059f2 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 80059f0:	2300      	movs	r3, #0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d01c      	beq.n	8005a30 <vTaskPriorityDisinheritAfterTimeout+0xf4>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059f6:	69bb      	ldr	r3, [r7, #24]
 80059f8:	3304      	adds	r3, #4
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7fd ffc2 	bl	8003984 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a04:	4b0e      	ldr	r3, [pc, #56]	; (8005a40 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d903      	bls.n	8005a14 <vTaskPriorityDisinheritAfterTimeout+0xd8>
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a10:	4a0b      	ldr	r2, [pc, #44]	; (8005a40 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005a12:	6013      	str	r3, [r2, #0]
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a18:	4613      	mov	r3, r2
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	4413      	add	r3, r2
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	4a06      	ldr	r2, [pc, #24]	; (8005a3c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005a22:	441a      	add	r2, r3
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	3304      	adds	r3, #4
 8005a28:	4619      	mov	r1, r3
 8005a2a:	4610      	mov	r0, r2
 8005a2c:	f7fd ff4d 	bl	80038ca <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a30:	bf00      	nop
 8005a32:	3720      	adds	r7, #32
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	200006e8 	.word	0x200006e8
 8005a3c:	200006ec 	.word	0x200006ec
 8005a40:	20000bc4 	.word	0x20000bc4

08005a44 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8005a44:	b480      	push	{r7}
 8005a46:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005a48:	4b07      	ldr	r3, [pc, #28]	; (8005a68 <pvTaskIncrementMutexHeldCount+0x24>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d004      	beq.n	8005a5a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005a50:	4b05      	ldr	r3, [pc, #20]	; (8005a68 <pvTaskIncrementMutexHeldCount+0x24>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005a56:	3201      	adds	r2, #1
 8005a58:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8005a5a:	4b03      	ldr	r3, [pc, #12]	; (8005a68 <pvTaskIncrementMutexHeldCount+0x24>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
	}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr
 8005a68:	200006e8 	.word	0x200006e8

08005a6c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a76:	4b21      	ldr	r3, [pc, #132]	; (8005afc <prvAddCurrentTaskToDelayedList+0x90>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a7c:	4b20      	ldr	r3, [pc, #128]	; (8005b00 <prvAddCurrentTaskToDelayedList+0x94>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	3304      	adds	r3, #4
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7fd ff7e 	bl	8003984 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a8e:	d10a      	bne.n	8005aa6 <prvAddCurrentTaskToDelayedList+0x3a>
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d007      	beq.n	8005aa6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a96:	4b1a      	ldr	r3, [pc, #104]	; (8005b00 <prvAddCurrentTaskToDelayedList+0x94>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	3304      	adds	r3, #4
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	4819      	ldr	r0, [pc, #100]	; (8005b04 <prvAddCurrentTaskToDelayedList+0x98>)
 8005aa0:	f7fd ff13 	bl	80038ca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005aa4:	e026      	b.n	8005af4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4413      	add	r3, r2
 8005aac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005aae:	4b14      	ldr	r3, [pc, #80]	; (8005b00 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005ab6:	68ba      	ldr	r2, [r7, #8]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d209      	bcs.n	8005ad2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005abe:	4b12      	ldr	r3, [pc, #72]	; (8005b08 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	4b0f      	ldr	r3, [pc, #60]	; (8005b00 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	3304      	adds	r3, #4
 8005ac8:	4619      	mov	r1, r3
 8005aca:	4610      	mov	r0, r2
 8005acc:	f7fd ff21 	bl	8003912 <vListInsert>
}
 8005ad0:	e010      	b.n	8005af4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ad2:	4b0e      	ldr	r3, [pc, #56]	; (8005b0c <prvAddCurrentTaskToDelayedList+0xa0>)
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	4b0a      	ldr	r3, [pc, #40]	; (8005b00 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	3304      	adds	r3, #4
 8005adc:	4619      	mov	r1, r3
 8005ade:	4610      	mov	r0, r2
 8005ae0:	f7fd ff17 	bl	8003912 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ae4:	4b0a      	ldr	r3, [pc, #40]	; (8005b10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d202      	bcs.n	8005af4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005aee:	4a08      	ldr	r2, [pc, #32]	; (8005b10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	6013      	str	r3, [r2, #0]
}
 8005af4:	bf00      	nop
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	20000bc0 	.word	0x20000bc0
 8005b00:	200006e8 	.word	0x200006e8
 8005b04:	20000ba8 	.word	0x20000ba8
 8005b08:	20000b78 	.word	0x20000b78
 8005b0c:	20000b74 	.word	0x20000b74
 8005b10:	20000bdc 	.word	0x20000bdc

08005b14 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b08a      	sub	sp, #40	; 0x28
 8005b18:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005b1e:	f000 fac3 	bl	80060a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005b22:	4b1c      	ldr	r3, [pc, #112]	; (8005b94 <xTimerCreateTimerTask+0x80>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d021      	beq.n	8005b6e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005b32:	1d3a      	adds	r2, r7, #4
 8005b34:	f107 0108 	add.w	r1, r7, #8
 8005b38:	f107 030c 	add.w	r3, r7, #12
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f7fd fe7d 	bl	800383c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005b42:	6879      	ldr	r1, [r7, #4]
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	9202      	str	r2, [sp, #8]
 8005b4a:	9301      	str	r3, [sp, #4]
 8005b4c:	2302      	movs	r3, #2
 8005b4e:	9300      	str	r3, [sp, #0]
 8005b50:	2300      	movs	r3, #0
 8005b52:	460a      	mov	r2, r1
 8005b54:	4910      	ldr	r1, [pc, #64]	; (8005b98 <xTimerCreateTimerTask+0x84>)
 8005b56:	4811      	ldr	r0, [pc, #68]	; (8005b9c <xTimerCreateTimerTask+0x88>)
 8005b58:	f7fe ffde 	bl	8004b18 <xTaskCreateStatic>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	4b10      	ldr	r3, [pc, #64]	; (8005ba0 <xTimerCreateTimerTask+0x8c>)
 8005b60:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005b62:	4b0f      	ldr	r3, [pc, #60]	; (8005ba0 <xTimerCreateTimerTask+0x8c>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d001      	beq.n	8005b6e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d109      	bne.n	8005b88 <xTimerCreateTimerTask+0x74>
 8005b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b78:	f383 8811 	msr	BASEPRI, r3
 8005b7c:	f3bf 8f6f 	isb	sy
 8005b80:	f3bf 8f4f 	dsb	sy
 8005b84:	613b      	str	r3, [r7, #16]
 8005b86:	e7fe      	b.n	8005b86 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8005b88:	697b      	ldr	r3, [r7, #20]
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3718      	adds	r7, #24
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	20000c18 	.word	0x20000c18
 8005b98:	08006a18 	.word	0x08006a18
 8005b9c:	08005cbd 	.word	0x08005cbd
 8005ba0:	20000c1c 	.word	0x20000c1c

08005ba4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b08a      	sub	sp, #40	; 0x28
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
 8005bb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d109      	bne.n	8005bd0 <xTimerGenericCommand+0x2c>
 8005bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bc0:	f383 8811 	msr	BASEPRI, r3
 8005bc4:	f3bf 8f6f 	isb	sy
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	623b      	str	r3, [r7, #32]
 8005bce:	e7fe      	b.n	8005bce <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005bd0:	4b19      	ldr	r3, [pc, #100]	; (8005c38 <xTimerGenericCommand+0x94>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d02a      	beq.n	8005c2e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	2b05      	cmp	r3, #5
 8005be8:	dc18      	bgt.n	8005c1c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005bea:	f7ff fdaf 	bl	800574c <xTaskGetSchedulerState>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d109      	bne.n	8005c08 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005bf4:	4b10      	ldr	r3, [pc, #64]	; (8005c38 <xTimerGenericCommand+0x94>)
 8005bf6:	6818      	ldr	r0, [r3, #0]
 8005bf8:	f107 0110 	add.w	r1, r7, #16
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c00:	f7fe f940 	bl	8003e84 <xQueueGenericSend>
 8005c04:	6278      	str	r0, [r7, #36]	; 0x24
 8005c06:	e012      	b.n	8005c2e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005c08:	4b0b      	ldr	r3, [pc, #44]	; (8005c38 <xTimerGenericCommand+0x94>)
 8005c0a:	6818      	ldr	r0, [r3, #0]
 8005c0c:	f107 0110 	add.w	r1, r7, #16
 8005c10:	2300      	movs	r3, #0
 8005c12:	2200      	movs	r2, #0
 8005c14:	f7fe f936 	bl	8003e84 <xQueueGenericSend>
 8005c18:	6278      	str	r0, [r7, #36]	; 0x24
 8005c1a:	e008      	b.n	8005c2e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005c1c:	4b06      	ldr	r3, [pc, #24]	; (8005c38 <xTimerGenericCommand+0x94>)
 8005c1e:	6818      	ldr	r0, [r3, #0]
 8005c20:	f107 0110 	add.w	r1, r7, #16
 8005c24:	2300      	movs	r3, #0
 8005c26:	683a      	ldr	r2, [r7, #0]
 8005c28:	f7fe fa26 	bl	8004078 <xQueueGenericSendFromISR>
 8005c2c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3728      	adds	r7, #40	; 0x28
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	20000c18 	.word	0x20000c18

08005c3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b088      	sub	sp, #32
 8005c40:	af02      	add	r7, sp, #8
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005c46:	4b1c      	ldr	r3, [pc, #112]	; (8005cb8 <prvProcessExpiredTimer+0x7c>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	3304      	adds	r3, #4
 8005c54:	4618      	mov	r0, r3
 8005c56:	f7fd fe95 	bl	8003984 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	69db      	ldr	r3, [r3, #28]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d121      	bne.n	8005ca6 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	699a      	ldr	r2, [r3, #24]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	18d1      	adds	r1, r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	683a      	ldr	r2, [r7, #0]
 8005c6e:	6978      	ldr	r0, [r7, #20]
 8005c70:	f000 f8c8 	bl	8005e04 <prvInsertTimerInActiveList>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d015      	beq.n	8005ca6 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	2300      	movs	r3, #0
 8005c80:	687a      	ldr	r2, [r7, #4]
 8005c82:	2100      	movs	r1, #0
 8005c84:	6978      	ldr	r0, [r7, #20]
 8005c86:	f7ff ff8d 	bl	8005ba4 <xTimerGenericCommand>
 8005c8a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d109      	bne.n	8005ca6 <prvProcessExpiredTimer+0x6a>
 8005c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c96:	f383 8811 	msr	BASEPRI, r3
 8005c9a:	f3bf 8f6f 	isb	sy
 8005c9e:	f3bf 8f4f 	dsb	sy
 8005ca2:	60fb      	str	r3, [r7, #12]
 8005ca4:	e7fe      	b.n	8005ca4 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005caa:	6978      	ldr	r0, [r7, #20]
 8005cac:	4798      	blx	r3
}
 8005cae:	bf00      	nop
 8005cb0:	3718      	adds	r7, #24
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	20000c10 	.word	0x20000c10

08005cbc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005cc4:	f107 0308 	add.w	r3, r7, #8
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f000 f857 	bl	8005d7c <prvGetNextExpireTime>
 8005cce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f000 f803 	bl	8005ce0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005cda:	f000 f8d5 	bl	8005e88 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005cde:	e7f1      	b.n	8005cc4 <prvTimerTask+0x8>

08005ce0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005cea:	f7ff f941 	bl	8004f70 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005cee:	f107 0308 	add.w	r3, r7, #8
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f000 f866 	bl	8005dc4 <prvSampleTimeNow>
 8005cf8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d130      	bne.n	8005d62 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10a      	bne.n	8005d1c <prvProcessTimerOrBlockTask+0x3c>
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d806      	bhi.n	8005d1c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005d0e:	f7ff f93d 	bl	8004f8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005d12:	68f9      	ldr	r1, [r7, #12]
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f7ff ff91 	bl	8005c3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005d1a:	e024      	b.n	8005d66 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d008      	beq.n	8005d34 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005d22:	4b13      	ldr	r3, [pc, #76]	; (8005d70 <prvProcessTimerOrBlockTask+0x90>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	bf0c      	ite	eq
 8005d2c:	2301      	moveq	r3, #1
 8005d2e:	2300      	movne	r3, #0
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005d34:	4b0f      	ldr	r3, [pc, #60]	; (8005d74 <prvProcessTimerOrBlockTask+0x94>)
 8005d36:	6818      	ldr	r0, [r3, #0]
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	4619      	mov	r1, r3
 8005d42:	f7fe feb5 	bl	8004ab0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005d46:	f7ff f921 	bl	8004f8c <xTaskResumeAll>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d10a      	bne.n	8005d66 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005d50:	4b09      	ldr	r3, [pc, #36]	; (8005d78 <prvProcessTimerOrBlockTask+0x98>)
 8005d52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d56:	601a      	str	r2, [r3, #0]
 8005d58:	f3bf 8f4f 	dsb	sy
 8005d5c:	f3bf 8f6f 	isb	sy
}
 8005d60:	e001      	b.n	8005d66 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005d62:	f7ff f913 	bl	8004f8c <xTaskResumeAll>
}
 8005d66:	bf00      	nop
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	20000c14 	.word	0x20000c14
 8005d74:	20000c18 	.word	0x20000c18
 8005d78:	e000ed04 	.word	0xe000ed04

08005d7c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b085      	sub	sp, #20
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005d84:	4b0e      	ldr	r3, [pc, #56]	; (8005dc0 <prvGetNextExpireTime+0x44>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	bf0c      	ite	eq
 8005d8e:	2301      	moveq	r3, #1
 8005d90:	2300      	movne	r3, #0
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	461a      	mov	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d105      	bne.n	8005dae <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005da2:	4b07      	ldr	r3, [pc, #28]	; (8005dc0 <prvGetNextExpireTime+0x44>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	60fb      	str	r3, [r7, #12]
 8005dac:	e001      	b.n	8005db2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005dae:	2300      	movs	r3, #0
 8005db0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005db2:	68fb      	ldr	r3, [r7, #12]
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3714      	adds	r7, #20
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr
 8005dc0:	20000c10 	.word	0x20000c10

08005dc4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005dcc:	f7ff f97a 	bl	80050c4 <xTaskGetTickCount>
 8005dd0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005dd2:	4b0b      	ldr	r3, [pc, #44]	; (8005e00 <prvSampleTimeNow+0x3c>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68fa      	ldr	r2, [r7, #12]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d205      	bcs.n	8005de8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005ddc:	f000 f904 	bl	8005fe8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	601a      	str	r2, [r3, #0]
 8005de6:	e002      	b.n	8005dee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005dee:	4a04      	ldr	r2, [pc, #16]	; (8005e00 <prvSampleTimeNow+0x3c>)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005df4:	68fb      	ldr	r3, [r7, #12]
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3710      	adds	r7, #16
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	20000c20 	.word	0x20000c20

08005e04 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b086      	sub	sp, #24
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	607a      	str	r2, [r7, #4]
 8005e10:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005e12:	2300      	movs	r3, #0
 8005e14:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	68ba      	ldr	r2, [r7, #8]
 8005e1a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005e22:	68ba      	ldr	r2, [r7, #8]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d812      	bhi.n	8005e50 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	1ad2      	subs	r2, r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	699b      	ldr	r3, [r3, #24]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d302      	bcc.n	8005e3e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	617b      	str	r3, [r7, #20]
 8005e3c:	e01b      	b.n	8005e76 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005e3e:	4b10      	ldr	r3, [pc, #64]	; (8005e80 <prvInsertTimerInActiveList+0x7c>)
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	3304      	adds	r3, #4
 8005e46:	4619      	mov	r1, r3
 8005e48:	4610      	mov	r0, r2
 8005e4a:	f7fd fd62 	bl	8003912 <vListInsert>
 8005e4e:	e012      	b.n	8005e76 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d206      	bcs.n	8005e66 <prvInsertTimerInActiveList+0x62>
 8005e58:	68ba      	ldr	r2, [r7, #8]
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d302      	bcc.n	8005e66 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005e60:	2301      	movs	r3, #1
 8005e62:	617b      	str	r3, [r7, #20]
 8005e64:	e007      	b.n	8005e76 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005e66:	4b07      	ldr	r3, [pc, #28]	; (8005e84 <prvInsertTimerInActiveList+0x80>)
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	3304      	adds	r3, #4
 8005e6e:	4619      	mov	r1, r3
 8005e70:	4610      	mov	r0, r2
 8005e72:	f7fd fd4e 	bl	8003912 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005e76:	697b      	ldr	r3, [r7, #20]
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3718      	adds	r7, #24
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	20000c14 	.word	0x20000c14
 8005e84:	20000c10 	.word	0x20000c10

08005e88 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b08e      	sub	sp, #56	; 0x38
 8005e8c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005e8e:	e099      	b.n	8005fc4 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	da17      	bge.n	8005ec6 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005e96:	1d3b      	adds	r3, r7, #4
 8005e98:	3304      	adds	r3, #4
 8005e9a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d109      	bne.n	8005eb6 <prvProcessReceivedCommands+0x2e>
 8005ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea6:	f383 8811 	msr	BASEPRI, r3
 8005eaa:	f3bf 8f6f 	isb	sy
 8005eae:	f3bf 8f4f 	dsb	sy
 8005eb2:	61fb      	str	r3, [r7, #28]
 8005eb4:	e7fe      	b.n	8005eb4 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ebc:	6850      	ldr	r0, [r2, #4]
 8005ebe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ec0:	6892      	ldr	r2, [r2, #8]
 8005ec2:	4611      	mov	r1, r2
 8005ec4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	db7a      	blt.n	8005fc2 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ed2:	695b      	ldr	r3, [r3, #20]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d004      	beq.n	8005ee2 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eda:	3304      	adds	r3, #4
 8005edc:	4618      	mov	r0, r3
 8005ede:	f7fd fd51 	bl	8003984 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005ee2:	463b      	mov	r3, r7
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f7ff ff6d 	bl	8005dc4 <prvSampleTimeNow>
 8005eea:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b09      	cmp	r3, #9
 8005ef0:	d868      	bhi.n	8005fc4 <prvProcessReceivedCommands+0x13c>
 8005ef2:	a201      	add	r2, pc, #4	; (adr r2, 8005ef8 <prvProcessReceivedCommands+0x70>)
 8005ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef8:	08005f21 	.word	0x08005f21
 8005efc:	08005f21 	.word	0x08005f21
 8005f00:	08005f21 	.word	0x08005f21
 8005f04:	08005fc5 	.word	0x08005fc5
 8005f08:	08005f7b 	.word	0x08005f7b
 8005f0c:	08005fb1 	.word	0x08005fb1
 8005f10:	08005f21 	.word	0x08005f21
 8005f14:	08005f21 	.word	0x08005f21
 8005f18:	08005fc5 	.word	0x08005fc5
 8005f1c:	08005f7b 	.word	0x08005f7b
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	18d1      	adds	r1, r2, r3
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f2e:	f7ff ff69 	bl	8005e04 <prvInsertTimerInActiveList>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d045      	beq.n	8005fc4 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f3e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f42:	69db      	ldr	r3, [r3, #28]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d13d      	bne.n	8005fc4 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005f48:	68ba      	ldr	r2, [r7, #8]
 8005f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f4c:	699b      	ldr	r3, [r3, #24]
 8005f4e:	441a      	add	r2, r3
 8005f50:	2300      	movs	r3, #0
 8005f52:	9300      	str	r3, [sp, #0]
 8005f54:	2300      	movs	r3, #0
 8005f56:	2100      	movs	r1, #0
 8005f58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f5a:	f7ff fe23 	bl	8005ba4 <xTimerGenericCommand>
 8005f5e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005f60:	6a3b      	ldr	r3, [r7, #32]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d12e      	bne.n	8005fc4 <prvProcessReceivedCommands+0x13c>
 8005f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f6a:	f383 8811 	msr	BASEPRI, r3
 8005f6e:	f3bf 8f6f 	isb	sy
 8005f72:	f3bf 8f4f 	dsb	sy
 8005f76:	61bb      	str	r3, [r7, #24]
 8005f78:	e7fe      	b.n	8005f78 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005f7a:	68ba      	ldr	r2, [r7, #8]
 8005f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d109      	bne.n	8005f9c <prvProcessReceivedCommands+0x114>
 8005f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f8c:	f383 8811 	msr	BASEPRI, r3
 8005f90:	f3bf 8f6f 	isb	sy
 8005f94:	f3bf 8f4f 	dsb	sy
 8005f98:	617b      	str	r3, [r7, #20]
 8005f9a:	e7fe      	b.n	8005f9a <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f9e:	699a      	ldr	r2, [r3, #24]
 8005fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa2:	18d1      	adds	r1, r2, r3
 8005fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fa8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005faa:	f7ff ff2b 	bl	8005e04 <prvInsertTimerInActiveList>
					break;
 8005fae:	e009      	b.n	8005fc4 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d104      	bne.n	8005fc4 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8005fba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fbc:	f000 fbba 	bl	8006734 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005fc0:	e000      	b.n	8005fc4 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005fc2:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005fc4:	4b07      	ldr	r3, [pc, #28]	; (8005fe4 <prvProcessReceivedCommands+0x15c>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	1d39      	adds	r1, r7, #4
 8005fca:	2200      	movs	r2, #0
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f7fe f971 	bl	80042b4 <xQueueReceive>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	f47f af5b 	bne.w	8005e90 <prvProcessReceivedCommands+0x8>
	}
}
 8005fda:	bf00      	nop
 8005fdc:	3730      	adds	r7, #48	; 0x30
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	20000c18 	.word	0x20000c18

08005fe8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b088      	sub	sp, #32
 8005fec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005fee:	e044      	b.n	800607a <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005ff0:	4b2b      	ldr	r3, [pc, #172]	; (80060a0 <prvSwitchTimerLists+0xb8>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005ffa:	4b29      	ldr	r3, [pc, #164]	; (80060a0 <prvSwitchTimerLists+0xb8>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	3304      	adds	r3, #4
 8006008:	4618      	mov	r0, r3
 800600a:	f7fd fcbb 	bl	8003984 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006012:	68f8      	ldr	r0, [r7, #12]
 8006014:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	2b01      	cmp	r3, #1
 800601c:	d12d      	bne.n	800607a <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	4413      	add	r3, r2
 8006026:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006028:	68ba      	ldr	r2, [r7, #8]
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	429a      	cmp	r2, r3
 800602e:	d90e      	bls.n	800604e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	68ba      	ldr	r2, [r7, #8]
 8006034:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	68fa      	ldr	r2, [r7, #12]
 800603a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800603c:	4b18      	ldr	r3, [pc, #96]	; (80060a0 <prvSwitchTimerLists+0xb8>)
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	3304      	adds	r3, #4
 8006044:	4619      	mov	r1, r3
 8006046:	4610      	mov	r0, r2
 8006048:	f7fd fc63 	bl	8003912 <vListInsert>
 800604c:	e015      	b.n	800607a <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800604e:	2300      	movs	r3, #0
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	2300      	movs	r3, #0
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	2100      	movs	r1, #0
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	f7ff fda3 	bl	8005ba4 <xTimerGenericCommand>
 800605e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d109      	bne.n	800607a <prvSwitchTimerLists+0x92>
 8006066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800606a:	f383 8811 	msr	BASEPRI, r3
 800606e:	f3bf 8f6f 	isb	sy
 8006072:	f3bf 8f4f 	dsb	sy
 8006076:	603b      	str	r3, [r7, #0]
 8006078:	e7fe      	b.n	8006078 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800607a:	4b09      	ldr	r3, [pc, #36]	; (80060a0 <prvSwitchTimerLists+0xb8>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1b5      	bne.n	8005ff0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006084:	4b06      	ldr	r3, [pc, #24]	; (80060a0 <prvSwitchTimerLists+0xb8>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800608a:	4b06      	ldr	r3, [pc, #24]	; (80060a4 <prvSwitchTimerLists+0xbc>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a04      	ldr	r2, [pc, #16]	; (80060a0 <prvSwitchTimerLists+0xb8>)
 8006090:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006092:	4a04      	ldr	r2, [pc, #16]	; (80060a4 <prvSwitchTimerLists+0xbc>)
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	6013      	str	r3, [r2, #0]
}
 8006098:	bf00      	nop
 800609a:	3718      	adds	r7, #24
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}
 80060a0:	20000c10 	.word	0x20000c10
 80060a4:	20000c14 	.word	0x20000c14

080060a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b082      	sub	sp, #8
 80060ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80060ae:	f000 f965 	bl	800637c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80060b2:	4b15      	ldr	r3, [pc, #84]	; (8006108 <prvCheckForValidListAndQueue+0x60>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d120      	bne.n	80060fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80060ba:	4814      	ldr	r0, [pc, #80]	; (800610c <prvCheckForValidListAndQueue+0x64>)
 80060bc:	f7fd fbd8 	bl	8003870 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80060c0:	4813      	ldr	r0, [pc, #76]	; (8006110 <prvCheckForValidListAndQueue+0x68>)
 80060c2:	f7fd fbd5 	bl	8003870 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80060c6:	4b13      	ldr	r3, [pc, #76]	; (8006114 <prvCheckForValidListAndQueue+0x6c>)
 80060c8:	4a10      	ldr	r2, [pc, #64]	; (800610c <prvCheckForValidListAndQueue+0x64>)
 80060ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80060cc:	4b12      	ldr	r3, [pc, #72]	; (8006118 <prvCheckForValidListAndQueue+0x70>)
 80060ce:	4a10      	ldr	r2, [pc, #64]	; (8006110 <prvCheckForValidListAndQueue+0x68>)
 80060d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80060d2:	2300      	movs	r3, #0
 80060d4:	9300      	str	r3, [sp, #0]
 80060d6:	4b11      	ldr	r3, [pc, #68]	; (800611c <prvCheckForValidListAndQueue+0x74>)
 80060d8:	4a11      	ldr	r2, [pc, #68]	; (8006120 <prvCheckForValidListAndQueue+0x78>)
 80060da:	2110      	movs	r1, #16
 80060dc:	200a      	movs	r0, #10
 80060de:	f7fd fce3 	bl	8003aa8 <xQueueGenericCreateStatic>
 80060e2:	4602      	mov	r2, r0
 80060e4:	4b08      	ldr	r3, [pc, #32]	; (8006108 <prvCheckForValidListAndQueue+0x60>)
 80060e6:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80060e8:	4b07      	ldr	r3, [pc, #28]	; (8006108 <prvCheckForValidListAndQueue+0x60>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d005      	beq.n	80060fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80060f0:	4b05      	ldr	r3, [pc, #20]	; (8006108 <prvCheckForValidListAndQueue+0x60>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	490b      	ldr	r1, [pc, #44]	; (8006124 <prvCheckForValidListAndQueue+0x7c>)
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7fe fc88 	bl	8004a0c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80060fc:	f000 f96c 	bl	80063d8 <vPortExitCritical>
}
 8006100:	bf00      	nop
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	20000c18 	.word	0x20000c18
 800610c:	20000be8 	.word	0x20000be8
 8006110:	20000bfc 	.word	0x20000bfc
 8006114:	20000c10 	.word	0x20000c10
 8006118:	20000c14 	.word	0x20000c14
 800611c:	20000cc4 	.word	0x20000cc4
 8006120:	20000c24 	.word	0x20000c24
 8006124:	08006a20 	.word	0x08006a20

08006128 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	3b04      	subs	r3, #4
 8006138:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006140:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	3b04      	subs	r3, #4
 8006146:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	f023 0201 	bic.w	r2, r3, #1
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	3b04      	subs	r3, #4
 8006156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006158:	4a0c      	ldr	r2, [pc, #48]	; (800618c <pxPortInitialiseStack+0x64>)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	3b14      	subs	r3, #20
 8006162:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	3b04      	subs	r3, #4
 800616e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f06f 0202 	mvn.w	r2, #2
 8006176:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	3b20      	subs	r3, #32
 800617c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800617e:	68fb      	ldr	r3, [r7, #12]
}
 8006180:	4618      	mov	r0, r3
 8006182:	3714      	adds	r7, #20
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr
 800618c:	08006191 	.word	0x08006191

08006190 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006196:	2300      	movs	r3, #0
 8006198:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800619a:	4b11      	ldr	r3, [pc, #68]	; (80061e0 <prvTaskExitError+0x50>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80061a2:	d009      	beq.n	80061b8 <prvTaskExitError+0x28>
 80061a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a8:	f383 8811 	msr	BASEPRI, r3
 80061ac:	f3bf 8f6f 	isb	sy
 80061b0:	f3bf 8f4f 	dsb	sy
 80061b4:	60fb      	str	r3, [r7, #12]
 80061b6:	e7fe      	b.n	80061b6 <prvTaskExitError+0x26>
 80061b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80061ca:	bf00      	nop
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d0fc      	beq.n	80061cc <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80061d2:	bf00      	nop
 80061d4:	3714      	adds	r7, #20
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	2000000c 	.word	0x2000000c
	...

080061f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80061f0:	4b07      	ldr	r3, [pc, #28]	; (8006210 <pxCurrentTCBConst2>)
 80061f2:	6819      	ldr	r1, [r3, #0]
 80061f4:	6808      	ldr	r0, [r1, #0]
 80061f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061fa:	f380 8809 	msr	PSP, r0
 80061fe:	f3bf 8f6f 	isb	sy
 8006202:	f04f 0000 	mov.w	r0, #0
 8006206:	f380 8811 	msr	BASEPRI, r0
 800620a:	4770      	bx	lr
 800620c:	f3af 8000 	nop.w

08006210 <pxCurrentTCBConst2>:
 8006210:	200006e8 	.word	0x200006e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006214:	bf00      	nop
 8006216:	bf00      	nop

08006218 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006218:	4808      	ldr	r0, [pc, #32]	; (800623c <prvPortStartFirstTask+0x24>)
 800621a:	6800      	ldr	r0, [r0, #0]
 800621c:	6800      	ldr	r0, [r0, #0]
 800621e:	f380 8808 	msr	MSP, r0
 8006222:	f04f 0000 	mov.w	r0, #0
 8006226:	f380 8814 	msr	CONTROL, r0
 800622a:	b662      	cpsie	i
 800622c:	b661      	cpsie	f
 800622e:	f3bf 8f4f 	dsb	sy
 8006232:	f3bf 8f6f 	isb	sy
 8006236:	df00      	svc	0
 8006238:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800623a:	bf00      	nop
 800623c:	e000ed08 	.word	0xe000ed08

08006240 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b086      	sub	sp, #24
 8006244:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006246:	4b44      	ldr	r3, [pc, #272]	; (8006358 <xPortStartScheduler+0x118>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a44      	ldr	r2, [pc, #272]	; (800635c <xPortStartScheduler+0x11c>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d109      	bne.n	8006264 <xPortStartScheduler+0x24>
 8006250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006254:	f383 8811 	msr	BASEPRI, r3
 8006258:	f3bf 8f6f 	isb	sy
 800625c:	f3bf 8f4f 	dsb	sy
 8006260:	613b      	str	r3, [r7, #16]
 8006262:	e7fe      	b.n	8006262 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006264:	4b3c      	ldr	r3, [pc, #240]	; (8006358 <xPortStartScheduler+0x118>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a3d      	ldr	r2, [pc, #244]	; (8006360 <xPortStartScheduler+0x120>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d109      	bne.n	8006282 <xPortStartScheduler+0x42>
 800626e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006272:	f383 8811 	msr	BASEPRI, r3
 8006276:	f3bf 8f6f 	isb	sy
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	60fb      	str	r3, [r7, #12]
 8006280:	e7fe      	b.n	8006280 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006282:	4b38      	ldr	r3, [pc, #224]	; (8006364 <xPortStartScheduler+0x124>)
 8006284:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	781b      	ldrb	r3, [r3, #0]
 800628a:	b2db      	uxtb	r3, r3
 800628c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	22ff      	movs	r2, #255	; 0xff
 8006292:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	781b      	ldrb	r3, [r3, #0]
 8006298:	b2db      	uxtb	r3, r3
 800629a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800629c:	78fb      	ldrb	r3, [r7, #3]
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80062a4:	b2da      	uxtb	r2, r3
 80062a6:	4b30      	ldr	r3, [pc, #192]	; (8006368 <xPortStartScheduler+0x128>)
 80062a8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80062aa:	4b30      	ldr	r3, [pc, #192]	; (800636c <xPortStartScheduler+0x12c>)
 80062ac:	2207      	movs	r2, #7
 80062ae:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80062b0:	e009      	b.n	80062c6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80062b2:	4b2e      	ldr	r3, [pc, #184]	; (800636c <xPortStartScheduler+0x12c>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	3b01      	subs	r3, #1
 80062b8:	4a2c      	ldr	r2, [pc, #176]	; (800636c <xPortStartScheduler+0x12c>)
 80062ba:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80062bc:	78fb      	ldrb	r3, [r7, #3]
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	005b      	lsls	r3, r3, #1
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80062c6:	78fb      	ldrb	r3, [r7, #3]
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ce:	2b80      	cmp	r3, #128	; 0x80
 80062d0:	d0ef      	beq.n	80062b2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80062d2:	4b26      	ldr	r3, [pc, #152]	; (800636c <xPortStartScheduler+0x12c>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f1c3 0307 	rsb	r3, r3, #7
 80062da:	2b04      	cmp	r3, #4
 80062dc:	d009      	beq.n	80062f2 <xPortStartScheduler+0xb2>
 80062de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e2:	f383 8811 	msr	BASEPRI, r3
 80062e6:	f3bf 8f6f 	isb	sy
 80062ea:	f3bf 8f4f 	dsb	sy
 80062ee:	60bb      	str	r3, [r7, #8]
 80062f0:	e7fe      	b.n	80062f0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80062f2:	4b1e      	ldr	r3, [pc, #120]	; (800636c <xPortStartScheduler+0x12c>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	021b      	lsls	r3, r3, #8
 80062f8:	4a1c      	ldr	r2, [pc, #112]	; (800636c <xPortStartScheduler+0x12c>)
 80062fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80062fc:	4b1b      	ldr	r3, [pc, #108]	; (800636c <xPortStartScheduler+0x12c>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006304:	4a19      	ldr	r2, [pc, #100]	; (800636c <xPortStartScheduler+0x12c>)
 8006306:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	b2da      	uxtb	r2, r3
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006310:	4b17      	ldr	r3, [pc, #92]	; (8006370 <xPortStartScheduler+0x130>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a16      	ldr	r2, [pc, #88]	; (8006370 <xPortStartScheduler+0x130>)
 8006316:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800631a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800631c:	4b14      	ldr	r3, [pc, #80]	; (8006370 <xPortStartScheduler+0x130>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a13      	ldr	r2, [pc, #76]	; (8006370 <xPortStartScheduler+0x130>)
 8006322:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006326:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006328:	f000 f8d6 	bl	80064d8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800632c:	4b11      	ldr	r3, [pc, #68]	; (8006374 <xPortStartScheduler+0x134>)
 800632e:	2200      	movs	r2, #0
 8006330:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006332:	f000 f8f5 	bl	8006520 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006336:	4b10      	ldr	r3, [pc, #64]	; (8006378 <xPortStartScheduler+0x138>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a0f      	ldr	r2, [pc, #60]	; (8006378 <xPortStartScheduler+0x138>)
 800633c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006340:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006342:	f7ff ff69 	bl	8006218 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006346:	f7fe ff8b 	bl	8005260 <vTaskSwitchContext>
	prvTaskExitError();
 800634a:	f7ff ff21 	bl	8006190 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800634e:	2300      	movs	r3, #0
}
 8006350:	4618      	mov	r0, r3
 8006352:	3718      	adds	r7, #24
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}
 8006358:	e000ed00 	.word	0xe000ed00
 800635c:	410fc271 	.word	0x410fc271
 8006360:	410fc270 	.word	0x410fc270
 8006364:	e000e400 	.word	0xe000e400
 8006368:	20000d14 	.word	0x20000d14
 800636c:	20000d18 	.word	0x20000d18
 8006370:	e000ed20 	.word	0xe000ed20
 8006374:	2000000c 	.word	0x2000000c
 8006378:	e000ef34 	.word	0xe000ef34

0800637c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800637c:	b480      	push	{r7}
 800637e:	b083      	sub	sp, #12
 8006380:	af00      	add	r7, sp, #0
 8006382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006386:	f383 8811 	msr	BASEPRI, r3
 800638a:	f3bf 8f6f 	isb	sy
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006394:	4b0e      	ldr	r3, [pc, #56]	; (80063d0 <vPortEnterCritical+0x54>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	3301      	adds	r3, #1
 800639a:	4a0d      	ldr	r2, [pc, #52]	; (80063d0 <vPortEnterCritical+0x54>)
 800639c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800639e:	4b0c      	ldr	r3, [pc, #48]	; (80063d0 <vPortEnterCritical+0x54>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d10e      	bne.n	80063c4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80063a6:	4b0b      	ldr	r3, [pc, #44]	; (80063d4 <vPortEnterCritical+0x58>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d009      	beq.n	80063c4 <vPortEnterCritical+0x48>
 80063b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	603b      	str	r3, [r7, #0]
 80063c2:	e7fe      	b.n	80063c2 <vPortEnterCritical+0x46>
	}
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr
 80063d0:	2000000c 	.word	0x2000000c
 80063d4:	e000ed04 	.word	0xe000ed04

080063d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80063d8:	b480      	push	{r7}
 80063da:	b083      	sub	sp, #12
 80063dc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80063de:	4b11      	ldr	r3, [pc, #68]	; (8006424 <vPortExitCritical+0x4c>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d109      	bne.n	80063fa <vPortExitCritical+0x22>
 80063e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ea:	f383 8811 	msr	BASEPRI, r3
 80063ee:	f3bf 8f6f 	isb	sy
 80063f2:	f3bf 8f4f 	dsb	sy
 80063f6:	607b      	str	r3, [r7, #4]
 80063f8:	e7fe      	b.n	80063f8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80063fa:	4b0a      	ldr	r3, [pc, #40]	; (8006424 <vPortExitCritical+0x4c>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	3b01      	subs	r3, #1
 8006400:	4a08      	ldr	r2, [pc, #32]	; (8006424 <vPortExitCritical+0x4c>)
 8006402:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006404:	4b07      	ldr	r3, [pc, #28]	; (8006424 <vPortExitCritical+0x4c>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d104      	bne.n	8006416 <vPortExitCritical+0x3e>
 800640c:	2300      	movs	r3, #0
 800640e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8006416:	bf00      	nop
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	2000000c 	.word	0x2000000c
	...

08006430 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006430:	f3ef 8009 	mrs	r0, PSP
 8006434:	f3bf 8f6f 	isb	sy
 8006438:	4b15      	ldr	r3, [pc, #84]	; (8006490 <pxCurrentTCBConst>)
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	f01e 0f10 	tst.w	lr, #16
 8006440:	bf08      	it	eq
 8006442:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006446:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800644a:	6010      	str	r0, [r2, #0]
 800644c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006450:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006454:	f380 8811 	msr	BASEPRI, r0
 8006458:	f3bf 8f4f 	dsb	sy
 800645c:	f3bf 8f6f 	isb	sy
 8006460:	f7fe fefe 	bl	8005260 <vTaskSwitchContext>
 8006464:	f04f 0000 	mov.w	r0, #0
 8006468:	f380 8811 	msr	BASEPRI, r0
 800646c:	bc09      	pop	{r0, r3}
 800646e:	6819      	ldr	r1, [r3, #0]
 8006470:	6808      	ldr	r0, [r1, #0]
 8006472:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006476:	f01e 0f10 	tst.w	lr, #16
 800647a:	bf08      	it	eq
 800647c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006480:	f380 8809 	msr	PSP, r0
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	f3af 8000 	nop.w

08006490 <pxCurrentTCBConst>:
 8006490:	200006e8 	.word	0x200006e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006494:	bf00      	nop
 8006496:	bf00      	nop

08006498 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
	__asm volatile
 800649e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a2:	f383 8811 	msr	BASEPRI, r3
 80064a6:	f3bf 8f6f 	isb	sy
 80064aa:	f3bf 8f4f 	dsb	sy
 80064ae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80064b0:	f7fe fe18 	bl	80050e4 <xTaskIncrementTick>
 80064b4:	4603      	mov	r3, r0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d003      	beq.n	80064c2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80064ba:	4b06      	ldr	r3, [pc, #24]	; (80064d4 <SysTick_Handler+0x3c>)
 80064bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064c0:	601a      	str	r2, [r3, #0]
 80064c2:	2300      	movs	r3, #0
 80064c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80064cc:	bf00      	nop
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	e000ed04 	.word	0xe000ed04

080064d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80064d8:	b480      	push	{r7}
 80064da:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80064dc:	4b0b      	ldr	r3, [pc, #44]	; (800650c <vPortSetupTimerInterrupt+0x34>)
 80064de:	2200      	movs	r2, #0
 80064e0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80064e2:	4b0b      	ldr	r3, [pc, #44]	; (8006510 <vPortSetupTimerInterrupt+0x38>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80064e8:	4b0a      	ldr	r3, [pc, #40]	; (8006514 <vPortSetupTimerInterrupt+0x3c>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a0a      	ldr	r2, [pc, #40]	; (8006518 <vPortSetupTimerInterrupt+0x40>)
 80064ee:	fba2 2303 	umull	r2, r3, r2, r3
 80064f2:	099b      	lsrs	r3, r3, #6
 80064f4:	4a09      	ldr	r2, [pc, #36]	; (800651c <vPortSetupTimerInterrupt+0x44>)
 80064f6:	3b01      	subs	r3, #1
 80064f8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80064fa:	4b04      	ldr	r3, [pc, #16]	; (800650c <vPortSetupTimerInterrupt+0x34>)
 80064fc:	2207      	movs	r2, #7
 80064fe:	601a      	str	r2, [r3, #0]
}
 8006500:	bf00      	nop
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop
 800650c:	e000e010 	.word	0xe000e010
 8006510:	e000e018 	.word	0xe000e018
 8006514:	20000000 	.word	0x20000000
 8006518:	10624dd3 	.word	0x10624dd3
 800651c:	e000e014 	.word	0xe000e014

08006520 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006520:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006530 <vPortEnableVFP+0x10>
 8006524:	6801      	ldr	r1, [r0, #0]
 8006526:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800652a:	6001      	str	r1, [r0, #0]
 800652c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800652e:	bf00      	nop
 8006530:	e000ed88 	.word	0xe000ed88

08006534 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006534:	b480      	push	{r7}
 8006536:	b085      	sub	sp, #20
 8006538:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800653a:	f3ef 8305 	mrs	r3, IPSR
 800653e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2b0f      	cmp	r3, #15
 8006544:	d913      	bls.n	800656e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006546:	4a16      	ldr	r2, [pc, #88]	; (80065a0 <vPortValidateInterruptPriority+0x6c>)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	4413      	add	r3, r2
 800654c:	781b      	ldrb	r3, [r3, #0]
 800654e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006550:	4b14      	ldr	r3, [pc, #80]	; (80065a4 <vPortValidateInterruptPriority+0x70>)
 8006552:	781b      	ldrb	r3, [r3, #0]
 8006554:	7afa      	ldrb	r2, [r7, #11]
 8006556:	429a      	cmp	r2, r3
 8006558:	d209      	bcs.n	800656e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800655a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800655e:	f383 8811 	msr	BASEPRI, r3
 8006562:	f3bf 8f6f 	isb	sy
 8006566:	f3bf 8f4f 	dsb	sy
 800656a:	607b      	str	r3, [r7, #4]
 800656c:	e7fe      	b.n	800656c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800656e:	4b0e      	ldr	r3, [pc, #56]	; (80065a8 <vPortValidateInterruptPriority+0x74>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006576:	4b0d      	ldr	r3, [pc, #52]	; (80065ac <vPortValidateInterruptPriority+0x78>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	429a      	cmp	r2, r3
 800657c:	d909      	bls.n	8006592 <vPortValidateInterruptPriority+0x5e>
 800657e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	603b      	str	r3, [r7, #0]
 8006590:	e7fe      	b.n	8006590 <vPortValidateInterruptPriority+0x5c>
	}
 8006592:	bf00      	nop
 8006594:	3714      	adds	r7, #20
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	e000e3f0 	.word	0xe000e3f0
 80065a4:	20000d14 	.word	0x20000d14
 80065a8:	e000ed0c 	.word	0xe000ed0c
 80065ac:	20000d18 	.word	0x20000d18

080065b0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b08a      	sub	sp, #40	; 0x28
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80065b8:	2300      	movs	r3, #0
 80065ba:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80065bc:	f7fe fcd8 	bl	8004f70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80065c0:	4b57      	ldr	r3, [pc, #348]	; (8006720 <pvPortMalloc+0x170>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d101      	bne.n	80065cc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80065c8:	f000 f90c 	bl	80067e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80065cc:	4b55      	ldr	r3, [pc, #340]	; (8006724 <pvPortMalloc+0x174>)
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4013      	ands	r3, r2
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f040 808c 	bne.w	80066f2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d01c      	beq.n	800661a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80065e0:	2208      	movs	r2, #8
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4413      	add	r3, r2
 80065e6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f003 0307 	and.w	r3, r3, #7
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d013      	beq.n	800661a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f023 0307 	bic.w	r3, r3, #7
 80065f8:	3308      	adds	r3, #8
 80065fa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f003 0307 	and.w	r3, r3, #7
 8006602:	2b00      	cmp	r3, #0
 8006604:	d009      	beq.n	800661a <pvPortMalloc+0x6a>
 8006606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800660a:	f383 8811 	msr	BASEPRI, r3
 800660e:	f3bf 8f6f 	isb	sy
 8006612:	f3bf 8f4f 	dsb	sy
 8006616:	617b      	str	r3, [r7, #20]
 8006618:	e7fe      	b.n	8006618 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d068      	beq.n	80066f2 <pvPortMalloc+0x142>
 8006620:	4b41      	ldr	r3, [pc, #260]	; (8006728 <pvPortMalloc+0x178>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	687a      	ldr	r2, [r7, #4]
 8006626:	429a      	cmp	r2, r3
 8006628:	d863      	bhi.n	80066f2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800662a:	4b40      	ldr	r3, [pc, #256]	; (800672c <pvPortMalloc+0x17c>)
 800662c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800662e:	4b3f      	ldr	r3, [pc, #252]	; (800672c <pvPortMalloc+0x17c>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006634:	e004      	b.n	8006640 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8006636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006638:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800663a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	429a      	cmp	r2, r3
 8006648:	d903      	bls.n	8006652 <pvPortMalloc+0xa2>
 800664a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1f1      	bne.n	8006636 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006652:	4b33      	ldr	r3, [pc, #204]	; (8006720 <pvPortMalloc+0x170>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006658:	429a      	cmp	r2, r3
 800665a:	d04a      	beq.n	80066f2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800665c:	6a3b      	ldr	r3, [r7, #32]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2208      	movs	r2, #8
 8006662:	4413      	add	r3, r2
 8006664:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	6a3b      	ldr	r3, [r7, #32]
 800666c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800666e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006670:	685a      	ldr	r2, [r3, #4]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	1ad2      	subs	r2, r2, r3
 8006676:	2308      	movs	r3, #8
 8006678:	005b      	lsls	r3, r3, #1
 800667a:	429a      	cmp	r2, r3
 800667c:	d91e      	bls.n	80066bc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800667e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4413      	add	r3, r2
 8006684:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006686:	69bb      	ldr	r3, [r7, #24]
 8006688:	f003 0307 	and.w	r3, r3, #7
 800668c:	2b00      	cmp	r3, #0
 800668e:	d009      	beq.n	80066a4 <pvPortMalloc+0xf4>
 8006690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006694:	f383 8811 	msr	BASEPRI, r3
 8006698:	f3bf 8f6f 	isb	sy
 800669c:	f3bf 8f4f 	dsb	sy
 80066a0:	613b      	str	r3, [r7, #16]
 80066a2:	e7fe      	b.n	80066a2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80066a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a6:	685a      	ldr	r2, [r3, #4]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	1ad2      	subs	r2, r2, r3
 80066ac:	69bb      	ldr	r3, [r7, #24]
 80066ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80066b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80066b6:	69b8      	ldr	r0, [r7, #24]
 80066b8:	f000 f8f6 	bl	80068a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80066bc:	4b1a      	ldr	r3, [pc, #104]	; (8006728 <pvPortMalloc+0x178>)
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	4a18      	ldr	r2, [pc, #96]	; (8006728 <pvPortMalloc+0x178>)
 80066c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80066ca:	4b17      	ldr	r3, [pc, #92]	; (8006728 <pvPortMalloc+0x178>)
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	4b18      	ldr	r3, [pc, #96]	; (8006730 <pvPortMalloc+0x180>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d203      	bcs.n	80066de <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80066d6:	4b14      	ldr	r3, [pc, #80]	; (8006728 <pvPortMalloc+0x178>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a15      	ldr	r2, [pc, #84]	; (8006730 <pvPortMalloc+0x180>)
 80066dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80066de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e0:	685a      	ldr	r2, [r3, #4]
 80066e2:	4b10      	ldr	r3, [pc, #64]	; (8006724 <pvPortMalloc+0x174>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	431a      	orrs	r2, r3
 80066e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80066ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ee:	2200      	movs	r2, #0
 80066f0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80066f2:	f7fe fc4b 	bl	8004f8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	f003 0307 	and.w	r3, r3, #7
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d009      	beq.n	8006714 <pvPortMalloc+0x164>
 8006700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006704:	f383 8811 	msr	BASEPRI, r3
 8006708:	f3bf 8f6f 	isb	sy
 800670c:	f3bf 8f4f 	dsb	sy
 8006710:	60fb      	str	r3, [r7, #12]
 8006712:	e7fe      	b.n	8006712 <pvPortMalloc+0x162>
	return pvReturn;
 8006714:	69fb      	ldr	r3, [r7, #28]
}
 8006716:	4618      	mov	r0, r3
 8006718:	3728      	adds	r7, #40	; 0x28
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	20001924 	.word	0x20001924
 8006724:	20001930 	.word	0x20001930
 8006728:	20001928 	.word	0x20001928
 800672c:	2000191c 	.word	0x2000191c
 8006730:	2000192c 	.word	0x2000192c

08006734 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b086      	sub	sp, #24
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d046      	beq.n	80067d4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006746:	2308      	movs	r3, #8
 8006748:	425b      	negs	r3, r3
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	4413      	add	r3, r2
 800674e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	685a      	ldr	r2, [r3, #4]
 8006758:	4b20      	ldr	r3, [pc, #128]	; (80067dc <vPortFree+0xa8>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4013      	ands	r3, r2
 800675e:	2b00      	cmp	r3, #0
 8006760:	d109      	bne.n	8006776 <vPortFree+0x42>
 8006762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006766:	f383 8811 	msr	BASEPRI, r3
 800676a:	f3bf 8f6f 	isb	sy
 800676e:	f3bf 8f4f 	dsb	sy
 8006772:	60fb      	str	r3, [r7, #12]
 8006774:	e7fe      	b.n	8006774 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d009      	beq.n	8006792 <vPortFree+0x5e>
 800677e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006782:	f383 8811 	msr	BASEPRI, r3
 8006786:	f3bf 8f6f 	isb	sy
 800678a:	f3bf 8f4f 	dsb	sy
 800678e:	60bb      	str	r3, [r7, #8]
 8006790:	e7fe      	b.n	8006790 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	4b11      	ldr	r3, [pc, #68]	; (80067dc <vPortFree+0xa8>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4013      	ands	r3, r2
 800679c:	2b00      	cmp	r3, #0
 800679e:	d019      	beq.n	80067d4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d115      	bne.n	80067d4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	685a      	ldr	r2, [r3, #4]
 80067ac:	4b0b      	ldr	r3, [pc, #44]	; (80067dc <vPortFree+0xa8>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	43db      	mvns	r3, r3
 80067b2:	401a      	ands	r2, r3
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80067b8:	f7fe fbda 	bl	8004f70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	685a      	ldr	r2, [r3, #4]
 80067c0:	4b07      	ldr	r3, [pc, #28]	; (80067e0 <vPortFree+0xac>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4413      	add	r3, r2
 80067c6:	4a06      	ldr	r2, [pc, #24]	; (80067e0 <vPortFree+0xac>)
 80067c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80067ca:	6938      	ldr	r0, [r7, #16]
 80067cc:	f000 f86c 	bl	80068a8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80067d0:	f7fe fbdc 	bl	8004f8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80067d4:	bf00      	nop
 80067d6:	3718      	adds	r7, #24
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}
 80067dc:	20001930 	.word	0x20001930
 80067e0:	20001928 	.word	0x20001928

080067e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80067e4:	b480      	push	{r7}
 80067e6:	b085      	sub	sp, #20
 80067e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80067ea:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80067ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80067f0:	4b27      	ldr	r3, [pc, #156]	; (8006890 <prvHeapInit+0xac>)
 80067f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f003 0307 	and.w	r3, r3, #7
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00c      	beq.n	8006818 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	3307      	adds	r3, #7
 8006802:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f023 0307 	bic.w	r3, r3, #7
 800680a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	1ad3      	subs	r3, r2, r3
 8006812:	4a1f      	ldr	r2, [pc, #124]	; (8006890 <prvHeapInit+0xac>)
 8006814:	4413      	add	r3, r2
 8006816:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800681c:	4a1d      	ldr	r2, [pc, #116]	; (8006894 <prvHeapInit+0xb0>)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006822:	4b1c      	ldr	r3, [pc, #112]	; (8006894 <prvHeapInit+0xb0>)
 8006824:	2200      	movs	r2, #0
 8006826:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	68ba      	ldr	r2, [r7, #8]
 800682c:	4413      	add	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006830:	2208      	movs	r2, #8
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	1a9b      	subs	r3, r3, r2
 8006836:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f023 0307 	bic.w	r3, r3, #7
 800683e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	4a15      	ldr	r2, [pc, #84]	; (8006898 <prvHeapInit+0xb4>)
 8006844:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006846:	4b14      	ldr	r3, [pc, #80]	; (8006898 <prvHeapInit+0xb4>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	2200      	movs	r2, #0
 800684c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800684e:	4b12      	ldr	r3, [pc, #72]	; (8006898 <prvHeapInit+0xb4>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	2200      	movs	r2, #0
 8006854:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	1ad2      	subs	r2, r2, r3
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006864:	4b0c      	ldr	r3, [pc, #48]	; (8006898 <prvHeapInit+0xb4>)
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	4a0a      	ldr	r2, [pc, #40]	; (800689c <prvHeapInit+0xb8>)
 8006872:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	4a09      	ldr	r2, [pc, #36]	; (80068a0 <prvHeapInit+0xbc>)
 800687a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800687c:	4b09      	ldr	r3, [pc, #36]	; (80068a4 <prvHeapInit+0xc0>)
 800687e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006882:	601a      	str	r2, [r3, #0]
}
 8006884:	bf00      	nop
 8006886:	3714      	adds	r7, #20
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr
 8006890:	20000d1c 	.word	0x20000d1c
 8006894:	2000191c 	.word	0x2000191c
 8006898:	20001924 	.word	0x20001924
 800689c:	2000192c 	.word	0x2000192c
 80068a0:	20001928 	.word	0x20001928
 80068a4:	20001930 	.word	0x20001930

080068a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80068b0:	4b28      	ldr	r3, [pc, #160]	; (8006954 <prvInsertBlockIntoFreeList+0xac>)
 80068b2:	60fb      	str	r3, [r7, #12]
 80068b4:	e002      	b.n	80068bc <prvInsertBlockIntoFreeList+0x14>
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	60fb      	str	r3, [r7, #12]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d8f7      	bhi.n	80068b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	68ba      	ldr	r2, [r7, #8]
 80068d0:	4413      	add	r3, r2
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d108      	bne.n	80068ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	685a      	ldr	r2, [r3, #4]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	441a      	add	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	441a      	add	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d118      	bne.n	8006930 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	4b15      	ldr	r3, [pc, #84]	; (8006958 <prvInsertBlockIntoFreeList+0xb0>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	429a      	cmp	r2, r3
 8006908:	d00d      	beq.n	8006926 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	685a      	ldr	r2, [r3, #4]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	441a      	add	r2, r3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	601a      	str	r2, [r3, #0]
 8006924:	e008      	b.n	8006938 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006926:	4b0c      	ldr	r3, [pc, #48]	; (8006958 <prvInsertBlockIntoFreeList+0xb0>)
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	e003      	b.n	8006938 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	429a      	cmp	r2, r3
 800693e:	d002      	beq.n	8006946 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006946:	bf00      	nop
 8006948:	3714      	adds	r7, #20
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr
 8006952:	bf00      	nop
 8006954:	2000191c 	.word	0x2000191c
 8006958:	20001924 	.word	0x20001924

0800695c <__libc_init_array>:
 800695c:	b570      	push	{r4, r5, r6, lr}
 800695e:	4e0d      	ldr	r6, [pc, #52]	; (8006994 <__libc_init_array+0x38>)
 8006960:	4c0d      	ldr	r4, [pc, #52]	; (8006998 <__libc_init_array+0x3c>)
 8006962:	1ba4      	subs	r4, r4, r6
 8006964:	10a4      	asrs	r4, r4, #2
 8006966:	2500      	movs	r5, #0
 8006968:	42a5      	cmp	r5, r4
 800696a:	d109      	bne.n	8006980 <__libc_init_array+0x24>
 800696c:	4e0b      	ldr	r6, [pc, #44]	; (800699c <__libc_init_array+0x40>)
 800696e:	4c0c      	ldr	r4, [pc, #48]	; (80069a0 <__libc_init_array+0x44>)
 8006970:	f000 f82c 	bl	80069cc <_init>
 8006974:	1ba4      	subs	r4, r4, r6
 8006976:	10a4      	asrs	r4, r4, #2
 8006978:	2500      	movs	r5, #0
 800697a:	42a5      	cmp	r5, r4
 800697c:	d105      	bne.n	800698a <__libc_init_array+0x2e>
 800697e:	bd70      	pop	{r4, r5, r6, pc}
 8006980:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006984:	4798      	blx	r3
 8006986:	3501      	adds	r5, #1
 8006988:	e7ee      	b.n	8006968 <__libc_init_array+0xc>
 800698a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800698e:	4798      	blx	r3
 8006990:	3501      	adds	r5, #1
 8006992:	e7f2      	b.n	800697a <__libc_init_array+0x1e>
 8006994:	08006ac8 	.word	0x08006ac8
 8006998:	08006ac8 	.word	0x08006ac8
 800699c:	08006ac8 	.word	0x08006ac8
 80069a0:	08006acc 	.word	0x08006acc

080069a4 <memcpy>:
 80069a4:	b510      	push	{r4, lr}
 80069a6:	1e43      	subs	r3, r0, #1
 80069a8:	440a      	add	r2, r1
 80069aa:	4291      	cmp	r1, r2
 80069ac:	d100      	bne.n	80069b0 <memcpy+0xc>
 80069ae:	bd10      	pop	{r4, pc}
 80069b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069b8:	e7f7      	b.n	80069aa <memcpy+0x6>

080069ba <memset>:
 80069ba:	4402      	add	r2, r0
 80069bc:	4603      	mov	r3, r0
 80069be:	4293      	cmp	r3, r2
 80069c0:	d100      	bne.n	80069c4 <memset+0xa>
 80069c2:	4770      	bx	lr
 80069c4:	f803 1b01 	strb.w	r1, [r3], #1
 80069c8:	e7f9      	b.n	80069be <memset+0x4>
	...

080069cc <_init>:
 80069cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ce:	bf00      	nop
 80069d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069d2:	bc08      	pop	{r3}
 80069d4:	469e      	mov	lr, r3
 80069d6:	4770      	bx	lr

080069d8 <_fini>:
 80069d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069da:	bf00      	nop
 80069dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069de:	bc08      	pop	{r3}
 80069e0:	469e      	mov	lr, r3
 80069e2:	4770      	bx	lr
