## ==============================================================
## Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
## Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
## ==============================================================

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Wrote  : </home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Slave segment </hls_inst/s_axi_BUS_A/Reg> is being mapped into address space </s_axi_BUS_A> at <0x0000_0000 [ 4K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
INFO: [#UNDEF] Changing parameter ADDR_WIDTH on bus interface /s_axi_BUS_A from 5 to 12 due to existing assignment(s) on address space /s_axi_BUS_A.
Wrote  : </home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Jul  1 00:52:39 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Jul  1 00:52:40 2020] Launched synth_1...
Run output will be captured here: /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Wed Jul  1 00:52:40 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28577 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1741.082 ; gain = 152.715 ; free physical = 676 ; free virtual = 3597
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:39]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:65]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:43]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-28571-Laptop/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:135]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-28571-Laptop/realtime/bd_0_hls_inst_0_stub.vhdl:31]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (1#1) [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (2#1) [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1796.801 ; gain = 208.434 ; free physical = 698 ; free virtual = 3623
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1802.738 ; gain = 214.371 ; free physical = 696 ; free virtual = 3621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1802.738 ; gain = 214.371 ; free physical = 696 ; free virtual = 3621
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/FIR16BitA.xdc]
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/FIR16BitA.xdc]
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.551 ; gain = 0.000 ; free physical = 606 ; free virtual = 3527
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1896.488 ; gain = 5.938 ; free physical = 605 ; free virtual = 3526
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 674 ; free virtual = 3598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 674 ; free virtual = 3598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 674 ; free virtual = 3598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 673 ; free virtual = 3598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 674 ; free virtual = 3598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 547 ; free virtual = 3471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 547 ; free virtual = 3471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 546 ; free virtual = 3470
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |bd_0_hls_inst_0_bbox_0 |     1|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    42|
|2     |  bd_0_i |bd_0   |    42|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1900.363 ; gain = 218.246 ; free physical = 603 ; free virtual = 3527
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.371 ; gain = 311.996 ; free physical = 603 ; free virtual = 3527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.238 ; gain = 0.000 ; free physical = 546 ; free virtual = 3470
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1914.238 ; gain = 512.469 ; free physical = 636 ; free virtual = 3560
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.238 ; gain = 0.000 ; free physical = 636 ; free virtual = 3560
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 00:55:24 2020...
[Wed Jul  1 00:55:24 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:02:34 ; elapsed = 00:02:44 . Memory (MB): peak = 1674.844 ; gain = 0.000 ; free physical = 1271 ; free virtual = 4192
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 654 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/FIR16BitA.xdc]
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/FIR16BitA.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.992 ; gain = 0.000 ; free physical = 1010 ; free virtual = 3935
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1933.992 ; gain = 259.148 ; free physical = 1010 ; free virtual = 3935
Running report: report_utilization -file ./report/FIR16BitA_utilization_synth.rpt
Contents of report file './report/FIR16BitA_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 00:55:31 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file ./report/FIR16BitA_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 6245 |     0 |     53200 | 11.74 |
|   LUT as Logic             | 6244 |     0 |     53200 | 11.74 |
|   LUT as Memory            |    1 |     0 |     17400 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| Slice Registers            | 6461 |     0 |    106400 |  6.07 |
|   Register as Flip Flop    | 6461 |     0 |    106400 |  6.07 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    3 |     0 |     26600 |  0.01 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 6460  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       220 |  1.36 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6460 |        Flop & Latch |
| LUT6     | 3807 |                 LUT |
| LUT3     | 1316 |                 LUT |
| LUT4     | 1029 |                 LUT |
| CARRY4   |  647 |          CarryLogic |
| LUT5     |  638 |                 LUT |
| LUT2     |  636 |                 LUT |
| LUT1     |   37 |                 LUT |
| MUXF7    |    3 |               MuxFx |
| DSP48E1  |    3 |    Block Arithmetic |
| SRL16E   |    1 |  Distributed Memory |
| RAMB18E1 |    1 |        Block Memory |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/FIR16BitA_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2439.902 ; gain = 505.910 ; free physical = 584 ; free virtual = 3524
Contents of report file './report/FIR16BitA_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 00:55:38 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -file ./report/FIR16BitA_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.194        0.000                      0                12935        0.243        0.000                      0                12935        4.020        0.000                       0                  6465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.194        0.000                      0                12935        0.243        0.000                      0                12935        4.020        0.000                       0                  6465  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 1.805ns (19.714%)  route 7.351ns (80.286%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6466, unset)         0.973     0.973    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, unplaced)        0.792     2.283    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_start
                         LUT3 (Prop_lut3_I0_O)        0.295     2.578 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_262/O
                         net (fo=115, unplaced)       0.552     3.130    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_262_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     3.254 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_253/O
                         net (fo=108, unplaced)       1.212     4.466    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address0173_out
                         LUT6 (Prop_lut6_I1_O)        0.124     4.590 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1490/O
                         net (fo=1, unplaced)         1.111     5.701    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1490_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.825 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1457/O
                         net (fo=1, unplaced)         0.902     6.727    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1457_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.851 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1391/O
                         net (fo=1, unplaced)         0.449     7.300    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1391_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_726/O
                         net (fo=1, unplaced)         0.449     7.873    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_726_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     7.997 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_363/O
                         net (fo=1, unplaced)         0.419     8.416    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_363_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.540 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_120/O
                         net (fo=1, unplaced)         0.665     9.205    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_120_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.329 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_16/O
                         net (fo=1, unplaced)         0.800    10.129    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRBWRADDR[1]
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6466, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/din0_buf1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.940%)  route 0.164ns (50.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6466, unset)         0.410     0.410    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/din0_buf1_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/din0_buf1_reg[31]/Q
                         net (fo=17, unplaced)        0.164     0.739    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/s_axis_a_tdata[0]
                         SRL16E                                       r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6466, unset)         0.432     0.432    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/aclk
                         SRL16E                                       r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.902 ; gain = 0.000 ; free physical = 582 ; free virtual = 3522
INFO: [Timing 38-480] Writing timing data to binary archive.
[Wed Jul  1 00:55:41 2020] Launched impl_1...
Run output will be captured here: /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Wed Jul  1 00:55:41 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1399.754 ; gain = 0.000 ; free physical = 396 ; free virtual = 3336
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 654 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.379 ; gain = 0.000 ; free physical = 157 ; free virtual = 2518
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2198.379 ; gain = 798.625 ; free physical = 156 ; free virtual = 2517
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2309.941 ; gain = 99.688 ; free physical = 148 ; free virtual = 2478

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c1c11226

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2309.941 ; gain = 0.000 ; free physical = 147 ; free virtual = 2477

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c9f51e3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2351.926 ; gain = 0.000 ; free physical = 179 ; free virtual = 2405
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9d802941

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2351.926 ; gain = 0.000 ; free physical = 179 ; free virtual = 2404
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 69 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bb9c01e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2351.926 ; gain = 0.000 ; free physical = 175 ; free virtual = 2401
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bb9c01e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2351.926 ; gain = 0.000 ; free physical = 176 ; free virtual = 2401
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bb9c01e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2351.926 ; gain = 0.000 ; free physical = 175 ; free virtual = 2401
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bb9c01e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2351.926 ; gain = 0.000 ; free physical = 175 ; free virtual = 2401
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               3  |                                              0  |
|  Constant propagation         |              18  |              69  |                                              0  |
|  Sweep                        |               0  |               4  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2351.926 ; gain = 0.000 ; free physical = 175 ; free virtual = 2401
Ending Logic Optimization Task | Checksum: 1053655fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2375.938 ; gain = 24.012 ; free physical = 184 ; free virtual = 2400

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.194 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1053655fd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2573.547 ; gain = 0.000 ; free physical = 203 ; free virtual = 2390
Ending Power Optimization Task | Checksum: 1053655fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2573.547 ; gain = 197.609 ; free physical = 212 ; free virtual = 2402

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1053655fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.547 ; gain = 0.000 ; free physical = 212 ; free virtual = 2402

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2573.547 ; gain = 0.000 ; free physical = 212 ; free virtual = 2402
Ending Netlist Obfuscation Task | Checksum: 1053655fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2573.547 ; gain = 0.000 ; free physical = 213 ; free virtual = 2403
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.547 ; gain = 369.230 ; free physical = 213 ; free virtual = 2403
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.547 ; gain = 0.000 ; free physical = 213 ; free virtual = 2403
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 164 ; free virtual = 2376
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bd332192

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 164 ; free virtual = 2376
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 164 ; free virtual = 2376

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce10f0e9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 163 ; free virtual = 2377

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e5d24d1f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 144 ; free virtual = 2361

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e5d24d1f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 144 ; free virtual = 2361
Phase 1 Placer Initialization | Checksum: e5d24d1f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 144 ; free virtual = 2361

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d209b6a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 133 ; free virtual = 2350

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 132 ; free virtual = 2314

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a41301d9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 131 ; free virtual = 2315
Phase 2.2 Global Placement Core | Checksum: 1390ee750

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 128 ; free virtual = 2312
Phase 2 Global Placement | Checksum: 1390ee750

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 133 ; free virtual = 2317

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 147182c24

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 132 ; free virtual = 2315

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b0443eee

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 130 ; free virtual = 2314

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2419206e5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 130 ; free virtual = 2314

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 249c71e1d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 130 ; free virtual = 2314

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11e7bc6cf

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 124 ; free virtual = 2313

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10fff1acc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 123 ; free virtual = 2311

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 108120394

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 123 ; free virtual = 2311
Phase 3 Detail Placement | Checksum: 108120394

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 122 ; free virtual = 2311

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d5ed3c29

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d5ed3c29

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 121 ; free virtual = 2310
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.522. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1defe6543

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 127 ; free virtual = 2307
Phase 4.1 Post Commit Optimization | Checksum: 1defe6543

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 127 ; free virtual = 2307

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1defe6543

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 128 ; free virtual = 2307

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1defe6543

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 127 ; free virtual = 2307

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 127 ; free virtual = 2307
Phase 4.4 Final Placement Cleanup | Checksum: 163b51151

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 127 ; free virtual = 2306
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 163b51151

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 127 ; free virtual = 2306
Ending Placer Task | Checksum: b8a22122

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 126 ; free virtual = 2306
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 148 ; free virtual = 2327
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 148 ; free virtual = 2327
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 120 ; free virtual = 2313
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 160 ; free virtual = 2313
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 167 ; free virtual = 2321
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 148 ; free virtual = 2303
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2605.562 ; gain = 0.000 ; free physical = 122 ; free virtual = 2295
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 573d2a69 ConstDB: 0 ShapeSum: 6164f6b9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 7309c6e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2621.344 ; gain = 0.000 ; free physical = 143 ; free virtual = 2085
Post Restoration Checksum: NetGraph: 5f1104f9 NumContArr: 13f8c1ec Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7309c6e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2621.344 ; gain = 0.000 ; free physical = 143 ; free virtual = 2086

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7309c6e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2627.141 ; gain = 5.797 ; free physical = 140 ; free virtual = 2026

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7309c6e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2627.141 ; gain = 5.797 ; free physical = 140 ; free virtual = 2018
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: af9b7c83

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2635.195 ; gain = 13.852 ; free physical = 136 ; free virtual = 2043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.777  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 2 Router Initialization | Checksum: ba6019eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.195 ; gain = 24.852 ; free physical = 131 ; free virtual = 2039

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12135
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12135
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 240ff5c0c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2654.195 ; gain = 32.852 ; free physical = 124 ; free virtual = 2021

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4503
 Number of Nodes with overlaps = 1569
 Number of Nodes with overlaps = 598
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.332  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21612aa9c

Time (s): cpu = 00:02:02 ; elapsed = 00:00:53 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 127 ; free virtual = 1999
Phase 4 Rip-up And Reroute | Checksum: 21612aa9c

Time (s): cpu = 00:02:02 ; elapsed = 00:00:53 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 127 ; free virtual = 1999

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 21612aa9c

Time (s): cpu = 00:02:02 ; elapsed = 00:00:53 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 127 ; free virtual = 1999

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21612aa9c

Time (s): cpu = 00:02:02 ; elapsed = 00:00:53 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 127 ; free virtual = 1999
Phase 5 Delay and Skew Optimization | Checksum: 21612aa9c

Time (s): cpu = 00:02:02 ; elapsed = 00:00:53 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 127 ; free virtual = 1999

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a1a1407d

Time (s): cpu = 00:02:03 ; elapsed = 00:00:53 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 126 ; free virtual = 1998
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.332  | TNS=0.000  | WHS=0.123  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a1a1407d

Time (s): cpu = 00:02:03 ; elapsed = 00:00:53 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 138 ; free virtual = 1983
Phase 6 Post Hold Fix | Checksum: 1a1a1407d

Time (s): cpu = 00:02:03 ; elapsed = 00:00:53 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 149 ; free virtual = 1975

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.7433 %
  Global Horizontal Routing Utilization  = 5.41083 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2392f5c4e

Time (s): cpu = 00:02:03 ; elapsed = 00:00:54 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 147 ; free virtual = 1966

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2392f5c4e

Time (s): cpu = 00:02:03 ; elapsed = 00:00:54 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 146 ; free virtual = 1965

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23b52708a

Time (s): cpu = 00:02:04 ; elapsed = 00:00:55 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 130 ; free virtual = 1993

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.332  | TNS=0.000  | WHS=0.123  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23b52708a

Time (s): cpu = 00:02:04 ; elapsed = 00:00:55 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 130 ; free virtual = 1993
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:04 ; elapsed = 00:00:55 . Memory (MB): peak = 2667.195 ; gain = 45.852 ; free physical = 165 ; free virtual = 2027

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:07 ; elapsed = 00:00:56 . Memory (MB): peak = 2667.195 ; gain = 61.633 ; free physical = 162 ; free virtual = 2028
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.195 ; gain = 0.000 ; free physical = 162 ; free virtual = 2028
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2667.195 ; gain = 0.000 ; free physical = 124 ; free virtual = 2010
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 00:57:52 2020...
[Wed Jul  1 00:57:57 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.96 ; elapsed = 00:02:16 . Memory (MB): peak = 2499.637 ; gain = 0.000 ; free physical = 1371 ; free virtual = 3318
INFO: [Netlist 29-17] Analyzing 649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2695.215 ; gain = 0.000 ; free physical = 1175 ; free virtual = 3148
Restored from archive | CPU: 0.740000 secs | Memory: 13.523727 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2695.215 ; gain = 0.000 ; free physical = 1175 ; free virtual = 3148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.215 ; gain = 0.000 ; free physical = 1175 ; free virtual = 3149
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/FIR16BitA_status_routed.rpt
Contents of report file './report/FIR16BitA_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       17441 :
       # of nets not needing routing.......... :        5304 :
           # of internally routed nets........ :        5218 :
           # of implicitly routed ports....... :          86 :
       # of routable nets..................... :       12137 :
           # of fully routed nets............. :       12137 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/FIR16BitA_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/FIR16BitA_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 00:58:02 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/FIR16BitA_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.400ns (15.890%)  route 7.410ns (84.110%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          0.832     4.283    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.614 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738/O
                         net (fo=49, routed)          1.897     6.511    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738_n_0
    SLICE_X86Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.635 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_482/O
                         net (fo=1, routed)           1.156     7.791    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_482_n_0
    SLICE_X79Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_164/O
                         net (fo=1, routed)           0.398     8.313    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_164_n_0
    SLICE_X77Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_29/O
                         net (fo=1, routed)           1.346     9.783    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIADI[4]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 1.768ns (19.691%)  route 7.211ns (80.309%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         0.903     3.233    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.118     3.351 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_load_113_reg_2752[15]_i_1/O
                         net (fo=59, routed)          1.360     4.711    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address0144_out
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.326     5.037 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1465/O
                         net (fo=1, routed)           0.151     5.188    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1465_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     5.312 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1413/O
                         net (fo=1, routed)           0.803     6.114    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1413_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.238 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1335/O
                         net (fo=1, routed)           0.600     6.839    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1335_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.963 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_671/O
                         net (fo=1, routed)           0.427     7.390    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_671_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_303/O
                         net (fo=1, routed)           0.686     8.200    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_303_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.324 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_74/O
                         net (fo=1, routed)           0.426     8.750    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_74_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.874 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_7/O
                         net (fo=1, routed)           1.078     9.952    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRARDADDR[3]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 1.768ns (19.693%)  route 7.210ns (80.307%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_clk
    SLICE_X63Y24         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.895     2.324    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_start
    SLICE_X63Y30         LUT3 (Prop_lut3_I0_O)        0.124     2.448 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_load_29_reg_2176[15]_i_2/O
                         net (fo=115, routed)         0.815     3.264    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_load_29_reg_2176[15]_i_2_n_0
    SLICE_X66Y31         LUT2 (Prop_lut2_I1_O)        0.116     3.380 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_load_15_reg_2057[15]_i_1/O
                         net (fo=40, routed)          1.195     4.575    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address019_out
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.328     4.903 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1472/O
                         net (fo=2, routed)           0.590     5.493    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1472_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.617 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1425/O
                         net (fo=1, routed)           0.674     6.291    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1425_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.415 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1343/O
                         net (fo=1, routed)           0.553     6.968    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1343_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.092 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_682/O
                         net (fo=1, routed)           0.574     7.666    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_682_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.790 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_308/O
                         net (fo=1, routed)           0.323     8.113    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_308_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.237 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_80/O
                         net (fo=1, routed)           0.670     8.907    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_80_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.031 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_8/O
                         net (fo=1, routed)           0.920     9.951    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRARDADDR[2]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 1.775ns (19.779%)  route 7.199ns (80.221%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.054     3.384    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.119     3.503 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_100_reg_2404[31]_i_1/O
                         net (fo=89, routed)          1.467     4.970    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_CS_fsm_reg[26][0]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.332     5.302 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1474/O
                         net (fo=1, routed)           0.569     5.871    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1474_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.995 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1432/O
                         net (fo=1, routed)           0.441     6.436    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1432_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.560 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1361/O
                         net (fo=1, routed)           0.496     7.056    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1361_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.180 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_698/O
                         net (fo=1, routed)           0.459     7.639    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_698_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.763 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_320/O
                         net (fo=1, routed)           0.592     8.355    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_320_n_0
    SLICE_X57Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.479 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_89/O
                         net (fo=1, routed)           0.691     9.170    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_89_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.294 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_9/O
                         net (fo=1, routed)           0.653     9.947    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRARDADDR[1]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 1.771ns (20.140%)  route 7.022ns (79.860%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.402     3.732    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.120     3.852 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_112_reg_2282[31]_i_1/O
                         net (fo=89, routed)          1.371     5.223    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_CS_fsm_reg[20][0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.327     5.550 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1487/O
                         net (fo=1, routed)           0.433     5.983    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1487_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.107 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1452/O
                         net (fo=1, routed)           0.447     6.554    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1452_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.678 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1382/O
                         net (fo=1, routed)           0.158     6.836    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1382_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.124     6.960 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_721/O
                         net (fo=1, routed)           0.466     7.427    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_721_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.551 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_358/O
                         net (fo=1, routed)           0.681     8.231    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_358_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.355 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_116/O
                         net (fo=1, routed)           0.501     8.856    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_116_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.980 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_15/O
                         net (fo=1, routed)           0.787     9.766    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRBWRADDR[2]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.545ns  (logic 1.400ns (16.383%)  route 7.145ns (83.617%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          2.015     5.466    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X72Y2          LUT6 (Prop_lut6_I3_O)        0.331     5.797 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_874/O
                         net (fo=1, routed)           0.931     6.728    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_874_n_0
    SLICE_X74Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.852 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_446/O
                         net (fo=1, routed)           1.150     8.002    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_446_n_0
    SLICE_X76Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.126 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_152/O
                         net (fo=1, routed)           0.623     8.750    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_152_n_0
    SLICE_X67Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.874 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_25/O
                         net (fo=1, routed)           0.645     9.518    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIADI[8]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 1.400ns (16.426%)  route 7.123ns (83.574%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          1.774     5.225    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X88Y22         LUT6 (Prop_lut6_I3_O)        0.331     5.556 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1072/O
                         net (fo=1, routed)           0.813     6.369    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1072_n_0
    SLICE_X89Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.493 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_543/O
                         net (fo=1, routed)           0.969     7.463    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_543_n_0
    SLICE_X82Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.587 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_188/O
                         net (fo=1, routed)           0.581     8.167    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_188_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.291 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_36/O
                         net (fo=1, routed)           1.205     9.496    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIBDI[13]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.508ns  (logic 1.400ns (16.455%)  route 7.108ns (83.545%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          0.832     4.283    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.614 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738/O
                         net (fo=49, routed)          2.028     6.642    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738_n_0
    SLICE_X70Y4          LUT5 (Prop_lut5_I1_O)        0.124     6.766 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_583/O
                         net (fo=1, routed)           0.808     7.574    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_583_n_0
    SLICE_X70Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_208/O
                         net (fo=1, routed)           0.747     8.446    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_208_n_0
    SLICE_X66Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.570 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_41/O
                         net (fo=1, routed)           0.911     9.481    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIBDI[8]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 1.400ns (16.459%)  route 7.106ns (83.541%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          0.832     4.283    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.614 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738/O
                         net (fo=49, routed)          1.830     6.444    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.568 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_527/O
                         net (fo=1, routed)           0.739     7.308    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_527_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.432 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_179/O
                         net (fo=1, routed)           0.730     8.162    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_179_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_34/O
                         net (fo=1, routed)           1.193     9.479    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIBDI[15]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 1.648ns (19.095%)  route 6.982ns (80.905%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          1.433     4.885    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X56Y22         LUT6 (Prop_lut6_I2_O)        0.331     5.216 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_733/O
                         net (fo=2, routed)           0.822     6.037    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_733_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.161 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_369/O
                         net (fo=3, routed)           0.502     6.664    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_369_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.788 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_731/O
                         net (fo=1, routed)           0.596     7.383    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_731_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.507 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_366/O
                         net (fo=1, routed)           0.606     8.113    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_366_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.237 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_123/O
                         net (fo=1, routed)           0.607     8.844    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_123_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.968 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_16/O
                         net (fo=1, routed)           0.635     9.603    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRBWRADDR[1]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  0.720    





Running report: report_utilization -file ./report/FIR16BitA_utilization_routed.rpt
Contents of report file './report/FIR16BitA_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 00:58:03 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file ./report/FIR16BitA_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 6212 |     0 |     53200 | 11.68 |
|   LUT as Logic             | 6211 |     0 |     53200 | 11.67 |
|   LUT as Memory            |    1 |     0 |     17400 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| Slice Registers            | 6425 |     0 |    106400 |  6.04 |
|   Register as Flip Flop    | 6425 |     0 |    106400 |  6.04 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    3 |     0 |     26600 |  0.01 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 6424  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2425 |     0 |     13300 | 18.23 |
|   SLICEL                                   | 1855 |     0 |           |       |
|   SLICEM                                   |  570 |     0 |           |       |
| LUT as Logic                               | 6211 |     0 |     53200 | 11.67 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 4974 |       |           |       |
|   using O5 and O6                          | 1237 |       |           |       |
| LUT as Memory                              |    1 |     0 |     17400 | <0.01 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    1 |     0 |           |       |
|     using O5 output only                   |    1 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| Slice Registers                            | 6425 |     0 |    106400 |  6.04 |
|   Register driven from within the Slice    | 2542 |       |           |       |
|   Register driven from outside the Slice   | 3883 |       |           |       |
|     LUT in front of the register is unused | 2365 |       |           |       |
|     LUT in front of the register is used   | 1518 |       |           |       |
| Unique Control Sets                        |  156 |       |     13300 |  1.17 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       220 |  1.36 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6424 |        Flop & Latch |
| LUT6     | 3790 |                 LUT |
| LUT3     | 1313 |                 LUT |
| LUT4     | 1038 |                 LUT |
| LUT5     |  644 |                 LUT |
| CARRY4   |  642 |          CarryLogic |
| LUT2     |  627 |                 LUT |
| LUT1     |   36 |                 LUT |
| MUXF7    |    3 |               MuxFx |
| DSP48E1  |    3 |    Block Arithmetic |
| SRL16E   |    1 |  Distributed Memory |
| RAMB18E1 |    1 |        Block Memory |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/FIR16BitA_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/FIR16BitA_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 00:58:03 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -file ./report/FIR16BitA_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.369        0.000                      0                12858        0.124        0.000                      0                12858        4.020        0.000                       0                  6429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.369        0.000                      0                12858        0.124        0.000                      0                12858        4.020        0.000                       0                  6429  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.400ns (15.890%)  route 7.410ns (84.110%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          0.832     4.283    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.614 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738/O
                         net (fo=49, routed)          1.897     6.511    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738_n_0
    SLICE_X86Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.635 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_482/O
                         net (fo=1, routed)           1.156     7.791    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_482_n_0
    SLICE_X79Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_164/O
                         net (fo=1, routed)           0.398     8.313    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_164_n_0
    SLICE_X77Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_29/O
                         net (fo=1, routed)           1.346     9.783    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIADI[4]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  0.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y24         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[20]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1_reg[31]_0[20]
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.676 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1[20]_i_1/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0[20]
    SLICE_X30Y24         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/ap_clk
    SLICE_X30Y24         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y4   bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y27  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y27  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK




HLS: impl run complete: worst setup slack (WNS)=0.368583, worst hold slack (WHS)=0.123518, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (1 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 2425 6212 6425 3 1 0 1 0 0 0
HLS EXTRACTION: generated /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/report/vhdl/FIR16BitA_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             FIR16BitA
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Wed Jul 01 00:58:03 CEST 2020

#=== Post-Implementation Resource usage ===
SLICE:         2425
LUT:           6212
FF:            6425
DSP:              3
BRAM:             1
SRL:              1
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    9.806
CP achieved post-implementation:    9.631
Timing met

HLS EXTRACTION: generated /home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo/FIR16BitA/solution1/impl/report/vhdl/FIR16BitA_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 00:58:03 2020...
