{"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"to"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lower"},{"kind":"text","text":": "},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression"},{"kind":"text","text":", "},{"kind":"externalParam","text":"upper"},{"kind":"text","text":": "},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression"},{"kind":"text","text":")"}]}]},{"content":[{"text":"Discussion","level":2,"anchor":"discussion","type":"heading"},{"inlineContent":[{"type":"text","text":"This represents the range as a lower limit to an upper limit."}],"type":"paragraph"}],"kind":"content"}],"kind":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"to","type":"codeVoice"},{"text":" case.","type":"text"}],"metadata":{"symbolKind":"case","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"to"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lower"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression"},{"kind":"text","text":", "},{"kind":"externalParam","text":"upper"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression"},{"kind":"text","text":")"}],"roleHeading":"Case","title":"VectorSize.to(lower:upper:)","modules":[{"name":"VHDLParsing"}],"role":"symbol","externalID":"s:11VHDLParsing10VectorSizeO2toyAcA10ExpressionO_AFtcACmF"},"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize\/to(lower:upper:)","interfaceLanguage":"swift"},"variants":[{"paths":["\/documentation\/vhdlparsing\/vectorsize\/to(lower:upper:)"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"patch":0,"major":0,"minor":3},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize"]]},"sections":[],"references":{"doc://VHDLParsing/documentation/VHDLParsing/Expression":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Expression"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Expression"}],"type":"topic","title":"Expression","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","abstract":[{"text":"An ","type":"text"},{"code":"Expression","type":"codeVoice"},{"text":" represents a stand-alone statement that resolves to some value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/expression"},"doc://VHDLParsing/documentation/VHDLParsing/VectorSize":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorSize","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"VectorSize","kind":"identifier"}],"type":"topic","title":"VectorSize","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","abstract":[{"text":"A type for representing VHDL vector sizes.","type":"text"}],"url":"\/documentation\/vhdlparsing\/vectorsize"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorSize/to(lower:upper:)":{"abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"to"},{"text":" case.","type":"text"}],"title":"VectorSize.to(lower:upper:)","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"to","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lower","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO"},{"text":", ","kind":"text"},{"text":"upper","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlparsing\/vectorsize\/to(lower:upper:)","type":"topic","role":"symbol","kind":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize\/to(lower:upper:)"}}}