
---------- Begin Simulation Statistics ----------
final_tick                               1676290855000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56377                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701616                       # Number of bytes of host memory used
host_op_rate                                    56562                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19615.44                       # Real time elapsed on the host
host_tick_rate                               85457711                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105860229                       # Number of instructions simulated
sim_ops                                    1109485602                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.676291                       # Number of seconds simulated
sim_ticks                                1676290855000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.612090                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143471778                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163757968                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13106046                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        225758444                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18446675                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19080879                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          634204                       # Number of indirect misses.
system.cpu0.branchPred.lookups              287929244                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1862837                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811470                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8889476                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260690251                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36269130                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       85766148                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050777146                       # Number of instructions committed
system.cpu0.commit.committedOps            1052591143                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2056175355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.511917                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.345528                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1585887481     77.13%     77.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    263834043     12.83%     89.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70152579      3.41%     93.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     69450953      3.38%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15444423      0.75%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6574638      0.32%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4639595      0.23%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3922513      0.19%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36269130      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2056175355                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857730                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015966321                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326223670                       # Number of loads committed
system.cpu0.commit.membars                    3625355                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625361      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583929213     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030355      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328035132     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127159995     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052591143                       # Class of committed instruction
system.cpu0.commit.refs                     455195155                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050777146                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052591143                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.186347                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.186347                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            312563684                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4225774                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142244006                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1163168632                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               961554774                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                782809291                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8899593                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12893821                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6392617                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  287929244                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                207768242                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1114192711                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3198600                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1193636836                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          385                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26232448                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.085997                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         944910506                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161918453                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.356507                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2072219959                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.578370                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904149                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1241680497     59.92%     59.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               611478339     29.51%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               114615239      5.53%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79743695      3.85%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14127340      0.68%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5332811      0.26%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1402020      0.07%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3735478      0.18%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  104540      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2072219959                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       47                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                     1275920523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8985274                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269784895                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.328333                       # Inst execution rate
system.cpu0.iew.exec_refs                   480112603                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 134977589                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              254784221                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            356570685                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3583335                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4390962                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           139834562                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1138340713                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            345135014                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7602259                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1099304467                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2102393                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9948841                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8899593                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14070286                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       102210                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19948985                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40307                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10029                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4355965                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30347015                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10863077                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10029                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1174385                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7810889                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                492398137                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1091035172                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842877                       # average fanout of values written-back
system.cpu0.iew.wb_producers                415031155                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.325863                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1091108997                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1346447413                       # number of integer regfile reads
system.cpu0.int_regfile_writes              694402077                       # number of integer regfile writes
system.cpu0.ipc                              0.313839                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.313839                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626900      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            609736480     55.08%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8040959      0.73%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811566      0.16%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           350261470     31.64%     87.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133429296     12.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            26      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1106906727                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3902926                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003526                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 407182     10.43%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3297577     84.49%     94.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               198165      5.08%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1107182695                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4290066722                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1091035119                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1224099250                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1127597634                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1106906727                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10743079                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       85749566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           130498                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5301682                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     48349706                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2072219959                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.534165                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.813633                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1278398197     61.69%     61.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          560705014     27.06%     88.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          178847920      8.63%     97.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35009604      1.69%     99.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14913514      0.72%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2877252      0.14%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1015214      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             280491      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             172753      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2072219959                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.330603                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         36639918                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6541141                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           356570685                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          139834562                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1507                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3348140482                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4441618                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              280445680                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670630709                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10837541                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               972564200                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10748767                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29991                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1407203039                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1150325627                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          736372273                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                776747757                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11213275                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8899593                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             33439354                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                65741559                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               50                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1407202989                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        123375                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4714                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 23559559                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4668                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3158244419                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2292778329                       # The number of ROB writes
system.cpu0.timesIdled                       37283350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1474                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.017467                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9750516                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10482457                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1988934                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19106321                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            336628                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         684362                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          347734                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20998533                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4724                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811196                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1161650                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12203644                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1267193                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434265                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22507384                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55083083                       # Number of instructions committed
system.cpu1.commit.committedOps              56894459                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    326971146                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174005                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.821319                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    303280047     92.75%     92.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11825636      3.62%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3938280      1.20%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3646536      1.12%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       905169      0.28%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       301429      0.09%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1660702      0.51%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       146154      0.04%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1267193      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    326971146                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502664                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52980191                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16126887                       # Number of loads committed
system.cpu1.commit.membars                    3622521                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622521      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32015518     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938083     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318196      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56894459                       # Class of committed instruction
system.cpu1.commit.refs                      21256291                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55083083                       # Number of Instructions Simulated
system.cpu1.committedOps                     56894459                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.006218                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.006218                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            283291050                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               833519                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8745631                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87419754                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13399013                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28317673                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1162134                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1195375                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4384719                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20998533                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13261898                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    313885937                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95651                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     102377968                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3978836                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063470                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14679221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10087144                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.309448                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         330554589                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.321729                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.832411                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               270608309     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32983853      9.98%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15812142      4.78%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6561445      1.98%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1495747      0.45%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2494964      0.75%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  591243      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3829      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3057      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           330554589                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         286409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1224259                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14728702                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195095                       # Inst execution rate
system.cpu1.iew.exec_refs                    22514515                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5220855                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              245441580                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22584505                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712354                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1733481                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7095536                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79393475                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17293660                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           914521                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64545379                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1702409                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2546892                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1162134                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6370914                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20515                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          320979                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8134                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2460                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6457618                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1966132                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           536                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       205261                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1018998                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37180168                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64124069                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.850336                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31615646                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193821                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64139477                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80619220                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42660762                       # number of integer regfile writes
system.cpu1.ipc                              0.166494                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166494                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622624      5.53%      5.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39160726     59.82%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19254927     29.41%     94.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3421480      5.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65459900                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1924973                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029407                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 338644     17.59%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1430383     74.31%     91.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               155944      8.10%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63762235                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         463519907                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64124057                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101892904                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71257378                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65459900                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136097                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22499015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           120571                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701832                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15075342                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    330554589                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198031                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655520                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          290051858     87.75%     87.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27171878      8.22%     95.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6973968      2.11%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2913341      0.88%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2450431      0.74%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             375625      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             447536      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             124618      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              45334      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      330554589                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.197859                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16091634                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1946070                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22584505                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7095536                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       330840998                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3021732730                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              263512667                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37999538                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10756837                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15878467                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1253184                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                18069                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102698856                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83486336                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56315861                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28428557                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8291652                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1162134                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21542148                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18316323                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102698844                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30616                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               583                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22593131                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           578                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   405105588                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162393051                       # The number of ROB writes
system.cpu1.timesIdled                           9415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3343242                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                13609                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4153444                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10850816                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17876117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      35716098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       162176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        39019                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59641537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15763645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    119264934                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15802664                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15283931                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2940565                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14899293                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              361                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2591560                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2591556                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15283931                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           124                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     53591585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               53591585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1332227328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1332227328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              529                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17876240                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17876240    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17876240                       # Request fanout histogram
system.membus.respLayer1.occupancy        95721688564                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         52961338491                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    370135333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   451321096.999981                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3594000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1041671500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1674070043000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2220812000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176248768                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176248768                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176248768                       # number of overall hits
system.cpu0.icache.overall_hits::total      176248768                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31519474                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31519474                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31519474                       # number of overall misses
system.cpu0.icache.overall_misses::total     31519474                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1179244582496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1179244582496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1179244582496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1179244582496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    207768242                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    207768242                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    207768242                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    207768242                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151705                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151705                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151705                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151705                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 37413.206277                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 37413.206277                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 37413.206277                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 37413.206277                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2009                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.720930                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29692124                       # number of writebacks
system.cpu0.icache.writebacks::total         29692124                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1827316                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1827316                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1827316                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1827316                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29692158                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29692158                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29692158                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29692158                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1009807305998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1009807305998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1009807305998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1009807305998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142910                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142910                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142910                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142910                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 34009.225803                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 34009.225803                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 34009.225803                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 34009.225803                       # average overall mshr miss latency
system.cpu0.icache.replacements              29692124                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176248768                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176248768                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31519474                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31519474                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1179244582496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1179244582496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    207768242                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    207768242                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151705                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151705                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 37413.206277                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 37413.206277                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1827316                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1827316                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29692158                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29692158                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1009807305998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1009807305998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142910                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142910                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 34009.225803                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34009.225803                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999966                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          205940642                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29692124                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.935868                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999966                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        445228640                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       445228640                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    401233924                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       401233924                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    401233924                       # number of overall hits
system.cpu0.dcache.overall_hits::total      401233924                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     46339726                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      46339726                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     46339726                       # number of overall misses
system.cpu0.dcache.overall_misses::total     46339726                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1351076797249                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1351076797249                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1351076797249                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1351076797249                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    447573650                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    447573650                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    447573650                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    447573650                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103535                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103535                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103535                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103535                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29155.908200                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29155.908200                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29155.908200                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29155.908200                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5786643                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       300488                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           117924                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4173                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.070952                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.007668                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     28139045                       # number of writebacks
system.cpu0.dcache.writebacks::total         28139045                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18948601                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18948601                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18948601                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18948601                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     27391125                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     27391125                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     27391125                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     27391125                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 714821766911                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 714821766911                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 714821766911                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 714821766911                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.061199                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061199                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.061199                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061199                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 26096.838553                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26096.838553                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 26096.838553                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26096.838553                       # average overall mshr miss latency
system.cpu0.dcache.replacements              28139045                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    281185337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      281185337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39231390                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39231390                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1029510520500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1029510520500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    320416727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    320416727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.122439                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.122439                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26242.009791                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26242.009791                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14774220                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14774220                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     24457170                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     24457170                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 606078849500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 606078849500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.076329                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.076329                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24781.233867                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24781.233867                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    120048587                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     120048587                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7108336                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7108336                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 321566276749                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 321566276749                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127156923                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127156923                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055902                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055902                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45237.911763                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45237.911763                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4174381                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4174381                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2933955                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2933955                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 108742917411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 108742917411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37063.594162                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37063.594162                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1373                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1373                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8657000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8657000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.433670                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.433670                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6305.171158                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6305.171158                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1355                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1355                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1602500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1602500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005685                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005685                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 89027.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89027.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2945                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2945                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       676500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       676500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3092                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3092                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047542                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047542                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4602.040816                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4602.040816                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047542                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047542                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3602.040816                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3602.040816                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054072                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054072                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757398                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757398                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65436964500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65436964500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811470                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811470                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86397.065347                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86397.065347                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757398                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757398                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64679566500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64679566500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85397.065347                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85397.065347                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992430                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          430440262                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         28148274                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.291888                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992430                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999763                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999763                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        926931062                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       926931062                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            20622838                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            23143782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              317051                       # number of demand (read+write) hits
system.l2.demand_hits::total                 44094056                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           20622838                       # number of overall hits
system.l2.overall_hits::.cpu0.data           23143782                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10385                       # number of overall hits
system.l2.overall_hits::.cpu1.data             317051                       # number of overall hits
system.l2.overall_hits::total                44094056                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           9069319                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4994485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1462312                       # number of demand (read+write) misses
system.l2.demand_misses::total               15528167                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          9069319                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4994485                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2051                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1462312                       # number of overall misses
system.l2.overall_misses::total              15528167                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 746463067000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 482291742477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    181733000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 146496180494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1375432722971                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 746463067000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 482291742477                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    181733000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 146496180494                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1375432722971                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29692157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        28138267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12436                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1779363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59622223                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29692157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       28138267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12436                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1779363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59622223                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.305445                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.177498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.164924                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.821818                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.260443                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.305445                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.177498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.164924                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.821818                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.260443                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82306.407681                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96564.859535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88607.020965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100181.206537                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88576.631290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82306.407681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96564.859535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88607.020965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100181.206537                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88576.631290                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7326                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       175                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.862857                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2067453                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2940565                       # number of writebacks
system.l2.writebacks::total                   2940565                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          73951                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          35058                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              109061                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         73951                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         35058                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             109061                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      9069305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4920534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1427254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15419106                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      9069305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4920534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1427254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2482025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17901131                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 655769518001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 427641373482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    159328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 128982589994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1212552809477                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 655769518001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 427641373482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    159328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 128982589994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 204771050260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1417323859737                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.305444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.174870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.161869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.802115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258613                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.305444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.174870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.161869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.802115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.300243                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72306.479714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86909.545485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79149.528068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90371.153273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78639.631213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72306.479714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86909.545485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79149.528068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90371.153273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82501.606656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79175.101268                       # average overall mshr miss latency
system.l2.replacements                       33605481                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7783093                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7783093                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7783093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7783093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51679287                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51679287                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51679287                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51679287                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2482025                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2482025                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 204771050260                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 204771050260                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82501.606656                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82501.606656                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.981481                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.823529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.920455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2849.056604                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2178.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2617.283951                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1058000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       550000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1608000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.981481                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.920455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19962.264151                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19642.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19851.851852                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       237000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       296000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19733.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2137250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           121226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2258476                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1562271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1109621                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2671892                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 143320950989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111269809499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  254590760488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3699521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1230847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4930368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.422290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.901510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.541925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91738.853879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100277.310450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95284.824569                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        54162                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        28077                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            82239                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1508109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1081544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2589653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 123772694992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97562735499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 221335430491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.407650                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.878699                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.525245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82071.451727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90206.903740                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85469.146056                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      20622838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20633223                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      9069319                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          9071370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 746463067000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    181733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 746644800000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29692157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29704593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.305445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.164924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.305386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82306.407681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88607.020965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82307.832224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      9069305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      9071318                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 655769518001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    159328000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 655928846001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.305444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.161869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.305384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72306.479714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79149.528068                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72307.998242                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21006532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       195825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21202357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3432214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       352691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3784905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 338970791488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  35226370995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 374197162483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     24438746                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       548516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      24987262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.140441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.642991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.151473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98761.554929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99878.848610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98865.668354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        19789                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6981                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        26770                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3412425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       345710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3758135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 303868678490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  31419854495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 335288532985                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.139632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.630264                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150402                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89047.723683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90885.003312                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89216.734626                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                37                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          161                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             168                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3161000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        19000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3180000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          194                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           205                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.829897                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.636364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.819512                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19633.540373                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2714.285714                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18928.571429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           43                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          118                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          124                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2314000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       120000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2434000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.608247                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.545455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.604878                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19610.169492                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19629.032258                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999943                       # Cycle average of tags in use
system.l2.tags.total_refs                   121430579                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33605562                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.613407                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.203193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.257107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.858173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.396994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.280721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.550050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.254386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 986284922                       # Number of tag accesses
system.l2.tags.data_accesses                986284922                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     580435456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     314989568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        128832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91391616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    157085696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1144031168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    580435456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       128832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     580564288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    188196160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       188196160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        9069304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4921712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1427994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2454464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17875487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2940565                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2940565                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        346261780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        187908660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            76855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         54520142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     93710286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             682477724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    346261780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        76855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        346338636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112269395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112269395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112269395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       346261780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       187908660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           76855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        54520142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     93710286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            794747119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2718907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   9069304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4687168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1405412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2450969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007090796750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36569443                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2557347                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17875487                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2940565                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17875487                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2940565                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 260621                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                221658                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            287965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            299070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            287815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            348398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2649686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6398857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2241443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            402415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            372049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            518932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           388606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           352222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           308784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           312765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           343081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2102778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            153651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            215483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            237588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           210875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           185084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           154966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           178155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139902                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 374039491639                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                88074330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            704318229139                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21234.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39984.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10376604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1608806                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17875487                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2940565                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12710113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2398994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  706153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  538103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  466507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  258055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  143760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  123371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   90309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   55762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  41214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  33685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  24005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  11811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 142814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 177510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 177819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 178187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 181102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 178744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 170843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 171465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8348319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    155.882611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.206792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.618865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4760570     57.02%     57.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2316905     27.75%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       364224      4.36%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       187613      2.25%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       213985      2.56%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       343205      4.11%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22962      0.28%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16099      0.19%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       122756      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8348319                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     105.344684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.651722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    495.078519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167210    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.242102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.806598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           148707     88.93%     88.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2490      1.49%     90.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10051      6.01%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3883      2.32%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1411      0.84%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              472      0.28%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              147      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1127351424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                16679744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174008000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1144031168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            188196160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       672.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    682.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1676290746000                       # Total gap between requests
system.mem_ctrls.avgGap                      80528.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    580435456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    299978752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       128832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89946368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    156862016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174008000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 346261780.447403311729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 178953879.695299059153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 76855.397507970061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 53657972.142310589552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 93576848.869702860713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 103805374.515391007066                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      9069304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4921712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1427994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2454464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2940565                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 282597559673                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 224636113198                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     75137515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69891253995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 127118164758                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 40575921662173                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31159.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45641.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37326.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48943.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51790.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13798682.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12749041200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6776253330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33552409380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7588768140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     132324616320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     726092395560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32249460480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       951332944410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        567.522600                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77493637723                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  55974880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1542822337277                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          46858042140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          24905617275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         92217733860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6603759360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     132324616320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     749926321410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12178786080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1065014876445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.340146                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24935000146                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  55974880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1595380974854                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17362228683.908047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   82930174990.844635                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 619300091500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165776959500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1510513895500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13248243                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13248243                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13248243                       # number of overall hits
system.cpu1.icache.overall_hits::total       13248243                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13655                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13655                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13655                       # number of overall misses
system.cpu1.icache.overall_misses::total        13655                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    358984000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    358984000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    358984000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    358984000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13261898                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13261898                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13261898                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13261898                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001030                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26289.564262                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26289.564262                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26289.564262                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26289.564262                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           50                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          183                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12404                       # number of writebacks
system.cpu1.icache.writebacks::total            12404                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1219                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1219                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1219                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1219                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12436                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12436                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12436                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12436                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    318090500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    318090500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    318090500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    318090500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000938                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000938                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000938                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000938                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25578.200386                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25578.200386                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25578.200386                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25578.200386                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12404                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13248243                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13248243                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    358984000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    358984000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13261898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13261898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26289.564262                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26289.564262                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1219                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1219                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12436                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12436                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    318090500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    318090500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000938                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000938                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25578.200386                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25578.200386                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.123562                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13109275                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12404                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1056.858675                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356605500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.123562                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972611                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972611                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26536232                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26536232                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16276669                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16276669                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16276669                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16276669                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3930296                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3930296                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3930296                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3930296                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 352668925861                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 352668925861                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 352668925861                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 352668925861                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20206965                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20206965                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20206965                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20206965                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194502                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194502                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194502                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194502                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89730.881812                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89730.881812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89730.881812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89730.881812                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1290536                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       213435                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21291                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2804                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.614156                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.118046                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1778968                       # number of writebacks
system.cpu1.dcache.writebacks::total          1778968                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2848883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2848883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2848883                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2848883                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1081413                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1081413                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1081413                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1081413                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  92260096543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  92260096543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  92260096543                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  92260096543                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053517                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053517                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053517                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053517                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85314.395650                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85314.395650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85314.395650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85314.395650                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1778968                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14498062                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14498062                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2391140                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2391140                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 177771041500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 177771041500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16889202                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16889202                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74345.726934                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74345.726934                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1842197                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1842197                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       548943                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       548943                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  38578589500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38578589500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032503                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032503                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70277.951445                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70277.951445                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1778607                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1778607                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1539156                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1539156                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 174897884361                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 174897884361                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3317763                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3317763                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.463914                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.463914                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 113632.331200                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113632.331200                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1006686                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1006686                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       532470                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       532470                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53681507043                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53681507043                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160491                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160491                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100816.021641                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100816.021641                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          281                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          281                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7061500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7061500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.382418                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.382418                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40583.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40583.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3608500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3608500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096703                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096703                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 82011.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 82011.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       826000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       826000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.268018                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.268018                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6941.176471                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6941.176471                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       708000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       708000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.268018                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.268018                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5949.579832                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5949.579832                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103712                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103712                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707484                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707484                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62025004500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62025004500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390617                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390617                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87669.833523                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87669.833523                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707484                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707484                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61317520500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61317520500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390617                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390617                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86669.833523                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86669.833523                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.368323                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19167296                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1788789                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.715236                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356617000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.368323                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.949010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.949010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45826935                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45826935                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1676290855000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          54692779                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10723658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51839435                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        30664916                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4188578                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            629                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4948728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4948728                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29704593                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     24988187                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          205                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          205                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89076437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     84426246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        37276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5347447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             178887406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3800593920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3601747584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1589760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227732992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7631664256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        37813874                       # Total snoops (count)
system.tol2bus.snoopTraffic                 189430720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97436434                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.164443                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.371756                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81452693     83.60%     83.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15944721     16.36%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39019      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97436434                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       119255027435                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       42223571757                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44544801338                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2683993180                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18690926                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1792492262500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 461377                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714136                       # Number of bytes of host memory used
host_op_rate                                   463610                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2733.95                       # Real time elapsed on the host
host_tick_rate                               42503078                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261382294                       # Number of instructions simulated
sim_ops                                    1267487468                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.116201                       # Number of seconds simulated
sim_ticks                                116201407500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.533927                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12720753                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14368224                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           586546                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18178729                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1483913                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1500270                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16357                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25125399                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5608                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4450                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           526111                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20701701                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4565115                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2604050                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12191285                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82018449                       # Number of instructions committed
system.cpu0.commit.committedOps              83316140                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    223474669                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.372821                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.320772                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    194623301     87.09%     87.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12168186      5.44%     92.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6476923      2.90%     95.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3043533      1.36%     96.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1431013      0.64%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       362363      0.16%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       622923      0.28%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       181312      0.08%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4565115      2.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    223474669                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2459852                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78192573                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18882141                       # Number of loads committed
system.cpu0.commit.membars                    1947400                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1947883      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60518784     72.64%     74.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18886279     22.67%     97.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1877376      2.25%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83316140                       # Class of committed instruction
system.cpu0.commit.refs                      20764033                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82018449                       # Number of Instructions Simulated
system.cpu0.committedOps                     83316140                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.808856                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.808856                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            170934773                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                60808                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12122411                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              97433923                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                13885870                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 38032983                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                526836                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               117458                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1954964                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25125399                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16155260                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    203958600                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               139390                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     100668228                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          203                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1174598                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.109062                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20789262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14204666                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.436970                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         225335426                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.452923                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.861335                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               159513993     70.79%     70.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39564628     17.56%     88.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20784552      9.22%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3784051      1.68%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  284867      0.13%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  684860      0.30%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23437      0.01%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690918      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4120      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           225335426                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1457                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     945                       # number of floating regfile writes
system.cpu0.idleCycles                        5042590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              555041                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22720420                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.403239                       # Inst execution rate
system.cpu0.iew.exec_refs                    23983864                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2077648                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                7567730                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21958178                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            701580                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           143106                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2201751                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95390839                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21906216                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           416402                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92897337                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                117613                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             26221239                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                526836                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             26430309                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       286700                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           45447                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          181                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          402                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2815                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3076037                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       319859                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           402                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       327949                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        227092                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 71001657                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91628026                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.746082                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 52973055                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.397729                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91738692                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119921058                       # number of integer regfile reads
system.cpu0.int_regfile_writes               67134632                       # number of integer regfile writes
system.cpu0.ipc                              0.356017                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.356017                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1948306      2.09%      2.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             67125915     71.94%     74.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28605      0.03%     74.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57102      0.06%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 49      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                571      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                65      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22073770     23.66%     97.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2078504      2.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            363      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93313738                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1576                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3112                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1526                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1757                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     412218                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004418                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 345083     83.71%     83.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     83.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     67      0.02%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 59351     14.40%     98.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7645      1.85%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91776074                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         412403107                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91626500                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107464170                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92680281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93313738                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2710558                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12074702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            31098                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        106508                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4882613                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    225335426                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.414110                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.962687                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          172649875     76.62%     76.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30522994     13.55%     90.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13868514      6.15%     96.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2841154      1.26%     97.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3029455      1.34%     98.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             742730      0.33%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1253143      0.56%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             240562      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             186999      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      225335426                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.405046                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           869918                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          145780                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21958178                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2201751                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2141                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       230378016                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2025108                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               35594137                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60672851                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                565991                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14864682                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17542053                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                94680                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            125150385                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96352229                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70588055                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 38720124                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1153095                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                526836                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20397509                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9915209                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1558                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       125148827                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     115232138                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            696302                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6411528                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        696180                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   314412533                       # The number of ROB reads
system.cpu0.rob.rob_writes                  192942358                       # The number of ROB writes
system.cpu0.timesIdled                         173574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  389                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.535852                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13131629                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14345886                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           614667                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17976319                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1059782                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1061330                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1548                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24333123                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          981                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1037                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           613493                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18871728                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3979067                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2366101                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15664979                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73503616                       # Number of instructions committed
system.cpu1.commit.committedOps              74685726                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    175632285                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.425239                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.386869                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    149007857     84.84%     84.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11514647      6.56%     91.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5963930      3.40%     94.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3059232      1.74%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1160734      0.66%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       265715      0.15%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       506245      0.29%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       174858      0.10%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3979067      2.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    175632285                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1680197                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69774410                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16421025                       # Number of loads committed
system.cpu1.commit.membars                    1773273                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1773273      2.37%      2.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55121818     73.81%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16422062     21.99%     98.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1368397      1.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74685726                       # Class of committed instruction
system.cpu1.commit.refs                      17790459                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73503616                       # Number of Instructions Simulated
system.cpu1.committedOps                     74685726                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.427564                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.427564                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            126438465                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1353                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12417784                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92605690                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10275327                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38940629                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                613816                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2241                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1661460                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24333123                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14977337                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    162008763                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                73781                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      96331639                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1229980                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.136370                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15305944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14191411                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.539870                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         177929697                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.548816                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.917796                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               115142473     64.71%     64.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37163460     20.89%     85.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20545577     11.55%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3583792      2.01%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  146003      0.08%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  689068      0.39%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     348      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  658549      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     427      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           177929697                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         505030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              657875                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21365845                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.481572                       # Inst execution rate
system.cpu1.iew.exec_refs                    20918033                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1399767                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9052306                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20300221                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            652267                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           136783                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1530550                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           90250318                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19518266                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           508086                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85929106                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                173021                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             14315422                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                613816                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14586683                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        68101                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             669                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3879196                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       161116                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       376626                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        281249                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66412439                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85097114                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740013                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49146054                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.476909                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85254290                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111540018                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62392135                       # number of integer regfile writes
system.cpu1.ipc                              0.411936                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.411936                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1773580      2.05%      2.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63591806     73.57%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 101      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19672096     22.76%     98.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1399513      1.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86437192                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     447669                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005179                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 420585     93.95%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 26992      6.03%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   92      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85111281                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         351319089                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     85097114                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        105814932                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87706163                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86437192                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2544155                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15564592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            67339                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        178054                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6762542                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    177929697                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.485794                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.034554                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          130094850     73.12%     73.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26418575     14.85%     87.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13838024      7.78%     95.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2636088      1.48%     97.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2488709      1.40%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             793344      0.45%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1277714      0.72%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             212679      0.12%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             169714      0.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      177929697                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.484419                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           842998                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          155021                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20300221                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1530550                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    307                       # number of misc regfile reads
system.cpu1.numCycles                       178434727                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    53853391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               27048031                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54104194                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                701597                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11063006                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8233654                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                65914                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            119615580                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91438511                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66905672                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39468721                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1122887                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                613816                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11059595                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12801478                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       119615580                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      88676528                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            653460                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4424600                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        653454                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   262002805                       # The number of ROB reads
system.cpu1.rob.rob_writes                  183076140                       # The number of ROB writes
system.cpu1.timesIdled                           4687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2378912                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                22451                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2528409                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7110547                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4507451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8966615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       113557                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        47123                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3311304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2481359                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6623432                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2528482                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4459088                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       259989                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4199423                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              977                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1400                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45361                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4459088                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           377                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13471049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13471049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    304923072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               304923072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1476                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4507203                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4507203    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4507203                       # Request fanout histogram
system.membus.respLayer1.occupancy        23479554710                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         10925527192                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   116201407500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   116201407500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 92                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           46                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    22012543.478261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24105234.878393                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           46    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        97500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     55668500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             46                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   115188830500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1012577000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15894456                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15894456                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15894456                       # number of overall hits
system.cpu0.icache.overall_hits::total       15894456                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       260804                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        260804                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       260804                       # number of overall misses
system.cpu0.icache.overall_misses::total       260804                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6123680499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6123680499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6123680499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6123680499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16155260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16155260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16155260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16155260                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016144                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23480.009889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23480.009889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23480.009889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23480.009889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1990                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.783784                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       225986                       # number of writebacks
system.cpu0.icache.writebacks::total           225986                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34819                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34819                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34819                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34819                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       225985                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       225985                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       225985                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       225985                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5284115499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5284115499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5284115499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5284115499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013988                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013988                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013988                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013988                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23382.593973                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23382.593973                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23382.593973                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23382.593973                       # average overall mshr miss latency
system.cpu0.icache.replacements                225986                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15894456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15894456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       260804                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       260804                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6123680499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6123680499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16155260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16155260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23480.009889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23480.009889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34819                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34819                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       225985                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       225985                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5284115499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5284115499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013988                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013988                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23382.593973                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23382.593973                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16120724                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           226018                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            71.324956                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32536506                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32536506                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17221038                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17221038                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17221038                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17221038                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4404014                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4404014                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4404014                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4404014                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 298096152916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 298096152916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 298096152916                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 298096152916                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21625052                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21625052                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21625052                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21625052                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.203653                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.203653                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.203653                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.203653                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67687.376315                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67687.376315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67687.376315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67687.376315                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     19504422                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3603                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           355560                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             33                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.855501                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   109.181818                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1913542                       # number of writebacks
system.cpu0.dcache.writebacks::total          1913542                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2496761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2496761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2496761                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2496761                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1907253                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1907253                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1907253                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1907253                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 152462747577                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 152462747577                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 152462747577                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 152462747577                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088196                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088196                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088196                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088196                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79938.397044                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79938.397044                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79938.397044                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79938.397044                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1913542                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16453139                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16453139                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3945799                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3945799                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 267576639000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 267576639000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20398938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20398938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.193432                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.193432                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67813.043442                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67813.043442                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2091507                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2091507                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1854292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1854292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 149223734500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 149223734500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090901                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090901                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80474.776626                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80474.776626                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       767899                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        767899                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       458215                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       458215                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  30519513916                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30519513916                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1226114                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1226114                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.373713                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.373713                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66605.226621                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66605.226621                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       405254                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       405254                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        52961                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        52961                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3239013077                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3239013077                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 61158.457676                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61158.457676                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       651208                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       651208                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12705                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12705                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    213223000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    213223000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       663913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       663913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019137                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019137                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 16782.605274                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16782.605274                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5628                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5628                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7077                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7077                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    171999000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    171999000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010660                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010660                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24303.942348                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24303.942348                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       650165                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       650165                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     25503000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     25503000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651325                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651325                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001781                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001781                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 21985.344828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21985.344828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     24343000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     24343000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001781                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001781                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 20985.344828                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20985.344828                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3724                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3724                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          726                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          726                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     25575500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     25575500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4450                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4450                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.163146                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.163146                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35227.961433                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35227.961433                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          726                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          726                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     24849500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     24849500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.163146                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.163146                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34227.961433                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34227.961433                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992684                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20443817                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1914528                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.678254                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992684                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999771                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999771                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47803976                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47803976                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              196086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              410983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 544                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              192162                       # number of demand (read+write) hits
system.l2.demand_hits::total                   799775                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             196086                       # number of overall hits
system.l2.overall_hits::.cpu0.data             410983                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                544                       # number of overall hits
system.l2.overall_hits::.cpu1.data             192162                       # number of overall hits
system.l2.overall_hits::total                  799775                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29900                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1501482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4318                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            972649                       # number of demand (read+write) misses
system.l2.demand_misses::total                2508349                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29900                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1501482                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4318                       # number of overall misses
system.l2.overall_misses::.cpu1.data           972649                       # number of overall misses
system.l2.overall_misses::total               2508349                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2434990000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 144268673996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    366169500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  94178367490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241248200986                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2434990000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 144268673996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    366169500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  94178367490                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241248200986                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          225986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1912465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1164811                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3308124                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         225986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1912465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1164811                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3308124                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.132309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.785103                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.888112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.835027                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.758239                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.132309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.785103                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.888112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.835027                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.758239                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81437.792642                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96084.184823                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84800.717925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96826.673846                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96178.084065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81437.792642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96084.184823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84800.717925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96826.673846                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96178.084065                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               6521                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       198                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.934343                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1772833                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              259990                       # number of writebacks
system.l2.writebacks::total                    259990                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          35617                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8539                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               44225                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         35617                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8539                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              44225                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        29886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1465865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       964110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2464124                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1465865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       964110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2052164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4516288                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2135393002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 127702721996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    321538000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84108807491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 214268460489                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2135393002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 127702721996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    321538000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84108807491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 152837548953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 367106009442                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.132247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.766479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.876800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.827697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.744871                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.132247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.766479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.876800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.827697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.365211                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71451.281603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87117.655443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75425.287356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87239.845548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86955.226478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71451.281603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87117.655443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75425.287356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87239.845548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74476.284036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81284.898005                       # average overall mshr miss latency
system.l2.replacements                        6969596                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       319300                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           319300                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       319300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       319300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2882430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2882430                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2882430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2882430                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2052164                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2052164                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 152837548953                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 152837548953                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74476.284036                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74476.284036                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            69                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                174                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        95000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       156000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              185                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.932432                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.945946                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.940541                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1376.811594                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   580.952381                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   896.551724                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          105                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1440000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2122000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3562000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.918919                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.945946                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.935135                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21176.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20209.523810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20589.595376                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           132                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                132                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          678                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              726                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       606000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       606000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          810                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            858                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.837037                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   893.805310                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   834.710744                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          678                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          726                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     13776000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       955000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     14731000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.837037                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20318.584071                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19895.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20290.633609                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18990                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            12775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31765                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          26925                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60306                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2949527000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2457320000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5406847000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.637395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.678212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.654995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88359.455978                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91265.366760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89656.866647                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7733                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7211                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            14944                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        25648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          45362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2303213500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1895622500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4198836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.489737                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.496574                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89800.900655                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96156.158060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92562.849963                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        196086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           544                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             196630                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            34218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2434990000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    366169500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2801159500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       225986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         230848                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.132309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.888112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.148227                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81437.792642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84800.717925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81862.163189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        34149                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2135393002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    321538000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2456931002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.132247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.876800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.147929                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71451.281603                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75425.287356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71947.377727                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       391993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       179387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            571380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1468101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       945724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2413825                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 141319146996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91721047490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 233040194486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1860094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1125111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2985205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.789262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.840561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.808596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96259.826126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96985.005657                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96543.947671                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27884                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1328                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        29212                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1440217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       944396                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2384613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 125399508496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  82213184991                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 207612693487                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.774271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.839380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.798810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87069.871065                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87053.720040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87063.474655                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          226                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               226                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          378                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             378                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        56000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        56000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          604                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           604                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.625828                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.625828                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   148.148148                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   148.148148                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          377                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          377                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7213000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7213000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.624172                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.624172                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19132.625995                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19132.625995                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999282                       # Cycle average of tags in use
system.l2.tags.total_refs                     8507750                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6969887                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.220644                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.765393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.301579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.596400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.415289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    41.903718                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.277584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.040569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.654746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59061879                       # Number of tag accesses
system.l2.tags.data_accesses                 59061879                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1912704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      93847552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        272832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      61704512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    130546176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          288283776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1912704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       272832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2185536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16639296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16639296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1466368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         964133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2039784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4504434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       259989                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             259989                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16460248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        807628359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2347923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        531013465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1123447459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2480897454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16460248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2347923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18808171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      143193584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            143193584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      143193584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16460248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       807628359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2347923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       531013465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1123447459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2624091038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1457513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    961290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2036331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001889134250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15506                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15506                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7944970                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             241467                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4504434                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     259989                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4504434                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   259989                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3863                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            230534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            235501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            229141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            217105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            218980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            364259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            469335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            420407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            332407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            338717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           266270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           237327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           220339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           228547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           238490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           241924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11703                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 116790046506                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22446415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            200964102756                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26015.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44765.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3485571                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  232725                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4504434                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               259989                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1035722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  792578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  643292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  565379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  489220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  309192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  210522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  150683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  106060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   72533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  45352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  30011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  18057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1027117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.687817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.912769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.027778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       477579     46.50%     46.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       170540     16.60%     63.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       101256      9.86%     72.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        59766      5.82%     78.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31970      3.11%     81.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23862      2.32%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18485      1.80%     86.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15402      1.50%     87.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       128257     12.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1027117                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     289.518702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     95.715392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1342.900972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15253     98.37%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           72      0.46%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           27      0.17%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            3      0.02%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            3      0.02%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.01%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           17      0.11%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           13      0.08%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           16      0.10%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239           21      0.14%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263           10      0.06%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            4      0.03%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            5      0.03%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            5      0.03%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359           12      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383           13      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            6      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            4      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            5      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            4      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            4      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15506                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.518058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.487349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11787     76.02%     76.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              554      3.57%     79.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2509     16.18%     95.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              464      2.99%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               85      0.55%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               47      0.30%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.11%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.08%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.05%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15506                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              287314112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  969664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16392256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               288283776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16639296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2472.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       141.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2480.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    143.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  116201379500                       # Total gap between requests
system.mem_ctrls.avgGap                      24389.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1912704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     93280832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       272832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     61522560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    130325184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16392256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16460248.125652005896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 802751309.187025070190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2347923.367451465689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 529447631.690691828728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1121545657.697820901871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 141067620.028612822294                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1466368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4263                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       964133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2039784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       259989                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    900268790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  67096652199                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    144205273                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  44247035141                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  88575941353                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2832188941992                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30123.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45757.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33827.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45893.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43424.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10893495.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3529216320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1875834345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15022709940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          601484940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9172887360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51346170000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1382460480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82930763385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        713.681230                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3128699781                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3880240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 109192467719                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3804391920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2022074670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17030770680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          735508440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9172887360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51539015250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1220064480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85524712800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        736.004104                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2721953804                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3880240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 109599213696                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                442                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    121550245.495495                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   228661051.304220                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    738233500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    89217253000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  26984154500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14972196                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14972196                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14972196                       # number of overall hits
system.cpu1.icache.overall_hits::total       14972196                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5141                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5141                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5141                       # number of overall misses
system.cpu1.icache.overall_misses::total         5141                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    402456500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    402456500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    402456500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    402456500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14977337                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14977337                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14977337                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14977337                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000343                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000343                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000343                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000343                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78283.699669                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78283.699669                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78283.699669                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78283.699669                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4862                       # number of writebacks
system.cpu1.icache.writebacks::total             4862                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          279                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          279                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4862                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4862                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    379929000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    379929000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    379929000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    379929000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000325                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000325                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000325                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000325                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78142.533937                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78142.533937                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78142.533937                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78142.533937                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4862                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14972196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14972196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    402456500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    402456500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14977337                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14977337                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000343                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000343                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78283.699669                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78283.699669                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          279                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    379929000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    379929000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78142.533937                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78142.533937                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15128462                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4894                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3091.226400                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29959536                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29959536                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15735958                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15735958                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15735958                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15735958                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3765172                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3765172                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3765172                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3765172                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 259105180498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 259105180498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 259105180498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 259105180498                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19501130                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19501130                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19501130                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19501130                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193075                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193075                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193075                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193075                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68816.293252                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68816.293252                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68816.293252                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68816.293252                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5907303                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9019                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78049                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            124                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.687107                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.733871                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1164497                       # number of writebacks
system.cpu1.dcache.writebacks::total          1164497                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2606522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2606522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2606522                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2606522                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1158650                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1158650                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1158650                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1158650                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  98647552000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  98647552000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  98647552000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  98647552000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059415                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059415                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059415                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059415                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85140.078540                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85140.078540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85140.078540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85140.078540                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1164497                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15372385                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15372385                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3351832                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3351832                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 230554088500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 230554088500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18724217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18724217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.179011                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.179011                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68784.500088                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68784.500088                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2232929                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2232929                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1118903                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1118903                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96010684000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96010684000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.059757                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059757                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85807.870745                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85807.870745                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       363573                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        363573                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       413340                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       413340                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28551091998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28551091998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       776913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       776913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.532029                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.532029                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69074.108477                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69074.108477                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       373593                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       373593                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39747                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39747                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2636868000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2636868000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051160                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051160                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66341.308778                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66341.308778                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583622                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583622                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8016                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8016                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    207739500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    207739500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013549                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013549                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25915.606287                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25915.606287                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7912                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7912                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    191862500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    191862500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013373                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013373                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24249.557634                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24249.557634                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       591088                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       591088                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          377                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          377                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2854500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2854500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591465                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591465                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000637                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000637                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7571.618037                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7571.618037                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          377                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          377                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2482500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2482500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000637                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000637                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6584.880637                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6584.880637                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          518                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            518                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     21904500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     21904500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1037                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1037                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.500482                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.500482                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42205.202312                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42205.202312                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          519                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          519                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     21385500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     21385500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.500482                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.500482                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41205.202312                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41205.202312                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.803097                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18081577                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1166704                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.497999                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.803097                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993847                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993847                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42537218                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42537218                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 116201407500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3218954                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       579290                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2989585                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6709606                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3519452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             972                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1532                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2504                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92459                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92459                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        230848                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2988106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          604                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          604                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       677958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5743711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3496927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9933182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28926208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244864448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       622336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149075584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423488576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10493803                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16850176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13803588                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.194950                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.404688                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11159702     80.85%     80.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2596763     18.81%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  47123      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13803588                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6620612976                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2873350296                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         339043870                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1751358099                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7321942                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
