{
  "module_name": "clk-exynos5250.c",
  "hash_id": "93f9e6451454e5d29e571bb09ac6dfaf8f611d20492968f7b2c3630e2aa71e72",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-exynos5250.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/exynos5250.h>\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n\n#include \"clk.h\"\n#include \"clk-cpu.h\"\n#include \"clk-exynos5-subcmu.h\"\n\n#define APLL_LOCK\t\t0x0\n#define APLL_CON0\t\t0x100\n#define SRC_CPU\t\t\t0x200\n#define DIV_CPU0\t\t0x500\n#define PWR_CTRL1\t\t0x1020\n#define PWR_CTRL2\t\t0x1024\n#define MPLL_LOCK\t\t0x4000\n#define MPLL_CON0\t\t0x4100\n#define SRC_CORE1\t\t0x4204\n#define GATE_IP_ACP\t\t0x8800\n#define GATE_IP_ISP0\t\t0xc800\n#define GATE_IP_ISP1\t\t0xc804\n#define CPLL_LOCK\t\t0x10020\n#define EPLL_LOCK\t\t0x10030\n#define VPLL_LOCK\t\t0x10040\n#define GPLL_LOCK\t\t0x10050\n#define CPLL_CON0\t\t0x10120\n#define EPLL_CON0\t\t0x10130\n#define VPLL_CON0\t\t0x10140\n#define GPLL_CON0\t\t0x10150\n#define SRC_TOP0\t\t0x10210\n#define SRC_TOP1\t\t0x10214\n#define SRC_TOP2\t\t0x10218\n#define SRC_TOP3\t\t0x1021c\n#define SRC_GSCL\t\t0x10220\n#define SRC_DISP1_0\t\t0x1022c\n#define SRC_MAU\t\t\t0x10240\n#define SRC_FSYS\t\t0x10244\n#define SRC_GEN\t\t\t0x10248\n#define SRC_PERIC0\t\t0x10250\n#define SRC_PERIC1\t\t0x10254\n#define SRC_MASK_GSCL\t\t0x10320\n#define SRC_MASK_DISP1_0\t0x1032c\n#define SRC_MASK_MAU\t\t0x10334\n#define SRC_MASK_FSYS\t\t0x10340\n#define SRC_MASK_GEN\t\t0x10344\n#define SRC_MASK_PERIC0\t\t0x10350\n#define SRC_MASK_PERIC1\t\t0x10354\n#define DIV_TOP0\t\t0x10510\n#define DIV_TOP1\t\t0x10514\n#define DIV_GSCL\t\t0x10520\n#define DIV_DISP1_0\t\t0x1052c\n#define DIV_GEN\t\t\t0x1053c\n#define DIV_MAU\t\t\t0x10544\n#define DIV_FSYS0\t\t0x10548\n#define DIV_FSYS1\t\t0x1054c\n#define DIV_FSYS2\t\t0x10550\n#define DIV_PERIC0\t\t0x10558\n#define DIV_PERIC1\t\t0x1055c\n#define DIV_PERIC2\t\t0x10560\n#define DIV_PERIC3\t\t0x10564\n#define DIV_PERIC4\t\t0x10568\n#define DIV_PERIC5\t\t0x1056c\n#define GATE_IP_GSCL\t\t0x10920\n#define GATE_IP_DISP1\t\t0x10928\n#define GATE_IP_MFC\t\t0x1092c\n#define GATE_IP_G3D\t\t0x10930\n#define GATE_IP_GEN\t\t0x10934\n#define GATE_IP_FSYS\t\t0x10944\n#define GATE_IP_PERIC\t\t0x10950\n#define GATE_IP_PERIS\t\t0x10960\n#define BPLL_LOCK\t\t0x20010\n#define BPLL_CON0\t\t0x20110\n#define SRC_CDREX\t\t0x20200\n#define PLL_DIV2_SEL\t\t0x20a24\n\n \n#define PWR_CTRL1_CORE2_DOWN_RATIO\t\t(7 << 28)\n#define PWR_CTRL1_CORE1_DOWN_RATIO\t\t(7 << 16)\n#define PWR_CTRL1_DIV2_DOWN_EN\t\t\t(1 << 9)\n#define PWR_CTRL1_DIV1_DOWN_EN\t\t\t(1 << 8)\n#define PWR_CTRL1_USE_CORE1_WFE\t\t\t(1 << 5)\n#define PWR_CTRL1_USE_CORE0_WFE\t\t\t(1 << 4)\n#define PWR_CTRL1_USE_CORE1_WFI\t\t\t(1 << 1)\n#define PWR_CTRL1_USE_CORE0_WFI\t\t\t(1 << 0)\n\n#define PWR_CTRL2_DIV2_UP_EN\t\t\t(1 << 25)\n#define PWR_CTRL2_DIV1_UP_EN\t\t\t(1 << 24)\n#define PWR_CTRL2_DUR_STANDBY2_VAL\t\t(1 << 16)\n#define PWR_CTRL2_DUR_STANDBY1_VAL\t\t(1 << 8)\n#define PWR_CTRL2_CORE2_UP_RATIO\t\t(1 << 4)\n#define PWR_CTRL2_CORE1_UP_RATIO\t\t(1 << 0)\n\n \n#define CLKS_NR\t\t\t\t\t(CLK_MOUT_VPLLSRC + 1)\n\n \nenum exynos5250_plls {\n\tapll, mpll, cpll, epll, vpll, gpll, bpll,\n\tnr_plls\t\t\t \n};\n\nstatic void __iomem *reg_base;\n\n \nstatic const unsigned long exynos5250_clk_regs[] __initconst = {\n\tSRC_CPU,\n\tDIV_CPU0,\n\tPWR_CTRL1,\n\tPWR_CTRL2,\n\tSRC_CORE1,\n\tSRC_TOP0,\n\tSRC_TOP1,\n\tSRC_TOP2,\n\tSRC_TOP3,\n\tSRC_GSCL,\n\tSRC_DISP1_0,\n\tSRC_MAU,\n\tSRC_FSYS,\n\tSRC_GEN,\n\tSRC_PERIC0,\n\tSRC_PERIC1,\n\tSRC_MASK_GSCL,\n\tSRC_MASK_DISP1_0,\n\tSRC_MASK_MAU,\n\tSRC_MASK_FSYS,\n\tSRC_MASK_GEN,\n\tSRC_MASK_PERIC0,\n\tSRC_MASK_PERIC1,\n\tDIV_TOP0,\n\tDIV_TOP1,\n\tDIV_GSCL,\n\tDIV_DISP1_0,\n\tDIV_GEN,\n\tDIV_MAU,\n\tDIV_FSYS0,\n\tDIV_FSYS1,\n\tDIV_FSYS2,\n\tDIV_PERIC0,\n\tDIV_PERIC1,\n\tDIV_PERIC2,\n\tDIV_PERIC3,\n\tDIV_PERIC4,\n\tDIV_PERIC5,\n\tGATE_IP_GSCL,\n\tGATE_IP_MFC,\n\tGATE_IP_G3D,\n\tGATE_IP_GEN,\n\tGATE_IP_FSYS,\n\tGATE_IP_PERIC,\n\tGATE_IP_PERIS,\n\tSRC_CDREX,\n\tPLL_DIV2_SEL,\n\tGATE_IP_DISP1,\n\tGATE_IP_ACP,\n\tGATE_IP_ISP0,\n\tGATE_IP_ISP1,\n};\n\n \nPNAME(mout_apll_p)\t= { \"fin_pll\", \"fout_apll\", };\nPNAME(mout_cpu_p)\t= { \"mout_apll\", \"mout_mpll\", };\nPNAME(mout_mpll_fout_p)\t= { \"fout_mplldiv2\", \"fout_mpll\" };\nPNAME(mout_mpll_p)\t= { \"fin_pll\", \"mout_mpll_fout\" };\nPNAME(mout_bpll_fout_p)\t= { \"fout_bplldiv2\", \"fout_bpll\" };\nPNAME(mout_bpll_p)\t= { \"fin_pll\", \"mout_bpll_fout\" };\nPNAME(mout_vpllsrc_p)\t= { \"fin_pll\", \"sclk_hdmi27m\" };\nPNAME(mout_vpll_p)\t= { \"mout_vpllsrc\", \"fout_vpll\" };\nPNAME(mout_cpll_p)\t= { \"fin_pll\", \"fout_cpll\" };\nPNAME(mout_epll_p)\t= { \"fin_pll\", \"fout_epll\" };\nPNAME(mout_gpll_p)\t= { \"fin_pll\", \"fout_gpll\" };\nPNAME(mout_mpll_user_p)\t= { \"fin_pll\", \"mout_mpll\" };\nPNAME(mout_bpll_user_p)\t= { \"fin_pll\", \"mout_bpll\" };\nPNAME(mout_aclk166_p)\t= { \"mout_cpll\", \"mout_mpll_user\" };\nPNAME(mout_aclk200_p)\t= { \"mout_mpll_user\", \"mout_bpll_user\" };\nPNAME(mout_aclk300_p)\t= { \"mout_aclk300_disp1_mid\",\n\t\t\t    \"mout_aclk300_disp1_mid1\" };\nPNAME(mout_aclk400_p)\t= { \"mout_aclk400_g3d_mid\", \"mout_gpll\" };\nPNAME(mout_aclk200_sub_p) = { \"fin_pll\", \"div_aclk200\" };\nPNAME(mout_aclk266_sub_p) = { \"fin_pll\", \"div_aclk266\" };\nPNAME(mout_aclk300_sub_p) = { \"fin_pll\", \"div_aclk300_disp\" };\nPNAME(mout_aclk300_disp1_mid1_p) = { \"mout_vpll\", \"mout_cpll\" };\nPNAME(mout_aclk333_sub_p) = { \"fin_pll\", \"div_aclk333\" };\nPNAME(mout_aclk400_isp_sub_p) = { \"fin_pll\", \"div_aclk400_isp\" };\nPNAME(mout_hdmi_p)\t= { \"div_hdmi_pixel\", \"sclk_hdmiphy\" };\nPNAME(mout_usb3_p)\t= { \"mout_mpll_user\", \"mout_cpll\" };\nPNAME(mout_group1_p)\t= { \"fin_pll\", \"fin_pll\", \"sclk_hdmi27m\",\n\t\t\t\t\"sclk_dptxphy\", \"sclk_uhostphy\", \"sclk_hdmiphy\",\n\t\t\t\t\"mout_mpll_user\", \"mout_epll\", \"mout_vpll\",\n\t\t\t\t\"mout_cpll\", \"none\", \"none\",\n\t\t\t\t\"none\", \"none\", \"none\",\n\t\t\t\t\"none\" };\nPNAME(mout_audio0_p)\t= { \"cdclk0\", \"fin_pll\", \"sclk_hdmi27m\", \"sclk_dptxphy\",\n\t\t\t\t\"sclk_uhostphy\", \"fin_pll\",\n\t\t\t\t\"mout_mpll_user\", \"mout_epll\", \"mout_vpll\",\n\t\t\t\t\"mout_cpll\", \"none\", \"none\",\n\t\t\t\t\"none\", \"none\", \"none\",\n\t\t\t\t\"none\" };\nPNAME(mout_audio1_p)\t= { \"cdclk1\", \"fin_pll\", \"sclk_hdmi27m\", \"sclk_dptxphy\",\n\t\t\t\t\"sclk_uhostphy\", \"fin_pll\",\n\t\t\t\t\"mout_mpll_user\", \"mout_epll\", \"mout_vpll\",\n\t\t\t\t\"mout_cpll\", \"none\", \"none\",\n\t\t\t\t\"none\", \"none\", \"none\",\n\t\t\t\t\"none\" };\nPNAME(mout_audio2_p)\t= { \"cdclk2\", \"fin_pll\", \"sclk_hdmi27m\", \"sclk_dptxphy\",\n\t\t\t\t\"sclk_uhostphy\", \"fin_pll\",\n\t\t\t\t\"mout_mpll_user\", \"mout_epll\", \"mout_vpll\",\n\t\t\t\t\"mout_cpll\", \"none\", \"none\",\n\t\t\t\t\"none\", \"none\", \"none\",\n\t\t\t\t\"none\" };\nPNAME(mout_spdif_p)\t= { \"sclk_audio0\", \"sclk_audio1\", \"sclk_audio2\",\n\t\t\t\t\"spdif_extclk\" };\n\n \nstatic struct samsung_fixed_rate_clock exynos5250_fixed_rate_ext_clks[] __initdata = {\n\tFRATE(CLK_FIN_PLL, \"fin_pll\", NULL, 0, 0),\n};\n\n \nstatic const struct samsung_fixed_rate_clock exynos5250_fixed_rate_clks[] __initconst = {\n\tFRATE(CLK_SCLK_HDMIPHY, \"sclk_hdmiphy\", NULL, 0, 24000000),\n\tFRATE(0, \"sclk_hdmi27m\", NULL, 0, 27000000),\n\tFRATE(0, \"sclk_dptxphy\", NULL, 0, 24000000),\n\tFRATE(0, \"sclk_uhostphy\", NULL, 0, 48000000),\n};\n\nstatic const struct samsung_fixed_factor_clock exynos5250_fixed_factor_clks[] __initconst = {\n\tFFACTOR(0, \"fout_mplldiv2\", \"fout_mpll\", 1, 2, 0),\n\tFFACTOR(0, \"fout_bplldiv2\", \"fout_bpll\", 1, 2, 0),\n};\n\nstatic const struct samsung_mux_clock exynos5250_pll_pmux_clks[] __initconst = {\n\tMUX(CLK_MOUT_VPLLSRC, \"mout_vpllsrc\", mout_vpllsrc_p, SRC_TOP2, 0, 1),\n};\n\nstatic const struct samsung_mux_clock exynos5250_mux_clks[] __initconst = {\n\t \n\n\t \n\tMUX_F(CLK_MOUT_APLL, \"mout_apll\", mout_apll_p, SRC_CPU, 0, 1,\n\t\t\t\t\tCLK_SET_RATE_PARENT, 0),\n\tMUX(0, \"mout_cpu\", mout_cpu_p, SRC_CPU, 16, 1),\n\n\t \n\tMUX(CLK_MOUT_MPLL, \"mout_mpll\", mout_mpll_p, SRC_CORE1, 8, 1),\n\n\t \n\tMUX(0, \"mout_aclk166\", mout_aclk166_p, SRC_TOP0, 8, 1),\n\tMUX(0, \"mout_aclk200\", mout_aclk200_p, SRC_TOP0, 12, 1),\n\tMUX(0, \"mout_aclk300_disp1_mid\", mout_aclk200_p, SRC_TOP0, 14, 1),\n\tMUX(0, \"mout_aclk300\", mout_aclk300_p, SRC_TOP0, 15, 1),\n\tMUX(0, \"mout_aclk333\", mout_aclk166_p, SRC_TOP0, 16, 1),\n\tMUX(0, \"mout_aclk400_g3d_mid\", mout_aclk200_p, SRC_TOP0, 20, 1),\n\n\tMUX(0, \"mout_aclk300_disp1_mid1\", mout_aclk300_disp1_mid1_p, SRC_TOP1,\n\t\t8, 1),\n\tMUX(0, \"mout_aclk400_isp\", mout_aclk200_p, SRC_TOP1, 24, 1),\n\tMUX(0, \"mout_aclk400_g3d\", mout_aclk400_p, SRC_TOP1, 28, 1),\n\n\tMUX(0, \"mout_cpll\", mout_cpll_p, SRC_TOP2, 8, 1),\n\tMUX(0, \"mout_epll\", mout_epll_p, SRC_TOP2, 12, 1),\n\tMUX(0, \"mout_vpll\", mout_vpll_p, SRC_TOP2, 16, 1),\n\tMUX(0, \"mout_mpll_user\", mout_mpll_user_p, SRC_TOP2, 20, 1),\n\tMUX(0, \"mout_bpll_user\", mout_bpll_user_p, SRC_TOP2, 24, 1),\n\tMUX(CLK_MOUT_GPLL, \"mout_gpll\", mout_gpll_p, SRC_TOP2, 28, 1),\n\n\tMUX(CLK_MOUT_ACLK200_DISP1_SUB, \"mout_aclk200_disp1_sub\",\n\t\tmout_aclk200_sub_p, SRC_TOP3, 4, 1),\n\tMUX(CLK_MOUT_ACLK300_DISP1_SUB, \"mout_aclk300_disp1_sub\",\n\t\tmout_aclk300_sub_p, SRC_TOP3, 6, 1),\n\tMUX(0, \"mout_aclk266_gscl_sub\", mout_aclk266_sub_p, SRC_TOP3, 8, 1),\n\tMUX(0, \"mout_aclk_266_isp_sub\", mout_aclk266_sub_p, SRC_TOP3, 16, 1),\n\tMUX(0, \"mout_aclk_400_isp_sub\", mout_aclk400_isp_sub_p,\n\t\t\tSRC_TOP3, 20, 1),\n\tMUX(0, \"mout_aclk333_sub\", mout_aclk333_sub_p, SRC_TOP3, 24, 1),\n\n\tMUX(0, \"mout_cam_bayer\", mout_group1_p, SRC_GSCL, 12, 4),\n\tMUX(0, \"mout_cam0\", mout_group1_p, SRC_GSCL, 16, 4),\n\tMUX(0, \"mout_cam1\", mout_group1_p, SRC_GSCL, 20, 4),\n\tMUX(0, \"mout_gscl_wa\", mout_group1_p, SRC_GSCL, 24, 4),\n\tMUX(0, \"mout_gscl_wb\", mout_group1_p, SRC_GSCL, 28, 4),\n\n\tMUX(0, \"mout_fimd1\", mout_group1_p, SRC_DISP1_0, 0, 4),\n\tMUX(0, \"mout_mipi1\", mout_group1_p, SRC_DISP1_0, 12, 4),\n\tMUX(0, \"mout_dp\", mout_group1_p, SRC_DISP1_0, 16, 4),\n\tMUX(CLK_MOUT_HDMI, \"mout_hdmi\", mout_hdmi_p, SRC_DISP1_0, 20, 1),\n\n\tMUX(0, \"mout_audio0\", mout_audio0_p, SRC_MAU, 0, 4),\n\n\tMUX(0, \"mout_mmc0\", mout_group1_p, SRC_FSYS, 0, 4),\n\tMUX(0, \"mout_mmc1\", mout_group1_p, SRC_FSYS, 4, 4),\n\tMUX(0, \"mout_mmc2\", mout_group1_p, SRC_FSYS, 8, 4),\n\tMUX(0, \"mout_mmc3\", mout_group1_p, SRC_FSYS, 12, 4),\n\tMUX(0, \"mout_sata\", mout_aclk200_p, SRC_FSYS, 24, 1),\n\tMUX(0, \"mout_usb3\", mout_usb3_p, SRC_FSYS, 28, 1),\n\n\tMUX(0, \"mout_jpeg\", mout_group1_p, SRC_GEN, 0, 4),\n\n\tMUX(0, \"mout_uart0\", mout_group1_p, SRC_PERIC0, 0, 4),\n\tMUX(0, \"mout_uart1\", mout_group1_p, SRC_PERIC0, 4, 4),\n\tMUX(0, \"mout_uart2\", mout_group1_p, SRC_PERIC0, 8, 4),\n\tMUX(0, \"mout_uart3\", mout_group1_p, SRC_PERIC0, 12, 4),\n\tMUX(0, \"mout_pwm\", mout_group1_p, SRC_PERIC0, 24, 4),\n\n\tMUX(0, \"mout_audio1\", mout_audio1_p, SRC_PERIC1, 0, 4),\n\tMUX(0, \"mout_audio2\", mout_audio2_p, SRC_PERIC1, 4, 4),\n\tMUX(0, \"mout_spdif\", mout_spdif_p, SRC_PERIC1, 8, 2),\n\tMUX(0, \"mout_spi0\", mout_group1_p, SRC_PERIC1, 16, 4),\n\tMUX(0, \"mout_spi1\", mout_group1_p, SRC_PERIC1, 20, 4),\n\tMUX(0, \"mout_spi2\", mout_group1_p, SRC_PERIC1, 24, 4),\n\n\t \n\tMUX(0, \"mout_bpll\", mout_bpll_p, SRC_CDREX, 0, 1),\n\n\tMUX(0, \"mout_mpll_fout\", mout_mpll_fout_p, PLL_DIV2_SEL, 4, 1),\n\tMUX(0, \"mout_bpll_fout\", mout_bpll_fout_p, PLL_DIV2_SEL, 0, 1),\n};\n\nstatic const struct samsung_div_clock exynos5250_div_clks[] __initconst = {\n\t \n\n\t \n\tDIV(0, \"div_arm\", \"mout_cpu\", DIV_CPU0, 0, 3),\n\tDIV(0, \"div_apll\", \"mout_apll\", DIV_CPU0, 24, 3),\n\tDIV(CLK_DIV_ARM2, \"div_arm2\", \"div_arm\", DIV_CPU0, 28, 3),\n\n\t \n\tDIV(0, \"div_aclk66\", \"div_aclk66_pre\", DIV_TOP0, 0, 3),\n\tDIV(0, \"div_aclk166\", \"mout_aclk166\", DIV_TOP0, 8, 3),\n\tDIV(0, \"div_aclk200\", \"mout_aclk200\", DIV_TOP0, 12, 3),\n\tDIV(0, \"div_aclk266\", \"mout_mpll_user\", DIV_TOP0, 16, 3),\n\tDIV(0, \"div_aclk333\", \"mout_aclk333\", DIV_TOP0, 20, 3),\n\tDIV(0, \"div_aclk400_g3d\", \"mout_aclk400_g3d\", DIV_TOP0,\n\t\t\t\t\t\t\t24, 3),\n\tDIV(0, \"div_aclk300_disp\", \"mout_aclk300\", DIV_TOP0, 28, 3),\n\n\tDIV(0, \"div_aclk400_isp\", \"mout_aclk400_isp\", DIV_TOP1, 20, 3),\n\tDIV(0, \"div_aclk66_pre\", \"mout_mpll_user\", DIV_TOP1, 24, 3),\n\n\tDIV(0, \"div_cam_bayer\", \"mout_cam_bayer\", DIV_GSCL, 12, 4),\n\tDIV(0, \"div_cam0\", \"mout_cam0\", DIV_GSCL, 16, 4),\n\tDIV(0, \"div_cam1\", \"mout_cam1\", DIV_GSCL, 20, 4),\n\tDIV(0, \"div_gscl_wa\", \"mout_gscl_wa\", DIV_GSCL, 24, 4),\n\tDIV(0, \"div_gscl_wb\", \"mout_gscl_wb\", DIV_GSCL, 28, 4),\n\n\tDIV(0, \"div_fimd1\", \"mout_fimd1\", DIV_DISP1_0, 0, 4),\n\tDIV(0, \"div_mipi1\", \"mout_mipi1\", DIV_DISP1_0, 16, 4),\n\tDIV_F(0, \"div_mipi1_pre\", \"div_mipi1\",\n\t\t\tDIV_DISP1_0, 20, 4, CLK_SET_RATE_PARENT, 0),\n\tDIV(0, \"div_dp\", \"mout_dp\", DIV_DISP1_0, 24, 4),\n\tDIV(CLK_SCLK_PIXEL, \"div_hdmi_pixel\", \"mout_vpll\", DIV_DISP1_0, 28, 4),\n\n\tDIV(0, \"div_jpeg\", \"mout_jpeg\", DIV_GEN, 4, 4),\n\n\tDIV(0, \"div_audio0\", \"mout_audio0\", DIV_MAU, 0, 4),\n\tDIV(CLK_DIV_PCM0, \"div_pcm0\", \"sclk_audio0\", DIV_MAU, 4, 8),\n\n\tDIV(0, \"div_sata\", \"mout_sata\", DIV_FSYS0, 20, 4),\n\tDIV(0, \"div_usb3\", \"mout_usb3\", DIV_FSYS0, 24, 4),\n\n\tDIV(0, \"div_mmc0\", \"mout_mmc0\", DIV_FSYS1, 0, 4),\n\tDIV_F(0, \"div_mmc_pre0\", \"div_mmc0\",\n\t\t\tDIV_FSYS1, 8, 8, CLK_SET_RATE_PARENT, 0),\n\tDIV(0, \"div_mmc1\", \"mout_mmc1\", DIV_FSYS1, 16, 4),\n\tDIV_F(0, \"div_mmc_pre1\", \"div_mmc1\",\n\t\t\tDIV_FSYS1, 24, 8, CLK_SET_RATE_PARENT, 0),\n\n\tDIV(0, \"div_mmc2\", \"mout_mmc2\", DIV_FSYS2, 0, 4),\n\tDIV_F(0, \"div_mmc_pre2\", \"div_mmc2\",\n\t\t\tDIV_FSYS2, 8, 8, CLK_SET_RATE_PARENT, 0),\n\tDIV(0, \"div_mmc3\", \"mout_mmc3\", DIV_FSYS2, 16, 4),\n\tDIV_F(0, \"div_mmc_pre3\", \"div_mmc3\",\n\t\t\tDIV_FSYS2, 24, 8, CLK_SET_RATE_PARENT, 0),\n\n\tDIV(0, \"div_uart0\", \"mout_uart0\", DIV_PERIC0, 0, 4),\n\tDIV(0, \"div_uart1\", \"mout_uart1\", DIV_PERIC0, 4, 4),\n\tDIV(0, \"div_uart2\", \"mout_uart2\", DIV_PERIC0, 8, 4),\n\tDIV(0, \"div_uart3\", \"mout_uart3\", DIV_PERIC0, 12, 4),\n\n\tDIV(0, \"div_spi0\", \"mout_spi0\", DIV_PERIC1, 0, 4),\n\tDIV_F(0, \"div_spi_pre0\", \"div_spi0\",\n\t\t\tDIV_PERIC1, 8, 8, CLK_SET_RATE_PARENT, 0),\n\tDIV(0, \"div_spi1\", \"mout_spi1\", DIV_PERIC1, 16, 4),\n\tDIV_F(0, \"div_spi_pre1\", \"div_spi1\",\n\t\t\tDIV_PERIC1, 24, 8, CLK_SET_RATE_PARENT, 0),\n\n\tDIV(0, \"div_spi2\", \"mout_spi2\", DIV_PERIC2, 0, 4),\n\tDIV_F(0, \"div_spi_pre2\", \"div_spi2\",\n\t\t\tDIV_PERIC2, 8, 8, CLK_SET_RATE_PARENT, 0),\n\n\tDIV(0, \"div_pwm\", \"mout_pwm\", DIV_PERIC3, 0, 4),\n\n\tDIV(0, \"div_audio1\", \"mout_audio1\", DIV_PERIC4, 0, 4),\n\tDIV(0, \"div_pcm1\", \"sclk_audio1\", DIV_PERIC4, 4, 8),\n\tDIV(0, \"div_audio2\", \"mout_audio2\", DIV_PERIC4, 16, 4),\n\tDIV(0, \"div_pcm2\", \"sclk_audio2\", DIV_PERIC4, 20, 8),\n\n\tDIV(CLK_DIV_I2S1, \"div_i2s1\", \"sclk_audio1\", DIV_PERIC5, 0, 6),\n\tDIV(CLK_DIV_I2S2, \"div_i2s2\", \"sclk_audio2\", DIV_PERIC5, 8, 6),\n};\n\nstatic const struct samsung_gate_clock exynos5250_gate_clks[] __initconst = {\n\t \n\n\t \n\tGATE(CLK_MDMA0, \"mdma0\", \"div_aclk266\", GATE_IP_ACP, 1, 0, 0),\n\tGATE(CLK_SSS, \"sss\", \"div_aclk266\", GATE_IP_ACP, 2, 0, 0),\n\tGATE(CLK_G2D, \"g2d\", \"div_aclk200\", GATE_IP_ACP, 3, 0, 0),\n\tGATE(CLK_SMMU_MDMA0, \"smmu_mdma0\", \"div_aclk266\", GATE_IP_ACP, 5, 0, 0),\n\n\t \n\tGATE(CLK_SCLK_CAM_BAYER, \"sclk_cam_bayer\", \"div_cam_bayer\",\n\t\t\tSRC_MASK_GSCL, 12, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_CAM0, \"sclk_cam0\", \"div_cam0\",\n\t\t\tSRC_MASK_GSCL, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_CAM1, \"sclk_cam1\", \"div_cam1\",\n\t\t\tSRC_MASK_GSCL, 20, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_GSCL_WA, \"sclk_gscl_wa\", \"div_gscl_wa\",\n\t\t\tSRC_MASK_GSCL, 24, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_GSCL_WB, \"sclk_gscl_wb\", \"div_gscl_wb\",\n\t\t\tSRC_MASK_GSCL, 28, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_FIMD1, \"sclk_fimd1\", \"div_fimd1\",\n\t\t\tSRC_MASK_DISP1_0, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MIPI1, \"sclk_mipi1\", \"div_mipi1\",\n\t\t\tSRC_MASK_DISP1_0, 12, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_DP, \"sclk_dp\", \"div_dp\",\n\t\t\tSRC_MASK_DISP1_0, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_HDMI, \"sclk_hdmi\", \"mout_hdmi\",\n\t\t\tSRC_MASK_DISP1_0, 20, 0, 0),\n\n\tGATE(CLK_SCLK_AUDIO0, \"sclk_audio0\", \"div_audio0\",\n\t\t\tSRC_MASK_MAU, 0, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_MMC0, \"sclk_mmc0\", \"div_mmc_pre0\",\n\t\t\tSRC_MASK_FSYS, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC1, \"sclk_mmc1\", \"div_mmc_pre1\",\n\t\t\tSRC_MASK_FSYS, 4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC2, \"sclk_mmc2\", \"div_mmc_pre2\",\n\t\t\tSRC_MASK_FSYS, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC3, \"sclk_mmc3\", \"div_mmc_pre3\",\n\t\t\tSRC_MASK_FSYS, 12, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SATA, \"sclk_sata\", \"div_sata\",\n\t\t\tSRC_MASK_FSYS, 24, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_USB3, \"sclk_usb3\", \"div_usb3\",\n\t\t\tSRC_MASK_FSYS, 28, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_JPEG, \"sclk_jpeg\", \"div_jpeg\",\n\t\t\tSRC_MASK_GEN, 0, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_UART0, \"sclk_uart0\", \"div_uart0\",\n\t\t\tSRC_MASK_PERIC0, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART1, \"sclk_uart1\", \"div_uart1\",\n\t\t\tSRC_MASK_PERIC0, 4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART2, \"sclk_uart2\", \"div_uart2\",\n\t\t\tSRC_MASK_PERIC0, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART3, \"sclk_uart3\", \"div_uart3\",\n\t\t\tSRC_MASK_PERIC0, 12, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_PWM, \"sclk_pwm\", \"div_pwm\",\n\t\t\tSRC_MASK_PERIC0, 24, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_AUDIO1, \"sclk_audio1\", \"div_audio1\",\n\t\t\tSRC_MASK_PERIC1, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_AUDIO2, \"sclk_audio2\", \"div_audio2\",\n\t\t\tSRC_MASK_PERIC1, 4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPDIF, \"sclk_spdif\", \"mout_spdif\",\n\t\t\tSRC_MASK_PERIC1, 4, 0, 0),\n\tGATE(CLK_SCLK_SPI0, \"sclk_spi0\", \"div_spi_pre0\",\n\t\t\tSRC_MASK_PERIC1, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI1, \"sclk_spi1\", \"div_spi_pre1\",\n\t\t\tSRC_MASK_PERIC1, 20, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI2, \"sclk_spi2\", \"div_spi_pre2\",\n\t\t\tSRC_MASK_PERIC1, 24, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_GSCL0, \"gscl0\", \"mout_aclk266_gscl_sub\", GATE_IP_GSCL, 0, 0,\n\t\t0),\n\tGATE(CLK_GSCL1, \"gscl1\", \"mout_aclk266_gscl_sub\", GATE_IP_GSCL, 1, 0,\n\t\t0),\n\tGATE(CLK_GSCL2, \"gscl2\", \"mout_aclk266_gscl_sub\", GATE_IP_GSCL, 2, 0,\n\t\t0),\n\tGATE(CLK_GSCL3, \"gscl3\", \"mout_aclk266_gscl_sub\", GATE_IP_GSCL, 3, 0,\n\t\t0),\n\tGATE(CLK_CAMIF_TOP, \"camif_top\", \"mout_aclk266_gscl_sub\",\n\t\t\tGATE_IP_GSCL, 4, 0, 0),\n\tGATE(CLK_GSCL_WA, \"gscl_wa\", \"div_gscl_wa\", GATE_IP_GSCL, 5, 0, 0),\n\tGATE(CLK_GSCL_WB, \"gscl_wb\", \"div_gscl_wb\", GATE_IP_GSCL, 6, 0, 0),\n\tGATE(CLK_SMMU_GSCL0, \"smmu_gscl0\", \"mout_aclk266_gscl_sub\",\n\t\t\tGATE_IP_GSCL, 7, 0, 0),\n\tGATE(CLK_SMMU_GSCL1, \"smmu_gscl1\", \"mout_aclk266_gscl_sub\",\n\t\t\tGATE_IP_GSCL, 8, 0, 0),\n\tGATE(CLK_SMMU_GSCL2, \"smmu_gscl2\", \"mout_aclk266_gscl_sub\",\n\t\t\tGATE_IP_GSCL, 9, 0, 0),\n\tGATE(CLK_SMMU_GSCL3, \"smmu_gscl3\", \"mout_aclk266_gscl_sub\",\n\t\t\tGATE_IP_GSCL, 10, 0, 0),\n\tGATE(CLK_SMMU_FIMC_LITE0, \"smmu_fimc_lite0\", \"mout_aclk266_gscl_sub\",\n\t\t\tGATE_IP_GSCL, 11, 0, 0),\n\tGATE(CLK_SMMU_FIMC_LITE1, \"smmu_fimc_lite1\", \"mout_aclk266_gscl_sub\",\n\t\t\tGATE_IP_GSCL, 12, 0, 0),\n\n\n\tGATE(CLK_MFC, \"mfc\", \"mout_aclk333_sub\", GATE_IP_MFC, 0, 0, 0),\n\tGATE(CLK_SMMU_MFCR, \"smmu_mfcr\", \"mout_aclk333_sub\", GATE_IP_MFC, 1, 0,\n\t\t0),\n\tGATE(CLK_SMMU_MFCL, \"smmu_mfcl\", \"mout_aclk333_sub\", GATE_IP_MFC, 2, 0,\n\t\t0),\n\tGATE(CLK_G3D, \"g3d\", \"div_aclk400_g3d\", GATE_IP_G3D, 0,\n\t\t\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_ROTATOR, \"rotator\", \"div_aclk266\", GATE_IP_GEN, 1, 0, 0),\n\tGATE(CLK_JPEG, \"jpeg\", \"div_aclk166\", GATE_IP_GEN, 2, 0, 0),\n\tGATE(CLK_MDMA1, \"mdma1\", \"div_aclk266\", GATE_IP_GEN, 4, 0, 0),\n\tGATE(CLK_SMMU_ROTATOR, \"smmu_rotator\", \"div_aclk266\", GATE_IP_GEN, 6, 0,\n\t\t0),\n\tGATE(CLK_SMMU_JPEG, \"smmu_jpeg\", \"div_aclk166\", GATE_IP_GEN, 7, 0, 0),\n\tGATE(CLK_SMMU_MDMA1, \"smmu_mdma1\", \"div_aclk266\", GATE_IP_GEN, 9, 0, 0),\n\n\tGATE(CLK_PDMA0, \"pdma0\", \"div_aclk200\", GATE_IP_FSYS, 1, 0, 0),\n\tGATE(CLK_PDMA1, \"pdma1\", \"div_aclk200\", GATE_IP_FSYS, 2, 0, 0),\n\tGATE(CLK_SATA, \"sata\", \"div_aclk200\", GATE_IP_FSYS, 6, 0, 0),\n\tGATE(CLK_USBOTG, \"usbotg\", \"div_aclk200\", GATE_IP_FSYS, 7, 0, 0),\n\tGATE(CLK_MIPI_HSI, \"mipi_hsi\", \"div_aclk200\", GATE_IP_FSYS, 8, 0, 0),\n\tGATE(CLK_SDMMC0, \"sdmmc0\", \"div_aclk200\", GATE_IP_FSYS, 12, 0, 0),\n\tGATE(CLK_SDMMC1, \"sdmmc1\", \"div_aclk200\", GATE_IP_FSYS, 13, 0, 0),\n\tGATE(CLK_SDMMC2, \"sdmmc2\", \"div_aclk200\", GATE_IP_FSYS, 14, 0, 0),\n\tGATE(CLK_SDMMC3, \"sdmmc3\", \"div_aclk200\", GATE_IP_FSYS, 15, 0, 0),\n\tGATE(CLK_SROMC, \"sromc\", \"div_aclk200\", GATE_IP_FSYS, 17, 0, 0),\n\tGATE(CLK_USB2, \"usb2\", \"div_aclk200\", GATE_IP_FSYS, 18, 0, 0),\n\tGATE(CLK_USB3, \"usb3\", \"div_aclk200\", GATE_IP_FSYS, 19, 0, 0),\n\tGATE(CLK_SATA_PHYCTRL, \"sata_phyctrl\", \"div_aclk200\",\n\t\t\tGATE_IP_FSYS, 24, 0, 0),\n\tGATE(CLK_SATA_PHYI2C, \"sata_phyi2c\", \"div_aclk200\", GATE_IP_FSYS, 25, 0,\n\t\t0),\n\n\tGATE(CLK_UART0, \"uart0\", \"div_aclk66\", GATE_IP_PERIC, 0, 0, 0),\n\tGATE(CLK_UART1, \"uart1\", \"div_aclk66\", GATE_IP_PERIC, 1, 0, 0),\n\tGATE(CLK_UART2, \"uart2\", \"div_aclk66\", GATE_IP_PERIC, 2, 0, 0),\n\tGATE(CLK_UART3, \"uart3\", \"div_aclk66\", GATE_IP_PERIC, 3, 0, 0),\n\tGATE(CLK_UART4, \"uart4\", \"div_aclk66\", GATE_IP_PERIC, 4, 0, 0),\n\tGATE(CLK_I2C0, \"i2c0\", \"div_aclk66\", GATE_IP_PERIC, 6, 0, 0),\n\tGATE(CLK_I2C1, \"i2c1\", \"div_aclk66\", GATE_IP_PERIC, 7, 0, 0),\n\tGATE(CLK_I2C2, \"i2c2\", \"div_aclk66\", GATE_IP_PERIC, 8, 0, 0),\n\tGATE(CLK_I2C3, \"i2c3\", \"div_aclk66\", GATE_IP_PERIC, 9, 0, 0),\n\tGATE(CLK_I2C4, \"i2c4\", \"div_aclk66\", GATE_IP_PERIC, 10, 0, 0),\n\tGATE(CLK_I2C5, \"i2c5\", \"div_aclk66\", GATE_IP_PERIC, 11, 0, 0),\n\tGATE(CLK_I2C6, \"i2c6\", \"div_aclk66\", GATE_IP_PERIC, 12, 0, 0),\n\tGATE(CLK_I2C7, \"i2c7\", \"div_aclk66\", GATE_IP_PERIC, 13, 0, 0),\n\tGATE(CLK_I2C_HDMI, \"i2c_hdmi\", \"div_aclk66\", GATE_IP_PERIC, 14, 0, 0),\n\tGATE(CLK_ADC, \"adc\", \"div_aclk66\", GATE_IP_PERIC, 15, 0, 0),\n\tGATE(CLK_SPI0, \"spi0\", \"div_aclk66\", GATE_IP_PERIC, 16, 0, 0),\n\tGATE(CLK_SPI1, \"spi1\", \"div_aclk66\", GATE_IP_PERIC, 17, 0, 0),\n\tGATE(CLK_SPI2, \"spi2\", \"div_aclk66\", GATE_IP_PERIC, 18, 0, 0),\n\tGATE(CLK_I2S1, \"i2s1\", \"div_aclk66\", GATE_IP_PERIC, 20, 0, 0),\n\tGATE(CLK_I2S2, \"i2s2\", \"div_aclk66\", GATE_IP_PERIC, 21, 0, 0),\n\tGATE(CLK_PCM1, \"pcm1\", \"div_aclk66\", GATE_IP_PERIC, 22, 0, 0),\n\tGATE(CLK_PCM2, \"pcm2\", \"div_aclk66\", GATE_IP_PERIC, 23, 0, 0),\n\tGATE(CLK_PWM, \"pwm\", \"div_aclk66\", GATE_IP_PERIC, 24, 0, 0),\n\tGATE(CLK_SPDIF, \"spdif\", \"div_aclk66\", GATE_IP_PERIC, 26, 0, 0),\n\tGATE(CLK_AC97, \"ac97\", \"div_aclk66\", GATE_IP_PERIC, 27, 0, 0),\n\tGATE(CLK_HSI2C0, \"hsi2c0\", \"div_aclk66\", GATE_IP_PERIC, 28, 0, 0),\n\tGATE(CLK_HSI2C1, \"hsi2c1\", \"div_aclk66\", GATE_IP_PERIC, 29, 0, 0),\n\tGATE(CLK_HSI2C2, \"hsi2c2\", \"div_aclk66\", GATE_IP_PERIC, 30, 0, 0),\n\tGATE(CLK_HSI2C3, \"hsi2c3\", \"div_aclk66\", GATE_IP_PERIC, 31, 0, 0),\n\n\tGATE(CLK_CHIPID, \"chipid\", \"div_aclk66\", GATE_IP_PERIS, 0, 0, 0),\n\tGATE(CLK_SYSREG, \"sysreg\", \"div_aclk66\",\n\t\t\tGATE_IP_PERIS, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PMU, \"pmu\", \"div_aclk66\", GATE_IP_PERIS, 2, CLK_IGNORE_UNUSED,\n\t\t0),\n\tGATE(CLK_CMU_TOP, \"cmu_top\", \"div_aclk66\",\n\t\t\tGATE_IP_PERIS, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CMU_CORE, \"cmu_core\", \"div_aclk66\",\n\t\t\tGATE_IP_PERIS, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CMU_MEM, \"cmu_mem\", \"div_aclk66\",\n\t\t\tGATE_IP_PERIS, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_TZPC0, \"tzpc0\", \"div_aclk66\", GATE_IP_PERIS, 6, 0, 0),\n\tGATE(CLK_TZPC1, \"tzpc1\", \"div_aclk66\", GATE_IP_PERIS, 7, 0, 0),\n\tGATE(CLK_TZPC2, \"tzpc2\", \"div_aclk66\", GATE_IP_PERIS, 8, 0, 0),\n\tGATE(CLK_TZPC3, \"tzpc3\", \"div_aclk66\", GATE_IP_PERIS, 9, 0, 0),\n\tGATE(CLK_TZPC4, \"tzpc4\", \"div_aclk66\", GATE_IP_PERIS, 10, 0, 0),\n\tGATE(CLK_TZPC5, \"tzpc5\", \"div_aclk66\", GATE_IP_PERIS, 11, 0, 0),\n\tGATE(CLK_TZPC6, \"tzpc6\", \"div_aclk66\", GATE_IP_PERIS, 12, 0, 0),\n\tGATE(CLK_TZPC7, \"tzpc7\", \"div_aclk66\", GATE_IP_PERIS, 13, 0, 0),\n\tGATE(CLK_TZPC8, \"tzpc8\", \"div_aclk66\", GATE_IP_PERIS, 14, 0, 0),\n\tGATE(CLK_TZPC9, \"tzpc9\", \"div_aclk66\", GATE_IP_PERIS, 15, 0, 0),\n\tGATE(CLK_HDMI_CEC, \"hdmi_cec\", \"div_aclk66\", GATE_IP_PERIS, 16, 0, 0),\n\tGATE(CLK_MCT, \"mct\", \"div_aclk66\", GATE_IP_PERIS, 18, 0, 0),\n\tGATE(CLK_WDT, \"wdt\", \"div_aclk66\", GATE_IP_PERIS, 19, 0, 0),\n\tGATE(CLK_RTC, \"rtc\", \"div_aclk66\", GATE_IP_PERIS, 20, 0, 0),\n\tGATE(CLK_TMU, \"tmu\", \"div_aclk66\", GATE_IP_PERIS, 21, 0, 0),\n\tGATE(CLK_SMMU_2D, \"smmu_2d\", \"div_aclk200\", GATE_IP_ACP, 7, 0, 0),\n\tGATE(CLK_SMMU_FIMC_ISP, \"smmu_fimc_isp\", \"mout_aclk_266_isp_sub\",\n\t\t\tGATE_IP_ISP0, 8, 0, 0),\n\tGATE(CLK_SMMU_FIMC_DRC, \"smmu_fimc_drc\", \"mout_aclk_266_isp_sub\",\n\t\t\tGATE_IP_ISP0, 9, 0, 0),\n\tGATE(CLK_SMMU_FIMC_FD, \"smmu_fimc_fd\", \"mout_aclk_266_isp_sub\",\n\t\t\tGATE_IP_ISP0, 10, 0, 0),\n\tGATE(CLK_SMMU_FIMC_SCC, \"smmu_fimc_scc\", \"mout_aclk_266_isp_sub\",\n\t\t\tGATE_IP_ISP0, 11, 0, 0),\n\tGATE(CLK_SMMU_FIMC_SCP, \"smmu_fimc_scp\", \"mout_aclk_266_isp_sub\",\n\t\t\tGATE_IP_ISP0, 12, 0, 0),\n\tGATE(CLK_SMMU_FIMC_MCU, \"smmu_fimc_mcu\", \"mout_aclk_400_isp_sub\",\n\t\t\tGATE_IP_ISP0, 13, 0, 0),\n\tGATE(CLK_SMMU_FIMC_ODC, \"smmu_fimc_odc\", \"mout_aclk_266_isp_sub\",\n\t\t\tGATE_IP_ISP1, 4, 0, 0),\n\tGATE(CLK_SMMU_FIMC_DIS0, \"smmu_fimc_dis0\", \"mout_aclk_266_isp_sub\",\n\t\t\tGATE_IP_ISP1, 5, 0, 0),\n\tGATE(CLK_SMMU_FIMC_DIS1, \"smmu_fimc_dis1\", \"mout_aclk_266_isp_sub\",\n\t\t\tGATE_IP_ISP1, 6, 0, 0),\n\tGATE(CLK_SMMU_FIMC_3DNR, \"smmu_fimc_3dnr\", \"mout_aclk_266_isp_sub\",\n\t\t\tGATE_IP_ISP1, 7, 0, 0),\n};\n\nstatic const struct samsung_gate_clock exynos5250_disp_gate_clks[] __initconst = {\n\tGATE(CLK_FIMD1, \"fimd1\", \"mout_aclk200_disp1_sub\", GATE_IP_DISP1, 0, 0,\n\t\t0),\n\tGATE(CLK_MIE1, \"mie1\", \"mout_aclk200_disp1_sub\", GATE_IP_DISP1, 1, 0,\n\t\t0),\n\tGATE(CLK_DSIM0, \"dsim0\", \"mout_aclk200_disp1_sub\", GATE_IP_DISP1, 3, 0,\n\t\t0),\n\tGATE(CLK_DP, \"dp\", \"mout_aclk200_disp1_sub\", GATE_IP_DISP1, 4, 0, 0),\n\tGATE(CLK_MIXER, \"mixer\", \"mout_aclk200_disp1_sub\", GATE_IP_DISP1, 5, 0,\n\t\t0),\n\tGATE(CLK_HDMI, \"hdmi\", \"mout_aclk200_disp1_sub\", GATE_IP_DISP1, 6, 0,\n\t\t0),\n\tGATE(CLK_SMMU_TV, \"smmu_tv\", \"mout_aclk200_disp1_sub\",\n\t\t\tGATE_IP_DISP1, 9, 0, 0),\n\tGATE(CLK_SMMU_FIMD1, \"smmu_fimd1\", \"mout_aclk200_disp1_sub\",\n\t\t\tGATE_IP_DISP1, 8, 0, 0),\n};\n\nstatic struct exynos5_subcmu_reg_dump exynos5250_disp_suspend_regs[] = {\n\t{ GATE_IP_DISP1, 0xffffffff, 0xffffffff },  \n\t{ SRC_TOP3, 0, BIT(4) },\t \n\t{ SRC_TOP3, 0, BIT(6) },\t \n};\n\nstatic const struct exynos5_subcmu_info exynos5250_disp_subcmu = {\n\t.gate_clks\t= exynos5250_disp_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(exynos5250_disp_gate_clks),\n\t.suspend_regs\t= exynos5250_disp_suspend_regs,\n\t.nr_suspend_regs = ARRAY_SIZE(exynos5250_disp_suspend_regs),\n\t.pd_name\t= \"DISP1\",\n};\n\nstatic const struct exynos5_subcmu_info *exynos5250_subcmus[] = {\n\t&exynos5250_disp_subcmu,\n};\n\nstatic const struct samsung_pll_rate_table vpll_24mhz_tbl[] __initconst = {\n\t \n\t \n\tPLL_36XX_RATE(24 * MHZ, 266000000, 266, 3, 3, 0),\n\t \n\tPLL_36XX_RATE(24 * MHZ, 70500000, 94, 2, 4, 0),\n\t{ },\n};\n\nstatic const struct samsung_pll_rate_table epll_24mhz_tbl[] __initconst = {\n\t \n\t \n\tPLL_36XX_RATE(24 * MHZ, 192000000, 64, 2, 2, 0),\n\tPLL_36XX_RATE(24 * MHZ, 180633605, 90, 3, 2, 20762),\n\tPLL_36XX_RATE(24 * MHZ, 180000000, 90, 3, 2, 0),\n\tPLL_36XX_RATE(24 * MHZ, 73728000, 98, 2, 4, 19923),\n\tPLL_36XX_RATE(24 * MHZ, 67737602, 90, 2, 4, 20762),\n\tPLL_36XX_RATE(24 * MHZ, 49152000, 98, 3, 4, 19923),\n\tPLL_36XX_RATE(24 * MHZ, 45158401, 90, 3, 4, 20762),\n\tPLL_36XX_RATE(24 * MHZ, 32768001, 131, 3, 5, 4719),\n\t{ },\n};\n\nstatic const struct samsung_pll_rate_table apll_24mhz_tbl[] __initconst = {\n\t \n\t \n\tPLL_35XX_RATE(24 * MHZ, 1700000000, 425, 6, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1600000000, 200, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1500000000, 250, 4, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1400000000, 175, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1300000000, 325, 6, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1200000000, 200, 4, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1100000000, 275, 6, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1000000000, 125, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 900000000, 150, 4, 0),\n\tPLL_35XX_RATE(24 * MHZ, 800000000, 100, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 700000000, 175, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 600000000, 200, 4, 1),\n\tPLL_35XX_RATE(24 * MHZ, 500000000, 125, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 400000000, 100, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 300000000, 200, 4, 2),\n\tPLL_35XX_RATE(24 * MHZ, 200000000, 100, 3, 2),\n};\n\nstatic struct samsung_pll_clock exynos5250_plls[nr_plls] __initdata = {\n\t[apll] = PLL(pll_35xx, CLK_FOUT_APLL, \"fout_apll\", \"fin_pll\", APLL_LOCK,\n\t\tAPLL_CON0, NULL),\n\t[mpll] = PLL(pll_35xx, CLK_FOUT_MPLL, \"fout_mpll\", \"fin_pll\", MPLL_LOCK,\n\t\tMPLL_CON0, NULL),\n\t[bpll] = PLL(pll_35xx, CLK_FOUT_BPLL, \"fout_bpll\", \"fin_pll\", BPLL_LOCK,\n\t\tBPLL_CON0, NULL),\n\t[gpll] = PLL(pll_35xx, CLK_FOUT_GPLL, \"fout_gpll\", \"fin_pll\", GPLL_LOCK,\n\t\tGPLL_CON0, NULL),\n\t[cpll] = PLL(pll_35xx, CLK_FOUT_CPLL, \"fout_cpll\", \"fin_pll\", CPLL_LOCK,\n\t\tCPLL_CON0, NULL),\n\t[epll] = PLL(pll_36xx, CLK_FOUT_EPLL, \"fout_epll\", \"fin_pll\", EPLL_LOCK,\n\t\tEPLL_CON0, NULL),\n\t[vpll] = PLL(pll_36xx, CLK_FOUT_VPLL, \"fout_vpll\", \"mout_vpllsrc\",\n\t\tVPLL_LOCK, VPLL_CON0, NULL),\n};\n\n#define E5250_CPU_DIV0(apll, pclk_dbg, atb, periph, acp, cpud)\t\t\\\n\t\t((((apll) << 24) | ((pclk_dbg) << 20) | ((atb) << 16) |\t\\\n\t\t ((periph) << 12) | ((acp) << 8) | ((cpud) << 4)))\n#define E5250_CPU_DIV1(hpm, copy)\t\t\t\t\t\\\n\t\t(((hpm) << 4) | (copy))\n\nstatic const struct exynos_cpuclk_cfg_data exynos5250_armclk_d[] __initconst = {\n\t{ 1700000, E5250_CPU_DIV0(5, 3, 7, 7, 7, 3), E5250_CPU_DIV1(2, 0), },\n\t{ 1600000, E5250_CPU_DIV0(4, 1, 7, 7, 7, 3), E5250_CPU_DIV1(2, 0), },\n\t{ 1500000, E5250_CPU_DIV0(4, 1, 7, 7, 7, 2), E5250_CPU_DIV1(2, 0), },\n\t{ 1400000, E5250_CPU_DIV0(4, 1, 6, 7, 7, 2), E5250_CPU_DIV1(2, 0), },\n\t{ 1300000, E5250_CPU_DIV0(3, 1, 6, 7, 7, 2), E5250_CPU_DIV1(2, 0), },\n\t{ 1200000, E5250_CPU_DIV0(3, 1, 5, 7, 7, 2), E5250_CPU_DIV1(2, 0), },\n\t{ 1100000, E5250_CPU_DIV0(3, 1, 5, 7, 7, 3), E5250_CPU_DIV1(2, 0), },\n\t{ 1000000, E5250_CPU_DIV0(2, 1, 4, 7, 7, 1), E5250_CPU_DIV1(2, 0), },\n\t{  900000, E5250_CPU_DIV0(2, 1, 4, 7, 7, 1), E5250_CPU_DIV1(2, 0), },\n\t{  800000, E5250_CPU_DIV0(2, 1, 4, 7, 7, 1), E5250_CPU_DIV1(2, 0), },\n\t{  700000, E5250_CPU_DIV0(1, 1, 3, 7, 7, 1), E5250_CPU_DIV1(2, 0), },\n\t{  600000, E5250_CPU_DIV0(1, 1, 3, 7, 7, 1), E5250_CPU_DIV1(2, 0), },\n\t{  500000, E5250_CPU_DIV0(1, 1, 2, 7, 7, 1), E5250_CPU_DIV1(2, 0), },\n\t{  400000, E5250_CPU_DIV0(1, 1, 2, 7, 7, 1), E5250_CPU_DIV1(2, 0), },\n\t{  300000, E5250_CPU_DIV0(1, 1, 1, 7, 7, 1), E5250_CPU_DIV1(2, 0), },\n\t{  200000, E5250_CPU_DIV0(1, 1, 1, 7, 7, 1), E5250_CPU_DIV1(2, 0), },\n\t{  0 },\n};\n\nstatic const struct samsung_cpu_clock exynos5250_cpu_clks[] __initconst = {\n\tCPU_CLK(CLK_ARM_CLK, \"armclk\", CLK_MOUT_APLL, CLK_MOUT_MPLL, CLK_CPU_HAS_DIV1, 0x200,\n\t\t\texynos5250_armclk_d),\n};\n\nstatic const struct of_device_id ext_clk_match[] __initconst = {\n\t{ .compatible = \"samsung,clock-xxti\", .data = (void *)0, },\n\t{ },\n};\n\n \nstatic void __init exynos5250_clk_init(struct device_node *np)\n{\n\tstruct samsung_clk_provider *ctx;\n\tunsigned int tmp;\n\tstruct clk_hw **hws;\n\n\tif (np) {\n\t\treg_base = of_iomap(np, 0);\n\t\tif (!reg_base)\n\t\t\tpanic(\"%s: failed to map registers\\n\", __func__);\n\t} else {\n\t\tpanic(\"%s: unable to determine soc\\n\", __func__);\n\t}\n\n\tctx = samsung_clk_init(NULL, reg_base, CLKS_NR);\n\thws = ctx->clk_data.hws;\n\n\tsamsung_clk_of_register_fixed_ext(ctx, exynos5250_fixed_rate_ext_clks,\n\t\t\tARRAY_SIZE(exynos5250_fixed_rate_ext_clks),\n\t\t\text_clk_match);\n\tsamsung_clk_register_mux(ctx, exynos5250_pll_pmux_clks,\n\t\t\t\tARRAY_SIZE(exynos5250_pll_pmux_clks));\n\n\tif (clk_hw_get_rate(hws[CLK_FIN_PLL]) == 24 * MHZ) {\n\t\texynos5250_plls[epll].rate_table = epll_24mhz_tbl;\n\t\texynos5250_plls[apll].rate_table = apll_24mhz_tbl;\n\t}\n\n\tif (clk_hw_get_rate(hws[CLK_MOUT_VPLLSRC]) == 24 * MHZ)\n\t\texynos5250_plls[vpll].rate_table =  vpll_24mhz_tbl;\n\n\tsamsung_clk_register_pll(ctx, exynos5250_plls,\n\t\t\tARRAY_SIZE(exynos5250_plls));\n\tsamsung_clk_register_fixed_rate(ctx, exynos5250_fixed_rate_clks,\n\t\t\tARRAY_SIZE(exynos5250_fixed_rate_clks));\n\tsamsung_clk_register_fixed_factor(ctx, exynos5250_fixed_factor_clks,\n\t\t\tARRAY_SIZE(exynos5250_fixed_factor_clks));\n\tsamsung_clk_register_mux(ctx, exynos5250_mux_clks,\n\t\t\tARRAY_SIZE(exynos5250_mux_clks));\n\tsamsung_clk_register_div(ctx, exynos5250_div_clks,\n\t\t\tARRAY_SIZE(exynos5250_div_clks));\n\tsamsung_clk_register_gate(ctx, exynos5250_gate_clks,\n\t\t\tARRAY_SIZE(exynos5250_gate_clks));\n\tsamsung_clk_register_cpu(ctx, exynos5250_cpu_clks,\n\t\t\tARRAY_SIZE(exynos5250_cpu_clks));\n\n\t \n\ttmp = (PWR_CTRL1_CORE2_DOWN_RATIO | PWR_CTRL1_CORE1_DOWN_RATIO |\n\t\tPWR_CTRL1_DIV2_DOWN_EN | PWR_CTRL1_DIV1_DOWN_EN |\n\t\tPWR_CTRL1_USE_CORE1_WFE | PWR_CTRL1_USE_CORE0_WFE |\n\t\tPWR_CTRL1_USE_CORE1_WFI | PWR_CTRL1_USE_CORE0_WFI);\n\t__raw_writel(tmp, reg_base + PWR_CTRL1);\n\n\t \n\ttmp = (PWR_CTRL2_DIV2_UP_EN | PWR_CTRL2_DIV1_UP_EN |\n\t\tPWR_CTRL2_DUR_STANDBY2_VAL | PWR_CTRL2_DUR_STANDBY1_VAL |\n\t\tPWR_CTRL2_CORE2_UP_RATIO | PWR_CTRL2_CORE1_UP_RATIO);\n\t__raw_writel(tmp, reg_base + PWR_CTRL2);\n\n\tsamsung_clk_sleep_init(reg_base, exynos5250_clk_regs,\n\t\t\t       ARRAY_SIZE(exynos5250_clk_regs));\n\texynos5_subcmus_init(ctx, ARRAY_SIZE(exynos5250_subcmus),\n\t\t\t     exynos5250_subcmus);\n\n\tsamsung_clk_of_add_provider(np, ctx);\n\n\tpr_info(\"Exynos5250: clock setup completed, armclk=%ld\\n\",\n\t\tclk_hw_get_rate(hws[CLK_DIV_ARM2]));\n}\nCLK_OF_DECLARE_DRIVER(exynos5250_clk, \"samsung,exynos5250-clock\", exynos5250_clk_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}