
Automated_Circuit_Tester_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc58  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013ad0  0800ce28  0800ce28  0000de28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080208f8  080208f8  000221e8  2**0
                  CONTENTS
  4 .ARM          00000008  080208f8  080208f8  000218f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020900  08020900  000221e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020900  08020900  00021900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08020904  08020904  00021904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08020908  00022000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00018c90  200001e8  08020af0  000221e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20018e78  08020af0  00022e78  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000221e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019be6  00000000  00000000  00022218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a9c  00000000  00000000  0003bdfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  0003f8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001027  00000000  00000000  00040d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000056b1  00000000  00000000  00041db7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d915  00000000  00000000  00047468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e56d0  00000000  00000000  00064d7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  0014a44d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006930  00000000  00000000  0014a500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  00150e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000001a6  00000000  00000000  00150eb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  0015105f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ce10 	.word	0x0800ce10

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	0800ce10 	.word	0x0800ce10

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <send_img>:
		HAL_UART_Transmit(&huart3, &end[i], 1, HAL_MAX_DELAY);
	}
}


void send_img(){
 8000f78:	b590      	push	{r4, r7, lr}
 8000f7a:	b089      	sub	sp, #36	@ 0x24
 8000f7c:	af00      	add	r7, sp, #0
	uint8_t pream[] = "\r\nPREAMBLE!\r\n"; 
 8000f7e:	4b21      	ldr	r3, [pc, #132]	@ (8001004 <send_img+0x8c>)
 8000f80:	463c      	mov	r4, r7
 8000f82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f84:	c407      	stmia	r4!, {r0, r1, r2}
 8000f86:	8023      	strh	r3, [r4, #0]

	uint8_t* byte_ptr = (uint8_t*)snapshot_buff;
 8000f88:	4b1f      	ldr	r3, [pc, #124]	@ (8001008 <send_img+0x90>)
 8000f8a:	613b      	str	r3, [r7, #16]

	for (int i = FRAMESIZE * 2 - 1, j = 0; i >= 0 && j < FRAMESIZE*2-1; i--, j++) {
 8000f8c:	f24c 33bf 	movw	r3, #50111	@ 0xc3bf
 8000f90:	61fb      	str	r3, [r7, #28]
 8000f92:	2300      	movs	r3, #0
 8000f94:	61bb      	str	r3, [r7, #24]
 8000f96:	e00e      	b.n	8000fb6 <send_img+0x3e>
    	send_ptr[j] = byte_ptr[i];
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	7819      	ldrb	r1, [r3, #0]
 8000fa0:	4a1a      	ldr	r2, [pc, #104]	@ (800100c <send_img+0x94>)
 8000fa2:	69bb      	ldr	r3, [r7, #24]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	460a      	mov	r2, r1
 8000fa8:	701a      	strb	r2, [r3, #0]
	for (int i = FRAMESIZE * 2 - 1, j = 0; i >= 0 && j < FRAMESIZE*2-1; i--, j++) {
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	3b01      	subs	r3, #1
 8000fae:	61fb      	str	r3, [r7, #28]
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	61bb      	str	r3, [r7, #24]
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	db04      	blt.n	8000fc6 <send_img+0x4e>
 8000fbc:	69bb      	ldr	r3, [r7, #24]
 8000fbe:	f24c 32be 	movw	r2, #50110	@ 0xc3be
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	dde8      	ble.n	8000f98 <send_img+0x20>
	#else
		#define LOG() do { } while (0)
	#endif

	//SEND PREAMBLE
	for(int i = 0; i < 13; i++){ 
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	e00b      	b.n	8000fe4 <send_img+0x6c>
		HAL_UART_Transmit(&huart3, &pream[i], 1, HAL_MAX_DELAY);
 8000fcc:	463a      	mov	r2, r7
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	18d1      	adds	r1, r2, r3
 8000fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	480d      	ldr	r0, [pc, #52]	@ (8001010 <send_img+0x98>)
 8000fda:	f007 fc69 	bl	80088b0 <HAL_UART_Transmit>
	for(int i = 0; i < 13; i++){ 
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	617b      	str	r3, [r7, #20]
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	2b0c      	cmp	r3, #12
 8000fe8:	ddf0      	ble.n	8000fcc <send_img+0x54>
	}
	
	// Send image data through serial port.
	
	HAL_UART_Transmit(&huart3, send_ptr, FRAMESIZE*2, HAL_MAX_DELAY);
 8000fea:	f04f 33ff 	mov.w	r3, #4294967295
 8000fee:	f24c 32c0 	movw	r2, #50112	@ 0xc3c0
 8000ff2:	4906      	ldr	r1, [pc, #24]	@ (800100c <send_img+0x94>)
 8000ff4:	4806      	ldr	r0, [pc, #24]	@ (8001010 <send_img+0x98>)
 8000ff6:	f007 fc5b 	bl	80088b0 <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart3, &send_ptr[FRAMESIZE], FRAMESIZE, HAL_MAX_DELAY);
	
}
 8000ffa:	bf00      	nop
 8000ffc:	3724      	adds	r7, #36	@ 0x24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd90      	pop	{r4, r7, pc}
 8001002:	bf00      	nop
 8001004:	0800ced4 	.word	0x0800ced4
 8001008:	20000560 	.word	0x20000560
 800100c:	2000c920 	.word	0x2000c920
 8001010:	20000500 	.word	0x20000500

08001014 <p3>:


void p3(){
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
	ov7670_snapshot(snapshot_buff);
 8001018:	480a      	ldr	r0, [pc, #40]	@ (8001044 <p3+0x30>)
 800101a:	f000 ffe1 	bl	8001fe0 <ov7670_snapshot>
		while(!dma_flag)
 800101e:	e002      	b.n	8001026 <p3+0x12>
		{
			HAL_Delay(10);	
 8001020:	200a      	movs	r0, #10
 8001022:	f001 fee9 	bl	8002df8 <HAL_Delay>
		while(!dma_flag)
 8001026:	4b08      	ldr	r3, [pc, #32]	@ (8001048 <p3+0x34>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d0f8      	beq.n	8001020 <p3+0xc>
		}
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800102e:	2180      	movs	r1, #128	@ 0x80
 8001030:	4806      	ldr	r0, [pc, #24]	@ (800104c <p3+0x38>)
 8001032:	f004 fc2c 	bl	800588e <HAL_GPIO_TogglePin>
		dma_flag = 0;
 8001036:	4b04      	ldr	r3, [pc, #16]	@ (8001048 <p3+0x34>)
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
		//print_ss(); 
		send_img(); 
 800103c:	f7ff ff9c 	bl	8000f78 <send_img>
}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000560 	.word	0x20000560
 8001048:	20018ce0 	.word	0x20018ce0
 800104c:	40020400 	.word	0x40020400

08001050 <print_msg>:
#include <string.h>
#include <stdio.h>



void print_msg(char * msg) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), 100);
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff f929 	bl	80002b0 <strlen>
 800105e:	4603      	mov	r3, r0
 8001060:	b29a      	uxth	r2, r3
 8001062:	2364      	movs	r3, #100	@ 0x64
 8001064:	6879      	ldr	r1, [r7, #4]
 8001066:	4803      	ldr	r0, [pc, #12]	@ (8001074 <print_msg+0x24>)
 8001068:	f007 fc22 	bl	80088b0 <HAL_UART_Transmit>
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000500 	.word	0x20000500

08001078 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b094      	sub	sp, #80	@ 0x50
 800107c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800107e:	f107 031c 	add.w	r3, r7, #28
 8001082:	2234      	movs	r2, #52	@ 0x34
 8001084:	2100      	movs	r1, #0
 8001086:	4618      	mov	r0, r3
 8001088:	f009 fa29 	bl	800a4de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800108c:	f107 0308 	add.w	r3, r7, #8
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800109c:	2300      	movs	r3, #0
 800109e:	607b      	str	r3, [r7, #4]
 80010a0:	4b29      	ldr	r3, [pc, #164]	@ (8001148 <SystemClock_Config+0xd0>)
 80010a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a4:	4a28      	ldr	r2, [pc, #160]	@ (8001148 <SystemClock_Config+0xd0>)
 80010a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ac:	4b26      	ldr	r3, [pc, #152]	@ (8001148 <SystemClock_Config+0xd0>)
 80010ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b4:	607b      	str	r3, [r7, #4]
 80010b6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010b8:	2300      	movs	r3, #0
 80010ba:	603b      	str	r3, [r7, #0]
 80010bc:	4b23      	ldr	r3, [pc, #140]	@ (800114c <SystemClock_Config+0xd4>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a22      	ldr	r2, [pc, #136]	@ (800114c <SystemClock_Config+0xd4>)
 80010c2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010c6:	6013      	str	r3, [r2, #0]
 80010c8:	4b20      	ldr	r3, [pc, #128]	@ (800114c <SystemClock_Config+0xd4>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010d0:	603b      	str	r3, [r7, #0]
 80010d2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010d4:	2301      	movs	r3, #1
 80010d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010d8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80010dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010de:	2302      	movs	r3, #2
 80010e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010e8:	2304      	movs	r3, #4
 80010ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010ec:	23a8      	movs	r3, #168	@ 0xa8
 80010ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010f0:	2302      	movs	r3, #2
 80010f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010f4:	2307      	movs	r3, #7
 80010f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80010f8:	2302      	movs	r3, #2
 80010fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010fc:	f107 031c 	add.w	r3, r7, #28
 8001100:	4618      	mov	r0, r3
 8001102:	f006 f8d7 	bl	80072b4 <HAL_RCC_OscConfig>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800110c:	f000 fb70 	bl	80017f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001110:	230f      	movs	r3, #15
 8001112:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001114:	2302      	movs	r3, #2
 8001116:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001118:	2300      	movs	r3, #0
 800111a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800111c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001120:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001122:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001126:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001128:	f107 0308 	add.w	r3, r7, #8
 800112c:	2105      	movs	r1, #5
 800112e:	4618      	mov	r0, r3
 8001130:	f005 fd76 	bl	8006c20 <HAL_RCC_ClockConfig>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800113a:	f000 fb59 	bl	80017f0 <Error_Handler>
  }
}
 800113e:	bf00      	nop
 8001140:	3750      	adds	r7, #80	@ 0x50
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40023800 	.word	0x40023800
 800114c:	40007000 	.word	0x40007000

08001150 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
 void MX_ADC1_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001156:	463b      	mov	r3, r7
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001162:	4b22      	ldr	r3, [pc, #136]	@ (80011ec <MX_ADC1_Init+0x9c>)
 8001164:	4a22      	ldr	r2, [pc, #136]	@ (80011f0 <MX_ADC1_Init+0xa0>)
 8001166:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001168:	4b20      	ldr	r3, [pc, #128]	@ (80011ec <MX_ADC1_Init+0x9c>)
 800116a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800116e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001170:	4b1e      	ldr	r3, [pc, #120]	@ (80011ec <MX_ADC1_Init+0x9c>)
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001176:	4b1d      	ldr	r3, [pc, #116]	@ (80011ec <MX_ADC1_Init+0x9c>)
 8001178:	2200      	movs	r2, #0
 800117a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800117c:	4b1b      	ldr	r3, [pc, #108]	@ (80011ec <MX_ADC1_Init+0x9c>)
 800117e:	2200      	movs	r2, #0
 8001180:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001182:	4b1a      	ldr	r3, [pc, #104]	@ (80011ec <MX_ADC1_Init+0x9c>)
 8001184:	2200      	movs	r2, #0
 8001186:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800118a:	4b18      	ldr	r3, [pc, #96]	@ (80011ec <MX_ADC1_Init+0x9c>)
 800118c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001190:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001192:	4b16      	ldr	r3, [pc, #88]	@ (80011ec <MX_ADC1_Init+0x9c>)
 8001194:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001198:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800119a:	4b14      	ldr	r3, [pc, #80]	@ (80011ec <MX_ADC1_Init+0x9c>)
 800119c:	2200      	movs	r2, #0
 800119e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011a0:	4b12      	ldr	r3, [pc, #72]	@ (80011ec <MX_ADC1_Init+0x9c>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011a6:	4b11      	ldr	r3, [pc, #68]	@ (80011ec <MX_ADC1_Init+0x9c>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ae:	4b0f      	ldr	r3, [pc, #60]	@ (80011ec <MX_ADC1_Init+0x9c>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011b4:	480d      	ldr	r0, [pc, #52]	@ (80011ec <MX_ADC1_Init+0x9c>)
 80011b6:	f001 fe43 	bl	8002e40 <HAL_ADC_Init>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80011c0:	f000 fb16 	bl	80017f0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011c8:	2301      	movs	r3, #1
 80011ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011cc:	2300      	movs	r3, #0
 80011ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011d0:	463b      	mov	r3, r7
 80011d2:	4619      	mov	r1, r3
 80011d4:	4805      	ldr	r0, [pc, #20]	@ (80011ec <MX_ADC1_Init+0x9c>)
 80011d6:	f001 fe77 	bl	8002ec8 <HAL_ADC_ConfigChannel>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80011e0:	f000 fb06 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011e4:	bf00      	nop
 80011e6:	3710      	adds	r7, #16
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000228 	.word	0x20000228
 80011f0:	40012000 	.word	0x40012000

080011f4 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
 void MX_DCMI_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80011f8:	4b16      	ldr	r3, [pc, #88]	@ (8001254 <MX_DCMI_Init+0x60>)
 80011fa:	4a17      	ldr	r2, [pc, #92]	@ (8001258 <MX_DCMI_Init+0x64>)
 80011fc:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80011fe:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <MX_DCMI_Init+0x60>)
 8001200:	2200      	movs	r2, #0
 8001202:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8001204:	4b13      	ldr	r3, [pc, #76]	@ (8001254 <MX_DCMI_Init+0x60>)
 8001206:	2220      	movs	r2, #32
 8001208:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 800120a:	4b12      	ldr	r3, [pc, #72]	@ (8001254 <MX_DCMI_Init+0x60>)
 800120c:	2280      	movs	r2, #128	@ 0x80
 800120e:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8001210:	4b10      	ldr	r3, [pc, #64]	@ (8001254 <MX_DCMI_Init+0x60>)
 8001212:	2200      	movs	r2, #0
 8001214:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8001216:	4b0f      	ldr	r3, [pc, #60]	@ (8001254 <MX_DCMI_Init+0x60>)
 8001218:	2200      	movs	r2, #0
 800121a:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 800121c:	4b0d      	ldr	r3, [pc, #52]	@ (8001254 <MX_DCMI_Init+0x60>)
 800121e:	2200      	movs	r2, #0
 8001220:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8001222:	4b0c      	ldr	r3, [pc, #48]	@ (8001254 <MX_DCMI_Init+0x60>)
 8001224:	2200      	movs	r2, #0
 8001226:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8001228:	4b0a      	ldr	r3, [pc, #40]	@ (8001254 <MX_DCMI_Init+0x60>)
 800122a:	2200      	movs	r2, #0
 800122c:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 800122e:	4b09      	ldr	r3, [pc, #36]	@ (8001254 <MX_DCMI_Init+0x60>)
 8001230:	2200      	movs	r2, #0
 8001232:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8001234:	4b07      	ldr	r3, [pc, #28]	@ (8001254 <MX_DCMI_Init+0x60>)
 8001236:	2200      	movs	r2, #0
 8001238:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 800123a:	4b06      	ldr	r3, [pc, #24]	@ (8001254 <MX_DCMI_Init+0x60>)
 800123c:	2200      	movs	r2, #0
 800123e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8001240:	4804      	ldr	r0, [pc, #16]	@ (8001254 <MX_DCMI_Init+0x60>)
 8001242:	f002 fb73 	bl	800392c <HAL_DCMI_Init>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 800124c:	f000 fad0 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	200002d0 	.word	0x200002d0
 8001258:	50050000 	.word	0x50050000

0800125c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
 void MX_I2C1_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001260:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001262:	4a13      	ldr	r2, [pc, #76]	@ (80012b0 <MX_I2C1_Init+0x54>)
 8001264:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001266:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001268:	4a12      	ldr	r2, [pc, #72]	@ (80012b4 <MX_I2C1_Init+0x58>)
 800126a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800126c:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <MX_I2C1_Init+0x50>)
 800126e:	2200      	movs	r2, #0
 8001270:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001272:	4b0e      	ldr	r3, [pc, #56]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001274:	2200      	movs	r2, #0
 8001276:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001278:	4b0c      	ldr	r3, [pc, #48]	@ (80012ac <MX_I2C1_Init+0x50>)
 800127a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800127e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001280:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001282:	2200      	movs	r2, #0
 8001284:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001286:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001288:	2200      	movs	r2, #0
 800128a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800128c:	4b07      	ldr	r3, [pc, #28]	@ (80012ac <MX_I2C1_Init+0x50>)
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001292:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001294:	2200      	movs	r2, #0
 8001296:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001298:	4804      	ldr	r0, [pc, #16]	@ (80012ac <MX_I2C1_Init+0x50>)
 800129a:	f004 fb37 	bl	800590c <HAL_I2C_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012a4:	f000 faa4 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000380 	.word	0x20000380
 80012b0:	40005400 	.word	0x40005400
 80012b4:	000186a0 	.word	0x000186a0

080012b8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
 void MX_I2C2_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80012bc:	4b12      	ldr	r3, [pc, #72]	@ (8001308 <MX_I2C2_Init+0x50>)
 80012be:	4a13      	ldr	r2, [pc, #76]	@ (800130c <MX_I2C2_Init+0x54>)
 80012c0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80012c2:	4b11      	ldr	r3, [pc, #68]	@ (8001308 <MX_I2C2_Init+0x50>)
 80012c4:	4a12      	ldr	r2, [pc, #72]	@ (8001310 <MX_I2C2_Init+0x58>)
 80012c6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001308 <MX_I2C2_Init+0x50>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80012ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001308 <MX_I2C2_Init+0x50>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001308 <MX_I2C2_Init+0x50>)
 80012d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012da:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001308 <MX_I2C2_Init+0x50>)
 80012de:	2200      	movs	r2, #0
 80012e0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80012e2:	4b09      	ldr	r3, [pc, #36]	@ (8001308 <MX_I2C2_Init+0x50>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012e8:	4b07      	ldr	r3, [pc, #28]	@ (8001308 <MX_I2C2_Init+0x50>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ee:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <MX_I2C2_Init+0x50>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012f4:	4804      	ldr	r0, [pc, #16]	@ (8001308 <MX_I2C2_Init+0x50>)
 80012f6:	f004 fb09 	bl	800590c <HAL_I2C_Init>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001300:	f000 fa76 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001304:	bf00      	nop
 8001306:	bd80      	pop	{r7, pc}
 8001308:	200003d4 	.word	0x200003d4
 800130c:	40005800 	.word	0x40005800
 8001310:	000186a0 	.word	0x000186a0

08001314 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
 void MX_TIM1_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b092      	sub	sp, #72	@ 0x48
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800131a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001324:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]
 8001332:	611a      	str	r2, [r3, #16]
 8001334:	615a      	str	r2, [r3, #20]
 8001336:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	2220      	movs	r2, #32
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f009 f8cd 	bl	800a4de <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001344:	4b32      	ldr	r3, [pc, #200]	@ (8001410 <MX_TIM1_Init+0xfc>)
 8001346:	4a33      	ldr	r2, [pc, #204]	@ (8001414 <MX_TIM1_Init+0x100>)
 8001348:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800134a:	4b31      	ldr	r3, [pc, #196]	@ (8001410 <MX_TIM1_Init+0xfc>)
 800134c:	2200      	movs	r2, #0
 800134e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001350:	4b2f      	ldr	r3, [pc, #188]	@ (8001410 <MX_TIM1_Init+0xfc>)
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20;
 8001356:	4b2e      	ldr	r3, [pc, #184]	@ (8001410 <MX_TIM1_Init+0xfc>)
 8001358:	2214      	movs	r2, #20
 800135a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800135c:	4b2c      	ldr	r3, [pc, #176]	@ (8001410 <MX_TIM1_Init+0xfc>)
 800135e:	2200      	movs	r2, #0
 8001360:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001362:	4b2b      	ldr	r3, [pc, #172]	@ (8001410 <MX_TIM1_Init+0xfc>)
 8001364:	2200      	movs	r2, #0
 8001366:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001368:	4b29      	ldr	r3, [pc, #164]	@ (8001410 <MX_TIM1_Init+0xfc>)
 800136a:	2280      	movs	r2, #128	@ 0x80
 800136c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800136e:	4828      	ldr	r0, [pc, #160]	@ (8001410 <MX_TIM1_Init+0xfc>)
 8001370:	f006 fa8d 	bl	800788e <HAL_TIM_PWM_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800137a:	f000 fa39 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800137e:	2300      	movs	r3, #0
 8001380:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001382:	2300      	movs	r3, #0
 8001384:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001386:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800138a:	4619      	mov	r1, r3
 800138c:	4820      	ldr	r0, [pc, #128]	@ (8001410 <MX_TIM1_Init+0xfc>)
 800138e:	f007 f95d 	bl	800864c <HAL_TIMEx_MasterConfigSynchronization>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001398:	f000 fa2a 	bl	80017f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800139c:	2360      	movs	r3, #96	@ 0x60
 800139e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 10;
 80013a0:	230a      	movs	r3, #10
 80013a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013a8:	2300      	movs	r3, #0
 80013aa:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013b0:	2300      	movs	r3, #0
 80013b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013b4:	2300      	movs	r3, #0
 80013b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013bc:	2200      	movs	r2, #0
 80013be:	4619      	mov	r1, r3
 80013c0:	4813      	ldr	r0, [pc, #76]	@ (8001410 <MX_TIM1_Init+0xfc>)
 80013c2:	f006 fc6b 	bl	8007c9c <HAL_TIM_PWM_ConfigChannel>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 80013cc:	f000 fa10 	bl	80017f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013d0:	2300      	movs	r3, #0
 80013d2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013d8:	2300      	movs	r3, #0
 80013da:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013e8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013ea:	2300      	movs	r3, #0
 80013ec:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013ee:	1d3b      	adds	r3, r7, #4
 80013f0:	4619      	mov	r1, r3
 80013f2:	4807      	ldr	r0, [pc, #28]	@ (8001410 <MX_TIM1_Init+0xfc>)
 80013f4:	f007 f9a6 	bl	8008744 <HAL_TIMEx_ConfigBreakDeadTime>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80013fe:	f000 f9f7 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001402:	4803      	ldr	r0, [pc, #12]	@ (8001410 <MX_TIM1_Init+0xfc>)
 8001404:	f001 fa8c 	bl	8002920 <HAL_TIM_MspPostInit>

}
 8001408:	bf00      	nop
 800140a:	3748      	adds	r7, #72	@ 0x48
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20000428 	.word	0x20000428
 8001414:	40010000 	.word	0x40010000

08001418 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
 void MX_TIM2_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800141e:	f107 0308 	add.w	r3, r7, #8
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800142c:	463b      	mov	r3, r7
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001434:	4b1d      	ldr	r3, [pc, #116]	@ (80014ac <MX_TIM2_Init+0x94>)
 8001436:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800143a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800143c:	4b1b      	ldr	r3, [pc, #108]	@ (80014ac <MX_TIM2_Init+0x94>)
 800143e:	2200      	movs	r2, #0
 8001440:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001442:	4b1a      	ldr	r3, [pc, #104]	@ (80014ac <MX_TIM2_Init+0x94>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 83;
 8001448:	4b18      	ldr	r3, [pc, #96]	@ (80014ac <MX_TIM2_Init+0x94>)
 800144a:	2253      	movs	r2, #83	@ 0x53
 800144c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800144e:	4b17      	ldr	r3, [pc, #92]	@ (80014ac <MX_TIM2_Init+0x94>)
 8001450:	2200      	movs	r2, #0
 8001452:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001454:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <MX_TIM2_Init+0x94>)
 8001456:	2200      	movs	r2, #0
 8001458:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800145a:	4814      	ldr	r0, [pc, #80]	@ (80014ac <MX_TIM2_Init+0x94>)
 800145c:	f006 f9c8 	bl	80077f0 <HAL_TIM_Base_Init>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001466:	f000 f9c3 	bl	80017f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800146a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800146e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001470:	f107 0308 	add.w	r3, r7, #8
 8001474:	4619      	mov	r1, r3
 8001476:	480d      	ldr	r0, [pc, #52]	@ (80014ac <MX_TIM2_Init+0x94>)
 8001478:	f006 fcd2 	bl	8007e20 <HAL_TIM_ConfigClockSource>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001482:	f000 f9b5 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001486:	2320      	movs	r3, #32
 8001488:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800148a:	2300      	movs	r3, #0
 800148c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800148e:	463b      	mov	r3, r7
 8001490:	4619      	mov	r1, r3
 8001492:	4806      	ldr	r0, [pc, #24]	@ (80014ac <MX_TIM2_Init+0x94>)
 8001494:	f007 f8da 	bl	800864c <HAL_TIMEx_MasterConfigSynchronization>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800149e:	f000 f9a7 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014a2:	bf00      	nop
 80014a4:	3718      	adds	r7, #24
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20000470 	.word	0x20000470

080014b0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
 void MX_TIM6_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014b6:	463b      	mov	r3, r7
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80014be:	4b15      	ldr	r3, [pc, #84]	@ (8001514 <MX_TIM6_Init+0x64>)
 80014c0:	4a15      	ldr	r2, [pc, #84]	@ (8001518 <MX_TIM6_Init+0x68>)
 80014c2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80014c4:	4b13      	ldr	r3, [pc, #76]	@ (8001514 <MX_TIM6_Init+0x64>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ca:	4b12      	ldr	r3, [pc, #72]	@ (8001514 <MX_TIM6_Init+0x64>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80014d0:	4b10      	ldr	r3, [pc, #64]	@ (8001514 <MX_TIM6_Init+0x64>)
 80014d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014d6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001514 <MX_TIM6_Init+0x64>)
 80014da:	2200      	movs	r2, #0
 80014dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80014de:	480d      	ldr	r0, [pc, #52]	@ (8001514 <MX_TIM6_Init+0x64>)
 80014e0:	f006 f986 	bl	80077f0 <HAL_TIM_Base_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80014ea:	f000 f981 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ee:	2300      	movs	r3, #0
 80014f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f2:	2300      	movs	r3, #0
 80014f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80014f6:	463b      	mov	r3, r7
 80014f8:	4619      	mov	r1, r3
 80014fa:	4806      	ldr	r0, [pc, #24]	@ (8001514 <MX_TIM6_Init+0x64>)
 80014fc:	f007 f8a6 	bl	800864c <HAL_TIMEx_MasterConfigSynchronization>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001506:	f000 f973 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	200004b8 	.word	0x200004b8
 8001518:	40001000 	.word	0x40001000

0800151c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
 void MX_USART3_UART_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001520:	4b15      	ldr	r3, [pc, #84]	@ (8001578 <MX_USART3_UART_Init+0x5c>)
 8001522:	4a16      	ldr	r2, [pc, #88]	@ (800157c <MX_USART3_UART_Init+0x60>)
 8001524:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001526:	4b14      	ldr	r3, [pc, #80]	@ (8001578 <MX_USART3_UART_Init+0x5c>)
 8001528:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800152c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800152e:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <MX_USART3_UART_Init+0x5c>)
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001534:	4b10      	ldr	r3, [pc, #64]	@ (8001578 <MX_USART3_UART_Init+0x5c>)
 8001536:	2200      	movs	r2, #0
 8001538:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800153a:	4b0f      	ldr	r3, [pc, #60]	@ (8001578 <MX_USART3_UART_Init+0x5c>)
 800153c:	2200      	movs	r2, #0
 800153e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001540:	4b0d      	ldr	r3, [pc, #52]	@ (8001578 <MX_USART3_UART_Init+0x5c>)
 8001542:	220c      	movs	r2, #12
 8001544:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <MX_USART3_UART_Init+0x5c>)
 8001548:	2200      	movs	r2, #0
 800154a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800154c:	4b0a      	ldr	r3, [pc, #40]	@ (8001578 <MX_USART3_UART_Init+0x5c>)
 800154e:	2200      	movs	r2, #0
 8001550:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001552:	4809      	ldr	r0, [pc, #36]	@ (8001578 <MX_USART3_UART_Init+0x5c>)
 8001554:	f007 f95c 	bl	8008810 <HAL_UART_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800155e:	f000 f947 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 8001562:	4b05      	ldr	r3, [pc, #20]	@ (8001578 <MX_USART3_UART_Init+0x5c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	68da      	ldr	r2, [r3, #12]
 8001568:	4b03      	ldr	r3, [pc, #12]	@ (8001578 <MX_USART3_UART_Init+0x5c>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f042 0220 	orr.w	r2, r2, #32
 8001570:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART3_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000500 	.word	0x20000500
 800157c:	40004800 	.word	0x40004800

08001580 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
 void MX_USB_OTG_FS_USB_Init(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
	...

08001590 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
 void MX_DMA_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	4b10      	ldr	r3, [pc, #64]	@ (80015dc <MX_DMA_Init+0x4c>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	4a0f      	ldr	r2, [pc, #60]	@ (80015dc <MX_DMA_Init+0x4c>)
 80015a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a6:	4b0d      	ldr	r3, [pc, #52]	@ (80015dc <MX_DMA_Init+0x4c>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2100      	movs	r1, #0
 80015b6:	2038      	movs	r0, #56	@ 0x38
 80015b8:	f001 ff8f 	bl	80034da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80015bc:	2038      	movs	r0, #56	@ 0x38
 80015be:	f001 ffa8 	bl	8003512 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
 80015c6:	2039      	movs	r0, #57	@ 0x39
 80015c8:	f001 ff87 	bl	80034da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80015cc:	2039      	movs	r0, #57	@ 0x39
 80015ce:	f001 ffa0 	bl	8003512 <HAL_NVIC_EnableIRQ>

}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40023800 	.word	0x40023800

080015e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
 void MX_GPIO_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08e      	sub	sp, #56	@ 0x38
 80015e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
 80015f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	623b      	str	r3, [r7, #32]
 80015fa:	4b77      	ldr	r3, [pc, #476]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	4a76      	ldr	r2, [pc, #472]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001600:	f043 0310 	orr.w	r3, r3, #16
 8001604:	6313      	str	r3, [r2, #48]	@ 0x30
 8001606:	4b74      	ldr	r3, [pc, #464]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	f003 0310 	and.w	r3, r3, #16
 800160e:	623b      	str	r3, [r7, #32]
 8001610:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	61fb      	str	r3, [r7, #28]
 8001616:	4b70      	ldr	r3, [pc, #448]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	4a6f      	ldr	r2, [pc, #444]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 800161c:	f043 0304 	orr.w	r3, r3, #4
 8001620:	6313      	str	r3, [r2, #48]	@ 0x30
 8001622:	4b6d      	ldr	r3, [pc, #436]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	f003 0304 	and.w	r3, r3, #4
 800162a:	61fb      	str	r3, [r7, #28]
 800162c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	61bb      	str	r3, [r7, #24]
 8001632:	4b69      	ldr	r3, [pc, #420]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	4a68      	ldr	r2, [pc, #416]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001638:	f043 0320 	orr.w	r3, r3, #32
 800163c:	6313      	str	r3, [r2, #48]	@ 0x30
 800163e:	4b66      	ldr	r3, [pc, #408]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	f003 0320 	and.w	r3, r3, #32
 8001646:	61bb      	str	r3, [r7, #24]
 8001648:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	617b      	str	r3, [r7, #20]
 800164e:	4b62      	ldr	r3, [pc, #392]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001652:	4a61      	ldr	r2, [pc, #388]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001654:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001658:	6313      	str	r3, [r2, #48]	@ 0x30
 800165a:	4b5f      	ldr	r3, [pc, #380]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001662:	617b      	str	r3, [r7, #20]
 8001664:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	613b      	str	r3, [r7, #16]
 800166a:	4b5b      	ldr	r3, [pc, #364]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	4a5a      	ldr	r2, [pc, #360]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6313      	str	r3, [r2, #48]	@ 0x30
 8001676:	4b58      	ldr	r3, [pc, #352]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	613b      	str	r3, [r7, #16]
 8001680:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	4b54      	ldr	r3, [pc, #336]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	4a53      	ldr	r2, [pc, #332]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 800168c:	f043 0302 	orr.w	r3, r3, #2
 8001690:	6313      	str	r3, [r2, #48]	@ 0x30
 8001692:	4b51      	ldr	r3, [pc, #324]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	4b4d      	ldr	r3, [pc, #308]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4a4c      	ldr	r2, [pc, #304]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 80016a8:	f043 0308 	orr.w	r3, r3, #8
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4b4a      	ldr	r3, [pc, #296]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f003 0308 	and.w	r3, r3, #8
 80016b6:	60bb      	str	r3, [r7, #8]
 80016b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	607b      	str	r3, [r7, #4]
 80016be:	4b46      	ldr	r3, [pc, #280]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	4a45      	ldr	r2, [pc, #276]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 80016c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ca:	4b43      	ldr	r3, [pc, #268]	@ (80017d8 <MX_GPIO_Init+0x1f8>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	f244 0181 	movw	r1, #16513	@ 0x4081
 80016dc:	483f      	ldr	r0, [pc, #252]	@ (80017dc <MX_GPIO_Init+0x1fc>)
 80016de:	f004 f8bd 	bl	800585c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80016e2:	2200      	movs	r2, #0
 80016e4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80016e8:	483d      	ldr	r0, [pc, #244]	@ (80017e0 <MX_GPIO_Init+0x200>)
 80016ea:	f004 f8b7 	bl	800585c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80016ee:	2200      	movs	r2, #0
 80016f0:	2140      	movs	r1, #64	@ 0x40
 80016f2:	483c      	ldr	r0, [pc, #240]	@ (80017e4 <MX_GPIO_Init+0x204>)
 80016f4:	f004 f8b2 	bl	800585c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80016f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016fe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001702:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001708:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800170c:	4619      	mov	r1, r3
 800170e:	4836      	ldr	r0, [pc, #216]	@ (80017e8 <MX_GPIO_Init+0x208>)
 8001710:	f003 ff10 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001714:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001718:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800171a:	2301      	movs	r3, #1
 800171c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001722:	2300      	movs	r3, #0
 8001724:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800172a:	4619      	mov	r1, r3
 800172c:	482b      	ldr	r0, [pc, #172]	@ (80017dc <MX_GPIO_Init+0x1fc>)
 800172e:	f003 ff01 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF12 PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001732:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001736:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001738:	2301      	movs	r3, #1
 800173a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173c:	2300      	movs	r3, #0
 800173e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001740:	2300      	movs	r3, #0
 8001742:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001744:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001748:	4619      	mov	r1, r3
 800174a:	4825      	ldr	r0, [pc, #148]	@ (80017e0 <MX_GPIO_Init+0x200>)
 800174c:	f003 fef2 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001750:	2340      	movs	r3, #64	@ 0x40
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001754:	2301      	movs	r3, #1
 8001756:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175c:	2300      	movs	r3, #0
 800175e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001760:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001764:	4619      	mov	r1, r3
 8001766:	481f      	ldr	r0, [pc, #124]	@ (80017e4 <MX_GPIO_Init+0x204>)
 8001768:	f003 fee4 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800176c:	2380      	movs	r3, #128	@ 0x80
 800176e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001770:	2300      	movs	r3, #0
 8001772:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001778:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800177c:	4619      	mov	r1, r3
 800177e:	4819      	ldr	r0, [pc, #100]	@ (80017e4 <MX_GPIO_Init+0x204>)
 8001780:	f003 fed8 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001784:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178a:	2302      	movs	r3, #2
 800178c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001792:	2303      	movs	r3, #3
 8001794:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001796:	230a      	movs	r3, #10
 8001798:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800179e:	4619      	mov	r1, r3
 80017a0:	4812      	ldr	r0, [pc, #72]	@ (80017ec <MX_GPIO_Init+0x20c>)
 80017a2:	f003 fec7 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80017a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ac:	2300      	movs	r3, #0
 80017ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80017b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017b8:	4619      	mov	r1, r3
 80017ba:	480c      	ldr	r0, [pc, #48]	@ (80017ec <MX_GPIO_Init+0x20c>)
 80017bc:	f003 feba 	bl	8005534 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017c0:	2200      	movs	r2, #0
 80017c2:	2100      	movs	r1, #0
 80017c4:	2028      	movs	r0, #40	@ 0x28
 80017c6:	f001 fe88 	bl	80034da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017ca:	2028      	movs	r0, #40	@ 0x28
 80017cc:	f001 fea1 	bl	8003512 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017d0:	bf00      	nop
 80017d2:	3738      	adds	r7, #56	@ 0x38
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40023800 	.word	0x40023800
 80017dc:	40020400 	.word	0x40020400
 80017e0:	40021400 	.word	0x40021400
 80017e4:	40021800 	.word	0x40021800
 80017e8:	40020800 	.word	0x40020800
 80017ec:	40020000 	.word	0x40020000

080017f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f4:	b672      	cpsid	i
}
 80017f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <Error_Handler+0x8>

080017fc <HAL_UART_RxCpltCallback>:
float posY = 0.0f;

extern arm_rfft_fast_instance_f32 fftHandler;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]

    if (!(huart->Instance == USART3)) {
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a2b      	ldr	r2, [pc, #172]	@ (80018b8 <HAL_UART_RxCpltCallback+0xbc>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d14f      	bne.n	80018ae <HAL_UART_RxCpltCallback+0xb2>
        return; // Not from USART3, ignore
    }

    switch (state) {
 800180e:	4b2b      	ldr	r3, [pc, #172]	@ (80018bc <HAL_UART_RxCpltCallback+0xc0>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d002      	beq.n	800181c <HAL_UART_RxCpltCallback+0x20>
 8001816:	2b03      	cmp	r3, #3
 8001818:	d02b      	beq.n	8001872 <HAL_UART_RxCpltCallback+0x76>
 800181a:	e03c      	b.n	8001896 <HAL_UART_RxCpltCallback+0x9a>
        case STATE_LISTEN:
            if (match_command(rx_data_arr, CMD_TAKEPIC)) {
 800181c:	4928      	ldr	r1, [pc, #160]	@ (80018c0 <HAL_UART_RxCpltCallback+0xc4>)
 800181e:	4829      	ldr	r0, [pc, #164]	@ (80018c4 <HAL_UART_RxCpltCallback+0xc8>)
 8001820:	f000 f8f1 	bl	8001a06 <match_command>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d003      	beq.n	8001832 <HAL_UART_RxCpltCallback+0x36>
                ptr_state = State_Picture; //next state 
 800182a:	4b27      	ldr	r3, [pc, #156]	@ (80018c8 <HAL_UART_RxCpltCallback+0xcc>)
 800182c:	4a27      	ldr	r2, [pc, #156]	@ (80018cc <HAL_UART_RxCpltCallback+0xd0>)
 800182e:	601a      	str	r2, [r3, #0]
                HAL_UART_Transmit(&huart3, CMD_ADCFFT, 8, 100);
            } else {

                ptr_state = State_Listen;
            }
            break;
 8001830:	e03e      	b.n	80018b0 <HAL_UART_RxCpltCallback+0xb4>
            } else if (match_command(rx_data_arr, CMD_COORDS)) {
 8001832:	4927      	ldr	r1, [pc, #156]	@ (80018d0 <HAL_UART_RxCpltCallback+0xd4>)
 8001834:	4823      	ldr	r0, [pc, #140]	@ (80018c4 <HAL_UART_RxCpltCallback+0xc8>)
 8001836:	f000 f8e6 	bl	8001a06 <match_command>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d003      	beq.n	8001848 <HAL_UART_RxCpltCallback+0x4c>
                ptr_state = State_Coord_RX;
 8001840:	4b21      	ldr	r3, [pc, #132]	@ (80018c8 <HAL_UART_RxCpltCallback+0xcc>)
 8001842:	4a24      	ldr	r2, [pc, #144]	@ (80018d4 <HAL_UART_RxCpltCallback+0xd8>)
 8001844:	601a      	str	r2, [r3, #0]
            break;
 8001846:	e033      	b.n	80018b0 <HAL_UART_RxCpltCallback+0xb4>
            } else if (match_command(rx_data_arr, CMD_ADCFFT)) {
 8001848:	4923      	ldr	r1, [pc, #140]	@ (80018d8 <HAL_UART_RxCpltCallback+0xdc>)
 800184a:	481e      	ldr	r0, [pc, #120]	@ (80018c4 <HAL_UART_RxCpltCallback+0xc8>)
 800184c:	f000 f8db 	bl	8001a06 <match_command>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d009      	beq.n	800186a <HAL_UART_RxCpltCallback+0x6e>
                ptr_state = State_ADC_FFT;
 8001856:	4b1c      	ldr	r3, [pc, #112]	@ (80018c8 <HAL_UART_RxCpltCallback+0xcc>)
 8001858:	4a20      	ldr	r2, [pc, #128]	@ (80018dc <HAL_UART_RxCpltCallback+0xe0>)
 800185a:	601a      	str	r2, [r3, #0]
                HAL_UART_Transmit(&huart3, CMD_ADCFFT, 8, 100);
 800185c:	2364      	movs	r3, #100	@ 0x64
 800185e:	2208      	movs	r2, #8
 8001860:	491d      	ldr	r1, [pc, #116]	@ (80018d8 <HAL_UART_RxCpltCallback+0xdc>)
 8001862:	481f      	ldr	r0, [pc, #124]	@ (80018e0 <HAL_UART_RxCpltCallback+0xe4>)
 8001864:	f007 f824 	bl	80088b0 <HAL_UART_Transmit>
            break;
 8001868:	e022      	b.n	80018b0 <HAL_UART_RxCpltCallback+0xb4>
                ptr_state = State_Listen;
 800186a:	4b17      	ldr	r3, [pc, #92]	@ (80018c8 <HAL_UART_RxCpltCallback+0xcc>)
 800186c:	4a1d      	ldr	r2, [pc, #116]	@ (80018e4 <HAL_UART_RxCpltCallback+0xe8>)
 800186e:	601a      	str	r2, [r3, #0]
            break;
 8001870:	e01e      	b.n	80018b0 <HAL_UART_RxCpltCallback+0xb4>

        case STATE_COORDS:
        	
            memcpy(&posX, &rx_data_arr[0], 4);
 8001872:	4b14      	ldr	r3, [pc, #80]	@ (80018c4 <HAL_UART_RxCpltCallback+0xc8>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a1c      	ldr	r2, [pc, #112]	@ (80018e8 <HAL_UART_RxCpltCallback+0xec>)
 8001878:	6013      	str	r3, [r2, #0]
            memcpy(&posY, &rx_data_arr[4], 4);
 800187a:	4b12      	ldr	r3, [pc, #72]	@ (80018c4 <HAL_UART_RxCpltCallback+0xc8>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	4a1b      	ldr	r2, [pc, #108]	@ (80018ec <HAL_UART_RxCpltCallback+0xf0>)
 8001880:	6013      	str	r3, [r2, #0]
            ptr_state = State_Motors;
 8001882:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <HAL_UART_RxCpltCallback+0xcc>)
 8001884:	4a1a      	ldr	r2, [pc, #104]	@ (80018f0 <HAL_UART_RxCpltCallback+0xf4>)
 8001886:	601a      	str	r2, [r3, #0]
//            posY = 1.0;
//
//            HAL_UART_Transmit(&huart3, (uint8_t*) &posX, 4, 100);
//            HAL_UART_Transmit(&huart3, (uint8_t*) &posY, 4, 100);

            HAL_UART_Transmit(&huart3, rx_data_arr, 8, 100); //return received coords
 8001888:	2364      	movs	r3, #100	@ 0x64
 800188a:	2208      	movs	r2, #8
 800188c:	490d      	ldr	r1, [pc, #52]	@ (80018c4 <HAL_UART_RxCpltCallback+0xc8>)
 800188e:	4814      	ldr	r0, [pc, #80]	@ (80018e0 <HAL_UART_RxCpltCallback+0xe4>)
 8001890:	f007 f80e 	bl	80088b0 <HAL_UART_Transmit>
            break;
 8001894:	e00c      	b.n	80018b0 <HAL_UART_RxCpltCallback+0xb4>

        default:
            // Unexpected state in UART callback
        	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001896:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800189a:	4816      	ldr	r0, [pc, #88]	@ (80018f4 <HAL_UART_RxCpltCallback+0xf8>)
 800189c:	f003 fff7 	bl	800588e <HAL_GPIO_TogglePin>
            state = STATE_LISTEN;
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <HAL_UART_RxCpltCallback+0xc0>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	701a      	strb	r2, [r3, #0]
            ptr_state = State_Listen;
 80018a6:	4b08      	ldr	r3, [pc, #32]	@ (80018c8 <HAL_UART_RxCpltCallback+0xcc>)
 80018a8:	4a0e      	ldr	r2, [pc, #56]	@ (80018e4 <HAL_UART_RxCpltCallback+0xe8>)
 80018aa:	601a      	str	r2, [r3, #0]
            break;
 80018ac:	e000      	b.n	80018b0 <HAL_UART_RxCpltCallback+0xb4>
        return; // Not from USART3, ignore
 80018ae:	bf00      	nop
    }
}
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40004800 	.word	0x40004800
 80018bc:	20018ce8 	.word	0x20018ce8
 80018c0:	0800cfac 	.word	0x0800cfac
 80018c4:	20000204 	.word	0x20000204
 80018c8:	20018ce4 	.word	0x20018ce4
 80018cc:	08001929 	.word	0x08001929
 80018d0:	0800cfc4 	.word	0x0800cfc4
 80018d4:	08001961 	.word	0x08001961
 80018d8:	0800cfb8 	.word	0x0800cfb8
 80018dc:	080019f9 	.word	0x080019f9
 80018e0:	20000500 	.word	0x20000500
 80018e4:	080018f9 	.word	0x080018f9
 80018e8:	20000220 	.word	0x20000220
 80018ec:	20000224 	.word	0x20000224
 80018f0:	080019a1 	.word	0x080019a1
 80018f4:	40020400 	.word	0x40020400

080018f8 <State_Listen>:

void State_Listen(void){
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
    state = STATE_LISTEN;
 80018fc:	4b06      	ldr	r3, [pc, #24]	@ (8001918 <State_Listen+0x20>)
 80018fe:	2200      	movs	r2, #0
 8001900:	701a      	strb	r2, [r3, #0]
    ptr_state = NULL;
 8001902:	4b06      	ldr	r3, [pc, #24]	@ (800191c <State_Listen+0x24>)
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
    //flashLED(LD1_GPIO_Port, LD1_Pin, 100, 5);
    //State listen will blink LED1 and wait for UART communications to determine the next state to go into 
    //it will wait for certain preambles
    HAL_UART_Receive_IT(&huart3, rx_data_arr, 8);  //arm the interrupt for preamble
 8001908:	2208      	movs	r2, #8
 800190a:	4905      	ldr	r1, [pc, #20]	@ (8001920 <State_Listen+0x28>)
 800190c:	4805      	ldr	r0, [pc, #20]	@ (8001924 <State_Listen+0x2c>)
 800190e:	f007 f85a 	bl	80089c6 <HAL_UART_Receive_IT>
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20018ce8 	.word	0x20018ce8
 800191c:	20018ce4 	.word	0x20018ce4
 8001920:	20000204 	.word	0x20000204
 8001924:	20000500 	.word	0x20000500

08001928 <State_Picture>:

void State_Picture(void){
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(&huart3, CMD_TAKEPIC, 8, 100); //ack state entry
 800192c:	2364      	movs	r3, #100	@ 0x64
 800192e:	2208      	movs	r2, #8
 8001930:	4906      	ldr	r1, [pc, #24]	@ (800194c <State_Picture+0x24>)
 8001932:	4807      	ldr	r0, [pc, #28]	@ (8001950 <State_Picture+0x28>)
 8001934:	f006 ffbc 	bl	80088b0 <HAL_UART_Transmit>
    state = STATE_TAKEPIC;
 8001938:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <State_Picture+0x2c>)
 800193a:	2201      	movs	r2, #1
 800193c:	701a      	strb	r2, [r3, #0]
    p3();
 800193e:	f7ff fb69 	bl	8001014 <p3>
    ptr_state = State_Listen;
 8001942:	4b05      	ldr	r3, [pc, #20]	@ (8001958 <State_Picture+0x30>)
 8001944:	4a05      	ldr	r2, [pc, #20]	@ (800195c <State_Picture+0x34>)
 8001946:	601a      	str	r2, [r3, #0]
}
 8001948:	bf00      	nop
 800194a:	bd80      	pop	{r7, pc}
 800194c:	0800cfac 	.word	0x0800cfac
 8001950:	20000500 	.word	0x20000500
 8001954:	20018ce8 	.word	0x20018ce8
 8001958:	20018ce4 	.word	0x20018ce4
 800195c:	080018f9 	.word	0x080018f9

08001960 <State_Coord_RX>:

void State_Coord_RX(void){
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
    state = STATE_COORDS;
 8001964:	4b09      	ldr	r3, [pc, #36]	@ (800198c <State_Coord_RX+0x2c>)
 8001966:	2203      	movs	r2, #3
 8001968:	701a      	strb	r2, [r3, #0]
    ptr_state = NULL;
 800196a:	4b09      	ldr	r3, [pc, #36]	@ (8001990 <State_Coord_RX+0x30>)
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart3, rx_data_arr, 8);  //arm the interrupt for 2 floats
 8001970:	2208      	movs	r2, #8
 8001972:	4908      	ldr	r1, [pc, #32]	@ (8001994 <State_Coord_RX+0x34>)
 8001974:	4808      	ldr	r0, [pc, #32]	@ (8001998 <State_Coord_RX+0x38>)
 8001976:	f007 f826 	bl	80089c6 <HAL_UART_Receive_IT>
    HAL_UART_Transmit(&huart3, CMD_COORDS, 8, 100); //ack ready for coords
 800197a:	2364      	movs	r3, #100	@ 0x64
 800197c:	2208      	movs	r2, #8
 800197e:	4907      	ldr	r1, [pc, #28]	@ (800199c <State_Coord_RX+0x3c>)
 8001980:	4805      	ldr	r0, [pc, #20]	@ (8001998 <State_Coord_RX+0x38>)
 8001982:	f006 ff95 	bl	80088b0 <HAL_UART_Transmit>
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20018ce8 	.word	0x20018ce8
 8001990:	20018ce4 	.word	0x20018ce4
 8001994:	20000204 	.word	0x20000204
 8001998:	20000500 	.word	0x20000500
 800199c:	0800cfc4 	.word	0x0800cfc4

080019a0 <State_Motors>:

void State_Motors(void){
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80019a6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80019aa:	480d      	ldr	r0, [pc, #52]	@ (80019e0 <State_Motors+0x40>)
 80019ac:	f003 ff6f 	bl	800588e <HAL_GPIO_TogglePin>
    state = STATE_MOTORS;
 80019b0:	4b0c      	ldr	r3, [pc, #48]	@ (80019e4 <State_Motors+0x44>)
 80019b2:	2204      	movs	r2, #4
 80019b4:	701a      	strb	r2, [r3, #0]
    init_home(&myProbe);
 80019b6:	480c      	ldr	r0, [pc, #48]	@ (80019e8 <State_Motors+0x48>)
 80019b8:	f000 fa1e 	bl	8001df8 <init_home>
    Position test = {3, 3, 0};
 80019bc:	4a0b      	ldr	r2, [pc, #44]	@ (80019ec <State_Motors+0x4c>)
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80019c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    moveProbe_test(&myProbe, test);
 80019c6:	1d3b      	adds	r3, r7, #4
 80019c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019ca:	4807      	ldr	r0, [pc, #28]	@ (80019e8 <State_Motors+0x48>)
 80019cc:	f000 f9e6 	bl	8001d9c <moveProbe_test>
    ptr_state = State_Listen;
 80019d0:	4b07      	ldr	r3, [pc, #28]	@ (80019f0 <State_Motors+0x50>)
 80019d2:	4a08      	ldr	r2, [pc, #32]	@ (80019f4 <State_Motors+0x54>)
 80019d4:	601a      	str	r2, [r3, #0]
}
 80019d6:	bf00      	nop
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40020400 	.word	0x40020400
 80019e4:	20018ce8 	.word	0x20018ce8
 80019e8:	20018cec 	.word	0x20018cec
 80019ec:	0800cef0 	.word	0x0800cef0
 80019f0:	20018ce4 	.word	0x20018ce4
 80019f4:	080018f9 	.word	0x080018f9

080019f8 <State_ADC_FFT>:
    //basically a blocker to motor actuate until it receives a go. If receives anything other than go it indicates a problem and should force you to reset.
    ptr_state = NULL;
}


void State_ADC_FFT(void){
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
    //         sendADC_UART();
    //         sendFFT_UART();
    //     }
    // }
    // ptr_state = State_Listen;
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <match_command>:
 * @brief Compare fixed-length 8-byte command strings.
 * @param input     Pointer to received buffer (must be at least 8 bytes)
 * @param command   Pointer to expected command (8-byte string)
 * @return 1 if match, 0 if not
 */
uint8_t match_command(const uint8_t* input, const uint8_t* command) {
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b082      	sub	sp, #8
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
 8001a0e:	6039      	str	r1, [r7, #0]
    return (memcmp(input, command, 8) == 0);
 8001a10:	2208      	movs	r2, #8
 8001a12:	6839      	ldr	r1, [r7, #0]
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f008 fd52 	bl	800a4be <memcmp>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	bf0c      	ite	eq
 8001a20:	2301      	moveq	r3, #1
 8001a22:	2300      	movne	r3, #0
 8001a24:	b2db      	uxtb	r3, r3
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
	...

08001a30 <main>:
Stepper nema;
const Position HOME = {9, 8, 12.2};
	

int main(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
	HAL_Init();
 8001a34:	f001 f96e 	bl	8002d14 <HAL_Init>
  	SystemClock_Config();
 8001a38:	f7ff fb1e 	bl	8001078 <SystemClock_Config>
	MX_GPIO_Init();
 8001a3c:	f7ff fdd0 	bl	80015e0 <MX_GPIO_Init>
	MX_DMA_Init();
 8001a40:	f7ff fda6 	bl	8001590 <MX_DMA_Init>
	MX_DCMI_Init();
 8001a44:	f7ff fbd6 	bl	80011f4 <MX_DCMI_Init>
	MX_USART3_UART_Init();
 8001a48:	f7ff fd68 	bl	800151c <MX_USART3_UART_Init>
	MX_I2C2_Init();
 8001a4c:	f7ff fc34 	bl	80012b8 <MX_I2C2_Init>
	MX_TIM1_Init();
 8001a50:	f7ff fc60 	bl	8001314 <MX_TIM1_Init>
	MX_TIM6_Init();
 8001a54:	f7ff fd2c 	bl	80014b0 <MX_TIM6_Init>
	MX_ADC1_Init();
 8001a58:	f7ff fb7a 	bl	8001150 <MX_ADC1_Init>
	MX_I2C1_Init();
 8001a5c:	f7ff fbfe 	bl	800125c <MX_I2C1_Init>
	MX_TIM2_Init();
 8001a60:	f7ff fcda 	bl	8001418 <MX_TIM2_Init>
	MX_USB_OTG_FS_USB_Init();
 8001a64:	f7ff fd8c 	bl	8001580 <MX_USB_OTG_FS_USB_Init>
	
	//init FFT
	arm_rfft_fast_init_f32(&fftHandler, FFT_BUFFER_SIZE);
 8001a68:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a6c:	482d      	ldr	r0, [pc, #180]	@ (8001b24 <main+0xf4>)
 8001a6e:	f007 ff25 	bl	80098bc <arm_rfft_fast_init_f32>

	//init probe
	myProbe.lin = &lin;
 8001a72:	4b2d      	ldr	r3, [pc, #180]	@ (8001b28 <main+0xf8>)
 8001a74:	4a2d      	ldr	r2, [pc, #180]	@ (8001b2c <main+0xfc>)
 8001a76:	60da      	str	r2, [r3, #12]
	myProbe.rot = &rot;
 8001a78:	4b2b      	ldr	r3, [pc, #172]	@ (8001b28 <main+0xf8>)
 8001a7a:	4a2d      	ldr	r2, [pc, #180]	@ (8001b30 <main+0x100>)
 8001a7c:	611a      	str	r2, [r3, #16]
	myProbe.nema = &nema;
 8001a7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001b28 <main+0xf8>)
 8001a80:	4a2c      	ldr	r2, [pc, #176]	@ (8001b34 <main+0x104>)
 8001a82:	615a      	str	r2, [r3, #20]
	
    myProbe.probePos = HOME; 
 8001a84:	4b28      	ldr	r3, [pc, #160]	@ (8001b28 <main+0xf8>)
 8001a86:	4a2c      	ldr	r2, [pc, #176]	@ (8001b38 <main+0x108>)
 8001a88:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a8a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    myProbe.lin->Channel = 0;
 8001a8e:	4b26      	ldr	r3, [pc, #152]	@ (8001b28 <main+0xf8>)
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	2200      	movs	r2, #0
 8001a94:	721a      	strb	r2, [r3, #8]
    myProbe.lin->currAngle = 0;
 8001a96:	4b24      	ldr	r3, [pc, #144]	@ (8001b28 <main+0xf8>)
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	f04f 0200 	mov.w	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
    myProbe.lin->homeAngle = 0;
 8001aa0:	4b21      	ldr	r3, [pc, #132]	@ (8001b28 <main+0xf8>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	f04f 0200 	mov.w	r2, #0
 8001aa8:	605a      	str	r2, [r3, #4]

    myProbe.rot->Channel = 15;
 8001aaa:	4b1f      	ldr	r3, [pc, #124]	@ (8001b28 <main+0xf8>)
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	220f      	movs	r2, #15
 8001ab0:	721a      	strb	r2, [r3, #8]
    myProbe.rot->currAngle = 0;
 8001ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b28 <main+0xf8>)
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	f04f 0200 	mov.w	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
    myProbe.rot->homeAngle = 0;
 8001abc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b28 <main+0xf8>)
 8001abe:	691b      	ldr	r3, [r3, #16]
 8001ac0:	f04f 0200 	mov.w	r2, #0
 8001ac4:	605a      	str	r2, [r3, #4]

    myProbe.nema->currAngle = HOME.x;
 8001ac6:	eddf 7a1d 	vldr	s15, [pc, #116]	@ 8001b3c <main+0x10c>
 8001aca:	4b17      	ldr	r3, [pc, #92]	@ (8001b28 <main+0xf8>)
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ad2:	edc3 7a01 	vstr	s15, [r3, #4]
    myProbe.nema->homeAngle = HOME.x;
 8001ad6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8001b3c <main+0x10c>
 8001ada:	4b13      	ldr	r3, [pc, #76]	@ (8001b28 <main+0xf8>)
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ae2:	edc3 7a00 	vstr	s15, [r3]
	
	ptr_state = State_Listen;
 8001ae6:	4b16      	ldr	r3, [pc, #88]	@ (8001b40 <main+0x110>)
 8001ae8:	4a16      	ldr	r2, [pc, #88]	@ (8001b44 <main+0x114>)
 8001aea:	601a      	str	r2, [r3, #0]

	__HAL_DMA_ENABLE_IT(&hdma_dcmi, DMA_IT_TC);
 8001aec:	4b16      	ldr	r3, [pc, #88]	@ (8001b48 <main+0x118>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	4b15      	ldr	r3, [pc, #84]	@ (8001b48 <main+0x118>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f042 0210 	orr.w	r2, r2, #16
 8001afa:	601a      	str	r2, [r3, #0]
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001afc:	2039      	movs	r0, #57	@ 0x39
 8001afe:	f001 fd08 	bl	8003512 <HAL_NVIC_EnableIRQ>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001b02:	2100      	movs	r1, #0
 8001b04:	4811      	ldr	r0, [pc, #68]	@ (8001b4c <main+0x11c>)
 8001b06:	f005 ff11 	bl	800792c <HAL_TIM_PWM_Start>
	ov7670_init();
 8001b0a:	f000 f9a5 	bl	8001e58 <ov7670_init>
	ov7_config();
 8001b0e:	f000 f9d5 	bl	8001ebc <ov7_config>

	while(1){

		if (ptr_state != NULL) {
 8001b12:	4b0b      	ldr	r3, [pc, #44]	@ (8001b40 <main+0x110>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d0fb      	beq.n	8001b12 <main+0xe2>
            ptr_state();       // Run the state logic
 8001b1a:	4b09      	ldr	r3, [pc, #36]	@ (8001b40 <main+0x110>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4798      	blx	r3
		if (ptr_state != NULL) {
 8001b20:	e7f7      	b.n	8001b12 <main+0xe2>
 8001b22:	bf00      	nop
 8001b24:	20000548 	.word	0x20000548
 8001b28:	20018cec 	.word	0x20018cec
 8001b2c:	20018d04 	.word	0x20018d04
 8001b30:	20018d10 	.word	0x20018d10
 8001b34:	20018d1c 	.word	0x20018d1c
 8001b38:	0800cfd0 	.word	0x0800cfd0
 8001b3c:	00000009 	.word	0x00000009
 8001b40:	20018ce4 	.word	0x20018ce4
 8001b44:	080018f9 	.word	0x080018f9
 8001b48:	20000320 	.word	0x20000320
 8001b4c:	20000428 	.word	0x20000428

08001b50 <home_Align>:
#include <math.h>

extern const Position HOME;

// Calculates the motor position based on given (x, y) coords
void home_Align(Probe* myProbe){
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
    // 1. retract the motor
    setServoAngle(myProbe->lin, 0);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8001bdc <home_Align+0x8c>
 8001b60:	4618      	mov	r0, r3
 8001b62:	f000 fa99 	bl	8002098 <setServoAngle>
    myProbe->lin->currAngle = 0; 
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	f04f 0200 	mov.w	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
    HAL_Delay(10); 
 8001b70:	200a      	movs	r0, #10
 8001b72:	f001 f941 	bl	8002df8 <HAL_Delay>

    // 2. rotate to home angle
    setServoAngle(myProbe->rot, 0);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8001bdc <home_Align+0x8c>
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 fa8a 	bl	8002098 <setServoAngle>
    myProbe->rot->currAngle = 0; 
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	691b      	ldr	r3, [r3, #16]
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
    HAL_Delay(10); 
 8001b8e:	200a      	movs	r0, #10
 8001b90:	f001 f932 	bl	8002df8 <HAL_Delay>

    // 3. retract to home direction in stepper
    float move_cm = -(myProbe->nema->currAngle - HOME.x); // move right
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b9c:	4b10      	ldr	r3, [pc, #64]	@ (8001be0 <home_Align+0x90>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	ee07 3a90 	vmov	s15, r3
 8001ba4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ba8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bac:	eef1 7a67 	vneg.f32	s15, s15
 8001bb0:	edc7 7a03 	vstr	s15, [r7, #12]
    stp_moveDistance((myProbe->nema), move_cm);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	695b      	ldr	r3, [r3, #20]
 8001bb8:	ed97 0a03 	vldr	s0, [r7, #12]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 fbfd 	bl	80023bc <stp_moveDistance>
    myProbe->nema->currAngle = myProbe->nema->homeAngle;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	695a      	ldr	r2, [r3, #20]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	695b      	ldr	r3, [r3, #20]
 8001bca:	6812      	ldr	r2, [r2, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
    HAL_Delay(10); 
 8001bce:	200a      	movs	r0, #10
 8001bd0:	f001 f912 	bl	8002df8 <HAL_Delay>
}
 8001bd4:	bf00      	nop
 8001bd6:	3710      	adds	r7, #16
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	00000000 	.word	0x00000000
 8001be0:	0800cfd0 	.word	0x0800cfd0

08001be4 <x_align>:

void x_align(Probe* myProbe, Position desiredLoc){
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	4638      	mov	r0, r7
 8001bee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    float move_cm = -(HOME.x - desiredLoc.x);
 8001bf2:	683a      	ldr	r2, [r7, #0]
 8001bf4:	4b11      	ldr	r3, [pc, #68]	@ (8001c3c <x_align+0x58>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	ee07 3a90 	vmov	s15, r3
 8001bfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c02:	edc7 7a05 	vstr	s15, [r7, #20]
    if(move_cm > X_MAX){
 8001c06:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c0a:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8001c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c16:	dd01      	ble.n	8001c1c <x_align+0x38>
        move_cm = X_MAX;
 8001c18:	4b09      	ldr	r3, [pc, #36]	@ (8001c40 <x_align+0x5c>)
 8001c1a:	617b      	str	r3, [r7, #20]
    }
    stp_moveDistance(((myProbe->nema)), move_cm);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	ed97 0a05 	vldr	s0, [r7, #20]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f000 fbc9 	bl	80023bc <stp_moveDistance>
    myProbe->nema->currAngle = move_cm; 
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	695b      	ldr	r3, [r3, #20]
 8001c2e:	697a      	ldr	r2, [r7, #20]
 8001c30:	605a      	str	r2, [r3, #4]
}
 8001c32:	bf00      	nop
 8001c34:	3718      	adds	r7, #24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	0800cfd0 	.word	0x0800cfd0
 8001c40:	41500000 	.word	0x41500000
 8001c44:	00000000 	.word	0x00000000

08001c48 <theta_align>:

void theta_align(Probe* myProbe, Position desiredLoc){
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	4638      	mov	r0, r7
 8001c52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    float theta_rad = atan(desiredLoc.x / H);
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe fc83 	bl	8000564 <__aeabi_i2d>
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	4b21      	ldr	r3, [pc, #132]	@ (8001ce8 <theta_align+0xa0>)
 8001c64:	f7fe fe12 	bl	800088c <__aeabi_ddiv>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	ec43 2b17 	vmov	d7, r2, r3
 8001c70:	eeb0 0a47 	vmov.f32	s0, s14
 8001c74:	eef0 0a67 	vmov.f32	s1, s15
 8001c78:	f00a fd2e 	bl	800c6d8 <atan>
 8001c7c:	ec53 2b10 	vmov	r2, r3, d0
 8001c80:	4610      	mov	r0, r2
 8001c82:	4619      	mov	r1, r3
 8001c84:	f7fe ffb0 	bl	8000be8 <__aeabi_d2f>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	613b      	str	r3, [r7, #16]
    float theta_deg = theta_rad * DEGREE_CONVERSION;
 8001c8c:	6938      	ldr	r0, [r7, #16]
 8001c8e:	f7fe fc7b 	bl	8000588 <__aeabi_f2d>
 8001c92:	a313      	add	r3, pc, #76	@ (adr r3, 8001ce0 <theta_align+0x98>)
 8001c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c98:	f7fe fcce 	bl	8000638 <__aeabi_dmul>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	4610      	mov	r0, r2
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	f7fe ffa0 	bl	8000be8 <__aeabi_d2f>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	617b      	str	r3, [r7, #20]
    if(theta_deg > THETA_MAX){
 8001cac:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cb0:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001cec <theta_align+0xa4>
 8001cb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cbc:	dd01      	ble.n	8001cc2 <theta_align+0x7a>
        theta_deg = THETA_MAX;
 8001cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf0 <theta_align+0xa8>)
 8001cc0:	617b      	str	r3, [r7, #20]
    }
    setServoAngle(myProbe->rot, theta_deg);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	ed97 0a05 	vldr	s0, [r7, #20]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f000 f9e4 	bl	8002098 <setServoAngle>
    myProbe->rot->currAngle = theta_deg;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	691b      	ldr	r3, [r3, #16]
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	601a      	str	r2, [r3, #0]
}
 8001cd8:	bf00      	nop
 8001cda:	3718      	adds	r7, #24
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	1a63c1f8 	.word	0x1a63c1f8
 8001ce4:	404ca5dc 	.word	0x404ca5dc
 8001ce8:	40290000 	.word	0x40290000
 8001cec:	42080000 	.word	0x42080000
 8001cf0:	42080000 	.word	0x42080000
 8001cf4:	00000000 	.word	0x00000000

08001cf8 <R_align>:

void R_align(Probe* myProbe, Position desiredLoc){
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	4638      	mov	r0, r7
 8001d02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    float hypotenuse = hypot(H, desiredLoc.y);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe fc2b 	bl	8000564 <__aeabi_i2d>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	460b      	mov	r3, r1
 8001d12:	ec43 2b11 	vmov	d1, r2, r3
 8001d16:	ed9f 0b1a 	vldr	d0, [pc, #104]	@ 8001d80 <R_align+0x88>
 8001d1a:	f00a fca9 	bl	800c670 <hypot>
 8001d1e:	ec53 2b10 	vmov	r2, r3, d0
 8001d22:	4610      	mov	r0, r2
 8001d24:	4619      	mov	r1, r3
 8001d26:	f7fe ff5f 	bl	8000be8 <__aeabi_d2f>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	617b      	str	r3, [r7, #20]
    float move_cm = hypotenuse - PROBE_LEN;
 8001d2e:	6978      	ldr	r0, [r7, #20]
 8001d30:	f7fe fc2a 	bl	8000588 <__aeabi_f2d>
 8001d34:	a315      	add	r3, pc, #84	@ (adr r3, 8001d8c <R_align+0x94>)
 8001d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d3a:	f7fe fac5 	bl	80002c8 <__aeabi_dsub>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	4610      	mov	r0, r2
 8001d44:	4619      	mov	r1, r3
 8001d46:	f7fe ff4f 	bl	8000be8 <__aeabi_d2f>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	613b      	str	r3, [r7, #16]
    sv_moveDistance(myProbe->lin, move_cm); // automatically updates cur_angle
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	ed97 0a04 	vldr	s0, [r7, #16]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f000 fa06 	bl	8002168 <sv_moveDistance>
    if(move_cm > DR_MAX){
 8001d5c:	6938      	ldr	r0, [r7, #16]
 8001d5e:	f7fe fc13 	bl	8000588 <__aeabi_f2d>
 8001d62:	a30c      	add	r3, pc, #48	@ (adr r3, 8001d94 <R_align+0x9c>)
 8001d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d68:	f7fe fef6 	bl	8000b58 <__aeabi_dcmpgt>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d100      	bne.n	8001d74 <R_align+0x7c>
        move_cm = DR_MAX; 
    }
}
 8001d72:	e001      	b.n	8001d78 <R_align+0x80>
        move_cm = DR_MAX; 
 8001d74:	4b04      	ldr	r3, [pc, #16]	@ (8001d88 <R_align+0x90>)
 8001d76:	613b      	str	r3, [r7, #16]
}
 8001d78:	bf00      	nop
 8001d7a:	3718      	adds	r7, #24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	00000000 	.word	0x00000000
 8001d84:	40290000 	.word	0x40290000
 8001d88:	402ccccd 	.word	0x402ccccd
 8001d8c:	9999999a 	.word	0x9999999a
 8001d90:	40289999 	.word	0x40289999
 8001d94:	9999999a 	.word	0x9999999a
 8001d98:	40059999 	.word	0x40059999

08001d9c <moveProbe_test>:

// assume probe at home
void moveProbe_test(Probe* myProbe, Position desiredLoc){
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	4638      	mov	r0, r7
 8001da6:	e880 000e 	stmia.w	r0, {r1, r2, r3}

    // 1. send home
    home_Align(myProbe);
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f7ff fed0 	bl	8001b50 <home_Align>

    // 2. align stepper, theta, R in order
    x_align(myProbe, desiredLoc);
 8001db0:	463b      	mov	r3, r7
 8001db2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001db4:	68f8      	ldr	r0, [r7, #12]
 8001db6:	f7ff ff15 	bl	8001be4 <x_align>
    HAL_Delay(100); 
 8001dba:	2064      	movs	r0, #100	@ 0x64
 8001dbc:	f001 f81c 	bl	8002df8 <HAL_Delay>
    theta_align(myProbe, desiredLoc);
 8001dc0:	463b      	mov	r3, r7
 8001dc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dc4:	68f8      	ldr	r0, [r7, #12]
 8001dc6:	f7ff ff3f 	bl	8001c48 <theta_align>
    HAL_Delay(100); 
 8001dca:	2064      	movs	r0, #100	@ 0x64
 8001dcc:	f001 f814 	bl	8002df8 <HAL_Delay>
    R_align(myProbe, desiredLoc);
 8001dd0:	463b      	mov	r3, r7
 8001dd2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dd4:	68f8      	ldr	r0, [r7, #12]
 8001dd6:	f7ff ff8f 	bl	8001cf8 <R_align>
    HAL_Delay(100); 
 8001dda:	2064      	movs	r0, #100	@ 0x64
 8001ddc:	f001 f80c 	bl	8002df8 <HAL_Delay>

    // 3. wait
    HAL_Delay(3000); 
 8001de0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001de4:	f001 f808 	bl	8002df8 <HAL_Delay>

    // 4. Align back home
    home_Align(myProbe);
 8001de8:	68f8      	ldr	r0, [r7, #12]
 8001dea:	f7ff feb1 	bl	8001b50 <home_Align>

}
 8001dee:	bf00      	nop
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
	...

08001df8 <init_home>:

void init_home(Probe* myProbe){
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
    myProbe->nema->homeAngle = HOME.x;
 8001e00:	4b14      	ldr	r3, [pc, #80]	@ (8001e54 <init_home+0x5c>)
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	695b      	ldr	r3, [r3, #20]
 8001e08:	ee07 2a90 	vmov	s15, r2
 8001e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e10:	edc3 7a00 	vstr	s15, [r3]
    myProbe->nema->currAngle = myProbe->nema->homeAngle;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	695a      	ldr	r2, [r3, #20]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	695b      	ldr	r3, [r3, #20]
 8001e1c:	6812      	ldr	r2, [r2, #0]
 8001e1e:	605a      	str	r2, [r3, #4]

    myProbe->lin->currAngle = 0; 
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	f04f 0200 	mov.w	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
    myProbe->lin->homeAngle = 0; 
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	f04f 0200 	mov.w	r2, #0
 8001e32:	605a      	str	r2, [r3, #4]
    myProbe->rot->currAngle = 0; 
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	f04f 0200 	mov.w	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
    myProbe->rot->homeAngle = 0; 
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	691b      	ldr	r3, [r3, #16]
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	605a      	str	r2, [r3, #4]

}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	0800cfd0 	.word	0x0800cfd0

08001e58 <ov7670_init>:
  { 0xb3, 0x82 }, //
  { 0x4b, 0x01 },
};


uint8_t ov7670_init(void){
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b09a      	sub	sp, #104	@ 0x68
 8001e5c:	af00      	add	r7, sp, #0
  uint8_t val;
  char msg[100];

  print_msg("init_test\r\n");
 8001e5e:	4814      	ldr	r0, [pc, #80]	@ (8001eb0 <ov7670_init+0x58>)
 8001e60:	f7ff f8f6 	bl	8001050 <print_msg>
  val = ov7670_read(0x0A);
 8001e64:	200a      	movs	r0, #10
 8001e66:	f000 f875 	bl	8001f54 <ov7670_read>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

  if (val != 0x76) {
 8001e70:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001e74:	2b76      	cmp	r3, #118	@ 0x76
 8001e76:	d00c      	beq.n	8001e92 <ov7670_init+0x3a>
    sprintf(msg, "Wrong product id (0x%x)\r\n", val);
 8001e78:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8001e7c:	463b      	mov	r3, r7
 8001e7e:	490d      	ldr	r1, [pc, #52]	@ (8001eb4 <ov7670_init+0x5c>)
 8001e80:	4618      	mov	r0, r3
 8001e82:	f008 fab9 	bl	800a3f8 <siprintf>
    print_msg(msg);
 8001e86:	463b      	mov	r3, r7
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff f8e1 	bl	8001050 <print_msg>
    return 1;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e009      	b.n	8001ea6 <ov7670_init+0x4e>
  }else{
		sprintf(msg, "success\n");
 8001e92:	463b      	mov	r3, r7
 8001e94:	4908      	ldr	r1, [pc, #32]	@ (8001eb8 <ov7670_init+0x60>)
 8001e96:	4618      	mov	r0, r3
 8001e98:	f008 faae 	bl	800a3f8 <siprintf>
    print_msg(msg);
 8001e9c:	463b      	mov	r3, r7
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff f8d6 	bl	8001050 <print_msg>

  // Your code here

  //

  return 0;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3768      	adds	r7, #104	@ 0x68
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	0800cefc 	.word	0x0800cefc
 8001eb4:	0800cf08 	.word	0x0800cf08
 8001eb8:	0800cf24 	.word	0x0800cf24

08001ebc <ov7_config>:
    }

    print_msg("OV7670 Register Read Complete.\n");
}

void ov7_config(){
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08a      	sub	sp, #40	@ 0x28
 8001ec0:	af02      	add	r7, sp, #8
	char msg[20];
	uint8_t data[2];
	for(int i = 0; i < OV7670_REG_NUM; i++){ //for all rows of array, send an address and data frame corresponding to [i][0] and [i][1]
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61fb      	str	r3, [r7, #28]
 8001ec6:	e037      	b.n	8001f38 <ov7_config+0x7c>
		data[0] = OV7670_reg[i][0]; 
 8001ec8:	4a1f      	ldr	r2, [pc, #124]	@ (8001f48 <ov7_config+0x8c>)
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001ed0:	703b      	strb	r3, [r7, #0]
		data[1] = OV7670_reg[i][1];
 8001ed2:	4a1d      	ldr	r2, [pc, #116]	@ (8001f48 <ov7_config+0x8c>)
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	4413      	add	r3, r2
 8001eda:	785b      	ldrb	r3, [r3, #1]
 8001edc:	707b      	strb	r3, [r7, #1]
		HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c2, ADDR_OV7670, data, 2, 10000); //send address frame
 8001ede:	463a      	mov	r2, r7
 8001ee0:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	2142      	movs	r1, #66	@ 0x42
 8001eea:	4818      	ldr	r0, [pc, #96]	@ (8001f4c <ov7_config+0x90>)
 8001eec:	f003 fe52 	bl	8005b94 <HAL_I2C_Master_Transmit>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	76fb      	strb	r3, [r7, #27]
		while(status != HAL_OK) {
 8001ef4:	e017      	b.n	8001f26 <ov7_config+0x6a>
			 sprintf(msg, "Error hi\n");
 8001ef6:	1d3b      	adds	r3, r7, #4
 8001ef8:	4915      	ldr	r1, [pc, #84]	@ (8001f50 <ov7_config+0x94>)
 8001efa:	4618      	mov	r0, r3
 8001efc:	f008 fa7c 	bl	800a3f8 <siprintf>
       print_msg(msg);
 8001f00:	1d3b      	adds	r3, r7, #4
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff f8a4 	bl	8001050 <print_msg>
       HAL_Delay(1000);
 8001f08:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f0c:	f000 ff74 	bl	8002df8 <HAL_Delay>
       status = HAL_I2C_Master_Transmit(&hi2c2, ADDR_OV7670, data, 2, 10000); 
 8001f10:	463a      	mov	r2, r7
 8001f12:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001f16:	9300      	str	r3, [sp, #0]
 8001f18:	2302      	movs	r3, #2
 8001f1a:	2142      	movs	r1, #66	@ 0x42
 8001f1c:	480b      	ldr	r0, [pc, #44]	@ (8001f4c <ov7_config+0x90>)
 8001f1e:	f003 fe39 	bl	8005b94 <HAL_I2C_Master_Transmit>
 8001f22:	4603      	mov	r3, r0
 8001f24:	76fb      	strb	r3, [r7, #27]
		while(status != HAL_OK) {
 8001f26:	7efb      	ldrb	r3, [r7, #27]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d1e4      	bne.n	8001ef6 <ov7_config+0x3a>
    }
		HAL_Delay(10);
 8001f2c:	200a      	movs	r0, #10
 8001f2e:	f000 ff63 	bl	8002df8 <HAL_Delay>
	for(int i = 0; i < OV7670_REG_NUM; i++){ //for all rows of array, send an address and data frame corresponding to [i][0] and [i][1]
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	3301      	adds	r3, #1
 8001f36:	61fb      	str	r3, [r7, #28]
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	2b79      	cmp	r3, #121	@ 0x79
 8001f3c:	ddc4      	ble.n	8001ec8 <ov7_config+0xc>
	}
}
 8001f3e:	bf00      	nop
 8001f40:	bf00      	nop
 8001f42:	3720      	adds	r7, #32
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	0800cfdc 	.word	0x0800cfdc
 8001f4c:	200003d4 	.word	0x200003d4
 8001f50:	0800cf84 	.word	0x0800cf84

08001f54 <ov7670_read>:

uint8_t ov7670_read(uint8_t reg){
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b09e      	sub	sp, #120	@ 0x78
 8001f58:	af02      	add	r7, sp, #8
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
		char msg[100];
    // Transmit register
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c2, ADDR_OV7670, &reg, 1, 10000); 
 8001f5e:	1dfa      	adds	r2, r7, #7
 8001f60:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001f64:	9300      	str	r3, [sp, #0]
 8001f66:	2301      	movs	r3, #1
 8001f68:	2142      	movs	r1, #66	@ 0x42
 8001f6a:	481b      	ldr	r0, [pc, #108]	@ (8001fd8 <ov7670_read+0x84>)
 8001f6c:	f003 fe12 	bl	8005b94 <HAL_I2C_Master_Transmit>
 8001f70:	4603      	mov	r3, r0
 8001f72:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    while(status != HAL_OK) {
 8001f76:	e01a      	b.n	8001fae <ov7670_read+0x5a>
			 sprintf(msg, "Error\n");
 8001f78:	f107 0308 	add.w	r3, r7, #8
 8001f7c:	4917      	ldr	r1, [pc, #92]	@ (8001fdc <ov7670_read+0x88>)
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f008 fa3a 	bl	800a3f8 <siprintf>
       print_msg(msg);
 8001f84:	f107 0308 	add.w	r3, r7, #8
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff f861 	bl	8001050 <print_msg>
       HAL_Delay(1000);
 8001f8e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f92:	f000 ff31 	bl	8002df8 <HAL_Delay>
       status = HAL_I2C_Master_Transmit(&hi2c2, ADDR_OV7670, &reg, 1, 10000); 
 8001f96:	1dfa      	adds	r2, r7, #7
 8001f98:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001f9c:	9300      	str	r3, [sp, #0]
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	2142      	movs	r1, #66	@ 0x42
 8001fa2:	480d      	ldr	r0, [pc, #52]	@ (8001fd8 <ov7670_read+0x84>)
 8001fa4:	f003 fdf6 	bl	8005b94 <HAL_I2C_Master_Transmit>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    while(status != HAL_OK) {
 8001fae:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1e0      	bne.n	8001f78 <ov7670_read+0x24>
    }
    // Read data
    HAL_I2C_Master_Receive(&hi2c2, (reADDR_OV7670), &data, 1, HAL_MAX_DELAY);
 8001fb6:	f107 026e 	add.w	r2, r7, #110	@ 0x6e
 8001fba:	f04f 33ff 	mov.w	r3, #4294967295
 8001fbe:	9300      	str	r3, [sp, #0]
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	2143      	movs	r1, #67	@ 0x43
 8001fc4:	4804      	ldr	r0, [pc, #16]	@ (8001fd8 <ov7670_read+0x84>)
 8001fc6:	f003 fee3 	bl	8005d90 <HAL_I2C_Master_Receive>
    return data;
 8001fca:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3770      	adds	r7, #112	@ 0x70
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	200003d4 	.word	0x200003d4
 8001fdc:	0800cf90 	.word	0x0800cf90

08001fe0 <ov7670_snapshot>:




void ov7670_snapshot(uint16_t *buff){
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b09c      	sub	sp, #112	@ 0x70
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  // Your code here
	char msg[100];
	HAL_StatusTypeDef status = HAL_DCMI_Start_DMA( &hdcmi, DCMI_MODE_SNAPSHOT, (uint32_t)snapshot_buff, BUFFER_SIZE/2); //SUS
 8001fe8:	4a0e      	ldr	r2, [pc, #56]	@ (8002024 <ov7670_snapshot+0x44>)
 8001fea:	f243 03f0 	movw	r3, #12528	@ 0x30f0
 8001fee:	2102      	movs	r1, #2
 8001ff0:	480d      	ldr	r0, [pc, #52]	@ (8002028 <ov7670_snapshot+0x48>)
 8001ff2:	f001 faa9 	bl	8003548 <HAL_DCMI_Start_DMA>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(status != HAL_OK) {
 8001ffc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002000:	2b00      	cmp	r3, #0
 8002002:	d00a      	beq.n	800201a <ov7670_snapshot+0x3a>
			 sprintf(msg, "Error DMA failed\n");
 8002004:	f107 0308 	add.w	r3, r7, #8
 8002008:	4908      	ldr	r1, [pc, #32]	@ (800202c <ov7670_snapshot+0x4c>)
 800200a:	4618      	mov	r0, r3
 800200c:	f008 f9f4 	bl	800a3f8 <siprintf>
       print_msg(msg);
 8002010:	f107 0308 	add.w	r3, r7, #8
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff f81b 	bl	8001050 <print_msg>
    }
}//goes back to main for waiting for interrupt
 800201a:	bf00      	nop
 800201c:	3770      	adds	r7, #112	@ 0x70
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	20000560 	.word	0x20000560
 8002028:	200002d0 	.word	0x200002d0
 800202c:	0800cf98 	.word	0x0800cf98

08002030 <PCA9685_SetPWM>:
  PCA9685_SetPWMFrequency(frequency); // 50 Hz for servo
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, 1);
}

void PCA9685_SetPWM(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b088      	sub	sp, #32
 8002034:	af04      	add	r7, sp, #16
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
 800203a:	460b      	mov	r3, r1
 800203c:	80bb      	strh	r3, [r7, #4]
 800203e:	4613      	mov	r3, r2
 8002040:	807b      	strh	r3, [r7, #2]
  uint8_t registerAddress;
  uint8_t pwm[4];
  registerAddress = PCA9685_LED0_ON_L + (4 * Channel);
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	b2db      	uxtb	r3, r3
 8002048:	3306      	adds	r3, #6
 800204a:	73fb      	strb	r3, [r7, #15]
  // See example 1 in the datasheet page no 18/52
  pwm[0] = OnTime & 0xFF;
 800204c:	88bb      	ldrh	r3, [r7, #4]
 800204e:	b2db      	uxtb	r3, r3
 8002050:	723b      	strb	r3, [r7, #8]
  pwm[1] = OnTime>>8;
 8002052:	88bb      	ldrh	r3, [r7, #4]
 8002054:	0a1b      	lsrs	r3, r3, #8
 8002056:	b29b      	uxth	r3, r3
 8002058:	b2db      	uxtb	r3, r3
 800205a:	727b      	strb	r3, [r7, #9]
  pwm[2] = OffTime & 0xFF;
 800205c:	887b      	ldrh	r3, [r7, #2]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	72bb      	strb	r3, [r7, #10]
  pwm[3] = OffTime>>8;
 8002062:	887b      	ldrh	r3, [r7, #2]
 8002064:	0a1b      	lsrs	r3, r3, #8
 8002066:	b29b      	uxth	r3, r3
 8002068:	b2db      	uxtb	r3, r3
 800206a:	72fb      	strb	r3, [r7, #11]
  HAL_I2C_Mem_Write(&hi2c2, PCA9685_ADDRESS, registerAddress, 1, pwm, 4, 10);
 800206c:	7bfb      	ldrb	r3, [r7, #15]
 800206e:	b29a      	uxth	r2, r3
 8002070:	230a      	movs	r3, #10
 8002072:	9302      	str	r3, [sp, #8]
 8002074:	2304      	movs	r3, #4
 8002076:	9301      	str	r3, [sp, #4]
 8002078:	f107 0308 	add.w	r3, r7, #8
 800207c:	9300      	str	r3, [sp, #0]
 800207e:	2301      	movs	r3, #1
 8002080:	2180      	movs	r1, #128	@ 0x80
 8002082:	4803      	ldr	r0, [pc, #12]	@ (8002090 <PCA9685_SetPWM+0x60>)
 8002084:	f004 f8b6 	bl	80061f4 <HAL_I2C_Mem_Write>
}
 8002088:	bf00      	nop
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	200003d4 	.word	0x200003d4
 8002094:	00000000 	.word	0x00000000

08002098 <setServoAngle>:
  Value = (205.0 + (Angle / 180.0) * (410.0 - 205.0));
  PCA9685_SetPWM(Channel, 0, (uint16_t)Value);
}

void setServoAngle(Servo* sv, float Angle)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	ed87 0a00 	vstr	s0, [r7]
  // this one is for the position
  float Value;
    if (Angle < 0) Angle = 0;
 80020a4:	edd7 7a00 	vldr	s15, [r7]
 80020a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b0:	d502      	bpl.n	80020b8 <setServoAngle+0x20>
 80020b2:	f04f 0300 	mov.w	r3, #0
 80020b6:	603b      	str	r3, [r7, #0]
    if (Angle > 180) Angle = 180;
 80020b8:	edd7 7a00 	vldr	s15, [r7]
 80020bc:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002158 <setServoAngle+0xc0>
 80020c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c8:	dd01      	ble.n	80020ce <setServoAngle+0x36>
 80020ca:	4b24      	ldr	r3, [pc, #144]	@ (800215c <setServoAngle+0xc4>)
 80020cc:	603b      	str	r3, [r7, #0]

    float Rev_Angle = 180 - Angle; //in order to make positive values forward and negative values backwards ;)
 80020ce:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002158 <setServoAngle+0xc0>
 80020d2:	edd7 7a00 	vldr	s15, [r7]
 80020d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020da:	edc7 7a03 	vstr	s15, [r7, #12]

  Value = (Rev_Angle * (511.9 - 102.4) / 180.0) + 102.4;
 80020de:	68f8      	ldr	r0, [r7, #12]
 80020e0:	f7fe fa52 	bl	8000588 <__aeabi_f2d>
 80020e4:	a318      	add	r3, pc, #96	@ (adr r3, 8002148 <setServoAngle+0xb0>)
 80020e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ea:	f7fe faa5 	bl	8000638 <__aeabi_dmul>
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	4610      	mov	r0, r2
 80020f4:	4619      	mov	r1, r3
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	4b19      	ldr	r3, [pc, #100]	@ (8002160 <setServoAngle+0xc8>)
 80020fc:	f7fe fbc6 	bl	800088c <__aeabi_ddiv>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4610      	mov	r0, r2
 8002106:	4619      	mov	r1, r3
 8002108:	a311      	add	r3, pc, #68	@ (adr r3, 8002150 <setServoAngle+0xb8>)
 800210a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800210e:	f7fe f8dd 	bl	80002cc <__adddf3>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	4610      	mov	r0, r2
 8002118:	4619      	mov	r1, r3
 800211a:	f7fe fd65 	bl	8000be8 <__aeabi_d2f>
 800211e:	4603      	mov	r3, r0
 8002120:	60bb      	str	r3, [r7, #8]
  PCA9685_SetPWM(sv->Channel, 0, (uint16_t)Value);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	7a1b      	ldrb	r3, [r3, #8]
 8002126:	edd7 7a02 	vldr	s15, [r7, #8]
 800212a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800212e:	ee17 2a90 	vmov	r2, s15
 8002132:	b292      	uxth	r2, r2
 8002134:	2100      	movs	r1, #0
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff ff7a 	bl	8002030 <PCA9685_SetPWM>
}
 800213c:	bf00      	nop
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	f3af 8000 	nop.w
 8002148:	00000000 	.word	0x00000000
 800214c:	40799800 	.word	0x40799800
 8002150:	9999999a 	.word	0x9999999a
 8002154:	40599999 	.word	0x40599999
 8002158:	43340000 	.word	0x43340000
 800215c:	43340000 	.word	0x43340000
 8002160:	40668000 	.word	0x40668000
 8002164:	00000000 	.word	0x00000000

08002168 <sv_moveDistance>:
  sv->homeAngle = homeAngle;
  setServoAngle(sv, homeAngle);
}

//pass in the current Angle of the servo, and modify that value by its angle equivalent of the distance 
void sv_moveDistance(Servo* sv, float distance_cm) {
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	ed87 0a00 	vstr	s0, [r7]

  //theoretically we have around 2.8cm per 180 deg
  //experimentally we have around 2.52cm per 180 deg. 

    float delta_angle = distance_cm / 0.01544; // (0.014)
 8002174:	6838      	ldr	r0, [r7, #0]
 8002176:	f7fe fa07 	bl	8000588 <__aeabi_f2d>
 800217a:	a323      	add	r3, pc, #140	@ (adr r3, 8002208 <sv_moveDistance+0xa0>)
 800217c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002180:	f7fe fb84 	bl	800088c <__aeabi_ddiv>
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	4610      	mov	r0, r2
 800218a:	4619      	mov	r1, r3
 800218c:	f7fe fd2c 	bl	8000be8 <__aeabi_d2f>
 8002190:	4603      	mov	r3, r0
 8002192:	60fb      	str	r3, [r7, #12]


    
    if(delta_angle + sv->currAngle > 0 && delta_angle + sv->currAngle <= 180){
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	ed93 7a00 	vldr	s14, [r3]
 800219a:	edd7 7a03 	vldr	s15, [r7, #12]
 800219e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021aa:	dd18      	ble.n	80021de <sv_moveDistance+0x76>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	ed93 7a00 	vldr	s14, [r3]
 80021b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80021b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021ba:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002200 <sv_moveDistance+0x98>
 80021be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021c6:	d80a      	bhi.n	80021de <sv_moveDistance+0x76>
      sv->currAngle += delta_angle;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	ed93 7a00 	vldr	s14, [r3]
 80021ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80021d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	edc3 7a00 	vstr	s15, [r3]
 80021dc:	e003      	b.n	80021e6 <sv_moveDistance+0x7e>
    }else{
      //print_msg("Angle change request exceeded bounds");
      HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80021de:	2101      	movs	r1, #1
 80021e0:	4808      	ldr	r0, [pc, #32]	@ (8002204 <sv_moveDistance+0x9c>)
 80021e2:	f003 fb54 	bl	800588e <HAL_GPIO_TogglePin>

    }

    setServoAngle(sv, sv->currAngle);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	edd3 7a00 	vldr	s15, [r3]
 80021ec:	eeb0 0a67 	vmov.f32	s0, s15
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f7ff ff51 	bl	8002098 <setServoAngle>
  
}
 80021f6:	bf00      	nop
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	43340000 	.word	0x43340000
 8002204:	40020400 	.word	0x40020400
 8002208:	b866e43b 	.word	0xb866e43b
 800220c:	3f8f9f01 	.word	0x3f8f9f01

08002210 <stp_Step>:

#include "steppermotors.h"
#include "stdlib.h"


void stp_Step(Stepper* motor, int step) {
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
   switch(step % 4) {
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	425a      	negs	r2, r3
 800221e:	f003 0303 	and.w	r3, r3, #3
 8002222:	f002 0203 	and.w	r2, r2, #3
 8002226:	bf58      	it	pl
 8002228:	4253      	negpl	r3, r2
 800222a:	2b03      	cmp	r3, #3
 800222c:	d85e      	bhi.n	80022ec <stp_Step+0xdc>
 800222e:	a201      	add	r2, pc, #4	@ (adr r2, 8002234 <stp_Step+0x24>)
 8002230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002234:	08002245 	.word	0x08002245
 8002238:	0800226f 	.word	0x0800226f
 800223c:	08002299 	.word	0x08002299
 8002240:	080022c3 	.word	0x080022c3
       case 0:
           HAL_GPIO_WritePin(MOTOR_PORT, IN1, GPIO_PIN_SET);
 8002244:	2201      	movs	r2, #1
 8002246:	2108      	movs	r1, #8
 8002248:	482a      	ldr	r0, [pc, #168]	@ (80022f4 <stp_Step+0xe4>)
 800224a:	f003 fb07 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN2, GPIO_PIN_RESET);
 800224e:	2200      	movs	r2, #0
 8002250:	2120      	movs	r1, #32
 8002252:	4828      	ldr	r0, [pc, #160]	@ (80022f4 <stp_Step+0xe4>)
 8002254:	f003 fb02 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN3, GPIO_PIN_SET);
 8002258:	2201      	movs	r2, #1
 800225a:	2140      	movs	r1, #64	@ 0x40
 800225c:	4825      	ldr	r0, [pc, #148]	@ (80022f4 <stp_Step+0xe4>)
 800225e:	f003 fafd 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN4, GPIO_PIN_RESET);
 8002262:	2200      	movs	r2, #0
 8002264:	2180      	movs	r1, #128	@ 0x80
 8002266:	4823      	ldr	r0, [pc, #140]	@ (80022f4 <stp_Step+0xe4>)
 8002268:	f003 faf8 	bl	800585c <HAL_GPIO_WritePin>
           break;
 800226c:	e03e      	b.n	80022ec <stp_Step+0xdc>
       case 1:
           HAL_GPIO_WritePin(MOTOR_PORT, IN1, GPIO_PIN_RESET);
 800226e:	2200      	movs	r2, #0
 8002270:	2108      	movs	r1, #8
 8002272:	4820      	ldr	r0, [pc, #128]	@ (80022f4 <stp_Step+0xe4>)
 8002274:	f003 faf2 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN2, GPIO_PIN_SET);
 8002278:	2201      	movs	r2, #1
 800227a:	2120      	movs	r1, #32
 800227c:	481d      	ldr	r0, [pc, #116]	@ (80022f4 <stp_Step+0xe4>)
 800227e:	f003 faed 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN3, GPIO_PIN_SET);
 8002282:	2201      	movs	r2, #1
 8002284:	2140      	movs	r1, #64	@ 0x40
 8002286:	481b      	ldr	r0, [pc, #108]	@ (80022f4 <stp_Step+0xe4>)
 8002288:	f003 fae8 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN4, GPIO_PIN_RESET);
 800228c:	2200      	movs	r2, #0
 800228e:	2180      	movs	r1, #128	@ 0x80
 8002290:	4818      	ldr	r0, [pc, #96]	@ (80022f4 <stp_Step+0xe4>)
 8002292:	f003 fae3 	bl	800585c <HAL_GPIO_WritePin>
           break;
 8002296:	e029      	b.n	80022ec <stp_Step+0xdc>
       case 2:
           HAL_GPIO_WritePin(MOTOR_PORT, IN1, GPIO_PIN_RESET);
 8002298:	2200      	movs	r2, #0
 800229a:	2108      	movs	r1, #8
 800229c:	4815      	ldr	r0, [pc, #84]	@ (80022f4 <stp_Step+0xe4>)
 800229e:	f003 fadd 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN2, GPIO_PIN_SET);
 80022a2:	2201      	movs	r2, #1
 80022a4:	2120      	movs	r1, #32
 80022a6:	4813      	ldr	r0, [pc, #76]	@ (80022f4 <stp_Step+0xe4>)
 80022a8:	f003 fad8 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN3, GPIO_PIN_RESET);
 80022ac:	2200      	movs	r2, #0
 80022ae:	2140      	movs	r1, #64	@ 0x40
 80022b0:	4810      	ldr	r0, [pc, #64]	@ (80022f4 <stp_Step+0xe4>)
 80022b2:	f003 fad3 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN4, GPIO_PIN_SET);
 80022b6:	2201      	movs	r2, #1
 80022b8:	2180      	movs	r1, #128	@ 0x80
 80022ba:	480e      	ldr	r0, [pc, #56]	@ (80022f4 <stp_Step+0xe4>)
 80022bc:	f003 face 	bl	800585c <HAL_GPIO_WritePin>
           break;
 80022c0:	e014      	b.n	80022ec <stp_Step+0xdc>
       case 3:
           HAL_GPIO_WritePin(MOTOR_PORT, IN1, GPIO_PIN_SET);
 80022c2:	2201      	movs	r2, #1
 80022c4:	2108      	movs	r1, #8
 80022c6:	480b      	ldr	r0, [pc, #44]	@ (80022f4 <stp_Step+0xe4>)
 80022c8:	f003 fac8 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN2, GPIO_PIN_RESET);
 80022cc:	2200      	movs	r2, #0
 80022ce:	2120      	movs	r1, #32
 80022d0:	4808      	ldr	r0, [pc, #32]	@ (80022f4 <stp_Step+0xe4>)
 80022d2:	f003 fac3 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN3, GPIO_PIN_RESET);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2140      	movs	r1, #64	@ 0x40
 80022da:	4806      	ldr	r0, [pc, #24]	@ (80022f4 <stp_Step+0xe4>)
 80022dc:	f003 fabe 	bl	800585c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(MOTOR_PORT, IN4, GPIO_PIN_SET);
 80022e0:	2201      	movs	r2, #1
 80022e2:	2180      	movs	r1, #128	@ 0x80
 80022e4:	4803      	ldr	r0, [pc, #12]	@ (80022f4 <stp_Step+0xe4>)
 80022e6:	f003 fab9 	bl	800585c <HAL_GPIO_WritePin>
           break;
 80022ea:	bf00      	nop
   }
}
 80022ec:	bf00      	nop
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40020000 	.word	0x40020000

080022f8 <stp_Stop>:
   nema->homeAngle = 0;
   nema->currAngle = 0;
}


void stp_Stop(Stepper* motor) {
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(MOTOR_PORT, IN1, GPIO_PIN_RESET);
 8002300:	2200      	movs	r2, #0
 8002302:	2108      	movs	r1, #8
 8002304:	480a      	ldr	r0, [pc, #40]	@ (8002330 <stp_Stop+0x38>)
 8002306:	f003 faa9 	bl	800585c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(MOTOR_PORT, IN2, GPIO_PIN_RESET);
 800230a:	2200      	movs	r2, #0
 800230c:	2120      	movs	r1, #32
 800230e:	4808      	ldr	r0, [pc, #32]	@ (8002330 <stp_Stop+0x38>)
 8002310:	f003 faa4 	bl	800585c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(MOTOR_PORT, IN3, GPIO_PIN_RESET);
 8002314:	2200      	movs	r2, #0
 8002316:	2140      	movs	r1, #64	@ 0x40
 8002318:	4805      	ldr	r0, [pc, #20]	@ (8002330 <stp_Stop+0x38>)
 800231a:	f003 fa9f 	bl	800585c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(MOTOR_PORT, IN4, GPIO_PIN_RESET);
 800231e:	2200      	movs	r2, #0
 8002320:	2180      	movs	r1, #128	@ 0x80
 8002322:	4803      	ldr	r0, [pc, #12]	@ (8002330 <stp_Stop+0x38>)
 8002324:	f003 fa9a 	bl	800585c <HAL_GPIO_WritePin>

}
 8002328:	bf00      	nop
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40020000 	.word	0x40020000

08002334 <stp_Move>:

void stp_Move(Stepper* motor, int steps, int delay) {
 8002334:	b580      	push	{r7, lr}
 8002336:	b088      	sub	sp, #32
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	607a      	str	r2, [r7, #4]
   int direction = (steps > 0) ? 1 : -1; // Determine direction
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	2b00      	cmp	r3, #0
 8002344:	dd01      	ble.n	800234a <stp_Move+0x16>
 8002346:	2301      	movs	r3, #1
 8002348:	e001      	b.n	800234e <stp_Move+0x1a>
 800234a:	f04f 33ff 	mov.w	r3, #4294967295
 800234e:	61bb      	str	r3, [r7, #24]
   int stepCount = abs(steps);  // Get absolute step count
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	2b00      	cmp	r3, #0
 8002354:	bfb8      	it	lt
 8002356:	425b      	neglt	r3, r3
 8002358:	617b      	str	r3, [r7, #20]

   for (int i = 0; i < stepCount; i++) {
 800235a:	2300      	movs	r3, #0
 800235c:	61fb      	str	r3, [r7, #28]
 800235e:	e021      	b.n	80023a4 <stp_Move+0x70>
       int stepIndex = (direction > 0) ? (i % 4) : (3 - (i % 4));
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	2b00      	cmp	r3, #0
 8002364:	dd08      	ble.n	8002378 <stp_Move+0x44>
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	425a      	negs	r2, r3
 800236a:	f003 0303 	and.w	r3, r3, #3
 800236e:	f002 0203 	and.w	r2, r2, #3
 8002372:	bf58      	it	pl
 8002374:	4253      	negpl	r3, r2
 8002376:	e009      	b.n	800238c <stp_Move+0x58>
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	425a      	negs	r2, r3
 800237c:	f003 0303 	and.w	r3, r3, #3
 8002380:	f002 0203 	and.w	r2, r2, #3
 8002384:	bf58      	it	pl
 8002386:	4253      	negpl	r3, r2
 8002388:	f1c3 0303 	rsb	r3, r3, #3
 800238c:	613b      	str	r3, [r7, #16]
       stp_Step(motor, stepIndex);
 800238e:	6939      	ldr	r1, [r7, #16]
 8002390:	68f8      	ldr	r0, [r7, #12]
 8002392:	f7ff ff3d 	bl	8002210 <stp_Step>
       HAL_Delay(delay); // Speed control
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4618      	mov	r0, r3
 800239a:	f000 fd2d 	bl	8002df8 <HAL_Delay>
   for (int i = 0; i < stepCount; i++) {
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	3301      	adds	r3, #1
 80023a2:	61fb      	str	r3, [r7, #28]
 80023a4:	69fa      	ldr	r2, [r7, #28]
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	dbd9      	blt.n	8002360 <stp_Move+0x2c>
   }
   stp_Stop(motor);
 80023ac:	68f8      	ldr	r0, [r7, #12]
 80023ae:	f7ff ffa3 	bl	80022f8 <stp_Stop>
}
 80023b2:	bf00      	nop
 80023b4:	3720      	adds	r7, #32
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <stp_moveDistance>:

void stp_moveDistance(Stepper* motor, float distance_cm){
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	ed87 0a00 	vstr	s0, [r7]

   int convertedSteps = distance_cm * NEMA_DISTANCE_TO_STEPS;
 80023c8:	edd7 7a00 	vldr	s15, [r7]
 80023cc:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80023fc <stp_moveDistance+0x40>
 80023d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023d8:	ee17 3a90 	vmov	r3, s15
 80023dc:	60fb      	str	r3, [r7, #12]
   stp_Move(motor, convertedSteps, 5);
 80023de:	2205      	movs	r2, #5
 80023e0:	68f9      	ldr	r1, [r7, #12]
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f7ff ffa6 	bl	8002334 <stp_Move>
   HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80023e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023ec:	4804      	ldr	r0, [pc, #16]	@ (8002400 <stp_moveDistance+0x44>)
 80023ee:	f003 fa4e 	bl	800588e <HAL_GPIO_TogglePin>

}
 80023f2:	bf00      	nop
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	42440000 	.word	0x42440000
 8002400:	40020400 	.word	0x40020400

08002404 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	607b      	str	r3, [r7, #4]
 800240e:	4b10      	ldr	r3, [pc, #64]	@ (8002450 <HAL_MspInit+0x4c>)
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	4a0f      	ldr	r2, [pc, #60]	@ (8002450 <HAL_MspInit+0x4c>)
 8002414:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002418:	6453      	str	r3, [r2, #68]	@ 0x44
 800241a:	4b0d      	ldr	r3, [pc, #52]	@ (8002450 <HAL_MspInit+0x4c>)
 800241c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002422:	607b      	str	r3, [r7, #4]
 8002424:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	603b      	str	r3, [r7, #0]
 800242a:	4b09      	ldr	r3, [pc, #36]	@ (8002450 <HAL_MspInit+0x4c>)
 800242c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242e:	4a08      	ldr	r2, [pc, #32]	@ (8002450 <HAL_MspInit+0x4c>)
 8002430:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002434:	6413      	str	r3, [r2, #64]	@ 0x40
 8002436:	4b06      	ldr	r3, [pc, #24]	@ (8002450 <HAL_MspInit+0x4c>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800243e:	603b      	str	r3, [r7, #0]
 8002440:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40023800 	.word	0x40023800

08002454 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b08a      	sub	sp, #40	@ 0x28
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800245c:	f107 0314 	add.w	r3, r7, #20
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	609a      	str	r2, [r3, #8]
 8002468:	60da      	str	r2, [r3, #12]
 800246a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a2f      	ldr	r2, [pc, #188]	@ (8002530 <HAL_ADC_MspInit+0xdc>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d158      	bne.n	8002528 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	613b      	str	r3, [r7, #16]
 800247a:	4b2e      	ldr	r3, [pc, #184]	@ (8002534 <HAL_ADC_MspInit+0xe0>)
 800247c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247e:	4a2d      	ldr	r2, [pc, #180]	@ (8002534 <HAL_ADC_MspInit+0xe0>)
 8002480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002484:	6453      	str	r3, [r2, #68]	@ 0x44
 8002486:	4b2b      	ldr	r3, [pc, #172]	@ (8002534 <HAL_ADC_MspInit+0xe0>)
 8002488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800248a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800248e:	613b      	str	r3, [r7, #16]
 8002490:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	4b27      	ldr	r3, [pc, #156]	@ (8002534 <HAL_ADC_MspInit+0xe0>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249a:	4a26      	ldr	r2, [pc, #152]	@ (8002534 <HAL_ADC_MspInit+0xe0>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024a2:	4b24      	ldr	r3, [pc, #144]	@ (8002534 <HAL_ADC_MspInit+0xe0>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024ae:	2301      	movs	r3, #1
 80024b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024b2:	2303      	movs	r3, #3
 80024b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b6:	2300      	movs	r3, #0
 80024b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ba:	f107 0314 	add.w	r3, r7, #20
 80024be:	4619      	mov	r1, r3
 80024c0:	481d      	ldr	r0, [pc, #116]	@ (8002538 <HAL_ADC_MspInit+0xe4>)
 80024c2:	f003 f837 	bl	8005534 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80024c6:	4b1d      	ldr	r3, [pc, #116]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 80024c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002540 <HAL_ADC_MspInit+0xec>)
 80024ca:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80024cc:	4b1b      	ldr	r3, [pc, #108]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024d2:	4b1a      	ldr	r3, [pc, #104]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80024d8:	4b18      	ldr	r3, [pc, #96]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 80024da:	2200      	movs	r2, #0
 80024dc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80024de:	4b17      	ldr	r3, [pc, #92]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 80024e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024e4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80024e6:	4b15      	ldr	r3, [pc, #84]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 80024e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80024ec:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80024ee:	4b13      	ldr	r3, [pc, #76]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 80024f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024f4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80024f6:	4b11      	ldr	r3, [pc, #68]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 80024f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024fc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80024fe:	4b0f      	ldr	r3, [pc, #60]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 8002500:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002504:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002506:	4b0d      	ldr	r3, [pc, #52]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 8002508:	2200      	movs	r2, #0
 800250a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800250c:	480b      	ldr	r0, [pc, #44]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 800250e:	f001 fa87 	bl	8003a20 <HAL_DMA_Init>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002518:	f7ff f96a 	bl	80017f0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4a07      	ldr	r2, [pc, #28]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 8002520:	639a      	str	r2, [r3, #56]	@ 0x38
 8002522:	4a06      	ldr	r2, [pc, #24]	@ (800253c <HAL_ADC_MspInit+0xe8>)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002528:	bf00      	nop
 800252a:	3728      	adds	r7, #40	@ 0x28
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40012000 	.word	0x40012000
 8002534:	40023800 	.word	0x40023800
 8002538:	40020000 	.word	0x40020000
 800253c:	20000270 	.word	0x20000270
 8002540:	40026410 	.word	0x40026410

08002544 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b08e      	sub	sp, #56	@ 0x38
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800254c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002550:	2200      	movs	r2, #0
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	605a      	str	r2, [r3, #4]
 8002556:	609a      	str	r2, [r3, #8]
 8002558:	60da      	str	r2, [r3, #12]
 800255a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a78      	ldr	r2, [pc, #480]	@ (8002744 <HAL_DCMI_MspInit+0x200>)
 8002562:	4293      	cmp	r3, r2
 8002564:	f040 80e9 	bne.w	800273a <HAL_DCMI_MspInit+0x1f6>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8002568:	2300      	movs	r3, #0
 800256a:	623b      	str	r3, [r7, #32]
 800256c:	4b76      	ldr	r3, [pc, #472]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 800256e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002570:	4a75      	ldr	r2, [pc, #468]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 8002572:	f043 0301 	orr.w	r3, r3, #1
 8002576:	6353      	str	r3, [r2, #52]	@ 0x34
 8002578:	4b73      	ldr	r3, [pc, #460]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 800257a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	623b      	str	r3, [r7, #32]
 8002582:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002584:	2300      	movs	r3, #0
 8002586:	61fb      	str	r3, [r7, #28]
 8002588:	4b6f      	ldr	r3, [pc, #444]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 800258a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258c:	4a6e      	ldr	r2, [pc, #440]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 800258e:	f043 0310 	orr.w	r3, r3, #16
 8002592:	6313      	str	r3, [r2, #48]	@ 0x30
 8002594:	4b6c      	ldr	r3, [pc, #432]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 8002596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002598:	f003 0310 	and.w	r3, r3, #16
 800259c:	61fb      	str	r3, [r7, #28]
 800259e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a0:	2300      	movs	r3, #0
 80025a2:	61bb      	str	r3, [r7, #24]
 80025a4:	4b68      	ldr	r3, [pc, #416]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 80025a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a8:	4a67      	ldr	r2, [pc, #412]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 80025aa:	f043 0301 	orr.w	r3, r3, #1
 80025ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80025b0:	4b65      	ldr	r3, [pc, #404]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 80025b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	61bb      	str	r3, [r7, #24]
 80025ba:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	4b61      	ldr	r3, [pc, #388]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 80025c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c4:	4a60      	ldr	r2, [pc, #384]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 80025c6:	f043 0304 	orr.w	r3, r3, #4
 80025ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80025cc:	4b5e      	ldr	r3, [pc, #376]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	f003 0304 	and.w	r3, r3, #4
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025d8:	2300      	movs	r3, #0
 80025da:	613b      	str	r3, [r7, #16]
 80025dc:	4b5a      	ldr	r3, [pc, #360]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 80025de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e0:	4a59      	ldr	r2, [pc, #356]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 80025e2:	f043 0308 	orr.w	r3, r3, #8
 80025e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e8:	4b57      	ldr	r3, [pc, #348]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 80025ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ec:	f003 0308 	and.w	r3, r3, #8
 80025f0:	613b      	str	r3, [r7, #16]
 80025f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80025f4:	2300      	movs	r3, #0
 80025f6:	60fb      	str	r3, [r7, #12]
 80025f8:	4b53      	ldr	r3, [pc, #332]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 80025fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fc:	4a52      	ldr	r2, [pc, #328]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 80025fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002602:	6313      	str	r3, [r2, #48]	@ 0x30
 8002604:	4b50      	ldr	r3, [pc, #320]	@ (8002748 <HAL_DCMI_MspInit+0x204>)
 8002606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800260c:	60fb      	str	r3, [r7, #12]
 800260e:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> DCMI_D2
    PC9     ------> DCMI_D3
    PD3     ------> DCMI_D5
    PG9     ------> DCMI_VSYNC
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002610:	2370      	movs	r3, #112	@ 0x70
 8002612:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002614:	2302      	movs	r3, #2
 8002616:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002618:	2300      	movs	r3, #0
 800261a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800261c:	2300      	movs	r3, #0
 800261e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002620:	230d      	movs	r3, #13
 8002622:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002624:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002628:	4619      	mov	r1, r3
 800262a:	4848      	ldr	r0, [pc, #288]	@ (800274c <HAL_DCMI_MspInit+0x208>)
 800262c:	f002 ff82 	bl	8005534 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002630:	2350      	movs	r3, #80	@ 0x50
 8002632:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002634:	2302      	movs	r3, #2
 8002636:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002638:	2300      	movs	r3, #0
 800263a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263c:	2300      	movs	r3, #0
 800263e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002640:	230d      	movs	r3, #13
 8002642:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002644:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002648:	4619      	mov	r1, r3
 800264a:	4841      	ldr	r0, [pc, #260]	@ (8002750 <HAL_DCMI_MspInit+0x20c>)
 800264c:	f002 ff72 	bl	8005534 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002650:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002654:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002656:	2302      	movs	r3, #2
 8002658:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265e:	2300      	movs	r3, #0
 8002660:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002662:	230d      	movs	r3, #13
 8002664:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002666:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800266a:	4619      	mov	r1, r3
 800266c:	4839      	ldr	r0, [pc, #228]	@ (8002754 <HAL_DCMI_MspInit+0x210>)
 800266e:	f002 ff61 	bl	8005534 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002672:	2308      	movs	r3, #8
 8002674:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800267e:	2300      	movs	r3, #0
 8002680:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002682:	230d      	movs	r3, #13
 8002684:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002686:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800268a:	4619      	mov	r1, r3
 800268c:	4832      	ldr	r0, [pc, #200]	@ (8002758 <HAL_DCMI_MspInit+0x214>)
 800268e:	f002 ff51 	bl	8005534 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002692:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002696:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002698:	2302      	movs	r3, #2
 800269a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269c:	2300      	movs	r3, #0
 800269e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a0:	2300      	movs	r3, #0
 80026a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80026a4:	230d      	movs	r3, #13
 80026a6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026ac:	4619      	mov	r1, r3
 80026ae:	482b      	ldr	r0, [pc, #172]	@ (800275c <HAL_DCMI_MspInit+0x218>)
 80026b0:	f002 ff40 	bl	8005534 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 80026b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 80026b6:	4a2b      	ldr	r2, [pc, #172]	@ (8002764 <HAL_DCMI_MspInit+0x220>)
 80026b8:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 80026ba:	4b29      	ldr	r3, [pc, #164]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 80026bc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026c0:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026c2:	4b27      	ldr	r3, [pc, #156]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 80026c8:	4b25      	ldr	r3, [pc, #148]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 80026ce:	4b24      	ldr	r3, [pc, #144]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 80026d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026d4:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026d6:	4b22      	ldr	r3, [pc, #136]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 80026d8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026dc:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80026de:	4b20      	ldr	r3, [pc, #128]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 80026e0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80026e4:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 80026e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 80026e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026ec:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_HIGH;
 80026ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 80026f0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80026f4:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80026f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 80026f8:	2204      	movs	r2, #4
 80026fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80026fc:	4b18      	ldr	r3, [pc, #96]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 80026fe:	2203      	movs	r2, #3
 8002700:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_dcmi.Init.MemBurst = DMA_MBURST_SINGLE;
 8002702:	4b17      	ldr	r3, [pc, #92]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 8002704:	2200      	movs	r2, #0
 8002706:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002708:	4b15      	ldr	r3, [pc, #84]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 800270a:	2200      	movs	r2, #0
 800270c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 800270e:	4814      	ldr	r0, [pc, #80]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 8002710:	f001 f986 	bl	8003a20 <HAL_DMA_Init>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <HAL_DCMI_MspInit+0x1da>
    {
      Error_Handler();
 800271a:	f7ff f869 	bl	80017f0 <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a0f      	ldr	r2, [pc, #60]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 8002722:	649a      	str	r2, [r3, #72]	@ 0x48
 8002724:	4a0e      	ldr	r2, [pc, #56]	@ (8002760 <HAL_DCMI_MspInit+0x21c>)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 800272a:	2200      	movs	r2, #0
 800272c:	2100      	movs	r1, #0
 800272e:	204e      	movs	r0, #78	@ 0x4e
 8002730:	f000 fed3 	bl	80034da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8002734:	204e      	movs	r0, #78	@ 0x4e
 8002736:	f000 feec 	bl	8003512 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DCMI_MspInit 1 */

  }

}
 800273a:	bf00      	nop
 800273c:	3738      	adds	r7, #56	@ 0x38
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	50050000 	.word	0x50050000
 8002748:	40023800 	.word	0x40023800
 800274c:	40021000 	.word	0x40021000
 8002750:	40020000 	.word	0x40020000
 8002754:	40020800 	.word	0x40020800
 8002758:	40020c00 	.word	0x40020c00
 800275c:	40021800 	.word	0x40021800
 8002760:	20000320 	.word	0x20000320
 8002764:	40026428 	.word	0x40026428

08002768 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b08c      	sub	sp, #48	@ 0x30
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002770:	f107 031c 	add.w	r3, r7, #28
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	605a      	str	r2, [r3, #4]
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	60da      	str	r2, [r3, #12]
 800277e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a32      	ldr	r2, [pc, #200]	@ (8002850 <HAL_I2C_MspInit+0xe8>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d12d      	bne.n	80027e6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	61bb      	str	r3, [r7, #24]
 800278e:	4b31      	ldr	r3, [pc, #196]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	4a30      	ldr	r2, [pc, #192]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 8002794:	f043 0302 	orr.w	r3, r3, #2
 8002798:	6313      	str	r3, [r2, #48]	@ 0x30
 800279a:	4b2e      	ldr	r3, [pc, #184]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	61bb      	str	r3, [r7, #24]
 80027a4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80027a6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80027aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027ac:	2312      	movs	r3, #18
 80027ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027b0:	2301      	movs	r3, #1
 80027b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027b4:	2303      	movs	r3, #3
 80027b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027b8:	2304      	movs	r3, #4
 80027ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027bc:	f107 031c 	add.w	r3, r7, #28
 80027c0:	4619      	mov	r1, r3
 80027c2:	4825      	ldr	r0, [pc, #148]	@ (8002858 <HAL_I2C_MspInit+0xf0>)
 80027c4:	f002 feb6 	bl	8005534 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027c8:	2300      	movs	r3, #0
 80027ca:	617b      	str	r3, [r7, #20]
 80027cc:	4b21      	ldr	r3, [pc, #132]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 80027ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d0:	4a20      	ldr	r2, [pc, #128]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 80027d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80027d8:	4b1e      	ldr	r3, [pc, #120]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 80027da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027e0:	617b      	str	r3, [r7, #20]
 80027e2:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80027e4:	e030      	b.n	8002848 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a1c      	ldr	r2, [pc, #112]	@ (800285c <HAL_I2C_MspInit+0xf4>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d12b      	bne.n	8002848 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80027f0:	2300      	movs	r3, #0
 80027f2:	613b      	str	r3, [r7, #16]
 80027f4:	4b17      	ldr	r3, [pc, #92]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 80027f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f8:	4a16      	ldr	r2, [pc, #88]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 80027fa:	f043 0320 	orr.w	r3, r3, #32
 80027fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002800:	4b14      	ldr	r3, [pc, #80]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 8002802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002804:	f003 0320 	and.w	r3, r3, #32
 8002808:	613b      	str	r3, [r7, #16]
 800280a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800280c:	2303      	movs	r3, #3
 800280e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002810:	2312      	movs	r3, #18
 8002812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002814:	2301      	movs	r3, #1
 8002816:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002818:	2303      	movs	r3, #3
 800281a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800281c:	2304      	movs	r3, #4
 800281e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002820:	f107 031c 	add.w	r3, r7, #28
 8002824:	4619      	mov	r1, r3
 8002826:	480e      	ldr	r0, [pc, #56]	@ (8002860 <HAL_I2C_MspInit+0xf8>)
 8002828:	f002 fe84 	bl	8005534 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800282c:	2300      	movs	r3, #0
 800282e:	60fb      	str	r3, [r7, #12]
 8002830:	4b08      	ldr	r3, [pc, #32]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 8002832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002834:	4a07      	ldr	r2, [pc, #28]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 8002836:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800283a:	6413      	str	r3, [r2, #64]	@ 0x40
 800283c:	4b05      	ldr	r3, [pc, #20]	@ (8002854 <HAL_I2C_MspInit+0xec>)
 800283e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002840:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	68fb      	ldr	r3, [r7, #12]
}
 8002848:	bf00      	nop
 800284a:	3730      	adds	r7, #48	@ 0x30
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40005400 	.word	0x40005400
 8002854:	40023800 	.word	0x40023800
 8002858:	40020400 	.word	0x40020400
 800285c:	40005800 	.word	0x40005800
 8002860:	40021400 	.word	0x40021400

08002864 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a0b      	ldr	r2, [pc, #44]	@ (80028a0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d10d      	bne.n	8002892 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	4b0a      	ldr	r3, [pc, #40]	@ (80028a4 <HAL_TIM_PWM_MspInit+0x40>)
 800287c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287e:	4a09      	ldr	r2, [pc, #36]	@ (80028a4 <HAL_TIM_PWM_MspInit+0x40>)
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	6453      	str	r3, [r2, #68]	@ 0x44
 8002886:	4b07      	ldr	r3, [pc, #28]	@ (80028a4 <HAL_TIM_PWM_MspInit+0x40>)
 8002888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002892:	bf00      	nop
 8002894:	3714      	adds	r7, #20
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	40010000 	.word	0x40010000
 80028a4:	40023800 	.word	0x40023800

080028a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028b8:	d10e      	bne.n	80028d8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60fb      	str	r3, [r7, #12]
 80028be:	4b16      	ldr	r3, [pc, #88]	@ (8002918 <HAL_TIM_Base_MspInit+0x70>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c2:	4a15      	ldr	r2, [pc, #84]	@ (8002918 <HAL_TIM_Base_MspInit+0x70>)
 80028c4:	f043 0301 	orr.w	r3, r3, #1
 80028c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80028ca:	4b13      	ldr	r3, [pc, #76]	@ (8002918 <HAL_TIM_Base_MspInit+0x70>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80028d6:	e01a      	b.n	800290e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM6)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a0f      	ldr	r2, [pc, #60]	@ (800291c <HAL_TIM_Base_MspInit+0x74>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d115      	bne.n	800290e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80028e2:	2300      	movs	r3, #0
 80028e4:	60bb      	str	r3, [r7, #8]
 80028e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <HAL_TIM_Base_MspInit+0x70>)
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ea:	4a0b      	ldr	r2, [pc, #44]	@ (8002918 <HAL_TIM_Base_MspInit+0x70>)
 80028ec:	f043 0310 	orr.w	r3, r3, #16
 80028f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80028f2:	4b09      	ldr	r3, [pc, #36]	@ (8002918 <HAL_TIM_Base_MspInit+0x70>)
 80028f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	60bb      	str	r3, [r7, #8]
 80028fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80028fe:	2200      	movs	r2, #0
 8002900:	2100      	movs	r1, #0
 8002902:	2036      	movs	r0, #54	@ 0x36
 8002904:	f000 fde9 	bl	80034da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002908:	2036      	movs	r0, #54	@ 0x36
 800290a:	f000 fe02 	bl	8003512 <HAL_NVIC_EnableIRQ>
}
 800290e:	bf00      	nop
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40023800 	.word	0x40023800
 800291c:	40001000 	.word	0x40001000

08002920 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b088      	sub	sp, #32
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002928:	f107 030c 	add.w	r3, r7, #12
 800292c:	2200      	movs	r2, #0
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	605a      	str	r2, [r3, #4]
 8002932:	609a      	str	r2, [r3, #8]
 8002934:	60da      	str	r2, [r3, #12]
 8002936:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a12      	ldr	r2, [pc, #72]	@ (8002988 <HAL_TIM_MspPostInit+0x68>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d11e      	bne.n	8002980 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002942:	2300      	movs	r3, #0
 8002944:	60bb      	str	r3, [r7, #8]
 8002946:	4b11      	ldr	r3, [pc, #68]	@ (800298c <HAL_TIM_MspPostInit+0x6c>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	4a10      	ldr	r2, [pc, #64]	@ (800298c <HAL_TIM_MspPostInit+0x6c>)
 800294c:	f043 0310 	orr.w	r3, r3, #16
 8002950:	6313      	str	r3, [r2, #48]	@ 0x30
 8002952:	4b0e      	ldr	r3, [pc, #56]	@ (800298c <HAL_TIM_MspPostInit+0x6c>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	f003 0310 	and.w	r3, r3, #16
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800295e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002962:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002964:	2302      	movs	r3, #2
 8002966:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002968:	2300      	movs	r3, #0
 800296a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800296c:	2300      	movs	r3, #0
 800296e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002970:	2301      	movs	r3, #1
 8002972:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002974:	f107 030c 	add.w	r3, r7, #12
 8002978:	4619      	mov	r1, r3
 800297a:	4805      	ldr	r0, [pc, #20]	@ (8002990 <HAL_TIM_MspPostInit+0x70>)
 800297c:	f002 fdda 	bl	8005534 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002980:	bf00      	nop
 8002982:	3720      	adds	r7, #32
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40010000 	.word	0x40010000
 800298c:	40023800 	.word	0x40023800
 8002990:	40021000 	.word	0x40021000

08002994 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b08a      	sub	sp, #40	@ 0x28
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800299c:	f107 0314 	add.w	r3, r7, #20
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	605a      	str	r2, [r3, #4]
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	60da      	str	r2, [r3, #12]
 80029aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a1d      	ldr	r2, [pc, #116]	@ (8002a28 <HAL_UART_MspInit+0x94>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d134      	bne.n	8002a20 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80029b6:	2300      	movs	r3, #0
 80029b8:	613b      	str	r3, [r7, #16]
 80029ba:	4b1c      	ldr	r3, [pc, #112]	@ (8002a2c <HAL_UART_MspInit+0x98>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029be:	4a1b      	ldr	r2, [pc, #108]	@ (8002a2c <HAL_UART_MspInit+0x98>)
 80029c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80029c6:	4b19      	ldr	r3, [pc, #100]	@ (8002a2c <HAL_UART_MspInit+0x98>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029ce:	613b      	str	r3, [r7, #16]
 80029d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029d2:	2300      	movs	r3, #0
 80029d4:	60fb      	str	r3, [r7, #12]
 80029d6:	4b15      	ldr	r3, [pc, #84]	@ (8002a2c <HAL_UART_MspInit+0x98>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029da:	4a14      	ldr	r2, [pc, #80]	@ (8002a2c <HAL_UART_MspInit+0x98>)
 80029dc:	f043 0308 	orr.w	r3, r3, #8
 80029e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029e2:	4b12      	ldr	r3, [pc, #72]	@ (8002a2c <HAL_UART_MspInit+0x98>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e6:	f003 0308 	and.w	r3, r3, #8
 80029ea:	60fb      	str	r3, [r7, #12]
 80029ec:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80029ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80029f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f4:	2302      	movs	r3, #2
 80029f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f8:	2300      	movs	r3, #0
 80029fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029fc:	2303      	movs	r3, #3
 80029fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a00:	2307      	movs	r3, #7
 8002a02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a04:	f107 0314 	add.w	r3, r7, #20
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4809      	ldr	r0, [pc, #36]	@ (8002a30 <HAL_UART_MspInit+0x9c>)
 8002a0c:	f002 fd92 	bl	8005534 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002a10:	2200      	movs	r2, #0
 8002a12:	2100      	movs	r1, #0
 8002a14:	2027      	movs	r0, #39	@ 0x27
 8002a16:	f000 fd60 	bl	80034da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a1a:	2027      	movs	r0, #39	@ 0x27
 8002a1c:	f000 fd79 	bl	8003512 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8002a20:	bf00      	nop
 8002a22:	3728      	adds	r7, #40	@ 0x28
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	40004800 	.word	0x40004800
 8002a2c:	40023800 	.word	0x40023800
 8002a30:	40020c00 	.word	0x40020c00

08002a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a34:	b480      	push	{r7}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a38:	bf00      	nop
 8002a3a:	e7fd      	b.n	8002a38 <NMI_Handler+0x4>

08002a3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a40:	bf00      	nop
 8002a42:	e7fd      	b.n	8002a40 <HardFault_Handler+0x4>

08002a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a48:	bf00      	nop
 8002a4a:	e7fd      	b.n	8002a48 <MemManage_Handler+0x4>

08002a4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a50:	bf00      	nop
 8002a52:	e7fd      	b.n	8002a50 <BusFault_Handler+0x4>

08002a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a58:	bf00      	nop
 8002a5a:	e7fd      	b.n	8002a58 <UsageFault_Handler+0x4>

08002a5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a60:	bf00      	nop
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr

08002a6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a6e:	bf00      	nop
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a7c:	bf00      	nop
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr

08002a86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a8a:	f000 f995 	bl	8002db8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
	...

08002a94 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002a98:	4802      	ldr	r0, [pc, #8]	@ (8002aa4 <USART3_IRQHandler+0x10>)
 8002a9a:	f005 ffb9 	bl	8008a10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002a9e:	bf00      	nop
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20000500 	.word	0x20000500

08002aa8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8002aac:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002ab0:	f002 ff08 	bl	80058c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002ab4:	bf00      	nop
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002abc:	4802      	ldr	r0, [pc, #8]	@ (8002ac8 <TIM6_DAC_IRQHandler+0x10>)
 8002abe:	f004 fffd 	bl	8007abc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002ac2:	bf00      	nop
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	200004b8 	.word	0x200004b8

08002acc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ad0:	4802      	ldr	r0, [pc, #8]	@ (8002adc <DMA2_Stream0_IRQHandler+0x10>)
 8002ad2:	f001 f93d 	bl	8003d50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002ad6:	bf00      	nop
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	20000270 	.word	0x20000270

08002ae0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */
	
  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8002ae4:	4803      	ldr	r0, [pc, #12]	@ (8002af4 <DMA2_Stream1_IRQHandler+0x14>)
 8002ae6:	f001 f933 	bl	8003d50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */
	dma_flag = 1;
 8002aea:	4b03      	ldr	r3, [pc, #12]	@ (8002af8 <DMA2_Stream1_IRQHandler+0x18>)
 8002aec:	2201      	movs	r2, #1
 8002aee:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002af0:	bf00      	nop
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	20000320 	.word	0x20000320
 8002af8:	20018ce0 	.word	0x20018ce0

08002afc <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8002b00:	4802      	ldr	r0, [pc, #8]	@ (8002b0c <DCMI_IRQHandler+0x10>)
 8002b02:	f000 fdc1 	bl	8003688 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8002b06:	bf00      	nop
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	200002d0 	.word	0x200002d0

08002b10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  return 1;
 8002b14:	2301      	movs	r3, #1
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <_kill>:

int _kill(int pid, int sig)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b2a:	f007 fd2b 	bl	800a584 <__errno>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2216      	movs	r2, #22
 8002b32:	601a      	str	r2, [r3, #0]
  return -1;
 8002b34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <_exit>:

void _exit (int status)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b48:	f04f 31ff 	mov.w	r1, #4294967295
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f7ff ffe7 	bl	8002b20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b52:	bf00      	nop
 8002b54:	e7fd      	b.n	8002b52 <_exit+0x12>

08002b56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b086      	sub	sp, #24
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	60f8      	str	r0, [r7, #12]
 8002b5e:	60b9      	str	r1, [r7, #8]
 8002b60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b62:	2300      	movs	r3, #0
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	e00a      	b.n	8002b7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b68:	f3af 8000 	nop.w
 8002b6c:	4601      	mov	r1, r0
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	1c5a      	adds	r2, r3, #1
 8002b72:	60ba      	str	r2, [r7, #8]
 8002b74:	b2ca      	uxtb	r2, r1
 8002b76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	617b      	str	r3, [r7, #20]
 8002b7e:	697a      	ldr	r2, [r7, #20]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	dbf0      	blt.n	8002b68 <_read+0x12>
  }

  return len;
 8002b86:	687b      	ldr	r3, [r7, #4]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3718      	adds	r7, #24
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	e009      	b.n	8002bb6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	1c5a      	adds	r2, r3, #1
 8002ba6:	60ba      	str	r2, [r7, #8]
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	697a      	ldr	r2, [r7, #20]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	dbf1      	blt.n	8002ba2 <_write+0x12>
  }
  return len;
 8002bbe:	687b      	ldr	r3, [r7, #4]
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3718      	adds	r7, #24
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <_close>:

int _close(int file)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002bd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002bf0:	605a      	str	r2, [r3, #4]
  return 0;
 8002bf2:	2300      	movs	r3, #0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <_isatty>:

int _isatty(int file)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c08:	2301      	movs	r3, #1
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b085      	sub	sp, #20
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	60f8      	str	r0, [r7, #12]
 8002c1e:	60b9      	str	r1, [r7, #8]
 8002c20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3714      	adds	r7, #20
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b086      	sub	sp, #24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c38:	4a14      	ldr	r2, [pc, #80]	@ (8002c8c <_sbrk+0x5c>)
 8002c3a:	4b15      	ldr	r3, [pc, #84]	@ (8002c90 <_sbrk+0x60>)
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c44:	4b13      	ldr	r3, [pc, #76]	@ (8002c94 <_sbrk+0x64>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d102      	bne.n	8002c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c4c:	4b11      	ldr	r3, [pc, #68]	@ (8002c94 <_sbrk+0x64>)
 8002c4e:	4a12      	ldr	r2, [pc, #72]	@ (8002c98 <_sbrk+0x68>)
 8002c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c52:	4b10      	ldr	r3, [pc, #64]	@ (8002c94 <_sbrk+0x64>)
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4413      	add	r3, r2
 8002c5a:	693a      	ldr	r2, [r7, #16]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d207      	bcs.n	8002c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c60:	f007 fc90 	bl	800a584 <__errno>
 8002c64:	4603      	mov	r3, r0
 8002c66:	220c      	movs	r2, #12
 8002c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6e:	e009      	b.n	8002c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c70:	4b08      	ldr	r3, [pc, #32]	@ (8002c94 <_sbrk+0x64>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c76:	4b07      	ldr	r3, [pc, #28]	@ (8002c94 <_sbrk+0x64>)
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4413      	add	r3, r2
 8002c7e:	4a05      	ldr	r2, [pc, #20]	@ (8002c94 <_sbrk+0x64>)
 8002c80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c82:	68fb      	ldr	r3, [r7, #12]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	20020000 	.word	0x20020000
 8002c90:	00000400 	.word	0x00000400
 8002c94:	20018d24 	.word	0x20018d24
 8002c98:	20018e78 	.word	0x20018e78

08002c9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ca0:	4b06      	ldr	r3, [pc, #24]	@ (8002cbc <SystemInit+0x20>)
 8002ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ca6:	4a05      	ldr	r2, [pc, #20]	@ (8002cbc <SystemInit+0x20>)
 8002ca8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002cac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cb0:	bf00      	nop
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	e000ed00 	.word	0xe000ed00

08002cc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002cc0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cf8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002cc4:	f7ff ffea 	bl	8002c9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002cc8:	480c      	ldr	r0, [pc, #48]	@ (8002cfc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002cca:	490d      	ldr	r1, [pc, #52]	@ (8002d00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ccc:	4a0d      	ldr	r2, [pc, #52]	@ (8002d04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002cce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cd0:	e002      	b.n	8002cd8 <LoopCopyDataInit>

08002cd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cd6:	3304      	adds	r3, #4

08002cd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cdc:	d3f9      	bcc.n	8002cd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cde:	4a0a      	ldr	r2, [pc, #40]	@ (8002d08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ce0:	4c0a      	ldr	r4, [pc, #40]	@ (8002d0c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ce2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ce4:	e001      	b.n	8002cea <LoopFillZerobss>

08002ce6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ce6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ce8:	3204      	adds	r2, #4

08002cea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cec:	d3fb      	bcc.n	8002ce6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002cee:	f007 fc4f 	bl	800a590 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cf2:	f7fe fe9d 	bl	8001a30 <main>
  bx  lr    
 8002cf6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002cf8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002cfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d00:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002d04:	08020908 	.word	0x08020908
  ldr r2, =_sbss
 8002d08:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002d0c:	20018e78 	.word	0x20018e78

08002d10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d10:	e7fe      	b.n	8002d10 <ADC_IRQHandler>
	...

08002d14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d18:	4b0e      	ldr	r3, [pc, #56]	@ (8002d54 <HAL_Init+0x40>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8002d54 <HAL_Init+0x40>)
 8002d1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d24:	4b0b      	ldr	r3, [pc, #44]	@ (8002d54 <HAL_Init+0x40>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a0a      	ldr	r2, [pc, #40]	@ (8002d54 <HAL_Init+0x40>)
 8002d2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d30:	4b08      	ldr	r3, [pc, #32]	@ (8002d54 <HAL_Init+0x40>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a07      	ldr	r2, [pc, #28]	@ (8002d54 <HAL_Init+0x40>)
 8002d36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d3c:	2003      	movs	r0, #3
 8002d3e:	f000 fbc1 	bl	80034c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d42:	2000      	movs	r0, #0
 8002d44:	f000 f808 	bl	8002d58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d48:	f7ff fb5c 	bl	8002404 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	40023c00 	.word	0x40023c00

08002d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d60:	4b12      	ldr	r3, [pc, #72]	@ (8002dac <HAL_InitTick+0x54>)
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	4b12      	ldr	r3, [pc, #72]	@ (8002db0 <HAL_InitTick+0x58>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	4619      	mov	r1, r3
 8002d6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d76:	4618      	mov	r0, r3
 8002d78:	f000 fbd9 	bl	800352e <HAL_SYSTICK_Config>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e00e      	b.n	8002da4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2b0f      	cmp	r3, #15
 8002d8a:	d80a      	bhi.n	8002da2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	6879      	ldr	r1, [r7, #4]
 8002d90:	f04f 30ff 	mov.w	r0, #4294967295
 8002d94:	f000 fba1 	bl	80034da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d98:	4a06      	ldr	r2, [pc, #24]	@ (8002db4 <HAL_InitTick+0x5c>)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	e000      	b.n	8002da4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	20000000 	.word	0x20000000
 8002db0:	20000008 	.word	0x20000008
 8002db4:	20000004 	.word	0x20000004

08002db8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dbc:	4b06      	ldr	r3, [pc, #24]	@ (8002dd8 <HAL_IncTick+0x20>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	4b06      	ldr	r3, [pc, #24]	@ (8002ddc <HAL_IncTick+0x24>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	4a04      	ldr	r2, [pc, #16]	@ (8002ddc <HAL_IncTick+0x24>)
 8002dca:	6013      	str	r3, [r2, #0]
}
 8002dcc:	bf00      	nop
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	20000008 	.word	0x20000008
 8002ddc:	20018d28 	.word	0x20018d28

08002de0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  return uwTick;
 8002de4:	4b03      	ldr	r3, [pc, #12]	@ (8002df4 <HAL_GetTick+0x14>)
 8002de6:	681b      	ldr	r3, [r3, #0]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	20018d28 	.word	0x20018d28

08002df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e00:	f7ff ffee 	bl	8002de0 <HAL_GetTick>
 8002e04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e10:	d005      	beq.n	8002e1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e12:	4b0a      	ldr	r3, [pc, #40]	@ (8002e3c <HAL_Delay+0x44>)
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	461a      	mov	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e1e:	bf00      	nop
 8002e20:	f7ff ffde 	bl	8002de0 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d8f7      	bhi.n	8002e20 <HAL_Delay+0x28>
  {
  }
}
 8002e30:	bf00      	nop
 8002e32:	bf00      	nop
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20000008 	.word	0x20000008

08002e40 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e033      	b.n	8002ebe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d109      	bne.n	8002e72 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f7ff faf8 	bl	8002454 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e76:	f003 0310 	and.w	r3, r3, #16
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d118      	bne.n	8002eb0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e82:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002e86:	f023 0302 	bic.w	r3, r3, #2
 8002e8a:	f043 0202 	orr.w	r2, r3, #2
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f94a 	bl	800312c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea2:	f023 0303 	bic.w	r3, r3, #3
 8002ea6:	f043 0201 	orr.w	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	641a      	str	r2, [r3, #64]	@ 0x40
 8002eae:	e001      	b.n	8002eb4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
	...

08002ec8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d101      	bne.n	8002ee4 <HAL_ADC_ConfigChannel+0x1c>
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	e113      	b.n	800310c <HAL_ADC_ConfigChannel+0x244>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2b09      	cmp	r3, #9
 8002ef2:	d925      	bls.n	8002f40 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68d9      	ldr	r1, [r3, #12]
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	461a      	mov	r2, r3
 8002f02:	4613      	mov	r3, r2
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	4413      	add	r3, r2
 8002f08:	3b1e      	subs	r3, #30
 8002f0a:	2207      	movs	r2, #7
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	43da      	mvns	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	400a      	ands	r2, r1
 8002f18:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68d9      	ldr	r1, [r3, #12]
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	4403      	add	r3, r0
 8002f32:	3b1e      	subs	r3, #30
 8002f34:	409a      	lsls	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	60da      	str	r2, [r3, #12]
 8002f3e:	e022      	b.n	8002f86 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6919      	ldr	r1, [r3, #16]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	4613      	mov	r3, r2
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	4413      	add	r3, r2
 8002f54:	2207      	movs	r2, #7
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	43da      	mvns	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	400a      	ands	r2, r1
 8002f62:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6919      	ldr	r1, [r3, #16]
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	4618      	mov	r0, r3
 8002f76:	4603      	mov	r3, r0
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	4403      	add	r3, r0
 8002f7c:	409a      	lsls	r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2b06      	cmp	r3, #6
 8002f8c:	d824      	bhi.n	8002fd8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685a      	ldr	r2, [r3, #4]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	4413      	add	r3, r2
 8002f9e:	3b05      	subs	r3, #5
 8002fa0:	221f      	movs	r2, #31
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	43da      	mvns	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	400a      	ands	r2, r1
 8002fae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	3b05      	subs	r3, #5
 8002fca:	fa00 f203 	lsl.w	r2, r0, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fd6:	e04c      	b.n	8003072 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	2b0c      	cmp	r3, #12
 8002fde:	d824      	bhi.n	800302a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685a      	ldr	r2, [r3, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	4413      	add	r3, r2
 8002ff0:	3b23      	subs	r3, #35	@ 0x23
 8002ff2:	221f      	movs	r2, #31
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	43da      	mvns	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	400a      	ands	r2, r1
 8003000:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	b29b      	uxth	r3, r3
 800300e:	4618      	mov	r0, r3
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685a      	ldr	r2, [r3, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4413      	add	r3, r2
 800301a:	3b23      	subs	r3, #35	@ 0x23
 800301c:	fa00 f203 	lsl.w	r2, r0, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	430a      	orrs	r2, r1
 8003026:	631a      	str	r2, [r3, #48]	@ 0x30
 8003028:	e023      	b.n	8003072 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685a      	ldr	r2, [r3, #4]
 8003034:	4613      	mov	r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4413      	add	r3, r2
 800303a:	3b41      	subs	r3, #65	@ 0x41
 800303c:	221f      	movs	r2, #31
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43da      	mvns	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	400a      	ands	r2, r1
 800304a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	b29b      	uxth	r3, r3
 8003058:	4618      	mov	r0, r3
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	685a      	ldr	r2, [r3, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	4413      	add	r3, r2
 8003064:	3b41      	subs	r3, #65	@ 0x41
 8003066:	fa00 f203 	lsl.w	r2, r0, r3
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	430a      	orrs	r2, r1
 8003070:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003072:	4b29      	ldr	r3, [pc, #164]	@ (8003118 <HAL_ADC_ConfigChannel+0x250>)
 8003074:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a28      	ldr	r2, [pc, #160]	@ (800311c <HAL_ADC_ConfigChannel+0x254>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d10f      	bne.n	80030a0 <HAL_ADC_ConfigChannel+0x1d8>
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2b12      	cmp	r3, #18
 8003086:	d10b      	bne.n	80030a0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a1d      	ldr	r2, [pc, #116]	@ (800311c <HAL_ADC_ConfigChannel+0x254>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d12b      	bne.n	8003102 <HAL_ADC_ConfigChannel+0x23a>
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003120 <HAL_ADC_ConfigChannel+0x258>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d003      	beq.n	80030bc <HAL_ADC_ConfigChannel+0x1f4>
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2b11      	cmp	r3, #17
 80030ba:	d122      	bne.n	8003102 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a11      	ldr	r2, [pc, #68]	@ (8003120 <HAL_ADC_ConfigChannel+0x258>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d111      	bne.n	8003102 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030de:	4b11      	ldr	r3, [pc, #68]	@ (8003124 <HAL_ADC_ConfigChannel+0x25c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a11      	ldr	r2, [pc, #68]	@ (8003128 <HAL_ADC_ConfigChannel+0x260>)
 80030e4:	fba2 2303 	umull	r2, r3, r2, r3
 80030e8:	0c9a      	lsrs	r2, r3, #18
 80030ea:	4613      	mov	r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	4413      	add	r3, r2
 80030f0:	005b      	lsls	r3, r3, #1
 80030f2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80030f4:	e002      	b.n	80030fc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	3b01      	subs	r3, #1
 80030fa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1f9      	bne.n	80030f6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800310a:	2300      	movs	r3, #0
}
 800310c:	4618      	mov	r0, r3
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	40012300 	.word	0x40012300
 800311c:	40012000 	.word	0x40012000
 8003120:	10000012 	.word	0x10000012
 8003124:	20000000 	.word	0x20000000
 8003128:	431bde83 	.word	0x431bde83

0800312c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003134:	4b79      	ldr	r3, [pc, #484]	@ (800331c <ADC_Init+0x1f0>)
 8003136:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	685a      	ldr	r2, [r3, #4]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	431a      	orrs	r2, r3
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	685a      	ldr	r2, [r3, #4]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003160:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6859      	ldr	r1, [r3, #4]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	021a      	lsls	r2, r3, #8
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003184:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	6859      	ldr	r1, [r3, #4]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	430a      	orrs	r2, r1
 8003196:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689a      	ldr	r2, [r3, #8]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6899      	ldr	r1, [r3, #8]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031be:	4a58      	ldr	r2, [pc, #352]	@ (8003320 <ADC_Init+0x1f4>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d022      	beq.n	800320a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689a      	ldr	r2, [r3, #8]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	6899      	ldr	r1, [r3, #8]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689a      	ldr	r2, [r3, #8]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80031f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	6899      	ldr	r1, [r3, #8]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	430a      	orrs	r2, r1
 8003206:	609a      	str	r2, [r3, #8]
 8003208:	e00f      	b.n	800322a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003218:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003228:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689a      	ldr	r2, [r3, #8]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 0202 	bic.w	r2, r2, #2
 8003238:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6899      	ldr	r1, [r3, #8]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	7e1b      	ldrb	r3, [r3, #24]
 8003244:	005a      	lsls	r2, r3, #1
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	430a      	orrs	r2, r1
 800324c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d01b      	beq.n	8003290 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003266:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003276:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6859      	ldr	r1, [r3, #4]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003282:	3b01      	subs	r3, #1
 8003284:	035a      	lsls	r2, r3, #13
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	430a      	orrs	r2, r1
 800328c:	605a      	str	r2, [r3, #4]
 800328e:	e007      	b.n	80032a0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	685a      	ldr	r2, [r3, #4]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800329e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80032ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69db      	ldr	r3, [r3, #28]
 80032ba:	3b01      	subs	r3, #1
 80032bc:	051a      	lsls	r2, r3, #20
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	430a      	orrs	r2, r1
 80032c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	689a      	ldr	r2, [r3, #8]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80032d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	6899      	ldr	r1, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80032e2:	025a      	lsls	r2, r3, #9
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	430a      	orrs	r2, r1
 80032ea:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	6899      	ldr	r1, [r3, #8]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	029a      	lsls	r2, r3, #10
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	430a      	orrs	r2, r1
 800330e:	609a      	str	r2, [r3, #8]
}
 8003310:	bf00      	nop
 8003312:	3714      	adds	r7, #20
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr
 800331c:	40012300 	.word	0x40012300
 8003320:	0f000001 	.word	0x0f000001

08003324 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003334:	4b0c      	ldr	r3, [pc, #48]	@ (8003368 <__NVIC_SetPriorityGrouping+0x44>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800333a:	68ba      	ldr	r2, [r7, #8]
 800333c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003340:	4013      	ands	r3, r2
 8003342:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800334c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003354:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003356:	4a04      	ldr	r2, [pc, #16]	@ (8003368 <__NVIC_SetPriorityGrouping+0x44>)
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	60d3      	str	r3, [r2, #12]
}
 800335c:	bf00      	nop
 800335e:	3714      	adds	r7, #20
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr
 8003368:	e000ed00 	.word	0xe000ed00

0800336c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003370:	4b04      	ldr	r3, [pc, #16]	@ (8003384 <__NVIC_GetPriorityGrouping+0x18>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	0a1b      	lsrs	r3, r3, #8
 8003376:	f003 0307 	and.w	r3, r3, #7
}
 800337a:	4618      	mov	r0, r3
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr
 8003384:	e000ed00 	.word	0xe000ed00

08003388 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	4603      	mov	r3, r0
 8003390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003396:	2b00      	cmp	r3, #0
 8003398:	db0b      	blt.n	80033b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800339a:	79fb      	ldrb	r3, [r7, #7]
 800339c:	f003 021f 	and.w	r2, r3, #31
 80033a0:	4907      	ldr	r1, [pc, #28]	@ (80033c0 <__NVIC_EnableIRQ+0x38>)
 80033a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a6:	095b      	lsrs	r3, r3, #5
 80033a8:	2001      	movs	r0, #1
 80033aa:	fa00 f202 	lsl.w	r2, r0, r2
 80033ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033b2:	bf00      	nop
 80033b4:	370c      	adds	r7, #12
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	e000e100 	.word	0xe000e100

080033c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	4603      	mov	r3, r0
 80033cc:	6039      	str	r1, [r7, #0]
 80033ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	db0a      	blt.n	80033ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	b2da      	uxtb	r2, r3
 80033dc:	490c      	ldr	r1, [pc, #48]	@ (8003410 <__NVIC_SetPriority+0x4c>)
 80033de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e2:	0112      	lsls	r2, r2, #4
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	440b      	add	r3, r1
 80033e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033ec:	e00a      	b.n	8003404 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	4908      	ldr	r1, [pc, #32]	@ (8003414 <__NVIC_SetPriority+0x50>)
 80033f4:	79fb      	ldrb	r3, [r7, #7]
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	3b04      	subs	r3, #4
 80033fc:	0112      	lsls	r2, r2, #4
 80033fe:	b2d2      	uxtb	r2, r2
 8003400:	440b      	add	r3, r1
 8003402:	761a      	strb	r2, [r3, #24]
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	e000e100 	.word	0xe000e100
 8003414:	e000ed00 	.word	0xe000ed00

08003418 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003418:	b480      	push	{r7}
 800341a:	b089      	sub	sp, #36	@ 0x24
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	f1c3 0307 	rsb	r3, r3, #7
 8003432:	2b04      	cmp	r3, #4
 8003434:	bf28      	it	cs
 8003436:	2304      	movcs	r3, #4
 8003438:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	3304      	adds	r3, #4
 800343e:	2b06      	cmp	r3, #6
 8003440:	d902      	bls.n	8003448 <NVIC_EncodePriority+0x30>
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	3b03      	subs	r3, #3
 8003446:	e000      	b.n	800344a <NVIC_EncodePriority+0x32>
 8003448:	2300      	movs	r3, #0
 800344a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800344c:	f04f 32ff 	mov.w	r2, #4294967295
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	43da      	mvns	r2, r3
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	401a      	ands	r2, r3
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003460:	f04f 31ff 	mov.w	r1, #4294967295
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	fa01 f303 	lsl.w	r3, r1, r3
 800346a:	43d9      	mvns	r1, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003470:	4313      	orrs	r3, r2
         );
}
 8003472:	4618      	mov	r0, r3
 8003474:	3724      	adds	r7, #36	@ 0x24
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
	...

08003480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3b01      	subs	r3, #1
 800348c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003490:	d301      	bcc.n	8003496 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003492:	2301      	movs	r3, #1
 8003494:	e00f      	b.n	80034b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003496:	4a0a      	ldr	r2, [pc, #40]	@ (80034c0 <SysTick_Config+0x40>)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	3b01      	subs	r3, #1
 800349c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800349e:	210f      	movs	r1, #15
 80034a0:	f04f 30ff 	mov.w	r0, #4294967295
 80034a4:	f7ff ff8e 	bl	80033c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034a8:	4b05      	ldr	r3, [pc, #20]	@ (80034c0 <SysTick_Config+0x40>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034ae:	4b04      	ldr	r3, [pc, #16]	@ (80034c0 <SysTick_Config+0x40>)
 80034b0:	2207      	movs	r2, #7
 80034b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3708      	adds	r7, #8
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	e000e010 	.word	0xe000e010

080034c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f7ff ff29 	bl	8003324 <__NVIC_SetPriorityGrouping>
}
 80034d2:	bf00      	nop
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034da:	b580      	push	{r7, lr}
 80034dc:	b086      	sub	sp, #24
 80034de:	af00      	add	r7, sp, #0
 80034e0:	4603      	mov	r3, r0
 80034e2:	60b9      	str	r1, [r7, #8]
 80034e4:	607a      	str	r2, [r7, #4]
 80034e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034e8:	2300      	movs	r3, #0
 80034ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034ec:	f7ff ff3e 	bl	800336c <__NVIC_GetPriorityGrouping>
 80034f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	68b9      	ldr	r1, [r7, #8]
 80034f6:	6978      	ldr	r0, [r7, #20]
 80034f8:	f7ff ff8e 	bl	8003418 <NVIC_EncodePriority>
 80034fc:	4602      	mov	r2, r0
 80034fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003502:	4611      	mov	r1, r2
 8003504:	4618      	mov	r0, r3
 8003506:	f7ff ff5d 	bl	80033c4 <__NVIC_SetPriority>
}
 800350a:	bf00      	nop
 800350c:	3718      	adds	r7, #24
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b082      	sub	sp, #8
 8003516:	af00      	add	r7, sp, #0
 8003518:	4603      	mov	r3, r0
 800351a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800351c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff ff31 	bl	8003388 <__NVIC_EnableIRQ>
}
 8003526:	bf00      	nop
 8003528:	3708      	adds	r7, #8
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800352e:	b580      	push	{r7, lr}
 8003530:	b082      	sub	sp, #8
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f7ff ffa2 	bl	8003480 <SysTick_Config>
 800353c:	4603      	mov	r3, r0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3708      	adds	r7, #8
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
	...

08003548 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b088      	sub	sp, #32
 800354c:	af02      	add	r7, sp, #8
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
 8003554:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 8003556:	2300      	movs	r3, #0
 8003558:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <HAL_DCMI_Start_DMA+0x20>
 8003564:	2302      	movs	r3, #2
 8003566:	e086      	b.n	8003676 <HAL_DCMI_Start_DMA+0x12e>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2202      	movs	r2, #2
 8003574:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003586:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0202 	bic.w	r2, r2, #2
 8003596:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6819      	ldr	r1, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68ba      	ldr	r2, [r7, #8]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ac:	4a34      	ldr	r2, [pc, #208]	@ (8003680 <HAL_DCMI_Start_DMA+0x138>)
 80035ae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035b4:	4a33      	ldr	r2, [pc, #204]	@ (8003684 <HAL_DCMI_Start_DMA+0x13c>)
 80035b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035bc:	2200      	movs	r2, #0
 80035be:	651a      	str	r2, [r3, #80]	@ 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2200      	movs	r2, #0
 80035c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hdcmi->XferTransferNumber = 0U;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	641a      	str	r2, [r3, #64]	@ 0x40

  if(Length <= 0xFFFFU)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035d2:	d20a      	bcs.n	80035ea <HAL_DCMI_Start_DMA+0xa2>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	3328      	adds	r3, #40	@ 0x28
 80035de:	4619      	mov	r1, r3
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	f000 faca 	bl	8003b7c <HAL_DMA_Start_IT>
 80035e8:	e038      	b.n	800365c <HAL_DCMI_Start_DMA+0x114>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ee:	4a24      	ldr	r2, [pc, #144]	@ (8003680 <HAL_DCMI_Start_DMA+0x138>)
 80035f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2201      	movs	r2, #1
 80035f6:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferSize = Length;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	63da      	str	r2, [r3, #60]	@ 0x3c
    hdcmi->pBuffPtr = pData;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 8003604:	e009      	b.n	800361a <HAL_DCMI_Start_DMA+0xd2>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800360a:	085a      	lsrs	r2, r3, #1
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003614:	005a      	lsls	r2, r3, #1
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	639a      	str	r2, [r3, #56]	@ 0x38
    while(hdcmi->XferSize > 0xFFFFU)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800361e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003622:	d2f0      	bcs.n	8003606 <HAL_DCMI_Start_DMA+0xbe>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003628:	1e9a      	subs	r2, r3, #2
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	4413      	add	r3, r2
 8003640:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	3328      	adds	r3, #40	@ 0x28
 800364c:	4619      	mov	r1, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	f000 fde4 	bl	8004224 <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f042 0201 	orr.w	r2, r2, #1
 800366a:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Return function status */
  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3718      	adds	r7, #24
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	080037d5 	.word	0x080037d5
 8003684:	080038ff 	.word	0x080038ff

08003688 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d016      	beq.n	80036d0 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2204      	movs	r2, #4
 80036a8:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ae:	f043 0202 	orr.w	r2, r3, #2
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2204      	movs	r2, #4
 80036ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036c2:	4a2f      	ldr	r2, [pc, #188]	@ (8003780 <HAL_DCMI_IRQHandler+0xf8>)
 80036c4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036ca:	4618      	mov	r0, r3
 80036cc:	f000 fb1e 	bl	8003d0c <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d016      	beq.n	8003708 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2202      	movs	r2, #2
 80036e0:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036e6:	f043 0201 	orr.w	r2, r3, #1
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2204      	movs	r2, #4
 80036f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036fa:	4a21      	ldr	r2, [pc, #132]	@ (8003780 <HAL_DCMI_IRQHandler+0xf8>)
 80036fc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003702:	4618      	mov	r0, r3
 8003704:	f000 fb02 	bl	8003d0c <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f003 0310 	and.w	r3, r3, #16
 800370e:	2b00      	cmp	r3, #0
 8003710:	d006      	beq.n	8003720 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2210      	movs	r2, #16
 8003718:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else  
    HAL_DCMI_LineEventCallback(hdcmi);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f83c 	bl	8003798 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */     
  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f003 0308 	and.w	r3, r3, #8
 8003726:	2b00      	cmp	r3, #0
 8003728:	d006      	beq.n	8003738 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2208      	movs	r2, #8
 8003730:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else  
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 f83a 	bl	80037ac <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */ 
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	2b00      	cmp	r3, #0
 8003740:	d019      	beq.n	8003776 <HAL_DCMI_IRQHandler+0xee>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b02      	cmp	r3, #2
 800374e:	d107      	bne.n	8003760 <HAL_DCMI_IRQHandler+0xd8>
    { 
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68da      	ldr	r2, [r3, #12]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f022 021e 	bic.w	r2, r2, #30
 800375e:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68da      	ldr	r2, [r3, #12]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	60da      	str	r2, [r3, #12]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else  
    HAL_DCMI_FrameEventCallback(hdcmi);
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f000 f825 	bl	80037c0 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */      
  }
}
 8003776:	bf00      	nop
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	080038ff 	.word	0x080038ff

08003784 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 80037b4:	bf00      	nop
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr

080037c0 <HAL_DCMI_FrameEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037dc:	2300      	movs	r3, #0
 80037de:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e4:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d043      	beq.n	8003876 <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037fa:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003800:	f003 0301 	and.w	r3, r3, #1
 8003804:	2b00      	cmp	r3, #0
 8003806:	d118      	bne.n	800383a <DCMI_DMAXferCplt+0x66>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d015      	beq.n	800383a <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003820:	00da      	lsls	r2, r3, #3
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	4413      	add	r3, r2
 8003826:	2200      	movs	r2, #0
 8003828:	4619      	mov	r1, r3
 800382a:	f001 fe43 	bl	80054b4 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003832:	1e5a      	subs	r2, r3, #1
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	639a      	str	r2, [r3, #56]	@ 0x38
 8003838:	e044      	b.n	80038c4 <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d13c      	bne.n	80038c4 <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800385c:	00da      	lsls	r2, r3, #3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	4413      	add	r3, r2
 8003862:	2201      	movs	r2, #1
 8003864:	4619      	mov	r1, r3
 8003866:	f001 fe25 	bl	80054b4 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386e:	1e5a      	subs	r2, r3, #1
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	639a      	str	r2, [r3, #56]	@ 0x38
 8003874:	e026      	b.n	80038c4 <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d006      	beq.n	8003894 <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	68ba      	ldr	r2, [r7, #8]
 800388e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003890:	60da      	str	r2, [r3, #12]
 8003892:	e017      	b.n	80038c4 <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10f      	bne.n	80038c4 <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a8:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ae:	0099      	lsls	r1, r3, #2
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	440a      	add	r2, r1
 80038ba:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d112      	bne.n	80038f6 <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68da      	ldr	r2, [r3, #12]
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f042 0201 	orr.w	r2, r2, #1
 80038de:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d103      	bne.n	80038f6 <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
  }
}
 80038f6:	bf00      	nop
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b084      	sub	sp, #16
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800390a:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003912:	2b02      	cmp	r3, #2
 8003914:	d003      	beq.n	800391e <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f7ff ff30 	bl	8003784 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 8003924:	bf00      	nop
 8003926:	3710      	adds	r7, #16
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e069      	b.n	8003a12 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d109      	bne.n	800395e <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f7fe fdf6 	bl	8002544 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f7fe fdf3 	bl	8002544 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2202      	movs	r2, #2
 8003962:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6819      	ldr	r1, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	4b2a      	ldr	r3, [pc, #168]	@ (8003a1c <HAL_DCMI_Init+0xf0>)
 8003972:	400b      	ands	r3, r1
 8003974:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	6819      	ldr	r1, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	685a      	ldr	r2, [r3, #4]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800398a:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8003996:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 80039a2:	431a      	orrs	r2, r3
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                                     | hdcmi->Init.ByteSelectMode |\
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a8:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                     | hdcmi->Init.ByteSelectMode |\
 80039ae:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b4:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 80039ba:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	430a      	orrs	r2, r1
 80039c2:	601a      	str	r2, [r3, #0]
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	2b10      	cmp	r3, #16
 80039ca:	d112      	bne.n	80039f2 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	7f1b      	ldrb	r3, [r3, #28]
 80039d0:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	7f5b      	ldrb	r3, [r3, #29]
 80039d6:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80039d8:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	7f9b      	ldrb	r3, [r3, #30]
 80039de:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 80039e0:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	7fdb      	ldrb	r3, [r3, #31]
 80039e8:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 80039ee:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80039f0:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68da      	ldr	r2, [r3, #12]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f042 021e 	orr.w	r2, r2, #30
 8003a00:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	ffe0f007 	.word	0xffe0f007

08003a20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a2c:	f7ff f9d8 	bl	8002de0 <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d101      	bne.n	8003a3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e099      	b.n	8003b70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 0201 	bic.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a5c:	e00f      	b.n	8003a7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a5e:	f7ff f9bf 	bl	8002de0 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b05      	cmp	r3, #5
 8003a6a:	d908      	bls.n	8003a7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2220      	movs	r2, #32
 8003a70:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2203      	movs	r2, #3
 8003a76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e078      	b.n	8003b70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d1e8      	bne.n	8003a5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	4b38      	ldr	r3, [pc, #224]	@ (8003b78 <HAL_DMA_Init+0x158>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ab6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ac2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a1b      	ldr	r3, [r3, #32]
 8003ac8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad4:	2b04      	cmp	r3, #4
 8003ad6:	d107      	bne.n	8003ae8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	695b      	ldr	r3, [r3, #20]
 8003af6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	f023 0307 	bic.w	r3, r3, #7
 8003afe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	d117      	bne.n	8003b42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00e      	beq.n	8003b42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f000 fb01 	bl	800412c <DMA_CheckFifoParam>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d008      	beq.n	8003b42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2240      	movs	r2, #64	@ 0x40
 8003b34:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e016      	b.n	8003b70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 fab8 	bl	80040c0 <DMA_CalcBaseAndBitshift>
 8003b50:	4603      	mov	r3, r0
 8003b52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b58:	223f      	movs	r2, #63	@ 0x3f
 8003b5a:	409a      	lsls	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3718      	adds	r7, #24
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	f010803f 	.word	0xf010803f

08003b7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b086      	sub	sp, #24
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
 8003b88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b92:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d101      	bne.n	8003ba2 <HAL_DMA_Start_IT+0x26>
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	e040      	b.n	8003c24 <HAL_DMA_Start_IT+0xa8>
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d12f      	bne.n	8003c16 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2202      	movs	r2, #2
 8003bba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	68b9      	ldr	r1, [r7, #8]
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f000 fa4a 	bl	8004064 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd4:	223f      	movs	r2, #63	@ 0x3f
 8003bd6:	409a      	lsls	r2, r3
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f042 0216 	orr.w	r2, r2, #22
 8003bea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d007      	beq.n	8003c04 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0208 	orr.w	r2, r2, #8
 8003c02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f042 0201 	orr.w	r2, r2, #1
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	e005      	b.n	8003c22 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c1e:	2302      	movs	r3, #2
 8003c20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3718      	adds	r7, #24
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c38:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c3a:	f7ff f8d1 	bl	8002de0 <HAL_GetTick>
 8003c3e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d008      	beq.n	8003c5e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2280      	movs	r2, #128	@ 0x80
 8003c50:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e052      	b.n	8003d04 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f022 0216 	bic.w	r2, r2, #22
 8003c6c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	695a      	ldr	r2, [r3, #20]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c7c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d103      	bne.n	8003c8e <HAL_DMA_Abort+0x62>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d007      	beq.n	8003c9e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f022 0208 	bic.w	r2, r2, #8
 8003c9c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f022 0201 	bic.w	r2, r2, #1
 8003cac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cae:	e013      	b.n	8003cd8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cb0:	f7ff f896 	bl	8002de0 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b05      	cmp	r3, #5
 8003cbc:	d90c      	bls.n	8003cd8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2220      	movs	r2, #32
 8003cc2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2203      	movs	r2, #3
 8003cc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e015      	b.n	8003d04 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1e4      	bne.n	8003cb0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cea:	223f      	movs	r2, #63	@ 0x3f
 8003cec:	409a      	lsls	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3710      	adds	r7, #16
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d004      	beq.n	8003d2a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2280      	movs	r2, #128	@ 0x80
 8003d24:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e00c      	b.n	8003d44 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2205      	movs	r2, #5
 8003d2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 0201 	bic.w	r2, r2, #1
 8003d40:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b086      	sub	sp, #24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d5c:	4b8e      	ldr	r3, [pc, #568]	@ (8003f98 <HAL_DMA_IRQHandler+0x248>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a8e      	ldr	r2, [pc, #568]	@ (8003f9c <HAL_DMA_IRQHandler+0x24c>)
 8003d62:	fba2 2303 	umull	r2, r3, r2, r3
 8003d66:	0a9b      	lsrs	r3, r3, #10
 8003d68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d7a:	2208      	movs	r2, #8
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d01a      	beq.n	8003dbc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0304 	and.w	r3, r3, #4
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d013      	beq.n	8003dbc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f022 0204 	bic.w	r2, r2, #4
 8003da2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da8:	2208      	movs	r2, #8
 8003daa:	409a      	lsls	r2, r3
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db4:	f043 0201 	orr.w	r2, r3, #1
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	409a      	lsls	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d012      	beq.n	8003df2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00b      	beq.n	8003df2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dde:	2201      	movs	r2, #1
 8003de0:	409a      	lsls	r2, r3
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dea:	f043 0202 	orr.w	r2, r3, #2
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df6:	2204      	movs	r2, #4
 8003df8:	409a      	lsls	r2, r3
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d012      	beq.n	8003e28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0302 	and.w	r3, r3, #2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00b      	beq.n	8003e28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e14:	2204      	movs	r2, #4
 8003e16:	409a      	lsls	r2, r3
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e20:	f043 0204 	orr.w	r2, r3, #4
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e2c:	2210      	movs	r2, #16
 8003e2e:	409a      	lsls	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4013      	ands	r3, r2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d043      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0308 	and.w	r3, r3, #8
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d03c      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4a:	2210      	movs	r2, #16
 8003e4c:	409a      	lsls	r2, r3
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d018      	beq.n	8003e92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d108      	bne.n	8003e80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d024      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	4798      	blx	r3
 8003e7e:	e01f      	b.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d01b      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	4798      	blx	r3
 8003e90:	e016      	b.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d107      	bne.n	8003eb0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0208 	bic.w	r2, r2, #8
 8003eae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d003      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	409a      	lsls	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	f000 808f 	beq.w	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0310 	and.w	r3, r3, #16
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	f000 8087 	beq.w	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	409a      	lsls	r2, r3
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b05      	cmp	r3, #5
 8003ef8:	d136      	bne.n	8003f68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 0216 	bic.w	r2, r2, #22
 8003f08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	695a      	ldr	r2, [r3, #20]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d103      	bne.n	8003f2a <HAL_DMA_IRQHandler+0x1da>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d007      	beq.n	8003f3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f022 0208 	bic.w	r2, r2, #8
 8003f38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f3e:	223f      	movs	r2, #63	@ 0x3f
 8003f40:	409a      	lsls	r2, r3
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d07e      	beq.n	800405c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	4798      	blx	r3
        }
        return;
 8003f66:	e079      	b.n	800405c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d01d      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d10d      	bne.n	8003fa0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d031      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	4798      	blx	r3
 8003f94:	e02c      	b.n	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
 8003f96:	bf00      	nop
 8003f98:	20000000 	.word	0x20000000
 8003f9c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d023      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	4798      	blx	r3
 8003fb0:	e01e      	b.n	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d10f      	bne.n	8003fe0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0210 	bic.w	r2, r2, #16
 8003fce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d003      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d032      	beq.n	800405e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	2b00      	cmp	r3, #0
 8004002:	d022      	beq.n	800404a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2205      	movs	r2, #5
 8004008:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0201 	bic.w	r2, r2, #1
 800401a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	3301      	adds	r3, #1
 8004020:	60bb      	str	r3, [r7, #8]
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	429a      	cmp	r2, r3
 8004026:	d307      	bcc.n	8004038 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1f2      	bne.n	800401c <HAL_DMA_IRQHandler+0x2cc>
 8004036:	e000      	b.n	800403a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004038:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404e:	2b00      	cmp	r3, #0
 8004050:	d005      	beq.n	800405e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	4798      	blx	r3
 800405a:	e000      	b.n	800405e <HAL_DMA_IRQHandler+0x30e>
        return;
 800405c:	bf00      	nop
    }
  }
}
 800405e:	3718      	adds	r7, #24
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}

08004064 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]
 8004070:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004080:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	2b40      	cmp	r3, #64	@ 0x40
 8004090:	d108      	bne.n	80040a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80040a2:	e007      	b.n	80040b4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	60da      	str	r2, [r3, #12]
}
 80040b4:	bf00      	nop
 80040b6:	3714      	adds	r7, #20
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	3b10      	subs	r3, #16
 80040d0:	4a14      	ldr	r2, [pc, #80]	@ (8004124 <DMA_CalcBaseAndBitshift+0x64>)
 80040d2:	fba2 2303 	umull	r2, r3, r2, r3
 80040d6:	091b      	lsrs	r3, r3, #4
 80040d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040da:	4a13      	ldr	r2, [pc, #76]	@ (8004128 <DMA_CalcBaseAndBitshift+0x68>)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	4413      	add	r3, r2
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2b03      	cmp	r3, #3
 80040ec:	d909      	bls.n	8004102 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80040f6:	f023 0303 	bic.w	r3, r3, #3
 80040fa:	1d1a      	adds	r2, r3, #4
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	659a      	str	r2, [r3, #88]	@ 0x58
 8004100:	e007      	b.n	8004112 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800410a:	f023 0303 	bic.w	r3, r3, #3
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004116:	4618      	mov	r0, r3
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	aaaaaaab 	.word	0xaaaaaaab
 8004128:	0800d0e8 	.word	0x0800d0e8

0800412c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800412c:	b480      	push	{r7}
 800412e:	b085      	sub	sp, #20
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004134:	2300      	movs	r3, #0
 8004136:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d11f      	bne.n	8004186 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d856      	bhi.n	80041fa <DMA_CheckFifoParam+0xce>
 800414c:	a201      	add	r2, pc, #4	@ (adr r2, 8004154 <DMA_CheckFifoParam+0x28>)
 800414e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004152:	bf00      	nop
 8004154:	08004165 	.word	0x08004165
 8004158:	08004177 	.word	0x08004177
 800415c:	08004165 	.word	0x08004165
 8004160:	080041fb 	.word	0x080041fb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004168:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d046      	beq.n	80041fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004174:	e043      	b.n	80041fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800417e:	d140      	bne.n	8004202 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004184:	e03d      	b.n	8004202 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800418e:	d121      	bne.n	80041d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	2b03      	cmp	r3, #3
 8004194:	d837      	bhi.n	8004206 <DMA_CheckFifoParam+0xda>
 8004196:	a201      	add	r2, pc, #4	@ (adr r2, 800419c <DMA_CheckFifoParam+0x70>)
 8004198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800419c:	080041ad 	.word	0x080041ad
 80041a0:	080041b3 	.word	0x080041b3
 80041a4:	080041ad 	.word	0x080041ad
 80041a8:	080041c5 	.word	0x080041c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	73fb      	strb	r3, [r7, #15]
      break;
 80041b0:	e030      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d025      	beq.n	800420a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041c2:	e022      	b.n	800420a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041cc:	d11f      	bne.n	800420e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041d2:	e01c      	b.n	800420e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d903      	bls.n	80041e2 <DMA_CheckFifoParam+0xb6>
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2b03      	cmp	r3, #3
 80041de:	d003      	beq.n	80041e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041e0:	e018      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	73fb      	strb	r3, [r7, #15]
      break;
 80041e6:	e015      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d00e      	beq.n	8004212 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	73fb      	strb	r3, [r7, #15]
      break;
 80041f8:	e00b      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
      break;
 80041fa:	bf00      	nop
 80041fc:	e00a      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 80041fe:	bf00      	nop
 8004200:	e008      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 8004202:	bf00      	nop
 8004204:	e006      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 8004206:	bf00      	nop
 8004208:	e004      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 800420a:	bf00      	nop
 800420c:	e002      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;   
 800420e:	bf00      	nop
 8004210:	e000      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 8004212:	bf00      	nop
    }
  } 
  
  return status; 
 8004214:	7bfb      	ldrb	r3, [r7, #15]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3714      	adds	r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop

08004224 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
 8004230:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004232:	2300      	movs	r3, #0
 8004234:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	2b80      	cmp	r3, #128	@ 0x80
 800423c:	d106      	bne.n	800424c <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004244:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	f001 b911 	b.w	800546e <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004250:	2b00      	cmp	r3, #0
 8004252:	d007      	beq.n	8004264 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004258:	2b00      	cmp	r3, #0
 800425a:	d003      	beq.n	8004264 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004260:	2b00      	cmp	r3, #0
 8004262:	d105      	bne.n	8004270 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2240      	movs	r2, #64	@ 0x40
 8004268:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	f001 b8ff 	b.w	800546e <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004276:	2b01      	cmp	r3, #1
 8004278:	d102      	bne.n	8004280 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 800427a:	2302      	movs	r3, #2
 800427c:	f001 b8f7 	b.w	800546e <HAL_DMAEx_MultiBufferStart_IT+0x124a>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b01      	cmp	r3, #1
 8004292:	f041 80e5 	bne.w	8005460 <HAL_DMAEx_MultiBufferStart_IT+0x123c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2202      	movs	r2, #2
 800429a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80042b2:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	683a      	ldr	r2, [r7, #0]
 80042ba:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 80042bc:	6a3b      	ldr	r3, [r7, #32]
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	68b9      	ldr	r1, [r7, #8]
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f001 f910 	bl	80054e8 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	461a      	mov	r2, r3
 80042ce:	4b8d      	ldr	r3, [pc, #564]	@ (8004504 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d960      	bls.n	8004396 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a8b      	ldr	r2, [pc, #556]	@ (8004508 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d057      	beq.n	800438e <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a8a      	ldr	r2, [pc, #552]	@ (800450c <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d050      	beq.n	800438a <HAL_DMAEx_MultiBufferStart_IT+0x166>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a88      	ldr	r2, [pc, #544]	@ (8004510 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d049      	beq.n	8004386 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a87      	ldr	r2, [pc, #540]	@ (8004514 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d042      	beq.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a85      	ldr	r2, [pc, #532]	@ (8004518 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d03a      	beq.n	800437c <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a84      	ldr	r2, [pc, #528]	@ (800451c <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d032      	beq.n	8004376 <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a82      	ldr	r2, [pc, #520]	@ (8004520 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d02a      	beq.n	8004370 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a81      	ldr	r2, [pc, #516]	@ (8004524 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d022      	beq.n	800436a <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a7f      	ldr	r2, [pc, #508]	@ (8004528 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d01a      	beq.n	8004364 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a7e      	ldr	r2, [pc, #504]	@ (800452c <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d012      	beq.n	800435e <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a7c      	ldr	r2, [pc, #496]	@ (8004530 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d00a      	beq.n	8004358 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a7b      	ldr	r2, [pc, #492]	@ (8004534 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d102      	bne.n	8004352 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 800434c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004350:	e01e      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004352:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004356:	e01b      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004358:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800435c:	e018      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800435e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004362:	e015      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004364:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004368:	e012      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800436a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800436e:	e00f      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004370:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004374:	e00c      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004376:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800437a:	e009      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800437c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004380:	e006      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004382:	2320      	movs	r3, #32
 8004384:	e004      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004386:	2320      	movs	r3, #32
 8004388:	e002      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800438a:	2320      	movs	r3, #32
 800438c:	e000      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800438e:	2320      	movs	r3, #32
 8004390:	4a69      	ldr	r2, [pc, #420]	@ (8004538 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8004392:	60d3      	str	r3, [r2, #12]
 8004394:	e14f      	b.n	8004636 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	461a      	mov	r2, r3
 800439c:	4b67      	ldr	r3, [pc, #412]	@ (800453c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 800439e:	429a      	cmp	r2, r3
 80043a0:	d960      	bls.n	8004464 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a58      	ldr	r2, [pc, #352]	@ (8004508 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d057      	beq.n	800445c <HAL_DMAEx_MultiBufferStart_IT+0x238>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a56      	ldr	r2, [pc, #344]	@ (800450c <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d050      	beq.n	8004458 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a55      	ldr	r2, [pc, #340]	@ (8004510 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d049      	beq.n	8004454 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a53      	ldr	r2, [pc, #332]	@ (8004514 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d042      	beq.n	8004450 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a52      	ldr	r2, [pc, #328]	@ (8004518 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d03a      	beq.n	800444a <HAL_DMAEx_MultiBufferStart_IT+0x226>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a50      	ldr	r2, [pc, #320]	@ (800451c <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d032      	beq.n	8004444 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a4f      	ldr	r2, [pc, #316]	@ (8004520 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d02a      	beq.n	800443e <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a4d      	ldr	r2, [pc, #308]	@ (8004524 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d022      	beq.n	8004438 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a4c      	ldr	r2, [pc, #304]	@ (8004528 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d01a      	beq.n	8004432 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a4a      	ldr	r2, [pc, #296]	@ (800452c <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d012      	beq.n	800442c <HAL_DMAEx_MultiBufferStart_IT+0x208>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a49      	ldr	r2, [pc, #292]	@ (8004530 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d00a      	beq.n	8004426 <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a47      	ldr	r2, [pc, #284]	@ (8004534 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d102      	bne.n	8004420 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 800441a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800441e:	e01e      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004420:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004424:	e01b      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004426:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800442a:	e018      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800442c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004430:	e015      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004432:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004436:	e012      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004438:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800443c:	e00f      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800443e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004442:	e00c      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004444:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004448:	e009      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800444a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800444e:	e006      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004450:	2320      	movs	r3, #32
 8004452:	e004      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004454:	2320      	movs	r3, #32
 8004456:	e002      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004458:	2320      	movs	r3, #32
 800445a:	e000      	b.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800445c:	2320      	movs	r3, #32
 800445e:	4a36      	ldr	r2, [pc, #216]	@ (8004538 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8004460:	6093      	str	r3, [r2, #8]
 8004462:	e0e8      	b.n	8004636 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	461a      	mov	r2, r3
 800446a:	4b35      	ldr	r3, [pc, #212]	@ (8004540 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 800446c:	429a      	cmp	r2, r3
 800446e:	f240 8082 	bls.w	8004576 <HAL_DMAEx_MultiBufferStart_IT+0x352>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a24      	ldr	r2, [pc, #144]	@ (8004508 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d078      	beq.n	800456e <HAL_DMAEx_MultiBufferStart_IT+0x34a>
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a22      	ldr	r2, [pc, #136]	@ (800450c <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d071      	beq.n	800456a <HAL_DMAEx_MultiBufferStart_IT+0x346>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a21      	ldr	r2, [pc, #132]	@ (8004510 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d06a      	beq.n	8004566 <HAL_DMAEx_MultiBufferStart_IT+0x342>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a1f      	ldr	r2, [pc, #124]	@ (8004514 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d063      	beq.n	8004562 <HAL_DMAEx_MultiBufferStart_IT+0x33e>
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a1e      	ldr	r2, [pc, #120]	@ (8004518 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d05b      	beq.n	800455c <HAL_DMAEx_MultiBufferStart_IT+0x338>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a1c      	ldr	r2, [pc, #112]	@ (800451c <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d053      	beq.n	8004556 <HAL_DMAEx_MultiBufferStart_IT+0x332>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a1b      	ldr	r2, [pc, #108]	@ (8004520 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d04b      	beq.n	8004550 <HAL_DMAEx_MultiBufferStart_IT+0x32c>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a19      	ldr	r2, [pc, #100]	@ (8004524 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d043      	beq.n	800454a <HAL_DMAEx_MultiBufferStart_IT+0x326>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a18      	ldr	r2, [pc, #96]	@ (8004528 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d03b      	beq.n	8004544 <HAL_DMAEx_MultiBufferStart_IT+0x320>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a16      	ldr	r2, [pc, #88]	@ (800452c <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d012      	beq.n	80044fc <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a15      	ldr	r2, [pc, #84]	@ (8004530 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d00a      	beq.n	80044f6 <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a13      	ldr	r2, [pc, #76]	@ (8004534 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d102      	bne.n	80044f0 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 80044ea:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80044ee:	e03f      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80044f0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80044f4:	e03c      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80044f6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80044fa:	e039      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80044fc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004500:	e036      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004502:	bf00      	nop
 8004504:	40026458 	.word	0x40026458
 8004508:	40026010 	.word	0x40026010
 800450c:	40026410 	.word	0x40026410
 8004510:	40026070 	.word	0x40026070
 8004514:	40026470 	.word	0x40026470
 8004518:	40026028 	.word	0x40026028
 800451c:	40026428 	.word	0x40026428
 8004520:	40026088 	.word	0x40026088
 8004524:	40026488 	.word	0x40026488
 8004528:	40026040 	.word	0x40026040
 800452c:	40026440 	.word	0x40026440
 8004530:	400260a0 	.word	0x400260a0
 8004534:	400264a0 	.word	0x400264a0
 8004538:	40026400 	.word	0x40026400
 800453c:	400260b8 	.word	0x400260b8
 8004540:	40026058 	.word	0x40026058
 8004544:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004548:	e012      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800454a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800454e:	e00f      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004550:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004554:	e00c      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004556:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800455a:	e009      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800455c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004560:	e006      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004562:	2320      	movs	r3, #32
 8004564:	e004      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8004566:	2320      	movs	r3, #32
 8004568:	e002      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800456a:	2320      	movs	r3, #32
 800456c:	e000      	b.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800456e:	2320      	movs	r3, #32
 8004570:	4a8c      	ldr	r2, [pc, #560]	@ (80047a4 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 8004572:	60d3      	str	r3, [r2, #12]
 8004574:	e05f      	b.n	8004636 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a8b      	ldr	r2, [pc, #556]	@ (80047a8 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d057      	beq.n	8004630 <HAL_DMAEx_MultiBufferStart_IT+0x40c>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a89      	ldr	r2, [pc, #548]	@ (80047ac <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d050      	beq.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0x408>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a88      	ldr	r2, [pc, #544]	@ (80047b0 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d049      	beq.n	8004628 <HAL_DMAEx_MultiBufferStart_IT+0x404>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a86      	ldr	r2, [pc, #536]	@ (80047b4 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d042      	beq.n	8004624 <HAL_DMAEx_MultiBufferStart_IT+0x400>
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a85      	ldr	r2, [pc, #532]	@ (80047b8 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d03a      	beq.n	800461e <HAL_DMAEx_MultiBufferStart_IT+0x3fa>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a83      	ldr	r2, [pc, #524]	@ (80047bc <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d032      	beq.n	8004618 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a82      	ldr	r2, [pc, #520]	@ (80047c0 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d02a      	beq.n	8004612 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a80      	ldr	r2, [pc, #512]	@ (80047c4 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d022      	beq.n	800460c <HAL_DMAEx_MultiBufferStart_IT+0x3e8>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a7f      	ldr	r2, [pc, #508]	@ (80047c8 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d01a      	beq.n	8004606 <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a7d      	ldr	r2, [pc, #500]	@ (80047cc <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d012      	beq.n	8004600 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a7c      	ldr	r2, [pc, #496]	@ (80047d0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d00a      	beq.n	80045fa <HAL_DMAEx_MultiBufferStart_IT+0x3d6>
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a7a      	ldr	r2, [pc, #488]	@ (80047d4 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d102      	bne.n	80045f4 <HAL_DMAEx_MultiBufferStart_IT+0x3d0>
 80045ee:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80045f2:	e01e      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80045f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80045f8:	e01b      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80045fa:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80045fe:	e018      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004600:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004604:	e015      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004606:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800460a:	e012      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800460c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004610:	e00f      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004612:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004616:	e00c      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004618:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800461c:	e009      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800461e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004622:	e006      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004624:	2320      	movs	r3, #32
 8004626:	e004      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004628:	2320      	movs	r3, #32
 800462a:	e002      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800462c:	2320      	movs	r3, #32
 800462e:	e000      	b.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8004630:	2320      	movs	r3, #32
 8004632:	4a5c      	ldr	r2, [pc, #368]	@ (80047a4 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 8004634:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	461a      	mov	r2, r3
 800463c:	4b66      	ldr	r3, [pc, #408]	@ (80047d8 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800463e:	429a      	cmp	r2, r3
 8004640:	d960      	bls.n	8004704 <HAL_DMAEx_MultiBufferStart_IT+0x4e0>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a58      	ldr	r2, [pc, #352]	@ (80047a8 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d057      	beq.n	80046fc <HAL_DMAEx_MultiBufferStart_IT+0x4d8>
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a56      	ldr	r2, [pc, #344]	@ (80047ac <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d050      	beq.n	80046f8 <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a55      	ldr	r2, [pc, #340]	@ (80047b0 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d049      	beq.n	80046f4 <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a53      	ldr	r2, [pc, #332]	@ (80047b4 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d042      	beq.n	80046f0 <HAL_DMAEx_MultiBufferStart_IT+0x4cc>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a52      	ldr	r2, [pc, #328]	@ (80047b8 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d03a      	beq.n	80046ea <HAL_DMAEx_MultiBufferStart_IT+0x4c6>
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a50      	ldr	r2, [pc, #320]	@ (80047bc <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d032      	beq.n	80046e4 <HAL_DMAEx_MultiBufferStart_IT+0x4c0>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a4f      	ldr	r2, [pc, #316]	@ (80047c0 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d02a      	beq.n	80046de <HAL_DMAEx_MultiBufferStart_IT+0x4ba>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a4d      	ldr	r2, [pc, #308]	@ (80047c4 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d022      	beq.n	80046d8 <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a4c      	ldr	r2, [pc, #304]	@ (80047c8 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d01a      	beq.n	80046d2 <HAL_DMAEx_MultiBufferStart_IT+0x4ae>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a4a      	ldr	r2, [pc, #296]	@ (80047cc <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d012      	beq.n	80046cc <HAL_DMAEx_MultiBufferStart_IT+0x4a8>
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a49      	ldr	r2, [pc, #292]	@ (80047d0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d00a      	beq.n	80046c6 <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a47      	ldr	r2, [pc, #284]	@ (80047d4 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d102      	bne.n	80046c0 <HAL_DMAEx_MultiBufferStart_IT+0x49c>
 80046ba:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80046be:	e01e      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046c0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80046c4:	e01b      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046c6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80046ca:	e018      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80046d0:	e015      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046d2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80046d6:	e012      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046dc:	e00f      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046e2:	e00c      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046e8:	e009      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046ee:	e006      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046f0:	2310      	movs	r3, #16
 80046f2:	e004      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046f4:	2310      	movs	r3, #16
 80046f6:	e002      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046f8:	2310      	movs	r3, #16
 80046fa:	e000      	b.n	80046fe <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80046fc:	2310      	movs	r3, #16
 80046fe:	4a37      	ldr	r2, [pc, #220]	@ (80047dc <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8004700:	60d3      	str	r3, [r2, #12]
 8004702:	e14f      	b.n	80049a4 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	461a      	mov	r2, r3
 800470a:	4b35      	ldr	r3, [pc, #212]	@ (80047e0 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800470c:	429a      	cmp	r2, r3
 800470e:	f240 8082 	bls.w	8004816 <HAL_DMAEx_MultiBufferStart_IT+0x5f2>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a24      	ldr	r2, [pc, #144]	@ (80047a8 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d078      	beq.n	800480e <HAL_DMAEx_MultiBufferStart_IT+0x5ea>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a22      	ldr	r2, [pc, #136]	@ (80047ac <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d071      	beq.n	800480a <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a21      	ldr	r2, [pc, #132]	@ (80047b0 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d06a      	beq.n	8004806 <HAL_DMAEx_MultiBufferStart_IT+0x5e2>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a1f      	ldr	r2, [pc, #124]	@ (80047b4 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d063      	beq.n	8004802 <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a1e      	ldr	r2, [pc, #120]	@ (80047b8 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d05b      	beq.n	80047fc <HAL_DMAEx_MultiBufferStart_IT+0x5d8>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a1c      	ldr	r2, [pc, #112]	@ (80047bc <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d053      	beq.n	80047f6 <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a1b      	ldr	r2, [pc, #108]	@ (80047c0 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d04b      	beq.n	80047f0 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a19      	ldr	r2, [pc, #100]	@ (80047c4 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d043      	beq.n	80047ea <HAL_DMAEx_MultiBufferStart_IT+0x5c6>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a18      	ldr	r2, [pc, #96]	@ (80047c8 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d03b      	beq.n	80047e4 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a16      	ldr	r2, [pc, #88]	@ (80047cc <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d012      	beq.n	800479c <HAL_DMAEx_MultiBufferStart_IT+0x578>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a15      	ldr	r2, [pc, #84]	@ (80047d0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d00a      	beq.n	8004796 <HAL_DMAEx_MultiBufferStart_IT+0x572>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a13      	ldr	r2, [pc, #76]	@ (80047d4 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d102      	bne.n	8004790 <HAL_DMAEx_MultiBufferStart_IT+0x56c>
 800478a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800478e:	e03f      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8004790:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004794:	e03c      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8004796:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800479a:	e039      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800479c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80047a0:	e036      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80047a2:	bf00      	nop
 80047a4:	40026000 	.word	0x40026000
 80047a8:	40026010 	.word	0x40026010
 80047ac:	40026410 	.word	0x40026410
 80047b0:	40026070 	.word	0x40026070
 80047b4:	40026470 	.word	0x40026470
 80047b8:	40026028 	.word	0x40026028
 80047bc:	40026428 	.word	0x40026428
 80047c0:	40026088 	.word	0x40026088
 80047c4:	40026488 	.word	0x40026488
 80047c8:	40026040 	.word	0x40026040
 80047cc:	40026440 	.word	0x40026440
 80047d0:	400260a0 	.word	0x400260a0
 80047d4:	400264a0 	.word	0x400264a0
 80047d8:	40026458 	.word	0x40026458
 80047dc:	40026400 	.word	0x40026400
 80047e0:	400260b8 	.word	0x400260b8
 80047e4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80047e8:	e012      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80047ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047ee:	e00f      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80047f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047f4:	e00c      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80047f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047fa:	e009      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80047fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004800:	e006      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8004802:	2310      	movs	r3, #16
 8004804:	e004      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8004806:	2310      	movs	r3, #16
 8004808:	e002      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800480a:	2310      	movs	r3, #16
 800480c:	e000      	b.n	8004810 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800480e:	2310      	movs	r3, #16
 8004810:	4a8c      	ldr	r2, [pc, #560]	@ (8004a44 <HAL_DMAEx_MultiBufferStart_IT+0x820>)
 8004812:	6093      	str	r3, [r2, #8]
 8004814:	e0c6      	b.n	80049a4 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	461a      	mov	r2, r3
 800481c:	4b8a      	ldr	r3, [pc, #552]	@ (8004a48 <HAL_DMAEx_MultiBufferStart_IT+0x824>)
 800481e:	429a      	cmp	r2, r3
 8004820:	d960      	bls.n	80048e4 <HAL_DMAEx_MultiBufferStart_IT+0x6c0>
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a89      	ldr	r2, [pc, #548]	@ (8004a4c <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d057      	beq.n	80048dc <HAL_DMAEx_MultiBufferStart_IT+0x6b8>
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a87      	ldr	r2, [pc, #540]	@ (8004a50 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d050      	beq.n	80048d8 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a86      	ldr	r2, [pc, #536]	@ (8004a54 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d049      	beq.n	80048d4 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a84      	ldr	r2, [pc, #528]	@ (8004a58 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d042      	beq.n	80048d0 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a83      	ldr	r2, [pc, #524]	@ (8004a5c <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d03a      	beq.n	80048ca <HAL_DMAEx_MultiBufferStart_IT+0x6a6>
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a81      	ldr	r2, [pc, #516]	@ (8004a60 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d032      	beq.n	80048c4 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a80      	ldr	r2, [pc, #512]	@ (8004a64 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d02a      	beq.n	80048be <HAL_DMAEx_MultiBufferStart_IT+0x69a>
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a7e      	ldr	r2, [pc, #504]	@ (8004a68 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d022      	beq.n	80048b8 <HAL_DMAEx_MultiBufferStart_IT+0x694>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a7d      	ldr	r2, [pc, #500]	@ (8004a6c <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d01a      	beq.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x68e>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a7b      	ldr	r2, [pc, #492]	@ (8004a70 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d012      	beq.n	80048ac <HAL_DMAEx_MultiBufferStart_IT+0x688>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a7a      	ldr	r2, [pc, #488]	@ (8004a74 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d00a      	beq.n	80048a6 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a78      	ldr	r2, [pc, #480]	@ (8004a78 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d102      	bne.n	80048a0 <HAL_DMAEx_MultiBufferStart_IT+0x67c>
 800489a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800489e:	e01e      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048a0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80048a4:	e01b      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048a6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80048aa:	e018      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80048b0:	e015      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048b2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80048b6:	e012      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048bc:	e00f      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048c2:	e00c      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048c8:	e009      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048ce:	e006      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048d0:	2310      	movs	r3, #16
 80048d2:	e004      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048d4:	2310      	movs	r3, #16
 80048d6:	e002      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048d8:	2310      	movs	r3, #16
 80048da:	e000      	b.n	80048de <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80048dc:	2310      	movs	r3, #16
 80048de:	4a67      	ldr	r2, [pc, #412]	@ (8004a7c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80048e0:	60d3      	str	r3, [r2, #12]
 80048e2:	e05f      	b.n	80049a4 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a58      	ldr	r2, [pc, #352]	@ (8004a4c <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d057      	beq.n	800499e <HAL_DMAEx_MultiBufferStart_IT+0x77a>
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a57      	ldr	r2, [pc, #348]	@ (8004a50 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d050      	beq.n	800499a <HAL_DMAEx_MultiBufferStart_IT+0x776>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a55      	ldr	r2, [pc, #340]	@ (8004a54 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d049      	beq.n	8004996 <HAL_DMAEx_MultiBufferStart_IT+0x772>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a54      	ldr	r2, [pc, #336]	@ (8004a58 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d042      	beq.n	8004992 <HAL_DMAEx_MultiBufferStart_IT+0x76e>
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a52      	ldr	r2, [pc, #328]	@ (8004a5c <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d03a      	beq.n	800498c <HAL_DMAEx_MultiBufferStart_IT+0x768>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a51      	ldr	r2, [pc, #324]	@ (8004a60 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d032      	beq.n	8004986 <HAL_DMAEx_MultiBufferStart_IT+0x762>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a4f      	ldr	r2, [pc, #316]	@ (8004a64 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d02a      	beq.n	8004980 <HAL_DMAEx_MultiBufferStart_IT+0x75c>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a4e      	ldr	r2, [pc, #312]	@ (8004a68 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d022      	beq.n	800497a <HAL_DMAEx_MultiBufferStart_IT+0x756>
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a4c      	ldr	r2, [pc, #304]	@ (8004a6c <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d01a      	beq.n	8004974 <HAL_DMAEx_MultiBufferStart_IT+0x750>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a4b      	ldr	r2, [pc, #300]	@ (8004a70 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d012      	beq.n	800496e <HAL_DMAEx_MultiBufferStart_IT+0x74a>
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a49      	ldr	r2, [pc, #292]	@ (8004a74 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d00a      	beq.n	8004968 <HAL_DMAEx_MultiBufferStart_IT+0x744>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a48      	ldr	r2, [pc, #288]	@ (8004a78 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d102      	bne.n	8004962 <HAL_DMAEx_MultiBufferStart_IT+0x73e>
 800495c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004960:	e01e      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004962:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004966:	e01b      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004968:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800496c:	e018      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800496e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004972:	e015      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004974:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004978:	e012      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800497a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800497e:	e00f      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004980:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004984:	e00c      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004986:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800498a:	e009      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800498c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004990:	e006      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004992:	2310      	movs	r3, #16
 8004994:	e004      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004996:	2310      	movs	r3, #16
 8004998:	e002      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800499a:	2310      	movs	r3, #16
 800499c:	e000      	b.n	80049a0 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800499e:	2310      	movs	r3, #16
 80049a0:	4a36      	ldr	r2, [pc, #216]	@ (8004a7c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80049a2:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	461a      	mov	r2, r3
 80049aa:	4b35      	ldr	r3, [pc, #212]	@ (8004a80 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 80049ac:	429a      	cmp	r2, r3
 80049ae:	f240 8082 	bls.w	8004ab6 <HAL_DMAEx_MultiBufferStart_IT+0x892>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a25      	ldr	r2, [pc, #148]	@ (8004a4c <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d078      	beq.n	8004aae <HAL_DMAEx_MultiBufferStart_IT+0x88a>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a23      	ldr	r2, [pc, #140]	@ (8004a50 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d071      	beq.n	8004aaa <HAL_DMAEx_MultiBufferStart_IT+0x886>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a22      	ldr	r2, [pc, #136]	@ (8004a54 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d06a      	beq.n	8004aa6 <HAL_DMAEx_MultiBufferStart_IT+0x882>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a20      	ldr	r2, [pc, #128]	@ (8004a58 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d063      	beq.n	8004aa2 <HAL_DMAEx_MultiBufferStart_IT+0x87e>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a1f      	ldr	r2, [pc, #124]	@ (8004a5c <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d05b      	beq.n	8004a9c <HAL_DMAEx_MultiBufferStart_IT+0x878>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004a60 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d053      	beq.n	8004a96 <HAL_DMAEx_MultiBufferStart_IT+0x872>
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a1c      	ldr	r2, [pc, #112]	@ (8004a64 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d04b      	beq.n	8004a90 <HAL_DMAEx_MultiBufferStart_IT+0x86c>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a1a      	ldr	r2, [pc, #104]	@ (8004a68 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d043      	beq.n	8004a8a <HAL_DMAEx_MultiBufferStart_IT+0x866>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a19      	ldr	r2, [pc, #100]	@ (8004a6c <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d03b      	beq.n	8004a84 <HAL_DMAEx_MultiBufferStart_IT+0x860>
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a17      	ldr	r2, [pc, #92]	@ (8004a70 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d012      	beq.n	8004a3c <HAL_DMAEx_MultiBufferStart_IT+0x818>
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a16      	ldr	r2, [pc, #88]	@ (8004a74 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d00a      	beq.n	8004a36 <HAL_DMAEx_MultiBufferStart_IT+0x812>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a14      	ldr	r2, [pc, #80]	@ (8004a78 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d102      	bne.n	8004a30 <HAL_DMAEx_MultiBufferStart_IT+0x80c>
 8004a2a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004a2e:	e03f      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004a30:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004a34:	e03c      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004a36:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004a3a:	e039      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004a3c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004a40:	e036      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004a42:	bf00      	nop
 8004a44:	40026400 	.word	0x40026400
 8004a48:	40026058 	.word	0x40026058
 8004a4c:	40026010 	.word	0x40026010
 8004a50:	40026410 	.word	0x40026410
 8004a54:	40026070 	.word	0x40026070
 8004a58:	40026470 	.word	0x40026470
 8004a5c:	40026028 	.word	0x40026028
 8004a60:	40026428 	.word	0x40026428
 8004a64:	40026088 	.word	0x40026088
 8004a68:	40026488 	.word	0x40026488
 8004a6c:	40026040 	.word	0x40026040
 8004a70:	40026440 	.word	0x40026440
 8004a74:	400260a0 	.word	0x400260a0
 8004a78:	400264a0 	.word	0x400264a0
 8004a7c:	40026000 	.word	0x40026000
 8004a80:	40026458 	.word	0x40026458
 8004a84:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004a88:	e012      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004a8a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a8e:	e00f      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004a90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a94:	e00c      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004a96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a9a:	e009      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004a9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004aa0:	e006      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004aa2:	2308      	movs	r3, #8
 8004aa4:	e004      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004aa6:	2308      	movs	r3, #8
 8004aa8:	e002      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004aaa:	2308      	movs	r3, #8
 8004aac:	e000      	b.n	8004ab0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004aae:	2308      	movs	r3, #8
 8004ab0:	4a8c      	ldr	r2, [pc, #560]	@ (8004ce4 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8004ab2:	60d3      	str	r3, [r2, #12]
 8004ab4:	e14e      	b.n	8004d54 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	461a      	mov	r2, r3
 8004abc:	4b8a      	ldr	r3, [pc, #552]	@ (8004ce8 <HAL_DMAEx_MultiBufferStart_IT+0xac4>)
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d960      	bls.n	8004b84 <HAL_DMAEx_MultiBufferStart_IT+0x960>
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a89      	ldr	r2, [pc, #548]	@ (8004cec <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d057      	beq.n	8004b7c <HAL_DMAEx_MultiBufferStart_IT+0x958>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a87      	ldr	r2, [pc, #540]	@ (8004cf0 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d050      	beq.n	8004b78 <HAL_DMAEx_MultiBufferStart_IT+0x954>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a86      	ldr	r2, [pc, #536]	@ (8004cf4 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d049      	beq.n	8004b74 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a84      	ldr	r2, [pc, #528]	@ (8004cf8 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d042      	beq.n	8004b70 <HAL_DMAEx_MultiBufferStart_IT+0x94c>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a83      	ldr	r2, [pc, #524]	@ (8004cfc <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d03a      	beq.n	8004b6a <HAL_DMAEx_MultiBufferStart_IT+0x946>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a81      	ldr	r2, [pc, #516]	@ (8004d00 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d032      	beq.n	8004b64 <HAL_DMAEx_MultiBufferStart_IT+0x940>
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a80      	ldr	r2, [pc, #512]	@ (8004d04 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d02a      	beq.n	8004b5e <HAL_DMAEx_MultiBufferStart_IT+0x93a>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a7e      	ldr	r2, [pc, #504]	@ (8004d08 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d022      	beq.n	8004b58 <HAL_DMAEx_MultiBufferStart_IT+0x934>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a7d      	ldr	r2, [pc, #500]	@ (8004d0c <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d01a      	beq.n	8004b52 <HAL_DMAEx_MultiBufferStart_IT+0x92e>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a7b      	ldr	r2, [pc, #492]	@ (8004d10 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d012      	beq.n	8004b4c <HAL_DMAEx_MultiBufferStart_IT+0x928>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a7a      	ldr	r2, [pc, #488]	@ (8004d14 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d00a      	beq.n	8004b46 <HAL_DMAEx_MultiBufferStart_IT+0x922>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a78      	ldr	r2, [pc, #480]	@ (8004d18 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d102      	bne.n	8004b40 <HAL_DMAEx_MultiBufferStart_IT+0x91c>
 8004b3a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004b3e:	e01e      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004b44:	e01b      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b46:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004b4a:	e018      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b4c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004b50:	e015      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b52:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004b56:	e012      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b5c:	e00f      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b62:	e00c      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b68:	e009      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b6a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b6e:	e006      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b70:	2308      	movs	r3, #8
 8004b72:	e004      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b74:	2308      	movs	r3, #8
 8004b76:	e002      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b78:	2308      	movs	r3, #8
 8004b7a:	e000      	b.n	8004b7e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004b7c:	2308      	movs	r3, #8
 8004b7e:	4a59      	ldr	r2, [pc, #356]	@ (8004ce4 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8004b80:	6093      	str	r3, [r2, #8]
 8004b82:	e0e7      	b.n	8004d54 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	461a      	mov	r2, r3
 8004b8a:	4b64      	ldr	r3, [pc, #400]	@ (8004d1c <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d960      	bls.n	8004c52 <HAL_DMAEx_MultiBufferStart_IT+0xa2e>
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a55      	ldr	r2, [pc, #340]	@ (8004cec <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d057      	beq.n	8004c4a <HAL_DMAEx_MultiBufferStart_IT+0xa26>
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a54      	ldr	r2, [pc, #336]	@ (8004cf0 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d050      	beq.n	8004c46 <HAL_DMAEx_MultiBufferStart_IT+0xa22>
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a52      	ldr	r2, [pc, #328]	@ (8004cf4 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d049      	beq.n	8004c42 <HAL_DMAEx_MultiBufferStart_IT+0xa1e>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a51      	ldr	r2, [pc, #324]	@ (8004cf8 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d042      	beq.n	8004c3e <HAL_DMAEx_MultiBufferStart_IT+0xa1a>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a4f      	ldr	r2, [pc, #316]	@ (8004cfc <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d03a      	beq.n	8004c38 <HAL_DMAEx_MultiBufferStart_IT+0xa14>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a4e      	ldr	r2, [pc, #312]	@ (8004d00 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d032      	beq.n	8004c32 <HAL_DMAEx_MultiBufferStart_IT+0xa0e>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a4c      	ldr	r2, [pc, #304]	@ (8004d04 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d02a      	beq.n	8004c2c <HAL_DMAEx_MultiBufferStart_IT+0xa08>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a4b      	ldr	r2, [pc, #300]	@ (8004d08 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d022      	beq.n	8004c26 <HAL_DMAEx_MultiBufferStart_IT+0xa02>
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a49      	ldr	r2, [pc, #292]	@ (8004d0c <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d01a      	beq.n	8004c20 <HAL_DMAEx_MultiBufferStart_IT+0x9fc>
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a48      	ldr	r2, [pc, #288]	@ (8004d10 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d012      	beq.n	8004c1a <HAL_DMAEx_MultiBufferStart_IT+0x9f6>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a46      	ldr	r2, [pc, #280]	@ (8004d14 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d00a      	beq.n	8004c14 <HAL_DMAEx_MultiBufferStart_IT+0x9f0>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a45      	ldr	r2, [pc, #276]	@ (8004d18 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d102      	bne.n	8004c0e <HAL_DMAEx_MultiBufferStart_IT+0x9ea>
 8004c08:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004c0c:	e01e      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c0e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c12:	e01b      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c14:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004c18:	e018      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c1a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004c1e:	e015      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c20:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004c24:	e012      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c2a:	e00f      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c30:	e00c      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c36:	e009      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c3c:	e006      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c3e:	2308      	movs	r3, #8
 8004c40:	e004      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c42:	2308      	movs	r3, #8
 8004c44:	e002      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c46:	2308      	movs	r3, #8
 8004c48:	e000      	b.n	8004c4c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004c4a:	2308      	movs	r3, #8
 8004c4c:	4a34      	ldr	r2, [pc, #208]	@ (8004d20 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8004c4e:	60d3      	str	r3, [r2, #12]
 8004c50:	e080      	b.n	8004d54 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a25      	ldr	r2, [pc, #148]	@ (8004cec <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d078      	beq.n	8004d4e <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a23      	ldr	r2, [pc, #140]	@ (8004cf0 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d071      	beq.n	8004d4a <HAL_DMAEx_MultiBufferStart_IT+0xb26>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a22      	ldr	r2, [pc, #136]	@ (8004cf4 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d06a      	beq.n	8004d46 <HAL_DMAEx_MultiBufferStart_IT+0xb22>
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a20      	ldr	r2, [pc, #128]	@ (8004cf8 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d063      	beq.n	8004d42 <HAL_DMAEx_MultiBufferStart_IT+0xb1e>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8004cfc <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d05b      	beq.n	8004d3c <HAL_DMAEx_MultiBufferStart_IT+0xb18>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a1d      	ldr	r2, [pc, #116]	@ (8004d00 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d053      	beq.n	8004d36 <HAL_DMAEx_MultiBufferStart_IT+0xb12>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a1c      	ldr	r2, [pc, #112]	@ (8004d04 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d04b      	beq.n	8004d30 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a1a      	ldr	r2, [pc, #104]	@ (8004d08 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d043      	beq.n	8004d2a <HAL_DMAEx_MultiBufferStart_IT+0xb06>
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a19      	ldr	r2, [pc, #100]	@ (8004d0c <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d03b      	beq.n	8004d24 <HAL_DMAEx_MultiBufferStart_IT+0xb00>
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a17      	ldr	r2, [pc, #92]	@ (8004d10 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d012      	beq.n	8004cdc <HAL_DMAEx_MultiBufferStart_IT+0xab8>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a16      	ldr	r2, [pc, #88]	@ (8004d14 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d00a      	beq.n	8004cd6 <HAL_DMAEx_MultiBufferStart_IT+0xab2>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a14      	ldr	r2, [pc, #80]	@ (8004d18 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d102      	bne.n	8004cd0 <HAL_DMAEx_MultiBufferStart_IT+0xaac>
 8004cca:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004cce:	e03f      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004cd0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004cd4:	e03c      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004cd6:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004cda:	e039      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004cdc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004ce0:	e036      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004ce2:	bf00      	nop
 8004ce4:	40026400 	.word	0x40026400
 8004ce8:	400260b8 	.word	0x400260b8
 8004cec:	40026010 	.word	0x40026010
 8004cf0:	40026410 	.word	0x40026410
 8004cf4:	40026070 	.word	0x40026070
 8004cf8:	40026470 	.word	0x40026470
 8004cfc:	40026028 	.word	0x40026028
 8004d00:	40026428 	.word	0x40026428
 8004d04:	40026088 	.word	0x40026088
 8004d08:	40026488 	.word	0x40026488
 8004d0c:	40026040 	.word	0x40026040
 8004d10:	40026440 	.word	0x40026440
 8004d14:	400260a0 	.word	0x400260a0
 8004d18:	400264a0 	.word	0x400264a0
 8004d1c:	40026058 	.word	0x40026058
 8004d20:	40026000 	.word	0x40026000
 8004d24:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004d28:	e012      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004d2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d2e:	e00f      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004d30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d34:	e00c      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004d36:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d3a:	e009      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004d3c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d40:	e006      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004d42:	2308      	movs	r3, #8
 8004d44:	e004      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004d46:	2308      	movs	r3, #8
 8004d48:	e002      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004d4a:	2308      	movs	r3, #8
 8004d4c:	e000      	b.n	8004d50 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004d4e:	2308      	movs	r3, #8
 8004d50:	4a8a      	ldr	r2, [pc, #552]	@ (8004f7c <HAL_DMAEx_MultiBufferStart_IT+0xd58>)
 8004d52:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	461a      	mov	r2, r3
 8004d5a:	4b89      	ldr	r3, [pc, #548]	@ (8004f80 <HAL_DMAEx_MultiBufferStart_IT+0xd5c>)
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d960      	bls.n	8004e22 <HAL_DMAEx_MultiBufferStart_IT+0xbfe>
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a87      	ldr	r2, [pc, #540]	@ (8004f84 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d057      	beq.n	8004e1a <HAL_DMAEx_MultiBufferStart_IT+0xbf6>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a86      	ldr	r2, [pc, #536]	@ (8004f88 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d050      	beq.n	8004e16 <HAL_DMAEx_MultiBufferStart_IT+0xbf2>
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a84      	ldr	r2, [pc, #528]	@ (8004f8c <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d049      	beq.n	8004e12 <HAL_DMAEx_MultiBufferStart_IT+0xbee>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a83      	ldr	r2, [pc, #524]	@ (8004f90 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d042      	beq.n	8004e0e <HAL_DMAEx_MultiBufferStart_IT+0xbea>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a81      	ldr	r2, [pc, #516]	@ (8004f94 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d03a      	beq.n	8004e08 <HAL_DMAEx_MultiBufferStart_IT+0xbe4>
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a80      	ldr	r2, [pc, #512]	@ (8004f98 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d032      	beq.n	8004e02 <HAL_DMAEx_MultiBufferStart_IT+0xbde>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a7e      	ldr	r2, [pc, #504]	@ (8004f9c <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d02a      	beq.n	8004dfc <HAL_DMAEx_MultiBufferStart_IT+0xbd8>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a7d      	ldr	r2, [pc, #500]	@ (8004fa0 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d022      	beq.n	8004df6 <HAL_DMAEx_MultiBufferStart_IT+0xbd2>
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a7b      	ldr	r2, [pc, #492]	@ (8004fa4 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d01a      	beq.n	8004df0 <HAL_DMAEx_MultiBufferStart_IT+0xbcc>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a7a      	ldr	r2, [pc, #488]	@ (8004fa8 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d012      	beq.n	8004dea <HAL_DMAEx_MultiBufferStart_IT+0xbc6>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a78      	ldr	r2, [pc, #480]	@ (8004fac <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d00a      	beq.n	8004de4 <HAL_DMAEx_MultiBufferStart_IT+0xbc0>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a77      	ldr	r2, [pc, #476]	@ (8004fb0 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d102      	bne.n	8004dde <HAL_DMAEx_MultiBufferStart_IT+0xbba>
 8004dd8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004ddc:	e01e      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004dde:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004de2:	e01b      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004de4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004de8:	e018      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004dea:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004dee:	e015      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004df0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004df4:	e012      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004df6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004dfa:	e00f      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004dfc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e00:	e00c      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004e02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e06:	e009      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004e08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e0c:	e006      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004e0e:	2304      	movs	r3, #4
 8004e10:	e004      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004e12:	2304      	movs	r3, #4
 8004e14:	e002      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004e16:	2304      	movs	r3, #4
 8004e18:	e000      	b.n	8004e1c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004e1a:	2304      	movs	r3, #4
 8004e1c:	4a65      	ldr	r2, [pc, #404]	@ (8004fb4 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8004e1e:	60d3      	str	r3, [r2, #12]
 8004e20:	e150      	b.n	80050c4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	461a      	mov	r2, r3
 8004e28:	4b63      	ldr	r3, [pc, #396]	@ (8004fb8 <HAL_DMAEx_MultiBufferStart_IT+0xd94>)
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d960      	bls.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0xccc>
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a54      	ldr	r2, [pc, #336]	@ (8004f84 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d057      	beq.n	8004ee8 <HAL_DMAEx_MultiBufferStart_IT+0xcc4>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a52      	ldr	r2, [pc, #328]	@ (8004f88 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d050      	beq.n	8004ee4 <HAL_DMAEx_MultiBufferStart_IT+0xcc0>
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a51      	ldr	r2, [pc, #324]	@ (8004f8c <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d049      	beq.n	8004ee0 <HAL_DMAEx_MultiBufferStart_IT+0xcbc>
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a4f      	ldr	r2, [pc, #316]	@ (8004f90 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d042      	beq.n	8004edc <HAL_DMAEx_MultiBufferStart_IT+0xcb8>
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a4e      	ldr	r2, [pc, #312]	@ (8004f94 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d03a      	beq.n	8004ed6 <HAL_DMAEx_MultiBufferStart_IT+0xcb2>
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a4c      	ldr	r2, [pc, #304]	@ (8004f98 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d032      	beq.n	8004ed0 <HAL_DMAEx_MultiBufferStart_IT+0xcac>
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a4b      	ldr	r2, [pc, #300]	@ (8004f9c <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d02a      	beq.n	8004eca <HAL_DMAEx_MultiBufferStart_IT+0xca6>
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a49      	ldr	r2, [pc, #292]	@ (8004fa0 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d022      	beq.n	8004ec4 <HAL_DMAEx_MultiBufferStart_IT+0xca0>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a48      	ldr	r2, [pc, #288]	@ (8004fa4 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d01a      	beq.n	8004ebe <HAL_DMAEx_MultiBufferStart_IT+0xc9a>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a46      	ldr	r2, [pc, #280]	@ (8004fa8 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d012      	beq.n	8004eb8 <HAL_DMAEx_MultiBufferStart_IT+0xc94>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a45      	ldr	r2, [pc, #276]	@ (8004fac <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d00a      	beq.n	8004eb2 <HAL_DMAEx_MultiBufferStart_IT+0xc8e>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a43      	ldr	r2, [pc, #268]	@ (8004fb0 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d102      	bne.n	8004eac <HAL_DMAEx_MultiBufferStart_IT+0xc88>
 8004ea6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004eaa:	e01e      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004eac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004eb0:	e01b      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004eb2:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004eb6:	e018      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004eb8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004ebc:	e015      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004ebe:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004ec2:	e012      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004ec4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004ec8:	e00f      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004eca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004ece:	e00c      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004ed0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004ed4:	e009      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004ed6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004eda:	e006      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004edc:	2304      	movs	r3, #4
 8004ede:	e004      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004ee0:	2304      	movs	r3, #4
 8004ee2:	e002      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004ee4:	2304      	movs	r3, #4
 8004ee6:	e000      	b.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004ee8:	2304      	movs	r3, #4
 8004eea:	4a32      	ldr	r2, [pc, #200]	@ (8004fb4 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8004eec:	6093      	str	r3, [r2, #8]
 8004eee:	e0e9      	b.n	80050c4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	4b31      	ldr	r3, [pc, #196]	@ (8004fbc <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	f240 8083 	bls.w	8005004 <HAL_DMAEx_MultiBufferStart_IT+0xde0>
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a20      	ldr	r2, [pc, #128]	@ (8004f84 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d079      	beq.n	8004ffc <HAL_DMAEx_MultiBufferStart_IT+0xdd8>
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a1e      	ldr	r2, [pc, #120]	@ (8004f88 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d072      	beq.n	8004ff8 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a1d      	ldr	r2, [pc, #116]	@ (8004f8c <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d06b      	beq.n	8004ff4 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a1b      	ldr	r2, [pc, #108]	@ (8004f90 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d064      	beq.n	8004ff0 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a1a      	ldr	r2, [pc, #104]	@ (8004f94 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d05c      	beq.n	8004fea <HAL_DMAEx_MultiBufferStart_IT+0xdc6>
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a18      	ldr	r2, [pc, #96]	@ (8004f98 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d054      	beq.n	8004fe4 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a17      	ldr	r2, [pc, #92]	@ (8004f9c <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d04c      	beq.n	8004fde <HAL_DMAEx_MultiBufferStart_IT+0xdba>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a15      	ldr	r2, [pc, #84]	@ (8004fa0 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d044      	beq.n	8004fd8 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a14      	ldr	r2, [pc, #80]	@ (8004fa4 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d03c      	beq.n	8004fd2 <HAL_DMAEx_MultiBufferStart_IT+0xdae>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a12      	ldr	r2, [pc, #72]	@ (8004fa8 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d034      	beq.n	8004fcc <HAL_DMAEx_MultiBufferStart_IT+0xda8>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a11      	ldr	r2, [pc, #68]	@ (8004fac <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d02c      	beq.n	8004fc6 <HAL_DMAEx_MultiBufferStart_IT+0xda2>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a0f      	ldr	r2, [pc, #60]	@ (8004fb0 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d124      	bne.n	8004fc0 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>
 8004f76:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004f7a:	e040      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004f7c:	40026000 	.word	0x40026000
 8004f80:	40026458 	.word	0x40026458
 8004f84:	40026010 	.word	0x40026010
 8004f88:	40026410 	.word	0x40026410
 8004f8c:	40026070 	.word	0x40026070
 8004f90:	40026470 	.word	0x40026470
 8004f94:	40026028 	.word	0x40026028
 8004f98:	40026428 	.word	0x40026428
 8004f9c:	40026088 	.word	0x40026088
 8004fa0:	40026488 	.word	0x40026488
 8004fa4:	40026040 	.word	0x40026040
 8004fa8:	40026440 	.word	0x40026440
 8004fac:	400260a0 	.word	0x400260a0
 8004fb0:	400264a0 	.word	0x400264a0
 8004fb4:	40026400 	.word	0x40026400
 8004fb8:	400260b8 	.word	0x400260b8
 8004fbc:	40026058 	.word	0x40026058
 8004fc0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004fc4:	e01b      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004fc6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004fca:	e018      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004fcc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004fd0:	e015      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004fd2:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004fd6:	e012      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004fd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004fdc:	e00f      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004fde:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004fe2:	e00c      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004fe4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004fe8:	e009      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004fea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004fee:	e006      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004ff0:	2304      	movs	r3, #4
 8004ff2:	e004      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004ff4:	2304      	movs	r3, #4
 8004ff6:	e002      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004ff8:	2304      	movs	r3, #4
 8004ffa:	e000      	b.n	8004ffe <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004ffc:	2304      	movs	r3, #4
 8004ffe:	4a8b      	ldr	r2, [pc, #556]	@ (800522c <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8005000:	60d3      	str	r3, [r2, #12]
 8005002:	e05f      	b.n	80050c4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a89      	ldr	r2, [pc, #548]	@ (8005230 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d057      	beq.n	80050be <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a88      	ldr	r2, [pc, #544]	@ (8005234 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d050      	beq.n	80050ba <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a86      	ldr	r2, [pc, #536]	@ (8005238 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d049      	beq.n	80050b6 <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a85      	ldr	r2, [pc, #532]	@ (800523c <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d042      	beq.n	80050b2 <HAL_DMAEx_MultiBufferStart_IT+0xe8e>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a83      	ldr	r2, [pc, #524]	@ (8005240 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d03a      	beq.n	80050ac <HAL_DMAEx_MultiBufferStart_IT+0xe88>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a82      	ldr	r2, [pc, #520]	@ (8005244 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d032      	beq.n	80050a6 <HAL_DMAEx_MultiBufferStart_IT+0xe82>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a80      	ldr	r2, [pc, #512]	@ (8005248 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d02a      	beq.n	80050a0 <HAL_DMAEx_MultiBufferStart_IT+0xe7c>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a7f      	ldr	r2, [pc, #508]	@ (800524c <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d022      	beq.n	800509a <HAL_DMAEx_MultiBufferStart_IT+0xe76>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a7d      	ldr	r2, [pc, #500]	@ (8005250 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d01a      	beq.n	8005094 <HAL_DMAEx_MultiBufferStart_IT+0xe70>
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a7c      	ldr	r2, [pc, #496]	@ (8005254 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d012      	beq.n	800508e <HAL_DMAEx_MultiBufferStart_IT+0xe6a>
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a7a      	ldr	r2, [pc, #488]	@ (8005258 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d00a      	beq.n	8005088 <HAL_DMAEx_MultiBufferStart_IT+0xe64>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a79      	ldr	r2, [pc, #484]	@ (800525c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d102      	bne.n	8005082 <HAL_DMAEx_MultiBufferStart_IT+0xe5e>
 800507c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005080:	e01e      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005082:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005086:	e01b      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005088:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800508c:	e018      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800508e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005092:	e015      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005094:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005098:	e012      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800509a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800509e:	e00f      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80050a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80050a4:	e00c      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80050a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80050aa:	e009      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80050ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80050b0:	e006      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80050b2:	2304      	movs	r3, #4
 80050b4:	e004      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80050b6:	2304      	movs	r3, #4
 80050b8:	e002      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80050ba:	2304      	movs	r3, #4
 80050bc:	e000      	b.n	80050c0 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80050be:	2304      	movs	r3, #4
 80050c0:	4a5a      	ldr	r2, [pc, #360]	@ (800522c <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 80050c2:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	461a      	mov	r2, r3
 80050ca:	4b65      	ldr	r3, [pc, #404]	@ (8005260 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d95c      	bls.n	800518a <HAL_DMAEx_MultiBufferStart_IT+0xf66>
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a56      	ldr	r2, [pc, #344]	@ (8005230 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d053      	beq.n	8005182 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a55      	ldr	r2, [pc, #340]	@ (8005234 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d04c      	beq.n	800517e <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a53      	ldr	r2, [pc, #332]	@ (8005238 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d045      	beq.n	800517a <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a52      	ldr	r2, [pc, #328]	@ (800523c <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d03e      	beq.n	8005176 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a50      	ldr	r2, [pc, #320]	@ (8005240 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d037      	beq.n	8005172 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a4f      	ldr	r2, [pc, #316]	@ (8005244 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d030      	beq.n	800516e <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a4d      	ldr	r2, [pc, #308]	@ (8005248 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d029      	beq.n	800516a <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a4c      	ldr	r2, [pc, #304]	@ (800524c <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d022      	beq.n	8005166 <HAL_DMAEx_MultiBufferStart_IT+0xf42>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a4a      	ldr	r2, [pc, #296]	@ (8005250 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d01a      	beq.n	8005160 <HAL_DMAEx_MultiBufferStart_IT+0xf3c>
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a49      	ldr	r2, [pc, #292]	@ (8005254 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d012      	beq.n	800515a <HAL_DMAEx_MultiBufferStart_IT+0xf36>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a47      	ldr	r2, [pc, #284]	@ (8005258 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d00a      	beq.n	8005154 <HAL_DMAEx_MultiBufferStart_IT+0xf30>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a46      	ldr	r2, [pc, #280]	@ (800525c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d102      	bne.n	800514e <HAL_DMAEx_MultiBufferStart_IT+0xf2a>
 8005148:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800514c:	e01a      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 800514e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005152:	e017      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005154:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005158:	e014      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 800515a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800515e:	e011      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005160:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005164:	e00e      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005166:	2340      	movs	r3, #64	@ 0x40
 8005168:	e00c      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 800516a:	2340      	movs	r3, #64	@ 0x40
 800516c:	e00a      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 800516e:	2340      	movs	r3, #64	@ 0x40
 8005170:	e008      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005172:	2340      	movs	r3, #64	@ 0x40
 8005174:	e006      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005176:	2301      	movs	r3, #1
 8005178:	e004      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 800517a:	2301      	movs	r3, #1
 800517c:	e002      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 800517e:	2301      	movs	r3, #1
 8005180:	e000      	b.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005182:	2301      	movs	r3, #1
 8005184:	4a37      	ldr	r2, [pc, #220]	@ (8005264 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8005186:	60d3      	str	r3, [r2, #12]
 8005188:	e141      	b.n	800540e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	461a      	mov	r2, r3
 8005190:	4b35      	ldr	r3, [pc, #212]	@ (8005268 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8005192:	429a      	cmp	r2, r3
 8005194:	d97c      	bls.n	8005290 <HAL_DMAEx_MultiBufferStart_IT+0x106c>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a25      	ldr	r2, [pc, #148]	@ (8005230 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d073      	beq.n	8005288 <HAL_DMAEx_MultiBufferStart_IT+0x1064>
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a23      	ldr	r2, [pc, #140]	@ (8005234 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d06c      	beq.n	8005284 <HAL_DMAEx_MultiBufferStart_IT+0x1060>
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a22      	ldr	r2, [pc, #136]	@ (8005238 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d065      	beq.n	8005280 <HAL_DMAEx_MultiBufferStart_IT+0x105c>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a20      	ldr	r2, [pc, #128]	@ (800523c <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d05e      	beq.n	800527c <HAL_DMAEx_MultiBufferStart_IT+0x1058>
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a1f      	ldr	r2, [pc, #124]	@ (8005240 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d057      	beq.n	8005278 <HAL_DMAEx_MultiBufferStart_IT+0x1054>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a1d      	ldr	r2, [pc, #116]	@ (8005244 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d050      	beq.n	8005274 <HAL_DMAEx_MultiBufferStart_IT+0x1050>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a1c      	ldr	r2, [pc, #112]	@ (8005248 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d049      	beq.n	8005270 <HAL_DMAEx_MultiBufferStart_IT+0x104c>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a1a      	ldr	r2, [pc, #104]	@ (800524c <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d042      	beq.n	800526c <HAL_DMAEx_MultiBufferStart_IT+0x1048>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a19      	ldr	r2, [pc, #100]	@ (8005250 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d01a      	beq.n	8005226 <HAL_DMAEx_MultiBufferStart_IT+0x1002>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a17      	ldr	r2, [pc, #92]	@ (8005254 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d012      	beq.n	8005220 <HAL_DMAEx_MultiBufferStart_IT+0xffc>
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a16      	ldr	r2, [pc, #88]	@ (8005258 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d00a      	beq.n	800521a <HAL_DMAEx_MultiBufferStart_IT+0xff6>
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a14      	ldr	r2, [pc, #80]	@ (800525c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d102      	bne.n	8005214 <HAL_DMAEx_MultiBufferStart_IT+0xff0>
 800520e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005212:	e03a      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005214:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005218:	e037      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 800521a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800521e:	e034      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005220:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005224:	e031      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005226:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800522a:	e02e      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 800522c:	40026000 	.word	0x40026000
 8005230:	40026010 	.word	0x40026010
 8005234:	40026410 	.word	0x40026410
 8005238:	40026070 	.word	0x40026070
 800523c:	40026470 	.word	0x40026470
 8005240:	40026028 	.word	0x40026028
 8005244:	40026428 	.word	0x40026428
 8005248:	40026088 	.word	0x40026088
 800524c:	40026488 	.word	0x40026488
 8005250:	40026040 	.word	0x40026040
 8005254:	40026440 	.word	0x40026440
 8005258:	400260a0 	.word	0x400260a0
 800525c:	400264a0 	.word	0x400264a0
 8005260:	40026458 	.word	0x40026458
 8005264:	40026400 	.word	0x40026400
 8005268:	400260b8 	.word	0x400260b8
 800526c:	2340      	movs	r3, #64	@ 0x40
 800526e:	e00c      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005270:	2340      	movs	r3, #64	@ 0x40
 8005272:	e00a      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005274:	2340      	movs	r3, #64	@ 0x40
 8005276:	e008      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005278:	2340      	movs	r3, #64	@ 0x40
 800527a:	e006      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 800527c:	2301      	movs	r3, #1
 800527e:	e004      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005280:	2301      	movs	r3, #1
 8005282:	e002      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005284:	2301      	movs	r3, #1
 8005286:	e000      	b.n	800528a <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005288:	2301      	movs	r3, #1
 800528a:	4a7b      	ldr	r2, [pc, #492]	@ (8005478 <HAL_DMAEx_MultiBufferStart_IT+0x1254>)
 800528c:	6093      	str	r3, [r2, #8]
 800528e:	e0be      	b.n	800540e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	461a      	mov	r2, r3
 8005296:	4b79      	ldr	r3, [pc, #484]	@ (800547c <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8005298:	429a      	cmp	r2, r3
 800529a:	d95c      	bls.n	8005356 <HAL_DMAEx_MultiBufferStart_IT+0x1132>
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a77      	ldr	r2, [pc, #476]	@ (8005480 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d053      	beq.n	800534e <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a76      	ldr	r2, [pc, #472]	@ (8005484 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d04c      	beq.n	800534a <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a74      	ldr	r2, [pc, #464]	@ (8005488 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d045      	beq.n	8005346 <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a73      	ldr	r2, [pc, #460]	@ (800548c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d03e      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a71      	ldr	r2, [pc, #452]	@ (8005490 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d037      	beq.n	800533e <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a70      	ldr	r2, [pc, #448]	@ (8005494 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d030      	beq.n	800533a <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a6e      	ldr	r2, [pc, #440]	@ (8005498 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d029      	beq.n	8005336 <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a6d      	ldr	r2, [pc, #436]	@ (800549c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d022      	beq.n	8005332 <HAL_DMAEx_MultiBufferStart_IT+0x110e>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a6b      	ldr	r2, [pc, #428]	@ (80054a0 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d01a      	beq.n	800532c <HAL_DMAEx_MultiBufferStart_IT+0x1108>
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a6a      	ldr	r2, [pc, #424]	@ (80054a4 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d012      	beq.n	8005326 <HAL_DMAEx_MultiBufferStart_IT+0x1102>
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a68      	ldr	r2, [pc, #416]	@ (80054a8 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d00a      	beq.n	8005320 <HAL_DMAEx_MultiBufferStart_IT+0x10fc>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a67      	ldr	r2, [pc, #412]	@ (80054ac <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d102      	bne.n	800531a <HAL_DMAEx_MultiBufferStart_IT+0x10f6>
 8005314:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005318:	e01a      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800531a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800531e:	e017      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005320:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005324:	e014      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005326:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800532a:	e011      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800532c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005330:	e00e      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005332:	2340      	movs	r3, #64	@ 0x40
 8005334:	e00c      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005336:	2340      	movs	r3, #64	@ 0x40
 8005338:	e00a      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800533a:	2340      	movs	r3, #64	@ 0x40
 800533c:	e008      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800533e:	2340      	movs	r3, #64	@ 0x40
 8005340:	e006      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005342:	2301      	movs	r3, #1
 8005344:	e004      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005346:	2301      	movs	r3, #1
 8005348:	e002      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800534a:	2301      	movs	r3, #1
 800534c:	e000      	b.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800534e:	2301      	movs	r3, #1
 8005350:	4a57      	ldr	r2, [pc, #348]	@ (80054b0 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8005352:	60d3      	str	r3, [r2, #12]
 8005354:	e05b      	b.n	800540e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a49      	ldr	r2, [pc, #292]	@ (8005480 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d053      	beq.n	8005408 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a47      	ldr	r2, [pc, #284]	@ (8005484 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d04c      	beq.n	8005404 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a46      	ldr	r2, [pc, #280]	@ (8005488 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d045      	beq.n	8005400 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a44      	ldr	r2, [pc, #272]	@ (800548c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d03e      	beq.n	80053fc <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a43      	ldr	r2, [pc, #268]	@ (8005490 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d037      	beq.n	80053f8 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a41      	ldr	r2, [pc, #260]	@ (8005494 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d030      	beq.n	80053f4 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a40      	ldr	r2, [pc, #256]	@ (8005498 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d029      	beq.n	80053f0 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a3e      	ldr	r2, [pc, #248]	@ (800549c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d022      	beq.n	80053ec <HAL_DMAEx_MultiBufferStart_IT+0x11c8>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a3d      	ldr	r2, [pc, #244]	@ (80054a0 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d01a      	beq.n	80053e6 <HAL_DMAEx_MultiBufferStart_IT+0x11c2>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a3b      	ldr	r2, [pc, #236]	@ (80054a4 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d012      	beq.n	80053e0 <HAL_DMAEx_MultiBufferStart_IT+0x11bc>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a3a      	ldr	r2, [pc, #232]	@ (80054a8 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d00a      	beq.n	80053da <HAL_DMAEx_MultiBufferStart_IT+0x11b6>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a38      	ldr	r2, [pc, #224]	@ (80054ac <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d102      	bne.n	80053d4 <HAL_DMAEx_MultiBufferStart_IT+0x11b0>
 80053ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80053d2:	e01a      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80053d4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80053d8:	e017      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80053da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80053de:	e014      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80053e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80053e4:	e011      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80053e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80053ea:	e00e      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80053ec:	2340      	movs	r3, #64	@ 0x40
 80053ee:	e00c      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80053f0:	2340      	movs	r3, #64	@ 0x40
 80053f2:	e00a      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80053f4:	2340      	movs	r3, #64	@ 0x40
 80053f6:	e008      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80053f8:	2340      	movs	r3, #64	@ 0x40
 80053fa:	e006      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80053fc:	2301      	movs	r3, #1
 80053fe:	e004      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005400:	2301      	movs	r3, #1
 8005402:	e002      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005404:	2301      	movs	r3, #1
 8005406:	e000      	b.n	800540a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005408:	2301      	movs	r3, #1
 800540a:	4a29      	ldr	r2, [pc, #164]	@ (80054b0 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 800540c:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f042 0216 	orr.w	r2, r2, #22
 800541c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	695a      	ldr	r2, [r3, #20]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800542c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005432:	2b00      	cmp	r3, #0
 8005434:	d103      	bne.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x121a>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800543a:	2b00      	cmp	r3, #0
 800543c:	d007      	beq.n	800544e <HAL_DMAEx_MultiBufferStart_IT+0x122a>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f042 0208 	orr.w	r2, r2, #8
 800544c:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f042 0201 	orr.w	r2, r2, #1
 800545c:	601a      	str	r2, [r3, #0]
 800545e:	e005      	b.n	800546c <HAL_DMAEx_MultiBufferStart_IT+0x1248>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005468:	2302      	movs	r3, #2
 800546a:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 800546c:	7dfb      	ldrb	r3, [r7, #23]
}
 800546e:	4618      	mov	r0, r3
 8005470:	3718      	adds	r7, #24
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	40026400 	.word	0x40026400
 800547c:	40026058 	.word	0x40026058
 8005480:	40026010 	.word	0x40026010
 8005484:	40026410 	.word	0x40026410
 8005488:	40026070 	.word	0x40026070
 800548c:	40026470 	.word	0x40026470
 8005490:	40026028 	.word	0x40026028
 8005494:	40026428 	.word	0x40026428
 8005498:	40026088 	.word	0x40026088
 800549c:	40026488 	.word	0x40026488
 80054a0:	40026040 	.word	0x40026040
 80054a4:	40026440 	.word	0x40026440
 80054a8:	400260a0 	.word	0x400260a0
 80054ac:	400264a0 	.word	0x400264a0
 80054b0:	40026000 	.word	0x40026000

080054b4 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b085      	sub	sp, #20
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	4613      	mov	r3, r2
 80054c0:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 80054c2:	79fb      	ldrb	r3, [r7, #7]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d104      	bne.n	80054d2 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68ba      	ldr	r2, [r7, #8]
 80054ce:	60da      	str	r2, [r3, #12]
 80054d0:	e003      	b.n	80054da <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68ba      	ldr	r2, [r7, #8]
 80054d8:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80054da:	2300      	movs	r3, #0
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3714      	adds	r7, #20
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80054e8:	b480      	push	{r7}
 80054ea:	b085      	sub	sp, #20
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
 80054f4:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	683a      	ldr	r2, [r7, #0]
 80054fc:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	2b40      	cmp	r3, #64	@ 0x40
 8005504:	d108      	bne.n	8005518 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005516:	e007      	b.n	8005528 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	68ba      	ldr	r2, [r7, #8]
 800551e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	60da      	str	r2, [r3, #12]
}
 8005528:	bf00      	nop
 800552a:	3714      	adds	r7, #20
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005534:	b480      	push	{r7}
 8005536:	b089      	sub	sp, #36	@ 0x24
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800553e:	2300      	movs	r3, #0
 8005540:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005542:	2300      	movs	r3, #0
 8005544:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005546:	2300      	movs	r3, #0
 8005548:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800554a:	2300      	movs	r3, #0
 800554c:	61fb      	str	r3, [r7, #28]
 800554e:	e165      	b.n	800581c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005550:	2201      	movs	r2, #1
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	fa02 f303 	lsl.w	r3, r2, r3
 8005558:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	4013      	ands	r3, r2
 8005562:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005564:	693a      	ldr	r2, [r7, #16]
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	429a      	cmp	r2, r3
 800556a:	f040 8154 	bne.w	8005816 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f003 0303 	and.w	r3, r3, #3
 8005576:	2b01      	cmp	r3, #1
 8005578:	d005      	beq.n	8005586 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005582:	2b02      	cmp	r3, #2
 8005584:	d130      	bne.n	80055e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	005b      	lsls	r3, r3, #1
 8005590:	2203      	movs	r2, #3
 8005592:	fa02 f303 	lsl.w	r3, r2, r3
 8005596:	43db      	mvns	r3, r3
 8005598:	69ba      	ldr	r2, [r7, #24]
 800559a:	4013      	ands	r3, r2
 800559c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	68da      	ldr	r2, [r3, #12]
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	005b      	lsls	r3, r3, #1
 80055a6:	fa02 f303 	lsl.w	r3, r2, r3
 80055aa:	69ba      	ldr	r2, [r7, #24]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	69ba      	ldr	r2, [r7, #24]
 80055b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80055bc:	2201      	movs	r2, #1
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	fa02 f303 	lsl.w	r3, r2, r3
 80055c4:	43db      	mvns	r3, r3
 80055c6:	69ba      	ldr	r2, [r7, #24]
 80055c8:	4013      	ands	r3, r2
 80055ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	091b      	lsrs	r3, r3, #4
 80055d2:	f003 0201 	and.w	r2, r3, #1
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	fa02 f303 	lsl.w	r3, r2, r3
 80055dc:	69ba      	ldr	r2, [r7, #24]
 80055de:	4313      	orrs	r3, r2
 80055e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	69ba      	ldr	r2, [r7, #24]
 80055e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f003 0303 	and.w	r3, r3, #3
 80055f0:	2b03      	cmp	r3, #3
 80055f2:	d017      	beq.n	8005624 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	005b      	lsls	r3, r3, #1
 80055fe:	2203      	movs	r2, #3
 8005600:	fa02 f303 	lsl.w	r3, r2, r3
 8005604:	43db      	mvns	r3, r3
 8005606:	69ba      	ldr	r2, [r7, #24]
 8005608:	4013      	ands	r3, r2
 800560a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	689a      	ldr	r2, [r3, #8]
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	005b      	lsls	r3, r3, #1
 8005614:	fa02 f303 	lsl.w	r3, r2, r3
 8005618:	69ba      	ldr	r2, [r7, #24]
 800561a:	4313      	orrs	r3, r2
 800561c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	f003 0303 	and.w	r3, r3, #3
 800562c:	2b02      	cmp	r3, #2
 800562e:	d123      	bne.n	8005678 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	08da      	lsrs	r2, r3, #3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	3208      	adds	r2, #8
 8005638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800563c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	220f      	movs	r2, #15
 8005648:	fa02 f303 	lsl.w	r3, r2, r3
 800564c:	43db      	mvns	r3, r3
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	4013      	ands	r3, r2
 8005652:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	691a      	ldr	r2, [r3, #16]
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	f003 0307 	and.w	r3, r3, #7
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	fa02 f303 	lsl.w	r3, r2, r3
 8005664:	69ba      	ldr	r2, [r7, #24]
 8005666:	4313      	orrs	r3, r2
 8005668:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	08da      	lsrs	r2, r3, #3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	3208      	adds	r2, #8
 8005672:	69b9      	ldr	r1, [r7, #24]
 8005674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	005b      	lsls	r3, r3, #1
 8005682:	2203      	movs	r2, #3
 8005684:	fa02 f303 	lsl.w	r3, r2, r3
 8005688:	43db      	mvns	r3, r3
 800568a:	69ba      	ldr	r2, [r7, #24]
 800568c:	4013      	ands	r3, r2
 800568e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f003 0203 	and.w	r2, r3, #3
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	005b      	lsls	r3, r3, #1
 800569c:	fa02 f303 	lsl.w	r3, r2, r3
 80056a0:	69ba      	ldr	r2, [r7, #24]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	69ba      	ldr	r2, [r7, #24]
 80056aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f000 80ae 	beq.w	8005816 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056ba:	2300      	movs	r3, #0
 80056bc:	60fb      	str	r3, [r7, #12]
 80056be:	4b5d      	ldr	r3, [pc, #372]	@ (8005834 <HAL_GPIO_Init+0x300>)
 80056c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056c2:	4a5c      	ldr	r2, [pc, #368]	@ (8005834 <HAL_GPIO_Init+0x300>)
 80056c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80056ca:	4b5a      	ldr	r3, [pc, #360]	@ (8005834 <HAL_GPIO_Init+0x300>)
 80056cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056d2:	60fb      	str	r3, [r7, #12]
 80056d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80056d6:	4a58      	ldr	r2, [pc, #352]	@ (8005838 <HAL_GPIO_Init+0x304>)
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	089b      	lsrs	r3, r3, #2
 80056dc:	3302      	adds	r3, #2
 80056de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	f003 0303 	and.w	r3, r3, #3
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	220f      	movs	r2, #15
 80056ee:	fa02 f303 	lsl.w	r3, r2, r3
 80056f2:	43db      	mvns	r3, r3
 80056f4:	69ba      	ldr	r2, [r7, #24]
 80056f6:	4013      	ands	r3, r2
 80056f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a4f      	ldr	r2, [pc, #316]	@ (800583c <HAL_GPIO_Init+0x308>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d025      	beq.n	800574e <HAL_GPIO_Init+0x21a>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a4e      	ldr	r2, [pc, #312]	@ (8005840 <HAL_GPIO_Init+0x30c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d01f      	beq.n	800574a <HAL_GPIO_Init+0x216>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a4d      	ldr	r2, [pc, #308]	@ (8005844 <HAL_GPIO_Init+0x310>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d019      	beq.n	8005746 <HAL_GPIO_Init+0x212>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a4c      	ldr	r2, [pc, #304]	@ (8005848 <HAL_GPIO_Init+0x314>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d013      	beq.n	8005742 <HAL_GPIO_Init+0x20e>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a4b      	ldr	r2, [pc, #300]	@ (800584c <HAL_GPIO_Init+0x318>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d00d      	beq.n	800573e <HAL_GPIO_Init+0x20a>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a4a      	ldr	r2, [pc, #296]	@ (8005850 <HAL_GPIO_Init+0x31c>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d007      	beq.n	800573a <HAL_GPIO_Init+0x206>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a49      	ldr	r2, [pc, #292]	@ (8005854 <HAL_GPIO_Init+0x320>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d101      	bne.n	8005736 <HAL_GPIO_Init+0x202>
 8005732:	2306      	movs	r3, #6
 8005734:	e00c      	b.n	8005750 <HAL_GPIO_Init+0x21c>
 8005736:	2307      	movs	r3, #7
 8005738:	e00a      	b.n	8005750 <HAL_GPIO_Init+0x21c>
 800573a:	2305      	movs	r3, #5
 800573c:	e008      	b.n	8005750 <HAL_GPIO_Init+0x21c>
 800573e:	2304      	movs	r3, #4
 8005740:	e006      	b.n	8005750 <HAL_GPIO_Init+0x21c>
 8005742:	2303      	movs	r3, #3
 8005744:	e004      	b.n	8005750 <HAL_GPIO_Init+0x21c>
 8005746:	2302      	movs	r3, #2
 8005748:	e002      	b.n	8005750 <HAL_GPIO_Init+0x21c>
 800574a:	2301      	movs	r3, #1
 800574c:	e000      	b.n	8005750 <HAL_GPIO_Init+0x21c>
 800574e:	2300      	movs	r3, #0
 8005750:	69fa      	ldr	r2, [r7, #28]
 8005752:	f002 0203 	and.w	r2, r2, #3
 8005756:	0092      	lsls	r2, r2, #2
 8005758:	4093      	lsls	r3, r2
 800575a:	69ba      	ldr	r2, [r7, #24]
 800575c:	4313      	orrs	r3, r2
 800575e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005760:	4935      	ldr	r1, [pc, #212]	@ (8005838 <HAL_GPIO_Init+0x304>)
 8005762:	69fb      	ldr	r3, [r7, #28]
 8005764:	089b      	lsrs	r3, r3, #2
 8005766:	3302      	adds	r3, #2
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800576e:	4b3a      	ldr	r3, [pc, #232]	@ (8005858 <HAL_GPIO_Init+0x324>)
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	43db      	mvns	r3, r3
 8005778:	69ba      	ldr	r2, [r7, #24]
 800577a:	4013      	ands	r3, r2
 800577c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d003      	beq.n	8005792 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800578a:	69ba      	ldr	r2, [r7, #24]
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	4313      	orrs	r3, r2
 8005790:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005792:	4a31      	ldr	r2, [pc, #196]	@ (8005858 <HAL_GPIO_Init+0x324>)
 8005794:	69bb      	ldr	r3, [r7, #24]
 8005796:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005798:	4b2f      	ldr	r3, [pc, #188]	@ (8005858 <HAL_GPIO_Init+0x324>)
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	43db      	mvns	r3, r3
 80057a2:	69ba      	ldr	r2, [r7, #24]
 80057a4:	4013      	ands	r3, r2
 80057a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d003      	beq.n	80057bc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80057b4:	69ba      	ldr	r2, [r7, #24]
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80057bc:	4a26      	ldr	r2, [pc, #152]	@ (8005858 <HAL_GPIO_Init+0x324>)
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80057c2:	4b25      	ldr	r3, [pc, #148]	@ (8005858 <HAL_GPIO_Init+0x324>)
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	43db      	mvns	r3, r3
 80057cc:	69ba      	ldr	r2, [r7, #24]
 80057ce:	4013      	ands	r3, r2
 80057d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80057de:	69ba      	ldr	r2, [r7, #24]
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80057e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005858 <HAL_GPIO_Init+0x324>)
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80057ec:	4b1a      	ldr	r3, [pc, #104]	@ (8005858 <HAL_GPIO_Init+0x324>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	43db      	mvns	r3, r3
 80057f6:	69ba      	ldr	r2, [r7, #24]
 80057f8:	4013      	ands	r3, r2
 80057fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d003      	beq.n	8005810 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005808:	69ba      	ldr	r2, [r7, #24]
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	4313      	orrs	r3, r2
 800580e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005810:	4a11      	ldr	r2, [pc, #68]	@ (8005858 <HAL_GPIO_Init+0x324>)
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	3301      	adds	r3, #1
 800581a:	61fb      	str	r3, [r7, #28]
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	2b0f      	cmp	r3, #15
 8005820:	f67f ae96 	bls.w	8005550 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005824:	bf00      	nop
 8005826:	bf00      	nop
 8005828:	3724      	adds	r7, #36	@ 0x24
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	40023800 	.word	0x40023800
 8005838:	40013800 	.word	0x40013800
 800583c:	40020000 	.word	0x40020000
 8005840:	40020400 	.word	0x40020400
 8005844:	40020800 	.word	0x40020800
 8005848:	40020c00 	.word	0x40020c00
 800584c:	40021000 	.word	0x40021000
 8005850:	40021400 	.word	0x40021400
 8005854:	40021800 	.word	0x40021800
 8005858:	40013c00 	.word	0x40013c00

0800585c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	460b      	mov	r3, r1
 8005866:	807b      	strh	r3, [r7, #2]
 8005868:	4613      	mov	r3, r2
 800586a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800586c:	787b      	ldrb	r3, [r7, #1]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d003      	beq.n	800587a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005872:	887a      	ldrh	r2, [r7, #2]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005878:	e003      	b.n	8005882 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800587a:	887b      	ldrh	r3, [r7, #2]
 800587c:	041a      	lsls	r2, r3, #16
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	619a      	str	r2, [r3, #24]
}
 8005882:	bf00      	nop
 8005884:	370c      	adds	r7, #12
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr

0800588e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800588e:	b480      	push	{r7}
 8005890:	b085      	sub	sp, #20
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
 8005896:	460b      	mov	r3, r1
 8005898:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	695b      	ldr	r3, [r3, #20]
 800589e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80058a0:	887a      	ldrh	r2, [r7, #2]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	4013      	ands	r3, r2
 80058a6:	041a      	lsls	r2, r3, #16
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	43d9      	mvns	r1, r3
 80058ac:	887b      	ldrh	r3, [r7, #2]
 80058ae:	400b      	ands	r3, r1
 80058b0:	431a      	orrs	r2, r3
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	619a      	str	r2, [r3, #24]
}
 80058b6:	bf00      	nop
 80058b8:	3714      	adds	r7, #20
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr
	...

080058c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	4603      	mov	r3, r0
 80058cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80058ce:	4b08      	ldr	r3, [pc, #32]	@ (80058f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80058d0:	695a      	ldr	r2, [r3, #20]
 80058d2:	88fb      	ldrh	r3, [r7, #6]
 80058d4:	4013      	ands	r3, r2
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d006      	beq.n	80058e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80058da:	4a05      	ldr	r2, [pc, #20]	@ (80058f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80058dc:	88fb      	ldrh	r3, [r7, #6]
 80058de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80058e0:	88fb      	ldrh	r3, [r7, #6]
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 f806 	bl	80058f4 <HAL_GPIO_EXTI_Callback>
  }
}
 80058e8:	bf00      	nop
 80058ea:	3708      	adds	r7, #8
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	40013c00 	.word	0x40013c00

080058f4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	4603      	mov	r3, r0
 80058fc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80058fe:	bf00      	nop
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr
	...

0800590c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d101      	bne.n	800591e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e12b      	b.n	8005b76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b00      	cmp	r3, #0
 8005928:	d106      	bne.n	8005938 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f7fc ff18 	bl	8002768 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2224      	movs	r2, #36	@ 0x24
 800593c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f022 0201 	bic.w	r2, r2, #1
 800594e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800595e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800596e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005970:	f001 fa48 	bl	8006e04 <HAL_RCC_GetPCLK1Freq>
 8005974:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	4a81      	ldr	r2, [pc, #516]	@ (8005b80 <HAL_I2C_Init+0x274>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d807      	bhi.n	8005990 <HAL_I2C_Init+0x84>
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	4a80      	ldr	r2, [pc, #512]	@ (8005b84 <HAL_I2C_Init+0x278>)
 8005984:	4293      	cmp	r3, r2
 8005986:	bf94      	ite	ls
 8005988:	2301      	movls	r3, #1
 800598a:	2300      	movhi	r3, #0
 800598c:	b2db      	uxtb	r3, r3
 800598e:	e006      	b.n	800599e <HAL_I2C_Init+0x92>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	4a7d      	ldr	r2, [pc, #500]	@ (8005b88 <HAL_I2C_Init+0x27c>)
 8005994:	4293      	cmp	r3, r2
 8005996:	bf94      	ite	ls
 8005998:	2301      	movls	r3, #1
 800599a:	2300      	movhi	r3, #0
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e0e7      	b.n	8005b76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	4a78      	ldr	r2, [pc, #480]	@ (8005b8c <HAL_I2C_Init+0x280>)
 80059aa:	fba2 2303 	umull	r2, r3, r2, r3
 80059ae:	0c9b      	lsrs	r3, r3, #18
 80059b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68ba      	ldr	r2, [r7, #8]
 80059c2:	430a      	orrs	r2, r1
 80059c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	6a1b      	ldr	r3, [r3, #32]
 80059cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	4a6a      	ldr	r2, [pc, #424]	@ (8005b80 <HAL_I2C_Init+0x274>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d802      	bhi.n	80059e0 <HAL_I2C_Init+0xd4>
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	3301      	adds	r3, #1
 80059de:	e009      	b.n	80059f4 <HAL_I2C_Init+0xe8>
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80059e6:	fb02 f303 	mul.w	r3, r2, r3
 80059ea:	4a69      	ldr	r2, [pc, #420]	@ (8005b90 <HAL_I2C_Init+0x284>)
 80059ec:	fba2 2303 	umull	r2, r3, r2, r3
 80059f0:	099b      	lsrs	r3, r3, #6
 80059f2:	3301      	adds	r3, #1
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	6812      	ldr	r2, [r2, #0]
 80059f8:	430b      	orrs	r3, r1
 80059fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	69db      	ldr	r3, [r3, #28]
 8005a02:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005a06:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	495c      	ldr	r1, [pc, #368]	@ (8005b80 <HAL_I2C_Init+0x274>)
 8005a10:	428b      	cmp	r3, r1
 8005a12:	d819      	bhi.n	8005a48 <HAL_I2C_Init+0x13c>
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	1e59      	subs	r1, r3, #1
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	005b      	lsls	r3, r3, #1
 8005a1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a22:	1c59      	adds	r1, r3, #1
 8005a24:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005a28:	400b      	ands	r3, r1
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00a      	beq.n	8005a44 <HAL_I2C_Init+0x138>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	1e59      	subs	r1, r3, #1
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	005b      	lsls	r3, r3, #1
 8005a38:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a42:	e051      	b.n	8005ae8 <HAL_I2C_Init+0x1dc>
 8005a44:	2304      	movs	r3, #4
 8005a46:	e04f      	b.n	8005ae8 <HAL_I2C_Init+0x1dc>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d111      	bne.n	8005a74 <HAL_I2C_Init+0x168>
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	1e58      	subs	r0, r3, #1
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6859      	ldr	r1, [r3, #4]
 8005a58:	460b      	mov	r3, r1
 8005a5a:	005b      	lsls	r3, r3, #1
 8005a5c:	440b      	add	r3, r1
 8005a5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a62:	3301      	adds	r3, #1
 8005a64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	bf0c      	ite	eq
 8005a6c:	2301      	moveq	r3, #1
 8005a6e:	2300      	movne	r3, #0
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	e012      	b.n	8005a9a <HAL_I2C_Init+0x18e>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	1e58      	subs	r0, r3, #1
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6859      	ldr	r1, [r3, #4]
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	440b      	add	r3, r1
 8005a82:	0099      	lsls	r1, r3, #2
 8005a84:	440b      	add	r3, r1
 8005a86:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	bf0c      	ite	eq
 8005a94:	2301      	moveq	r3, #1
 8005a96:	2300      	movne	r3, #0
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d001      	beq.n	8005aa2 <HAL_I2C_Init+0x196>
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e022      	b.n	8005ae8 <HAL_I2C_Init+0x1dc>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10e      	bne.n	8005ac8 <HAL_I2C_Init+0x1bc>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	1e58      	subs	r0, r3, #1
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6859      	ldr	r1, [r3, #4]
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	005b      	lsls	r3, r3, #1
 8005ab6:	440b      	add	r3, r1
 8005ab8:	fbb0 f3f3 	udiv	r3, r0, r3
 8005abc:	3301      	adds	r3, #1
 8005abe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ac2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ac6:	e00f      	b.n	8005ae8 <HAL_I2C_Init+0x1dc>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	1e58      	subs	r0, r3, #1
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6859      	ldr	r1, [r3, #4]
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	440b      	add	r3, r1
 8005ad6:	0099      	lsls	r1, r3, #2
 8005ad8:	440b      	add	r3, r1
 8005ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ade:	3301      	adds	r3, #1
 8005ae0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ae4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005ae8:	6879      	ldr	r1, [r7, #4]
 8005aea:	6809      	ldr	r1, [r1, #0]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	69da      	ldr	r2, [r3, #28]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a1b      	ldr	r3, [r3, #32]
 8005b02:	431a      	orrs	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005b16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	6911      	ldr	r1, [r2, #16]
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	68d2      	ldr	r2, [r2, #12]
 8005b22:	4311      	orrs	r1, r2
 8005b24:	687a      	ldr	r2, [r7, #4]
 8005b26:	6812      	ldr	r2, [r2, #0]
 8005b28:	430b      	orrs	r3, r1
 8005b2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	695a      	ldr	r2, [r3, #20]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	431a      	orrs	r2, r3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f042 0201 	orr.w	r2, r2, #1
 8005b56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2220      	movs	r2, #32
 8005b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3710      	adds	r7, #16
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	000186a0 	.word	0x000186a0
 8005b84:	001e847f 	.word	0x001e847f
 8005b88:	003d08ff 	.word	0x003d08ff
 8005b8c:	431bde83 	.word	0x431bde83
 8005b90:	10624dd3 	.word	0x10624dd3

08005b94 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b088      	sub	sp, #32
 8005b98:	af02      	add	r7, sp, #8
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	607a      	str	r2, [r7, #4]
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	817b      	strh	r3, [r7, #10]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005ba8:	f7fd f91a 	bl	8002de0 <HAL_GetTick>
 8005bac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	2b20      	cmp	r3, #32
 8005bb8:	f040 80e0 	bne.w	8005d7c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	9300      	str	r3, [sp, #0]
 8005bc0:	2319      	movs	r3, #25
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	4970      	ldr	r1, [pc, #448]	@ (8005d88 <HAL_I2C_Master_Transmit+0x1f4>)
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f000 fdf4 	bl	80067b4 <I2C_WaitOnFlagUntilTimeout>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d001      	beq.n	8005bd6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005bd2:	2302      	movs	r3, #2
 8005bd4:	e0d3      	b.n	8005d7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d101      	bne.n	8005be4 <HAL_I2C_Master_Transmit+0x50>
 8005be0:	2302      	movs	r3, #2
 8005be2:	e0cc      	b.n	8005d7e <HAL_I2C_Master_Transmit+0x1ea>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0301 	and.w	r3, r3, #1
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d007      	beq.n	8005c0a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f042 0201 	orr.w	r2, r2, #1
 8005c08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2221      	movs	r2, #33	@ 0x21
 8005c1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2210      	movs	r2, #16
 8005c26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	893a      	ldrh	r2, [r7, #8]
 8005c3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c40:	b29a      	uxth	r2, r3
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	4a50      	ldr	r2, [pc, #320]	@ (8005d8c <HAL_I2C_Master_Transmit+0x1f8>)
 8005c4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005c4c:	8979      	ldrh	r1, [r7, #10]
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	6a3a      	ldr	r2, [r7, #32]
 8005c52:	68f8      	ldr	r0, [r7, #12]
 8005c54:	f000 fbc8 	bl	80063e8 <I2C_MasterRequestWrite>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d001      	beq.n	8005c62 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e08d      	b.n	8005d7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c62:	2300      	movs	r3, #0
 8005c64:	613b      	str	r3, [r7, #16]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	613b      	str	r3, [r7, #16]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	613b      	str	r3, [r7, #16]
 8005c76:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005c78:	e066      	b.n	8005d48 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c7a:	697a      	ldr	r2, [r7, #20]
 8005c7c:	6a39      	ldr	r1, [r7, #32]
 8005c7e:	68f8      	ldr	r0, [r7, #12]
 8005c80:	f000 feb2 	bl	80069e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d00d      	beq.n	8005ca6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c8e:	2b04      	cmp	r3, #4
 8005c90:	d107      	bne.n	8005ca2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ca0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e06b      	b.n	8005d7e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005caa:	781a      	ldrb	r2, [r3, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb6:	1c5a      	adds	r2, r3, #1
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	b29a      	uxth	r2, r3
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cce:	3b01      	subs	r3, #1
 8005cd0:	b29a      	uxth	r2, r3
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	695b      	ldr	r3, [r3, #20]
 8005cdc:	f003 0304 	and.w	r3, r3, #4
 8005ce0:	2b04      	cmp	r3, #4
 8005ce2:	d11b      	bne.n	8005d1c <HAL_I2C_Master_Transmit+0x188>
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d017      	beq.n	8005d1c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf0:	781a      	ldrb	r2, [r3, #0]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfc:	1c5a      	adds	r2, r3, #1
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	3b01      	subs	r3, #1
 8005d0a:	b29a      	uxth	r2, r3
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d14:	3b01      	subs	r3, #1
 8005d16:	b29a      	uxth	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d1c:	697a      	ldr	r2, [r7, #20]
 8005d1e:	6a39      	ldr	r1, [r7, #32]
 8005d20:	68f8      	ldr	r0, [r7, #12]
 8005d22:	f000 fea9 	bl	8006a78 <I2C_WaitOnBTFFlagUntilTimeout>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00d      	beq.n	8005d48 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d30:	2b04      	cmp	r3, #4
 8005d32:	d107      	bne.n	8005d44 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d42:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	e01a      	b.n	8005d7e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d194      	bne.n	8005c7a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2220      	movs	r2, #32
 8005d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	e000      	b.n	8005d7e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005d7c:	2302      	movs	r3, #2
  }
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3718      	adds	r7, #24
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	00100002 	.word	0x00100002
 8005d8c:	ffff0000 	.word	0xffff0000

08005d90 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b08c      	sub	sp, #48	@ 0x30
 8005d94:	af02      	add	r7, sp, #8
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	607a      	str	r2, [r7, #4]
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	817b      	strh	r3, [r7, #10]
 8005da0:	4613      	mov	r3, r2
 8005da2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005da4:	f7fd f81c 	bl	8002de0 <HAL_GetTick>
 8005da8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	2b20      	cmp	r3, #32
 8005db4:	f040 8217 	bne.w	80061e6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dba:	9300      	str	r3, [sp, #0]
 8005dbc:	2319      	movs	r3, #25
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	497c      	ldr	r1, [pc, #496]	@ (8005fb4 <HAL_I2C_Master_Receive+0x224>)
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f000 fcf6 	bl	80067b4 <I2C_WaitOnFlagUntilTimeout>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d001      	beq.n	8005dd2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005dce:	2302      	movs	r3, #2
 8005dd0:	e20a      	b.n	80061e8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d101      	bne.n	8005de0 <HAL_I2C_Master_Receive+0x50>
 8005ddc:	2302      	movs	r3, #2
 8005dde:	e203      	b.n	80061e8 <HAL_I2C_Master_Receive+0x458>
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0301 	and.w	r3, r3, #1
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d007      	beq.n	8005e06 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f042 0201 	orr.w	r2, r2, #1
 8005e04:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e14:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2222      	movs	r2, #34	@ 0x22
 8005e1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2210      	movs	r2, #16
 8005e22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	893a      	ldrh	r2, [r7, #8]
 8005e36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	4a5c      	ldr	r2, [pc, #368]	@ (8005fb8 <HAL_I2C_Master_Receive+0x228>)
 8005e46:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005e48:	8979      	ldrh	r1, [r7, #10]
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e4e:	68f8      	ldr	r0, [r7, #12]
 8005e50:	f000 fb4c 	bl	80064ec <I2C_MasterRequestRead>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e1c4      	b.n	80061e8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d113      	bne.n	8005e8e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e66:	2300      	movs	r3, #0
 8005e68:	623b      	str	r3, [r7, #32]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	623b      	str	r3, [r7, #32]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	699b      	ldr	r3, [r3, #24]
 8005e78:	623b      	str	r3, [r7, #32]
 8005e7a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e8a:	601a      	str	r2, [r3, #0]
 8005e8c:	e198      	b.n	80061c0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d11b      	bne.n	8005ece <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ea4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	61fb      	str	r3, [r7, #28]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	61fb      	str	r3, [r7, #28]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	699b      	ldr	r3, [r3, #24]
 8005eb8:	61fb      	str	r3, [r7, #28]
 8005eba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005eca:	601a      	str	r2, [r3, #0]
 8005ecc:	e178      	b.n	80061c0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d11b      	bne.n	8005f0e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ee4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ef4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	61bb      	str	r3, [r7, #24]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	61bb      	str	r3, [r7, #24]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	699b      	ldr	r3, [r3, #24]
 8005f08:	61bb      	str	r3, [r7, #24]
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	e158      	b.n	80061c0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005f1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f1e:	2300      	movs	r3, #0
 8005f20:	617b      	str	r3, [r7, #20]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	695b      	ldr	r3, [r3, #20]
 8005f28:	617b      	str	r3, [r7, #20]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	699b      	ldr	r3, [r3, #24]
 8005f30:	617b      	str	r3, [r7, #20]
 8005f32:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005f34:	e144      	b.n	80061c0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f3a:	2b03      	cmp	r3, #3
 8005f3c:	f200 80f1 	bhi.w	8006122 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d123      	bne.n	8005f90 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f000 fddb 	bl	8006b08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d001      	beq.n	8005f5c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e145      	b.n	80061e8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	691a      	ldr	r2, [r3, #16]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f66:	b2d2      	uxtb	r2, r2
 8005f68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f6e:	1c5a      	adds	r2, r3, #1
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	3b01      	subs	r3, #1
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f8e:	e117      	b.n	80061c0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f94:	2b02      	cmp	r3, #2
 8005f96:	d14e      	bne.n	8006036 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9a:	9300      	str	r3, [sp, #0]
 8005f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	4906      	ldr	r1, [pc, #24]	@ (8005fbc <HAL_I2C_Master_Receive+0x22c>)
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f000 fc06 	bl	80067b4 <I2C_WaitOnFlagUntilTimeout>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d008      	beq.n	8005fc0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e11a      	b.n	80061e8 <HAL_I2C_Master_Receive+0x458>
 8005fb2:	bf00      	nop
 8005fb4:	00100002 	.word	0x00100002
 8005fb8:	ffff0000 	.word	0xffff0000
 8005fbc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	691a      	ldr	r2, [r3, #16]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fda:	b2d2      	uxtb	r2, r2
 8005fdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe2:	1c5a      	adds	r2, r3, #1
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fec:	3b01      	subs	r3, #1
 8005fee:	b29a      	uxth	r2, r3
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	3b01      	subs	r3, #1
 8005ffc:	b29a      	uxth	r2, r3
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	691a      	ldr	r2, [r3, #16]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800600c:	b2d2      	uxtb	r2, r2
 800600e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006014:	1c5a      	adds	r2, r3, #1
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800601e:	3b01      	subs	r3, #1
 8006020:	b29a      	uxth	r2, r3
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800602a:	b29b      	uxth	r3, r3
 800602c:	3b01      	subs	r3, #1
 800602e:	b29a      	uxth	r2, r3
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006034:	e0c4      	b.n	80061c0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006038:	9300      	str	r3, [sp, #0]
 800603a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603c:	2200      	movs	r2, #0
 800603e:	496c      	ldr	r1, [pc, #432]	@ (80061f0 <HAL_I2C_Master_Receive+0x460>)
 8006040:	68f8      	ldr	r0, [r7, #12]
 8006042:	f000 fbb7 	bl	80067b4 <I2C_WaitOnFlagUntilTimeout>
 8006046:	4603      	mov	r3, r0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d001      	beq.n	8006050 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e0cb      	b.n	80061e8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800605e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	691a      	ldr	r2, [r3, #16]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606a:	b2d2      	uxtb	r2, r2
 800606c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006072:	1c5a      	adds	r2, r3, #1
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800607c:	3b01      	subs	r3, #1
 800607e:	b29a      	uxth	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006088:	b29b      	uxth	r3, r3
 800608a:	3b01      	subs	r3, #1
 800608c:	b29a      	uxth	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006094:	9300      	str	r3, [sp, #0]
 8006096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006098:	2200      	movs	r2, #0
 800609a:	4955      	ldr	r1, [pc, #340]	@ (80061f0 <HAL_I2C_Master_Receive+0x460>)
 800609c:	68f8      	ldr	r0, [r7, #12]
 800609e:	f000 fb89 	bl	80067b4 <I2C_WaitOnFlagUntilTimeout>
 80060a2:	4603      	mov	r3, r0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d001      	beq.n	80060ac <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	e09d      	b.n	80061e8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	691a      	ldr	r2, [r3, #16]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c6:	b2d2      	uxtb	r2, r2
 80060c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060d8:	3b01      	subs	r3, #1
 80060da:	b29a      	uxth	r2, r3
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	3b01      	subs	r3, #1
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	691a      	ldr	r2, [r3, #16]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f8:	b2d2      	uxtb	r2, r2
 80060fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006100:	1c5a      	adds	r2, r3, #1
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800610a:	3b01      	subs	r3, #1
 800610c:	b29a      	uxth	r2, r3
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006116:	b29b      	uxth	r3, r3
 8006118:	3b01      	subs	r3, #1
 800611a:	b29a      	uxth	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006120:	e04e      	b.n	80061c0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006124:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006126:	68f8      	ldr	r0, [r7, #12]
 8006128:	f000 fcee 	bl	8006b08 <I2C_WaitOnRXNEFlagUntilTimeout>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d001      	beq.n	8006136 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e058      	b.n	80061e8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	691a      	ldr	r2, [r3, #16]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006140:	b2d2      	uxtb	r2, r2
 8006142:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006148:	1c5a      	adds	r2, r3, #1
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006152:	3b01      	subs	r3, #1
 8006154:	b29a      	uxth	r2, r3
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800615e:	b29b      	uxth	r3, r3
 8006160:	3b01      	subs	r3, #1
 8006162:	b29a      	uxth	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	695b      	ldr	r3, [r3, #20]
 800616e:	f003 0304 	and.w	r3, r3, #4
 8006172:	2b04      	cmp	r3, #4
 8006174:	d124      	bne.n	80061c0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800617a:	2b03      	cmp	r3, #3
 800617c:	d107      	bne.n	800618e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800618c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	691a      	ldr	r2, [r3, #16]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006198:	b2d2      	uxtb	r2, r2
 800619a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a0:	1c5a      	adds	r2, r3, #1
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061aa:	3b01      	subs	r3, #1
 80061ac:	b29a      	uxth	r2, r3
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	3b01      	subs	r3, #1
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	f47f aeb6 	bne.w	8005f36 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2220      	movs	r2, #32
 80061ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2200      	movs	r2, #0
 80061d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80061e2:	2300      	movs	r3, #0
 80061e4:	e000      	b.n	80061e8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80061e6:	2302      	movs	r3, #2
  }
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3728      	adds	r7, #40	@ 0x28
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	00010004 	.word	0x00010004

080061f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b088      	sub	sp, #32
 80061f8:	af02      	add	r7, sp, #8
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	4608      	mov	r0, r1
 80061fe:	4611      	mov	r1, r2
 8006200:	461a      	mov	r2, r3
 8006202:	4603      	mov	r3, r0
 8006204:	817b      	strh	r3, [r7, #10]
 8006206:	460b      	mov	r3, r1
 8006208:	813b      	strh	r3, [r7, #8]
 800620a:	4613      	mov	r3, r2
 800620c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800620e:	f7fc fde7 	bl	8002de0 <HAL_GetTick>
 8006212:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800621a:	b2db      	uxtb	r3, r3
 800621c:	2b20      	cmp	r3, #32
 800621e:	f040 80d9 	bne.w	80063d4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	9300      	str	r3, [sp, #0]
 8006226:	2319      	movs	r3, #25
 8006228:	2201      	movs	r2, #1
 800622a:	496d      	ldr	r1, [pc, #436]	@ (80063e0 <HAL_I2C_Mem_Write+0x1ec>)
 800622c:	68f8      	ldr	r0, [r7, #12]
 800622e:	f000 fac1 	bl	80067b4 <I2C_WaitOnFlagUntilTimeout>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d001      	beq.n	800623c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006238:	2302      	movs	r3, #2
 800623a:	e0cc      	b.n	80063d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006242:	2b01      	cmp	r3, #1
 8006244:	d101      	bne.n	800624a <HAL_I2C_Mem_Write+0x56>
 8006246:	2302      	movs	r3, #2
 8006248:	e0c5      	b.n	80063d6 <HAL_I2C_Mem_Write+0x1e2>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2201      	movs	r2, #1
 800624e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b01      	cmp	r3, #1
 800625e:	d007      	beq.n	8006270 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f042 0201 	orr.w	r2, r2, #1
 800626e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800627e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2221      	movs	r2, #33	@ 0x21
 8006284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2240      	movs	r2, #64	@ 0x40
 800628c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2200      	movs	r2, #0
 8006294:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6a3a      	ldr	r2, [r7, #32]
 800629a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80062a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062a6:	b29a      	uxth	r2, r3
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	4a4d      	ldr	r2, [pc, #308]	@ (80063e4 <HAL_I2C_Mem_Write+0x1f0>)
 80062b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80062b2:	88f8      	ldrh	r0, [r7, #6]
 80062b4:	893a      	ldrh	r2, [r7, #8]
 80062b6:	8979      	ldrh	r1, [r7, #10]
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	9301      	str	r3, [sp, #4]
 80062bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062be:	9300      	str	r3, [sp, #0]
 80062c0:	4603      	mov	r3, r0
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f000 f9e0 	bl	8006688 <I2C_RequestMemoryWrite>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d052      	beq.n	8006374 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e081      	b.n	80063d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062d2:	697a      	ldr	r2, [r7, #20]
 80062d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062d6:	68f8      	ldr	r0, [r7, #12]
 80062d8:	f000 fb86 	bl	80069e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00d      	beq.n	80062fe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e6:	2b04      	cmp	r3, #4
 80062e8:	d107      	bne.n	80062fa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e06b      	b.n	80063d6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006302:	781a      	ldrb	r2, [r3, #0]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800630e:	1c5a      	adds	r2, r3, #1
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006318:	3b01      	subs	r3, #1
 800631a:	b29a      	uxth	r2, r3
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006324:	b29b      	uxth	r3, r3
 8006326:	3b01      	subs	r3, #1
 8006328:	b29a      	uxth	r2, r3
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	695b      	ldr	r3, [r3, #20]
 8006334:	f003 0304 	and.w	r3, r3, #4
 8006338:	2b04      	cmp	r3, #4
 800633a:	d11b      	bne.n	8006374 <HAL_I2C_Mem_Write+0x180>
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006340:	2b00      	cmp	r3, #0
 8006342:	d017      	beq.n	8006374 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006348:	781a      	ldrb	r2, [r3, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006354:	1c5a      	adds	r2, r3, #1
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800635e:	3b01      	subs	r3, #1
 8006360:	b29a      	uxth	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800636a:	b29b      	uxth	r3, r3
 800636c:	3b01      	subs	r3, #1
 800636e:	b29a      	uxth	r2, r3
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006378:	2b00      	cmp	r3, #0
 800637a:	d1aa      	bne.n	80062d2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800637c:	697a      	ldr	r2, [r7, #20]
 800637e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006380:	68f8      	ldr	r0, [r7, #12]
 8006382:	f000 fb79 	bl	8006a78 <I2C_WaitOnBTFFlagUntilTimeout>
 8006386:	4603      	mov	r3, r0
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00d      	beq.n	80063a8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006390:	2b04      	cmp	r3, #4
 8006392:	d107      	bne.n	80063a4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e016      	b.n	80063d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2220      	movs	r2, #32
 80063bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80063d0:	2300      	movs	r3, #0
 80063d2:	e000      	b.n	80063d6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80063d4:	2302      	movs	r3, #2
  }
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3718      	adds	r7, #24
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	00100002 	.word	0x00100002
 80063e4:	ffff0000 	.word	0xffff0000

080063e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b088      	sub	sp, #32
 80063ec:	af02      	add	r7, sp, #8
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	607a      	str	r2, [r7, #4]
 80063f2:	603b      	str	r3, [r7, #0]
 80063f4:	460b      	mov	r3, r1
 80063f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	2b08      	cmp	r3, #8
 8006402:	d006      	beq.n	8006412 <I2C_MasterRequestWrite+0x2a>
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	2b01      	cmp	r3, #1
 8006408:	d003      	beq.n	8006412 <I2C_MasterRequestWrite+0x2a>
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006410:	d108      	bne.n	8006424 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006420:	601a      	str	r2, [r3, #0]
 8006422:	e00b      	b.n	800643c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006428:	2b12      	cmp	r3, #18
 800642a:	d107      	bne.n	800643c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800643a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	9300      	str	r3, [sp, #0]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f000 f9b3 	bl	80067b4 <I2C_WaitOnFlagUntilTimeout>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d00d      	beq.n	8006470 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800645e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006462:	d103      	bne.n	800646c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800646a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800646c:	2303      	movs	r3, #3
 800646e:	e035      	b.n	80064dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	691b      	ldr	r3, [r3, #16]
 8006474:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006478:	d108      	bne.n	800648c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800647a:	897b      	ldrh	r3, [r7, #10]
 800647c:	b2db      	uxtb	r3, r3
 800647e:	461a      	mov	r2, r3
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006488:	611a      	str	r2, [r3, #16]
 800648a:	e01b      	b.n	80064c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800648c:	897b      	ldrh	r3, [r7, #10]
 800648e:	11db      	asrs	r3, r3, #7
 8006490:	b2db      	uxtb	r3, r3
 8006492:	f003 0306 	and.w	r3, r3, #6
 8006496:	b2db      	uxtb	r3, r3
 8006498:	f063 030f 	orn	r3, r3, #15
 800649c:	b2da      	uxtb	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	490e      	ldr	r1, [pc, #56]	@ (80064e4 <I2C_MasterRequestWrite+0xfc>)
 80064aa:	68f8      	ldr	r0, [r7, #12]
 80064ac:	f000 f9fc 	bl	80068a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064b0:	4603      	mov	r3, r0
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d001      	beq.n	80064ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e010      	b.n	80064dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80064ba:	897b      	ldrh	r3, [r7, #10]
 80064bc:	b2da      	uxtb	r2, r3
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	4907      	ldr	r1, [pc, #28]	@ (80064e8 <I2C_MasterRequestWrite+0x100>)
 80064ca:	68f8      	ldr	r0, [r7, #12]
 80064cc:	f000 f9ec 	bl	80068a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d001      	beq.n	80064da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e000      	b.n	80064dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3718      	adds	r7, #24
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	00010008 	.word	0x00010008
 80064e8:	00010002 	.word	0x00010002

080064ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b088      	sub	sp, #32
 80064f0:	af02      	add	r7, sp, #8
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	607a      	str	r2, [r7, #4]
 80064f6:	603b      	str	r3, [r7, #0]
 80064f8:	460b      	mov	r3, r1
 80064fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006500:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006510:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	2b08      	cmp	r3, #8
 8006516:	d006      	beq.n	8006526 <I2C_MasterRequestRead+0x3a>
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	2b01      	cmp	r3, #1
 800651c:	d003      	beq.n	8006526 <I2C_MasterRequestRead+0x3a>
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006524:	d108      	bne.n	8006538 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006534:	601a      	str	r2, [r3, #0]
 8006536:	e00b      	b.n	8006550 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800653c:	2b11      	cmp	r3, #17
 800653e:	d107      	bne.n	8006550 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800654e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800655c:	68f8      	ldr	r0, [r7, #12]
 800655e:	f000 f929 	bl	80067b4 <I2C_WaitOnFlagUntilTimeout>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d00d      	beq.n	8006584 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006576:	d103      	bne.n	8006580 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800657e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	e079      	b.n	8006678 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	691b      	ldr	r3, [r3, #16]
 8006588:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800658c:	d108      	bne.n	80065a0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800658e:	897b      	ldrh	r3, [r7, #10]
 8006590:	b2db      	uxtb	r3, r3
 8006592:	f043 0301 	orr.w	r3, r3, #1
 8006596:	b2da      	uxtb	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	611a      	str	r2, [r3, #16]
 800659e:	e05f      	b.n	8006660 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80065a0:	897b      	ldrh	r3, [r7, #10]
 80065a2:	11db      	asrs	r3, r3, #7
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	f003 0306 	and.w	r3, r3, #6
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	f063 030f 	orn	r3, r3, #15
 80065b0:	b2da      	uxtb	r2, r3
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	4930      	ldr	r1, [pc, #192]	@ (8006680 <I2C_MasterRequestRead+0x194>)
 80065be:	68f8      	ldr	r0, [r7, #12]
 80065c0:	f000 f972 	bl	80068a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e054      	b.n	8006678 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80065ce:	897b      	ldrh	r3, [r7, #10]
 80065d0:	b2da      	uxtb	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	4929      	ldr	r1, [pc, #164]	@ (8006684 <I2C_MasterRequestRead+0x198>)
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f000 f962 	bl	80068a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d001      	beq.n	80065ee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e044      	b.n	8006678 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065ee:	2300      	movs	r3, #0
 80065f0:	613b      	str	r3, [r7, #16]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	695b      	ldr	r3, [r3, #20]
 80065f8:	613b      	str	r3, [r7, #16]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	699b      	ldr	r3, [r3, #24]
 8006600:	613b      	str	r3, [r7, #16]
 8006602:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006612:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f000 f8c7 	bl	80067b4 <I2C_WaitOnFlagUntilTimeout>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d00d      	beq.n	8006648 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006636:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800663a:	d103      	bne.n	8006644 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006642:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006644:	2303      	movs	r3, #3
 8006646:	e017      	b.n	8006678 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006648:	897b      	ldrh	r3, [r7, #10]
 800664a:	11db      	asrs	r3, r3, #7
 800664c:	b2db      	uxtb	r3, r3
 800664e:	f003 0306 	and.w	r3, r3, #6
 8006652:	b2db      	uxtb	r3, r3
 8006654:	f063 030e 	orn	r3, r3, #14
 8006658:	b2da      	uxtb	r2, r3
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	4907      	ldr	r1, [pc, #28]	@ (8006684 <I2C_MasterRequestRead+0x198>)
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f000 f91e 	bl	80068a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d001      	beq.n	8006676 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e000      	b.n	8006678 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006676:	2300      	movs	r3, #0
}
 8006678:	4618      	mov	r0, r3
 800667a:	3718      	adds	r7, #24
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	00010008 	.word	0x00010008
 8006684:	00010002 	.word	0x00010002

08006688 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b088      	sub	sp, #32
 800668c:	af02      	add	r7, sp, #8
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	4608      	mov	r0, r1
 8006692:	4611      	mov	r1, r2
 8006694:	461a      	mov	r2, r3
 8006696:	4603      	mov	r3, r0
 8006698:	817b      	strh	r3, [r7, #10]
 800669a:	460b      	mov	r3, r1
 800669c:	813b      	strh	r3, [r7, #8]
 800669e:	4613      	mov	r3, r2
 80066a0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80066b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b4:	9300      	str	r3, [sp, #0]
 80066b6:	6a3b      	ldr	r3, [r7, #32]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f000 f878 	bl	80067b4 <I2C_WaitOnFlagUntilTimeout>
 80066c4:	4603      	mov	r3, r0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d00d      	beq.n	80066e6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066d8:	d103      	bne.n	80066e2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066e0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e05f      	b.n	80067a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80066e6:	897b      	ldrh	r3, [r7, #10]
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	461a      	mov	r2, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80066f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80066f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f8:	6a3a      	ldr	r2, [r7, #32]
 80066fa:	492d      	ldr	r1, [pc, #180]	@ (80067b0 <I2C_RequestMemoryWrite+0x128>)
 80066fc:	68f8      	ldr	r0, [r7, #12]
 80066fe:	f000 f8d3 	bl	80068a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006702:	4603      	mov	r3, r0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d001      	beq.n	800670c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e04c      	b.n	80067a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800670c:	2300      	movs	r3, #0
 800670e:	617b      	str	r3, [r7, #20]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	617b      	str	r3, [r7, #20]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	699b      	ldr	r3, [r3, #24]
 800671e:	617b      	str	r3, [r7, #20]
 8006720:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006724:	6a39      	ldr	r1, [r7, #32]
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f000 f95e 	bl	80069e8 <I2C_WaitOnTXEFlagUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00d      	beq.n	800674e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006736:	2b04      	cmp	r3, #4
 8006738:	d107      	bne.n	800674a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006748:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e02b      	b.n	80067a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800674e:	88fb      	ldrh	r3, [r7, #6]
 8006750:	2b01      	cmp	r3, #1
 8006752:	d105      	bne.n	8006760 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006754:	893b      	ldrh	r3, [r7, #8]
 8006756:	b2da      	uxtb	r2, r3
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	611a      	str	r2, [r3, #16]
 800675e:	e021      	b.n	80067a4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006760:	893b      	ldrh	r3, [r7, #8]
 8006762:	0a1b      	lsrs	r3, r3, #8
 8006764:	b29b      	uxth	r3, r3
 8006766:	b2da      	uxtb	r2, r3
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800676e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006770:	6a39      	ldr	r1, [r7, #32]
 8006772:	68f8      	ldr	r0, [r7, #12]
 8006774:	f000 f938 	bl	80069e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d00d      	beq.n	800679a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006782:	2b04      	cmp	r3, #4
 8006784:	d107      	bne.n	8006796 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006794:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e005      	b.n	80067a6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800679a:	893b      	ldrh	r3, [r7, #8]
 800679c:	b2da      	uxtb	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80067a4:	2300      	movs	r3, #0
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3718      	adds	r7, #24
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	00010002 	.word	0x00010002

080067b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60f8      	str	r0, [r7, #12]
 80067bc:	60b9      	str	r1, [r7, #8]
 80067be:	603b      	str	r3, [r7, #0]
 80067c0:	4613      	mov	r3, r2
 80067c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067c4:	e048      	b.n	8006858 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067cc:	d044      	beq.n	8006858 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ce:	f7fc fb07 	bl	8002de0 <HAL_GetTick>
 80067d2:	4602      	mov	r2, r0
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	683a      	ldr	r2, [r7, #0]
 80067da:	429a      	cmp	r2, r3
 80067dc:	d302      	bcc.n	80067e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d139      	bne.n	8006858 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	0c1b      	lsrs	r3, r3, #16
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	2b01      	cmp	r3, #1
 80067ec:	d10d      	bne.n	800680a <I2C_WaitOnFlagUntilTimeout+0x56>
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	695b      	ldr	r3, [r3, #20]
 80067f4:	43da      	mvns	r2, r3
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	4013      	ands	r3, r2
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	bf0c      	ite	eq
 8006800:	2301      	moveq	r3, #1
 8006802:	2300      	movne	r3, #0
 8006804:	b2db      	uxtb	r3, r3
 8006806:	461a      	mov	r2, r3
 8006808:	e00c      	b.n	8006824 <I2C_WaitOnFlagUntilTimeout+0x70>
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	699b      	ldr	r3, [r3, #24]
 8006810:	43da      	mvns	r2, r3
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	4013      	ands	r3, r2
 8006816:	b29b      	uxth	r3, r3
 8006818:	2b00      	cmp	r3, #0
 800681a:	bf0c      	ite	eq
 800681c:	2301      	moveq	r3, #1
 800681e:	2300      	movne	r3, #0
 8006820:	b2db      	uxtb	r3, r3
 8006822:	461a      	mov	r2, r3
 8006824:	79fb      	ldrb	r3, [r7, #7]
 8006826:	429a      	cmp	r2, r3
 8006828:	d116      	bne.n	8006858 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2220      	movs	r2, #32
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006844:	f043 0220 	orr.w	r2, r3, #32
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2200      	movs	r2, #0
 8006850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	e023      	b.n	80068a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	0c1b      	lsrs	r3, r3, #16
 800685c:	b2db      	uxtb	r3, r3
 800685e:	2b01      	cmp	r3, #1
 8006860:	d10d      	bne.n	800687e <I2C_WaitOnFlagUntilTimeout+0xca>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	695b      	ldr	r3, [r3, #20]
 8006868:	43da      	mvns	r2, r3
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	4013      	ands	r3, r2
 800686e:	b29b      	uxth	r3, r3
 8006870:	2b00      	cmp	r3, #0
 8006872:	bf0c      	ite	eq
 8006874:	2301      	moveq	r3, #1
 8006876:	2300      	movne	r3, #0
 8006878:	b2db      	uxtb	r3, r3
 800687a:	461a      	mov	r2, r3
 800687c:	e00c      	b.n	8006898 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	43da      	mvns	r2, r3
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	4013      	ands	r3, r2
 800688a:	b29b      	uxth	r3, r3
 800688c:	2b00      	cmp	r3, #0
 800688e:	bf0c      	ite	eq
 8006890:	2301      	moveq	r3, #1
 8006892:	2300      	movne	r3, #0
 8006894:	b2db      	uxtb	r3, r3
 8006896:	461a      	mov	r2, r3
 8006898:	79fb      	ldrb	r3, [r7, #7]
 800689a:	429a      	cmp	r2, r3
 800689c:	d093      	beq.n	80067c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3710      	adds	r7, #16
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
 80068b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80068b6:	e071      	b.n	800699c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	695b      	ldr	r3, [r3, #20]
 80068be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068c6:	d123      	bne.n	8006910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80068e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2220      	movs	r2, #32
 80068ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2200      	movs	r2, #0
 80068f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068fc:	f043 0204 	orr.w	r2, r3, #4
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2200      	movs	r2, #0
 8006908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e067      	b.n	80069e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006916:	d041      	beq.n	800699c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006918:	f7fc fa62 	bl	8002de0 <HAL_GetTick>
 800691c:	4602      	mov	r2, r0
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	1ad3      	subs	r3, r2, r3
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	429a      	cmp	r2, r3
 8006926:	d302      	bcc.n	800692e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d136      	bne.n	800699c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	0c1b      	lsrs	r3, r3, #16
 8006932:	b2db      	uxtb	r3, r3
 8006934:	2b01      	cmp	r3, #1
 8006936:	d10c      	bne.n	8006952 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	43da      	mvns	r2, r3
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	4013      	ands	r3, r2
 8006944:	b29b      	uxth	r3, r3
 8006946:	2b00      	cmp	r3, #0
 8006948:	bf14      	ite	ne
 800694a:	2301      	movne	r3, #1
 800694c:	2300      	moveq	r3, #0
 800694e:	b2db      	uxtb	r3, r3
 8006950:	e00b      	b.n	800696a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	699b      	ldr	r3, [r3, #24]
 8006958:	43da      	mvns	r2, r3
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	4013      	ands	r3, r2
 800695e:	b29b      	uxth	r3, r3
 8006960:	2b00      	cmp	r3, #0
 8006962:	bf14      	ite	ne
 8006964:	2301      	movne	r3, #1
 8006966:	2300      	moveq	r3, #0
 8006968:	b2db      	uxtb	r3, r3
 800696a:	2b00      	cmp	r3, #0
 800696c:	d016      	beq.n	800699c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2200      	movs	r2, #0
 8006972:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2220      	movs	r2, #32
 8006978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2200      	movs	r2, #0
 8006980:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006988:	f043 0220 	orr.w	r2, r3, #32
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2200      	movs	r2, #0
 8006994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e021      	b.n	80069e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	0c1b      	lsrs	r3, r3, #16
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d10c      	bne.n	80069c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	695b      	ldr	r3, [r3, #20]
 80069ac:	43da      	mvns	r2, r3
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	4013      	ands	r3, r2
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	bf14      	ite	ne
 80069b8:	2301      	movne	r3, #1
 80069ba:	2300      	moveq	r3, #0
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	e00b      	b.n	80069d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	699b      	ldr	r3, [r3, #24]
 80069c6:	43da      	mvns	r2, r3
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	4013      	ands	r3, r2
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	bf14      	ite	ne
 80069d2:	2301      	movne	r3, #1
 80069d4:	2300      	moveq	r3, #0
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f47f af6d 	bne.w	80068b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80069de:	2300      	movs	r3, #0
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3710      	adds	r7, #16
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80069f4:	e034      	b.n	8006a60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80069f6:	68f8      	ldr	r0, [r7, #12]
 80069f8:	f000 f8e3 	bl	8006bc2 <I2C_IsAcknowledgeFailed>
 80069fc:	4603      	mov	r3, r0
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d001      	beq.n	8006a06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e034      	b.n	8006a70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a0c:	d028      	beq.n	8006a60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a0e:	f7fc f9e7 	bl	8002de0 <HAL_GetTick>
 8006a12:	4602      	mov	r2, r0
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	1ad3      	subs	r3, r2, r3
 8006a18:	68ba      	ldr	r2, [r7, #8]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d302      	bcc.n	8006a24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d11d      	bne.n	8006a60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	695b      	ldr	r3, [r3, #20]
 8006a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a2e:	2b80      	cmp	r3, #128	@ 0x80
 8006a30:	d016      	beq.n	8006a60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2220      	movs	r2, #32
 8006a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a4c:	f043 0220 	orr.w	r2, r3, #32
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e007      	b.n	8006a70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a6a:	2b80      	cmp	r3, #128	@ 0x80
 8006a6c:	d1c3      	bne.n	80069f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006a84:	e034      	b.n	8006af0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006a86:	68f8      	ldr	r0, [r7, #12]
 8006a88:	f000 f89b 	bl	8006bc2 <I2C_IsAcknowledgeFailed>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d001      	beq.n	8006a96 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e034      	b.n	8006b00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a9c:	d028      	beq.n	8006af0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a9e:	f7fc f99f 	bl	8002de0 <HAL_GetTick>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	1ad3      	subs	r3, r2, r3
 8006aa8:	68ba      	ldr	r2, [r7, #8]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d302      	bcc.n	8006ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d11d      	bne.n	8006af0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	695b      	ldr	r3, [r3, #20]
 8006aba:	f003 0304 	and.w	r3, r3, #4
 8006abe:	2b04      	cmp	r3, #4
 8006ac0:	d016      	beq.n	8006af0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2220      	movs	r2, #32
 8006acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006adc:	f043 0220 	orr.w	r2, r3, #32
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e007      	b.n	8006b00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	695b      	ldr	r3, [r3, #20]
 8006af6:	f003 0304 	and.w	r3, r3, #4
 8006afa:	2b04      	cmp	r3, #4
 8006afc:	d1c3      	bne.n	8006a86 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006afe:	2300      	movs	r3, #0
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	60f8      	str	r0, [r7, #12]
 8006b10:	60b9      	str	r1, [r7, #8]
 8006b12:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006b14:	e049      	b.n	8006baa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	695b      	ldr	r3, [r3, #20]
 8006b1c:	f003 0310 	and.w	r3, r3, #16
 8006b20:	2b10      	cmp	r3, #16
 8006b22:	d119      	bne.n	8006b58 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f06f 0210 	mvn.w	r2, #16
 8006b2c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2220      	movs	r2, #32
 8006b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e030      	b.n	8006bba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b58:	f7fc f942 	bl	8002de0 <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	68ba      	ldr	r2, [r7, #8]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d302      	bcc.n	8006b6e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d11d      	bne.n	8006baa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	695b      	ldr	r3, [r3, #20]
 8006b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b78:	2b40      	cmp	r3, #64	@ 0x40
 8006b7a:	d016      	beq.n	8006baa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2220      	movs	r2, #32
 8006b86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b96:	f043 0220 	orr.w	r2, r3, #32
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e007      	b.n	8006bba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	695b      	ldr	r3, [r3, #20]
 8006bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bb4:	2b40      	cmp	r3, #64	@ 0x40
 8006bb6:	d1ae      	bne.n	8006b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3710      	adds	r7, #16
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006bc2:	b480      	push	{r7}
 8006bc4:	b083      	sub	sp, #12
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	695b      	ldr	r3, [r3, #20]
 8006bd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bd8:	d11b      	bne.n	8006c12 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006be2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2220      	movs	r2, #32
 8006bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bfe:	f043 0204 	orr.w	r2, r3, #4
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e000      	b.n	8006c14 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006c12:	2300      	movs	r3, #0
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	370c      	adds	r7, #12
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d101      	bne.n	8006c34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e0cc      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c34:	4b68      	ldr	r3, [pc, #416]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 030f 	and.w	r3, r3, #15
 8006c3c:	683a      	ldr	r2, [r7, #0]
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d90c      	bls.n	8006c5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c42:	4b65      	ldr	r3, [pc, #404]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c44:	683a      	ldr	r2, [r7, #0]
 8006c46:	b2d2      	uxtb	r2, r2
 8006c48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c4a:	4b63      	ldr	r3, [pc, #396]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 030f 	and.w	r3, r3, #15
 8006c52:	683a      	ldr	r2, [r7, #0]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d001      	beq.n	8006c5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e0b8      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0302 	and.w	r3, r3, #2
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d020      	beq.n	8006caa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0304 	and.w	r3, r3, #4
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d005      	beq.n	8006c80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c74:	4b59      	ldr	r3, [pc, #356]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	4a58      	ldr	r2, [pc, #352]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c7a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006c7e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 0308 	and.w	r3, r3, #8
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d005      	beq.n	8006c98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c8c:	4b53      	ldr	r3, [pc, #332]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	4a52      	ldr	r2, [pc, #328]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c92:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006c96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c98:	4b50      	ldr	r3, [pc, #320]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	494d      	ldr	r1, [pc, #308]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0301 	and.w	r3, r3, #1
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d044      	beq.n	8006d40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d107      	bne.n	8006cce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cbe:	4b47      	ldr	r3, [pc, #284]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d119      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e07f      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d003      	beq.n	8006cde <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cda:	2b03      	cmp	r3, #3
 8006cdc:	d107      	bne.n	8006cee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cde:	4b3f      	ldr	r3, [pc, #252]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d109      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e06f      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cee:	4b3b      	ldr	r3, [pc, #236]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 0302 	and.w	r3, r3, #2
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d101      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e067      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cfe:	4b37      	ldr	r3, [pc, #220]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f023 0203 	bic.w	r2, r3, #3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	4934      	ldr	r1, [pc, #208]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d10:	f7fc f866 	bl	8002de0 <HAL_GetTick>
 8006d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d16:	e00a      	b.n	8006d2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d18:	f7fc f862 	bl	8002de0 <HAL_GetTick>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d901      	bls.n	8006d2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e04f      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d2e:	4b2b      	ldr	r3, [pc, #172]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f003 020c 	and.w	r2, r3, #12
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d1eb      	bne.n	8006d18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d40:	4b25      	ldr	r3, [pc, #148]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 030f 	and.w	r3, r3, #15
 8006d48:	683a      	ldr	r2, [r7, #0]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d20c      	bcs.n	8006d68 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d4e:	4b22      	ldr	r3, [pc, #136]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d50:	683a      	ldr	r2, [r7, #0]
 8006d52:	b2d2      	uxtb	r2, r2
 8006d54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d56:	4b20      	ldr	r3, [pc, #128]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 030f 	and.w	r3, r3, #15
 8006d5e:	683a      	ldr	r2, [r7, #0]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d001      	beq.n	8006d68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e032      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 0304 	and.w	r3, r3, #4
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d008      	beq.n	8006d86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d74:	4b19      	ldr	r3, [pc, #100]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	4916      	ldr	r1, [pc, #88]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d82:	4313      	orrs	r3, r2
 8006d84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 0308 	and.w	r3, r3, #8
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d009      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d92:	4b12      	ldr	r3, [pc, #72]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	00db      	lsls	r3, r3, #3
 8006da0:	490e      	ldr	r1, [pc, #56]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006da2:	4313      	orrs	r3, r2
 8006da4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006da6:	f000 f855 	bl	8006e54 <HAL_RCC_GetSysClockFreq>
 8006daa:	4602      	mov	r2, r0
 8006dac:	4b0b      	ldr	r3, [pc, #44]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	091b      	lsrs	r3, r3, #4
 8006db2:	f003 030f 	and.w	r3, r3, #15
 8006db6:	490a      	ldr	r1, [pc, #40]	@ (8006de0 <HAL_RCC_ClockConfig+0x1c0>)
 8006db8:	5ccb      	ldrb	r3, [r1, r3]
 8006dba:	fa22 f303 	lsr.w	r3, r2, r3
 8006dbe:	4a09      	ldr	r2, [pc, #36]	@ (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006dc2:	4b09      	ldr	r3, [pc, #36]	@ (8006de8 <HAL_RCC_ClockConfig+0x1c8>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7fb ffc6 	bl	8002d58 <HAL_InitTick>

  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	40023c00 	.word	0x40023c00
 8006ddc:	40023800 	.word	0x40023800
 8006de0:	0800d0d0 	.word	0x0800d0d0
 8006de4:	20000000 	.word	0x20000000
 8006de8:	20000004 	.word	0x20000004

08006dec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006dec:	b480      	push	{r7}
 8006dee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006df0:	4b03      	ldr	r3, [pc, #12]	@ (8006e00 <HAL_RCC_GetHCLKFreq+0x14>)
 8006df2:	681b      	ldr	r3, [r3, #0]
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr
 8006dfe:	bf00      	nop
 8006e00:	20000000 	.word	0x20000000

08006e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006e08:	f7ff fff0 	bl	8006dec <HAL_RCC_GetHCLKFreq>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	4b05      	ldr	r3, [pc, #20]	@ (8006e24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	0a9b      	lsrs	r3, r3, #10
 8006e14:	f003 0307 	and.w	r3, r3, #7
 8006e18:	4903      	ldr	r1, [pc, #12]	@ (8006e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e1a:	5ccb      	ldrb	r3, [r1, r3]
 8006e1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	bd80      	pop	{r7, pc}
 8006e24:	40023800 	.word	0x40023800
 8006e28:	0800d0e0 	.word	0x0800d0e0

08006e2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006e30:	f7ff ffdc 	bl	8006dec <HAL_RCC_GetHCLKFreq>
 8006e34:	4602      	mov	r2, r0
 8006e36:	4b05      	ldr	r3, [pc, #20]	@ (8006e4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	0b5b      	lsrs	r3, r3, #13
 8006e3c:	f003 0307 	and.w	r3, r3, #7
 8006e40:	4903      	ldr	r1, [pc, #12]	@ (8006e50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e42:	5ccb      	ldrb	r3, [r1, r3]
 8006e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	bd80      	pop	{r7, pc}
 8006e4c:	40023800 	.word	0x40023800
 8006e50:	0800d0e0 	.word	0x0800d0e0

08006e54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e58:	b0ae      	sub	sp, #184	@ 0xb8
 8006e5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8006e62:	2300      	movs	r3, #0
 8006e64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8006e74:	2300      	movs	r3, #0
 8006e76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e7a:	4bcb      	ldr	r3, [pc, #812]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	f003 030c 	and.w	r3, r3, #12
 8006e82:	2b0c      	cmp	r3, #12
 8006e84:	f200 8206 	bhi.w	8007294 <HAL_RCC_GetSysClockFreq+0x440>
 8006e88:	a201      	add	r2, pc, #4	@ (adr r2, 8006e90 <HAL_RCC_GetSysClockFreq+0x3c>)
 8006e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e8e:	bf00      	nop
 8006e90:	08006ec5 	.word	0x08006ec5
 8006e94:	08007295 	.word	0x08007295
 8006e98:	08007295 	.word	0x08007295
 8006e9c:	08007295 	.word	0x08007295
 8006ea0:	08006ecd 	.word	0x08006ecd
 8006ea4:	08007295 	.word	0x08007295
 8006ea8:	08007295 	.word	0x08007295
 8006eac:	08007295 	.word	0x08007295
 8006eb0:	08006ed5 	.word	0x08006ed5
 8006eb4:	08007295 	.word	0x08007295
 8006eb8:	08007295 	.word	0x08007295
 8006ebc:	08007295 	.word	0x08007295
 8006ec0:	080070c5 	.word	0x080070c5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ec4:	4bb9      	ldr	r3, [pc, #740]	@ (80071ac <HAL_RCC_GetSysClockFreq+0x358>)
 8006ec6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006eca:	e1e7      	b.n	800729c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006ecc:	4bb8      	ldr	r3, [pc, #736]	@ (80071b0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8006ece:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006ed2:	e1e3      	b.n	800729c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ed4:	4bb4      	ldr	r3, [pc, #720]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006edc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ee0:	4bb1      	ldr	r3, [pc, #708]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d071      	beq.n	8006fd0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006eec:	4bae      	ldr	r3, [pc, #696]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	099b      	lsrs	r3, r3, #6
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006ef8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8006efc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f04:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f08:	2300      	movs	r3, #0
 8006f0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006f0e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006f12:	4622      	mov	r2, r4
 8006f14:	462b      	mov	r3, r5
 8006f16:	f04f 0000 	mov.w	r0, #0
 8006f1a:	f04f 0100 	mov.w	r1, #0
 8006f1e:	0159      	lsls	r1, r3, #5
 8006f20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f24:	0150      	lsls	r0, r2, #5
 8006f26:	4602      	mov	r2, r0
 8006f28:	460b      	mov	r3, r1
 8006f2a:	4621      	mov	r1, r4
 8006f2c:	1a51      	subs	r1, r2, r1
 8006f2e:	6439      	str	r1, [r7, #64]	@ 0x40
 8006f30:	4629      	mov	r1, r5
 8006f32:	eb63 0301 	sbc.w	r3, r3, r1
 8006f36:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f38:	f04f 0200 	mov.w	r2, #0
 8006f3c:	f04f 0300 	mov.w	r3, #0
 8006f40:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8006f44:	4649      	mov	r1, r9
 8006f46:	018b      	lsls	r3, r1, #6
 8006f48:	4641      	mov	r1, r8
 8006f4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f4e:	4641      	mov	r1, r8
 8006f50:	018a      	lsls	r2, r1, #6
 8006f52:	4641      	mov	r1, r8
 8006f54:	1a51      	subs	r1, r2, r1
 8006f56:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006f58:	4649      	mov	r1, r9
 8006f5a:	eb63 0301 	sbc.w	r3, r3, r1
 8006f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f60:	f04f 0200 	mov.w	r2, #0
 8006f64:	f04f 0300 	mov.w	r3, #0
 8006f68:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8006f6c:	4649      	mov	r1, r9
 8006f6e:	00cb      	lsls	r3, r1, #3
 8006f70:	4641      	mov	r1, r8
 8006f72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f76:	4641      	mov	r1, r8
 8006f78:	00ca      	lsls	r2, r1, #3
 8006f7a:	4610      	mov	r0, r2
 8006f7c:	4619      	mov	r1, r3
 8006f7e:	4603      	mov	r3, r0
 8006f80:	4622      	mov	r2, r4
 8006f82:	189b      	adds	r3, r3, r2
 8006f84:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f86:	462b      	mov	r3, r5
 8006f88:	460a      	mov	r2, r1
 8006f8a:	eb42 0303 	adc.w	r3, r2, r3
 8006f8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f90:	f04f 0200 	mov.w	r2, #0
 8006f94:	f04f 0300 	mov.w	r3, #0
 8006f98:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	024b      	lsls	r3, r1, #9
 8006fa0:	4621      	mov	r1, r4
 8006fa2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006fa6:	4621      	mov	r1, r4
 8006fa8:	024a      	lsls	r2, r1, #9
 8006faa:	4610      	mov	r0, r2
 8006fac:	4619      	mov	r1, r3
 8006fae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006fb8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006fbc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8006fc0:	f7f9 fe62 	bl	8000c88 <__aeabi_uldivmod>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	460b      	mov	r3, r1
 8006fc8:	4613      	mov	r3, r2
 8006fca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006fce:	e067      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fd0:	4b75      	ldr	r3, [pc, #468]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	099b      	lsrs	r3, r3, #6
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006fdc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8006fe0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006fe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fe8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006fea:	2300      	movs	r3, #0
 8006fec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006fee:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8006ff2:	4622      	mov	r2, r4
 8006ff4:	462b      	mov	r3, r5
 8006ff6:	f04f 0000 	mov.w	r0, #0
 8006ffa:	f04f 0100 	mov.w	r1, #0
 8006ffe:	0159      	lsls	r1, r3, #5
 8007000:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007004:	0150      	lsls	r0, r2, #5
 8007006:	4602      	mov	r2, r0
 8007008:	460b      	mov	r3, r1
 800700a:	4621      	mov	r1, r4
 800700c:	1a51      	subs	r1, r2, r1
 800700e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007010:	4629      	mov	r1, r5
 8007012:	eb63 0301 	sbc.w	r3, r3, r1
 8007016:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007018:	f04f 0200 	mov.w	r2, #0
 800701c:	f04f 0300 	mov.w	r3, #0
 8007020:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8007024:	4649      	mov	r1, r9
 8007026:	018b      	lsls	r3, r1, #6
 8007028:	4641      	mov	r1, r8
 800702a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800702e:	4641      	mov	r1, r8
 8007030:	018a      	lsls	r2, r1, #6
 8007032:	4641      	mov	r1, r8
 8007034:	ebb2 0a01 	subs.w	sl, r2, r1
 8007038:	4649      	mov	r1, r9
 800703a:	eb63 0b01 	sbc.w	fp, r3, r1
 800703e:	f04f 0200 	mov.w	r2, #0
 8007042:	f04f 0300 	mov.w	r3, #0
 8007046:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800704a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800704e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007052:	4692      	mov	sl, r2
 8007054:	469b      	mov	fp, r3
 8007056:	4623      	mov	r3, r4
 8007058:	eb1a 0303 	adds.w	r3, sl, r3
 800705c:	623b      	str	r3, [r7, #32]
 800705e:	462b      	mov	r3, r5
 8007060:	eb4b 0303 	adc.w	r3, fp, r3
 8007064:	627b      	str	r3, [r7, #36]	@ 0x24
 8007066:	f04f 0200 	mov.w	r2, #0
 800706a:	f04f 0300 	mov.w	r3, #0
 800706e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007072:	4629      	mov	r1, r5
 8007074:	028b      	lsls	r3, r1, #10
 8007076:	4621      	mov	r1, r4
 8007078:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800707c:	4621      	mov	r1, r4
 800707e:	028a      	lsls	r2, r1, #10
 8007080:	4610      	mov	r0, r2
 8007082:	4619      	mov	r1, r3
 8007084:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007088:	2200      	movs	r2, #0
 800708a:	673b      	str	r3, [r7, #112]	@ 0x70
 800708c:	677a      	str	r2, [r7, #116]	@ 0x74
 800708e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007092:	f7f9 fdf9 	bl	8000c88 <__aeabi_uldivmod>
 8007096:	4602      	mov	r2, r0
 8007098:	460b      	mov	r3, r1
 800709a:	4613      	mov	r3, r2
 800709c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80070a0:	4b41      	ldr	r3, [pc, #260]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	0c1b      	lsrs	r3, r3, #16
 80070a6:	f003 0303 	and.w	r3, r3, #3
 80070aa:	3301      	adds	r3, #1
 80070ac:	005b      	lsls	r3, r3, #1
 80070ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80070b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80070b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80070ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80070be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80070c2:	e0eb      	b.n	800729c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80070c4:	4b38      	ldr	r3, [pc, #224]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80070cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80070d0:	4b35      	ldr	r3, [pc, #212]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d06b      	beq.n	80071b4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80070dc:	4b32      	ldr	r3, [pc, #200]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	099b      	lsrs	r3, r3, #6
 80070e2:	2200      	movs	r2, #0
 80070e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80070e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80070ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070ee:	663b      	str	r3, [r7, #96]	@ 0x60
 80070f0:	2300      	movs	r3, #0
 80070f2:	667b      	str	r3, [r7, #100]	@ 0x64
 80070f4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80070f8:	4622      	mov	r2, r4
 80070fa:	462b      	mov	r3, r5
 80070fc:	f04f 0000 	mov.w	r0, #0
 8007100:	f04f 0100 	mov.w	r1, #0
 8007104:	0159      	lsls	r1, r3, #5
 8007106:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800710a:	0150      	lsls	r0, r2, #5
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	4621      	mov	r1, r4
 8007112:	1a51      	subs	r1, r2, r1
 8007114:	61b9      	str	r1, [r7, #24]
 8007116:	4629      	mov	r1, r5
 8007118:	eb63 0301 	sbc.w	r3, r3, r1
 800711c:	61fb      	str	r3, [r7, #28]
 800711e:	f04f 0200 	mov.w	r2, #0
 8007122:	f04f 0300 	mov.w	r3, #0
 8007126:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800712a:	4659      	mov	r1, fp
 800712c:	018b      	lsls	r3, r1, #6
 800712e:	4651      	mov	r1, sl
 8007130:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007134:	4651      	mov	r1, sl
 8007136:	018a      	lsls	r2, r1, #6
 8007138:	4651      	mov	r1, sl
 800713a:	ebb2 0801 	subs.w	r8, r2, r1
 800713e:	4659      	mov	r1, fp
 8007140:	eb63 0901 	sbc.w	r9, r3, r1
 8007144:	f04f 0200 	mov.w	r2, #0
 8007148:	f04f 0300 	mov.w	r3, #0
 800714c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007150:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007154:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007158:	4690      	mov	r8, r2
 800715a:	4699      	mov	r9, r3
 800715c:	4623      	mov	r3, r4
 800715e:	eb18 0303 	adds.w	r3, r8, r3
 8007162:	613b      	str	r3, [r7, #16]
 8007164:	462b      	mov	r3, r5
 8007166:	eb49 0303 	adc.w	r3, r9, r3
 800716a:	617b      	str	r3, [r7, #20]
 800716c:	f04f 0200 	mov.w	r2, #0
 8007170:	f04f 0300 	mov.w	r3, #0
 8007174:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007178:	4629      	mov	r1, r5
 800717a:	024b      	lsls	r3, r1, #9
 800717c:	4621      	mov	r1, r4
 800717e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007182:	4621      	mov	r1, r4
 8007184:	024a      	lsls	r2, r1, #9
 8007186:	4610      	mov	r0, r2
 8007188:	4619      	mov	r1, r3
 800718a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800718e:	2200      	movs	r2, #0
 8007190:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007192:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8007194:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007198:	f7f9 fd76 	bl	8000c88 <__aeabi_uldivmod>
 800719c:	4602      	mov	r2, r0
 800719e:	460b      	mov	r3, r1
 80071a0:	4613      	mov	r3, r2
 80071a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071a6:	e065      	b.n	8007274 <HAL_RCC_GetSysClockFreq+0x420>
 80071a8:	40023800 	.word	0x40023800
 80071ac:	00f42400 	.word	0x00f42400
 80071b0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071b4:	4b3d      	ldr	r3, [pc, #244]	@ (80072ac <HAL_RCC_GetSysClockFreq+0x458>)
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	099b      	lsrs	r3, r3, #6
 80071ba:	2200      	movs	r2, #0
 80071bc:	4618      	mov	r0, r3
 80071be:	4611      	mov	r1, r2
 80071c0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80071c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80071c6:	2300      	movs	r3, #0
 80071c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80071ca:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80071ce:	4642      	mov	r2, r8
 80071d0:	464b      	mov	r3, r9
 80071d2:	f04f 0000 	mov.w	r0, #0
 80071d6:	f04f 0100 	mov.w	r1, #0
 80071da:	0159      	lsls	r1, r3, #5
 80071dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80071e0:	0150      	lsls	r0, r2, #5
 80071e2:	4602      	mov	r2, r0
 80071e4:	460b      	mov	r3, r1
 80071e6:	4641      	mov	r1, r8
 80071e8:	1a51      	subs	r1, r2, r1
 80071ea:	60b9      	str	r1, [r7, #8]
 80071ec:	4649      	mov	r1, r9
 80071ee:	eb63 0301 	sbc.w	r3, r3, r1
 80071f2:	60fb      	str	r3, [r7, #12]
 80071f4:	f04f 0200 	mov.w	r2, #0
 80071f8:	f04f 0300 	mov.w	r3, #0
 80071fc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007200:	4659      	mov	r1, fp
 8007202:	018b      	lsls	r3, r1, #6
 8007204:	4651      	mov	r1, sl
 8007206:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800720a:	4651      	mov	r1, sl
 800720c:	018a      	lsls	r2, r1, #6
 800720e:	4651      	mov	r1, sl
 8007210:	1a54      	subs	r4, r2, r1
 8007212:	4659      	mov	r1, fp
 8007214:	eb63 0501 	sbc.w	r5, r3, r1
 8007218:	f04f 0200 	mov.w	r2, #0
 800721c:	f04f 0300 	mov.w	r3, #0
 8007220:	00eb      	lsls	r3, r5, #3
 8007222:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007226:	00e2      	lsls	r2, r4, #3
 8007228:	4614      	mov	r4, r2
 800722a:	461d      	mov	r5, r3
 800722c:	4643      	mov	r3, r8
 800722e:	18e3      	adds	r3, r4, r3
 8007230:	603b      	str	r3, [r7, #0]
 8007232:	464b      	mov	r3, r9
 8007234:	eb45 0303 	adc.w	r3, r5, r3
 8007238:	607b      	str	r3, [r7, #4]
 800723a:	f04f 0200 	mov.w	r2, #0
 800723e:	f04f 0300 	mov.w	r3, #0
 8007242:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007246:	4629      	mov	r1, r5
 8007248:	028b      	lsls	r3, r1, #10
 800724a:	4621      	mov	r1, r4
 800724c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007250:	4621      	mov	r1, r4
 8007252:	028a      	lsls	r2, r1, #10
 8007254:	4610      	mov	r0, r2
 8007256:	4619      	mov	r1, r3
 8007258:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800725c:	2200      	movs	r2, #0
 800725e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007260:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007262:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007266:	f7f9 fd0f 	bl	8000c88 <__aeabi_uldivmod>
 800726a:	4602      	mov	r2, r0
 800726c:	460b      	mov	r3, r1
 800726e:	4613      	mov	r3, r2
 8007270:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007274:	4b0d      	ldr	r3, [pc, #52]	@ (80072ac <HAL_RCC_GetSysClockFreq+0x458>)
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	0f1b      	lsrs	r3, r3, #28
 800727a:	f003 0307 	and.w	r3, r3, #7
 800727e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8007282:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007286:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800728a:	fbb2 f3f3 	udiv	r3, r2, r3
 800728e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007292:	e003      	b.n	800729c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007294:	4b06      	ldr	r3, [pc, #24]	@ (80072b0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8007296:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800729a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800729c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	37b8      	adds	r7, #184	@ 0xb8
 80072a4:	46bd      	mov	sp, r7
 80072a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072aa:	bf00      	nop
 80072ac:	40023800 	.word	0x40023800
 80072b0:	00f42400 	.word	0x00f42400

080072b4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b086      	sub	sp, #24
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d101      	bne.n	80072c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e28d      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f003 0301 	and.w	r3, r3, #1
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	f000 8083 	beq.w	80073da <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80072d4:	4b94      	ldr	r3, [pc, #592]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	f003 030c 	and.w	r3, r3, #12
 80072dc:	2b04      	cmp	r3, #4
 80072de:	d019      	beq.n	8007314 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80072e0:	4b91      	ldr	r3, [pc, #580]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	f003 030c 	and.w	r3, r3, #12
        || \
 80072e8:	2b08      	cmp	r3, #8
 80072ea:	d106      	bne.n	80072fa <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80072ec:	4b8e      	ldr	r3, [pc, #568]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80072f8:	d00c      	beq.n	8007314 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072fa:	4b8b      	ldr	r3, [pc, #556]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007302:	2b0c      	cmp	r3, #12
 8007304:	d112      	bne.n	800732c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007306:	4b88      	ldr	r3, [pc, #544]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800730e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007312:	d10b      	bne.n	800732c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007314:	4b84      	ldr	r3, [pc, #528]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800731c:	2b00      	cmp	r3, #0
 800731e:	d05b      	beq.n	80073d8 <HAL_RCC_OscConfig+0x124>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d157      	bne.n	80073d8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	e25a      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007334:	d106      	bne.n	8007344 <HAL_RCC_OscConfig+0x90>
 8007336:	4b7c      	ldr	r3, [pc, #496]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a7b      	ldr	r2, [pc, #492]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 800733c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007340:	6013      	str	r3, [r2, #0]
 8007342:	e01d      	b.n	8007380 <HAL_RCC_OscConfig+0xcc>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800734c:	d10c      	bne.n	8007368 <HAL_RCC_OscConfig+0xb4>
 800734e:	4b76      	ldr	r3, [pc, #472]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a75      	ldr	r2, [pc, #468]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007354:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007358:	6013      	str	r3, [r2, #0]
 800735a:	4b73      	ldr	r3, [pc, #460]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a72      	ldr	r2, [pc, #456]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007364:	6013      	str	r3, [r2, #0]
 8007366:	e00b      	b.n	8007380 <HAL_RCC_OscConfig+0xcc>
 8007368:	4b6f      	ldr	r3, [pc, #444]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a6e      	ldr	r2, [pc, #440]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 800736e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007372:	6013      	str	r3, [r2, #0]
 8007374:	4b6c      	ldr	r3, [pc, #432]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a6b      	ldr	r2, [pc, #428]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 800737a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800737e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d013      	beq.n	80073b0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007388:	f7fb fd2a 	bl	8002de0 <HAL_GetTick>
 800738c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800738e:	e008      	b.n	80073a2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007390:	f7fb fd26 	bl	8002de0 <HAL_GetTick>
 8007394:	4602      	mov	r2, r0
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	2b64      	cmp	r3, #100	@ 0x64
 800739c:	d901      	bls.n	80073a2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800739e:	2303      	movs	r3, #3
 80073a0:	e21f      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073a2:	4b61      	ldr	r3, [pc, #388]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d0f0      	beq.n	8007390 <HAL_RCC_OscConfig+0xdc>
 80073ae:	e014      	b.n	80073da <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073b0:	f7fb fd16 	bl	8002de0 <HAL_GetTick>
 80073b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073b6:	e008      	b.n	80073ca <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073b8:	f7fb fd12 	bl	8002de0 <HAL_GetTick>
 80073bc:	4602      	mov	r2, r0
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	2b64      	cmp	r3, #100	@ 0x64
 80073c4:	d901      	bls.n	80073ca <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	e20b      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073ca:	4b57      	ldr	r3, [pc, #348]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1f0      	bne.n	80073b8 <HAL_RCC_OscConfig+0x104>
 80073d6:	e000      	b.n	80073da <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f003 0302 	and.w	r3, r3, #2
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d06f      	beq.n	80074c6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80073e6:	4b50      	ldr	r3, [pc, #320]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	f003 030c 	and.w	r3, r3, #12
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d017      	beq.n	8007422 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80073f2:	4b4d      	ldr	r3, [pc, #308]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	f003 030c 	and.w	r3, r3, #12
        || \
 80073fa:	2b08      	cmp	r3, #8
 80073fc:	d105      	bne.n	800740a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80073fe:	4b4a      	ldr	r3, [pc, #296]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00b      	beq.n	8007422 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800740a:	4b47      	ldr	r3, [pc, #284]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007412:	2b0c      	cmp	r3, #12
 8007414:	d11c      	bne.n	8007450 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007416:	4b44      	ldr	r3, [pc, #272]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800741e:	2b00      	cmp	r3, #0
 8007420:	d116      	bne.n	8007450 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007422:	4b41      	ldr	r3, [pc, #260]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f003 0302 	and.w	r3, r3, #2
 800742a:	2b00      	cmp	r3, #0
 800742c:	d005      	beq.n	800743a <HAL_RCC_OscConfig+0x186>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	2b01      	cmp	r3, #1
 8007434:	d001      	beq.n	800743a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	e1d3      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800743a:	4b3b      	ldr	r3, [pc, #236]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	00db      	lsls	r3, r3, #3
 8007448:	4937      	ldr	r1, [pc, #220]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 800744a:	4313      	orrs	r3, r2
 800744c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800744e:	e03a      	b.n	80074c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d020      	beq.n	800749a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007458:	4b34      	ldr	r3, [pc, #208]	@ (800752c <HAL_RCC_OscConfig+0x278>)
 800745a:	2201      	movs	r2, #1
 800745c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800745e:	f7fb fcbf 	bl	8002de0 <HAL_GetTick>
 8007462:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007464:	e008      	b.n	8007478 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007466:	f7fb fcbb 	bl	8002de0 <HAL_GetTick>
 800746a:	4602      	mov	r2, r0
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	1ad3      	subs	r3, r2, r3
 8007470:	2b02      	cmp	r3, #2
 8007472:	d901      	bls.n	8007478 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007474:	2303      	movs	r3, #3
 8007476:	e1b4      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007478:	4b2b      	ldr	r3, [pc, #172]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 0302 	and.w	r3, r3, #2
 8007480:	2b00      	cmp	r3, #0
 8007482:	d0f0      	beq.n	8007466 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007484:	4b28      	ldr	r3, [pc, #160]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	00db      	lsls	r3, r3, #3
 8007492:	4925      	ldr	r1, [pc, #148]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 8007494:	4313      	orrs	r3, r2
 8007496:	600b      	str	r3, [r1, #0]
 8007498:	e015      	b.n	80074c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800749a:	4b24      	ldr	r3, [pc, #144]	@ (800752c <HAL_RCC_OscConfig+0x278>)
 800749c:	2200      	movs	r2, #0
 800749e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074a0:	f7fb fc9e 	bl	8002de0 <HAL_GetTick>
 80074a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074a6:	e008      	b.n	80074ba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074a8:	f7fb fc9a 	bl	8002de0 <HAL_GetTick>
 80074ac:	4602      	mov	r2, r0
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	1ad3      	subs	r3, r2, r3
 80074b2:	2b02      	cmp	r3, #2
 80074b4:	d901      	bls.n	80074ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80074b6:	2303      	movs	r3, #3
 80074b8:	e193      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f003 0302 	and.w	r3, r3, #2
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d1f0      	bne.n	80074a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f003 0308 	and.w	r3, r3, #8
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d036      	beq.n	8007540 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	695b      	ldr	r3, [r3, #20]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d016      	beq.n	8007508 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074da:	4b15      	ldr	r3, [pc, #84]	@ (8007530 <HAL_RCC_OscConfig+0x27c>)
 80074dc:	2201      	movs	r2, #1
 80074de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074e0:	f7fb fc7e 	bl	8002de0 <HAL_GetTick>
 80074e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074e6:	e008      	b.n	80074fa <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074e8:	f7fb fc7a 	bl	8002de0 <HAL_GetTick>
 80074ec:	4602      	mov	r2, r0
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	2b02      	cmp	r3, #2
 80074f4:	d901      	bls.n	80074fa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e173      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074fa:	4b0b      	ldr	r3, [pc, #44]	@ (8007528 <HAL_RCC_OscConfig+0x274>)
 80074fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074fe:	f003 0302 	and.w	r3, r3, #2
 8007502:	2b00      	cmp	r3, #0
 8007504:	d0f0      	beq.n	80074e8 <HAL_RCC_OscConfig+0x234>
 8007506:	e01b      	b.n	8007540 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007508:	4b09      	ldr	r3, [pc, #36]	@ (8007530 <HAL_RCC_OscConfig+0x27c>)
 800750a:	2200      	movs	r2, #0
 800750c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800750e:	f7fb fc67 	bl	8002de0 <HAL_GetTick>
 8007512:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007514:	e00e      	b.n	8007534 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007516:	f7fb fc63 	bl	8002de0 <HAL_GetTick>
 800751a:	4602      	mov	r2, r0
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	2b02      	cmp	r3, #2
 8007522:	d907      	bls.n	8007534 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007524:	2303      	movs	r3, #3
 8007526:	e15c      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
 8007528:	40023800 	.word	0x40023800
 800752c:	42470000 	.word	0x42470000
 8007530:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007534:	4b8a      	ldr	r3, [pc, #552]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007536:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007538:	f003 0302 	and.w	r3, r3, #2
 800753c:	2b00      	cmp	r3, #0
 800753e:	d1ea      	bne.n	8007516 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 0304 	and.w	r3, r3, #4
 8007548:	2b00      	cmp	r3, #0
 800754a:	f000 8097 	beq.w	800767c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800754e:	2300      	movs	r3, #0
 8007550:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007552:	4b83      	ldr	r3, [pc, #524]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800755a:	2b00      	cmp	r3, #0
 800755c:	d10f      	bne.n	800757e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800755e:	2300      	movs	r3, #0
 8007560:	60bb      	str	r3, [r7, #8]
 8007562:	4b7f      	ldr	r3, [pc, #508]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007566:	4a7e      	ldr	r2, [pc, #504]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800756c:	6413      	str	r3, [r2, #64]	@ 0x40
 800756e:	4b7c      	ldr	r3, [pc, #496]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007576:	60bb      	str	r3, [r7, #8]
 8007578:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800757a:	2301      	movs	r3, #1
 800757c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800757e:	4b79      	ldr	r3, [pc, #484]	@ (8007764 <HAL_RCC_OscConfig+0x4b0>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007586:	2b00      	cmp	r3, #0
 8007588:	d118      	bne.n	80075bc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800758a:	4b76      	ldr	r3, [pc, #472]	@ (8007764 <HAL_RCC_OscConfig+0x4b0>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a75      	ldr	r2, [pc, #468]	@ (8007764 <HAL_RCC_OscConfig+0x4b0>)
 8007590:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007594:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007596:	f7fb fc23 	bl	8002de0 <HAL_GetTick>
 800759a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800759c:	e008      	b.n	80075b0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800759e:	f7fb fc1f 	bl	8002de0 <HAL_GetTick>
 80075a2:	4602      	mov	r2, r0
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	1ad3      	subs	r3, r2, r3
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	d901      	bls.n	80075b0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80075ac:	2303      	movs	r3, #3
 80075ae:	e118      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075b0:	4b6c      	ldr	r3, [pc, #432]	@ (8007764 <HAL_RCC_OscConfig+0x4b0>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d0f0      	beq.n	800759e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d106      	bne.n	80075d2 <HAL_RCC_OscConfig+0x31e>
 80075c4:	4b66      	ldr	r3, [pc, #408]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 80075c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075c8:	4a65      	ldr	r2, [pc, #404]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 80075ca:	f043 0301 	orr.w	r3, r3, #1
 80075ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80075d0:	e01c      	b.n	800760c <HAL_RCC_OscConfig+0x358>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	2b05      	cmp	r3, #5
 80075d8:	d10c      	bne.n	80075f4 <HAL_RCC_OscConfig+0x340>
 80075da:	4b61      	ldr	r3, [pc, #388]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 80075dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075de:	4a60      	ldr	r2, [pc, #384]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 80075e0:	f043 0304 	orr.w	r3, r3, #4
 80075e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80075e6:	4b5e      	ldr	r3, [pc, #376]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 80075e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075ea:	4a5d      	ldr	r2, [pc, #372]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 80075ec:	f043 0301 	orr.w	r3, r3, #1
 80075f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80075f2:	e00b      	b.n	800760c <HAL_RCC_OscConfig+0x358>
 80075f4:	4b5a      	ldr	r3, [pc, #360]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 80075f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075f8:	4a59      	ldr	r2, [pc, #356]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 80075fa:	f023 0301 	bic.w	r3, r3, #1
 80075fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8007600:	4b57      	ldr	r3, [pc, #348]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007604:	4a56      	ldr	r2, [pc, #344]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007606:	f023 0304 	bic.w	r3, r3, #4
 800760a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d015      	beq.n	8007640 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007614:	f7fb fbe4 	bl	8002de0 <HAL_GetTick>
 8007618:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800761a:	e00a      	b.n	8007632 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800761c:	f7fb fbe0 	bl	8002de0 <HAL_GetTick>
 8007620:	4602      	mov	r2, r0
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	1ad3      	subs	r3, r2, r3
 8007626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800762a:	4293      	cmp	r3, r2
 800762c:	d901      	bls.n	8007632 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800762e:	2303      	movs	r3, #3
 8007630:	e0d7      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007632:	4b4b      	ldr	r3, [pc, #300]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007636:	f003 0302 	and.w	r3, r3, #2
 800763a:	2b00      	cmp	r3, #0
 800763c:	d0ee      	beq.n	800761c <HAL_RCC_OscConfig+0x368>
 800763e:	e014      	b.n	800766a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007640:	f7fb fbce 	bl	8002de0 <HAL_GetTick>
 8007644:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007646:	e00a      	b.n	800765e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007648:	f7fb fbca 	bl	8002de0 <HAL_GetTick>
 800764c:	4602      	mov	r2, r0
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007656:	4293      	cmp	r3, r2
 8007658:	d901      	bls.n	800765e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800765a:	2303      	movs	r3, #3
 800765c:	e0c1      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800765e:	4b40      	ldr	r3, [pc, #256]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007662:	f003 0302 	and.w	r3, r3, #2
 8007666:	2b00      	cmp	r3, #0
 8007668:	d1ee      	bne.n	8007648 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800766a:	7dfb      	ldrb	r3, [r7, #23]
 800766c:	2b01      	cmp	r3, #1
 800766e:	d105      	bne.n	800767c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007670:	4b3b      	ldr	r3, [pc, #236]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007674:	4a3a      	ldr	r2, [pc, #232]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007676:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800767a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	699b      	ldr	r3, [r3, #24]
 8007680:	2b00      	cmp	r3, #0
 8007682:	f000 80ad 	beq.w	80077e0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007686:	4b36      	ldr	r3, [pc, #216]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f003 030c 	and.w	r3, r3, #12
 800768e:	2b08      	cmp	r3, #8
 8007690:	d060      	beq.n	8007754 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	699b      	ldr	r3, [r3, #24]
 8007696:	2b02      	cmp	r3, #2
 8007698:	d145      	bne.n	8007726 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800769a:	4b33      	ldr	r3, [pc, #204]	@ (8007768 <HAL_RCC_OscConfig+0x4b4>)
 800769c:	2200      	movs	r2, #0
 800769e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076a0:	f7fb fb9e 	bl	8002de0 <HAL_GetTick>
 80076a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076a6:	e008      	b.n	80076ba <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076a8:	f7fb fb9a 	bl	8002de0 <HAL_GetTick>
 80076ac:	4602      	mov	r2, r0
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	2b02      	cmp	r3, #2
 80076b4:	d901      	bls.n	80076ba <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80076b6:	2303      	movs	r3, #3
 80076b8:	e093      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076ba:	4b29      	ldr	r3, [pc, #164]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1f0      	bne.n	80076a8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	69da      	ldr	r2, [r3, #28]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	431a      	orrs	r2, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076d4:	019b      	lsls	r3, r3, #6
 80076d6:	431a      	orrs	r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076dc:	085b      	lsrs	r3, r3, #1
 80076de:	3b01      	subs	r3, #1
 80076e0:	041b      	lsls	r3, r3, #16
 80076e2:	431a      	orrs	r2, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e8:	061b      	lsls	r3, r3, #24
 80076ea:	431a      	orrs	r2, r3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076f0:	071b      	lsls	r3, r3, #28
 80076f2:	491b      	ldr	r1, [pc, #108]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 80076f4:	4313      	orrs	r3, r2
 80076f6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076f8:	4b1b      	ldr	r3, [pc, #108]	@ (8007768 <HAL_RCC_OscConfig+0x4b4>)
 80076fa:	2201      	movs	r2, #1
 80076fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076fe:	f7fb fb6f 	bl	8002de0 <HAL_GetTick>
 8007702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007704:	e008      	b.n	8007718 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007706:	f7fb fb6b 	bl	8002de0 <HAL_GetTick>
 800770a:	4602      	mov	r2, r0
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	1ad3      	subs	r3, r2, r3
 8007710:	2b02      	cmp	r3, #2
 8007712:	d901      	bls.n	8007718 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007714:	2303      	movs	r3, #3
 8007716:	e064      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007718:	4b11      	ldr	r3, [pc, #68]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007720:	2b00      	cmp	r3, #0
 8007722:	d0f0      	beq.n	8007706 <HAL_RCC_OscConfig+0x452>
 8007724:	e05c      	b.n	80077e0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007726:	4b10      	ldr	r3, [pc, #64]	@ (8007768 <HAL_RCC_OscConfig+0x4b4>)
 8007728:	2200      	movs	r2, #0
 800772a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800772c:	f7fb fb58 	bl	8002de0 <HAL_GetTick>
 8007730:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007732:	e008      	b.n	8007746 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007734:	f7fb fb54 	bl	8002de0 <HAL_GetTick>
 8007738:	4602      	mov	r2, r0
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	1ad3      	subs	r3, r2, r3
 800773e:	2b02      	cmp	r3, #2
 8007740:	d901      	bls.n	8007746 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007742:	2303      	movs	r3, #3
 8007744:	e04d      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007746:	4b06      	ldr	r3, [pc, #24]	@ (8007760 <HAL_RCC_OscConfig+0x4ac>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800774e:	2b00      	cmp	r3, #0
 8007750:	d1f0      	bne.n	8007734 <HAL_RCC_OscConfig+0x480>
 8007752:	e045      	b.n	80077e0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	699b      	ldr	r3, [r3, #24]
 8007758:	2b01      	cmp	r3, #1
 800775a:	d107      	bne.n	800776c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	e040      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
 8007760:	40023800 	.word	0x40023800
 8007764:	40007000 	.word	0x40007000
 8007768:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800776c:	4b1f      	ldr	r3, [pc, #124]	@ (80077ec <HAL_RCC_OscConfig+0x538>)
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	699b      	ldr	r3, [r3, #24]
 8007776:	2b01      	cmp	r3, #1
 8007778:	d030      	beq.n	80077dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007784:	429a      	cmp	r2, r3
 8007786:	d129      	bne.n	80077dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007792:	429a      	cmp	r2, r3
 8007794:	d122      	bne.n	80077dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007796:	68fa      	ldr	r2, [r7, #12]
 8007798:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800779c:	4013      	ands	r3, r2
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80077a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d119      	bne.n	80077dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077b2:	085b      	lsrs	r3, r3, #1
 80077b4:	3b01      	subs	r3, #1
 80077b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d10f      	bne.n	80077dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d107      	bne.n	80077dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077d6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077d8:	429a      	cmp	r2, r3
 80077da:	d001      	beq.n	80077e0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80077dc:	2301      	movs	r3, #1
 80077de:	e000      	b.n	80077e2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3718      	adds	r7, #24
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}
 80077ea:	bf00      	nop
 80077ec:	40023800 	.word	0x40023800

080077f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b082      	sub	sp, #8
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d101      	bne.n	8007802 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	e041      	b.n	8007886 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007808:	b2db      	uxtb	r3, r3
 800780a:	2b00      	cmp	r3, #0
 800780c:	d106      	bne.n	800781c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2200      	movs	r2, #0
 8007812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f7fb f846 	bl	80028a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2202      	movs	r2, #2
 8007820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	3304      	adds	r3, #4
 800782c:	4619      	mov	r1, r3
 800782e:	4610      	mov	r0, r2
 8007830:	f000 fbf0 	bl	8008014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2201      	movs	r2, #1
 8007840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2201      	movs	r2, #1
 8007850:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007884:	2300      	movs	r3, #0
}
 8007886:	4618      	mov	r0, r3
 8007888:	3708      	adds	r7, #8
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}

0800788e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800788e:	b580      	push	{r7, lr}
 8007890:	b082      	sub	sp, #8
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d101      	bne.n	80078a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	e041      	b.n	8007924 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078a6:	b2db      	uxtb	r3, r3
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d106      	bne.n	80078ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f7fa ffd5 	bl	8002864 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2202      	movs	r2, #2
 80078be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	3304      	adds	r3, #4
 80078ca:	4619      	mov	r1, r3
 80078cc:	4610      	mov	r0, r2
 80078ce:	f000 fba1 	bl	8008014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2201      	movs	r2, #1
 80078d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2201      	movs	r2, #1
 80078de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2201      	movs	r2, #1
 80078f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2201      	movs	r2, #1
 80078fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2201      	movs	r2, #1
 8007906:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2201      	movs	r2, #1
 800790e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2201      	movs	r2, #1
 8007916:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007922:	2300      	movs	r3, #0
}
 8007924:	4618      	mov	r0, r3
 8007926:	3708      	adds	r7, #8
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d109      	bne.n	8007950 <HAL_TIM_PWM_Start+0x24>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007942:	b2db      	uxtb	r3, r3
 8007944:	2b01      	cmp	r3, #1
 8007946:	bf14      	ite	ne
 8007948:	2301      	movne	r3, #1
 800794a:	2300      	moveq	r3, #0
 800794c:	b2db      	uxtb	r3, r3
 800794e:	e022      	b.n	8007996 <HAL_TIM_PWM_Start+0x6a>
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	2b04      	cmp	r3, #4
 8007954:	d109      	bne.n	800796a <HAL_TIM_PWM_Start+0x3e>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800795c:	b2db      	uxtb	r3, r3
 800795e:	2b01      	cmp	r3, #1
 8007960:	bf14      	ite	ne
 8007962:	2301      	movne	r3, #1
 8007964:	2300      	moveq	r3, #0
 8007966:	b2db      	uxtb	r3, r3
 8007968:	e015      	b.n	8007996 <HAL_TIM_PWM_Start+0x6a>
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	2b08      	cmp	r3, #8
 800796e:	d109      	bne.n	8007984 <HAL_TIM_PWM_Start+0x58>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007976:	b2db      	uxtb	r3, r3
 8007978:	2b01      	cmp	r3, #1
 800797a:	bf14      	ite	ne
 800797c:	2301      	movne	r3, #1
 800797e:	2300      	moveq	r3, #0
 8007980:	b2db      	uxtb	r3, r3
 8007982:	e008      	b.n	8007996 <HAL_TIM_PWM_Start+0x6a>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800798a:	b2db      	uxtb	r3, r3
 800798c:	2b01      	cmp	r3, #1
 800798e:	bf14      	ite	ne
 8007990:	2301      	movne	r3, #1
 8007992:	2300      	moveq	r3, #0
 8007994:	b2db      	uxtb	r3, r3
 8007996:	2b00      	cmp	r3, #0
 8007998:	d001      	beq.n	800799e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	e07c      	b.n	8007a98 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d104      	bne.n	80079ae <HAL_TIM_PWM_Start+0x82>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2202      	movs	r2, #2
 80079a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80079ac:	e013      	b.n	80079d6 <HAL_TIM_PWM_Start+0xaa>
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	2b04      	cmp	r3, #4
 80079b2:	d104      	bne.n	80079be <HAL_TIM_PWM_Start+0x92>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2202      	movs	r2, #2
 80079b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079bc:	e00b      	b.n	80079d6 <HAL_TIM_PWM_Start+0xaa>
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	2b08      	cmp	r3, #8
 80079c2:	d104      	bne.n	80079ce <HAL_TIM_PWM_Start+0xa2>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2202      	movs	r2, #2
 80079c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079cc:	e003      	b.n	80079d6 <HAL_TIM_PWM_Start+0xaa>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2202      	movs	r2, #2
 80079d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2201      	movs	r2, #1
 80079dc:	6839      	ldr	r1, [r7, #0]
 80079de:	4618      	mov	r0, r3
 80079e0:	f000 fe0e 	bl	8008600 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a2d      	ldr	r2, [pc, #180]	@ (8007aa0 <HAL_TIM_PWM_Start+0x174>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d004      	beq.n	80079f8 <HAL_TIM_PWM_Start+0xcc>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a2c      	ldr	r2, [pc, #176]	@ (8007aa4 <HAL_TIM_PWM_Start+0x178>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d101      	bne.n	80079fc <HAL_TIM_PWM_Start+0xd0>
 80079f8:	2301      	movs	r3, #1
 80079fa:	e000      	b.n	80079fe <HAL_TIM_PWM_Start+0xd2>
 80079fc:	2300      	movs	r3, #0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d007      	beq.n	8007a12 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007a10:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a22      	ldr	r2, [pc, #136]	@ (8007aa0 <HAL_TIM_PWM_Start+0x174>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d022      	beq.n	8007a62 <HAL_TIM_PWM_Start+0x136>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a24:	d01d      	beq.n	8007a62 <HAL_TIM_PWM_Start+0x136>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a1f      	ldr	r2, [pc, #124]	@ (8007aa8 <HAL_TIM_PWM_Start+0x17c>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d018      	beq.n	8007a62 <HAL_TIM_PWM_Start+0x136>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a1d      	ldr	r2, [pc, #116]	@ (8007aac <HAL_TIM_PWM_Start+0x180>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d013      	beq.n	8007a62 <HAL_TIM_PWM_Start+0x136>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a1c      	ldr	r2, [pc, #112]	@ (8007ab0 <HAL_TIM_PWM_Start+0x184>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d00e      	beq.n	8007a62 <HAL_TIM_PWM_Start+0x136>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a16      	ldr	r2, [pc, #88]	@ (8007aa4 <HAL_TIM_PWM_Start+0x178>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d009      	beq.n	8007a62 <HAL_TIM_PWM_Start+0x136>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a18      	ldr	r2, [pc, #96]	@ (8007ab4 <HAL_TIM_PWM_Start+0x188>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d004      	beq.n	8007a62 <HAL_TIM_PWM_Start+0x136>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a16      	ldr	r2, [pc, #88]	@ (8007ab8 <HAL_TIM_PWM_Start+0x18c>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d111      	bne.n	8007a86 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	f003 0307 	and.w	r3, r3, #7
 8007a6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2b06      	cmp	r3, #6
 8007a72:	d010      	beq.n	8007a96 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f042 0201 	orr.w	r2, r2, #1
 8007a82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a84:	e007      	b.n	8007a96 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f042 0201 	orr.w	r2, r2, #1
 8007a94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3710      	adds	r7, #16
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}
 8007aa0:	40010000 	.word	0x40010000
 8007aa4:	40010400 	.word	0x40010400
 8007aa8:	40000400 	.word	0x40000400
 8007aac:	40000800 	.word	0x40000800
 8007ab0:	40000c00 	.word	0x40000c00
 8007ab4:	40014000 	.word	0x40014000
 8007ab8:	40001800 	.word	0x40001800

08007abc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b084      	sub	sp, #16
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	691b      	ldr	r3, [r3, #16]
 8007ad2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	f003 0302 	and.w	r3, r3, #2
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d020      	beq.n	8007b20 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f003 0302 	and.w	r3, r3, #2
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d01b      	beq.n	8007b20 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f06f 0202 	mvn.w	r2, #2
 8007af0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2201      	movs	r2, #1
 8007af6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	699b      	ldr	r3, [r3, #24]
 8007afe:	f003 0303 	and.w	r3, r3, #3
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d003      	beq.n	8007b0e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f000 fa65 	bl	8007fd6 <HAL_TIM_IC_CaptureCallback>
 8007b0c:	e005      	b.n	8007b1a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f000 fa57 	bl	8007fc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f000 fa68 	bl	8007fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	f003 0304 	and.w	r3, r3, #4
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d020      	beq.n	8007b6c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	f003 0304 	and.w	r3, r3, #4
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d01b      	beq.n	8007b6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f06f 0204 	mvn.w	r2, #4
 8007b3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2202      	movs	r2, #2
 8007b42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	699b      	ldr	r3, [r3, #24]
 8007b4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d003      	beq.n	8007b5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 fa3f 	bl	8007fd6 <HAL_TIM_IC_CaptureCallback>
 8007b58:	e005      	b.n	8007b66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f000 fa31 	bl	8007fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f000 fa42 	bl	8007fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	f003 0308 	and.w	r3, r3, #8
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d020      	beq.n	8007bb8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f003 0308 	and.w	r3, r3, #8
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d01b      	beq.n	8007bb8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f06f 0208 	mvn.w	r2, #8
 8007b88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2204      	movs	r2, #4
 8007b8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	69db      	ldr	r3, [r3, #28]
 8007b96:	f003 0303 	and.w	r3, r3, #3
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d003      	beq.n	8007ba6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f000 fa19 	bl	8007fd6 <HAL_TIM_IC_CaptureCallback>
 8007ba4:	e005      	b.n	8007bb2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f000 fa0b 	bl	8007fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f000 fa1c 	bl	8007fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	f003 0310 	and.w	r3, r3, #16
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d020      	beq.n	8007c04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f003 0310 	and.w	r3, r3, #16
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d01b      	beq.n	8007c04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f06f 0210 	mvn.w	r2, #16
 8007bd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2208      	movs	r2, #8
 8007bda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d003      	beq.n	8007bf2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f000 f9f3 	bl	8007fd6 <HAL_TIM_IC_CaptureCallback>
 8007bf0:	e005      	b.n	8007bfe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f000 f9e5 	bl	8007fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 f9f6 	bl	8007fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	f003 0301 	and.w	r3, r3, #1
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00c      	beq.n	8007c28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f003 0301 	and.w	r3, r3, #1
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d007      	beq.n	8007c28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f06f 0201 	mvn.w	r2, #1
 8007c20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 f9c3 	bl	8007fae <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00c      	beq.n	8007c4c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d007      	beq.n	8007c4c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 fdd8 	bl	80087fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d00c      	beq.n	8007c70 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d007      	beq.n	8007c70 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 f9c7 	bl	8007ffe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	f003 0320 	and.w	r3, r3, #32
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d00c      	beq.n	8007c94 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	f003 0320 	and.w	r3, r3, #32
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d007      	beq.n	8007c94 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f06f 0220 	mvn.w	r2, #32
 8007c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 fdaa 	bl	80087e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c94:	bf00      	nop
 8007c96:	3710      	adds	r7, #16
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b086      	sub	sp, #24
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	60f8      	str	r0, [r7, #12]
 8007ca4:	60b9      	str	r1, [r7, #8]
 8007ca6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	d101      	bne.n	8007cba <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007cb6:	2302      	movs	r3, #2
 8007cb8:	e0ae      	b.n	8007e18 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2b0c      	cmp	r3, #12
 8007cc6:	f200 809f 	bhi.w	8007e08 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007cca:	a201      	add	r2, pc, #4	@ (adr r2, 8007cd0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd0:	08007d05 	.word	0x08007d05
 8007cd4:	08007e09 	.word	0x08007e09
 8007cd8:	08007e09 	.word	0x08007e09
 8007cdc:	08007e09 	.word	0x08007e09
 8007ce0:	08007d45 	.word	0x08007d45
 8007ce4:	08007e09 	.word	0x08007e09
 8007ce8:	08007e09 	.word	0x08007e09
 8007cec:	08007e09 	.word	0x08007e09
 8007cf0:	08007d87 	.word	0x08007d87
 8007cf4:	08007e09 	.word	0x08007e09
 8007cf8:	08007e09 	.word	0x08007e09
 8007cfc:	08007e09 	.word	0x08007e09
 8007d00:	08007dc7 	.word	0x08007dc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	68b9      	ldr	r1, [r7, #8]
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f000 fa2e 	bl	800816c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	699a      	ldr	r2, [r3, #24]
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f042 0208 	orr.w	r2, r2, #8
 8007d1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	699a      	ldr	r2, [r3, #24]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f022 0204 	bic.w	r2, r2, #4
 8007d2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	6999      	ldr	r1, [r3, #24]
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	691a      	ldr	r2, [r3, #16]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	430a      	orrs	r2, r1
 8007d40:	619a      	str	r2, [r3, #24]
      break;
 8007d42:	e064      	b.n	8007e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68b9      	ldr	r1, [r7, #8]
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f000 fa7e 	bl	800824c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	699a      	ldr	r2, [r3, #24]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	699a      	ldr	r2, [r3, #24]
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	6999      	ldr	r1, [r3, #24]
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	691b      	ldr	r3, [r3, #16]
 8007d7a:	021a      	lsls	r2, r3, #8
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	430a      	orrs	r2, r1
 8007d82:	619a      	str	r2, [r3, #24]
      break;
 8007d84:	e043      	b.n	8007e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	68b9      	ldr	r1, [r7, #8]
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f000 fad3 	bl	8008338 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	69da      	ldr	r2, [r3, #28]
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f042 0208 	orr.w	r2, r2, #8
 8007da0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	69da      	ldr	r2, [r3, #28]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f022 0204 	bic.w	r2, r2, #4
 8007db0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	69d9      	ldr	r1, [r3, #28]
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	691a      	ldr	r2, [r3, #16]
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	430a      	orrs	r2, r1
 8007dc2:	61da      	str	r2, [r3, #28]
      break;
 8007dc4:	e023      	b.n	8007e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	68b9      	ldr	r1, [r7, #8]
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f000 fb27 	bl	8008420 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	69da      	ldr	r2, [r3, #28]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007de0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	69da      	ldr	r2, [r3, #28]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007df0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	69d9      	ldr	r1, [r3, #28]
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	691b      	ldr	r3, [r3, #16]
 8007dfc:	021a      	lsls	r2, r3, #8
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	430a      	orrs	r2, r1
 8007e04:	61da      	str	r2, [r3, #28]
      break;
 8007e06:	e002      	b.n	8007e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	75fb      	strb	r3, [r7, #23]
      break;
 8007e0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2200      	movs	r2, #0
 8007e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3718      	adds	r7, #24
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d101      	bne.n	8007e3c <HAL_TIM_ConfigClockSource+0x1c>
 8007e38:	2302      	movs	r3, #2
 8007e3a:	e0b4      	b.n	8007fa6 <HAL_TIM_ConfigClockSource+0x186>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2202      	movs	r2, #2
 8007e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007e5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007e62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	68ba      	ldr	r2, [r7, #8]
 8007e6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e74:	d03e      	beq.n	8007ef4 <HAL_TIM_ConfigClockSource+0xd4>
 8007e76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e7a:	f200 8087 	bhi.w	8007f8c <HAL_TIM_ConfigClockSource+0x16c>
 8007e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e82:	f000 8086 	beq.w	8007f92 <HAL_TIM_ConfigClockSource+0x172>
 8007e86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e8a:	d87f      	bhi.n	8007f8c <HAL_TIM_ConfigClockSource+0x16c>
 8007e8c:	2b70      	cmp	r3, #112	@ 0x70
 8007e8e:	d01a      	beq.n	8007ec6 <HAL_TIM_ConfigClockSource+0xa6>
 8007e90:	2b70      	cmp	r3, #112	@ 0x70
 8007e92:	d87b      	bhi.n	8007f8c <HAL_TIM_ConfigClockSource+0x16c>
 8007e94:	2b60      	cmp	r3, #96	@ 0x60
 8007e96:	d050      	beq.n	8007f3a <HAL_TIM_ConfigClockSource+0x11a>
 8007e98:	2b60      	cmp	r3, #96	@ 0x60
 8007e9a:	d877      	bhi.n	8007f8c <HAL_TIM_ConfigClockSource+0x16c>
 8007e9c:	2b50      	cmp	r3, #80	@ 0x50
 8007e9e:	d03c      	beq.n	8007f1a <HAL_TIM_ConfigClockSource+0xfa>
 8007ea0:	2b50      	cmp	r3, #80	@ 0x50
 8007ea2:	d873      	bhi.n	8007f8c <HAL_TIM_ConfigClockSource+0x16c>
 8007ea4:	2b40      	cmp	r3, #64	@ 0x40
 8007ea6:	d058      	beq.n	8007f5a <HAL_TIM_ConfigClockSource+0x13a>
 8007ea8:	2b40      	cmp	r3, #64	@ 0x40
 8007eaa:	d86f      	bhi.n	8007f8c <HAL_TIM_ConfigClockSource+0x16c>
 8007eac:	2b30      	cmp	r3, #48	@ 0x30
 8007eae:	d064      	beq.n	8007f7a <HAL_TIM_ConfigClockSource+0x15a>
 8007eb0:	2b30      	cmp	r3, #48	@ 0x30
 8007eb2:	d86b      	bhi.n	8007f8c <HAL_TIM_ConfigClockSource+0x16c>
 8007eb4:	2b20      	cmp	r3, #32
 8007eb6:	d060      	beq.n	8007f7a <HAL_TIM_ConfigClockSource+0x15a>
 8007eb8:	2b20      	cmp	r3, #32
 8007eba:	d867      	bhi.n	8007f8c <HAL_TIM_ConfigClockSource+0x16c>
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d05c      	beq.n	8007f7a <HAL_TIM_ConfigClockSource+0x15a>
 8007ec0:	2b10      	cmp	r3, #16
 8007ec2:	d05a      	beq.n	8007f7a <HAL_TIM_ConfigClockSource+0x15a>
 8007ec4:	e062      	b.n	8007f8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007ed6:	f000 fb73 	bl	80085c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007ee8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	68ba      	ldr	r2, [r7, #8]
 8007ef0:	609a      	str	r2, [r3, #8]
      break;
 8007ef2:	e04f      	b.n	8007f94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007f04:	f000 fb5c 	bl	80085c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	689a      	ldr	r2, [r3, #8]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007f16:	609a      	str	r2, [r3, #8]
      break;
 8007f18:	e03c      	b.n	8007f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f26:	461a      	mov	r2, r3
 8007f28:	f000 fad0 	bl	80084cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2150      	movs	r1, #80	@ 0x50
 8007f32:	4618      	mov	r0, r3
 8007f34:	f000 fb29 	bl	800858a <TIM_ITRx_SetConfig>
      break;
 8007f38:	e02c      	b.n	8007f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f46:	461a      	mov	r2, r3
 8007f48:	f000 faef 	bl	800852a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2160      	movs	r1, #96	@ 0x60
 8007f52:	4618      	mov	r0, r3
 8007f54:	f000 fb19 	bl	800858a <TIM_ITRx_SetConfig>
      break;
 8007f58:	e01c      	b.n	8007f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f66:	461a      	mov	r2, r3
 8007f68:	f000 fab0 	bl	80084cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	2140      	movs	r1, #64	@ 0x40
 8007f72:	4618      	mov	r0, r3
 8007f74:	f000 fb09 	bl	800858a <TIM_ITRx_SetConfig>
      break;
 8007f78:	e00c      	b.n	8007f94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681a      	ldr	r2, [r3, #0]
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4619      	mov	r1, r3
 8007f84:	4610      	mov	r0, r2
 8007f86:	f000 fb00 	bl	800858a <TIM_ITRx_SetConfig>
      break;
 8007f8a:	e003      	b.n	8007f94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8007f90:	e000      	b.n	8007f94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007f92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}

08007fae <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007fae:	b480      	push	{r7}
 8007fb0:	b083      	sub	sp, #12
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007fb6:	bf00      	nop
 8007fb8:	370c      	adds	r7, #12
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr

08007fc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007fc2:	b480      	push	{r7}
 8007fc4:	b083      	sub	sp, #12
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007fca:	bf00      	nop
 8007fcc:	370c      	adds	r7, #12
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr

08007fd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007fd6:	b480      	push	{r7}
 8007fd8:	b083      	sub	sp, #12
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007fde:	bf00      	nop
 8007fe0:	370c      	adds	r7, #12
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007fea:	b480      	push	{r7}
 8007fec:	b083      	sub	sp, #12
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ff2:	bf00      	nop
 8007ff4:	370c      	adds	r7, #12
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr

08007ffe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007ffe:	b480      	push	{r7}
 8008000:	b083      	sub	sp, #12
 8008002:	af00      	add	r7, sp, #0
 8008004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008006:	bf00      	nop
 8008008:	370c      	adds	r7, #12
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
	...

08008014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008014:	b480      	push	{r7}
 8008016:	b085      	sub	sp, #20
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4a46      	ldr	r2, [pc, #280]	@ (8008140 <TIM_Base_SetConfig+0x12c>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d013      	beq.n	8008054 <TIM_Base_SetConfig+0x40>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008032:	d00f      	beq.n	8008054 <TIM_Base_SetConfig+0x40>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	4a43      	ldr	r2, [pc, #268]	@ (8008144 <TIM_Base_SetConfig+0x130>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d00b      	beq.n	8008054 <TIM_Base_SetConfig+0x40>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	4a42      	ldr	r2, [pc, #264]	@ (8008148 <TIM_Base_SetConfig+0x134>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d007      	beq.n	8008054 <TIM_Base_SetConfig+0x40>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	4a41      	ldr	r2, [pc, #260]	@ (800814c <TIM_Base_SetConfig+0x138>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d003      	beq.n	8008054 <TIM_Base_SetConfig+0x40>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	4a40      	ldr	r2, [pc, #256]	@ (8008150 <TIM_Base_SetConfig+0x13c>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d108      	bne.n	8008066 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800805a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	68fa      	ldr	r2, [r7, #12]
 8008062:	4313      	orrs	r3, r2
 8008064:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	4a35      	ldr	r2, [pc, #212]	@ (8008140 <TIM_Base_SetConfig+0x12c>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d02b      	beq.n	80080c6 <TIM_Base_SetConfig+0xb2>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008074:	d027      	beq.n	80080c6 <TIM_Base_SetConfig+0xb2>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4a32      	ldr	r2, [pc, #200]	@ (8008144 <TIM_Base_SetConfig+0x130>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d023      	beq.n	80080c6 <TIM_Base_SetConfig+0xb2>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	4a31      	ldr	r2, [pc, #196]	@ (8008148 <TIM_Base_SetConfig+0x134>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d01f      	beq.n	80080c6 <TIM_Base_SetConfig+0xb2>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	4a30      	ldr	r2, [pc, #192]	@ (800814c <TIM_Base_SetConfig+0x138>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d01b      	beq.n	80080c6 <TIM_Base_SetConfig+0xb2>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	4a2f      	ldr	r2, [pc, #188]	@ (8008150 <TIM_Base_SetConfig+0x13c>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d017      	beq.n	80080c6 <TIM_Base_SetConfig+0xb2>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	4a2e      	ldr	r2, [pc, #184]	@ (8008154 <TIM_Base_SetConfig+0x140>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d013      	beq.n	80080c6 <TIM_Base_SetConfig+0xb2>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	4a2d      	ldr	r2, [pc, #180]	@ (8008158 <TIM_Base_SetConfig+0x144>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d00f      	beq.n	80080c6 <TIM_Base_SetConfig+0xb2>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	4a2c      	ldr	r2, [pc, #176]	@ (800815c <TIM_Base_SetConfig+0x148>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d00b      	beq.n	80080c6 <TIM_Base_SetConfig+0xb2>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4a2b      	ldr	r2, [pc, #172]	@ (8008160 <TIM_Base_SetConfig+0x14c>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d007      	beq.n	80080c6 <TIM_Base_SetConfig+0xb2>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a2a      	ldr	r2, [pc, #168]	@ (8008164 <TIM_Base_SetConfig+0x150>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d003      	beq.n	80080c6 <TIM_Base_SetConfig+0xb2>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	4a29      	ldr	r2, [pc, #164]	@ (8008168 <TIM_Base_SetConfig+0x154>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d108      	bne.n	80080d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	68fa      	ldr	r2, [r7, #12]
 80080d4:	4313      	orrs	r3, r2
 80080d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	695b      	ldr	r3, [r3, #20]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68fa      	ldr	r2, [r7, #12]
 80080ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	689a      	ldr	r2, [r3, #8]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	4a10      	ldr	r2, [pc, #64]	@ (8008140 <TIM_Base_SetConfig+0x12c>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d003      	beq.n	800810c <TIM_Base_SetConfig+0xf8>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	4a12      	ldr	r2, [pc, #72]	@ (8008150 <TIM_Base_SetConfig+0x13c>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d103      	bne.n	8008114 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	691a      	ldr	r2, [r3, #16]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2201      	movs	r2, #1
 8008118:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	691b      	ldr	r3, [r3, #16]
 800811e:	f003 0301 	and.w	r3, r3, #1
 8008122:	2b01      	cmp	r3, #1
 8008124:	d105      	bne.n	8008132 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	691b      	ldr	r3, [r3, #16]
 800812a:	f023 0201 	bic.w	r2, r3, #1
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	611a      	str	r2, [r3, #16]
  }
}
 8008132:	bf00      	nop
 8008134:	3714      	adds	r7, #20
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr
 800813e:	bf00      	nop
 8008140:	40010000 	.word	0x40010000
 8008144:	40000400 	.word	0x40000400
 8008148:	40000800 	.word	0x40000800
 800814c:	40000c00 	.word	0x40000c00
 8008150:	40010400 	.word	0x40010400
 8008154:	40014000 	.word	0x40014000
 8008158:	40014400 	.word	0x40014400
 800815c:	40014800 	.word	0x40014800
 8008160:	40001800 	.word	0x40001800
 8008164:	40001c00 	.word	0x40001c00
 8008168:	40002000 	.word	0x40002000

0800816c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800816c:	b480      	push	{r7}
 800816e:	b087      	sub	sp, #28
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6a1b      	ldr	r3, [r3, #32]
 800817a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6a1b      	ldr	r3, [r3, #32]
 8008180:	f023 0201 	bic.w	r2, r3, #1
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	699b      	ldr	r3, [r3, #24]
 8008192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800819a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f023 0303 	bic.w	r3, r3, #3
 80081a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	4313      	orrs	r3, r2
 80081ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	f023 0302 	bic.w	r3, r3, #2
 80081b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	689b      	ldr	r3, [r3, #8]
 80081ba:	697a      	ldr	r2, [r7, #20]
 80081bc:	4313      	orrs	r3, r2
 80081be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	4a20      	ldr	r2, [pc, #128]	@ (8008244 <TIM_OC1_SetConfig+0xd8>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d003      	beq.n	80081d0 <TIM_OC1_SetConfig+0x64>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	4a1f      	ldr	r2, [pc, #124]	@ (8008248 <TIM_OC1_SetConfig+0xdc>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d10c      	bne.n	80081ea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	f023 0308 	bic.w	r3, r3, #8
 80081d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	697a      	ldr	r2, [r7, #20]
 80081de:	4313      	orrs	r3, r2
 80081e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	f023 0304 	bic.w	r3, r3, #4
 80081e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	4a15      	ldr	r2, [pc, #84]	@ (8008244 <TIM_OC1_SetConfig+0xd8>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d003      	beq.n	80081fa <TIM_OC1_SetConfig+0x8e>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	4a14      	ldr	r2, [pc, #80]	@ (8008248 <TIM_OC1_SetConfig+0xdc>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d111      	bne.n	800821e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008200:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008208:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	695b      	ldr	r3, [r3, #20]
 800820e:	693a      	ldr	r2, [r7, #16]
 8008210:	4313      	orrs	r3, r2
 8008212:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	699b      	ldr	r3, [r3, #24]
 8008218:	693a      	ldr	r2, [r7, #16]
 800821a:	4313      	orrs	r3, r2
 800821c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	693a      	ldr	r2, [r7, #16]
 8008222:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	685a      	ldr	r2, [r3, #4]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	697a      	ldr	r2, [r7, #20]
 8008236:	621a      	str	r2, [r3, #32]
}
 8008238:	bf00      	nop
 800823a:	371c      	adds	r7, #28
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr
 8008244:	40010000 	.word	0x40010000
 8008248:	40010400 	.word	0x40010400

0800824c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800824c:	b480      	push	{r7}
 800824e:	b087      	sub	sp, #28
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
 8008254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6a1b      	ldr	r3, [r3, #32]
 800825a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6a1b      	ldr	r3, [r3, #32]
 8008260:	f023 0210 	bic.w	r2, r3, #16
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	699b      	ldr	r3, [r3, #24]
 8008272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800827a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008282:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	021b      	lsls	r3, r3, #8
 800828a:	68fa      	ldr	r2, [r7, #12]
 800828c:	4313      	orrs	r3, r2
 800828e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	f023 0320 	bic.w	r3, r3, #32
 8008296:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	689b      	ldr	r3, [r3, #8]
 800829c:	011b      	lsls	r3, r3, #4
 800829e:	697a      	ldr	r2, [r7, #20]
 80082a0:	4313      	orrs	r3, r2
 80082a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a22      	ldr	r2, [pc, #136]	@ (8008330 <TIM_OC2_SetConfig+0xe4>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d003      	beq.n	80082b4 <TIM_OC2_SetConfig+0x68>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	4a21      	ldr	r2, [pc, #132]	@ (8008334 <TIM_OC2_SetConfig+0xe8>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d10d      	bne.n	80082d0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	68db      	ldr	r3, [r3, #12]
 80082c0:	011b      	lsls	r3, r3, #4
 80082c2:	697a      	ldr	r2, [r7, #20]
 80082c4:	4313      	orrs	r3, r2
 80082c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	4a17      	ldr	r2, [pc, #92]	@ (8008330 <TIM_OC2_SetConfig+0xe4>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d003      	beq.n	80082e0 <TIM_OC2_SetConfig+0x94>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	4a16      	ldr	r2, [pc, #88]	@ (8008334 <TIM_OC2_SetConfig+0xe8>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d113      	bne.n	8008308 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80082e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80082ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	695b      	ldr	r3, [r3, #20]
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	693a      	ldr	r2, [r7, #16]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	699b      	ldr	r3, [r3, #24]
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	693a      	ldr	r2, [r7, #16]
 8008304:	4313      	orrs	r3, r2
 8008306:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	693a      	ldr	r2, [r7, #16]
 800830c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	68fa      	ldr	r2, [r7, #12]
 8008312:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	685a      	ldr	r2, [r3, #4]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	697a      	ldr	r2, [r7, #20]
 8008320:	621a      	str	r2, [r3, #32]
}
 8008322:	bf00      	nop
 8008324:	371c      	adds	r7, #28
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr
 800832e:	bf00      	nop
 8008330:	40010000 	.word	0x40010000
 8008334:	40010400 	.word	0x40010400

08008338 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008338:	b480      	push	{r7}
 800833a:	b087      	sub	sp, #28
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6a1b      	ldr	r3, [r3, #32]
 8008346:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6a1b      	ldr	r3, [r3, #32]
 800834c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	69db      	ldr	r3, [r3, #28]
 800835e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008366:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f023 0303 	bic.w	r3, r3, #3
 800836e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	68fa      	ldr	r2, [r7, #12]
 8008376:	4313      	orrs	r3, r2
 8008378:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008380:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	021b      	lsls	r3, r3, #8
 8008388:	697a      	ldr	r2, [r7, #20]
 800838a:	4313      	orrs	r3, r2
 800838c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	4a21      	ldr	r2, [pc, #132]	@ (8008418 <TIM_OC3_SetConfig+0xe0>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d003      	beq.n	800839e <TIM_OC3_SetConfig+0x66>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	4a20      	ldr	r2, [pc, #128]	@ (800841c <TIM_OC3_SetConfig+0xe4>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d10d      	bne.n	80083ba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80083a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	68db      	ldr	r3, [r3, #12]
 80083aa:	021b      	lsls	r3, r3, #8
 80083ac:	697a      	ldr	r2, [r7, #20]
 80083ae:	4313      	orrs	r3, r2
 80083b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80083b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	4a16      	ldr	r2, [pc, #88]	@ (8008418 <TIM_OC3_SetConfig+0xe0>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d003      	beq.n	80083ca <TIM_OC3_SetConfig+0x92>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	4a15      	ldr	r2, [pc, #84]	@ (800841c <TIM_OC3_SetConfig+0xe4>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d113      	bne.n	80083f2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80083d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80083d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	695b      	ldr	r3, [r3, #20]
 80083de:	011b      	lsls	r3, r3, #4
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	699b      	ldr	r3, [r3, #24]
 80083ea:	011b      	lsls	r3, r3, #4
 80083ec:	693a      	ldr	r2, [r7, #16]
 80083ee:	4313      	orrs	r3, r2
 80083f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	693a      	ldr	r2, [r7, #16]
 80083f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	68fa      	ldr	r2, [r7, #12]
 80083fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	685a      	ldr	r2, [r3, #4]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	697a      	ldr	r2, [r7, #20]
 800840a:	621a      	str	r2, [r3, #32]
}
 800840c:	bf00      	nop
 800840e:	371c      	adds	r7, #28
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr
 8008418:	40010000 	.word	0x40010000
 800841c:	40010400 	.word	0x40010400

08008420 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008420:	b480      	push	{r7}
 8008422:	b087      	sub	sp, #28
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6a1b      	ldr	r3, [r3, #32]
 800842e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6a1b      	ldr	r3, [r3, #32]
 8008434:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	69db      	ldr	r3, [r3, #28]
 8008446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800844e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008456:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	021b      	lsls	r3, r3, #8
 800845e:	68fa      	ldr	r2, [r7, #12]
 8008460:	4313      	orrs	r3, r2
 8008462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800846a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	031b      	lsls	r3, r3, #12
 8008472:	693a      	ldr	r2, [r7, #16]
 8008474:	4313      	orrs	r3, r2
 8008476:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	4a12      	ldr	r2, [pc, #72]	@ (80084c4 <TIM_OC4_SetConfig+0xa4>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d003      	beq.n	8008488 <TIM_OC4_SetConfig+0x68>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4a11      	ldr	r2, [pc, #68]	@ (80084c8 <TIM_OC4_SetConfig+0xa8>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d109      	bne.n	800849c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800848e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	695b      	ldr	r3, [r3, #20]
 8008494:	019b      	lsls	r3, r3, #6
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	4313      	orrs	r3, r2
 800849a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	697a      	ldr	r2, [r7, #20]
 80084a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	68fa      	ldr	r2, [r7, #12]
 80084a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	685a      	ldr	r2, [r3, #4]
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	693a      	ldr	r2, [r7, #16]
 80084b4:	621a      	str	r2, [r3, #32]
}
 80084b6:	bf00      	nop
 80084b8:	371c      	adds	r7, #28
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	40010000 	.word	0x40010000
 80084c8:	40010400 	.word	0x40010400

080084cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b087      	sub	sp, #28
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	60b9      	str	r1, [r7, #8]
 80084d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	6a1b      	ldr	r3, [r3, #32]
 80084dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	6a1b      	ldr	r3, [r3, #32]
 80084e2:	f023 0201 	bic.w	r2, r3, #1
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	699b      	ldr	r3, [r3, #24]
 80084ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80084f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	011b      	lsls	r3, r3, #4
 80084fc:	693a      	ldr	r2, [r7, #16]
 80084fe:	4313      	orrs	r3, r2
 8008500:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	f023 030a 	bic.w	r3, r3, #10
 8008508:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800850a:	697a      	ldr	r2, [r7, #20]
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	4313      	orrs	r3, r2
 8008510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	693a      	ldr	r2, [r7, #16]
 8008516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	697a      	ldr	r2, [r7, #20]
 800851c:	621a      	str	r2, [r3, #32]
}
 800851e:	bf00      	nop
 8008520:	371c      	adds	r7, #28
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr

0800852a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800852a:	b480      	push	{r7}
 800852c:	b087      	sub	sp, #28
 800852e:	af00      	add	r7, sp, #0
 8008530:	60f8      	str	r0, [r7, #12]
 8008532:	60b9      	str	r1, [r7, #8]
 8008534:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	6a1b      	ldr	r3, [r3, #32]
 800853a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	6a1b      	ldr	r3, [r3, #32]
 8008540:	f023 0210 	bic.w	r2, r3, #16
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	699b      	ldr	r3, [r3, #24]
 800854c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008554:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	031b      	lsls	r3, r3, #12
 800855a:	693a      	ldr	r2, [r7, #16]
 800855c:	4313      	orrs	r3, r2
 800855e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008566:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	011b      	lsls	r3, r3, #4
 800856c:	697a      	ldr	r2, [r7, #20]
 800856e:	4313      	orrs	r3, r2
 8008570:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	693a      	ldr	r2, [r7, #16]
 8008576:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	697a      	ldr	r2, [r7, #20]
 800857c:	621a      	str	r2, [r3, #32]
}
 800857e:	bf00      	nop
 8008580:	371c      	adds	r7, #28
 8008582:	46bd      	mov	sp, r7
 8008584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008588:	4770      	bx	lr

0800858a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800858a:	b480      	push	{r7}
 800858c:	b085      	sub	sp, #20
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
 8008592:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80085a2:	683a      	ldr	r2, [r7, #0]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	4313      	orrs	r3, r2
 80085a8:	f043 0307 	orr.w	r3, r3, #7
 80085ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	68fa      	ldr	r2, [r7, #12]
 80085b2:	609a      	str	r2, [r3, #8]
}
 80085b4:	bf00      	nop
 80085b6:	3714      	adds	r7, #20
 80085b8:	46bd      	mov	sp, r7
 80085ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085be:	4770      	bx	lr

080085c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b087      	sub	sp, #28
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	60f8      	str	r0, [r7, #12]
 80085c8:	60b9      	str	r1, [r7, #8]
 80085ca:	607a      	str	r2, [r7, #4]
 80085cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80085da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	021a      	lsls	r2, r3, #8
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	431a      	orrs	r2, r3
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	4313      	orrs	r3, r2
 80085e8:	697a      	ldr	r2, [r7, #20]
 80085ea:	4313      	orrs	r3, r2
 80085ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	697a      	ldr	r2, [r7, #20]
 80085f2:	609a      	str	r2, [r3, #8]
}
 80085f4:	bf00      	nop
 80085f6:	371c      	adds	r7, #28
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr

08008600 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008600:	b480      	push	{r7}
 8008602:	b087      	sub	sp, #28
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	f003 031f 	and.w	r3, r3, #31
 8008612:	2201      	movs	r2, #1
 8008614:	fa02 f303 	lsl.w	r3, r2, r3
 8008618:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	6a1a      	ldr	r2, [r3, #32]
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	43db      	mvns	r3, r3
 8008622:	401a      	ands	r2, r3
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	6a1a      	ldr	r2, [r3, #32]
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	f003 031f 	and.w	r3, r3, #31
 8008632:	6879      	ldr	r1, [r7, #4]
 8008634:	fa01 f303 	lsl.w	r3, r1, r3
 8008638:	431a      	orrs	r2, r3
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	621a      	str	r2, [r3, #32]
}
 800863e:	bf00      	nop
 8008640:	371c      	adds	r7, #28
 8008642:	46bd      	mov	sp, r7
 8008644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008648:	4770      	bx	lr
	...

0800864c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800864c:	b480      	push	{r7}
 800864e:	b085      	sub	sp, #20
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800865c:	2b01      	cmp	r3, #1
 800865e:	d101      	bne.n	8008664 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008660:	2302      	movs	r3, #2
 8008662:	e05a      	b.n	800871a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2201      	movs	r2, #1
 8008668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2202      	movs	r2, #2
 8008670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	689b      	ldr	r3, [r3, #8]
 8008682:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800868a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	68fa      	ldr	r2, [r7, #12]
 8008692:	4313      	orrs	r3, r2
 8008694:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	68fa      	ldr	r2, [r7, #12]
 800869c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a21      	ldr	r2, [pc, #132]	@ (8008728 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d022      	beq.n	80086ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086b0:	d01d      	beq.n	80086ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a1d      	ldr	r2, [pc, #116]	@ (800872c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d018      	beq.n	80086ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a1b      	ldr	r2, [pc, #108]	@ (8008730 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d013      	beq.n	80086ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a1a      	ldr	r2, [pc, #104]	@ (8008734 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d00e      	beq.n	80086ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a18      	ldr	r2, [pc, #96]	@ (8008738 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d009      	beq.n	80086ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a17      	ldr	r2, [pc, #92]	@ (800873c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d004      	beq.n	80086ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a15      	ldr	r2, [pc, #84]	@ (8008740 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d10c      	bne.n	8008708 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80086f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	68ba      	ldr	r2, [r7, #8]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	68ba      	ldr	r2, [r7, #8]
 8008706:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2201      	movs	r2, #1
 800870c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2200      	movs	r2, #0
 8008714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008718:	2300      	movs	r3, #0
}
 800871a:	4618      	mov	r0, r3
 800871c:	3714      	adds	r7, #20
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr
 8008726:	bf00      	nop
 8008728:	40010000 	.word	0x40010000
 800872c:	40000400 	.word	0x40000400
 8008730:	40000800 	.word	0x40000800
 8008734:	40000c00 	.word	0x40000c00
 8008738:	40010400 	.word	0x40010400
 800873c:	40014000 	.word	0x40014000
 8008740:	40001800 	.word	0x40001800

08008744 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008744:	b480      	push	{r7}
 8008746:	b085      	sub	sp, #20
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
 800874c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800874e:	2300      	movs	r3, #0
 8008750:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008758:	2b01      	cmp	r3, #1
 800875a:	d101      	bne.n	8008760 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800875c:	2302      	movs	r3, #2
 800875e:	e03d      	b.n	80087dc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2201      	movs	r2, #1
 8008764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	68db      	ldr	r3, [r3, #12]
 8008772:	4313      	orrs	r3, r2
 8008774:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	4313      	orrs	r3, r2
 8008782:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	685b      	ldr	r3, [r3, #4]
 800878e:	4313      	orrs	r3, r2
 8008790:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4313      	orrs	r3, r2
 800879e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	691b      	ldr	r3, [r3, #16]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	695b      	ldr	r3, [r3, #20]
 80087b8:	4313      	orrs	r3, r2
 80087ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	69db      	ldr	r3, [r3, #28]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	68fa      	ldr	r2, [r7, #12]
 80087d0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2200      	movs	r2, #0
 80087d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80087da:	2300      	movs	r3, #0
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3714      	adds	r7, #20
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr

080087e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b083      	sub	sp, #12
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80087f0:	bf00      	nop
 80087f2:	370c      	adds	r7, #12
 80087f4:	46bd      	mov	sp, r7
 80087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fa:	4770      	bx	lr

080087fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b083      	sub	sp, #12
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008804:	bf00      	nop
 8008806:	370c      	adds	r7, #12
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr

08008810 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b082      	sub	sp, #8
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d101      	bne.n	8008822 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800881e:	2301      	movs	r3, #1
 8008820:	e042      	b.n	80088a8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008828:	b2db      	uxtb	r3, r3
 800882a:	2b00      	cmp	r3, #0
 800882c:	d106      	bne.n	800883c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2200      	movs	r2, #0
 8008832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f7fa f8ac 	bl	8002994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2224      	movs	r2, #36	@ 0x24
 8008840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	68da      	ldr	r2, [r3, #12]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008852:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 fdbd 	bl	80093d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	691a      	ldr	r2, [r3, #16]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008868:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	695a      	ldr	r2, [r3, #20]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008878:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	68da      	ldr	r2, [r3, #12]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008888:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2220      	movs	r2, #32
 8008894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2220      	movs	r2, #32
 800889c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2200      	movs	r2, #0
 80088a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3708      	adds	r7, #8
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b08a      	sub	sp, #40	@ 0x28
 80088b4:	af02      	add	r7, sp, #8
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	60b9      	str	r1, [r7, #8]
 80088ba:	603b      	str	r3, [r7, #0]
 80088bc:	4613      	mov	r3, r2
 80088be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80088c0:	2300      	movs	r3, #0
 80088c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088ca:	b2db      	uxtb	r3, r3
 80088cc:	2b20      	cmp	r3, #32
 80088ce:	d175      	bne.n	80089bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d002      	beq.n	80088dc <HAL_UART_Transmit+0x2c>
 80088d6:	88fb      	ldrh	r3, [r7, #6]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d101      	bne.n	80088e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
 80088de:	e06e      	b.n	80089be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2200      	movs	r2, #0
 80088e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2221      	movs	r2, #33	@ 0x21
 80088ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80088ee:	f7fa fa77 	bl	8002de0 <HAL_GetTick>
 80088f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	88fa      	ldrh	r2, [r7, #6]
 80088f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	88fa      	ldrh	r2, [r7, #6]
 80088fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008908:	d108      	bne.n	800891c <HAL_UART_Transmit+0x6c>
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	691b      	ldr	r3, [r3, #16]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d104      	bne.n	800891c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008912:	2300      	movs	r3, #0
 8008914:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	61bb      	str	r3, [r7, #24]
 800891a:	e003      	b.n	8008924 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008920:	2300      	movs	r3, #0
 8008922:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008924:	e02e      	b.n	8008984 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	9300      	str	r3, [sp, #0]
 800892a:	697b      	ldr	r3, [r7, #20]
 800892c:	2200      	movs	r2, #0
 800892e:	2180      	movs	r1, #128	@ 0x80
 8008930:	68f8      	ldr	r0, [r7, #12]
 8008932:	f000 fb1f 	bl	8008f74 <UART_WaitOnFlagUntilTimeout>
 8008936:	4603      	mov	r3, r0
 8008938:	2b00      	cmp	r3, #0
 800893a:	d005      	beq.n	8008948 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2220      	movs	r2, #32
 8008940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008944:	2303      	movs	r3, #3
 8008946:	e03a      	b.n	80089be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008948:	69fb      	ldr	r3, [r7, #28]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d10b      	bne.n	8008966 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	881b      	ldrh	r3, [r3, #0]
 8008952:	461a      	mov	r2, r3
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800895c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800895e:	69bb      	ldr	r3, [r7, #24]
 8008960:	3302      	adds	r3, #2
 8008962:	61bb      	str	r3, [r7, #24]
 8008964:	e007      	b.n	8008976 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008966:	69fb      	ldr	r3, [r7, #28]
 8008968:	781a      	ldrb	r2, [r3, #0]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008970:	69fb      	ldr	r3, [r7, #28]
 8008972:	3301      	adds	r3, #1
 8008974:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800897a:	b29b      	uxth	r3, r3
 800897c:	3b01      	subs	r3, #1
 800897e:	b29a      	uxth	r2, r3
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008988:	b29b      	uxth	r3, r3
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1cb      	bne.n	8008926 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	9300      	str	r3, [sp, #0]
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	2200      	movs	r2, #0
 8008996:	2140      	movs	r1, #64	@ 0x40
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f000 faeb 	bl	8008f74 <UART_WaitOnFlagUntilTimeout>
 800899e:	4603      	mov	r3, r0
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d005      	beq.n	80089b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2220      	movs	r2, #32
 80089a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80089ac:	2303      	movs	r3, #3
 80089ae:	e006      	b.n	80089be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2220      	movs	r2, #32
 80089b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80089b8:	2300      	movs	r3, #0
 80089ba:	e000      	b.n	80089be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80089bc:	2302      	movs	r3, #2
  }
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3720      	adds	r7, #32
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}

080089c6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089c6:	b580      	push	{r7, lr}
 80089c8:	b084      	sub	sp, #16
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	60f8      	str	r0, [r7, #12]
 80089ce:	60b9      	str	r1, [r7, #8]
 80089d0:	4613      	mov	r3, r2
 80089d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	2b20      	cmp	r3, #32
 80089de:	d112      	bne.n	8008a06 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d002      	beq.n	80089ec <HAL_UART_Receive_IT+0x26>
 80089e6:	88fb      	ldrh	r3, [r7, #6]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d101      	bne.n	80089f0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	e00b      	b.n	8008a08 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2200      	movs	r2, #0
 80089f4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80089f6:	88fb      	ldrh	r3, [r7, #6]
 80089f8:	461a      	mov	r2, r3
 80089fa:	68b9      	ldr	r1, [r7, #8]
 80089fc:	68f8      	ldr	r0, [r7, #12]
 80089fe:	f000 fb12 	bl	8009026 <UART_Start_Receive_IT>
 8008a02:	4603      	mov	r3, r0
 8008a04:	e000      	b.n	8008a08 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008a06:	2302      	movs	r3, #2
  }
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3710      	adds	r7, #16
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b0ba      	sub	sp, #232	@ 0xe8
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	68db      	ldr	r3, [r3, #12]
 8008a28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	695b      	ldr	r3, [r3, #20]
 8008a32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008a36:	2300      	movs	r3, #0
 8008a38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a46:	f003 030f 	and.w	r3, r3, #15
 8008a4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008a4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d10f      	bne.n	8008a76 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a5a:	f003 0320 	and.w	r3, r3, #32
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d009      	beq.n	8008a76 <HAL_UART_IRQHandler+0x66>
 8008a62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a66:	f003 0320 	and.w	r3, r3, #32
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d003      	beq.n	8008a76 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 fbf2 	bl	8009258 <UART_Receive_IT>
      return;
 8008a74:	e25b      	b.n	8008f2e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008a76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	f000 80de 	beq.w	8008c3c <HAL_UART_IRQHandler+0x22c>
 8008a80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a84:	f003 0301 	and.w	r3, r3, #1
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d106      	bne.n	8008a9a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a90:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	f000 80d1 	beq.w	8008c3c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a9e:	f003 0301 	and.w	r3, r3, #1
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d00b      	beq.n	8008abe <HAL_UART_IRQHandler+0xae>
 8008aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d005      	beq.n	8008abe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ab6:	f043 0201 	orr.w	r2, r3, #1
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ac2:	f003 0304 	and.w	r3, r3, #4
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00b      	beq.n	8008ae2 <HAL_UART_IRQHandler+0xd2>
 8008aca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ace:	f003 0301 	and.w	r3, r3, #1
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d005      	beq.n	8008ae2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ada:	f043 0202 	orr.w	r2, r3, #2
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ae6:	f003 0302 	and.w	r3, r3, #2
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d00b      	beq.n	8008b06 <HAL_UART_IRQHandler+0xf6>
 8008aee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008af2:	f003 0301 	and.w	r3, r3, #1
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d005      	beq.n	8008b06 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008afe:	f043 0204 	orr.w	r2, r3, #4
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008b06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b0a:	f003 0308 	and.w	r3, r3, #8
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d011      	beq.n	8008b36 <HAL_UART_IRQHandler+0x126>
 8008b12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b16:	f003 0320 	and.w	r3, r3, #32
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d105      	bne.n	8008b2a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008b1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b22:	f003 0301 	and.w	r3, r3, #1
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d005      	beq.n	8008b36 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b2e:	f043 0208 	orr.w	r2, r3, #8
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	f000 81f2 	beq.w	8008f24 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b44:	f003 0320 	and.w	r3, r3, #32
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d008      	beq.n	8008b5e <HAL_UART_IRQHandler+0x14e>
 8008b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b50:	f003 0320 	and.w	r3, r3, #32
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d002      	beq.n	8008b5e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 fb7d 	bl	8009258 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	695b      	ldr	r3, [r3, #20]
 8008b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b68:	2b40      	cmp	r3, #64	@ 0x40
 8008b6a:	bf0c      	ite	eq
 8008b6c:	2301      	moveq	r3, #1
 8008b6e:	2300      	movne	r3, #0
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b7a:	f003 0308 	and.w	r3, r3, #8
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d103      	bne.n	8008b8a <HAL_UART_IRQHandler+0x17a>
 8008b82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d04f      	beq.n	8008c2a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 fa85 	bl	800909a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	695b      	ldr	r3, [r3, #20]
 8008b96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b9a:	2b40      	cmp	r3, #64	@ 0x40
 8008b9c:	d141      	bne.n	8008c22 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	3314      	adds	r3, #20
 8008ba4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008bac:	e853 3f00 	ldrex	r3, [r3]
 8008bb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008bb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008bb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	3314      	adds	r3, #20
 8008bc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008bca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008bce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008bd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008bda:	e841 2300 	strex	r3, r2, [r1]
 8008bde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008be2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d1d9      	bne.n	8008b9e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d013      	beq.n	8008c1a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bf6:	4a7e      	ldr	r2, [pc, #504]	@ (8008df0 <HAL_UART_IRQHandler+0x3e0>)
 8008bf8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f7fb f884 	bl	8003d0c <HAL_DMA_Abort_IT>
 8008c04:	4603      	mov	r3, r0
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d016      	beq.n	8008c38 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c10:	687a      	ldr	r2, [r7, #4]
 8008c12:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008c14:	4610      	mov	r0, r2
 8008c16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c18:	e00e      	b.n	8008c38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f000 f994 	bl	8008f48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c20:	e00a      	b.n	8008c38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f000 f990 	bl	8008f48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c28:	e006      	b.n	8008c38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 f98c 	bl	8008f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008c36:	e175      	b.n	8008f24 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c38:	bf00      	nop
    return;
 8008c3a:	e173      	b.n	8008f24 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	f040 814f 	bne.w	8008ee4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c4a:	f003 0310 	and.w	r3, r3, #16
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	f000 8148 	beq.w	8008ee4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008c54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c58:	f003 0310 	and.w	r3, r3, #16
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	f000 8141 	beq.w	8008ee4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008c62:	2300      	movs	r3, #0
 8008c64:	60bb      	str	r3, [r7, #8]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	60bb      	str	r3, [r7, #8]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	60bb      	str	r3, [r7, #8]
 8008c76:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	695b      	ldr	r3, [r3, #20]
 8008c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c82:	2b40      	cmp	r3, #64	@ 0x40
 8008c84:	f040 80b6 	bne.w	8008df4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008c94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	f000 8145 	beq.w	8008f28 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008ca2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	f080 813e 	bcs.w	8008f28 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008cb2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cb8:	69db      	ldr	r3, [r3, #28]
 8008cba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cbe:	f000 8088 	beq.w	8008dd2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	330c      	adds	r3, #12
 8008cc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ccc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008cd0:	e853 3f00 	ldrex	r3, [r3]
 8008cd4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008cd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008cdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ce0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	330c      	adds	r3, #12
 8008cea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008cee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008cf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008cfa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008cfe:	e841 2300 	strex	r3, r2, [r1]
 8008d02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d1d9      	bne.n	8008cc2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	3314      	adds	r3, #20
 8008d14:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d18:	e853 3f00 	ldrex	r3, [r3]
 8008d1c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d20:	f023 0301 	bic.w	r3, r3, #1
 8008d24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	3314      	adds	r3, #20
 8008d2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008d32:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008d36:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d38:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008d3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008d3e:	e841 2300 	strex	r3, r2, [r1]
 8008d42:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008d44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d1e1      	bne.n	8008d0e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	3314      	adds	r3, #20
 8008d50:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d54:	e853 3f00 	ldrex	r3, [r3]
 8008d58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008d5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	3314      	adds	r3, #20
 8008d6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008d6e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008d70:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d72:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008d74:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008d76:	e841 2300 	strex	r3, r2, [r1]
 8008d7a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008d7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d1e3      	bne.n	8008d4a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2220      	movs	r2, #32
 8008d86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	330c      	adds	r3, #12
 8008d96:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d9a:	e853 3f00 	ldrex	r3, [r3]
 8008d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008da0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008da2:	f023 0310 	bic.w	r3, r3, #16
 8008da6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	330c      	adds	r3, #12
 8008db0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008db4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008db6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008dba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008dbc:	e841 2300 	strex	r3, r2, [r1]
 8008dc0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008dc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d1e3      	bne.n	8008d90 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f7fa ff2d 	bl	8003c2c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2202      	movs	r2, #2
 8008dd6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	1ad3      	subs	r3, r2, r3
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	4619      	mov	r1, r3
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f000 f8b7 	bl	8008f5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008dee:	e09b      	b.n	8008f28 <HAL_UART_IRQHandler+0x518>
 8008df0:	08009161 	.word	0x08009161
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008dfc:	b29b      	uxth	r3, r3
 8008dfe:	1ad3      	subs	r3, r2, r3
 8008e00:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	f000 808e 	beq.w	8008f2c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008e10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	f000 8089 	beq.w	8008f2c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	330c      	adds	r3, #12
 8008e20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e24:	e853 3f00 	ldrex	r3, [r3]
 8008e28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	330c      	adds	r3, #12
 8008e3a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008e3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008e40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e46:	e841 2300 	strex	r3, r2, [r1]
 8008e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d1e3      	bne.n	8008e1a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	3314      	adds	r3, #20
 8008e58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e5c:	e853 3f00 	ldrex	r3, [r3]
 8008e60:	623b      	str	r3, [r7, #32]
   return(result);
 8008e62:	6a3b      	ldr	r3, [r7, #32]
 8008e64:	f023 0301 	bic.w	r3, r3, #1
 8008e68:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	3314      	adds	r3, #20
 8008e72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008e76:	633a      	str	r2, [r7, #48]	@ 0x30
 8008e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e7e:	e841 2300 	strex	r3, r2, [r1]
 8008e82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d1e3      	bne.n	8008e52 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2220      	movs	r2, #32
 8008e8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2200      	movs	r2, #0
 8008e96:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	330c      	adds	r3, #12
 8008e9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	e853 3f00 	ldrex	r3, [r3]
 8008ea6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f023 0310 	bic.w	r3, r3, #16
 8008eae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	330c      	adds	r3, #12
 8008eb8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008ebc:	61fa      	str	r2, [r7, #28]
 8008ebe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec0:	69b9      	ldr	r1, [r7, #24]
 8008ec2:	69fa      	ldr	r2, [r7, #28]
 8008ec4:	e841 2300 	strex	r3, r2, [r1]
 8008ec8:	617b      	str	r3, [r7, #20]
   return(result);
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d1e3      	bne.n	8008e98 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2202      	movs	r2, #2
 8008ed4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ed6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008eda:	4619      	mov	r1, r3
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f000 f83d 	bl	8008f5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008ee2:	e023      	b.n	8008f2c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ee8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d009      	beq.n	8008f04 <HAL_UART_IRQHandler+0x4f4>
 8008ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ef4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d003      	beq.n	8008f04 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f000 f943 	bl	8009188 <UART_Transmit_IT>
    return;
 8008f02:	e014      	b.n	8008f2e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008f04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00e      	beq.n	8008f2e <HAL_UART_IRQHandler+0x51e>
 8008f10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d008      	beq.n	8008f2e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 f983 	bl	8009228 <UART_EndTransmit_IT>
    return;
 8008f22:	e004      	b.n	8008f2e <HAL_UART_IRQHandler+0x51e>
    return;
 8008f24:	bf00      	nop
 8008f26:	e002      	b.n	8008f2e <HAL_UART_IRQHandler+0x51e>
      return;
 8008f28:	bf00      	nop
 8008f2a:	e000      	b.n	8008f2e <HAL_UART_IRQHandler+0x51e>
      return;
 8008f2c:	bf00      	nop
  }
}
 8008f2e:	37e8      	adds	r7, #232	@ 0xe8
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008f3c:	bf00      	nop
 8008f3e:	370c      	adds	r7, #12
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr

08008f48 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b083      	sub	sp, #12
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008f50:	bf00      	nop
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr

08008f5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
 8008f64:	460b      	mov	r3, r1
 8008f66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008f68:	bf00      	nop
 8008f6a:	370c      	adds	r7, #12
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr

08008f74 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b086      	sub	sp, #24
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	60f8      	str	r0, [r7, #12]
 8008f7c:	60b9      	str	r1, [r7, #8]
 8008f7e:	603b      	str	r3, [r7, #0]
 8008f80:	4613      	mov	r3, r2
 8008f82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f84:	e03b      	b.n	8008ffe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f86:	6a3b      	ldr	r3, [r7, #32]
 8008f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f8c:	d037      	beq.n	8008ffe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f8e:	f7f9 ff27 	bl	8002de0 <HAL_GetTick>
 8008f92:	4602      	mov	r2, r0
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	1ad3      	subs	r3, r2, r3
 8008f98:	6a3a      	ldr	r2, [r7, #32]
 8008f9a:	429a      	cmp	r2, r3
 8008f9c:	d302      	bcc.n	8008fa4 <UART_WaitOnFlagUntilTimeout+0x30>
 8008f9e:	6a3b      	ldr	r3, [r7, #32]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d101      	bne.n	8008fa8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008fa4:	2303      	movs	r3, #3
 8008fa6:	e03a      	b.n	800901e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	68db      	ldr	r3, [r3, #12]
 8008fae:	f003 0304 	and.w	r3, r3, #4
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d023      	beq.n	8008ffe <UART_WaitOnFlagUntilTimeout+0x8a>
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	2b80      	cmp	r3, #128	@ 0x80
 8008fba:	d020      	beq.n	8008ffe <UART_WaitOnFlagUntilTimeout+0x8a>
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	2b40      	cmp	r3, #64	@ 0x40
 8008fc0:	d01d      	beq.n	8008ffe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f003 0308 	and.w	r3, r3, #8
 8008fcc:	2b08      	cmp	r3, #8
 8008fce:	d116      	bne.n	8008ffe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	617b      	str	r3, [r7, #20]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	617b      	str	r3, [r7, #20]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	617b      	str	r3, [r7, #20]
 8008fe4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	f000 f857 	bl	800909a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2208      	movs	r2, #8
 8008ff0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	e00f      	b.n	800901e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	681a      	ldr	r2, [r3, #0]
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	4013      	ands	r3, r2
 8009008:	68ba      	ldr	r2, [r7, #8]
 800900a:	429a      	cmp	r2, r3
 800900c:	bf0c      	ite	eq
 800900e:	2301      	moveq	r3, #1
 8009010:	2300      	movne	r3, #0
 8009012:	b2db      	uxtb	r3, r3
 8009014:	461a      	mov	r2, r3
 8009016:	79fb      	ldrb	r3, [r7, #7]
 8009018:	429a      	cmp	r2, r3
 800901a:	d0b4      	beq.n	8008f86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	4618      	mov	r0, r3
 8009020:	3718      	adds	r7, #24
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}

08009026 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009026:	b480      	push	{r7}
 8009028:	b085      	sub	sp, #20
 800902a:	af00      	add	r7, sp, #0
 800902c:	60f8      	str	r0, [r7, #12]
 800902e:	60b9      	str	r1, [r7, #8]
 8009030:	4613      	mov	r3, r2
 8009032:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	68ba      	ldr	r2, [r7, #8]
 8009038:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	88fa      	ldrh	r2, [r7, #6]
 800903e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	88fa      	ldrh	r2, [r7, #6]
 8009044:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2200      	movs	r2, #0
 800904a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2222      	movs	r2, #34	@ 0x22
 8009050:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	691b      	ldr	r3, [r3, #16]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d007      	beq.n	800906c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	68da      	ldr	r2, [r3, #12]
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800906a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	695a      	ldr	r2, [r3, #20]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f042 0201 	orr.w	r2, r2, #1
 800907a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	68da      	ldr	r2, [r3, #12]
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f042 0220 	orr.w	r2, r2, #32
 800908a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800908c:	2300      	movs	r3, #0
}
 800908e:	4618      	mov	r0, r3
 8009090:	3714      	adds	r7, #20
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr

0800909a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800909a:	b480      	push	{r7}
 800909c:	b095      	sub	sp, #84	@ 0x54
 800909e:	af00      	add	r7, sp, #0
 80090a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	330c      	adds	r3, #12
 80090a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090ac:	e853 3f00 	ldrex	r3, [r3]
 80090b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80090b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	330c      	adds	r3, #12
 80090c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80090c2:	643a      	str	r2, [r7, #64]	@ 0x40
 80090c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80090c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80090ca:	e841 2300 	strex	r3, r2, [r1]
 80090ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80090d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d1e5      	bne.n	80090a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	3314      	adds	r3, #20
 80090dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090de:	6a3b      	ldr	r3, [r7, #32]
 80090e0:	e853 3f00 	ldrex	r3, [r3]
 80090e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80090e6:	69fb      	ldr	r3, [r7, #28]
 80090e8:	f023 0301 	bic.w	r3, r3, #1
 80090ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	3314      	adds	r3, #20
 80090f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80090f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80090f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80090fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090fe:	e841 2300 	strex	r3, r2, [r1]
 8009102:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009106:	2b00      	cmp	r3, #0
 8009108:	d1e5      	bne.n	80090d6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800910e:	2b01      	cmp	r3, #1
 8009110:	d119      	bne.n	8009146 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	330c      	adds	r3, #12
 8009118:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	e853 3f00 	ldrex	r3, [r3]
 8009120:	60bb      	str	r3, [r7, #8]
   return(result);
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	f023 0310 	bic.w	r3, r3, #16
 8009128:	647b      	str	r3, [r7, #68]	@ 0x44
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	330c      	adds	r3, #12
 8009130:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009132:	61ba      	str	r2, [r7, #24]
 8009134:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009136:	6979      	ldr	r1, [r7, #20]
 8009138:	69ba      	ldr	r2, [r7, #24]
 800913a:	e841 2300 	strex	r3, r2, [r1]
 800913e:	613b      	str	r3, [r7, #16]
   return(result);
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d1e5      	bne.n	8009112 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2220      	movs	r2, #32
 800914a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2200      	movs	r2, #0
 8009152:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009154:	bf00      	nop
 8009156:	3754      	adds	r7, #84	@ 0x54
 8009158:	46bd      	mov	sp, r7
 800915a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915e:	4770      	bx	lr

08009160 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800916c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2200      	movs	r2, #0
 8009172:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2200      	movs	r2, #0
 8009178:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800917a:	68f8      	ldr	r0, [r7, #12]
 800917c:	f7ff fee4 	bl	8008f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009180:	bf00      	nop
 8009182:	3710      	adds	r7, #16
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009188:	b480      	push	{r7}
 800918a:	b085      	sub	sp, #20
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009196:	b2db      	uxtb	r3, r3
 8009198:	2b21      	cmp	r3, #33	@ 0x21
 800919a:	d13e      	bne.n	800921a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091a4:	d114      	bne.n	80091d0 <UART_Transmit_IT+0x48>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	691b      	ldr	r3, [r3, #16]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d110      	bne.n	80091d0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6a1b      	ldr	r3, [r3, #32]
 80091b2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	881b      	ldrh	r3, [r3, #0]
 80091b8:	461a      	mov	r2, r3
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091c2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6a1b      	ldr	r3, [r3, #32]
 80091c8:	1c9a      	adds	r2, r3, #2
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	621a      	str	r2, [r3, #32]
 80091ce:	e008      	b.n	80091e2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6a1b      	ldr	r3, [r3, #32]
 80091d4:	1c59      	adds	r1, r3, #1
 80091d6:	687a      	ldr	r2, [r7, #4]
 80091d8:	6211      	str	r1, [r2, #32]
 80091da:	781a      	ldrb	r2, [r3, #0]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80091e6:	b29b      	uxth	r3, r3
 80091e8:	3b01      	subs	r3, #1
 80091ea:	b29b      	uxth	r3, r3
 80091ec:	687a      	ldr	r2, [r7, #4]
 80091ee:	4619      	mov	r1, r3
 80091f0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d10f      	bne.n	8009216 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	68da      	ldr	r2, [r3, #12]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009204:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	68da      	ldr	r2, [r3, #12]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009214:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009216:	2300      	movs	r3, #0
 8009218:	e000      	b.n	800921c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800921a:	2302      	movs	r3, #2
  }
}
 800921c:	4618      	mov	r0, r3
 800921e:	3714      	adds	r7, #20
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr

08009228 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b082      	sub	sp, #8
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	68da      	ldr	r2, [r3, #12]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800923e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2220      	movs	r2, #32
 8009244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f7ff fe73 	bl	8008f34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800924e:	2300      	movs	r3, #0
}
 8009250:	4618      	mov	r0, r3
 8009252:	3708      	adds	r7, #8
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}

08009258 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b08c      	sub	sp, #48	@ 0x30
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009266:	b2db      	uxtb	r3, r3
 8009268:	2b22      	cmp	r3, #34	@ 0x22
 800926a:	f040 80ae 	bne.w	80093ca <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	689b      	ldr	r3, [r3, #8]
 8009272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009276:	d117      	bne.n	80092a8 <UART_Receive_IT+0x50>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	691b      	ldr	r3, [r3, #16]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d113      	bne.n	80092a8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009280:	2300      	movs	r3, #0
 8009282:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009288:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	b29b      	uxth	r3, r3
 8009292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009296:	b29a      	uxth	r2, r3
 8009298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800929a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092a0:	1c9a      	adds	r2, r3, #2
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80092a6:	e026      	b.n	80092f6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80092ae:	2300      	movs	r3, #0
 80092b0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	689b      	ldr	r3, [r3, #8]
 80092b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092ba:	d007      	beq.n	80092cc <UART_Receive_IT+0x74>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d10a      	bne.n	80092da <UART_Receive_IT+0x82>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	691b      	ldr	r3, [r3, #16]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d106      	bne.n	80092da <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	b2da      	uxtb	r2, r3
 80092d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092d6:	701a      	strb	r2, [r3, #0]
 80092d8:	e008      	b.n	80092ec <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	685b      	ldr	r3, [r3, #4]
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092e6:	b2da      	uxtb	r2, r3
 80092e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ea:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f0:	1c5a      	adds	r2, r3, #1
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	3b01      	subs	r3, #1
 80092fe:	b29b      	uxth	r3, r3
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	4619      	mov	r1, r3
 8009304:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009306:	2b00      	cmp	r3, #0
 8009308:	d15d      	bne.n	80093c6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	68da      	ldr	r2, [r3, #12]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f022 0220 	bic.w	r2, r2, #32
 8009318:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	68da      	ldr	r2, [r3, #12]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009328:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	695a      	ldr	r2, [r3, #20]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f022 0201 	bic.w	r2, r2, #1
 8009338:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2220      	movs	r2, #32
 800933e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2200      	movs	r2, #0
 8009346:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800934c:	2b01      	cmp	r3, #1
 800934e:	d135      	bne.n	80093bc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2200      	movs	r2, #0
 8009354:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	330c      	adds	r3, #12
 800935c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	e853 3f00 	ldrex	r3, [r3]
 8009364:	613b      	str	r3, [r7, #16]
   return(result);
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	f023 0310 	bic.w	r3, r3, #16
 800936c:	627b      	str	r3, [r7, #36]	@ 0x24
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	330c      	adds	r3, #12
 8009374:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009376:	623a      	str	r2, [r7, #32]
 8009378:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800937a:	69f9      	ldr	r1, [r7, #28]
 800937c:	6a3a      	ldr	r2, [r7, #32]
 800937e:	e841 2300 	strex	r3, r2, [r1]
 8009382:	61bb      	str	r3, [r7, #24]
   return(result);
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d1e5      	bne.n	8009356 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f003 0310 	and.w	r3, r3, #16
 8009394:	2b10      	cmp	r3, #16
 8009396:	d10a      	bne.n	80093ae <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009398:	2300      	movs	r3, #0
 800939a:	60fb      	str	r3, [r7, #12]
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	60fb      	str	r3, [r7, #12]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	685b      	ldr	r3, [r3, #4]
 80093aa:	60fb      	str	r3, [r7, #12]
 80093ac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093b2:	4619      	mov	r1, r3
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f7ff fdd1 	bl	8008f5c <HAL_UARTEx_RxEventCallback>
 80093ba:	e002      	b.n	80093c2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f7f8 fa1d 	bl	80017fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80093c2:	2300      	movs	r3, #0
 80093c4:	e002      	b.n	80093cc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80093c6:	2300      	movs	r3, #0
 80093c8:	e000      	b.n	80093cc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80093ca:	2302      	movs	r3, #2
  }
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3730      	adds	r7, #48	@ 0x30
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}

080093d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093d8:	b0c0      	sub	sp, #256	@ 0x100
 80093da:	af00      	add	r7, sp, #0
 80093dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	691b      	ldr	r3, [r3, #16]
 80093e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80093ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093f0:	68d9      	ldr	r1, [r3, #12]
 80093f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	ea40 0301 	orr.w	r3, r0, r1
 80093fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80093fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009402:	689a      	ldr	r2, [r3, #8]
 8009404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009408:	691b      	ldr	r3, [r3, #16]
 800940a:	431a      	orrs	r2, r3
 800940c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009410:	695b      	ldr	r3, [r3, #20]
 8009412:	431a      	orrs	r2, r3
 8009414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009418:	69db      	ldr	r3, [r3, #28]
 800941a:	4313      	orrs	r3, r2
 800941c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	68db      	ldr	r3, [r3, #12]
 8009428:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800942c:	f021 010c 	bic.w	r1, r1, #12
 8009430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009434:	681a      	ldr	r2, [r3, #0]
 8009436:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800943a:	430b      	orrs	r3, r1
 800943c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800943e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	695b      	ldr	r3, [r3, #20]
 8009446:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800944a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800944e:	6999      	ldr	r1, [r3, #24]
 8009450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009454:	681a      	ldr	r2, [r3, #0]
 8009456:	ea40 0301 	orr.w	r3, r0, r1
 800945a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800945c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	4b8f      	ldr	r3, [pc, #572]	@ (80096a0 <UART_SetConfig+0x2cc>)
 8009464:	429a      	cmp	r2, r3
 8009466:	d005      	beq.n	8009474 <UART_SetConfig+0xa0>
 8009468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800946c:	681a      	ldr	r2, [r3, #0]
 800946e:	4b8d      	ldr	r3, [pc, #564]	@ (80096a4 <UART_SetConfig+0x2d0>)
 8009470:	429a      	cmp	r2, r3
 8009472:	d104      	bne.n	800947e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009474:	f7fd fcda 	bl	8006e2c <HAL_RCC_GetPCLK2Freq>
 8009478:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800947c:	e003      	b.n	8009486 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800947e:	f7fd fcc1 	bl	8006e04 <HAL_RCC_GetPCLK1Freq>
 8009482:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800948a:	69db      	ldr	r3, [r3, #28]
 800948c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009490:	f040 810c 	bne.w	80096ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009494:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009498:	2200      	movs	r2, #0
 800949a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800949e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80094a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80094a6:	4622      	mov	r2, r4
 80094a8:	462b      	mov	r3, r5
 80094aa:	1891      	adds	r1, r2, r2
 80094ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80094ae:	415b      	adcs	r3, r3
 80094b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80094b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80094b6:	4621      	mov	r1, r4
 80094b8:	eb12 0801 	adds.w	r8, r2, r1
 80094bc:	4629      	mov	r1, r5
 80094be:	eb43 0901 	adc.w	r9, r3, r1
 80094c2:	f04f 0200 	mov.w	r2, #0
 80094c6:	f04f 0300 	mov.w	r3, #0
 80094ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80094ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80094d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80094d6:	4690      	mov	r8, r2
 80094d8:	4699      	mov	r9, r3
 80094da:	4623      	mov	r3, r4
 80094dc:	eb18 0303 	adds.w	r3, r8, r3
 80094e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80094e4:	462b      	mov	r3, r5
 80094e6:	eb49 0303 	adc.w	r3, r9, r3
 80094ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80094ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	2200      	movs	r2, #0
 80094f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80094fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80094fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009502:	460b      	mov	r3, r1
 8009504:	18db      	adds	r3, r3, r3
 8009506:	653b      	str	r3, [r7, #80]	@ 0x50
 8009508:	4613      	mov	r3, r2
 800950a:	eb42 0303 	adc.w	r3, r2, r3
 800950e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009510:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009514:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009518:	f7f7 fbb6 	bl	8000c88 <__aeabi_uldivmod>
 800951c:	4602      	mov	r2, r0
 800951e:	460b      	mov	r3, r1
 8009520:	4b61      	ldr	r3, [pc, #388]	@ (80096a8 <UART_SetConfig+0x2d4>)
 8009522:	fba3 2302 	umull	r2, r3, r3, r2
 8009526:	095b      	lsrs	r3, r3, #5
 8009528:	011c      	lsls	r4, r3, #4
 800952a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800952e:	2200      	movs	r2, #0
 8009530:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009534:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009538:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800953c:	4642      	mov	r2, r8
 800953e:	464b      	mov	r3, r9
 8009540:	1891      	adds	r1, r2, r2
 8009542:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009544:	415b      	adcs	r3, r3
 8009546:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009548:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800954c:	4641      	mov	r1, r8
 800954e:	eb12 0a01 	adds.w	sl, r2, r1
 8009552:	4649      	mov	r1, r9
 8009554:	eb43 0b01 	adc.w	fp, r3, r1
 8009558:	f04f 0200 	mov.w	r2, #0
 800955c:	f04f 0300 	mov.w	r3, #0
 8009560:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009564:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009568:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800956c:	4692      	mov	sl, r2
 800956e:	469b      	mov	fp, r3
 8009570:	4643      	mov	r3, r8
 8009572:	eb1a 0303 	adds.w	r3, sl, r3
 8009576:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800957a:	464b      	mov	r3, r9
 800957c:	eb4b 0303 	adc.w	r3, fp, r3
 8009580:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	2200      	movs	r2, #0
 800958c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009590:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009594:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009598:	460b      	mov	r3, r1
 800959a:	18db      	adds	r3, r3, r3
 800959c:	643b      	str	r3, [r7, #64]	@ 0x40
 800959e:	4613      	mov	r3, r2
 80095a0:	eb42 0303 	adc.w	r3, r2, r3
 80095a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80095a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80095aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80095ae:	f7f7 fb6b 	bl	8000c88 <__aeabi_uldivmod>
 80095b2:	4602      	mov	r2, r0
 80095b4:	460b      	mov	r3, r1
 80095b6:	4611      	mov	r1, r2
 80095b8:	4b3b      	ldr	r3, [pc, #236]	@ (80096a8 <UART_SetConfig+0x2d4>)
 80095ba:	fba3 2301 	umull	r2, r3, r3, r1
 80095be:	095b      	lsrs	r3, r3, #5
 80095c0:	2264      	movs	r2, #100	@ 0x64
 80095c2:	fb02 f303 	mul.w	r3, r2, r3
 80095c6:	1acb      	subs	r3, r1, r3
 80095c8:	00db      	lsls	r3, r3, #3
 80095ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80095ce:	4b36      	ldr	r3, [pc, #216]	@ (80096a8 <UART_SetConfig+0x2d4>)
 80095d0:	fba3 2302 	umull	r2, r3, r3, r2
 80095d4:	095b      	lsrs	r3, r3, #5
 80095d6:	005b      	lsls	r3, r3, #1
 80095d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80095dc:	441c      	add	r4, r3
 80095de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095e2:	2200      	movs	r2, #0
 80095e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80095e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80095ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80095f0:	4642      	mov	r2, r8
 80095f2:	464b      	mov	r3, r9
 80095f4:	1891      	adds	r1, r2, r2
 80095f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80095f8:	415b      	adcs	r3, r3
 80095fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009600:	4641      	mov	r1, r8
 8009602:	1851      	adds	r1, r2, r1
 8009604:	6339      	str	r1, [r7, #48]	@ 0x30
 8009606:	4649      	mov	r1, r9
 8009608:	414b      	adcs	r3, r1
 800960a:	637b      	str	r3, [r7, #52]	@ 0x34
 800960c:	f04f 0200 	mov.w	r2, #0
 8009610:	f04f 0300 	mov.w	r3, #0
 8009614:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009618:	4659      	mov	r1, fp
 800961a:	00cb      	lsls	r3, r1, #3
 800961c:	4651      	mov	r1, sl
 800961e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009622:	4651      	mov	r1, sl
 8009624:	00ca      	lsls	r2, r1, #3
 8009626:	4610      	mov	r0, r2
 8009628:	4619      	mov	r1, r3
 800962a:	4603      	mov	r3, r0
 800962c:	4642      	mov	r2, r8
 800962e:	189b      	adds	r3, r3, r2
 8009630:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009634:	464b      	mov	r3, r9
 8009636:	460a      	mov	r2, r1
 8009638:	eb42 0303 	adc.w	r3, r2, r3
 800963c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009644:	685b      	ldr	r3, [r3, #4]
 8009646:	2200      	movs	r2, #0
 8009648:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800964c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009650:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009654:	460b      	mov	r3, r1
 8009656:	18db      	adds	r3, r3, r3
 8009658:	62bb      	str	r3, [r7, #40]	@ 0x28
 800965a:	4613      	mov	r3, r2
 800965c:	eb42 0303 	adc.w	r3, r2, r3
 8009660:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009662:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009666:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800966a:	f7f7 fb0d 	bl	8000c88 <__aeabi_uldivmod>
 800966e:	4602      	mov	r2, r0
 8009670:	460b      	mov	r3, r1
 8009672:	4b0d      	ldr	r3, [pc, #52]	@ (80096a8 <UART_SetConfig+0x2d4>)
 8009674:	fba3 1302 	umull	r1, r3, r3, r2
 8009678:	095b      	lsrs	r3, r3, #5
 800967a:	2164      	movs	r1, #100	@ 0x64
 800967c:	fb01 f303 	mul.w	r3, r1, r3
 8009680:	1ad3      	subs	r3, r2, r3
 8009682:	00db      	lsls	r3, r3, #3
 8009684:	3332      	adds	r3, #50	@ 0x32
 8009686:	4a08      	ldr	r2, [pc, #32]	@ (80096a8 <UART_SetConfig+0x2d4>)
 8009688:	fba2 2303 	umull	r2, r3, r2, r3
 800968c:	095b      	lsrs	r3, r3, #5
 800968e:	f003 0207 	and.w	r2, r3, #7
 8009692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	4422      	add	r2, r4
 800969a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800969c:	e106      	b.n	80098ac <UART_SetConfig+0x4d8>
 800969e:	bf00      	nop
 80096a0:	40011000 	.word	0x40011000
 80096a4:	40011400 	.word	0x40011400
 80096a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80096ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096b0:	2200      	movs	r2, #0
 80096b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80096b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80096ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80096be:	4642      	mov	r2, r8
 80096c0:	464b      	mov	r3, r9
 80096c2:	1891      	adds	r1, r2, r2
 80096c4:	6239      	str	r1, [r7, #32]
 80096c6:	415b      	adcs	r3, r3
 80096c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80096ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80096ce:	4641      	mov	r1, r8
 80096d0:	1854      	adds	r4, r2, r1
 80096d2:	4649      	mov	r1, r9
 80096d4:	eb43 0501 	adc.w	r5, r3, r1
 80096d8:	f04f 0200 	mov.w	r2, #0
 80096dc:	f04f 0300 	mov.w	r3, #0
 80096e0:	00eb      	lsls	r3, r5, #3
 80096e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80096e6:	00e2      	lsls	r2, r4, #3
 80096e8:	4614      	mov	r4, r2
 80096ea:	461d      	mov	r5, r3
 80096ec:	4643      	mov	r3, r8
 80096ee:	18e3      	adds	r3, r4, r3
 80096f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80096f4:	464b      	mov	r3, r9
 80096f6:	eb45 0303 	adc.w	r3, r5, r3
 80096fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80096fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	2200      	movs	r2, #0
 8009706:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800970a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800970e:	f04f 0200 	mov.w	r2, #0
 8009712:	f04f 0300 	mov.w	r3, #0
 8009716:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800971a:	4629      	mov	r1, r5
 800971c:	008b      	lsls	r3, r1, #2
 800971e:	4621      	mov	r1, r4
 8009720:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009724:	4621      	mov	r1, r4
 8009726:	008a      	lsls	r2, r1, #2
 8009728:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800972c:	f7f7 faac 	bl	8000c88 <__aeabi_uldivmod>
 8009730:	4602      	mov	r2, r0
 8009732:	460b      	mov	r3, r1
 8009734:	4b60      	ldr	r3, [pc, #384]	@ (80098b8 <UART_SetConfig+0x4e4>)
 8009736:	fba3 2302 	umull	r2, r3, r3, r2
 800973a:	095b      	lsrs	r3, r3, #5
 800973c:	011c      	lsls	r4, r3, #4
 800973e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009742:	2200      	movs	r2, #0
 8009744:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009748:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800974c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009750:	4642      	mov	r2, r8
 8009752:	464b      	mov	r3, r9
 8009754:	1891      	adds	r1, r2, r2
 8009756:	61b9      	str	r1, [r7, #24]
 8009758:	415b      	adcs	r3, r3
 800975a:	61fb      	str	r3, [r7, #28]
 800975c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009760:	4641      	mov	r1, r8
 8009762:	1851      	adds	r1, r2, r1
 8009764:	6139      	str	r1, [r7, #16]
 8009766:	4649      	mov	r1, r9
 8009768:	414b      	adcs	r3, r1
 800976a:	617b      	str	r3, [r7, #20]
 800976c:	f04f 0200 	mov.w	r2, #0
 8009770:	f04f 0300 	mov.w	r3, #0
 8009774:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009778:	4659      	mov	r1, fp
 800977a:	00cb      	lsls	r3, r1, #3
 800977c:	4651      	mov	r1, sl
 800977e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009782:	4651      	mov	r1, sl
 8009784:	00ca      	lsls	r2, r1, #3
 8009786:	4610      	mov	r0, r2
 8009788:	4619      	mov	r1, r3
 800978a:	4603      	mov	r3, r0
 800978c:	4642      	mov	r2, r8
 800978e:	189b      	adds	r3, r3, r2
 8009790:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009794:	464b      	mov	r3, r9
 8009796:	460a      	mov	r2, r1
 8009798:	eb42 0303 	adc.w	r3, r2, r3
 800979c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80097a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	2200      	movs	r2, #0
 80097a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80097aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80097ac:	f04f 0200 	mov.w	r2, #0
 80097b0:	f04f 0300 	mov.w	r3, #0
 80097b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80097b8:	4649      	mov	r1, r9
 80097ba:	008b      	lsls	r3, r1, #2
 80097bc:	4641      	mov	r1, r8
 80097be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80097c2:	4641      	mov	r1, r8
 80097c4:	008a      	lsls	r2, r1, #2
 80097c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80097ca:	f7f7 fa5d 	bl	8000c88 <__aeabi_uldivmod>
 80097ce:	4602      	mov	r2, r0
 80097d0:	460b      	mov	r3, r1
 80097d2:	4611      	mov	r1, r2
 80097d4:	4b38      	ldr	r3, [pc, #224]	@ (80098b8 <UART_SetConfig+0x4e4>)
 80097d6:	fba3 2301 	umull	r2, r3, r3, r1
 80097da:	095b      	lsrs	r3, r3, #5
 80097dc:	2264      	movs	r2, #100	@ 0x64
 80097de:	fb02 f303 	mul.w	r3, r2, r3
 80097e2:	1acb      	subs	r3, r1, r3
 80097e4:	011b      	lsls	r3, r3, #4
 80097e6:	3332      	adds	r3, #50	@ 0x32
 80097e8:	4a33      	ldr	r2, [pc, #204]	@ (80098b8 <UART_SetConfig+0x4e4>)
 80097ea:	fba2 2303 	umull	r2, r3, r2, r3
 80097ee:	095b      	lsrs	r3, r3, #5
 80097f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80097f4:	441c      	add	r4, r3
 80097f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097fa:	2200      	movs	r2, #0
 80097fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80097fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8009800:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009804:	4642      	mov	r2, r8
 8009806:	464b      	mov	r3, r9
 8009808:	1891      	adds	r1, r2, r2
 800980a:	60b9      	str	r1, [r7, #8]
 800980c:	415b      	adcs	r3, r3
 800980e:	60fb      	str	r3, [r7, #12]
 8009810:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009814:	4641      	mov	r1, r8
 8009816:	1851      	adds	r1, r2, r1
 8009818:	6039      	str	r1, [r7, #0]
 800981a:	4649      	mov	r1, r9
 800981c:	414b      	adcs	r3, r1
 800981e:	607b      	str	r3, [r7, #4]
 8009820:	f04f 0200 	mov.w	r2, #0
 8009824:	f04f 0300 	mov.w	r3, #0
 8009828:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800982c:	4659      	mov	r1, fp
 800982e:	00cb      	lsls	r3, r1, #3
 8009830:	4651      	mov	r1, sl
 8009832:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009836:	4651      	mov	r1, sl
 8009838:	00ca      	lsls	r2, r1, #3
 800983a:	4610      	mov	r0, r2
 800983c:	4619      	mov	r1, r3
 800983e:	4603      	mov	r3, r0
 8009840:	4642      	mov	r2, r8
 8009842:	189b      	adds	r3, r3, r2
 8009844:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009846:	464b      	mov	r3, r9
 8009848:	460a      	mov	r2, r1
 800984a:	eb42 0303 	adc.w	r3, r2, r3
 800984e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	2200      	movs	r2, #0
 8009858:	663b      	str	r3, [r7, #96]	@ 0x60
 800985a:	667a      	str	r2, [r7, #100]	@ 0x64
 800985c:	f04f 0200 	mov.w	r2, #0
 8009860:	f04f 0300 	mov.w	r3, #0
 8009864:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009868:	4649      	mov	r1, r9
 800986a:	008b      	lsls	r3, r1, #2
 800986c:	4641      	mov	r1, r8
 800986e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009872:	4641      	mov	r1, r8
 8009874:	008a      	lsls	r2, r1, #2
 8009876:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800987a:	f7f7 fa05 	bl	8000c88 <__aeabi_uldivmod>
 800987e:	4602      	mov	r2, r0
 8009880:	460b      	mov	r3, r1
 8009882:	4b0d      	ldr	r3, [pc, #52]	@ (80098b8 <UART_SetConfig+0x4e4>)
 8009884:	fba3 1302 	umull	r1, r3, r3, r2
 8009888:	095b      	lsrs	r3, r3, #5
 800988a:	2164      	movs	r1, #100	@ 0x64
 800988c:	fb01 f303 	mul.w	r3, r1, r3
 8009890:	1ad3      	subs	r3, r2, r3
 8009892:	011b      	lsls	r3, r3, #4
 8009894:	3332      	adds	r3, #50	@ 0x32
 8009896:	4a08      	ldr	r2, [pc, #32]	@ (80098b8 <UART_SetConfig+0x4e4>)
 8009898:	fba2 2303 	umull	r2, r3, r2, r3
 800989c:	095b      	lsrs	r3, r3, #5
 800989e:	f003 020f 	and.w	r2, r3, #15
 80098a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4422      	add	r2, r4
 80098aa:	609a      	str	r2, [r3, #8]
}
 80098ac:	bf00      	nop
 80098ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80098b2:	46bd      	mov	sp, r7
 80098b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80098b8:	51eb851f 	.word	0x51eb851f

080098bc <arm_rfft_fast_init_f32>:
 80098bc:	084b      	lsrs	r3, r1, #1
 80098be:	2b80      	cmp	r3, #128	@ 0x80
 80098c0:	b410      	push	{r4}
 80098c2:	8201      	strh	r1, [r0, #16]
 80098c4:	8003      	strh	r3, [r0, #0]
 80098c6:	d047      	beq.n	8009958 <arm_rfft_fast_init_f32+0x9c>
 80098c8:	d917      	bls.n	80098fa <arm_rfft_fast_init_f32+0x3e>
 80098ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098ce:	d03d      	beq.n	800994c <arm_rfft_fast_init_f32+0x90>
 80098d0:	d929      	bls.n	8009926 <arm_rfft_fast_init_f32+0x6a>
 80098d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098d6:	d020      	beq.n	800991a <arm_rfft_fast_init_f32+0x5e>
 80098d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098dc:	d113      	bne.n	8009906 <arm_rfft_fast_init_f32+0x4a>
 80098de:	4921      	ldr	r1, [pc, #132]	@ (8009964 <arm_rfft_fast_init_f32+0xa8>)
 80098e0:	4a21      	ldr	r2, [pc, #132]	@ (8009968 <arm_rfft_fast_init_f32+0xac>)
 80098e2:	4b22      	ldr	r3, [pc, #136]	@ (800996c <arm_rfft_fast_init_f32+0xb0>)
 80098e4:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 80098e8:	8184      	strh	r4, [r0, #12]
 80098ea:	6081      	str	r1, [r0, #8]
 80098ec:	6042      	str	r2, [r0, #4]
 80098ee:	6143      	str	r3, [r0, #20]
 80098f0:	2000      	movs	r0, #0
 80098f2:	b240      	sxtb	r0, r0
 80098f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098f8:	4770      	bx	lr
 80098fa:	2b20      	cmp	r3, #32
 80098fc:	d01c      	beq.n	8009938 <arm_rfft_fast_init_f32+0x7c>
 80098fe:	2b40      	cmp	r3, #64	@ 0x40
 8009900:	d006      	beq.n	8009910 <arm_rfft_fast_init_f32+0x54>
 8009902:	2b10      	cmp	r3, #16
 8009904:	d01d      	beq.n	8009942 <arm_rfft_fast_init_f32+0x86>
 8009906:	20ff      	movs	r0, #255	@ 0xff
 8009908:	b240      	sxtb	r0, r0
 800990a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800990e:	4770      	bx	lr
 8009910:	2438      	movs	r4, #56	@ 0x38
 8009912:	4917      	ldr	r1, [pc, #92]	@ (8009970 <arm_rfft_fast_init_f32+0xb4>)
 8009914:	4a17      	ldr	r2, [pc, #92]	@ (8009974 <arm_rfft_fast_init_f32+0xb8>)
 8009916:	4b18      	ldr	r3, [pc, #96]	@ (8009978 <arm_rfft_fast_init_f32+0xbc>)
 8009918:	e7e6      	b.n	80098e8 <arm_rfft_fast_init_f32+0x2c>
 800991a:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 800991e:	4917      	ldr	r1, [pc, #92]	@ (800997c <arm_rfft_fast_init_f32+0xc0>)
 8009920:	4a17      	ldr	r2, [pc, #92]	@ (8009980 <arm_rfft_fast_init_f32+0xc4>)
 8009922:	4b18      	ldr	r3, [pc, #96]	@ (8009984 <arm_rfft_fast_init_f32+0xc8>)
 8009924:	e7e0      	b.n	80098e8 <arm_rfft_fast_init_f32+0x2c>
 8009926:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800992a:	d1ec      	bne.n	8009906 <arm_rfft_fast_init_f32+0x4a>
 800992c:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 8009930:	4915      	ldr	r1, [pc, #84]	@ (8009988 <arm_rfft_fast_init_f32+0xcc>)
 8009932:	4a16      	ldr	r2, [pc, #88]	@ (800998c <arm_rfft_fast_init_f32+0xd0>)
 8009934:	4b16      	ldr	r3, [pc, #88]	@ (8009990 <arm_rfft_fast_init_f32+0xd4>)
 8009936:	e7d7      	b.n	80098e8 <arm_rfft_fast_init_f32+0x2c>
 8009938:	2430      	movs	r4, #48	@ 0x30
 800993a:	4916      	ldr	r1, [pc, #88]	@ (8009994 <arm_rfft_fast_init_f32+0xd8>)
 800993c:	4a16      	ldr	r2, [pc, #88]	@ (8009998 <arm_rfft_fast_init_f32+0xdc>)
 800993e:	4b17      	ldr	r3, [pc, #92]	@ (800999c <arm_rfft_fast_init_f32+0xe0>)
 8009940:	e7d2      	b.n	80098e8 <arm_rfft_fast_init_f32+0x2c>
 8009942:	2414      	movs	r4, #20
 8009944:	4916      	ldr	r1, [pc, #88]	@ (80099a0 <arm_rfft_fast_init_f32+0xe4>)
 8009946:	4a17      	ldr	r2, [pc, #92]	@ (80099a4 <arm_rfft_fast_init_f32+0xe8>)
 8009948:	4b17      	ldr	r3, [pc, #92]	@ (80099a8 <arm_rfft_fast_init_f32+0xec>)
 800994a:	e7cd      	b.n	80098e8 <arm_rfft_fast_init_f32+0x2c>
 800994c:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 8009950:	4916      	ldr	r1, [pc, #88]	@ (80099ac <arm_rfft_fast_init_f32+0xf0>)
 8009952:	4a17      	ldr	r2, [pc, #92]	@ (80099b0 <arm_rfft_fast_init_f32+0xf4>)
 8009954:	4b17      	ldr	r3, [pc, #92]	@ (80099b4 <arm_rfft_fast_init_f32+0xf8>)
 8009956:	e7c7      	b.n	80098e8 <arm_rfft_fast_init_f32+0x2c>
 8009958:	24d0      	movs	r4, #208	@ 0xd0
 800995a:	4917      	ldr	r1, [pc, #92]	@ (80099b8 <arm_rfft_fast_init_f32+0xfc>)
 800995c:	4a17      	ldr	r2, [pc, #92]	@ (80099bc <arm_rfft_fast_init_f32+0x100>)
 800995e:	4b18      	ldr	r3, [pc, #96]	@ (80099c0 <arm_rfft_fast_init_f32+0x104>)
 8009960:	e7c2      	b.n	80098e8 <arm_rfft_fast_init_f32+0x2c>
 8009962:	bf00      	nop
 8009964:	0801bef8 	.word	0x0801bef8
 8009968:	0800d0f0 	.word	0x0800d0f0
 800996c:	08013260 	.word	0x08013260
 8009970:	080111f0 	.word	0x080111f0
 8009974:	0801dcb8 	.word	0x0801dcb8
 8009978:	080201a8 	.word	0x080201a8
 800997c:	08019be0 	.word	0x08019be0
 8009980:	08017ae0 	.word	0x08017ae0
 8009984:	08011260 	.word	0x08011260
 8009988:	0801fe38 	.word	0x0801fe38
 800998c:	08017260 	.word	0x08017260
 8009990:	0801deb8 	.word	0x0801deb8
 8009994:	0801aa98 	.word	0x0801aa98
 8009998:	08019ae0 	.word	0x08019ae0
 800999c:	080110f0 	.word	0x080110f0
 80099a0:	0801a9f0 	.word	0x0801a9f0
 80099a4:	08017a60 	.word	0x08017a60
 80099a8:	0801aa18 	.word	0x0801aa18
 80099ac:	0801e6b8 	.word	0x0801e6b8
 80099b0:	0801aef8 	.word	0x0801aef8
 80099b4:	0801ea38 	.word	0x0801ea38
 80099b8:	080203a8 	.word	0x080203a8
 80099bc:	0801aaf8 	.word	0x0801aaf8
 80099c0:	0801fa38 	.word	0x0801fa38

080099c4 <__cvt>:
 80099c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099c8:	ec57 6b10 	vmov	r6, r7, d0
 80099cc:	2f00      	cmp	r7, #0
 80099ce:	460c      	mov	r4, r1
 80099d0:	4619      	mov	r1, r3
 80099d2:	463b      	mov	r3, r7
 80099d4:	bfbb      	ittet	lt
 80099d6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80099da:	461f      	movlt	r7, r3
 80099dc:	2300      	movge	r3, #0
 80099de:	232d      	movlt	r3, #45	@ 0x2d
 80099e0:	700b      	strb	r3, [r1, #0]
 80099e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80099e4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80099e8:	4691      	mov	r9, r2
 80099ea:	f023 0820 	bic.w	r8, r3, #32
 80099ee:	bfbc      	itt	lt
 80099f0:	4632      	movlt	r2, r6
 80099f2:	4616      	movlt	r6, r2
 80099f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80099f8:	d005      	beq.n	8009a06 <__cvt+0x42>
 80099fa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80099fe:	d100      	bne.n	8009a02 <__cvt+0x3e>
 8009a00:	3401      	adds	r4, #1
 8009a02:	2102      	movs	r1, #2
 8009a04:	e000      	b.n	8009a08 <__cvt+0x44>
 8009a06:	2103      	movs	r1, #3
 8009a08:	ab03      	add	r3, sp, #12
 8009a0a:	9301      	str	r3, [sp, #4]
 8009a0c:	ab02      	add	r3, sp, #8
 8009a0e:	9300      	str	r3, [sp, #0]
 8009a10:	ec47 6b10 	vmov	d0, r6, r7
 8009a14:	4653      	mov	r3, sl
 8009a16:	4622      	mov	r2, r4
 8009a18:	f000 fe6a 	bl	800a6f0 <_dtoa_r>
 8009a1c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009a20:	4605      	mov	r5, r0
 8009a22:	d119      	bne.n	8009a58 <__cvt+0x94>
 8009a24:	f019 0f01 	tst.w	r9, #1
 8009a28:	d00e      	beq.n	8009a48 <__cvt+0x84>
 8009a2a:	eb00 0904 	add.w	r9, r0, r4
 8009a2e:	2200      	movs	r2, #0
 8009a30:	2300      	movs	r3, #0
 8009a32:	4630      	mov	r0, r6
 8009a34:	4639      	mov	r1, r7
 8009a36:	f7f7 f867 	bl	8000b08 <__aeabi_dcmpeq>
 8009a3a:	b108      	cbz	r0, 8009a40 <__cvt+0x7c>
 8009a3c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009a40:	2230      	movs	r2, #48	@ 0x30
 8009a42:	9b03      	ldr	r3, [sp, #12]
 8009a44:	454b      	cmp	r3, r9
 8009a46:	d31e      	bcc.n	8009a86 <__cvt+0xc2>
 8009a48:	9b03      	ldr	r3, [sp, #12]
 8009a4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a4c:	1b5b      	subs	r3, r3, r5
 8009a4e:	4628      	mov	r0, r5
 8009a50:	6013      	str	r3, [r2, #0]
 8009a52:	b004      	add	sp, #16
 8009a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009a5c:	eb00 0904 	add.w	r9, r0, r4
 8009a60:	d1e5      	bne.n	8009a2e <__cvt+0x6a>
 8009a62:	7803      	ldrb	r3, [r0, #0]
 8009a64:	2b30      	cmp	r3, #48	@ 0x30
 8009a66:	d10a      	bne.n	8009a7e <__cvt+0xba>
 8009a68:	2200      	movs	r2, #0
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	4630      	mov	r0, r6
 8009a6e:	4639      	mov	r1, r7
 8009a70:	f7f7 f84a 	bl	8000b08 <__aeabi_dcmpeq>
 8009a74:	b918      	cbnz	r0, 8009a7e <__cvt+0xba>
 8009a76:	f1c4 0401 	rsb	r4, r4, #1
 8009a7a:	f8ca 4000 	str.w	r4, [sl]
 8009a7e:	f8da 3000 	ldr.w	r3, [sl]
 8009a82:	4499      	add	r9, r3
 8009a84:	e7d3      	b.n	8009a2e <__cvt+0x6a>
 8009a86:	1c59      	adds	r1, r3, #1
 8009a88:	9103      	str	r1, [sp, #12]
 8009a8a:	701a      	strb	r2, [r3, #0]
 8009a8c:	e7d9      	b.n	8009a42 <__cvt+0x7e>

08009a8e <__exponent>:
 8009a8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a90:	2900      	cmp	r1, #0
 8009a92:	bfba      	itte	lt
 8009a94:	4249      	neglt	r1, r1
 8009a96:	232d      	movlt	r3, #45	@ 0x2d
 8009a98:	232b      	movge	r3, #43	@ 0x2b
 8009a9a:	2909      	cmp	r1, #9
 8009a9c:	7002      	strb	r2, [r0, #0]
 8009a9e:	7043      	strb	r3, [r0, #1]
 8009aa0:	dd29      	ble.n	8009af6 <__exponent+0x68>
 8009aa2:	f10d 0307 	add.w	r3, sp, #7
 8009aa6:	461d      	mov	r5, r3
 8009aa8:	270a      	movs	r7, #10
 8009aaa:	461a      	mov	r2, r3
 8009aac:	fbb1 f6f7 	udiv	r6, r1, r7
 8009ab0:	fb07 1416 	mls	r4, r7, r6, r1
 8009ab4:	3430      	adds	r4, #48	@ 0x30
 8009ab6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009aba:	460c      	mov	r4, r1
 8009abc:	2c63      	cmp	r4, #99	@ 0x63
 8009abe:	f103 33ff 	add.w	r3, r3, #4294967295
 8009ac2:	4631      	mov	r1, r6
 8009ac4:	dcf1      	bgt.n	8009aaa <__exponent+0x1c>
 8009ac6:	3130      	adds	r1, #48	@ 0x30
 8009ac8:	1e94      	subs	r4, r2, #2
 8009aca:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009ace:	1c41      	adds	r1, r0, #1
 8009ad0:	4623      	mov	r3, r4
 8009ad2:	42ab      	cmp	r3, r5
 8009ad4:	d30a      	bcc.n	8009aec <__exponent+0x5e>
 8009ad6:	f10d 0309 	add.w	r3, sp, #9
 8009ada:	1a9b      	subs	r3, r3, r2
 8009adc:	42ac      	cmp	r4, r5
 8009ade:	bf88      	it	hi
 8009ae0:	2300      	movhi	r3, #0
 8009ae2:	3302      	adds	r3, #2
 8009ae4:	4403      	add	r3, r0
 8009ae6:	1a18      	subs	r0, r3, r0
 8009ae8:	b003      	add	sp, #12
 8009aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009aec:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009af0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009af4:	e7ed      	b.n	8009ad2 <__exponent+0x44>
 8009af6:	2330      	movs	r3, #48	@ 0x30
 8009af8:	3130      	adds	r1, #48	@ 0x30
 8009afa:	7083      	strb	r3, [r0, #2]
 8009afc:	70c1      	strb	r1, [r0, #3]
 8009afe:	1d03      	adds	r3, r0, #4
 8009b00:	e7f1      	b.n	8009ae6 <__exponent+0x58>
	...

08009b04 <_printf_float>:
 8009b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b08:	b08d      	sub	sp, #52	@ 0x34
 8009b0a:	460c      	mov	r4, r1
 8009b0c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009b10:	4616      	mov	r6, r2
 8009b12:	461f      	mov	r7, r3
 8009b14:	4605      	mov	r5, r0
 8009b16:	f000 fceb 	bl	800a4f0 <_localeconv_r>
 8009b1a:	6803      	ldr	r3, [r0, #0]
 8009b1c:	9304      	str	r3, [sp, #16]
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f7f6 fbc6 	bl	80002b0 <strlen>
 8009b24:	2300      	movs	r3, #0
 8009b26:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b28:	f8d8 3000 	ldr.w	r3, [r8]
 8009b2c:	9005      	str	r0, [sp, #20]
 8009b2e:	3307      	adds	r3, #7
 8009b30:	f023 0307 	bic.w	r3, r3, #7
 8009b34:	f103 0208 	add.w	r2, r3, #8
 8009b38:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009b3c:	f8d4 b000 	ldr.w	fp, [r4]
 8009b40:	f8c8 2000 	str.w	r2, [r8]
 8009b44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b48:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009b4c:	9307      	str	r3, [sp, #28]
 8009b4e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009b52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009b56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b5a:	4b9c      	ldr	r3, [pc, #624]	@ (8009dcc <_printf_float+0x2c8>)
 8009b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b60:	f7f7 f804 	bl	8000b6c <__aeabi_dcmpun>
 8009b64:	bb70      	cbnz	r0, 8009bc4 <_printf_float+0xc0>
 8009b66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b6a:	4b98      	ldr	r3, [pc, #608]	@ (8009dcc <_printf_float+0x2c8>)
 8009b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b70:	f7f6 ffde 	bl	8000b30 <__aeabi_dcmple>
 8009b74:	bb30      	cbnz	r0, 8009bc4 <_printf_float+0xc0>
 8009b76:	2200      	movs	r2, #0
 8009b78:	2300      	movs	r3, #0
 8009b7a:	4640      	mov	r0, r8
 8009b7c:	4649      	mov	r1, r9
 8009b7e:	f7f6 ffcd 	bl	8000b1c <__aeabi_dcmplt>
 8009b82:	b110      	cbz	r0, 8009b8a <_printf_float+0x86>
 8009b84:	232d      	movs	r3, #45	@ 0x2d
 8009b86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b8a:	4a91      	ldr	r2, [pc, #580]	@ (8009dd0 <_printf_float+0x2cc>)
 8009b8c:	4b91      	ldr	r3, [pc, #580]	@ (8009dd4 <_printf_float+0x2d0>)
 8009b8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009b92:	bf94      	ite	ls
 8009b94:	4690      	movls	r8, r2
 8009b96:	4698      	movhi	r8, r3
 8009b98:	2303      	movs	r3, #3
 8009b9a:	6123      	str	r3, [r4, #16]
 8009b9c:	f02b 0304 	bic.w	r3, fp, #4
 8009ba0:	6023      	str	r3, [r4, #0]
 8009ba2:	f04f 0900 	mov.w	r9, #0
 8009ba6:	9700      	str	r7, [sp, #0]
 8009ba8:	4633      	mov	r3, r6
 8009baa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009bac:	4621      	mov	r1, r4
 8009bae:	4628      	mov	r0, r5
 8009bb0:	f000 f9d2 	bl	8009f58 <_printf_common>
 8009bb4:	3001      	adds	r0, #1
 8009bb6:	f040 808d 	bne.w	8009cd4 <_printf_float+0x1d0>
 8009bba:	f04f 30ff 	mov.w	r0, #4294967295
 8009bbe:	b00d      	add	sp, #52	@ 0x34
 8009bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bc4:	4642      	mov	r2, r8
 8009bc6:	464b      	mov	r3, r9
 8009bc8:	4640      	mov	r0, r8
 8009bca:	4649      	mov	r1, r9
 8009bcc:	f7f6 ffce 	bl	8000b6c <__aeabi_dcmpun>
 8009bd0:	b140      	cbz	r0, 8009be4 <_printf_float+0xe0>
 8009bd2:	464b      	mov	r3, r9
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	bfbc      	itt	lt
 8009bd8:	232d      	movlt	r3, #45	@ 0x2d
 8009bda:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009bde:	4a7e      	ldr	r2, [pc, #504]	@ (8009dd8 <_printf_float+0x2d4>)
 8009be0:	4b7e      	ldr	r3, [pc, #504]	@ (8009ddc <_printf_float+0x2d8>)
 8009be2:	e7d4      	b.n	8009b8e <_printf_float+0x8a>
 8009be4:	6863      	ldr	r3, [r4, #4]
 8009be6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009bea:	9206      	str	r2, [sp, #24]
 8009bec:	1c5a      	adds	r2, r3, #1
 8009bee:	d13b      	bne.n	8009c68 <_printf_float+0x164>
 8009bf0:	2306      	movs	r3, #6
 8009bf2:	6063      	str	r3, [r4, #4]
 8009bf4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	6022      	str	r2, [r4, #0]
 8009bfc:	9303      	str	r3, [sp, #12]
 8009bfe:	ab0a      	add	r3, sp, #40	@ 0x28
 8009c00:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009c04:	ab09      	add	r3, sp, #36	@ 0x24
 8009c06:	9300      	str	r3, [sp, #0]
 8009c08:	6861      	ldr	r1, [r4, #4]
 8009c0a:	ec49 8b10 	vmov	d0, r8, r9
 8009c0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009c12:	4628      	mov	r0, r5
 8009c14:	f7ff fed6 	bl	80099c4 <__cvt>
 8009c18:	9b06      	ldr	r3, [sp, #24]
 8009c1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009c1c:	2b47      	cmp	r3, #71	@ 0x47
 8009c1e:	4680      	mov	r8, r0
 8009c20:	d129      	bne.n	8009c76 <_printf_float+0x172>
 8009c22:	1cc8      	adds	r0, r1, #3
 8009c24:	db02      	blt.n	8009c2c <_printf_float+0x128>
 8009c26:	6863      	ldr	r3, [r4, #4]
 8009c28:	4299      	cmp	r1, r3
 8009c2a:	dd41      	ble.n	8009cb0 <_printf_float+0x1ac>
 8009c2c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009c30:	fa5f fa8a 	uxtb.w	sl, sl
 8009c34:	3901      	subs	r1, #1
 8009c36:	4652      	mov	r2, sl
 8009c38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009c3c:	9109      	str	r1, [sp, #36]	@ 0x24
 8009c3e:	f7ff ff26 	bl	8009a8e <__exponent>
 8009c42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c44:	1813      	adds	r3, r2, r0
 8009c46:	2a01      	cmp	r2, #1
 8009c48:	4681      	mov	r9, r0
 8009c4a:	6123      	str	r3, [r4, #16]
 8009c4c:	dc02      	bgt.n	8009c54 <_printf_float+0x150>
 8009c4e:	6822      	ldr	r2, [r4, #0]
 8009c50:	07d2      	lsls	r2, r2, #31
 8009c52:	d501      	bpl.n	8009c58 <_printf_float+0x154>
 8009c54:	3301      	adds	r3, #1
 8009c56:	6123      	str	r3, [r4, #16]
 8009c58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d0a2      	beq.n	8009ba6 <_printf_float+0xa2>
 8009c60:	232d      	movs	r3, #45	@ 0x2d
 8009c62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c66:	e79e      	b.n	8009ba6 <_printf_float+0xa2>
 8009c68:	9a06      	ldr	r2, [sp, #24]
 8009c6a:	2a47      	cmp	r2, #71	@ 0x47
 8009c6c:	d1c2      	bne.n	8009bf4 <_printf_float+0xf0>
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d1c0      	bne.n	8009bf4 <_printf_float+0xf0>
 8009c72:	2301      	movs	r3, #1
 8009c74:	e7bd      	b.n	8009bf2 <_printf_float+0xee>
 8009c76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009c7a:	d9db      	bls.n	8009c34 <_printf_float+0x130>
 8009c7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009c80:	d118      	bne.n	8009cb4 <_printf_float+0x1b0>
 8009c82:	2900      	cmp	r1, #0
 8009c84:	6863      	ldr	r3, [r4, #4]
 8009c86:	dd0b      	ble.n	8009ca0 <_printf_float+0x19c>
 8009c88:	6121      	str	r1, [r4, #16]
 8009c8a:	b913      	cbnz	r3, 8009c92 <_printf_float+0x18e>
 8009c8c:	6822      	ldr	r2, [r4, #0]
 8009c8e:	07d0      	lsls	r0, r2, #31
 8009c90:	d502      	bpl.n	8009c98 <_printf_float+0x194>
 8009c92:	3301      	adds	r3, #1
 8009c94:	440b      	add	r3, r1
 8009c96:	6123      	str	r3, [r4, #16]
 8009c98:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009c9a:	f04f 0900 	mov.w	r9, #0
 8009c9e:	e7db      	b.n	8009c58 <_printf_float+0x154>
 8009ca0:	b913      	cbnz	r3, 8009ca8 <_printf_float+0x1a4>
 8009ca2:	6822      	ldr	r2, [r4, #0]
 8009ca4:	07d2      	lsls	r2, r2, #31
 8009ca6:	d501      	bpl.n	8009cac <_printf_float+0x1a8>
 8009ca8:	3302      	adds	r3, #2
 8009caa:	e7f4      	b.n	8009c96 <_printf_float+0x192>
 8009cac:	2301      	movs	r3, #1
 8009cae:	e7f2      	b.n	8009c96 <_printf_float+0x192>
 8009cb0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009cb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cb6:	4299      	cmp	r1, r3
 8009cb8:	db05      	blt.n	8009cc6 <_printf_float+0x1c2>
 8009cba:	6823      	ldr	r3, [r4, #0]
 8009cbc:	6121      	str	r1, [r4, #16]
 8009cbe:	07d8      	lsls	r0, r3, #31
 8009cc0:	d5ea      	bpl.n	8009c98 <_printf_float+0x194>
 8009cc2:	1c4b      	adds	r3, r1, #1
 8009cc4:	e7e7      	b.n	8009c96 <_printf_float+0x192>
 8009cc6:	2900      	cmp	r1, #0
 8009cc8:	bfd4      	ite	le
 8009cca:	f1c1 0202 	rsble	r2, r1, #2
 8009cce:	2201      	movgt	r2, #1
 8009cd0:	4413      	add	r3, r2
 8009cd2:	e7e0      	b.n	8009c96 <_printf_float+0x192>
 8009cd4:	6823      	ldr	r3, [r4, #0]
 8009cd6:	055a      	lsls	r2, r3, #21
 8009cd8:	d407      	bmi.n	8009cea <_printf_float+0x1e6>
 8009cda:	6923      	ldr	r3, [r4, #16]
 8009cdc:	4642      	mov	r2, r8
 8009cde:	4631      	mov	r1, r6
 8009ce0:	4628      	mov	r0, r5
 8009ce2:	47b8      	blx	r7
 8009ce4:	3001      	adds	r0, #1
 8009ce6:	d12b      	bne.n	8009d40 <_printf_float+0x23c>
 8009ce8:	e767      	b.n	8009bba <_printf_float+0xb6>
 8009cea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009cee:	f240 80dd 	bls.w	8009eac <_printf_float+0x3a8>
 8009cf2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	f7f6 ff05 	bl	8000b08 <__aeabi_dcmpeq>
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	d033      	beq.n	8009d6a <_printf_float+0x266>
 8009d02:	4a37      	ldr	r2, [pc, #220]	@ (8009de0 <_printf_float+0x2dc>)
 8009d04:	2301      	movs	r3, #1
 8009d06:	4631      	mov	r1, r6
 8009d08:	4628      	mov	r0, r5
 8009d0a:	47b8      	blx	r7
 8009d0c:	3001      	adds	r0, #1
 8009d0e:	f43f af54 	beq.w	8009bba <_printf_float+0xb6>
 8009d12:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009d16:	4543      	cmp	r3, r8
 8009d18:	db02      	blt.n	8009d20 <_printf_float+0x21c>
 8009d1a:	6823      	ldr	r3, [r4, #0]
 8009d1c:	07d8      	lsls	r0, r3, #31
 8009d1e:	d50f      	bpl.n	8009d40 <_printf_float+0x23c>
 8009d20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d24:	4631      	mov	r1, r6
 8009d26:	4628      	mov	r0, r5
 8009d28:	47b8      	blx	r7
 8009d2a:	3001      	adds	r0, #1
 8009d2c:	f43f af45 	beq.w	8009bba <_printf_float+0xb6>
 8009d30:	f04f 0900 	mov.w	r9, #0
 8009d34:	f108 38ff 	add.w	r8, r8, #4294967295
 8009d38:	f104 0a1a 	add.w	sl, r4, #26
 8009d3c:	45c8      	cmp	r8, r9
 8009d3e:	dc09      	bgt.n	8009d54 <_printf_float+0x250>
 8009d40:	6823      	ldr	r3, [r4, #0]
 8009d42:	079b      	lsls	r3, r3, #30
 8009d44:	f100 8103 	bmi.w	8009f4e <_printf_float+0x44a>
 8009d48:	68e0      	ldr	r0, [r4, #12]
 8009d4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d4c:	4298      	cmp	r0, r3
 8009d4e:	bfb8      	it	lt
 8009d50:	4618      	movlt	r0, r3
 8009d52:	e734      	b.n	8009bbe <_printf_float+0xba>
 8009d54:	2301      	movs	r3, #1
 8009d56:	4652      	mov	r2, sl
 8009d58:	4631      	mov	r1, r6
 8009d5a:	4628      	mov	r0, r5
 8009d5c:	47b8      	blx	r7
 8009d5e:	3001      	adds	r0, #1
 8009d60:	f43f af2b 	beq.w	8009bba <_printf_float+0xb6>
 8009d64:	f109 0901 	add.w	r9, r9, #1
 8009d68:	e7e8      	b.n	8009d3c <_printf_float+0x238>
 8009d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	dc39      	bgt.n	8009de4 <_printf_float+0x2e0>
 8009d70:	4a1b      	ldr	r2, [pc, #108]	@ (8009de0 <_printf_float+0x2dc>)
 8009d72:	2301      	movs	r3, #1
 8009d74:	4631      	mov	r1, r6
 8009d76:	4628      	mov	r0, r5
 8009d78:	47b8      	blx	r7
 8009d7a:	3001      	adds	r0, #1
 8009d7c:	f43f af1d 	beq.w	8009bba <_printf_float+0xb6>
 8009d80:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009d84:	ea59 0303 	orrs.w	r3, r9, r3
 8009d88:	d102      	bne.n	8009d90 <_printf_float+0x28c>
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	07d9      	lsls	r1, r3, #31
 8009d8e:	d5d7      	bpl.n	8009d40 <_printf_float+0x23c>
 8009d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d94:	4631      	mov	r1, r6
 8009d96:	4628      	mov	r0, r5
 8009d98:	47b8      	blx	r7
 8009d9a:	3001      	adds	r0, #1
 8009d9c:	f43f af0d 	beq.w	8009bba <_printf_float+0xb6>
 8009da0:	f04f 0a00 	mov.w	sl, #0
 8009da4:	f104 0b1a 	add.w	fp, r4, #26
 8009da8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009daa:	425b      	negs	r3, r3
 8009dac:	4553      	cmp	r3, sl
 8009dae:	dc01      	bgt.n	8009db4 <_printf_float+0x2b0>
 8009db0:	464b      	mov	r3, r9
 8009db2:	e793      	b.n	8009cdc <_printf_float+0x1d8>
 8009db4:	2301      	movs	r3, #1
 8009db6:	465a      	mov	r2, fp
 8009db8:	4631      	mov	r1, r6
 8009dba:	4628      	mov	r0, r5
 8009dbc:	47b8      	blx	r7
 8009dbe:	3001      	adds	r0, #1
 8009dc0:	f43f aefb 	beq.w	8009bba <_printf_float+0xb6>
 8009dc4:	f10a 0a01 	add.w	sl, sl, #1
 8009dc8:	e7ee      	b.n	8009da8 <_printf_float+0x2a4>
 8009dca:	bf00      	nop
 8009dcc:	7fefffff 	.word	0x7fefffff
 8009dd0:	08020548 	.word	0x08020548
 8009dd4:	0802054c 	.word	0x0802054c
 8009dd8:	08020550 	.word	0x08020550
 8009ddc:	08020554 	.word	0x08020554
 8009de0:	08020558 	.word	0x08020558
 8009de4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009de6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009dea:	4553      	cmp	r3, sl
 8009dec:	bfa8      	it	ge
 8009dee:	4653      	movge	r3, sl
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	4699      	mov	r9, r3
 8009df4:	dc36      	bgt.n	8009e64 <_printf_float+0x360>
 8009df6:	f04f 0b00 	mov.w	fp, #0
 8009dfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009dfe:	f104 021a 	add.w	r2, r4, #26
 8009e02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009e04:	9306      	str	r3, [sp, #24]
 8009e06:	eba3 0309 	sub.w	r3, r3, r9
 8009e0a:	455b      	cmp	r3, fp
 8009e0c:	dc31      	bgt.n	8009e72 <_printf_float+0x36e>
 8009e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e10:	459a      	cmp	sl, r3
 8009e12:	dc3a      	bgt.n	8009e8a <_printf_float+0x386>
 8009e14:	6823      	ldr	r3, [r4, #0]
 8009e16:	07da      	lsls	r2, r3, #31
 8009e18:	d437      	bmi.n	8009e8a <_printf_float+0x386>
 8009e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e1c:	ebaa 0903 	sub.w	r9, sl, r3
 8009e20:	9b06      	ldr	r3, [sp, #24]
 8009e22:	ebaa 0303 	sub.w	r3, sl, r3
 8009e26:	4599      	cmp	r9, r3
 8009e28:	bfa8      	it	ge
 8009e2a:	4699      	movge	r9, r3
 8009e2c:	f1b9 0f00 	cmp.w	r9, #0
 8009e30:	dc33      	bgt.n	8009e9a <_printf_float+0x396>
 8009e32:	f04f 0800 	mov.w	r8, #0
 8009e36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e3a:	f104 0b1a 	add.w	fp, r4, #26
 8009e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e40:	ebaa 0303 	sub.w	r3, sl, r3
 8009e44:	eba3 0309 	sub.w	r3, r3, r9
 8009e48:	4543      	cmp	r3, r8
 8009e4a:	f77f af79 	ble.w	8009d40 <_printf_float+0x23c>
 8009e4e:	2301      	movs	r3, #1
 8009e50:	465a      	mov	r2, fp
 8009e52:	4631      	mov	r1, r6
 8009e54:	4628      	mov	r0, r5
 8009e56:	47b8      	blx	r7
 8009e58:	3001      	adds	r0, #1
 8009e5a:	f43f aeae 	beq.w	8009bba <_printf_float+0xb6>
 8009e5e:	f108 0801 	add.w	r8, r8, #1
 8009e62:	e7ec      	b.n	8009e3e <_printf_float+0x33a>
 8009e64:	4642      	mov	r2, r8
 8009e66:	4631      	mov	r1, r6
 8009e68:	4628      	mov	r0, r5
 8009e6a:	47b8      	blx	r7
 8009e6c:	3001      	adds	r0, #1
 8009e6e:	d1c2      	bne.n	8009df6 <_printf_float+0x2f2>
 8009e70:	e6a3      	b.n	8009bba <_printf_float+0xb6>
 8009e72:	2301      	movs	r3, #1
 8009e74:	4631      	mov	r1, r6
 8009e76:	4628      	mov	r0, r5
 8009e78:	9206      	str	r2, [sp, #24]
 8009e7a:	47b8      	blx	r7
 8009e7c:	3001      	adds	r0, #1
 8009e7e:	f43f ae9c 	beq.w	8009bba <_printf_float+0xb6>
 8009e82:	9a06      	ldr	r2, [sp, #24]
 8009e84:	f10b 0b01 	add.w	fp, fp, #1
 8009e88:	e7bb      	b.n	8009e02 <_printf_float+0x2fe>
 8009e8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e8e:	4631      	mov	r1, r6
 8009e90:	4628      	mov	r0, r5
 8009e92:	47b8      	blx	r7
 8009e94:	3001      	adds	r0, #1
 8009e96:	d1c0      	bne.n	8009e1a <_printf_float+0x316>
 8009e98:	e68f      	b.n	8009bba <_printf_float+0xb6>
 8009e9a:	9a06      	ldr	r2, [sp, #24]
 8009e9c:	464b      	mov	r3, r9
 8009e9e:	4442      	add	r2, r8
 8009ea0:	4631      	mov	r1, r6
 8009ea2:	4628      	mov	r0, r5
 8009ea4:	47b8      	blx	r7
 8009ea6:	3001      	adds	r0, #1
 8009ea8:	d1c3      	bne.n	8009e32 <_printf_float+0x32e>
 8009eaa:	e686      	b.n	8009bba <_printf_float+0xb6>
 8009eac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009eb0:	f1ba 0f01 	cmp.w	sl, #1
 8009eb4:	dc01      	bgt.n	8009eba <_printf_float+0x3b6>
 8009eb6:	07db      	lsls	r3, r3, #31
 8009eb8:	d536      	bpl.n	8009f28 <_printf_float+0x424>
 8009eba:	2301      	movs	r3, #1
 8009ebc:	4642      	mov	r2, r8
 8009ebe:	4631      	mov	r1, r6
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	47b8      	blx	r7
 8009ec4:	3001      	adds	r0, #1
 8009ec6:	f43f ae78 	beq.w	8009bba <_printf_float+0xb6>
 8009eca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ece:	4631      	mov	r1, r6
 8009ed0:	4628      	mov	r0, r5
 8009ed2:	47b8      	blx	r7
 8009ed4:	3001      	adds	r0, #1
 8009ed6:	f43f ae70 	beq.w	8009bba <_printf_float+0xb6>
 8009eda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009ede:	2200      	movs	r2, #0
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ee6:	f7f6 fe0f 	bl	8000b08 <__aeabi_dcmpeq>
 8009eea:	b9c0      	cbnz	r0, 8009f1e <_printf_float+0x41a>
 8009eec:	4653      	mov	r3, sl
 8009eee:	f108 0201 	add.w	r2, r8, #1
 8009ef2:	4631      	mov	r1, r6
 8009ef4:	4628      	mov	r0, r5
 8009ef6:	47b8      	blx	r7
 8009ef8:	3001      	adds	r0, #1
 8009efa:	d10c      	bne.n	8009f16 <_printf_float+0x412>
 8009efc:	e65d      	b.n	8009bba <_printf_float+0xb6>
 8009efe:	2301      	movs	r3, #1
 8009f00:	465a      	mov	r2, fp
 8009f02:	4631      	mov	r1, r6
 8009f04:	4628      	mov	r0, r5
 8009f06:	47b8      	blx	r7
 8009f08:	3001      	adds	r0, #1
 8009f0a:	f43f ae56 	beq.w	8009bba <_printf_float+0xb6>
 8009f0e:	f108 0801 	add.w	r8, r8, #1
 8009f12:	45d0      	cmp	r8, sl
 8009f14:	dbf3      	blt.n	8009efe <_printf_float+0x3fa>
 8009f16:	464b      	mov	r3, r9
 8009f18:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009f1c:	e6df      	b.n	8009cde <_printf_float+0x1da>
 8009f1e:	f04f 0800 	mov.w	r8, #0
 8009f22:	f104 0b1a 	add.w	fp, r4, #26
 8009f26:	e7f4      	b.n	8009f12 <_printf_float+0x40e>
 8009f28:	2301      	movs	r3, #1
 8009f2a:	4642      	mov	r2, r8
 8009f2c:	e7e1      	b.n	8009ef2 <_printf_float+0x3ee>
 8009f2e:	2301      	movs	r3, #1
 8009f30:	464a      	mov	r2, r9
 8009f32:	4631      	mov	r1, r6
 8009f34:	4628      	mov	r0, r5
 8009f36:	47b8      	blx	r7
 8009f38:	3001      	adds	r0, #1
 8009f3a:	f43f ae3e 	beq.w	8009bba <_printf_float+0xb6>
 8009f3e:	f108 0801 	add.w	r8, r8, #1
 8009f42:	68e3      	ldr	r3, [r4, #12]
 8009f44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009f46:	1a5b      	subs	r3, r3, r1
 8009f48:	4543      	cmp	r3, r8
 8009f4a:	dcf0      	bgt.n	8009f2e <_printf_float+0x42a>
 8009f4c:	e6fc      	b.n	8009d48 <_printf_float+0x244>
 8009f4e:	f04f 0800 	mov.w	r8, #0
 8009f52:	f104 0919 	add.w	r9, r4, #25
 8009f56:	e7f4      	b.n	8009f42 <_printf_float+0x43e>

08009f58 <_printf_common>:
 8009f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f5c:	4616      	mov	r6, r2
 8009f5e:	4698      	mov	r8, r3
 8009f60:	688a      	ldr	r2, [r1, #8]
 8009f62:	690b      	ldr	r3, [r1, #16]
 8009f64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	bfb8      	it	lt
 8009f6c:	4613      	movlt	r3, r2
 8009f6e:	6033      	str	r3, [r6, #0]
 8009f70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009f74:	4607      	mov	r7, r0
 8009f76:	460c      	mov	r4, r1
 8009f78:	b10a      	cbz	r2, 8009f7e <_printf_common+0x26>
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	6033      	str	r3, [r6, #0]
 8009f7e:	6823      	ldr	r3, [r4, #0]
 8009f80:	0699      	lsls	r1, r3, #26
 8009f82:	bf42      	ittt	mi
 8009f84:	6833      	ldrmi	r3, [r6, #0]
 8009f86:	3302      	addmi	r3, #2
 8009f88:	6033      	strmi	r3, [r6, #0]
 8009f8a:	6825      	ldr	r5, [r4, #0]
 8009f8c:	f015 0506 	ands.w	r5, r5, #6
 8009f90:	d106      	bne.n	8009fa0 <_printf_common+0x48>
 8009f92:	f104 0a19 	add.w	sl, r4, #25
 8009f96:	68e3      	ldr	r3, [r4, #12]
 8009f98:	6832      	ldr	r2, [r6, #0]
 8009f9a:	1a9b      	subs	r3, r3, r2
 8009f9c:	42ab      	cmp	r3, r5
 8009f9e:	dc26      	bgt.n	8009fee <_printf_common+0x96>
 8009fa0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009fa4:	6822      	ldr	r2, [r4, #0]
 8009fa6:	3b00      	subs	r3, #0
 8009fa8:	bf18      	it	ne
 8009faa:	2301      	movne	r3, #1
 8009fac:	0692      	lsls	r2, r2, #26
 8009fae:	d42b      	bmi.n	800a008 <_printf_common+0xb0>
 8009fb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009fb4:	4641      	mov	r1, r8
 8009fb6:	4638      	mov	r0, r7
 8009fb8:	47c8      	blx	r9
 8009fba:	3001      	adds	r0, #1
 8009fbc:	d01e      	beq.n	8009ffc <_printf_common+0xa4>
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	6922      	ldr	r2, [r4, #16]
 8009fc2:	f003 0306 	and.w	r3, r3, #6
 8009fc6:	2b04      	cmp	r3, #4
 8009fc8:	bf02      	ittt	eq
 8009fca:	68e5      	ldreq	r5, [r4, #12]
 8009fcc:	6833      	ldreq	r3, [r6, #0]
 8009fce:	1aed      	subeq	r5, r5, r3
 8009fd0:	68a3      	ldr	r3, [r4, #8]
 8009fd2:	bf0c      	ite	eq
 8009fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fd8:	2500      	movne	r5, #0
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	bfc4      	itt	gt
 8009fde:	1a9b      	subgt	r3, r3, r2
 8009fe0:	18ed      	addgt	r5, r5, r3
 8009fe2:	2600      	movs	r6, #0
 8009fe4:	341a      	adds	r4, #26
 8009fe6:	42b5      	cmp	r5, r6
 8009fe8:	d11a      	bne.n	800a020 <_printf_common+0xc8>
 8009fea:	2000      	movs	r0, #0
 8009fec:	e008      	b.n	800a000 <_printf_common+0xa8>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	4652      	mov	r2, sl
 8009ff2:	4641      	mov	r1, r8
 8009ff4:	4638      	mov	r0, r7
 8009ff6:	47c8      	blx	r9
 8009ff8:	3001      	adds	r0, #1
 8009ffa:	d103      	bne.n	800a004 <_printf_common+0xac>
 8009ffc:	f04f 30ff 	mov.w	r0, #4294967295
 800a000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a004:	3501      	adds	r5, #1
 800a006:	e7c6      	b.n	8009f96 <_printf_common+0x3e>
 800a008:	18e1      	adds	r1, r4, r3
 800a00a:	1c5a      	adds	r2, r3, #1
 800a00c:	2030      	movs	r0, #48	@ 0x30
 800a00e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a012:	4422      	add	r2, r4
 800a014:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a018:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a01c:	3302      	adds	r3, #2
 800a01e:	e7c7      	b.n	8009fb0 <_printf_common+0x58>
 800a020:	2301      	movs	r3, #1
 800a022:	4622      	mov	r2, r4
 800a024:	4641      	mov	r1, r8
 800a026:	4638      	mov	r0, r7
 800a028:	47c8      	blx	r9
 800a02a:	3001      	adds	r0, #1
 800a02c:	d0e6      	beq.n	8009ffc <_printf_common+0xa4>
 800a02e:	3601      	adds	r6, #1
 800a030:	e7d9      	b.n	8009fe6 <_printf_common+0x8e>
	...

0800a034 <_printf_i>:
 800a034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a038:	7e0f      	ldrb	r7, [r1, #24]
 800a03a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a03c:	2f78      	cmp	r7, #120	@ 0x78
 800a03e:	4691      	mov	r9, r2
 800a040:	4680      	mov	r8, r0
 800a042:	460c      	mov	r4, r1
 800a044:	469a      	mov	sl, r3
 800a046:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a04a:	d807      	bhi.n	800a05c <_printf_i+0x28>
 800a04c:	2f62      	cmp	r7, #98	@ 0x62
 800a04e:	d80a      	bhi.n	800a066 <_printf_i+0x32>
 800a050:	2f00      	cmp	r7, #0
 800a052:	f000 80d2 	beq.w	800a1fa <_printf_i+0x1c6>
 800a056:	2f58      	cmp	r7, #88	@ 0x58
 800a058:	f000 80b9 	beq.w	800a1ce <_printf_i+0x19a>
 800a05c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a060:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a064:	e03a      	b.n	800a0dc <_printf_i+0xa8>
 800a066:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a06a:	2b15      	cmp	r3, #21
 800a06c:	d8f6      	bhi.n	800a05c <_printf_i+0x28>
 800a06e:	a101      	add	r1, pc, #4	@ (adr r1, 800a074 <_printf_i+0x40>)
 800a070:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a074:	0800a0cd 	.word	0x0800a0cd
 800a078:	0800a0e1 	.word	0x0800a0e1
 800a07c:	0800a05d 	.word	0x0800a05d
 800a080:	0800a05d 	.word	0x0800a05d
 800a084:	0800a05d 	.word	0x0800a05d
 800a088:	0800a05d 	.word	0x0800a05d
 800a08c:	0800a0e1 	.word	0x0800a0e1
 800a090:	0800a05d 	.word	0x0800a05d
 800a094:	0800a05d 	.word	0x0800a05d
 800a098:	0800a05d 	.word	0x0800a05d
 800a09c:	0800a05d 	.word	0x0800a05d
 800a0a0:	0800a1e1 	.word	0x0800a1e1
 800a0a4:	0800a10b 	.word	0x0800a10b
 800a0a8:	0800a19b 	.word	0x0800a19b
 800a0ac:	0800a05d 	.word	0x0800a05d
 800a0b0:	0800a05d 	.word	0x0800a05d
 800a0b4:	0800a203 	.word	0x0800a203
 800a0b8:	0800a05d 	.word	0x0800a05d
 800a0bc:	0800a10b 	.word	0x0800a10b
 800a0c0:	0800a05d 	.word	0x0800a05d
 800a0c4:	0800a05d 	.word	0x0800a05d
 800a0c8:	0800a1a3 	.word	0x0800a1a3
 800a0cc:	6833      	ldr	r3, [r6, #0]
 800a0ce:	1d1a      	adds	r2, r3, #4
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	6032      	str	r2, [r6, #0]
 800a0d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a0d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a0dc:	2301      	movs	r3, #1
 800a0de:	e09d      	b.n	800a21c <_printf_i+0x1e8>
 800a0e0:	6833      	ldr	r3, [r6, #0]
 800a0e2:	6820      	ldr	r0, [r4, #0]
 800a0e4:	1d19      	adds	r1, r3, #4
 800a0e6:	6031      	str	r1, [r6, #0]
 800a0e8:	0606      	lsls	r6, r0, #24
 800a0ea:	d501      	bpl.n	800a0f0 <_printf_i+0xbc>
 800a0ec:	681d      	ldr	r5, [r3, #0]
 800a0ee:	e003      	b.n	800a0f8 <_printf_i+0xc4>
 800a0f0:	0645      	lsls	r5, r0, #25
 800a0f2:	d5fb      	bpl.n	800a0ec <_printf_i+0xb8>
 800a0f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a0f8:	2d00      	cmp	r5, #0
 800a0fa:	da03      	bge.n	800a104 <_printf_i+0xd0>
 800a0fc:	232d      	movs	r3, #45	@ 0x2d
 800a0fe:	426d      	negs	r5, r5
 800a100:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a104:	4859      	ldr	r0, [pc, #356]	@ (800a26c <_printf_i+0x238>)
 800a106:	230a      	movs	r3, #10
 800a108:	e011      	b.n	800a12e <_printf_i+0xfa>
 800a10a:	6821      	ldr	r1, [r4, #0]
 800a10c:	6833      	ldr	r3, [r6, #0]
 800a10e:	0608      	lsls	r0, r1, #24
 800a110:	f853 5b04 	ldr.w	r5, [r3], #4
 800a114:	d402      	bmi.n	800a11c <_printf_i+0xe8>
 800a116:	0649      	lsls	r1, r1, #25
 800a118:	bf48      	it	mi
 800a11a:	b2ad      	uxthmi	r5, r5
 800a11c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a11e:	4853      	ldr	r0, [pc, #332]	@ (800a26c <_printf_i+0x238>)
 800a120:	6033      	str	r3, [r6, #0]
 800a122:	bf14      	ite	ne
 800a124:	230a      	movne	r3, #10
 800a126:	2308      	moveq	r3, #8
 800a128:	2100      	movs	r1, #0
 800a12a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a12e:	6866      	ldr	r6, [r4, #4]
 800a130:	60a6      	str	r6, [r4, #8]
 800a132:	2e00      	cmp	r6, #0
 800a134:	bfa2      	ittt	ge
 800a136:	6821      	ldrge	r1, [r4, #0]
 800a138:	f021 0104 	bicge.w	r1, r1, #4
 800a13c:	6021      	strge	r1, [r4, #0]
 800a13e:	b90d      	cbnz	r5, 800a144 <_printf_i+0x110>
 800a140:	2e00      	cmp	r6, #0
 800a142:	d04b      	beq.n	800a1dc <_printf_i+0x1a8>
 800a144:	4616      	mov	r6, r2
 800a146:	fbb5 f1f3 	udiv	r1, r5, r3
 800a14a:	fb03 5711 	mls	r7, r3, r1, r5
 800a14e:	5dc7      	ldrb	r7, [r0, r7]
 800a150:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a154:	462f      	mov	r7, r5
 800a156:	42bb      	cmp	r3, r7
 800a158:	460d      	mov	r5, r1
 800a15a:	d9f4      	bls.n	800a146 <_printf_i+0x112>
 800a15c:	2b08      	cmp	r3, #8
 800a15e:	d10b      	bne.n	800a178 <_printf_i+0x144>
 800a160:	6823      	ldr	r3, [r4, #0]
 800a162:	07df      	lsls	r7, r3, #31
 800a164:	d508      	bpl.n	800a178 <_printf_i+0x144>
 800a166:	6923      	ldr	r3, [r4, #16]
 800a168:	6861      	ldr	r1, [r4, #4]
 800a16a:	4299      	cmp	r1, r3
 800a16c:	bfde      	ittt	le
 800a16e:	2330      	movle	r3, #48	@ 0x30
 800a170:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a174:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a178:	1b92      	subs	r2, r2, r6
 800a17a:	6122      	str	r2, [r4, #16]
 800a17c:	f8cd a000 	str.w	sl, [sp]
 800a180:	464b      	mov	r3, r9
 800a182:	aa03      	add	r2, sp, #12
 800a184:	4621      	mov	r1, r4
 800a186:	4640      	mov	r0, r8
 800a188:	f7ff fee6 	bl	8009f58 <_printf_common>
 800a18c:	3001      	adds	r0, #1
 800a18e:	d14a      	bne.n	800a226 <_printf_i+0x1f2>
 800a190:	f04f 30ff 	mov.w	r0, #4294967295
 800a194:	b004      	add	sp, #16
 800a196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a19a:	6823      	ldr	r3, [r4, #0]
 800a19c:	f043 0320 	orr.w	r3, r3, #32
 800a1a0:	6023      	str	r3, [r4, #0]
 800a1a2:	4833      	ldr	r0, [pc, #204]	@ (800a270 <_printf_i+0x23c>)
 800a1a4:	2778      	movs	r7, #120	@ 0x78
 800a1a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a1aa:	6823      	ldr	r3, [r4, #0]
 800a1ac:	6831      	ldr	r1, [r6, #0]
 800a1ae:	061f      	lsls	r7, r3, #24
 800a1b0:	f851 5b04 	ldr.w	r5, [r1], #4
 800a1b4:	d402      	bmi.n	800a1bc <_printf_i+0x188>
 800a1b6:	065f      	lsls	r7, r3, #25
 800a1b8:	bf48      	it	mi
 800a1ba:	b2ad      	uxthmi	r5, r5
 800a1bc:	6031      	str	r1, [r6, #0]
 800a1be:	07d9      	lsls	r1, r3, #31
 800a1c0:	bf44      	itt	mi
 800a1c2:	f043 0320 	orrmi.w	r3, r3, #32
 800a1c6:	6023      	strmi	r3, [r4, #0]
 800a1c8:	b11d      	cbz	r5, 800a1d2 <_printf_i+0x19e>
 800a1ca:	2310      	movs	r3, #16
 800a1cc:	e7ac      	b.n	800a128 <_printf_i+0xf4>
 800a1ce:	4827      	ldr	r0, [pc, #156]	@ (800a26c <_printf_i+0x238>)
 800a1d0:	e7e9      	b.n	800a1a6 <_printf_i+0x172>
 800a1d2:	6823      	ldr	r3, [r4, #0]
 800a1d4:	f023 0320 	bic.w	r3, r3, #32
 800a1d8:	6023      	str	r3, [r4, #0]
 800a1da:	e7f6      	b.n	800a1ca <_printf_i+0x196>
 800a1dc:	4616      	mov	r6, r2
 800a1de:	e7bd      	b.n	800a15c <_printf_i+0x128>
 800a1e0:	6833      	ldr	r3, [r6, #0]
 800a1e2:	6825      	ldr	r5, [r4, #0]
 800a1e4:	6961      	ldr	r1, [r4, #20]
 800a1e6:	1d18      	adds	r0, r3, #4
 800a1e8:	6030      	str	r0, [r6, #0]
 800a1ea:	062e      	lsls	r6, r5, #24
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	d501      	bpl.n	800a1f4 <_printf_i+0x1c0>
 800a1f0:	6019      	str	r1, [r3, #0]
 800a1f2:	e002      	b.n	800a1fa <_printf_i+0x1c6>
 800a1f4:	0668      	lsls	r0, r5, #25
 800a1f6:	d5fb      	bpl.n	800a1f0 <_printf_i+0x1bc>
 800a1f8:	8019      	strh	r1, [r3, #0]
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	6123      	str	r3, [r4, #16]
 800a1fe:	4616      	mov	r6, r2
 800a200:	e7bc      	b.n	800a17c <_printf_i+0x148>
 800a202:	6833      	ldr	r3, [r6, #0]
 800a204:	1d1a      	adds	r2, r3, #4
 800a206:	6032      	str	r2, [r6, #0]
 800a208:	681e      	ldr	r6, [r3, #0]
 800a20a:	6862      	ldr	r2, [r4, #4]
 800a20c:	2100      	movs	r1, #0
 800a20e:	4630      	mov	r0, r6
 800a210:	f7f5 fffe 	bl	8000210 <memchr>
 800a214:	b108      	cbz	r0, 800a21a <_printf_i+0x1e6>
 800a216:	1b80      	subs	r0, r0, r6
 800a218:	6060      	str	r0, [r4, #4]
 800a21a:	6863      	ldr	r3, [r4, #4]
 800a21c:	6123      	str	r3, [r4, #16]
 800a21e:	2300      	movs	r3, #0
 800a220:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a224:	e7aa      	b.n	800a17c <_printf_i+0x148>
 800a226:	6923      	ldr	r3, [r4, #16]
 800a228:	4632      	mov	r2, r6
 800a22a:	4649      	mov	r1, r9
 800a22c:	4640      	mov	r0, r8
 800a22e:	47d0      	blx	sl
 800a230:	3001      	adds	r0, #1
 800a232:	d0ad      	beq.n	800a190 <_printf_i+0x15c>
 800a234:	6823      	ldr	r3, [r4, #0]
 800a236:	079b      	lsls	r3, r3, #30
 800a238:	d413      	bmi.n	800a262 <_printf_i+0x22e>
 800a23a:	68e0      	ldr	r0, [r4, #12]
 800a23c:	9b03      	ldr	r3, [sp, #12]
 800a23e:	4298      	cmp	r0, r3
 800a240:	bfb8      	it	lt
 800a242:	4618      	movlt	r0, r3
 800a244:	e7a6      	b.n	800a194 <_printf_i+0x160>
 800a246:	2301      	movs	r3, #1
 800a248:	4632      	mov	r2, r6
 800a24a:	4649      	mov	r1, r9
 800a24c:	4640      	mov	r0, r8
 800a24e:	47d0      	blx	sl
 800a250:	3001      	adds	r0, #1
 800a252:	d09d      	beq.n	800a190 <_printf_i+0x15c>
 800a254:	3501      	adds	r5, #1
 800a256:	68e3      	ldr	r3, [r4, #12]
 800a258:	9903      	ldr	r1, [sp, #12]
 800a25a:	1a5b      	subs	r3, r3, r1
 800a25c:	42ab      	cmp	r3, r5
 800a25e:	dcf2      	bgt.n	800a246 <_printf_i+0x212>
 800a260:	e7eb      	b.n	800a23a <_printf_i+0x206>
 800a262:	2500      	movs	r5, #0
 800a264:	f104 0619 	add.w	r6, r4, #25
 800a268:	e7f5      	b.n	800a256 <_printf_i+0x222>
 800a26a:	bf00      	nop
 800a26c:	0802055a 	.word	0x0802055a
 800a270:	0802056b 	.word	0x0802056b

0800a274 <std>:
 800a274:	2300      	movs	r3, #0
 800a276:	b510      	push	{r4, lr}
 800a278:	4604      	mov	r4, r0
 800a27a:	e9c0 3300 	strd	r3, r3, [r0]
 800a27e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a282:	6083      	str	r3, [r0, #8]
 800a284:	8181      	strh	r1, [r0, #12]
 800a286:	6643      	str	r3, [r0, #100]	@ 0x64
 800a288:	81c2      	strh	r2, [r0, #14]
 800a28a:	6183      	str	r3, [r0, #24]
 800a28c:	4619      	mov	r1, r3
 800a28e:	2208      	movs	r2, #8
 800a290:	305c      	adds	r0, #92	@ 0x5c
 800a292:	f000 f924 	bl	800a4de <memset>
 800a296:	4b0d      	ldr	r3, [pc, #52]	@ (800a2cc <std+0x58>)
 800a298:	6263      	str	r3, [r4, #36]	@ 0x24
 800a29a:	4b0d      	ldr	r3, [pc, #52]	@ (800a2d0 <std+0x5c>)
 800a29c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a29e:	4b0d      	ldr	r3, [pc, #52]	@ (800a2d4 <std+0x60>)
 800a2a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a2a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a2d8 <std+0x64>)
 800a2a4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a2a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a2dc <std+0x68>)
 800a2a8:	6224      	str	r4, [r4, #32]
 800a2aa:	429c      	cmp	r4, r3
 800a2ac:	d006      	beq.n	800a2bc <std+0x48>
 800a2ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a2b2:	4294      	cmp	r4, r2
 800a2b4:	d002      	beq.n	800a2bc <std+0x48>
 800a2b6:	33d0      	adds	r3, #208	@ 0xd0
 800a2b8:	429c      	cmp	r4, r3
 800a2ba:	d105      	bne.n	800a2c8 <std+0x54>
 800a2bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a2c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2c4:	f000 b988 	b.w	800a5d8 <__retarget_lock_init_recursive>
 800a2c8:	bd10      	pop	{r4, pc}
 800a2ca:	bf00      	nop
 800a2cc:	0800a439 	.word	0x0800a439
 800a2d0:	0800a45b 	.word	0x0800a45b
 800a2d4:	0800a493 	.word	0x0800a493
 800a2d8:	0800a4b7 	.word	0x0800a4b7
 800a2dc:	20018d2c 	.word	0x20018d2c

0800a2e0 <stdio_exit_handler>:
 800a2e0:	4a02      	ldr	r2, [pc, #8]	@ (800a2ec <stdio_exit_handler+0xc>)
 800a2e2:	4903      	ldr	r1, [pc, #12]	@ (800a2f0 <stdio_exit_handler+0x10>)
 800a2e4:	4803      	ldr	r0, [pc, #12]	@ (800a2f4 <stdio_exit_handler+0x14>)
 800a2e6:	f000 b869 	b.w	800a3bc <_fwalk_sglue>
 800a2ea:	bf00      	nop
 800a2ec:	2000000c 	.word	0x2000000c
 800a2f0:	0800bf35 	.word	0x0800bf35
 800a2f4:	2000001c 	.word	0x2000001c

0800a2f8 <cleanup_stdio>:
 800a2f8:	6841      	ldr	r1, [r0, #4]
 800a2fa:	4b0c      	ldr	r3, [pc, #48]	@ (800a32c <cleanup_stdio+0x34>)
 800a2fc:	4299      	cmp	r1, r3
 800a2fe:	b510      	push	{r4, lr}
 800a300:	4604      	mov	r4, r0
 800a302:	d001      	beq.n	800a308 <cleanup_stdio+0x10>
 800a304:	f001 fe16 	bl	800bf34 <_fflush_r>
 800a308:	68a1      	ldr	r1, [r4, #8]
 800a30a:	4b09      	ldr	r3, [pc, #36]	@ (800a330 <cleanup_stdio+0x38>)
 800a30c:	4299      	cmp	r1, r3
 800a30e:	d002      	beq.n	800a316 <cleanup_stdio+0x1e>
 800a310:	4620      	mov	r0, r4
 800a312:	f001 fe0f 	bl	800bf34 <_fflush_r>
 800a316:	68e1      	ldr	r1, [r4, #12]
 800a318:	4b06      	ldr	r3, [pc, #24]	@ (800a334 <cleanup_stdio+0x3c>)
 800a31a:	4299      	cmp	r1, r3
 800a31c:	d004      	beq.n	800a328 <cleanup_stdio+0x30>
 800a31e:	4620      	mov	r0, r4
 800a320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a324:	f001 be06 	b.w	800bf34 <_fflush_r>
 800a328:	bd10      	pop	{r4, pc}
 800a32a:	bf00      	nop
 800a32c:	20018d2c 	.word	0x20018d2c
 800a330:	20018d94 	.word	0x20018d94
 800a334:	20018dfc 	.word	0x20018dfc

0800a338 <global_stdio_init.part.0>:
 800a338:	b510      	push	{r4, lr}
 800a33a:	4b0b      	ldr	r3, [pc, #44]	@ (800a368 <global_stdio_init.part.0+0x30>)
 800a33c:	4c0b      	ldr	r4, [pc, #44]	@ (800a36c <global_stdio_init.part.0+0x34>)
 800a33e:	4a0c      	ldr	r2, [pc, #48]	@ (800a370 <global_stdio_init.part.0+0x38>)
 800a340:	601a      	str	r2, [r3, #0]
 800a342:	4620      	mov	r0, r4
 800a344:	2200      	movs	r2, #0
 800a346:	2104      	movs	r1, #4
 800a348:	f7ff ff94 	bl	800a274 <std>
 800a34c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a350:	2201      	movs	r2, #1
 800a352:	2109      	movs	r1, #9
 800a354:	f7ff ff8e 	bl	800a274 <std>
 800a358:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a35c:	2202      	movs	r2, #2
 800a35e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a362:	2112      	movs	r1, #18
 800a364:	f7ff bf86 	b.w	800a274 <std>
 800a368:	20018e64 	.word	0x20018e64
 800a36c:	20018d2c 	.word	0x20018d2c
 800a370:	0800a2e1 	.word	0x0800a2e1

0800a374 <__sfp_lock_acquire>:
 800a374:	4801      	ldr	r0, [pc, #4]	@ (800a37c <__sfp_lock_acquire+0x8>)
 800a376:	f000 b930 	b.w	800a5da <__retarget_lock_acquire_recursive>
 800a37a:	bf00      	nop
 800a37c:	20018e6d 	.word	0x20018e6d

0800a380 <__sfp_lock_release>:
 800a380:	4801      	ldr	r0, [pc, #4]	@ (800a388 <__sfp_lock_release+0x8>)
 800a382:	f000 b92b 	b.w	800a5dc <__retarget_lock_release_recursive>
 800a386:	bf00      	nop
 800a388:	20018e6d 	.word	0x20018e6d

0800a38c <__sinit>:
 800a38c:	b510      	push	{r4, lr}
 800a38e:	4604      	mov	r4, r0
 800a390:	f7ff fff0 	bl	800a374 <__sfp_lock_acquire>
 800a394:	6a23      	ldr	r3, [r4, #32]
 800a396:	b11b      	cbz	r3, 800a3a0 <__sinit+0x14>
 800a398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a39c:	f7ff bff0 	b.w	800a380 <__sfp_lock_release>
 800a3a0:	4b04      	ldr	r3, [pc, #16]	@ (800a3b4 <__sinit+0x28>)
 800a3a2:	6223      	str	r3, [r4, #32]
 800a3a4:	4b04      	ldr	r3, [pc, #16]	@ (800a3b8 <__sinit+0x2c>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d1f5      	bne.n	800a398 <__sinit+0xc>
 800a3ac:	f7ff ffc4 	bl	800a338 <global_stdio_init.part.0>
 800a3b0:	e7f2      	b.n	800a398 <__sinit+0xc>
 800a3b2:	bf00      	nop
 800a3b4:	0800a2f9 	.word	0x0800a2f9
 800a3b8:	20018e64 	.word	0x20018e64

0800a3bc <_fwalk_sglue>:
 800a3bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3c0:	4607      	mov	r7, r0
 800a3c2:	4688      	mov	r8, r1
 800a3c4:	4614      	mov	r4, r2
 800a3c6:	2600      	movs	r6, #0
 800a3c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a3cc:	f1b9 0901 	subs.w	r9, r9, #1
 800a3d0:	d505      	bpl.n	800a3de <_fwalk_sglue+0x22>
 800a3d2:	6824      	ldr	r4, [r4, #0]
 800a3d4:	2c00      	cmp	r4, #0
 800a3d6:	d1f7      	bne.n	800a3c8 <_fwalk_sglue+0xc>
 800a3d8:	4630      	mov	r0, r6
 800a3da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3de:	89ab      	ldrh	r3, [r5, #12]
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	d907      	bls.n	800a3f4 <_fwalk_sglue+0x38>
 800a3e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a3e8:	3301      	adds	r3, #1
 800a3ea:	d003      	beq.n	800a3f4 <_fwalk_sglue+0x38>
 800a3ec:	4629      	mov	r1, r5
 800a3ee:	4638      	mov	r0, r7
 800a3f0:	47c0      	blx	r8
 800a3f2:	4306      	orrs	r6, r0
 800a3f4:	3568      	adds	r5, #104	@ 0x68
 800a3f6:	e7e9      	b.n	800a3cc <_fwalk_sglue+0x10>

0800a3f8 <siprintf>:
 800a3f8:	b40e      	push	{r1, r2, r3}
 800a3fa:	b500      	push	{lr}
 800a3fc:	b09c      	sub	sp, #112	@ 0x70
 800a3fe:	ab1d      	add	r3, sp, #116	@ 0x74
 800a400:	9002      	str	r0, [sp, #8]
 800a402:	9006      	str	r0, [sp, #24]
 800a404:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a408:	4809      	ldr	r0, [pc, #36]	@ (800a430 <siprintf+0x38>)
 800a40a:	9107      	str	r1, [sp, #28]
 800a40c:	9104      	str	r1, [sp, #16]
 800a40e:	4909      	ldr	r1, [pc, #36]	@ (800a434 <siprintf+0x3c>)
 800a410:	f853 2b04 	ldr.w	r2, [r3], #4
 800a414:	9105      	str	r1, [sp, #20]
 800a416:	6800      	ldr	r0, [r0, #0]
 800a418:	9301      	str	r3, [sp, #4]
 800a41a:	a902      	add	r1, sp, #8
 800a41c:	f001 fc0a 	bl	800bc34 <_svfiprintf_r>
 800a420:	9b02      	ldr	r3, [sp, #8]
 800a422:	2200      	movs	r2, #0
 800a424:	701a      	strb	r2, [r3, #0]
 800a426:	b01c      	add	sp, #112	@ 0x70
 800a428:	f85d eb04 	ldr.w	lr, [sp], #4
 800a42c:	b003      	add	sp, #12
 800a42e:	4770      	bx	lr
 800a430:	20000018 	.word	0x20000018
 800a434:	ffff0208 	.word	0xffff0208

0800a438 <__sread>:
 800a438:	b510      	push	{r4, lr}
 800a43a:	460c      	mov	r4, r1
 800a43c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a440:	f000 f87c 	bl	800a53c <_read_r>
 800a444:	2800      	cmp	r0, #0
 800a446:	bfab      	itete	ge
 800a448:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a44a:	89a3      	ldrhlt	r3, [r4, #12]
 800a44c:	181b      	addge	r3, r3, r0
 800a44e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a452:	bfac      	ite	ge
 800a454:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a456:	81a3      	strhlt	r3, [r4, #12]
 800a458:	bd10      	pop	{r4, pc}

0800a45a <__swrite>:
 800a45a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a45e:	461f      	mov	r7, r3
 800a460:	898b      	ldrh	r3, [r1, #12]
 800a462:	05db      	lsls	r3, r3, #23
 800a464:	4605      	mov	r5, r0
 800a466:	460c      	mov	r4, r1
 800a468:	4616      	mov	r6, r2
 800a46a:	d505      	bpl.n	800a478 <__swrite+0x1e>
 800a46c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a470:	2302      	movs	r3, #2
 800a472:	2200      	movs	r2, #0
 800a474:	f000 f850 	bl	800a518 <_lseek_r>
 800a478:	89a3      	ldrh	r3, [r4, #12]
 800a47a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a47e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a482:	81a3      	strh	r3, [r4, #12]
 800a484:	4632      	mov	r2, r6
 800a486:	463b      	mov	r3, r7
 800a488:	4628      	mov	r0, r5
 800a48a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a48e:	f000 b867 	b.w	800a560 <_write_r>

0800a492 <__sseek>:
 800a492:	b510      	push	{r4, lr}
 800a494:	460c      	mov	r4, r1
 800a496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a49a:	f000 f83d 	bl	800a518 <_lseek_r>
 800a49e:	1c43      	adds	r3, r0, #1
 800a4a0:	89a3      	ldrh	r3, [r4, #12]
 800a4a2:	bf15      	itete	ne
 800a4a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a4a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a4aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a4ae:	81a3      	strheq	r3, [r4, #12]
 800a4b0:	bf18      	it	ne
 800a4b2:	81a3      	strhne	r3, [r4, #12]
 800a4b4:	bd10      	pop	{r4, pc}

0800a4b6 <__sclose>:
 800a4b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4ba:	f000 b81d 	b.w	800a4f8 <_close_r>

0800a4be <memcmp>:
 800a4be:	b510      	push	{r4, lr}
 800a4c0:	3901      	subs	r1, #1
 800a4c2:	4402      	add	r2, r0
 800a4c4:	4290      	cmp	r0, r2
 800a4c6:	d101      	bne.n	800a4cc <memcmp+0xe>
 800a4c8:	2000      	movs	r0, #0
 800a4ca:	e005      	b.n	800a4d8 <memcmp+0x1a>
 800a4cc:	7803      	ldrb	r3, [r0, #0]
 800a4ce:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a4d2:	42a3      	cmp	r3, r4
 800a4d4:	d001      	beq.n	800a4da <memcmp+0x1c>
 800a4d6:	1b18      	subs	r0, r3, r4
 800a4d8:	bd10      	pop	{r4, pc}
 800a4da:	3001      	adds	r0, #1
 800a4dc:	e7f2      	b.n	800a4c4 <memcmp+0x6>

0800a4de <memset>:
 800a4de:	4402      	add	r2, r0
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d100      	bne.n	800a4e8 <memset+0xa>
 800a4e6:	4770      	bx	lr
 800a4e8:	f803 1b01 	strb.w	r1, [r3], #1
 800a4ec:	e7f9      	b.n	800a4e2 <memset+0x4>
	...

0800a4f0 <_localeconv_r>:
 800a4f0:	4800      	ldr	r0, [pc, #0]	@ (800a4f4 <_localeconv_r+0x4>)
 800a4f2:	4770      	bx	lr
 800a4f4:	20000158 	.word	0x20000158

0800a4f8 <_close_r>:
 800a4f8:	b538      	push	{r3, r4, r5, lr}
 800a4fa:	4d06      	ldr	r5, [pc, #24]	@ (800a514 <_close_r+0x1c>)
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	4604      	mov	r4, r0
 800a500:	4608      	mov	r0, r1
 800a502:	602b      	str	r3, [r5, #0]
 800a504:	f7f8 fb60 	bl	8002bc8 <_close>
 800a508:	1c43      	adds	r3, r0, #1
 800a50a:	d102      	bne.n	800a512 <_close_r+0x1a>
 800a50c:	682b      	ldr	r3, [r5, #0]
 800a50e:	b103      	cbz	r3, 800a512 <_close_r+0x1a>
 800a510:	6023      	str	r3, [r4, #0]
 800a512:	bd38      	pop	{r3, r4, r5, pc}
 800a514:	20018e68 	.word	0x20018e68

0800a518 <_lseek_r>:
 800a518:	b538      	push	{r3, r4, r5, lr}
 800a51a:	4d07      	ldr	r5, [pc, #28]	@ (800a538 <_lseek_r+0x20>)
 800a51c:	4604      	mov	r4, r0
 800a51e:	4608      	mov	r0, r1
 800a520:	4611      	mov	r1, r2
 800a522:	2200      	movs	r2, #0
 800a524:	602a      	str	r2, [r5, #0]
 800a526:	461a      	mov	r2, r3
 800a528:	f7f8 fb75 	bl	8002c16 <_lseek>
 800a52c:	1c43      	adds	r3, r0, #1
 800a52e:	d102      	bne.n	800a536 <_lseek_r+0x1e>
 800a530:	682b      	ldr	r3, [r5, #0]
 800a532:	b103      	cbz	r3, 800a536 <_lseek_r+0x1e>
 800a534:	6023      	str	r3, [r4, #0]
 800a536:	bd38      	pop	{r3, r4, r5, pc}
 800a538:	20018e68 	.word	0x20018e68

0800a53c <_read_r>:
 800a53c:	b538      	push	{r3, r4, r5, lr}
 800a53e:	4d07      	ldr	r5, [pc, #28]	@ (800a55c <_read_r+0x20>)
 800a540:	4604      	mov	r4, r0
 800a542:	4608      	mov	r0, r1
 800a544:	4611      	mov	r1, r2
 800a546:	2200      	movs	r2, #0
 800a548:	602a      	str	r2, [r5, #0]
 800a54a:	461a      	mov	r2, r3
 800a54c:	f7f8 fb03 	bl	8002b56 <_read>
 800a550:	1c43      	adds	r3, r0, #1
 800a552:	d102      	bne.n	800a55a <_read_r+0x1e>
 800a554:	682b      	ldr	r3, [r5, #0]
 800a556:	b103      	cbz	r3, 800a55a <_read_r+0x1e>
 800a558:	6023      	str	r3, [r4, #0]
 800a55a:	bd38      	pop	{r3, r4, r5, pc}
 800a55c:	20018e68 	.word	0x20018e68

0800a560 <_write_r>:
 800a560:	b538      	push	{r3, r4, r5, lr}
 800a562:	4d07      	ldr	r5, [pc, #28]	@ (800a580 <_write_r+0x20>)
 800a564:	4604      	mov	r4, r0
 800a566:	4608      	mov	r0, r1
 800a568:	4611      	mov	r1, r2
 800a56a:	2200      	movs	r2, #0
 800a56c:	602a      	str	r2, [r5, #0]
 800a56e:	461a      	mov	r2, r3
 800a570:	f7f8 fb0e 	bl	8002b90 <_write>
 800a574:	1c43      	adds	r3, r0, #1
 800a576:	d102      	bne.n	800a57e <_write_r+0x1e>
 800a578:	682b      	ldr	r3, [r5, #0]
 800a57a:	b103      	cbz	r3, 800a57e <_write_r+0x1e>
 800a57c:	6023      	str	r3, [r4, #0]
 800a57e:	bd38      	pop	{r3, r4, r5, pc}
 800a580:	20018e68 	.word	0x20018e68

0800a584 <__errno>:
 800a584:	4b01      	ldr	r3, [pc, #4]	@ (800a58c <__errno+0x8>)
 800a586:	6818      	ldr	r0, [r3, #0]
 800a588:	4770      	bx	lr
 800a58a:	bf00      	nop
 800a58c:	20000018 	.word	0x20000018

0800a590 <__libc_init_array>:
 800a590:	b570      	push	{r4, r5, r6, lr}
 800a592:	4d0d      	ldr	r5, [pc, #52]	@ (800a5c8 <__libc_init_array+0x38>)
 800a594:	4c0d      	ldr	r4, [pc, #52]	@ (800a5cc <__libc_init_array+0x3c>)
 800a596:	1b64      	subs	r4, r4, r5
 800a598:	10a4      	asrs	r4, r4, #2
 800a59a:	2600      	movs	r6, #0
 800a59c:	42a6      	cmp	r6, r4
 800a59e:	d109      	bne.n	800a5b4 <__libc_init_array+0x24>
 800a5a0:	4d0b      	ldr	r5, [pc, #44]	@ (800a5d0 <__libc_init_array+0x40>)
 800a5a2:	4c0c      	ldr	r4, [pc, #48]	@ (800a5d4 <__libc_init_array+0x44>)
 800a5a4:	f002 fc34 	bl	800ce10 <_init>
 800a5a8:	1b64      	subs	r4, r4, r5
 800a5aa:	10a4      	asrs	r4, r4, #2
 800a5ac:	2600      	movs	r6, #0
 800a5ae:	42a6      	cmp	r6, r4
 800a5b0:	d105      	bne.n	800a5be <__libc_init_array+0x2e>
 800a5b2:	bd70      	pop	{r4, r5, r6, pc}
 800a5b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5b8:	4798      	blx	r3
 800a5ba:	3601      	adds	r6, #1
 800a5bc:	e7ee      	b.n	800a59c <__libc_init_array+0xc>
 800a5be:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5c2:	4798      	blx	r3
 800a5c4:	3601      	adds	r6, #1
 800a5c6:	e7f2      	b.n	800a5ae <__libc_init_array+0x1e>
 800a5c8:	08020900 	.word	0x08020900
 800a5cc:	08020900 	.word	0x08020900
 800a5d0:	08020900 	.word	0x08020900
 800a5d4:	08020904 	.word	0x08020904

0800a5d8 <__retarget_lock_init_recursive>:
 800a5d8:	4770      	bx	lr

0800a5da <__retarget_lock_acquire_recursive>:
 800a5da:	4770      	bx	lr

0800a5dc <__retarget_lock_release_recursive>:
 800a5dc:	4770      	bx	lr

0800a5de <quorem>:
 800a5de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5e2:	6903      	ldr	r3, [r0, #16]
 800a5e4:	690c      	ldr	r4, [r1, #16]
 800a5e6:	42a3      	cmp	r3, r4
 800a5e8:	4607      	mov	r7, r0
 800a5ea:	db7e      	blt.n	800a6ea <quorem+0x10c>
 800a5ec:	3c01      	subs	r4, #1
 800a5ee:	f101 0814 	add.w	r8, r1, #20
 800a5f2:	00a3      	lsls	r3, r4, #2
 800a5f4:	f100 0514 	add.w	r5, r0, #20
 800a5f8:	9300      	str	r3, [sp, #0]
 800a5fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5fe:	9301      	str	r3, [sp, #4]
 800a600:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a604:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a608:	3301      	adds	r3, #1
 800a60a:	429a      	cmp	r2, r3
 800a60c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a610:	fbb2 f6f3 	udiv	r6, r2, r3
 800a614:	d32e      	bcc.n	800a674 <quorem+0x96>
 800a616:	f04f 0a00 	mov.w	sl, #0
 800a61a:	46c4      	mov	ip, r8
 800a61c:	46ae      	mov	lr, r5
 800a61e:	46d3      	mov	fp, sl
 800a620:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a624:	b298      	uxth	r0, r3
 800a626:	fb06 a000 	mla	r0, r6, r0, sl
 800a62a:	0c02      	lsrs	r2, r0, #16
 800a62c:	0c1b      	lsrs	r3, r3, #16
 800a62e:	fb06 2303 	mla	r3, r6, r3, r2
 800a632:	f8de 2000 	ldr.w	r2, [lr]
 800a636:	b280      	uxth	r0, r0
 800a638:	b292      	uxth	r2, r2
 800a63a:	1a12      	subs	r2, r2, r0
 800a63c:	445a      	add	r2, fp
 800a63e:	f8de 0000 	ldr.w	r0, [lr]
 800a642:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a646:	b29b      	uxth	r3, r3
 800a648:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a64c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a650:	b292      	uxth	r2, r2
 800a652:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a656:	45e1      	cmp	r9, ip
 800a658:	f84e 2b04 	str.w	r2, [lr], #4
 800a65c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a660:	d2de      	bcs.n	800a620 <quorem+0x42>
 800a662:	9b00      	ldr	r3, [sp, #0]
 800a664:	58eb      	ldr	r3, [r5, r3]
 800a666:	b92b      	cbnz	r3, 800a674 <quorem+0x96>
 800a668:	9b01      	ldr	r3, [sp, #4]
 800a66a:	3b04      	subs	r3, #4
 800a66c:	429d      	cmp	r5, r3
 800a66e:	461a      	mov	r2, r3
 800a670:	d32f      	bcc.n	800a6d2 <quorem+0xf4>
 800a672:	613c      	str	r4, [r7, #16]
 800a674:	4638      	mov	r0, r7
 800a676:	f001 f979 	bl	800b96c <__mcmp>
 800a67a:	2800      	cmp	r0, #0
 800a67c:	db25      	blt.n	800a6ca <quorem+0xec>
 800a67e:	4629      	mov	r1, r5
 800a680:	2000      	movs	r0, #0
 800a682:	f858 2b04 	ldr.w	r2, [r8], #4
 800a686:	f8d1 c000 	ldr.w	ip, [r1]
 800a68a:	fa1f fe82 	uxth.w	lr, r2
 800a68e:	fa1f f38c 	uxth.w	r3, ip
 800a692:	eba3 030e 	sub.w	r3, r3, lr
 800a696:	4403      	add	r3, r0
 800a698:	0c12      	lsrs	r2, r2, #16
 800a69a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a69e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6a8:	45c1      	cmp	r9, r8
 800a6aa:	f841 3b04 	str.w	r3, [r1], #4
 800a6ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a6b2:	d2e6      	bcs.n	800a682 <quorem+0xa4>
 800a6b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6bc:	b922      	cbnz	r2, 800a6c8 <quorem+0xea>
 800a6be:	3b04      	subs	r3, #4
 800a6c0:	429d      	cmp	r5, r3
 800a6c2:	461a      	mov	r2, r3
 800a6c4:	d30b      	bcc.n	800a6de <quorem+0x100>
 800a6c6:	613c      	str	r4, [r7, #16]
 800a6c8:	3601      	adds	r6, #1
 800a6ca:	4630      	mov	r0, r6
 800a6cc:	b003      	add	sp, #12
 800a6ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6d2:	6812      	ldr	r2, [r2, #0]
 800a6d4:	3b04      	subs	r3, #4
 800a6d6:	2a00      	cmp	r2, #0
 800a6d8:	d1cb      	bne.n	800a672 <quorem+0x94>
 800a6da:	3c01      	subs	r4, #1
 800a6dc:	e7c6      	b.n	800a66c <quorem+0x8e>
 800a6de:	6812      	ldr	r2, [r2, #0]
 800a6e0:	3b04      	subs	r3, #4
 800a6e2:	2a00      	cmp	r2, #0
 800a6e4:	d1ef      	bne.n	800a6c6 <quorem+0xe8>
 800a6e6:	3c01      	subs	r4, #1
 800a6e8:	e7ea      	b.n	800a6c0 <quorem+0xe2>
 800a6ea:	2000      	movs	r0, #0
 800a6ec:	e7ee      	b.n	800a6cc <quorem+0xee>
	...

0800a6f0 <_dtoa_r>:
 800a6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6f4:	69c7      	ldr	r7, [r0, #28]
 800a6f6:	b099      	sub	sp, #100	@ 0x64
 800a6f8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a6fc:	ec55 4b10 	vmov	r4, r5, d0
 800a700:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a702:	9109      	str	r1, [sp, #36]	@ 0x24
 800a704:	4683      	mov	fp, r0
 800a706:	920e      	str	r2, [sp, #56]	@ 0x38
 800a708:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a70a:	b97f      	cbnz	r7, 800a72c <_dtoa_r+0x3c>
 800a70c:	2010      	movs	r0, #16
 800a70e:	f000 fdfd 	bl	800b30c <malloc>
 800a712:	4602      	mov	r2, r0
 800a714:	f8cb 001c 	str.w	r0, [fp, #28]
 800a718:	b920      	cbnz	r0, 800a724 <_dtoa_r+0x34>
 800a71a:	4ba7      	ldr	r3, [pc, #668]	@ (800a9b8 <_dtoa_r+0x2c8>)
 800a71c:	21ef      	movs	r1, #239	@ 0xef
 800a71e:	48a7      	ldr	r0, [pc, #668]	@ (800a9bc <_dtoa_r+0x2cc>)
 800a720:	f001 fc68 	bl	800bff4 <__assert_func>
 800a724:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a728:	6007      	str	r7, [r0, #0]
 800a72a:	60c7      	str	r7, [r0, #12]
 800a72c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a730:	6819      	ldr	r1, [r3, #0]
 800a732:	b159      	cbz	r1, 800a74c <_dtoa_r+0x5c>
 800a734:	685a      	ldr	r2, [r3, #4]
 800a736:	604a      	str	r2, [r1, #4]
 800a738:	2301      	movs	r3, #1
 800a73a:	4093      	lsls	r3, r2
 800a73c:	608b      	str	r3, [r1, #8]
 800a73e:	4658      	mov	r0, fp
 800a740:	f000 feda 	bl	800b4f8 <_Bfree>
 800a744:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a748:	2200      	movs	r2, #0
 800a74a:	601a      	str	r2, [r3, #0]
 800a74c:	1e2b      	subs	r3, r5, #0
 800a74e:	bfb9      	ittee	lt
 800a750:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a754:	9303      	strlt	r3, [sp, #12]
 800a756:	2300      	movge	r3, #0
 800a758:	6033      	strge	r3, [r6, #0]
 800a75a:	9f03      	ldr	r7, [sp, #12]
 800a75c:	4b98      	ldr	r3, [pc, #608]	@ (800a9c0 <_dtoa_r+0x2d0>)
 800a75e:	bfbc      	itt	lt
 800a760:	2201      	movlt	r2, #1
 800a762:	6032      	strlt	r2, [r6, #0]
 800a764:	43bb      	bics	r3, r7
 800a766:	d112      	bne.n	800a78e <_dtoa_r+0x9e>
 800a768:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a76a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a76e:	6013      	str	r3, [r2, #0]
 800a770:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a774:	4323      	orrs	r3, r4
 800a776:	f000 854d 	beq.w	800b214 <_dtoa_r+0xb24>
 800a77a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a77c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a9d4 <_dtoa_r+0x2e4>
 800a780:	2b00      	cmp	r3, #0
 800a782:	f000 854f 	beq.w	800b224 <_dtoa_r+0xb34>
 800a786:	f10a 0303 	add.w	r3, sl, #3
 800a78a:	f000 bd49 	b.w	800b220 <_dtoa_r+0xb30>
 800a78e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a792:	2200      	movs	r2, #0
 800a794:	ec51 0b17 	vmov	r0, r1, d7
 800a798:	2300      	movs	r3, #0
 800a79a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a79e:	f7f6 f9b3 	bl	8000b08 <__aeabi_dcmpeq>
 800a7a2:	4680      	mov	r8, r0
 800a7a4:	b158      	cbz	r0, 800a7be <_dtoa_r+0xce>
 800a7a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	6013      	str	r3, [r2, #0]
 800a7ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a7ae:	b113      	cbz	r3, 800a7b6 <_dtoa_r+0xc6>
 800a7b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a7b2:	4b84      	ldr	r3, [pc, #528]	@ (800a9c4 <_dtoa_r+0x2d4>)
 800a7b4:	6013      	str	r3, [r2, #0]
 800a7b6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a9d8 <_dtoa_r+0x2e8>
 800a7ba:	f000 bd33 	b.w	800b224 <_dtoa_r+0xb34>
 800a7be:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a7c2:	aa16      	add	r2, sp, #88	@ 0x58
 800a7c4:	a917      	add	r1, sp, #92	@ 0x5c
 800a7c6:	4658      	mov	r0, fp
 800a7c8:	f001 f980 	bl	800bacc <__d2b>
 800a7cc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a7d0:	4681      	mov	r9, r0
 800a7d2:	2e00      	cmp	r6, #0
 800a7d4:	d077      	beq.n	800a8c6 <_dtoa_r+0x1d6>
 800a7d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7d8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a7dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a7e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a7e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a7ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	4b74      	ldr	r3, [pc, #464]	@ (800a9c8 <_dtoa_r+0x2d8>)
 800a7f6:	f7f5 fd67 	bl	80002c8 <__aeabi_dsub>
 800a7fa:	a369      	add	r3, pc, #420	@ (adr r3, 800a9a0 <_dtoa_r+0x2b0>)
 800a7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a800:	f7f5 ff1a 	bl	8000638 <__aeabi_dmul>
 800a804:	a368      	add	r3, pc, #416	@ (adr r3, 800a9a8 <_dtoa_r+0x2b8>)
 800a806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a80a:	f7f5 fd5f 	bl	80002cc <__adddf3>
 800a80e:	4604      	mov	r4, r0
 800a810:	4630      	mov	r0, r6
 800a812:	460d      	mov	r5, r1
 800a814:	f7f5 fea6 	bl	8000564 <__aeabi_i2d>
 800a818:	a365      	add	r3, pc, #404	@ (adr r3, 800a9b0 <_dtoa_r+0x2c0>)
 800a81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81e:	f7f5 ff0b 	bl	8000638 <__aeabi_dmul>
 800a822:	4602      	mov	r2, r0
 800a824:	460b      	mov	r3, r1
 800a826:	4620      	mov	r0, r4
 800a828:	4629      	mov	r1, r5
 800a82a:	f7f5 fd4f 	bl	80002cc <__adddf3>
 800a82e:	4604      	mov	r4, r0
 800a830:	460d      	mov	r5, r1
 800a832:	f7f6 f9b1 	bl	8000b98 <__aeabi_d2iz>
 800a836:	2200      	movs	r2, #0
 800a838:	4607      	mov	r7, r0
 800a83a:	2300      	movs	r3, #0
 800a83c:	4620      	mov	r0, r4
 800a83e:	4629      	mov	r1, r5
 800a840:	f7f6 f96c 	bl	8000b1c <__aeabi_dcmplt>
 800a844:	b140      	cbz	r0, 800a858 <_dtoa_r+0x168>
 800a846:	4638      	mov	r0, r7
 800a848:	f7f5 fe8c 	bl	8000564 <__aeabi_i2d>
 800a84c:	4622      	mov	r2, r4
 800a84e:	462b      	mov	r3, r5
 800a850:	f7f6 f95a 	bl	8000b08 <__aeabi_dcmpeq>
 800a854:	b900      	cbnz	r0, 800a858 <_dtoa_r+0x168>
 800a856:	3f01      	subs	r7, #1
 800a858:	2f16      	cmp	r7, #22
 800a85a:	d851      	bhi.n	800a900 <_dtoa_r+0x210>
 800a85c:	4b5b      	ldr	r3, [pc, #364]	@ (800a9cc <_dtoa_r+0x2dc>)
 800a85e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a866:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a86a:	f7f6 f957 	bl	8000b1c <__aeabi_dcmplt>
 800a86e:	2800      	cmp	r0, #0
 800a870:	d048      	beq.n	800a904 <_dtoa_r+0x214>
 800a872:	3f01      	subs	r7, #1
 800a874:	2300      	movs	r3, #0
 800a876:	9312      	str	r3, [sp, #72]	@ 0x48
 800a878:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a87a:	1b9b      	subs	r3, r3, r6
 800a87c:	1e5a      	subs	r2, r3, #1
 800a87e:	bf44      	itt	mi
 800a880:	f1c3 0801 	rsbmi	r8, r3, #1
 800a884:	2300      	movmi	r3, #0
 800a886:	9208      	str	r2, [sp, #32]
 800a888:	bf54      	ite	pl
 800a88a:	f04f 0800 	movpl.w	r8, #0
 800a88e:	9308      	strmi	r3, [sp, #32]
 800a890:	2f00      	cmp	r7, #0
 800a892:	db39      	blt.n	800a908 <_dtoa_r+0x218>
 800a894:	9b08      	ldr	r3, [sp, #32]
 800a896:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a898:	443b      	add	r3, r7
 800a89a:	9308      	str	r3, [sp, #32]
 800a89c:	2300      	movs	r3, #0
 800a89e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8a2:	2b09      	cmp	r3, #9
 800a8a4:	d864      	bhi.n	800a970 <_dtoa_r+0x280>
 800a8a6:	2b05      	cmp	r3, #5
 800a8a8:	bfc4      	itt	gt
 800a8aa:	3b04      	subgt	r3, #4
 800a8ac:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a8ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8b0:	f1a3 0302 	sub.w	r3, r3, #2
 800a8b4:	bfcc      	ite	gt
 800a8b6:	2400      	movgt	r4, #0
 800a8b8:	2401      	movle	r4, #1
 800a8ba:	2b03      	cmp	r3, #3
 800a8bc:	d863      	bhi.n	800a986 <_dtoa_r+0x296>
 800a8be:	e8df f003 	tbb	[pc, r3]
 800a8c2:	372a      	.short	0x372a
 800a8c4:	5535      	.short	0x5535
 800a8c6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a8ca:	441e      	add	r6, r3
 800a8cc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a8d0:	2b20      	cmp	r3, #32
 800a8d2:	bfc1      	itttt	gt
 800a8d4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a8d8:	409f      	lslgt	r7, r3
 800a8da:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a8de:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a8e2:	bfd6      	itet	le
 800a8e4:	f1c3 0320 	rsble	r3, r3, #32
 800a8e8:	ea47 0003 	orrgt.w	r0, r7, r3
 800a8ec:	fa04 f003 	lslle.w	r0, r4, r3
 800a8f0:	f7f5 fe28 	bl	8000544 <__aeabi_ui2d>
 800a8f4:	2201      	movs	r2, #1
 800a8f6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a8fa:	3e01      	subs	r6, #1
 800a8fc:	9214      	str	r2, [sp, #80]	@ 0x50
 800a8fe:	e777      	b.n	800a7f0 <_dtoa_r+0x100>
 800a900:	2301      	movs	r3, #1
 800a902:	e7b8      	b.n	800a876 <_dtoa_r+0x186>
 800a904:	9012      	str	r0, [sp, #72]	@ 0x48
 800a906:	e7b7      	b.n	800a878 <_dtoa_r+0x188>
 800a908:	427b      	negs	r3, r7
 800a90a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a90c:	2300      	movs	r3, #0
 800a90e:	eba8 0807 	sub.w	r8, r8, r7
 800a912:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a914:	e7c4      	b.n	800a8a0 <_dtoa_r+0x1b0>
 800a916:	2300      	movs	r3, #0
 800a918:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a91a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	dc35      	bgt.n	800a98c <_dtoa_r+0x29c>
 800a920:	2301      	movs	r3, #1
 800a922:	9300      	str	r3, [sp, #0]
 800a924:	9307      	str	r3, [sp, #28]
 800a926:	461a      	mov	r2, r3
 800a928:	920e      	str	r2, [sp, #56]	@ 0x38
 800a92a:	e00b      	b.n	800a944 <_dtoa_r+0x254>
 800a92c:	2301      	movs	r3, #1
 800a92e:	e7f3      	b.n	800a918 <_dtoa_r+0x228>
 800a930:	2300      	movs	r3, #0
 800a932:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a934:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a936:	18fb      	adds	r3, r7, r3
 800a938:	9300      	str	r3, [sp, #0]
 800a93a:	3301      	adds	r3, #1
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	9307      	str	r3, [sp, #28]
 800a940:	bfb8      	it	lt
 800a942:	2301      	movlt	r3, #1
 800a944:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a948:	2100      	movs	r1, #0
 800a94a:	2204      	movs	r2, #4
 800a94c:	f102 0514 	add.w	r5, r2, #20
 800a950:	429d      	cmp	r5, r3
 800a952:	d91f      	bls.n	800a994 <_dtoa_r+0x2a4>
 800a954:	6041      	str	r1, [r0, #4]
 800a956:	4658      	mov	r0, fp
 800a958:	f000 fd8e 	bl	800b478 <_Balloc>
 800a95c:	4682      	mov	sl, r0
 800a95e:	2800      	cmp	r0, #0
 800a960:	d13c      	bne.n	800a9dc <_dtoa_r+0x2ec>
 800a962:	4b1b      	ldr	r3, [pc, #108]	@ (800a9d0 <_dtoa_r+0x2e0>)
 800a964:	4602      	mov	r2, r0
 800a966:	f240 11af 	movw	r1, #431	@ 0x1af
 800a96a:	e6d8      	b.n	800a71e <_dtoa_r+0x2e>
 800a96c:	2301      	movs	r3, #1
 800a96e:	e7e0      	b.n	800a932 <_dtoa_r+0x242>
 800a970:	2401      	movs	r4, #1
 800a972:	2300      	movs	r3, #0
 800a974:	9309      	str	r3, [sp, #36]	@ 0x24
 800a976:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a978:	f04f 33ff 	mov.w	r3, #4294967295
 800a97c:	9300      	str	r3, [sp, #0]
 800a97e:	9307      	str	r3, [sp, #28]
 800a980:	2200      	movs	r2, #0
 800a982:	2312      	movs	r3, #18
 800a984:	e7d0      	b.n	800a928 <_dtoa_r+0x238>
 800a986:	2301      	movs	r3, #1
 800a988:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a98a:	e7f5      	b.n	800a978 <_dtoa_r+0x288>
 800a98c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a98e:	9300      	str	r3, [sp, #0]
 800a990:	9307      	str	r3, [sp, #28]
 800a992:	e7d7      	b.n	800a944 <_dtoa_r+0x254>
 800a994:	3101      	adds	r1, #1
 800a996:	0052      	lsls	r2, r2, #1
 800a998:	e7d8      	b.n	800a94c <_dtoa_r+0x25c>
 800a99a:	bf00      	nop
 800a99c:	f3af 8000 	nop.w
 800a9a0:	636f4361 	.word	0x636f4361
 800a9a4:	3fd287a7 	.word	0x3fd287a7
 800a9a8:	8b60c8b3 	.word	0x8b60c8b3
 800a9ac:	3fc68a28 	.word	0x3fc68a28
 800a9b0:	509f79fb 	.word	0x509f79fb
 800a9b4:	3fd34413 	.word	0x3fd34413
 800a9b8:	08020589 	.word	0x08020589
 800a9bc:	080205a0 	.word	0x080205a0
 800a9c0:	7ff00000 	.word	0x7ff00000
 800a9c4:	08020559 	.word	0x08020559
 800a9c8:	3ff80000 	.word	0x3ff80000
 800a9cc:	08020698 	.word	0x08020698
 800a9d0:	080205f8 	.word	0x080205f8
 800a9d4:	08020585 	.word	0x08020585
 800a9d8:	08020558 	.word	0x08020558
 800a9dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a9e0:	6018      	str	r0, [r3, #0]
 800a9e2:	9b07      	ldr	r3, [sp, #28]
 800a9e4:	2b0e      	cmp	r3, #14
 800a9e6:	f200 80a4 	bhi.w	800ab32 <_dtoa_r+0x442>
 800a9ea:	2c00      	cmp	r4, #0
 800a9ec:	f000 80a1 	beq.w	800ab32 <_dtoa_r+0x442>
 800a9f0:	2f00      	cmp	r7, #0
 800a9f2:	dd33      	ble.n	800aa5c <_dtoa_r+0x36c>
 800a9f4:	4bad      	ldr	r3, [pc, #692]	@ (800acac <_dtoa_r+0x5bc>)
 800a9f6:	f007 020f 	and.w	r2, r7, #15
 800a9fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9fe:	ed93 7b00 	vldr	d7, [r3]
 800aa02:	05f8      	lsls	r0, r7, #23
 800aa04:	ed8d 7b04 	vstr	d7, [sp, #16]
 800aa08:	ea4f 1427 	mov.w	r4, r7, asr #4
 800aa0c:	d516      	bpl.n	800aa3c <_dtoa_r+0x34c>
 800aa0e:	4ba8      	ldr	r3, [pc, #672]	@ (800acb0 <_dtoa_r+0x5c0>)
 800aa10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa18:	f7f5 ff38 	bl	800088c <__aeabi_ddiv>
 800aa1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa20:	f004 040f 	and.w	r4, r4, #15
 800aa24:	2603      	movs	r6, #3
 800aa26:	4da2      	ldr	r5, [pc, #648]	@ (800acb0 <_dtoa_r+0x5c0>)
 800aa28:	b954      	cbnz	r4, 800aa40 <_dtoa_r+0x350>
 800aa2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa32:	f7f5 ff2b 	bl	800088c <__aeabi_ddiv>
 800aa36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa3a:	e028      	b.n	800aa8e <_dtoa_r+0x39e>
 800aa3c:	2602      	movs	r6, #2
 800aa3e:	e7f2      	b.n	800aa26 <_dtoa_r+0x336>
 800aa40:	07e1      	lsls	r1, r4, #31
 800aa42:	d508      	bpl.n	800aa56 <_dtoa_r+0x366>
 800aa44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa48:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa4c:	f7f5 fdf4 	bl	8000638 <__aeabi_dmul>
 800aa50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa54:	3601      	adds	r6, #1
 800aa56:	1064      	asrs	r4, r4, #1
 800aa58:	3508      	adds	r5, #8
 800aa5a:	e7e5      	b.n	800aa28 <_dtoa_r+0x338>
 800aa5c:	f000 80d2 	beq.w	800ac04 <_dtoa_r+0x514>
 800aa60:	427c      	negs	r4, r7
 800aa62:	4b92      	ldr	r3, [pc, #584]	@ (800acac <_dtoa_r+0x5bc>)
 800aa64:	4d92      	ldr	r5, [pc, #584]	@ (800acb0 <_dtoa_r+0x5c0>)
 800aa66:	f004 020f 	and.w	r2, r4, #15
 800aa6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa76:	f7f5 fddf 	bl	8000638 <__aeabi_dmul>
 800aa7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa7e:	1124      	asrs	r4, r4, #4
 800aa80:	2300      	movs	r3, #0
 800aa82:	2602      	movs	r6, #2
 800aa84:	2c00      	cmp	r4, #0
 800aa86:	f040 80b2 	bne.w	800abee <_dtoa_r+0x4fe>
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d1d3      	bne.n	800aa36 <_dtoa_r+0x346>
 800aa8e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aa90:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	f000 80b7 	beq.w	800ac08 <_dtoa_r+0x518>
 800aa9a:	4b86      	ldr	r3, [pc, #536]	@ (800acb4 <_dtoa_r+0x5c4>)
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	4620      	mov	r0, r4
 800aaa0:	4629      	mov	r1, r5
 800aaa2:	f7f6 f83b 	bl	8000b1c <__aeabi_dcmplt>
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	f000 80ae 	beq.w	800ac08 <_dtoa_r+0x518>
 800aaac:	9b07      	ldr	r3, [sp, #28]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	f000 80aa 	beq.w	800ac08 <_dtoa_r+0x518>
 800aab4:	9b00      	ldr	r3, [sp, #0]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	dd37      	ble.n	800ab2a <_dtoa_r+0x43a>
 800aaba:	1e7b      	subs	r3, r7, #1
 800aabc:	9304      	str	r3, [sp, #16]
 800aabe:	4620      	mov	r0, r4
 800aac0:	4b7d      	ldr	r3, [pc, #500]	@ (800acb8 <_dtoa_r+0x5c8>)
 800aac2:	2200      	movs	r2, #0
 800aac4:	4629      	mov	r1, r5
 800aac6:	f7f5 fdb7 	bl	8000638 <__aeabi_dmul>
 800aaca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aace:	9c00      	ldr	r4, [sp, #0]
 800aad0:	3601      	adds	r6, #1
 800aad2:	4630      	mov	r0, r6
 800aad4:	f7f5 fd46 	bl	8000564 <__aeabi_i2d>
 800aad8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aadc:	f7f5 fdac 	bl	8000638 <__aeabi_dmul>
 800aae0:	4b76      	ldr	r3, [pc, #472]	@ (800acbc <_dtoa_r+0x5cc>)
 800aae2:	2200      	movs	r2, #0
 800aae4:	f7f5 fbf2 	bl	80002cc <__adddf3>
 800aae8:	4605      	mov	r5, r0
 800aaea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800aaee:	2c00      	cmp	r4, #0
 800aaf0:	f040 808d 	bne.w	800ac0e <_dtoa_r+0x51e>
 800aaf4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aaf8:	4b71      	ldr	r3, [pc, #452]	@ (800acc0 <_dtoa_r+0x5d0>)
 800aafa:	2200      	movs	r2, #0
 800aafc:	f7f5 fbe4 	bl	80002c8 <__aeabi_dsub>
 800ab00:	4602      	mov	r2, r0
 800ab02:	460b      	mov	r3, r1
 800ab04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ab08:	462a      	mov	r2, r5
 800ab0a:	4633      	mov	r3, r6
 800ab0c:	f7f6 f824 	bl	8000b58 <__aeabi_dcmpgt>
 800ab10:	2800      	cmp	r0, #0
 800ab12:	f040 828b 	bne.w	800b02c <_dtoa_r+0x93c>
 800ab16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab1a:	462a      	mov	r2, r5
 800ab1c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ab20:	f7f5 fffc 	bl	8000b1c <__aeabi_dcmplt>
 800ab24:	2800      	cmp	r0, #0
 800ab26:	f040 8128 	bne.w	800ad7a <_dtoa_r+0x68a>
 800ab2a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ab2e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ab32:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	f2c0 815a 	blt.w	800adee <_dtoa_r+0x6fe>
 800ab3a:	2f0e      	cmp	r7, #14
 800ab3c:	f300 8157 	bgt.w	800adee <_dtoa_r+0x6fe>
 800ab40:	4b5a      	ldr	r3, [pc, #360]	@ (800acac <_dtoa_r+0x5bc>)
 800ab42:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ab46:	ed93 7b00 	vldr	d7, [r3]
 800ab4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	ed8d 7b00 	vstr	d7, [sp]
 800ab52:	da03      	bge.n	800ab5c <_dtoa_r+0x46c>
 800ab54:	9b07      	ldr	r3, [sp, #28]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	f340 8101 	ble.w	800ad5e <_dtoa_r+0x66e>
 800ab5c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ab60:	4656      	mov	r6, sl
 800ab62:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab66:	4620      	mov	r0, r4
 800ab68:	4629      	mov	r1, r5
 800ab6a:	f7f5 fe8f 	bl	800088c <__aeabi_ddiv>
 800ab6e:	f7f6 f813 	bl	8000b98 <__aeabi_d2iz>
 800ab72:	4680      	mov	r8, r0
 800ab74:	f7f5 fcf6 	bl	8000564 <__aeabi_i2d>
 800ab78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab7c:	f7f5 fd5c 	bl	8000638 <__aeabi_dmul>
 800ab80:	4602      	mov	r2, r0
 800ab82:	460b      	mov	r3, r1
 800ab84:	4620      	mov	r0, r4
 800ab86:	4629      	mov	r1, r5
 800ab88:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ab8c:	f7f5 fb9c 	bl	80002c8 <__aeabi_dsub>
 800ab90:	f806 4b01 	strb.w	r4, [r6], #1
 800ab94:	9d07      	ldr	r5, [sp, #28]
 800ab96:	eba6 040a 	sub.w	r4, r6, sl
 800ab9a:	42a5      	cmp	r5, r4
 800ab9c:	4602      	mov	r2, r0
 800ab9e:	460b      	mov	r3, r1
 800aba0:	f040 8117 	bne.w	800add2 <_dtoa_r+0x6e2>
 800aba4:	f7f5 fb92 	bl	80002cc <__adddf3>
 800aba8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abac:	4604      	mov	r4, r0
 800abae:	460d      	mov	r5, r1
 800abb0:	f7f5 ffd2 	bl	8000b58 <__aeabi_dcmpgt>
 800abb4:	2800      	cmp	r0, #0
 800abb6:	f040 80f9 	bne.w	800adac <_dtoa_r+0x6bc>
 800abba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abbe:	4620      	mov	r0, r4
 800abc0:	4629      	mov	r1, r5
 800abc2:	f7f5 ffa1 	bl	8000b08 <__aeabi_dcmpeq>
 800abc6:	b118      	cbz	r0, 800abd0 <_dtoa_r+0x4e0>
 800abc8:	f018 0f01 	tst.w	r8, #1
 800abcc:	f040 80ee 	bne.w	800adac <_dtoa_r+0x6bc>
 800abd0:	4649      	mov	r1, r9
 800abd2:	4658      	mov	r0, fp
 800abd4:	f000 fc90 	bl	800b4f8 <_Bfree>
 800abd8:	2300      	movs	r3, #0
 800abda:	7033      	strb	r3, [r6, #0]
 800abdc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800abde:	3701      	adds	r7, #1
 800abe0:	601f      	str	r7, [r3, #0]
 800abe2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	f000 831d 	beq.w	800b224 <_dtoa_r+0xb34>
 800abea:	601e      	str	r6, [r3, #0]
 800abec:	e31a      	b.n	800b224 <_dtoa_r+0xb34>
 800abee:	07e2      	lsls	r2, r4, #31
 800abf0:	d505      	bpl.n	800abfe <_dtoa_r+0x50e>
 800abf2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800abf6:	f7f5 fd1f 	bl	8000638 <__aeabi_dmul>
 800abfa:	3601      	adds	r6, #1
 800abfc:	2301      	movs	r3, #1
 800abfe:	1064      	asrs	r4, r4, #1
 800ac00:	3508      	adds	r5, #8
 800ac02:	e73f      	b.n	800aa84 <_dtoa_r+0x394>
 800ac04:	2602      	movs	r6, #2
 800ac06:	e742      	b.n	800aa8e <_dtoa_r+0x39e>
 800ac08:	9c07      	ldr	r4, [sp, #28]
 800ac0a:	9704      	str	r7, [sp, #16]
 800ac0c:	e761      	b.n	800aad2 <_dtoa_r+0x3e2>
 800ac0e:	4b27      	ldr	r3, [pc, #156]	@ (800acac <_dtoa_r+0x5bc>)
 800ac10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ac12:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ac16:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ac1a:	4454      	add	r4, sl
 800ac1c:	2900      	cmp	r1, #0
 800ac1e:	d053      	beq.n	800acc8 <_dtoa_r+0x5d8>
 800ac20:	4928      	ldr	r1, [pc, #160]	@ (800acc4 <_dtoa_r+0x5d4>)
 800ac22:	2000      	movs	r0, #0
 800ac24:	f7f5 fe32 	bl	800088c <__aeabi_ddiv>
 800ac28:	4633      	mov	r3, r6
 800ac2a:	462a      	mov	r2, r5
 800ac2c:	f7f5 fb4c 	bl	80002c8 <__aeabi_dsub>
 800ac30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac34:	4656      	mov	r6, sl
 800ac36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac3a:	f7f5 ffad 	bl	8000b98 <__aeabi_d2iz>
 800ac3e:	4605      	mov	r5, r0
 800ac40:	f7f5 fc90 	bl	8000564 <__aeabi_i2d>
 800ac44:	4602      	mov	r2, r0
 800ac46:	460b      	mov	r3, r1
 800ac48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac4c:	f7f5 fb3c 	bl	80002c8 <__aeabi_dsub>
 800ac50:	3530      	adds	r5, #48	@ 0x30
 800ac52:	4602      	mov	r2, r0
 800ac54:	460b      	mov	r3, r1
 800ac56:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ac5a:	f806 5b01 	strb.w	r5, [r6], #1
 800ac5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ac62:	f7f5 ff5b 	bl	8000b1c <__aeabi_dcmplt>
 800ac66:	2800      	cmp	r0, #0
 800ac68:	d171      	bne.n	800ad4e <_dtoa_r+0x65e>
 800ac6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac6e:	4911      	ldr	r1, [pc, #68]	@ (800acb4 <_dtoa_r+0x5c4>)
 800ac70:	2000      	movs	r0, #0
 800ac72:	f7f5 fb29 	bl	80002c8 <__aeabi_dsub>
 800ac76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ac7a:	f7f5 ff4f 	bl	8000b1c <__aeabi_dcmplt>
 800ac7e:	2800      	cmp	r0, #0
 800ac80:	f040 8095 	bne.w	800adae <_dtoa_r+0x6be>
 800ac84:	42a6      	cmp	r6, r4
 800ac86:	f43f af50 	beq.w	800ab2a <_dtoa_r+0x43a>
 800ac8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ac8e:	4b0a      	ldr	r3, [pc, #40]	@ (800acb8 <_dtoa_r+0x5c8>)
 800ac90:	2200      	movs	r2, #0
 800ac92:	f7f5 fcd1 	bl	8000638 <__aeabi_dmul>
 800ac96:	4b08      	ldr	r3, [pc, #32]	@ (800acb8 <_dtoa_r+0x5c8>)
 800ac98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aca2:	f7f5 fcc9 	bl	8000638 <__aeabi_dmul>
 800aca6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acaa:	e7c4      	b.n	800ac36 <_dtoa_r+0x546>
 800acac:	08020698 	.word	0x08020698
 800acb0:	08020670 	.word	0x08020670
 800acb4:	3ff00000 	.word	0x3ff00000
 800acb8:	40240000 	.word	0x40240000
 800acbc:	401c0000 	.word	0x401c0000
 800acc0:	40140000 	.word	0x40140000
 800acc4:	3fe00000 	.word	0x3fe00000
 800acc8:	4631      	mov	r1, r6
 800acca:	4628      	mov	r0, r5
 800accc:	f7f5 fcb4 	bl	8000638 <__aeabi_dmul>
 800acd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800acd4:	9415      	str	r4, [sp, #84]	@ 0x54
 800acd6:	4656      	mov	r6, sl
 800acd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acdc:	f7f5 ff5c 	bl	8000b98 <__aeabi_d2iz>
 800ace0:	4605      	mov	r5, r0
 800ace2:	f7f5 fc3f 	bl	8000564 <__aeabi_i2d>
 800ace6:	4602      	mov	r2, r0
 800ace8:	460b      	mov	r3, r1
 800acea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acee:	f7f5 faeb 	bl	80002c8 <__aeabi_dsub>
 800acf2:	3530      	adds	r5, #48	@ 0x30
 800acf4:	f806 5b01 	strb.w	r5, [r6], #1
 800acf8:	4602      	mov	r2, r0
 800acfa:	460b      	mov	r3, r1
 800acfc:	42a6      	cmp	r6, r4
 800acfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ad02:	f04f 0200 	mov.w	r2, #0
 800ad06:	d124      	bne.n	800ad52 <_dtoa_r+0x662>
 800ad08:	4bac      	ldr	r3, [pc, #688]	@ (800afbc <_dtoa_r+0x8cc>)
 800ad0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ad0e:	f7f5 fadd 	bl	80002cc <__adddf3>
 800ad12:	4602      	mov	r2, r0
 800ad14:	460b      	mov	r3, r1
 800ad16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad1a:	f7f5 ff1d 	bl	8000b58 <__aeabi_dcmpgt>
 800ad1e:	2800      	cmp	r0, #0
 800ad20:	d145      	bne.n	800adae <_dtoa_r+0x6be>
 800ad22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ad26:	49a5      	ldr	r1, [pc, #660]	@ (800afbc <_dtoa_r+0x8cc>)
 800ad28:	2000      	movs	r0, #0
 800ad2a:	f7f5 facd 	bl	80002c8 <__aeabi_dsub>
 800ad2e:	4602      	mov	r2, r0
 800ad30:	460b      	mov	r3, r1
 800ad32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad36:	f7f5 fef1 	bl	8000b1c <__aeabi_dcmplt>
 800ad3a:	2800      	cmp	r0, #0
 800ad3c:	f43f aef5 	beq.w	800ab2a <_dtoa_r+0x43a>
 800ad40:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800ad42:	1e73      	subs	r3, r6, #1
 800ad44:	9315      	str	r3, [sp, #84]	@ 0x54
 800ad46:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ad4a:	2b30      	cmp	r3, #48	@ 0x30
 800ad4c:	d0f8      	beq.n	800ad40 <_dtoa_r+0x650>
 800ad4e:	9f04      	ldr	r7, [sp, #16]
 800ad50:	e73e      	b.n	800abd0 <_dtoa_r+0x4e0>
 800ad52:	4b9b      	ldr	r3, [pc, #620]	@ (800afc0 <_dtoa_r+0x8d0>)
 800ad54:	f7f5 fc70 	bl	8000638 <__aeabi_dmul>
 800ad58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad5c:	e7bc      	b.n	800acd8 <_dtoa_r+0x5e8>
 800ad5e:	d10c      	bne.n	800ad7a <_dtoa_r+0x68a>
 800ad60:	4b98      	ldr	r3, [pc, #608]	@ (800afc4 <_dtoa_r+0x8d4>)
 800ad62:	2200      	movs	r2, #0
 800ad64:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ad68:	f7f5 fc66 	bl	8000638 <__aeabi_dmul>
 800ad6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad70:	f7f5 fee8 	bl	8000b44 <__aeabi_dcmpge>
 800ad74:	2800      	cmp	r0, #0
 800ad76:	f000 8157 	beq.w	800b028 <_dtoa_r+0x938>
 800ad7a:	2400      	movs	r4, #0
 800ad7c:	4625      	mov	r5, r4
 800ad7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ad80:	43db      	mvns	r3, r3
 800ad82:	9304      	str	r3, [sp, #16]
 800ad84:	4656      	mov	r6, sl
 800ad86:	2700      	movs	r7, #0
 800ad88:	4621      	mov	r1, r4
 800ad8a:	4658      	mov	r0, fp
 800ad8c:	f000 fbb4 	bl	800b4f8 <_Bfree>
 800ad90:	2d00      	cmp	r5, #0
 800ad92:	d0dc      	beq.n	800ad4e <_dtoa_r+0x65e>
 800ad94:	b12f      	cbz	r7, 800ada2 <_dtoa_r+0x6b2>
 800ad96:	42af      	cmp	r7, r5
 800ad98:	d003      	beq.n	800ada2 <_dtoa_r+0x6b2>
 800ad9a:	4639      	mov	r1, r7
 800ad9c:	4658      	mov	r0, fp
 800ad9e:	f000 fbab 	bl	800b4f8 <_Bfree>
 800ada2:	4629      	mov	r1, r5
 800ada4:	4658      	mov	r0, fp
 800ada6:	f000 fba7 	bl	800b4f8 <_Bfree>
 800adaa:	e7d0      	b.n	800ad4e <_dtoa_r+0x65e>
 800adac:	9704      	str	r7, [sp, #16]
 800adae:	4633      	mov	r3, r6
 800adb0:	461e      	mov	r6, r3
 800adb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adb6:	2a39      	cmp	r2, #57	@ 0x39
 800adb8:	d107      	bne.n	800adca <_dtoa_r+0x6da>
 800adba:	459a      	cmp	sl, r3
 800adbc:	d1f8      	bne.n	800adb0 <_dtoa_r+0x6c0>
 800adbe:	9a04      	ldr	r2, [sp, #16]
 800adc0:	3201      	adds	r2, #1
 800adc2:	9204      	str	r2, [sp, #16]
 800adc4:	2230      	movs	r2, #48	@ 0x30
 800adc6:	f88a 2000 	strb.w	r2, [sl]
 800adca:	781a      	ldrb	r2, [r3, #0]
 800adcc:	3201      	adds	r2, #1
 800adce:	701a      	strb	r2, [r3, #0]
 800add0:	e7bd      	b.n	800ad4e <_dtoa_r+0x65e>
 800add2:	4b7b      	ldr	r3, [pc, #492]	@ (800afc0 <_dtoa_r+0x8d0>)
 800add4:	2200      	movs	r2, #0
 800add6:	f7f5 fc2f 	bl	8000638 <__aeabi_dmul>
 800adda:	2200      	movs	r2, #0
 800addc:	2300      	movs	r3, #0
 800adde:	4604      	mov	r4, r0
 800ade0:	460d      	mov	r5, r1
 800ade2:	f7f5 fe91 	bl	8000b08 <__aeabi_dcmpeq>
 800ade6:	2800      	cmp	r0, #0
 800ade8:	f43f aebb 	beq.w	800ab62 <_dtoa_r+0x472>
 800adec:	e6f0      	b.n	800abd0 <_dtoa_r+0x4e0>
 800adee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800adf0:	2a00      	cmp	r2, #0
 800adf2:	f000 80db 	beq.w	800afac <_dtoa_r+0x8bc>
 800adf6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800adf8:	2a01      	cmp	r2, #1
 800adfa:	f300 80bf 	bgt.w	800af7c <_dtoa_r+0x88c>
 800adfe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ae00:	2a00      	cmp	r2, #0
 800ae02:	f000 80b7 	beq.w	800af74 <_dtoa_r+0x884>
 800ae06:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ae0a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ae0c:	4646      	mov	r6, r8
 800ae0e:	9a08      	ldr	r2, [sp, #32]
 800ae10:	2101      	movs	r1, #1
 800ae12:	441a      	add	r2, r3
 800ae14:	4658      	mov	r0, fp
 800ae16:	4498      	add	r8, r3
 800ae18:	9208      	str	r2, [sp, #32]
 800ae1a:	f000 fc21 	bl	800b660 <__i2b>
 800ae1e:	4605      	mov	r5, r0
 800ae20:	b15e      	cbz	r6, 800ae3a <_dtoa_r+0x74a>
 800ae22:	9b08      	ldr	r3, [sp, #32]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	dd08      	ble.n	800ae3a <_dtoa_r+0x74a>
 800ae28:	42b3      	cmp	r3, r6
 800ae2a:	9a08      	ldr	r2, [sp, #32]
 800ae2c:	bfa8      	it	ge
 800ae2e:	4633      	movge	r3, r6
 800ae30:	eba8 0803 	sub.w	r8, r8, r3
 800ae34:	1af6      	subs	r6, r6, r3
 800ae36:	1ad3      	subs	r3, r2, r3
 800ae38:	9308      	str	r3, [sp, #32]
 800ae3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae3c:	b1f3      	cbz	r3, 800ae7c <_dtoa_r+0x78c>
 800ae3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	f000 80b7 	beq.w	800afb4 <_dtoa_r+0x8c4>
 800ae46:	b18c      	cbz	r4, 800ae6c <_dtoa_r+0x77c>
 800ae48:	4629      	mov	r1, r5
 800ae4a:	4622      	mov	r2, r4
 800ae4c:	4658      	mov	r0, fp
 800ae4e:	f000 fcc7 	bl	800b7e0 <__pow5mult>
 800ae52:	464a      	mov	r2, r9
 800ae54:	4601      	mov	r1, r0
 800ae56:	4605      	mov	r5, r0
 800ae58:	4658      	mov	r0, fp
 800ae5a:	f000 fc17 	bl	800b68c <__multiply>
 800ae5e:	4649      	mov	r1, r9
 800ae60:	9004      	str	r0, [sp, #16]
 800ae62:	4658      	mov	r0, fp
 800ae64:	f000 fb48 	bl	800b4f8 <_Bfree>
 800ae68:	9b04      	ldr	r3, [sp, #16]
 800ae6a:	4699      	mov	r9, r3
 800ae6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae6e:	1b1a      	subs	r2, r3, r4
 800ae70:	d004      	beq.n	800ae7c <_dtoa_r+0x78c>
 800ae72:	4649      	mov	r1, r9
 800ae74:	4658      	mov	r0, fp
 800ae76:	f000 fcb3 	bl	800b7e0 <__pow5mult>
 800ae7a:	4681      	mov	r9, r0
 800ae7c:	2101      	movs	r1, #1
 800ae7e:	4658      	mov	r0, fp
 800ae80:	f000 fbee 	bl	800b660 <__i2b>
 800ae84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae86:	4604      	mov	r4, r0
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	f000 81cf 	beq.w	800b22c <_dtoa_r+0xb3c>
 800ae8e:	461a      	mov	r2, r3
 800ae90:	4601      	mov	r1, r0
 800ae92:	4658      	mov	r0, fp
 800ae94:	f000 fca4 	bl	800b7e0 <__pow5mult>
 800ae98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae9a:	2b01      	cmp	r3, #1
 800ae9c:	4604      	mov	r4, r0
 800ae9e:	f300 8095 	bgt.w	800afcc <_dtoa_r+0x8dc>
 800aea2:	9b02      	ldr	r3, [sp, #8]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	f040 8087 	bne.w	800afb8 <_dtoa_r+0x8c8>
 800aeaa:	9b03      	ldr	r3, [sp, #12]
 800aeac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	f040 8089 	bne.w	800afc8 <_dtoa_r+0x8d8>
 800aeb6:	9b03      	ldr	r3, [sp, #12]
 800aeb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aebc:	0d1b      	lsrs	r3, r3, #20
 800aebe:	051b      	lsls	r3, r3, #20
 800aec0:	b12b      	cbz	r3, 800aece <_dtoa_r+0x7de>
 800aec2:	9b08      	ldr	r3, [sp, #32]
 800aec4:	3301      	adds	r3, #1
 800aec6:	9308      	str	r3, [sp, #32]
 800aec8:	f108 0801 	add.w	r8, r8, #1
 800aecc:	2301      	movs	r3, #1
 800aece:	930a      	str	r3, [sp, #40]	@ 0x28
 800aed0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	f000 81b0 	beq.w	800b238 <_dtoa_r+0xb48>
 800aed8:	6923      	ldr	r3, [r4, #16]
 800aeda:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aede:	6918      	ldr	r0, [r3, #16]
 800aee0:	f000 fb72 	bl	800b5c8 <__hi0bits>
 800aee4:	f1c0 0020 	rsb	r0, r0, #32
 800aee8:	9b08      	ldr	r3, [sp, #32]
 800aeea:	4418      	add	r0, r3
 800aeec:	f010 001f 	ands.w	r0, r0, #31
 800aef0:	d077      	beq.n	800afe2 <_dtoa_r+0x8f2>
 800aef2:	f1c0 0320 	rsb	r3, r0, #32
 800aef6:	2b04      	cmp	r3, #4
 800aef8:	dd6b      	ble.n	800afd2 <_dtoa_r+0x8e2>
 800aefa:	9b08      	ldr	r3, [sp, #32]
 800aefc:	f1c0 001c 	rsb	r0, r0, #28
 800af00:	4403      	add	r3, r0
 800af02:	4480      	add	r8, r0
 800af04:	4406      	add	r6, r0
 800af06:	9308      	str	r3, [sp, #32]
 800af08:	f1b8 0f00 	cmp.w	r8, #0
 800af0c:	dd05      	ble.n	800af1a <_dtoa_r+0x82a>
 800af0e:	4649      	mov	r1, r9
 800af10:	4642      	mov	r2, r8
 800af12:	4658      	mov	r0, fp
 800af14:	f000 fcbe 	bl	800b894 <__lshift>
 800af18:	4681      	mov	r9, r0
 800af1a:	9b08      	ldr	r3, [sp, #32]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	dd05      	ble.n	800af2c <_dtoa_r+0x83c>
 800af20:	4621      	mov	r1, r4
 800af22:	461a      	mov	r2, r3
 800af24:	4658      	mov	r0, fp
 800af26:	f000 fcb5 	bl	800b894 <__lshift>
 800af2a:	4604      	mov	r4, r0
 800af2c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d059      	beq.n	800afe6 <_dtoa_r+0x8f6>
 800af32:	4621      	mov	r1, r4
 800af34:	4648      	mov	r0, r9
 800af36:	f000 fd19 	bl	800b96c <__mcmp>
 800af3a:	2800      	cmp	r0, #0
 800af3c:	da53      	bge.n	800afe6 <_dtoa_r+0x8f6>
 800af3e:	1e7b      	subs	r3, r7, #1
 800af40:	9304      	str	r3, [sp, #16]
 800af42:	4649      	mov	r1, r9
 800af44:	2300      	movs	r3, #0
 800af46:	220a      	movs	r2, #10
 800af48:	4658      	mov	r0, fp
 800af4a:	f000 faf7 	bl	800b53c <__multadd>
 800af4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af50:	4681      	mov	r9, r0
 800af52:	2b00      	cmp	r3, #0
 800af54:	f000 8172 	beq.w	800b23c <_dtoa_r+0xb4c>
 800af58:	2300      	movs	r3, #0
 800af5a:	4629      	mov	r1, r5
 800af5c:	220a      	movs	r2, #10
 800af5e:	4658      	mov	r0, fp
 800af60:	f000 faec 	bl	800b53c <__multadd>
 800af64:	9b00      	ldr	r3, [sp, #0]
 800af66:	2b00      	cmp	r3, #0
 800af68:	4605      	mov	r5, r0
 800af6a:	dc67      	bgt.n	800b03c <_dtoa_r+0x94c>
 800af6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af6e:	2b02      	cmp	r3, #2
 800af70:	dc41      	bgt.n	800aff6 <_dtoa_r+0x906>
 800af72:	e063      	b.n	800b03c <_dtoa_r+0x94c>
 800af74:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800af76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800af7a:	e746      	b.n	800ae0a <_dtoa_r+0x71a>
 800af7c:	9b07      	ldr	r3, [sp, #28]
 800af7e:	1e5c      	subs	r4, r3, #1
 800af80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af82:	42a3      	cmp	r3, r4
 800af84:	bfbf      	itttt	lt
 800af86:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800af88:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800af8a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800af8c:	1ae3      	sublt	r3, r4, r3
 800af8e:	bfb4      	ite	lt
 800af90:	18d2      	addlt	r2, r2, r3
 800af92:	1b1c      	subge	r4, r3, r4
 800af94:	9b07      	ldr	r3, [sp, #28]
 800af96:	bfbc      	itt	lt
 800af98:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800af9a:	2400      	movlt	r4, #0
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	bfb5      	itete	lt
 800afa0:	eba8 0603 	sublt.w	r6, r8, r3
 800afa4:	9b07      	ldrge	r3, [sp, #28]
 800afa6:	2300      	movlt	r3, #0
 800afa8:	4646      	movge	r6, r8
 800afaa:	e730      	b.n	800ae0e <_dtoa_r+0x71e>
 800afac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800afae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800afb0:	4646      	mov	r6, r8
 800afb2:	e735      	b.n	800ae20 <_dtoa_r+0x730>
 800afb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800afb6:	e75c      	b.n	800ae72 <_dtoa_r+0x782>
 800afb8:	2300      	movs	r3, #0
 800afba:	e788      	b.n	800aece <_dtoa_r+0x7de>
 800afbc:	3fe00000 	.word	0x3fe00000
 800afc0:	40240000 	.word	0x40240000
 800afc4:	40140000 	.word	0x40140000
 800afc8:	9b02      	ldr	r3, [sp, #8]
 800afca:	e780      	b.n	800aece <_dtoa_r+0x7de>
 800afcc:	2300      	movs	r3, #0
 800afce:	930a      	str	r3, [sp, #40]	@ 0x28
 800afd0:	e782      	b.n	800aed8 <_dtoa_r+0x7e8>
 800afd2:	d099      	beq.n	800af08 <_dtoa_r+0x818>
 800afd4:	9a08      	ldr	r2, [sp, #32]
 800afd6:	331c      	adds	r3, #28
 800afd8:	441a      	add	r2, r3
 800afda:	4498      	add	r8, r3
 800afdc:	441e      	add	r6, r3
 800afde:	9208      	str	r2, [sp, #32]
 800afe0:	e792      	b.n	800af08 <_dtoa_r+0x818>
 800afe2:	4603      	mov	r3, r0
 800afe4:	e7f6      	b.n	800afd4 <_dtoa_r+0x8e4>
 800afe6:	9b07      	ldr	r3, [sp, #28]
 800afe8:	9704      	str	r7, [sp, #16]
 800afea:	2b00      	cmp	r3, #0
 800afec:	dc20      	bgt.n	800b030 <_dtoa_r+0x940>
 800afee:	9300      	str	r3, [sp, #0]
 800aff0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aff2:	2b02      	cmp	r3, #2
 800aff4:	dd1e      	ble.n	800b034 <_dtoa_r+0x944>
 800aff6:	9b00      	ldr	r3, [sp, #0]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	f47f aec0 	bne.w	800ad7e <_dtoa_r+0x68e>
 800affe:	4621      	mov	r1, r4
 800b000:	2205      	movs	r2, #5
 800b002:	4658      	mov	r0, fp
 800b004:	f000 fa9a 	bl	800b53c <__multadd>
 800b008:	4601      	mov	r1, r0
 800b00a:	4604      	mov	r4, r0
 800b00c:	4648      	mov	r0, r9
 800b00e:	f000 fcad 	bl	800b96c <__mcmp>
 800b012:	2800      	cmp	r0, #0
 800b014:	f77f aeb3 	ble.w	800ad7e <_dtoa_r+0x68e>
 800b018:	4656      	mov	r6, sl
 800b01a:	2331      	movs	r3, #49	@ 0x31
 800b01c:	f806 3b01 	strb.w	r3, [r6], #1
 800b020:	9b04      	ldr	r3, [sp, #16]
 800b022:	3301      	adds	r3, #1
 800b024:	9304      	str	r3, [sp, #16]
 800b026:	e6ae      	b.n	800ad86 <_dtoa_r+0x696>
 800b028:	9c07      	ldr	r4, [sp, #28]
 800b02a:	9704      	str	r7, [sp, #16]
 800b02c:	4625      	mov	r5, r4
 800b02e:	e7f3      	b.n	800b018 <_dtoa_r+0x928>
 800b030:	9b07      	ldr	r3, [sp, #28]
 800b032:	9300      	str	r3, [sp, #0]
 800b034:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b036:	2b00      	cmp	r3, #0
 800b038:	f000 8104 	beq.w	800b244 <_dtoa_r+0xb54>
 800b03c:	2e00      	cmp	r6, #0
 800b03e:	dd05      	ble.n	800b04c <_dtoa_r+0x95c>
 800b040:	4629      	mov	r1, r5
 800b042:	4632      	mov	r2, r6
 800b044:	4658      	mov	r0, fp
 800b046:	f000 fc25 	bl	800b894 <__lshift>
 800b04a:	4605      	mov	r5, r0
 800b04c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d05a      	beq.n	800b108 <_dtoa_r+0xa18>
 800b052:	6869      	ldr	r1, [r5, #4]
 800b054:	4658      	mov	r0, fp
 800b056:	f000 fa0f 	bl	800b478 <_Balloc>
 800b05a:	4606      	mov	r6, r0
 800b05c:	b928      	cbnz	r0, 800b06a <_dtoa_r+0x97a>
 800b05e:	4b84      	ldr	r3, [pc, #528]	@ (800b270 <_dtoa_r+0xb80>)
 800b060:	4602      	mov	r2, r0
 800b062:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b066:	f7ff bb5a 	b.w	800a71e <_dtoa_r+0x2e>
 800b06a:	692a      	ldr	r2, [r5, #16]
 800b06c:	3202      	adds	r2, #2
 800b06e:	0092      	lsls	r2, r2, #2
 800b070:	f105 010c 	add.w	r1, r5, #12
 800b074:	300c      	adds	r0, #12
 800b076:	f000 ffaf 	bl	800bfd8 <memcpy>
 800b07a:	2201      	movs	r2, #1
 800b07c:	4631      	mov	r1, r6
 800b07e:	4658      	mov	r0, fp
 800b080:	f000 fc08 	bl	800b894 <__lshift>
 800b084:	f10a 0301 	add.w	r3, sl, #1
 800b088:	9307      	str	r3, [sp, #28]
 800b08a:	9b00      	ldr	r3, [sp, #0]
 800b08c:	4453      	add	r3, sl
 800b08e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b090:	9b02      	ldr	r3, [sp, #8]
 800b092:	f003 0301 	and.w	r3, r3, #1
 800b096:	462f      	mov	r7, r5
 800b098:	930a      	str	r3, [sp, #40]	@ 0x28
 800b09a:	4605      	mov	r5, r0
 800b09c:	9b07      	ldr	r3, [sp, #28]
 800b09e:	4621      	mov	r1, r4
 800b0a0:	3b01      	subs	r3, #1
 800b0a2:	4648      	mov	r0, r9
 800b0a4:	9300      	str	r3, [sp, #0]
 800b0a6:	f7ff fa9a 	bl	800a5de <quorem>
 800b0aa:	4639      	mov	r1, r7
 800b0ac:	9002      	str	r0, [sp, #8]
 800b0ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b0b2:	4648      	mov	r0, r9
 800b0b4:	f000 fc5a 	bl	800b96c <__mcmp>
 800b0b8:	462a      	mov	r2, r5
 800b0ba:	9008      	str	r0, [sp, #32]
 800b0bc:	4621      	mov	r1, r4
 800b0be:	4658      	mov	r0, fp
 800b0c0:	f000 fc70 	bl	800b9a4 <__mdiff>
 800b0c4:	68c2      	ldr	r2, [r0, #12]
 800b0c6:	4606      	mov	r6, r0
 800b0c8:	bb02      	cbnz	r2, 800b10c <_dtoa_r+0xa1c>
 800b0ca:	4601      	mov	r1, r0
 800b0cc:	4648      	mov	r0, r9
 800b0ce:	f000 fc4d 	bl	800b96c <__mcmp>
 800b0d2:	4602      	mov	r2, r0
 800b0d4:	4631      	mov	r1, r6
 800b0d6:	4658      	mov	r0, fp
 800b0d8:	920e      	str	r2, [sp, #56]	@ 0x38
 800b0da:	f000 fa0d 	bl	800b4f8 <_Bfree>
 800b0de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b0e2:	9e07      	ldr	r6, [sp, #28]
 800b0e4:	ea43 0102 	orr.w	r1, r3, r2
 800b0e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0ea:	4319      	orrs	r1, r3
 800b0ec:	d110      	bne.n	800b110 <_dtoa_r+0xa20>
 800b0ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b0f2:	d029      	beq.n	800b148 <_dtoa_r+0xa58>
 800b0f4:	9b08      	ldr	r3, [sp, #32]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	dd02      	ble.n	800b100 <_dtoa_r+0xa10>
 800b0fa:	9b02      	ldr	r3, [sp, #8]
 800b0fc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b100:	9b00      	ldr	r3, [sp, #0]
 800b102:	f883 8000 	strb.w	r8, [r3]
 800b106:	e63f      	b.n	800ad88 <_dtoa_r+0x698>
 800b108:	4628      	mov	r0, r5
 800b10a:	e7bb      	b.n	800b084 <_dtoa_r+0x994>
 800b10c:	2201      	movs	r2, #1
 800b10e:	e7e1      	b.n	800b0d4 <_dtoa_r+0x9e4>
 800b110:	9b08      	ldr	r3, [sp, #32]
 800b112:	2b00      	cmp	r3, #0
 800b114:	db04      	blt.n	800b120 <_dtoa_r+0xa30>
 800b116:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b118:	430b      	orrs	r3, r1
 800b11a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b11c:	430b      	orrs	r3, r1
 800b11e:	d120      	bne.n	800b162 <_dtoa_r+0xa72>
 800b120:	2a00      	cmp	r2, #0
 800b122:	dded      	ble.n	800b100 <_dtoa_r+0xa10>
 800b124:	4649      	mov	r1, r9
 800b126:	2201      	movs	r2, #1
 800b128:	4658      	mov	r0, fp
 800b12a:	f000 fbb3 	bl	800b894 <__lshift>
 800b12e:	4621      	mov	r1, r4
 800b130:	4681      	mov	r9, r0
 800b132:	f000 fc1b 	bl	800b96c <__mcmp>
 800b136:	2800      	cmp	r0, #0
 800b138:	dc03      	bgt.n	800b142 <_dtoa_r+0xa52>
 800b13a:	d1e1      	bne.n	800b100 <_dtoa_r+0xa10>
 800b13c:	f018 0f01 	tst.w	r8, #1
 800b140:	d0de      	beq.n	800b100 <_dtoa_r+0xa10>
 800b142:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b146:	d1d8      	bne.n	800b0fa <_dtoa_r+0xa0a>
 800b148:	9a00      	ldr	r2, [sp, #0]
 800b14a:	2339      	movs	r3, #57	@ 0x39
 800b14c:	7013      	strb	r3, [r2, #0]
 800b14e:	4633      	mov	r3, r6
 800b150:	461e      	mov	r6, r3
 800b152:	3b01      	subs	r3, #1
 800b154:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b158:	2a39      	cmp	r2, #57	@ 0x39
 800b15a:	d052      	beq.n	800b202 <_dtoa_r+0xb12>
 800b15c:	3201      	adds	r2, #1
 800b15e:	701a      	strb	r2, [r3, #0]
 800b160:	e612      	b.n	800ad88 <_dtoa_r+0x698>
 800b162:	2a00      	cmp	r2, #0
 800b164:	dd07      	ble.n	800b176 <_dtoa_r+0xa86>
 800b166:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b16a:	d0ed      	beq.n	800b148 <_dtoa_r+0xa58>
 800b16c:	9a00      	ldr	r2, [sp, #0]
 800b16e:	f108 0301 	add.w	r3, r8, #1
 800b172:	7013      	strb	r3, [r2, #0]
 800b174:	e608      	b.n	800ad88 <_dtoa_r+0x698>
 800b176:	9b07      	ldr	r3, [sp, #28]
 800b178:	9a07      	ldr	r2, [sp, #28]
 800b17a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b17e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b180:	4293      	cmp	r3, r2
 800b182:	d028      	beq.n	800b1d6 <_dtoa_r+0xae6>
 800b184:	4649      	mov	r1, r9
 800b186:	2300      	movs	r3, #0
 800b188:	220a      	movs	r2, #10
 800b18a:	4658      	mov	r0, fp
 800b18c:	f000 f9d6 	bl	800b53c <__multadd>
 800b190:	42af      	cmp	r7, r5
 800b192:	4681      	mov	r9, r0
 800b194:	f04f 0300 	mov.w	r3, #0
 800b198:	f04f 020a 	mov.w	r2, #10
 800b19c:	4639      	mov	r1, r7
 800b19e:	4658      	mov	r0, fp
 800b1a0:	d107      	bne.n	800b1b2 <_dtoa_r+0xac2>
 800b1a2:	f000 f9cb 	bl	800b53c <__multadd>
 800b1a6:	4607      	mov	r7, r0
 800b1a8:	4605      	mov	r5, r0
 800b1aa:	9b07      	ldr	r3, [sp, #28]
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	9307      	str	r3, [sp, #28]
 800b1b0:	e774      	b.n	800b09c <_dtoa_r+0x9ac>
 800b1b2:	f000 f9c3 	bl	800b53c <__multadd>
 800b1b6:	4629      	mov	r1, r5
 800b1b8:	4607      	mov	r7, r0
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	220a      	movs	r2, #10
 800b1be:	4658      	mov	r0, fp
 800b1c0:	f000 f9bc 	bl	800b53c <__multadd>
 800b1c4:	4605      	mov	r5, r0
 800b1c6:	e7f0      	b.n	800b1aa <_dtoa_r+0xaba>
 800b1c8:	9b00      	ldr	r3, [sp, #0]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	bfcc      	ite	gt
 800b1ce:	461e      	movgt	r6, r3
 800b1d0:	2601      	movle	r6, #1
 800b1d2:	4456      	add	r6, sl
 800b1d4:	2700      	movs	r7, #0
 800b1d6:	4649      	mov	r1, r9
 800b1d8:	2201      	movs	r2, #1
 800b1da:	4658      	mov	r0, fp
 800b1dc:	f000 fb5a 	bl	800b894 <__lshift>
 800b1e0:	4621      	mov	r1, r4
 800b1e2:	4681      	mov	r9, r0
 800b1e4:	f000 fbc2 	bl	800b96c <__mcmp>
 800b1e8:	2800      	cmp	r0, #0
 800b1ea:	dcb0      	bgt.n	800b14e <_dtoa_r+0xa5e>
 800b1ec:	d102      	bne.n	800b1f4 <_dtoa_r+0xb04>
 800b1ee:	f018 0f01 	tst.w	r8, #1
 800b1f2:	d1ac      	bne.n	800b14e <_dtoa_r+0xa5e>
 800b1f4:	4633      	mov	r3, r6
 800b1f6:	461e      	mov	r6, r3
 800b1f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1fc:	2a30      	cmp	r2, #48	@ 0x30
 800b1fe:	d0fa      	beq.n	800b1f6 <_dtoa_r+0xb06>
 800b200:	e5c2      	b.n	800ad88 <_dtoa_r+0x698>
 800b202:	459a      	cmp	sl, r3
 800b204:	d1a4      	bne.n	800b150 <_dtoa_r+0xa60>
 800b206:	9b04      	ldr	r3, [sp, #16]
 800b208:	3301      	adds	r3, #1
 800b20a:	9304      	str	r3, [sp, #16]
 800b20c:	2331      	movs	r3, #49	@ 0x31
 800b20e:	f88a 3000 	strb.w	r3, [sl]
 800b212:	e5b9      	b.n	800ad88 <_dtoa_r+0x698>
 800b214:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b216:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b274 <_dtoa_r+0xb84>
 800b21a:	b11b      	cbz	r3, 800b224 <_dtoa_r+0xb34>
 800b21c:	f10a 0308 	add.w	r3, sl, #8
 800b220:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b222:	6013      	str	r3, [r2, #0]
 800b224:	4650      	mov	r0, sl
 800b226:	b019      	add	sp, #100	@ 0x64
 800b228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b22c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b22e:	2b01      	cmp	r3, #1
 800b230:	f77f ae37 	ble.w	800aea2 <_dtoa_r+0x7b2>
 800b234:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b236:	930a      	str	r3, [sp, #40]	@ 0x28
 800b238:	2001      	movs	r0, #1
 800b23a:	e655      	b.n	800aee8 <_dtoa_r+0x7f8>
 800b23c:	9b00      	ldr	r3, [sp, #0]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	f77f aed6 	ble.w	800aff0 <_dtoa_r+0x900>
 800b244:	4656      	mov	r6, sl
 800b246:	4621      	mov	r1, r4
 800b248:	4648      	mov	r0, r9
 800b24a:	f7ff f9c8 	bl	800a5de <quorem>
 800b24e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b252:	f806 8b01 	strb.w	r8, [r6], #1
 800b256:	9b00      	ldr	r3, [sp, #0]
 800b258:	eba6 020a 	sub.w	r2, r6, sl
 800b25c:	4293      	cmp	r3, r2
 800b25e:	ddb3      	ble.n	800b1c8 <_dtoa_r+0xad8>
 800b260:	4649      	mov	r1, r9
 800b262:	2300      	movs	r3, #0
 800b264:	220a      	movs	r2, #10
 800b266:	4658      	mov	r0, fp
 800b268:	f000 f968 	bl	800b53c <__multadd>
 800b26c:	4681      	mov	r9, r0
 800b26e:	e7ea      	b.n	800b246 <_dtoa_r+0xb56>
 800b270:	080205f8 	.word	0x080205f8
 800b274:	0802057c 	.word	0x0802057c

0800b278 <_free_r>:
 800b278:	b538      	push	{r3, r4, r5, lr}
 800b27a:	4605      	mov	r5, r0
 800b27c:	2900      	cmp	r1, #0
 800b27e:	d041      	beq.n	800b304 <_free_r+0x8c>
 800b280:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b284:	1f0c      	subs	r4, r1, #4
 800b286:	2b00      	cmp	r3, #0
 800b288:	bfb8      	it	lt
 800b28a:	18e4      	addlt	r4, r4, r3
 800b28c:	f000 f8e8 	bl	800b460 <__malloc_lock>
 800b290:	4a1d      	ldr	r2, [pc, #116]	@ (800b308 <_free_r+0x90>)
 800b292:	6813      	ldr	r3, [r2, #0]
 800b294:	b933      	cbnz	r3, 800b2a4 <_free_r+0x2c>
 800b296:	6063      	str	r3, [r4, #4]
 800b298:	6014      	str	r4, [r2, #0]
 800b29a:	4628      	mov	r0, r5
 800b29c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2a0:	f000 b8e4 	b.w	800b46c <__malloc_unlock>
 800b2a4:	42a3      	cmp	r3, r4
 800b2a6:	d908      	bls.n	800b2ba <_free_r+0x42>
 800b2a8:	6820      	ldr	r0, [r4, #0]
 800b2aa:	1821      	adds	r1, r4, r0
 800b2ac:	428b      	cmp	r3, r1
 800b2ae:	bf01      	itttt	eq
 800b2b0:	6819      	ldreq	r1, [r3, #0]
 800b2b2:	685b      	ldreq	r3, [r3, #4]
 800b2b4:	1809      	addeq	r1, r1, r0
 800b2b6:	6021      	streq	r1, [r4, #0]
 800b2b8:	e7ed      	b.n	800b296 <_free_r+0x1e>
 800b2ba:	461a      	mov	r2, r3
 800b2bc:	685b      	ldr	r3, [r3, #4]
 800b2be:	b10b      	cbz	r3, 800b2c4 <_free_r+0x4c>
 800b2c0:	42a3      	cmp	r3, r4
 800b2c2:	d9fa      	bls.n	800b2ba <_free_r+0x42>
 800b2c4:	6811      	ldr	r1, [r2, #0]
 800b2c6:	1850      	adds	r0, r2, r1
 800b2c8:	42a0      	cmp	r0, r4
 800b2ca:	d10b      	bne.n	800b2e4 <_free_r+0x6c>
 800b2cc:	6820      	ldr	r0, [r4, #0]
 800b2ce:	4401      	add	r1, r0
 800b2d0:	1850      	adds	r0, r2, r1
 800b2d2:	4283      	cmp	r3, r0
 800b2d4:	6011      	str	r1, [r2, #0]
 800b2d6:	d1e0      	bne.n	800b29a <_free_r+0x22>
 800b2d8:	6818      	ldr	r0, [r3, #0]
 800b2da:	685b      	ldr	r3, [r3, #4]
 800b2dc:	6053      	str	r3, [r2, #4]
 800b2de:	4408      	add	r0, r1
 800b2e0:	6010      	str	r0, [r2, #0]
 800b2e2:	e7da      	b.n	800b29a <_free_r+0x22>
 800b2e4:	d902      	bls.n	800b2ec <_free_r+0x74>
 800b2e6:	230c      	movs	r3, #12
 800b2e8:	602b      	str	r3, [r5, #0]
 800b2ea:	e7d6      	b.n	800b29a <_free_r+0x22>
 800b2ec:	6820      	ldr	r0, [r4, #0]
 800b2ee:	1821      	adds	r1, r4, r0
 800b2f0:	428b      	cmp	r3, r1
 800b2f2:	bf04      	itt	eq
 800b2f4:	6819      	ldreq	r1, [r3, #0]
 800b2f6:	685b      	ldreq	r3, [r3, #4]
 800b2f8:	6063      	str	r3, [r4, #4]
 800b2fa:	bf04      	itt	eq
 800b2fc:	1809      	addeq	r1, r1, r0
 800b2fe:	6021      	streq	r1, [r4, #0]
 800b300:	6054      	str	r4, [r2, #4]
 800b302:	e7ca      	b.n	800b29a <_free_r+0x22>
 800b304:	bd38      	pop	{r3, r4, r5, pc}
 800b306:	bf00      	nop
 800b308:	20018e74 	.word	0x20018e74

0800b30c <malloc>:
 800b30c:	4b02      	ldr	r3, [pc, #8]	@ (800b318 <malloc+0xc>)
 800b30e:	4601      	mov	r1, r0
 800b310:	6818      	ldr	r0, [r3, #0]
 800b312:	f000 b825 	b.w	800b360 <_malloc_r>
 800b316:	bf00      	nop
 800b318:	20000018 	.word	0x20000018

0800b31c <sbrk_aligned>:
 800b31c:	b570      	push	{r4, r5, r6, lr}
 800b31e:	4e0f      	ldr	r6, [pc, #60]	@ (800b35c <sbrk_aligned+0x40>)
 800b320:	460c      	mov	r4, r1
 800b322:	6831      	ldr	r1, [r6, #0]
 800b324:	4605      	mov	r5, r0
 800b326:	b911      	cbnz	r1, 800b32e <sbrk_aligned+0x12>
 800b328:	f000 fe46 	bl	800bfb8 <_sbrk_r>
 800b32c:	6030      	str	r0, [r6, #0]
 800b32e:	4621      	mov	r1, r4
 800b330:	4628      	mov	r0, r5
 800b332:	f000 fe41 	bl	800bfb8 <_sbrk_r>
 800b336:	1c43      	adds	r3, r0, #1
 800b338:	d103      	bne.n	800b342 <sbrk_aligned+0x26>
 800b33a:	f04f 34ff 	mov.w	r4, #4294967295
 800b33e:	4620      	mov	r0, r4
 800b340:	bd70      	pop	{r4, r5, r6, pc}
 800b342:	1cc4      	adds	r4, r0, #3
 800b344:	f024 0403 	bic.w	r4, r4, #3
 800b348:	42a0      	cmp	r0, r4
 800b34a:	d0f8      	beq.n	800b33e <sbrk_aligned+0x22>
 800b34c:	1a21      	subs	r1, r4, r0
 800b34e:	4628      	mov	r0, r5
 800b350:	f000 fe32 	bl	800bfb8 <_sbrk_r>
 800b354:	3001      	adds	r0, #1
 800b356:	d1f2      	bne.n	800b33e <sbrk_aligned+0x22>
 800b358:	e7ef      	b.n	800b33a <sbrk_aligned+0x1e>
 800b35a:	bf00      	nop
 800b35c:	20018e70 	.word	0x20018e70

0800b360 <_malloc_r>:
 800b360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b364:	1ccd      	adds	r5, r1, #3
 800b366:	f025 0503 	bic.w	r5, r5, #3
 800b36a:	3508      	adds	r5, #8
 800b36c:	2d0c      	cmp	r5, #12
 800b36e:	bf38      	it	cc
 800b370:	250c      	movcc	r5, #12
 800b372:	2d00      	cmp	r5, #0
 800b374:	4606      	mov	r6, r0
 800b376:	db01      	blt.n	800b37c <_malloc_r+0x1c>
 800b378:	42a9      	cmp	r1, r5
 800b37a:	d904      	bls.n	800b386 <_malloc_r+0x26>
 800b37c:	230c      	movs	r3, #12
 800b37e:	6033      	str	r3, [r6, #0]
 800b380:	2000      	movs	r0, #0
 800b382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b386:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b45c <_malloc_r+0xfc>
 800b38a:	f000 f869 	bl	800b460 <__malloc_lock>
 800b38e:	f8d8 3000 	ldr.w	r3, [r8]
 800b392:	461c      	mov	r4, r3
 800b394:	bb44      	cbnz	r4, 800b3e8 <_malloc_r+0x88>
 800b396:	4629      	mov	r1, r5
 800b398:	4630      	mov	r0, r6
 800b39a:	f7ff ffbf 	bl	800b31c <sbrk_aligned>
 800b39e:	1c43      	adds	r3, r0, #1
 800b3a0:	4604      	mov	r4, r0
 800b3a2:	d158      	bne.n	800b456 <_malloc_r+0xf6>
 800b3a4:	f8d8 4000 	ldr.w	r4, [r8]
 800b3a8:	4627      	mov	r7, r4
 800b3aa:	2f00      	cmp	r7, #0
 800b3ac:	d143      	bne.n	800b436 <_malloc_r+0xd6>
 800b3ae:	2c00      	cmp	r4, #0
 800b3b0:	d04b      	beq.n	800b44a <_malloc_r+0xea>
 800b3b2:	6823      	ldr	r3, [r4, #0]
 800b3b4:	4639      	mov	r1, r7
 800b3b6:	4630      	mov	r0, r6
 800b3b8:	eb04 0903 	add.w	r9, r4, r3
 800b3bc:	f000 fdfc 	bl	800bfb8 <_sbrk_r>
 800b3c0:	4581      	cmp	r9, r0
 800b3c2:	d142      	bne.n	800b44a <_malloc_r+0xea>
 800b3c4:	6821      	ldr	r1, [r4, #0]
 800b3c6:	1a6d      	subs	r5, r5, r1
 800b3c8:	4629      	mov	r1, r5
 800b3ca:	4630      	mov	r0, r6
 800b3cc:	f7ff ffa6 	bl	800b31c <sbrk_aligned>
 800b3d0:	3001      	adds	r0, #1
 800b3d2:	d03a      	beq.n	800b44a <_malloc_r+0xea>
 800b3d4:	6823      	ldr	r3, [r4, #0]
 800b3d6:	442b      	add	r3, r5
 800b3d8:	6023      	str	r3, [r4, #0]
 800b3da:	f8d8 3000 	ldr.w	r3, [r8]
 800b3de:	685a      	ldr	r2, [r3, #4]
 800b3e0:	bb62      	cbnz	r2, 800b43c <_malloc_r+0xdc>
 800b3e2:	f8c8 7000 	str.w	r7, [r8]
 800b3e6:	e00f      	b.n	800b408 <_malloc_r+0xa8>
 800b3e8:	6822      	ldr	r2, [r4, #0]
 800b3ea:	1b52      	subs	r2, r2, r5
 800b3ec:	d420      	bmi.n	800b430 <_malloc_r+0xd0>
 800b3ee:	2a0b      	cmp	r2, #11
 800b3f0:	d917      	bls.n	800b422 <_malloc_r+0xc2>
 800b3f2:	1961      	adds	r1, r4, r5
 800b3f4:	42a3      	cmp	r3, r4
 800b3f6:	6025      	str	r5, [r4, #0]
 800b3f8:	bf18      	it	ne
 800b3fa:	6059      	strne	r1, [r3, #4]
 800b3fc:	6863      	ldr	r3, [r4, #4]
 800b3fe:	bf08      	it	eq
 800b400:	f8c8 1000 	streq.w	r1, [r8]
 800b404:	5162      	str	r2, [r4, r5]
 800b406:	604b      	str	r3, [r1, #4]
 800b408:	4630      	mov	r0, r6
 800b40a:	f000 f82f 	bl	800b46c <__malloc_unlock>
 800b40e:	f104 000b 	add.w	r0, r4, #11
 800b412:	1d23      	adds	r3, r4, #4
 800b414:	f020 0007 	bic.w	r0, r0, #7
 800b418:	1ac2      	subs	r2, r0, r3
 800b41a:	bf1c      	itt	ne
 800b41c:	1a1b      	subne	r3, r3, r0
 800b41e:	50a3      	strne	r3, [r4, r2]
 800b420:	e7af      	b.n	800b382 <_malloc_r+0x22>
 800b422:	6862      	ldr	r2, [r4, #4]
 800b424:	42a3      	cmp	r3, r4
 800b426:	bf0c      	ite	eq
 800b428:	f8c8 2000 	streq.w	r2, [r8]
 800b42c:	605a      	strne	r2, [r3, #4]
 800b42e:	e7eb      	b.n	800b408 <_malloc_r+0xa8>
 800b430:	4623      	mov	r3, r4
 800b432:	6864      	ldr	r4, [r4, #4]
 800b434:	e7ae      	b.n	800b394 <_malloc_r+0x34>
 800b436:	463c      	mov	r4, r7
 800b438:	687f      	ldr	r7, [r7, #4]
 800b43a:	e7b6      	b.n	800b3aa <_malloc_r+0x4a>
 800b43c:	461a      	mov	r2, r3
 800b43e:	685b      	ldr	r3, [r3, #4]
 800b440:	42a3      	cmp	r3, r4
 800b442:	d1fb      	bne.n	800b43c <_malloc_r+0xdc>
 800b444:	2300      	movs	r3, #0
 800b446:	6053      	str	r3, [r2, #4]
 800b448:	e7de      	b.n	800b408 <_malloc_r+0xa8>
 800b44a:	230c      	movs	r3, #12
 800b44c:	6033      	str	r3, [r6, #0]
 800b44e:	4630      	mov	r0, r6
 800b450:	f000 f80c 	bl	800b46c <__malloc_unlock>
 800b454:	e794      	b.n	800b380 <_malloc_r+0x20>
 800b456:	6005      	str	r5, [r0, #0]
 800b458:	e7d6      	b.n	800b408 <_malloc_r+0xa8>
 800b45a:	bf00      	nop
 800b45c:	20018e74 	.word	0x20018e74

0800b460 <__malloc_lock>:
 800b460:	4801      	ldr	r0, [pc, #4]	@ (800b468 <__malloc_lock+0x8>)
 800b462:	f7ff b8ba 	b.w	800a5da <__retarget_lock_acquire_recursive>
 800b466:	bf00      	nop
 800b468:	20018e6c 	.word	0x20018e6c

0800b46c <__malloc_unlock>:
 800b46c:	4801      	ldr	r0, [pc, #4]	@ (800b474 <__malloc_unlock+0x8>)
 800b46e:	f7ff b8b5 	b.w	800a5dc <__retarget_lock_release_recursive>
 800b472:	bf00      	nop
 800b474:	20018e6c 	.word	0x20018e6c

0800b478 <_Balloc>:
 800b478:	b570      	push	{r4, r5, r6, lr}
 800b47a:	69c6      	ldr	r6, [r0, #28]
 800b47c:	4604      	mov	r4, r0
 800b47e:	460d      	mov	r5, r1
 800b480:	b976      	cbnz	r6, 800b4a0 <_Balloc+0x28>
 800b482:	2010      	movs	r0, #16
 800b484:	f7ff ff42 	bl	800b30c <malloc>
 800b488:	4602      	mov	r2, r0
 800b48a:	61e0      	str	r0, [r4, #28]
 800b48c:	b920      	cbnz	r0, 800b498 <_Balloc+0x20>
 800b48e:	4b18      	ldr	r3, [pc, #96]	@ (800b4f0 <_Balloc+0x78>)
 800b490:	4818      	ldr	r0, [pc, #96]	@ (800b4f4 <_Balloc+0x7c>)
 800b492:	216b      	movs	r1, #107	@ 0x6b
 800b494:	f000 fdae 	bl	800bff4 <__assert_func>
 800b498:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b49c:	6006      	str	r6, [r0, #0]
 800b49e:	60c6      	str	r6, [r0, #12]
 800b4a0:	69e6      	ldr	r6, [r4, #28]
 800b4a2:	68f3      	ldr	r3, [r6, #12]
 800b4a4:	b183      	cbz	r3, 800b4c8 <_Balloc+0x50>
 800b4a6:	69e3      	ldr	r3, [r4, #28]
 800b4a8:	68db      	ldr	r3, [r3, #12]
 800b4aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b4ae:	b9b8      	cbnz	r0, 800b4e0 <_Balloc+0x68>
 800b4b0:	2101      	movs	r1, #1
 800b4b2:	fa01 f605 	lsl.w	r6, r1, r5
 800b4b6:	1d72      	adds	r2, r6, #5
 800b4b8:	0092      	lsls	r2, r2, #2
 800b4ba:	4620      	mov	r0, r4
 800b4bc:	f000 fdb8 	bl	800c030 <_calloc_r>
 800b4c0:	b160      	cbz	r0, 800b4dc <_Balloc+0x64>
 800b4c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b4c6:	e00e      	b.n	800b4e6 <_Balloc+0x6e>
 800b4c8:	2221      	movs	r2, #33	@ 0x21
 800b4ca:	2104      	movs	r1, #4
 800b4cc:	4620      	mov	r0, r4
 800b4ce:	f000 fdaf 	bl	800c030 <_calloc_r>
 800b4d2:	69e3      	ldr	r3, [r4, #28]
 800b4d4:	60f0      	str	r0, [r6, #12]
 800b4d6:	68db      	ldr	r3, [r3, #12]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d1e4      	bne.n	800b4a6 <_Balloc+0x2e>
 800b4dc:	2000      	movs	r0, #0
 800b4de:	bd70      	pop	{r4, r5, r6, pc}
 800b4e0:	6802      	ldr	r2, [r0, #0]
 800b4e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b4ec:	e7f7      	b.n	800b4de <_Balloc+0x66>
 800b4ee:	bf00      	nop
 800b4f0:	08020589 	.word	0x08020589
 800b4f4:	08020609 	.word	0x08020609

0800b4f8 <_Bfree>:
 800b4f8:	b570      	push	{r4, r5, r6, lr}
 800b4fa:	69c6      	ldr	r6, [r0, #28]
 800b4fc:	4605      	mov	r5, r0
 800b4fe:	460c      	mov	r4, r1
 800b500:	b976      	cbnz	r6, 800b520 <_Bfree+0x28>
 800b502:	2010      	movs	r0, #16
 800b504:	f7ff ff02 	bl	800b30c <malloc>
 800b508:	4602      	mov	r2, r0
 800b50a:	61e8      	str	r0, [r5, #28]
 800b50c:	b920      	cbnz	r0, 800b518 <_Bfree+0x20>
 800b50e:	4b09      	ldr	r3, [pc, #36]	@ (800b534 <_Bfree+0x3c>)
 800b510:	4809      	ldr	r0, [pc, #36]	@ (800b538 <_Bfree+0x40>)
 800b512:	218f      	movs	r1, #143	@ 0x8f
 800b514:	f000 fd6e 	bl	800bff4 <__assert_func>
 800b518:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b51c:	6006      	str	r6, [r0, #0]
 800b51e:	60c6      	str	r6, [r0, #12]
 800b520:	b13c      	cbz	r4, 800b532 <_Bfree+0x3a>
 800b522:	69eb      	ldr	r3, [r5, #28]
 800b524:	6862      	ldr	r2, [r4, #4]
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b52c:	6021      	str	r1, [r4, #0]
 800b52e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b532:	bd70      	pop	{r4, r5, r6, pc}
 800b534:	08020589 	.word	0x08020589
 800b538:	08020609 	.word	0x08020609

0800b53c <__multadd>:
 800b53c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b540:	690d      	ldr	r5, [r1, #16]
 800b542:	4607      	mov	r7, r0
 800b544:	460c      	mov	r4, r1
 800b546:	461e      	mov	r6, r3
 800b548:	f101 0c14 	add.w	ip, r1, #20
 800b54c:	2000      	movs	r0, #0
 800b54e:	f8dc 3000 	ldr.w	r3, [ip]
 800b552:	b299      	uxth	r1, r3
 800b554:	fb02 6101 	mla	r1, r2, r1, r6
 800b558:	0c1e      	lsrs	r6, r3, #16
 800b55a:	0c0b      	lsrs	r3, r1, #16
 800b55c:	fb02 3306 	mla	r3, r2, r6, r3
 800b560:	b289      	uxth	r1, r1
 800b562:	3001      	adds	r0, #1
 800b564:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b568:	4285      	cmp	r5, r0
 800b56a:	f84c 1b04 	str.w	r1, [ip], #4
 800b56e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b572:	dcec      	bgt.n	800b54e <__multadd+0x12>
 800b574:	b30e      	cbz	r6, 800b5ba <__multadd+0x7e>
 800b576:	68a3      	ldr	r3, [r4, #8]
 800b578:	42ab      	cmp	r3, r5
 800b57a:	dc19      	bgt.n	800b5b0 <__multadd+0x74>
 800b57c:	6861      	ldr	r1, [r4, #4]
 800b57e:	4638      	mov	r0, r7
 800b580:	3101      	adds	r1, #1
 800b582:	f7ff ff79 	bl	800b478 <_Balloc>
 800b586:	4680      	mov	r8, r0
 800b588:	b928      	cbnz	r0, 800b596 <__multadd+0x5a>
 800b58a:	4602      	mov	r2, r0
 800b58c:	4b0c      	ldr	r3, [pc, #48]	@ (800b5c0 <__multadd+0x84>)
 800b58e:	480d      	ldr	r0, [pc, #52]	@ (800b5c4 <__multadd+0x88>)
 800b590:	21ba      	movs	r1, #186	@ 0xba
 800b592:	f000 fd2f 	bl	800bff4 <__assert_func>
 800b596:	6922      	ldr	r2, [r4, #16]
 800b598:	3202      	adds	r2, #2
 800b59a:	f104 010c 	add.w	r1, r4, #12
 800b59e:	0092      	lsls	r2, r2, #2
 800b5a0:	300c      	adds	r0, #12
 800b5a2:	f000 fd19 	bl	800bfd8 <memcpy>
 800b5a6:	4621      	mov	r1, r4
 800b5a8:	4638      	mov	r0, r7
 800b5aa:	f7ff ffa5 	bl	800b4f8 <_Bfree>
 800b5ae:	4644      	mov	r4, r8
 800b5b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b5b4:	3501      	adds	r5, #1
 800b5b6:	615e      	str	r6, [r3, #20]
 800b5b8:	6125      	str	r5, [r4, #16]
 800b5ba:	4620      	mov	r0, r4
 800b5bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5c0:	080205f8 	.word	0x080205f8
 800b5c4:	08020609 	.word	0x08020609

0800b5c8 <__hi0bits>:
 800b5c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	bf36      	itet	cc
 800b5d0:	0403      	lslcc	r3, r0, #16
 800b5d2:	2000      	movcs	r0, #0
 800b5d4:	2010      	movcc	r0, #16
 800b5d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b5da:	bf3c      	itt	cc
 800b5dc:	021b      	lslcc	r3, r3, #8
 800b5de:	3008      	addcc	r0, #8
 800b5e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b5e4:	bf3c      	itt	cc
 800b5e6:	011b      	lslcc	r3, r3, #4
 800b5e8:	3004      	addcc	r0, #4
 800b5ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5ee:	bf3c      	itt	cc
 800b5f0:	009b      	lslcc	r3, r3, #2
 800b5f2:	3002      	addcc	r0, #2
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	db05      	blt.n	800b604 <__hi0bits+0x3c>
 800b5f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b5fc:	f100 0001 	add.w	r0, r0, #1
 800b600:	bf08      	it	eq
 800b602:	2020      	moveq	r0, #32
 800b604:	4770      	bx	lr

0800b606 <__lo0bits>:
 800b606:	6803      	ldr	r3, [r0, #0]
 800b608:	4602      	mov	r2, r0
 800b60a:	f013 0007 	ands.w	r0, r3, #7
 800b60e:	d00b      	beq.n	800b628 <__lo0bits+0x22>
 800b610:	07d9      	lsls	r1, r3, #31
 800b612:	d421      	bmi.n	800b658 <__lo0bits+0x52>
 800b614:	0798      	lsls	r0, r3, #30
 800b616:	bf49      	itett	mi
 800b618:	085b      	lsrmi	r3, r3, #1
 800b61a:	089b      	lsrpl	r3, r3, #2
 800b61c:	2001      	movmi	r0, #1
 800b61e:	6013      	strmi	r3, [r2, #0]
 800b620:	bf5c      	itt	pl
 800b622:	6013      	strpl	r3, [r2, #0]
 800b624:	2002      	movpl	r0, #2
 800b626:	4770      	bx	lr
 800b628:	b299      	uxth	r1, r3
 800b62a:	b909      	cbnz	r1, 800b630 <__lo0bits+0x2a>
 800b62c:	0c1b      	lsrs	r3, r3, #16
 800b62e:	2010      	movs	r0, #16
 800b630:	b2d9      	uxtb	r1, r3
 800b632:	b909      	cbnz	r1, 800b638 <__lo0bits+0x32>
 800b634:	3008      	adds	r0, #8
 800b636:	0a1b      	lsrs	r3, r3, #8
 800b638:	0719      	lsls	r1, r3, #28
 800b63a:	bf04      	itt	eq
 800b63c:	091b      	lsreq	r3, r3, #4
 800b63e:	3004      	addeq	r0, #4
 800b640:	0799      	lsls	r1, r3, #30
 800b642:	bf04      	itt	eq
 800b644:	089b      	lsreq	r3, r3, #2
 800b646:	3002      	addeq	r0, #2
 800b648:	07d9      	lsls	r1, r3, #31
 800b64a:	d403      	bmi.n	800b654 <__lo0bits+0x4e>
 800b64c:	085b      	lsrs	r3, r3, #1
 800b64e:	f100 0001 	add.w	r0, r0, #1
 800b652:	d003      	beq.n	800b65c <__lo0bits+0x56>
 800b654:	6013      	str	r3, [r2, #0]
 800b656:	4770      	bx	lr
 800b658:	2000      	movs	r0, #0
 800b65a:	4770      	bx	lr
 800b65c:	2020      	movs	r0, #32
 800b65e:	4770      	bx	lr

0800b660 <__i2b>:
 800b660:	b510      	push	{r4, lr}
 800b662:	460c      	mov	r4, r1
 800b664:	2101      	movs	r1, #1
 800b666:	f7ff ff07 	bl	800b478 <_Balloc>
 800b66a:	4602      	mov	r2, r0
 800b66c:	b928      	cbnz	r0, 800b67a <__i2b+0x1a>
 800b66e:	4b05      	ldr	r3, [pc, #20]	@ (800b684 <__i2b+0x24>)
 800b670:	4805      	ldr	r0, [pc, #20]	@ (800b688 <__i2b+0x28>)
 800b672:	f240 1145 	movw	r1, #325	@ 0x145
 800b676:	f000 fcbd 	bl	800bff4 <__assert_func>
 800b67a:	2301      	movs	r3, #1
 800b67c:	6144      	str	r4, [r0, #20]
 800b67e:	6103      	str	r3, [r0, #16]
 800b680:	bd10      	pop	{r4, pc}
 800b682:	bf00      	nop
 800b684:	080205f8 	.word	0x080205f8
 800b688:	08020609 	.word	0x08020609

0800b68c <__multiply>:
 800b68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b690:	4614      	mov	r4, r2
 800b692:	690a      	ldr	r2, [r1, #16]
 800b694:	6923      	ldr	r3, [r4, #16]
 800b696:	429a      	cmp	r2, r3
 800b698:	bfa8      	it	ge
 800b69a:	4623      	movge	r3, r4
 800b69c:	460f      	mov	r7, r1
 800b69e:	bfa4      	itt	ge
 800b6a0:	460c      	movge	r4, r1
 800b6a2:	461f      	movge	r7, r3
 800b6a4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b6a8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b6ac:	68a3      	ldr	r3, [r4, #8]
 800b6ae:	6861      	ldr	r1, [r4, #4]
 800b6b0:	eb0a 0609 	add.w	r6, sl, r9
 800b6b4:	42b3      	cmp	r3, r6
 800b6b6:	b085      	sub	sp, #20
 800b6b8:	bfb8      	it	lt
 800b6ba:	3101      	addlt	r1, #1
 800b6bc:	f7ff fedc 	bl	800b478 <_Balloc>
 800b6c0:	b930      	cbnz	r0, 800b6d0 <__multiply+0x44>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	4b44      	ldr	r3, [pc, #272]	@ (800b7d8 <__multiply+0x14c>)
 800b6c6:	4845      	ldr	r0, [pc, #276]	@ (800b7dc <__multiply+0x150>)
 800b6c8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b6cc:	f000 fc92 	bl	800bff4 <__assert_func>
 800b6d0:	f100 0514 	add.w	r5, r0, #20
 800b6d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b6d8:	462b      	mov	r3, r5
 800b6da:	2200      	movs	r2, #0
 800b6dc:	4543      	cmp	r3, r8
 800b6de:	d321      	bcc.n	800b724 <__multiply+0x98>
 800b6e0:	f107 0114 	add.w	r1, r7, #20
 800b6e4:	f104 0214 	add.w	r2, r4, #20
 800b6e8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b6ec:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b6f0:	9302      	str	r3, [sp, #8]
 800b6f2:	1b13      	subs	r3, r2, r4
 800b6f4:	3b15      	subs	r3, #21
 800b6f6:	f023 0303 	bic.w	r3, r3, #3
 800b6fa:	3304      	adds	r3, #4
 800b6fc:	f104 0715 	add.w	r7, r4, #21
 800b700:	42ba      	cmp	r2, r7
 800b702:	bf38      	it	cc
 800b704:	2304      	movcc	r3, #4
 800b706:	9301      	str	r3, [sp, #4]
 800b708:	9b02      	ldr	r3, [sp, #8]
 800b70a:	9103      	str	r1, [sp, #12]
 800b70c:	428b      	cmp	r3, r1
 800b70e:	d80c      	bhi.n	800b72a <__multiply+0x9e>
 800b710:	2e00      	cmp	r6, #0
 800b712:	dd03      	ble.n	800b71c <__multiply+0x90>
 800b714:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d05b      	beq.n	800b7d4 <__multiply+0x148>
 800b71c:	6106      	str	r6, [r0, #16]
 800b71e:	b005      	add	sp, #20
 800b720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b724:	f843 2b04 	str.w	r2, [r3], #4
 800b728:	e7d8      	b.n	800b6dc <__multiply+0x50>
 800b72a:	f8b1 a000 	ldrh.w	sl, [r1]
 800b72e:	f1ba 0f00 	cmp.w	sl, #0
 800b732:	d024      	beq.n	800b77e <__multiply+0xf2>
 800b734:	f104 0e14 	add.w	lr, r4, #20
 800b738:	46a9      	mov	r9, r5
 800b73a:	f04f 0c00 	mov.w	ip, #0
 800b73e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b742:	f8d9 3000 	ldr.w	r3, [r9]
 800b746:	fa1f fb87 	uxth.w	fp, r7
 800b74a:	b29b      	uxth	r3, r3
 800b74c:	fb0a 330b 	mla	r3, sl, fp, r3
 800b750:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b754:	f8d9 7000 	ldr.w	r7, [r9]
 800b758:	4463      	add	r3, ip
 800b75a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b75e:	fb0a c70b 	mla	r7, sl, fp, ip
 800b762:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b766:	b29b      	uxth	r3, r3
 800b768:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b76c:	4572      	cmp	r2, lr
 800b76e:	f849 3b04 	str.w	r3, [r9], #4
 800b772:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b776:	d8e2      	bhi.n	800b73e <__multiply+0xb2>
 800b778:	9b01      	ldr	r3, [sp, #4]
 800b77a:	f845 c003 	str.w	ip, [r5, r3]
 800b77e:	9b03      	ldr	r3, [sp, #12]
 800b780:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b784:	3104      	adds	r1, #4
 800b786:	f1b9 0f00 	cmp.w	r9, #0
 800b78a:	d021      	beq.n	800b7d0 <__multiply+0x144>
 800b78c:	682b      	ldr	r3, [r5, #0]
 800b78e:	f104 0c14 	add.w	ip, r4, #20
 800b792:	46ae      	mov	lr, r5
 800b794:	f04f 0a00 	mov.w	sl, #0
 800b798:	f8bc b000 	ldrh.w	fp, [ip]
 800b79c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b7a0:	fb09 770b 	mla	r7, r9, fp, r7
 800b7a4:	4457      	add	r7, sl
 800b7a6:	b29b      	uxth	r3, r3
 800b7a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b7ac:	f84e 3b04 	str.w	r3, [lr], #4
 800b7b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b7b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b7b8:	f8be 3000 	ldrh.w	r3, [lr]
 800b7bc:	fb09 330a 	mla	r3, r9, sl, r3
 800b7c0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b7c4:	4562      	cmp	r2, ip
 800b7c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b7ca:	d8e5      	bhi.n	800b798 <__multiply+0x10c>
 800b7cc:	9f01      	ldr	r7, [sp, #4]
 800b7ce:	51eb      	str	r3, [r5, r7]
 800b7d0:	3504      	adds	r5, #4
 800b7d2:	e799      	b.n	800b708 <__multiply+0x7c>
 800b7d4:	3e01      	subs	r6, #1
 800b7d6:	e79b      	b.n	800b710 <__multiply+0x84>
 800b7d8:	080205f8 	.word	0x080205f8
 800b7dc:	08020609 	.word	0x08020609

0800b7e0 <__pow5mult>:
 800b7e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7e4:	4615      	mov	r5, r2
 800b7e6:	f012 0203 	ands.w	r2, r2, #3
 800b7ea:	4607      	mov	r7, r0
 800b7ec:	460e      	mov	r6, r1
 800b7ee:	d007      	beq.n	800b800 <__pow5mult+0x20>
 800b7f0:	4c25      	ldr	r4, [pc, #148]	@ (800b888 <__pow5mult+0xa8>)
 800b7f2:	3a01      	subs	r2, #1
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b7fa:	f7ff fe9f 	bl	800b53c <__multadd>
 800b7fe:	4606      	mov	r6, r0
 800b800:	10ad      	asrs	r5, r5, #2
 800b802:	d03d      	beq.n	800b880 <__pow5mult+0xa0>
 800b804:	69fc      	ldr	r4, [r7, #28]
 800b806:	b97c      	cbnz	r4, 800b828 <__pow5mult+0x48>
 800b808:	2010      	movs	r0, #16
 800b80a:	f7ff fd7f 	bl	800b30c <malloc>
 800b80e:	4602      	mov	r2, r0
 800b810:	61f8      	str	r0, [r7, #28]
 800b812:	b928      	cbnz	r0, 800b820 <__pow5mult+0x40>
 800b814:	4b1d      	ldr	r3, [pc, #116]	@ (800b88c <__pow5mult+0xac>)
 800b816:	481e      	ldr	r0, [pc, #120]	@ (800b890 <__pow5mult+0xb0>)
 800b818:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b81c:	f000 fbea 	bl	800bff4 <__assert_func>
 800b820:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b824:	6004      	str	r4, [r0, #0]
 800b826:	60c4      	str	r4, [r0, #12]
 800b828:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b82c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b830:	b94c      	cbnz	r4, 800b846 <__pow5mult+0x66>
 800b832:	f240 2171 	movw	r1, #625	@ 0x271
 800b836:	4638      	mov	r0, r7
 800b838:	f7ff ff12 	bl	800b660 <__i2b>
 800b83c:	2300      	movs	r3, #0
 800b83e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b842:	4604      	mov	r4, r0
 800b844:	6003      	str	r3, [r0, #0]
 800b846:	f04f 0900 	mov.w	r9, #0
 800b84a:	07eb      	lsls	r3, r5, #31
 800b84c:	d50a      	bpl.n	800b864 <__pow5mult+0x84>
 800b84e:	4631      	mov	r1, r6
 800b850:	4622      	mov	r2, r4
 800b852:	4638      	mov	r0, r7
 800b854:	f7ff ff1a 	bl	800b68c <__multiply>
 800b858:	4631      	mov	r1, r6
 800b85a:	4680      	mov	r8, r0
 800b85c:	4638      	mov	r0, r7
 800b85e:	f7ff fe4b 	bl	800b4f8 <_Bfree>
 800b862:	4646      	mov	r6, r8
 800b864:	106d      	asrs	r5, r5, #1
 800b866:	d00b      	beq.n	800b880 <__pow5mult+0xa0>
 800b868:	6820      	ldr	r0, [r4, #0]
 800b86a:	b938      	cbnz	r0, 800b87c <__pow5mult+0x9c>
 800b86c:	4622      	mov	r2, r4
 800b86e:	4621      	mov	r1, r4
 800b870:	4638      	mov	r0, r7
 800b872:	f7ff ff0b 	bl	800b68c <__multiply>
 800b876:	6020      	str	r0, [r4, #0]
 800b878:	f8c0 9000 	str.w	r9, [r0]
 800b87c:	4604      	mov	r4, r0
 800b87e:	e7e4      	b.n	800b84a <__pow5mult+0x6a>
 800b880:	4630      	mov	r0, r6
 800b882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b886:	bf00      	nop
 800b888:	08020664 	.word	0x08020664
 800b88c:	08020589 	.word	0x08020589
 800b890:	08020609 	.word	0x08020609

0800b894 <__lshift>:
 800b894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b898:	460c      	mov	r4, r1
 800b89a:	6849      	ldr	r1, [r1, #4]
 800b89c:	6923      	ldr	r3, [r4, #16]
 800b89e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b8a2:	68a3      	ldr	r3, [r4, #8]
 800b8a4:	4607      	mov	r7, r0
 800b8a6:	4691      	mov	r9, r2
 800b8a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b8ac:	f108 0601 	add.w	r6, r8, #1
 800b8b0:	42b3      	cmp	r3, r6
 800b8b2:	db0b      	blt.n	800b8cc <__lshift+0x38>
 800b8b4:	4638      	mov	r0, r7
 800b8b6:	f7ff fddf 	bl	800b478 <_Balloc>
 800b8ba:	4605      	mov	r5, r0
 800b8bc:	b948      	cbnz	r0, 800b8d2 <__lshift+0x3e>
 800b8be:	4602      	mov	r2, r0
 800b8c0:	4b28      	ldr	r3, [pc, #160]	@ (800b964 <__lshift+0xd0>)
 800b8c2:	4829      	ldr	r0, [pc, #164]	@ (800b968 <__lshift+0xd4>)
 800b8c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b8c8:	f000 fb94 	bl	800bff4 <__assert_func>
 800b8cc:	3101      	adds	r1, #1
 800b8ce:	005b      	lsls	r3, r3, #1
 800b8d0:	e7ee      	b.n	800b8b0 <__lshift+0x1c>
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	f100 0114 	add.w	r1, r0, #20
 800b8d8:	f100 0210 	add.w	r2, r0, #16
 800b8dc:	4618      	mov	r0, r3
 800b8de:	4553      	cmp	r3, sl
 800b8e0:	db33      	blt.n	800b94a <__lshift+0xb6>
 800b8e2:	6920      	ldr	r0, [r4, #16]
 800b8e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b8e8:	f104 0314 	add.w	r3, r4, #20
 800b8ec:	f019 091f 	ands.w	r9, r9, #31
 800b8f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b8f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b8f8:	d02b      	beq.n	800b952 <__lshift+0xbe>
 800b8fa:	f1c9 0e20 	rsb	lr, r9, #32
 800b8fe:	468a      	mov	sl, r1
 800b900:	2200      	movs	r2, #0
 800b902:	6818      	ldr	r0, [r3, #0]
 800b904:	fa00 f009 	lsl.w	r0, r0, r9
 800b908:	4310      	orrs	r0, r2
 800b90a:	f84a 0b04 	str.w	r0, [sl], #4
 800b90e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b912:	459c      	cmp	ip, r3
 800b914:	fa22 f20e 	lsr.w	r2, r2, lr
 800b918:	d8f3      	bhi.n	800b902 <__lshift+0x6e>
 800b91a:	ebac 0304 	sub.w	r3, ip, r4
 800b91e:	3b15      	subs	r3, #21
 800b920:	f023 0303 	bic.w	r3, r3, #3
 800b924:	3304      	adds	r3, #4
 800b926:	f104 0015 	add.w	r0, r4, #21
 800b92a:	4584      	cmp	ip, r0
 800b92c:	bf38      	it	cc
 800b92e:	2304      	movcc	r3, #4
 800b930:	50ca      	str	r2, [r1, r3]
 800b932:	b10a      	cbz	r2, 800b938 <__lshift+0xa4>
 800b934:	f108 0602 	add.w	r6, r8, #2
 800b938:	3e01      	subs	r6, #1
 800b93a:	4638      	mov	r0, r7
 800b93c:	612e      	str	r6, [r5, #16]
 800b93e:	4621      	mov	r1, r4
 800b940:	f7ff fdda 	bl	800b4f8 <_Bfree>
 800b944:	4628      	mov	r0, r5
 800b946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b94a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b94e:	3301      	adds	r3, #1
 800b950:	e7c5      	b.n	800b8de <__lshift+0x4a>
 800b952:	3904      	subs	r1, #4
 800b954:	f853 2b04 	ldr.w	r2, [r3], #4
 800b958:	f841 2f04 	str.w	r2, [r1, #4]!
 800b95c:	459c      	cmp	ip, r3
 800b95e:	d8f9      	bhi.n	800b954 <__lshift+0xc0>
 800b960:	e7ea      	b.n	800b938 <__lshift+0xa4>
 800b962:	bf00      	nop
 800b964:	080205f8 	.word	0x080205f8
 800b968:	08020609 	.word	0x08020609

0800b96c <__mcmp>:
 800b96c:	690a      	ldr	r2, [r1, #16]
 800b96e:	4603      	mov	r3, r0
 800b970:	6900      	ldr	r0, [r0, #16]
 800b972:	1a80      	subs	r0, r0, r2
 800b974:	b530      	push	{r4, r5, lr}
 800b976:	d10e      	bne.n	800b996 <__mcmp+0x2a>
 800b978:	3314      	adds	r3, #20
 800b97a:	3114      	adds	r1, #20
 800b97c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b980:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b984:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b988:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b98c:	4295      	cmp	r5, r2
 800b98e:	d003      	beq.n	800b998 <__mcmp+0x2c>
 800b990:	d205      	bcs.n	800b99e <__mcmp+0x32>
 800b992:	f04f 30ff 	mov.w	r0, #4294967295
 800b996:	bd30      	pop	{r4, r5, pc}
 800b998:	42a3      	cmp	r3, r4
 800b99a:	d3f3      	bcc.n	800b984 <__mcmp+0x18>
 800b99c:	e7fb      	b.n	800b996 <__mcmp+0x2a>
 800b99e:	2001      	movs	r0, #1
 800b9a0:	e7f9      	b.n	800b996 <__mcmp+0x2a>
	...

0800b9a4 <__mdiff>:
 800b9a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9a8:	4689      	mov	r9, r1
 800b9aa:	4606      	mov	r6, r0
 800b9ac:	4611      	mov	r1, r2
 800b9ae:	4648      	mov	r0, r9
 800b9b0:	4614      	mov	r4, r2
 800b9b2:	f7ff ffdb 	bl	800b96c <__mcmp>
 800b9b6:	1e05      	subs	r5, r0, #0
 800b9b8:	d112      	bne.n	800b9e0 <__mdiff+0x3c>
 800b9ba:	4629      	mov	r1, r5
 800b9bc:	4630      	mov	r0, r6
 800b9be:	f7ff fd5b 	bl	800b478 <_Balloc>
 800b9c2:	4602      	mov	r2, r0
 800b9c4:	b928      	cbnz	r0, 800b9d2 <__mdiff+0x2e>
 800b9c6:	4b3f      	ldr	r3, [pc, #252]	@ (800bac4 <__mdiff+0x120>)
 800b9c8:	f240 2137 	movw	r1, #567	@ 0x237
 800b9cc:	483e      	ldr	r0, [pc, #248]	@ (800bac8 <__mdiff+0x124>)
 800b9ce:	f000 fb11 	bl	800bff4 <__assert_func>
 800b9d2:	2301      	movs	r3, #1
 800b9d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b9d8:	4610      	mov	r0, r2
 800b9da:	b003      	add	sp, #12
 800b9dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9e0:	bfbc      	itt	lt
 800b9e2:	464b      	movlt	r3, r9
 800b9e4:	46a1      	movlt	r9, r4
 800b9e6:	4630      	mov	r0, r6
 800b9e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b9ec:	bfba      	itte	lt
 800b9ee:	461c      	movlt	r4, r3
 800b9f0:	2501      	movlt	r5, #1
 800b9f2:	2500      	movge	r5, #0
 800b9f4:	f7ff fd40 	bl	800b478 <_Balloc>
 800b9f8:	4602      	mov	r2, r0
 800b9fa:	b918      	cbnz	r0, 800ba04 <__mdiff+0x60>
 800b9fc:	4b31      	ldr	r3, [pc, #196]	@ (800bac4 <__mdiff+0x120>)
 800b9fe:	f240 2145 	movw	r1, #581	@ 0x245
 800ba02:	e7e3      	b.n	800b9cc <__mdiff+0x28>
 800ba04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ba08:	6926      	ldr	r6, [r4, #16]
 800ba0a:	60c5      	str	r5, [r0, #12]
 800ba0c:	f109 0310 	add.w	r3, r9, #16
 800ba10:	f109 0514 	add.w	r5, r9, #20
 800ba14:	f104 0e14 	add.w	lr, r4, #20
 800ba18:	f100 0b14 	add.w	fp, r0, #20
 800ba1c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ba20:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ba24:	9301      	str	r3, [sp, #4]
 800ba26:	46d9      	mov	r9, fp
 800ba28:	f04f 0c00 	mov.w	ip, #0
 800ba2c:	9b01      	ldr	r3, [sp, #4]
 800ba2e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ba32:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ba36:	9301      	str	r3, [sp, #4]
 800ba38:	fa1f f38a 	uxth.w	r3, sl
 800ba3c:	4619      	mov	r1, r3
 800ba3e:	b283      	uxth	r3, r0
 800ba40:	1acb      	subs	r3, r1, r3
 800ba42:	0c00      	lsrs	r0, r0, #16
 800ba44:	4463      	add	r3, ip
 800ba46:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ba4a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ba4e:	b29b      	uxth	r3, r3
 800ba50:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ba54:	4576      	cmp	r6, lr
 800ba56:	f849 3b04 	str.w	r3, [r9], #4
 800ba5a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ba5e:	d8e5      	bhi.n	800ba2c <__mdiff+0x88>
 800ba60:	1b33      	subs	r3, r6, r4
 800ba62:	3b15      	subs	r3, #21
 800ba64:	f023 0303 	bic.w	r3, r3, #3
 800ba68:	3415      	adds	r4, #21
 800ba6a:	3304      	adds	r3, #4
 800ba6c:	42a6      	cmp	r6, r4
 800ba6e:	bf38      	it	cc
 800ba70:	2304      	movcc	r3, #4
 800ba72:	441d      	add	r5, r3
 800ba74:	445b      	add	r3, fp
 800ba76:	461e      	mov	r6, r3
 800ba78:	462c      	mov	r4, r5
 800ba7a:	4544      	cmp	r4, r8
 800ba7c:	d30e      	bcc.n	800ba9c <__mdiff+0xf8>
 800ba7e:	f108 0103 	add.w	r1, r8, #3
 800ba82:	1b49      	subs	r1, r1, r5
 800ba84:	f021 0103 	bic.w	r1, r1, #3
 800ba88:	3d03      	subs	r5, #3
 800ba8a:	45a8      	cmp	r8, r5
 800ba8c:	bf38      	it	cc
 800ba8e:	2100      	movcc	r1, #0
 800ba90:	440b      	add	r3, r1
 800ba92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ba96:	b191      	cbz	r1, 800babe <__mdiff+0x11a>
 800ba98:	6117      	str	r7, [r2, #16]
 800ba9a:	e79d      	b.n	800b9d8 <__mdiff+0x34>
 800ba9c:	f854 1b04 	ldr.w	r1, [r4], #4
 800baa0:	46e6      	mov	lr, ip
 800baa2:	0c08      	lsrs	r0, r1, #16
 800baa4:	fa1c fc81 	uxtah	ip, ip, r1
 800baa8:	4471      	add	r1, lr
 800baaa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800baae:	b289      	uxth	r1, r1
 800bab0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bab4:	f846 1b04 	str.w	r1, [r6], #4
 800bab8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800babc:	e7dd      	b.n	800ba7a <__mdiff+0xd6>
 800babe:	3f01      	subs	r7, #1
 800bac0:	e7e7      	b.n	800ba92 <__mdiff+0xee>
 800bac2:	bf00      	nop
 800bac4:	080205f8 	.word	0x080205f8
 800bac8:	08020609 	.word	0x08020609

0800bacc <__d2b>:
 800bacc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bad0:	460f      	mov	r7, r1
 800bad2:	2101      	movs	r1, #1
 800bad4:	ec59 8b10 	vmov	r8, r9, d0
 800bad8:	4616      	mov	r6, r2
 800bada:	f7ff fccd 	bl	800b478 <_Balloc>
 800bade:	4604      	mov	r4, r0
 800bae0:	b930      	cbnz	r0, 800baf0 <__d2b+0x24>
 800bae2:	4602      	mov	r2, r0
 800bae4:	4b23      	ldr	r3, [pc, #140]	@ (800bb74 <__d2b+0xa8>)
 800bae6:	4824      	ldr	r0, [pc, #144]	@ (800bb78 <__d2b+0xac>)
 800bae8:	f240 310f 	movw	r1, #783	@ 0x30f
 800baec:	f000 fa82 	bl	800bff4 <__assert_func>
 800baf0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800baf4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800baf8:	b10d      	cbz	r5, 800bafe <__d2b+0x32>
 800bafa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bafe:	9301      	str	r3, [sp, #4]
 800bb00:	f1b8 0300 	subs.w	r3, r8, #0
 800bb04:	d023      	beq.n	800bb4e <__d2b+0x82>
 800bb06:	4668      	mov	r0, sp
 800bb08:	9300      	str	r3, [sp, #0]
 800bb0a:	f7ff fd7c 	bl	800b606 <__lo0bits>
 800bb0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bb12:	b1d0      	cbz	r0, 800bb4a <__d2b+0x7e>
 800bb14:	f1c0 0320 	rsb	r3, r0, #32
 800bb18:	fa02 f303 	lsl.w	r3, r2, r3
 800bb1c:	430b      	orrs	r3, r1
 800bb1e:	40c2      	lsrs	r2, r0
 800bb20:	6163      	str	r3, [r4, #20]
 800bb22:	9201      	str	r2, [sp, #4]
 800bb24:	9b01      	ldr	r3, [sp, #4]
 800bb26:	61a3      	str	r3, [r4, #24]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	bf0c      	ite	eq
 800bb2c:	2201      	moveq	r2, #1
 800bb2e:	2202      	movne	r2, #2
 800bb30:	6122      	str	r2, [r4, #16]
 800bb32:	b1a5      	cbz	r5, 800bb5e <__d2b+0x92>
 800bb34:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bb38:	4405      	add	r5, r0
 800bb3a:	603d      	str	r5, [r7, #0]
 800bb3c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bb40:	6030      	str	r0, [r6, #0]
 800bb42:	4620      	mov	r0, r4
 800bb44:	b003      	add	sp, #12
 800bb46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb4a:	6161      	str	r1, [r4, #20]
 800bb4c:	e7ea      	b.n	800bb24 <__d2b+0x58>
 800bb4e:	a801      	add	r0, sp, #4
 800bb50:	f7ff fd59 	bl	800b606 <__lo0bits>
 800bb54:	9b01      	ldr	r3, [sp, #4]
 800bb56:	6163      	str	r3, [r4, #20]
 800bb58:	3020      	adds	r0, #32
 800bb5a:	2201      	movs	r2, #1
 800bb5c:	e7e8      	b.n	800bb30 <__d2b+0x64>
 800bb5e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bb62:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bb66:	6038      	str	r0, [r7, #0]
 800bb68:	6918      	ldr	r0, [r3, #16]
 800bb6a:	f7ff fd2d 	bl	800b5c8 <__hi0bits>
 800bb6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb72:	e7e5      	b.n	800bb40 <__d2b+0x74>
 800bb74:	080205f8 	.word	0x080205f8
 800bb78:	08020609 	.word	0x08020609

0800bb7c <__ssputs_r>:
 800bb7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb80:	688e      	ldr	r6, [r1, #8]
 800bb82:	461f      	mov	r7, r3
 800bb84:	42be      	cmp	r6, r7
 800bb86:	680b      	ldr	r3, [r1, #0]
 800bb88:	4682      	mov	sl, r0
 800bb8a:	460c      	mov	r4, r1
 800bb8c:	4690      	mov	r8, r2
 800bb8e:	d82d      	bhi.n	800bbec <__ssputs_r+0x70>
 800bb90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bb98:	d026      	beq.n	800bbe8 <__ssputs_r+0x6c>
 800bb9a:	6965      	ldr	r5, [r4, #20]
 800bb9c:	6909      	ldr	r1, [r1, #16]
 800bb9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bba2:	eba3 0901 	sub.w	r9, r3, r1
 800bba6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bbaa:	1c7b      	adds	r3, r7, #1
 800bbac:	444b      	add	r3, r9
 800bbae:	106d      	asrs	r5, r5, #1
 800bbb0:	429d      	cmp	r5, r3
 800bbb2:	bf38      	it	cc
 800bbb4:	461d      	movcc	r5, r3
 800bbb6:	0553      	lsls	r3, r2, #21
 800bbb8:	d527      	bpl.n	800bc0a <__ssputs_r+0x8e>
 800bbba:	4629      	mov	r1, r5
 800bbbc:	f7ff fbd0 	bl	800b360 <_malloc_r>
 800bbc0:	4606      	mov	r6, r0
 800bbc2:	b360      	cbz	r0, 800bc1e <__ssputs_r+0xa2>
 800bbc4:	6921      	ldr	r1, [r4, #16]
 800bbc6:	464a      	mov	r2, r9
 800bbc8:	f000 fa06 	bl	800bfd8 <memcpy>
 800bbcc:	89a3      	ldrh	r3, [r4, #12]
 800bbce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bbd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbd6:	81a3      	strh	r3, [r4, #12]
 800bbd8:	6126      	str	r6, [r4, #16]
 800bbda:	6165      	str	r5, [r4, #20]
 800bbdc:	444e      	add	r6, r9
 800bbde:	eba5 0509 	sub.w	r5, r5, r9
 800bbe2:	6026      	str	r6, [r4, #0]
 800bbe4:	60a5      	str	r5, [r4, #8]
 800bbe6:	463e      	mov	r6, r7
 800bbe8:	42be      	cmp	r6, r7
 800bbea:	d900      	bls.n	800bbee <__ssputs_r+0x72>
 800bbec:	463e      	mov	r6, r7
 800bbee:	6820      	ldr	r0, [r4, #0]
 800bbf0:	4632      	mov	r2, r6
 800bbf2:	4641      	mov	r1, r8
 800bbf4:	f000 f9c6 	bl	800bf84 <memmove>
 800bbf8:	68a3      	ldr	r3, [r4, #8]
 800bbfa:	1b9b      	subs	r3, r3, r6
 800bbfc:	60a3      	str	r3, [r4, #8]
 800bbfe:	6823      	ldr	r3, [r4, #0]
 800bc00:	4433      	add	r3, r6
 800bc02:	6023      	str	r3, [r4, #0]
 800bc04:	2000      	movs	r0, #0
 800bc06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc0a:	462a      	mov	r2, r5
 800bc0c:	f000 fa36 	bl	800c07c <_realloc_r>
 800bc10:	4606      	mov	r6, r0
 800bc12:	2800      	cmp	r0, #0
 800bc14:	d1e0      	bne.n	800bbd8 <__ssputs_r+0x5c>
 800bc16:	6921      	ldr	r1, [r4, #16]
 800bc18:	4650      	mov	r0, sl
 800bc1a:	f7ff fb2d 	bl	800b278 <_free_r>
 800bc1e:	230c      	movs	r3, #12
 800bc20:	f8ca 3000 	str.w	r3, [sl]
 800bc24:	89a3      	ldrh	r3, [r4, #12]
 800bc26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc2a:	81a3      	strh	r3, [r4, #12]
 800bc2c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc30:	e7e9      	b.n	800bc06 <__ssputs_r+0x8a>
	...

0800bc34 <_svfiprintf_r>:
 800bc34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc38:	4698      	mov	r8, r3
 800bc3a:	898b      	ldrh	r3, [r1, #12]
 800bc3c:	061b      	lsls	r3, r3, #24
 800bc3e:	b09d      	sub	sp, #116	@ 0x74
 800bc40:	4607      	mov	r7, r0
 800bc42:	460d      	mov	r5, r1
 800bc44:	4614      	mov	r4, r2
 800bc46:	d510      	bpl.n	800bc6a <_svfiprintf_r+0x36>
 800bc48:	690b      	ldr	r3, [r1, #16]
 800bc4a:	b973      	cbnz	r3, 800bc6a <_svfiprintf_r+0x36>
 800bc4c:	2140      	movs	r1, #64	@ 0x40
 800bc4e:	f7ff fb87 	bl	800b360 <_malloc_r>
 800bc52:	6028      	str	r0, [r5, #0]
 800bc54:	6128      	str	r0, [r5, #16]
 800bc56:	b930      	cbnz	r0, 800bc66 <_svfiprintf_r+0x32>
 800bc58:	230c      	movs	r3, #12
 800bc5a:	603b      	str	r3, [r7, #0]
 800bc5c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc60:	b01d      	add	sp, #116	@ 0x74
 800bc62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc66:	2340      	movs	r3, #64	@ 0x40
 800bc68:	616b      	str	r3, [r5, #20]
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc6e:	2320      	movs	r3, #32
 800bc70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc74:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc78:	2330      	movs	r3, #48	@ 0x30
 800bc7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800be18 <_svfiprintf_r+0x1e4>
 800bc7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc82:	f04f 0901 	mov.w	r9, #1
 800bc86:	4623      	mov	r3, r4
 800bc88:	469a      	mov	sl, r3
 800bc8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc8e:	b10a      	cbz	r2, 800bc94 <_svfiprintf_r+0x60>
 800bc90:	2a25      	cmp	r2, #37	@ 0x25
 800bc92:	d1f9      	bne.n	800bc88 <_svfiprintf_r+0x54>
 800bc94:	ebba 0b04 	subs.w	fp, sl, r4
 800bc98:	d00b      	beq.n	800bcb2 <_svfiprintf_r+0x7e>
 800bc9a:	465b      	mov	r3, fp
 800bc9c:	4622      	mov	r2, r4
 800bc9e:	4629      	mov	r1, r5
 800bca0:	4638      	mov	r0, r7
 800bca2:	f7ff ff6b 	bl	800bb7c <__ssputs_r>
 800bca6:	3001      	adds	r0, #1
 800bca8:	f000 80a7 	beq.w	800bdfa <_svfiprintf_r+0x1c6>
 800bcac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bcae:	445a      	add	r2, fp
 800bcb0:	9209      	str	r2, [sp, #36]	@ 0x24
 800bcb2:	f89a 3000 	ldrb.w	r3, [sl]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	f000 809f 	beq.w	800bdfa <_svfiprintf_r+0x1c6>
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	f04f 32ff 	mov.w	r2, #4294967295
 800bcc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bcc6:	f10a 0a01 	add.w	sl, sl, #1
 800bcca:	9304      	str	r3, [sp, #16]
 800bccc:	9307      	str	r3, [sp, #28]
 800bcce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bcd2:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcd4:	4654      	mov	r4, sl
 800bcd6:	2205      	movs	r2, #5
 800bcd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcdc:	484e      	ldr	r0, [pc, #312]	@ (800be18 <_svfiprintf_r+0x1e4>)
 800bcde:	f7f4 fa97 	bl	8000210 <memchr>
 800bce2:	9a04      	ldr	r2, [sp, #16]
 800bce4:	b9d8      	cbnz	r0, 800bd1e <_svfiprintf_r+0xea>
 800bce6:	06d0      	lsls	r0, r2, #27
 800bce8:	bf44      	itt	mi
 800bcea:	2320      	movmi	r3, #32
 800bcec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcf0:	0711      	lsls	r1, r2, #28
 800bcf2:	bf44      	itt	mi
 800bcf4:	232b      	movmi	r3, #43	@ 0x2b
 800bcf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcfa:	f89a 3000 	ldrb.w	r3, [sl]
 800bcfe:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd00:	d015      	beq.n	800bd2e <_svfiprintf_r+0xfa>
 800bd02:	9a07      	ldr	r2, [sp, #28]
 800bd04:	4654      	mov	r4, sl
 800bd06:	2000      	movs	r0, #0
 800bd08:	f04f 0c0a 	mov.w	ip, #10
 800bd0c:	4621      	mov	r1, r4
 800bd0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd12:	3b30      	subs	r3, #48	@ 0x30
 800bd14:	2b09      	cmp	r3, #9
 800bd16:	d94b      	bls.n	800bdb0 <_svfiprintf_r+0x17c>
 800bd18:	b1b0      	cbz	r0, 800bd48 <_svfiprintf_r+0x114>
 800bd1a:	9207      	str	r2, [sp, #28]
 800bd1c:	e014      	b.n	800bd48 <_svfiprintf_r+0x114>
 800bd1e:	eba0 0308 	sub.w	r3, r0, r8
 800bd22:	fa09 f303 	lsl.w	r3, r9, r3
 800bd26:	4313      	orrs	r3, r2
 800bd28:	9304      	str	r3, [sp, #16]
 800bd2a:	46a2      	mov	sl, r4
 800bd2c:	e7d2      	b.n	800bcd4 <_svfiprintf_r+0xa0>
 800bd2e:	9b03      	ldr	r3, [sp, #12]
 800bd30:	1d19      	adds	r1, r3, #4
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	9103      	str	r1, [sp, #12]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	bfbb      	ittet	lt
 800bd3a:	425b      	neglt	r3, r3
 800bd3c:	f042 0202 	orrlt.w	r2, r2, #2
 800bd40:	9307      	strge	r3, [sp, #28]
 800bd42:	9307      	strlt	r3, [sp, #28]
 800bd44:	bfb8      	it	lt
 800bd46:	9204      	strlt	r2, [sp, #16]
 800bd48:	7823      	ldrb	r3, [r4, #0]
 800bd4a:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd4c:	d10a      	bne.n	800bd64 <_svfiprintf_r+0x130>
 800bd4e:	7863      	ldrb	r3, [r4, #1]
 800bd50:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd52:	d132      	bne.n	800bdba <_svfiprintf_r+0x186>
 800bd54:	9b03      	ldr	r3, [sp, #12]
 800bd56:	1d1a      	adds	r2, r3, #4
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	9203      	str	r2, [sp, #12]
 800bd5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd60:	3402      	adds	r4, #2
 800bd62:	9305      	str	r3, [sp, #20]
 800bd64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800be28 <_svfiprintf_r+0x1f4>
 800bd68:	7821      	ldrb	r1, [r4, #0]
 800bd6a:	2203      	movs	r2, #3
 800bd6c:	4650      	mov	r0, sl
 800bd6e:	f7f4 fa4f 	bl	8000210 <memchr>
 800bd72:	b138      	cbz	r0, 800bd84 <_svfiprintf_r+0x150>
 800bd74:	9b04      	ldr	r3, [sp, #16]
 800bd76:	eba0 000a 	sub.w	r0, r0, sl
 800bd7a:	2240      	movs	r2, #64	@ 0x40
 800bd7c:	4082      	lsls	r2, r0
 800bd7e:	4313      	orrs	r3, r2
 800bd80:	3401      	adds	r4, #1
 800bd82:	9304      	str	r3, [sp, #16]
 800bd84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd88:	4824      	ldr	r0, [pc, #144]	@ (800be1c <_svfiprintf_r+0x1e8>)
 800bd8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd8e:	2206      	movs	r2, #6
 800bd90:	f7f4 fa3e 	bl	8000210 <memchr>
 800bd94:	2800      	cmp	r0, #0
 800bd96:	d036      	beq.n	800be06 <_svfiprintf_r+0x1d2>
 800bd98:	4b21      	ldr	r3, [pc, #132]	@ (800be20 <_svfiprintf_r+0x1ec>)
 800bd9a:	bb1b      	cbnz	r3, 800bde4 <_svfiprintf_r+0x1b0>
 800bd9c:	9b03      	ldr	r3, [sp, #12]
 800bd9e:	3307      	adds	r3, #7
 800bda0:	f023 0307 	bic.w	r3, r3, #7
 800bda4:	3308      	adds	r3, #8
 800bda6:	9303      	str	r3, [sp, #12]
 800bda8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdaa:	4433      	add	r3, r6
 800bdac:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdae:	e76a      	b.n	800bc86 <_svfiprintf_r+0x52>
 800bdb0:	fb0c 3202 	mla	r2, ip, r2, r3
 800bdb4:	460c      	mov	r4, r1
 800bdb6:	2001      	movs	r0, #1
 800bdb8:	e7a8      	b.n	800bd0c <_svfiprintf_r+0xd8>
 800bdba:	2300      	movs	r3, #0
 800bdbc:	3401      	adds	r4, #1
 800bdbe:	9305      	str	r3, [sp, #20]
 800bdc0:	4619      	mov	r1, r3
 800bdc2:	f04f 0c0a 	mov.w	ip, #10
 800bdc6:	4620      	mov	r0, r4
 800bdc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdcc:	3a30      	subs	r2, #48	@ 0x30
 800bdce:	2a09      	cmp	r2, #9
 800bdd0:	d903      	bls.n	800bdda <_svfiprintf_r+0x1a6>
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d0c6      	beq.n	800bd64 <_svfiprintf_r+0x130>
 800bdd6:	9105      	str	r1, [sp, #20]
 800bdd8:	e7c4      	b.n	800bd64 <_svfiprintf_r+0x130>
 800bdda:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdde:	4604      	mov	r4, r0
 800bde0:	2301      	movs	r3, #1
 800bde2:	e7f0      	b.n	800bdc6 <_svfiprintf_r+0x192>
 800bde4:	ab03      	add	r3, sp, #12
 800bde6:	9300      	str	r3, [sp, #0]
 800bde8:	462a      	mov	r2, r5
 800bdea:	4b0e      	ldr	r3, [pc, #56]	@ (800be24 <_svfiprintf_r+0x1f0>)
 800bdec:	a904      	add	r1, sp, #16
 800bdee:	4638      	mov	r0, r7
 800bdf0:	f7fd fe88 	bl	8009b04 <_printf_float>
 800bdf4:	1c42      	adds	r2, r0, #1
 800bdf6:	4606      	mov	r6, r0
 800bdf8:	d1d6      	bne.n	800bda8 <_svfiprintf_r+0x174>
 800bdfa:	89ab      	ldrh	r3, [r5, #12]
 800bdfc:	065b      	lsls	r3, r3, #25
 800bdfe:	f53f af2d 	bmi.w	800bc5c <_svfiprintf_r+0x28>
 800be02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be04:	e72c      	b.n	800bc60 <_svfiprintf_r+0x2c>
 800be06:	ab03      	add	r3, sp, #12
 800be08:	9300      	str	r3, [sp, #0]
 800be0a:	462a      	mov	r2, r5
 800be0c:	4b05      	ldr	r3, [pc, #20]	@ (800be24 <_svfiprintf_r+0x1f0>)
 800be0e:	a904      	add	r1, sp, #16
 800be10:	4638      	mov	r0, r7
 800be12:	f7fe f90f 	bl	800a034 <_printf_i>
 800be16:	e7ed      	b.n	800bdf4 <_svfiprintf_r+0x1c0>
 800be18:	08020760 	.word	0x08020760
 800be1c:	0802076a 	.word	0x0802076a
 800be20:	08009b05 	.word	0x08009b05
 800be24:	0800bb7d 	.word	0x0800bb7d
 800be28:	08020766 	.word	0x08020766

0800be2c <__sflush_r>:
 800be2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800be30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be34:	0716      	lsls	r6, r2, #28
 800be36:	4605      	mov	r5, r0
 800be38:	460c      	mov	r4, r1
 800be3a:	d454      	bmi.n	800bee6 <__sflush_r+0xba>
 800be3c:	684b      	ldr	r3, [r1, #4]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	dc02      	bgt.n	800be48 <__sflush_r+0x1c>
 800be42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800be44:	2b00      	cmp	r3, #0
 800be46:	dd48      	ble.n	800beda <__sflush_r+0xae>
 800be48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be4a:	2e00      	cmp	r6, #0
 800be4c:	d045      	beq.n	800beda <__sflush_r+0xae>
 800be4e:	2300      	movs	r3, #0
 800be50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800be54:	682f      	ldr	r7, [r5, #0]
 800be56:	6a21      	ldr	r1, [r4, #32]
 800be58:	602b      	str	r3, [r5, #0]
 800be5a:	d030      	beq.n	800bebe <__sflush_r+0x92>
 800be5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800be5e:	89a3      	ldrh	r3, [r4, #12]
 800be60:	0759      	lsls	r1, r3, #29
 800be62:	d505      	bpl.n	800be70 <__sflush_r+0x44>
 800be64:	6863      	ldr	r3, [r4, #4]
 800be66:	1ad2      	subs	r2, r2, r3
 800be68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be6a:	b10b      	cbz	r3, 800be70 <__sflush_r+0x44>
 800be6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be6e:	1ad2      	subs	r2, r2, r3
 800be70:	2300      	movs	r3, #0
 800be72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be74:	6a21      	ldr	r1, [r4, #32]
 800be76:	4628      	mov	r0, r5
 800be78:	47b0      	blx	r6
 800be7a:	1c43      	adds	r3, r0, #1
 800be7c:	89a3      	ldrh	r3, [r4, #12]
 800be7e:	d106      	bne.n	800be8e <__sflush_r+0x62>
 800be80:	6829      	ldr	r1, [r5, #0]
 800be82:	291d      	cmp	r1, #29
 800be84:	d82b      	bhi.n	800bede <__sflush_r+0xb2>
 800be86:	4a2a      	ldr	r2, [pc, #168]	@ (800bf30 <__sflush_r+0x104>)
 800be88:	410a      	asrs	r2, r1
 800be8a:	07d6      	lsls	r6, r2, #31
 800be8c:	d427      	bmi.n	800bede <__sflush_r+0xb2>
 800be8e:	2200      	movs	r2, #0
 800be90:	6062      	str	r2, [r4, #4]
 800be92:	04d9      	lsls	r1, r3, #19
 800be94:	6922      	ldr	r2, [r4, #16]
 800be96:	6022      	str	r2, [r4, #0]
 800be98:	d504      	bpl.n	800bea4 <__sflush_r+0x78>
 800be9a:	1c42      	adds	r2, r0, #1
 800be9c:	d101      	bne.n	800bea2 <__sflush_r+0x76>
 800be9e:	682b      	ldr	r3, [r5, #0]
 800bea0:	b903      	cbnz	r3, 800bea4 <__sflush_r+0x78>
 800bea2:	6560      	str	r0, [r4, #84]	@ 0x54
 800bea4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bea6:	602f      	str	r7, [r5, #0]
 800bea8:	b1b9      	cbz	r1, 800beda <__sflush_r+0xae>
 800beaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800beae:	4299      	cmp	r1, r3
 800beb0:	d002      	beq.n	800beb8 <__sflush_r+0x8c>
 800beb2:	4628      	mov	r0, r5
 800beb4:	f7ff f9e0 	bl	800b278 <_free_r>
 800beb8:	2300      	movs	r3, #0
 800beba:	6363      	str	r3, [r4, #52]	@ 0x34
 800bebc:	e00d      	b.n	800beda <__sflush_r+0xae>
 800bebe:	2301      	movs	r3, #1
 800bec0:	4628      	mov	r0, r5
 800bec2:	47b0      	blx	r6
 800bec4:	4602      	mov	r2, r0
 800bec6:	1c50      	adds	r0, r2, #1
 800bec8:	d1c9      	bne.n	800be5e <__sflush_r+0x32>
 800beca:	682b      	ldr	r3, [r5, #0]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d0c6      	beq.n	800be5e <__sflush_r+0x32>
 800bed0:	2b1d      	cmp	r3, #29
 800bed2:	d001      	beq.n	800bed8 <__sflush_r+0xac>
 800bed4:	2b16      	cmp	r3, #22
 800bed6:	d11e      	bne.n	800bf16 <__sflush_r+0xea>
 800bed8:	602f      	str	r7, [r5, #0]
 800beda:	2000      	movs	r0, #0
 800bedc:	e022      	b.n	800bf24 <__sflush_r+0xf8>
 800bede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bee2:	b21b      	sxth	r3, r3
 800bee4:	e01b      	b.n	800bf1e <__sflush_r+0xf2>
 800bee6:	690f      	ldr	r7, [r1, #16]
 800bee8:	2f00      	cmp	r7, #0
 800beea:	d0f6      	beq.n	800beda <__sflush_r+0xae>
 800beec:	0793      	lsls	r3, r2, #30
 800beee:	680e      	ldr	r6, [r1, #0]
 800bef0:	bf08      	it	eq
 800bef2:	694b      	ldreq	r3, [r1, #20]
 800bef4:	600f      	str	r7, [r1, #0]
 800bef6:	bf18      	it	ne
 800bef8:	2300      	movne	r3, #0
 800befa:	eba6 0807 	sub.w	r8, r6, r7
 800befe:	608b      	str	r3, [r1, #8]
 800bf00:	f1b8 0f00 	cmp.w	r8, #0
 800bf04:	dde9      	ble.n	800beda <__sflush_r+0xae>
 800bf06:	6a21      	ldr	r1, [r4, #32]
 800bf08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bf0a:	4643      	mov	r3, r8
 800bf0c:	463a      	mov	r2, r7
 800bf0e:	4628      	mov	r0, r5
 800bf10:	47b0      	blx	r6
 800bf12:	2800      	cmp	r0, #0
 800bf14:	dc08      	bgt.n	800bf28 <__sflush_r+0xfc>
 800bf16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf1e:	81a3      	strh	r3, [r4, #12]
 800bf20:	f04f 30ff 	mov.w	r0, #4294967295
 800bf24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf28:	4407      	add	r7, r0
 800bf2a:	eba8 0800 	sub.w	r8, r8, r0
 800bf2e:	e7e7      	b.n	800bf00 <__sflush_r+0xd4>
 800bf30:	dfbffffe 	.word	0xdfbffffe

0800bf34 <_fflush_r>:
 800bf34:	b538      	push	{r3, r4, r5, lr}
 800bf36:	690b      	ldr	r3, [r1, #16]
 800bf38:	4605      	mov	r5, r0
 800bf3a:	460c      	mov	r4, r1
 800bf3c:	b913      	cbnz	r3, 800bf44 <_fflush_r+0x10>
 800bf3e:	2500      	movs	r5, #0
 800bf40:	4628      	mov	r0, r5
 800bf42:	bd38      	pop	{r3, r4, r5, pc}
 800bf44:	b118      	cbz	r0, 800bf4e <_fflush_r+0x1a>
 800bf46:	6a03      	ldr	r3, [r0, #32]
 800bf48:	b90b      	cbnz	r3, 800bf4e <_fflush_r+0x1a>
 800bf4a:	f7fe fa1f 	bl	800a38c <__sinit>
 800bf4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d0f3      	beq.n	800bf3e <_fflush_r+0xa>
 800bf56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bf58:	07d0      	lsls	r0, r2, #31
 800bf5a:	d404      	bmi.n	800bf66 <_fflush_r+0x32>
 800bf5c:	0599      	lsls	r1, r3, #22
 800bf5e:	d402      	bmi.n	800bf66 <_fflush_r+0x32>
 800bf60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf62:	f7fe fb3a 	bl	800a5da <__retarget_lock_acquire_recursive>
 800bf66:	4628      	mov	r0, r5
 800bf68:	4621      	mov	r1, r4
 800bf6a:	f7ff ff5f 	bl	800be2c <__sflush_r>
 800bf6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf70:	07da      	lsls	r2, r3, #31
 800bf72:	4605      	mov	r5, r0
 800bf74:	d4e4      	bmi.n	800bf40 <_fflush_r+0xc>
 800bf76:	89a3      	ldrh	r3, [r4, #12]
 800bf78:	059b      	lsls	r3, r3, #22
 800bf7a:	d4e1      	bmi.n	800bf40 <_fflush_r+0xc>
 800bf7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf7e:	f7fe fb2d 	bl	800a5dc <__retarget_lock_release_recursive>
 800bf82:	e7dd      	b.n	800bf40 <_fflush_r+0xc>

0800bf84 <memmove>:
 800bf84:	4288      	cmp	r0, r1
 800bf86:	b510      	push	{r4, lr}
 800bf88:	eb01 0402 	add.w	r4, r1, r2
 800bf8c:	d902      	bls.n	800bf94 <memmove+0x10>
 800bf8e:	4284      	cmp	r4, r0
 800bf90:	4623      	mov	r3, r4
 800bf92:	d807      	bhi.n	800bfa4 <memmove+0x20>
 800bf94:	1e43      	subs	r3, r0, #1
 800bf96:	42a1      	cmp	r1, r4
 800bf98:	d008      	beq.n	800bfac <memmove+0x28>
 800bf9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bfa2:	e7f8      	b.n	800bf96 <memmove+0x12>
 800bfa4:	4402      	add	r2, r0
 800bfa6:	4601      	mov	r1, r0
 800bfa8:	428a      	cmp	r2, r1
 800bfaa:	d100      	bne.n	800bfae <memmove+0x2a>
 800bfac:	bd10      	pop	{r4, pc}
 800bfae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bfb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bfb6:	e7f7      	b.n	800bfa8 <memmove+0x24>

0800bfb8 <_sbrk_r>:
 800bfb8:	b538      	push	{r3, r4, r5, lr}
 800bfba:	4d06      	ldr	r5, [pc, #24]	@ (800bfd4 <_sbrk_r+0x1c>)
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	4604      	mov	r4, r0
 800bfc0:	4608      	mov	r0, r1
 800bfc2:	602b      	str	r3, [r5, #0]
 800bfc4:	f7f6 fe34 	bl	8002c30 <_sbrk>
 800bfc8:	1c43      	adds	r3, r0, #1
 800bfca:	d102      	bne.n	800bfd2 <_sbrk_r+0x1a>
 800bfcc:	682b      	ldr	r3, [r5, #0]
 800bfce:	b103      	cbz	r3, 800bfd2 <_sbrk_r+0x1a>
 800bfd0:	6023      	str	r3, [r4, #0]
 800bfd2:	bd38      	pop	{r3, r4, r5, pc}
 800bfd4:	20018e68 	.word	0x20018e68

0800bfd8 <memcpy>:
 800bfd8:	440a      	add	r2, r1
 800bfda:	4291      	cmp	r1, r2
 800bfdc:	f100 33ff 	add.w	r3, r0, #4294967295
 800bfe0:	d100      	bne.n	800bfe4 <memcpy+0xc>
 800bfe2:	4770      	bx	lr
 800bfe4:	b510      	push	{r4, lr}
 800bfe6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bfee:	4291      	cmp	r1, r2
 800bff0:	d1f9      	bne.n	800bfe6 <memcpy+0xe>
 800bff2:	bd10      	pop	{r4, pc}

0800bff4 <__assert_func>:
 800bff4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bff6:	4614      	mov	r4, r2
 800bff8:	461a      	mov	r2, r3
 800bffa:	4b09      	ldr	r3, [pc, #36]	@ (800c020 <__assert_func+0x2c>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	4605      	mov	r5, r0
 800c000:	68d8      	ldr	r0, [r3, #12]
 800c002:	b954      	cbnz	r4, 800c01a <__assert_func+0x26>
 800c004:	4b07      	ldr	r3, [pc, #28]	@ (800c024 <__assert_func+0x30>)
 800c006:	461c      	mov	r4, r3
 800c008:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c00c:	9100      	str	r1, [sp, #0]
 800c00e:	462b      	mov	r3, r5
 800c010:	4905      	ldr	r1, [pc, #20]	@ (800c028 <__assert_func+0x34>)
 800c012:	f000 f86f 	bl	800c0f4 <fiprintf>
 800c016:	f000 f87f 	bl	800c118 <abort>
 800c01a:	4b04      	ldr	r3, [pc, #16]	@ (800c02c <__assert_func+0x38>)
 800c01c:	e7f4      	b.n	800c008 <__assert_func+0x14>
 800c01e:	bf00      	nop
 800c020:	20000018 	.word	0x20000018
 800c024:	080207b6 	.word	0x080207b6
 800c028:	08020788 	.word	0x08020788
 800c02c:	0802077b 	.word	0x0802077b

0800c030 <_calloc_r>:
 800c030:	b570      	push	{r4, r5, r6, lr}
 800c032:	fba1 5402 	umull	r5, r4, r1, r2
 800c036:	b93c      	cbnz	r4, 800c048 <_calloc_r+0x18>
 800c038:	4629      	mov	r1, r5
 800c03a:	f7ff f991 	bl	800b360 <_malloc_r>
 800c03e:	4606      	mov	r6, r0
 800c040:	b928      	cbnz	r0, 800c04e <_calloc_r+0x1e>
 800c042:	2600      	movs	r6, #0
 800c044:	4630      	mov	r0, r6
 800c046:	bd70      	pop	{r4, r5, r6, pc}
 800c048:	220c      	movs	r2, #12
 800c04a:	6002      	str	r2, [r0, #0]
 800c04c:	e7f9      	b.n	800c042 <_calloc_r+0x12>
 800c04e:	462a      	mov	r2, r5
 800c050:	4621      	mov	r1, r4
 800c052:	f7fe fa44 	bl	800a4de <memset>
 800c056:	e7f5      	b.n	800c044 <_calloc_r+0x14>

0800c058 <__ascii_mbtowc>:
 800c058:	b082      	sub	sp, #8
 800c05a:	b901      	cbnz	r1, 800c05e <__ascii_mbtowc+0x6>
 800c05c:	a901      	add	r1, sp, #4
 800c05e:	b142      	cbz	r2, 800c072 <__ascii_mbtowc+0x1a>
 800c060:	b14b      	cbz	r3, 800c076 <__ascii_mbtowc+0x1e>
 800c062:	7813      	ldrb	r3, [r2, #0]
 800c064:	600b      	str	r3, [r1, #0]
 800c066:	7812      	ldrb	r2, [r2, #0]
 800c068:	1e10      	subs	r0, r2, #0
 800c06a:	bf18      	it	ne
 800c06c:	2001      	movne	r0, #1
 800c06e:	b002      	add	sp, #8
 800c070:	4770      	bx	lr
 800c072:	4610      	mov	r0, r2
 800c074:	e7fb      	b.n	800c06e <__ascii_mbtowc+0x16>
 800c076:	f06f 0001 	mvn.w	r0, #1
 800c07a:	e7f8      	b.n	800c06e <__ascii_mbtowc+0x16>

0800c07c <_realloc_r>:
 800c07c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c080:	4680      	mov	r8, r0
 800c082:	4615      	mov	r5, r2
 800c084:	460c      	mov	r4, r1
 800c086:	b921      	cbnz	r1, 800c092 <_realloc_r+0x16>
 800c088:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c08c:	4611      	mov	r1, r2
 800c08e:	f7ff b967 	b.w	800b360 <_malloc_r>
 800c092:	b92a      	cbnz	r2, 800c0a0 <_realloc_r+0x24>
 800c094:	f7ff f8f0 	bl	800b278 <_free_r>
 800c098:	2400      	movs	r4, #0
 800c09a:	4620      	mov	r0, r4
 800c09c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0a0:	f000 f841 	bl	800c126 <_malloc_usable_size_r>
 800c0a4:	4285      	cmp	r5, r0
 800c0a6:	4606      	mov	r6, r0
 800c0a8:	d802      	bhi.n	800c0b0 <_realloc_r+0x34>
 800c0aa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c0ae:	d8f4      	bhi.n	800c09a <_realloc_r+0x1e>
 800c0b0:	4629      	mov	r1, r5
 800c0b2:	4640      	mov	r0, r8
 800c0b4:	f7ff f954 	bl	800b360 <_malloc_r>
 800c0b8:	4607      	mov	r7, r0
 800c0ba:	2800      	cmp	r0, #0
 800c0bc:	d0ec      	beq.n	800c098 <_realloc_r+0x1c>
 800c0be:	42b5      	cmp	r5, r6
 800c0c0:	462a      	mov	r2, r5
 800c0c2:	4621      	mov	r1, r4
 800c0c4:	bf28      	it	cs
 800c0c6:	4632      	movcs	r2, r6
 800c0c8:	f7ff ff86 	bl	800bfd8 <memcpy>
 800c0cc:	4621      	mov	r1, r4
 800c0ce:	4640      	mov	r0, r8
 800c0d0:	f7ff f8d2 	bl	800b278 <_free_r>
 800c0d4:	463c      	mov	r4, r7
 800c0d6:	e7e0      	b.n	800c09a <_realloc_r+0x1e>

0800c0d8 <__ascii_wctomb>:
 800c0d8:	4603      	mov	r3, r0
 800c0da:	4608      	mov	r0, r1
 800c0dc:	b141      	cbz	r1, 800c0f0 <__ascii_wctomb+0x18>
 800c0de:	2aff      	cmp	r2, #255	@ 0xff
 800c0e0:	d904      	bls.n	800c0ec <__ascii_wctomb+0x14>
 800c0e2:	228a      	movs	r2, #138	@ 0x8a
 800c0e4:	601a      	str	r2, [r3, #0]
 800c0e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c0ea:	4770      	bx	lr
 800c0ec:	700a      	strb	r2, [r1, #0]
 800c0ee:	2001      	movs	r0, #1
 800c0f0:	4770      	bx	lr
	...

0800c0f4 <fiprintf>:
 800c0f4:	b40e      	push	{r1, r2, r3}
 800c0f6:	b503      	push	{r0, r1, lr}
 800c0f8:	4601      	mov	r1, r0
 800c0fa:	ab03      	add	r3, sp, #12
 800c0fc:	4805      	ldr	r0, [pc, #20]	@ (800c114 <fiprintf+0x20>)
 800c0fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800c102:	6800      	ldr	r0, [r0, #0]
 800c104:	9301      	str	r3, [sp, #4]
 800c106:	f000 f83f 	bl	800c188 <_vfiprintf_r>
 800c10a:	b002      	add	sp, #8
 800c10c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c110:	b003      	add	sp, #12
 800c112:	4770      	bx	lr
 800c114:	20000018 	.word	0x20000018

0800c118 <abort>:
 800c118:	b508      	push	{r3, lr}
 800c11a:	2006      	movs	r0, #6
 800c11c:	f000 fa08 	bl	800c530 <raise>
 800c120:	2001      	movs	r0, #1
 800c122:	f7f6 fd0d 	bl	8002b40 <_exit>

0800c126 <_malloc_usable_size_r>:
 800c126:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c12a:	1f18      	subs	r0, r3, #4
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	bfbc      	itt	lt
 800c130:	580b      	ldrlt	r3, [r1, r0]
 800c132:	18c0      	addlt	r0, r0, r3
 800c134:	4770      	bx	lr

0800c136 <__sfputc_r>:
 800c136:	6893      	ldr	r3, [r2, #8]
 800c138:	3b01      	subs	r3, #1
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	b410      	push	{r4}
 800c13e:	6093      	str	r3, [r2, #8]
 800c140:	da08      	bge.n	800c154 <__sfputc_r+0x1e>
 800c142:	6994      	ldr	r4, [r2, #24]
 800c144:	42a3      	cmp	r3, r4
 800c146:	db01      	blt.n	800c14c <__sfputc_r+0x16>
 800c148:	290a      	cmp	r1, #10
 800c14a:	d103      	bne.n	800c154 <__sfputc_r+0x1e>
 800c14c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c150:	f000 b932 	b.w	800c3b8 <__swbuf_r>
 800c154:	6813      	ldr	r3, [r2, #0]
 800c156:	1c58      	adds	r0, r3, #1
 800c158:	6010      	str	r0, [r2, #0]
 800c15a:	7019      	strb	r1, [r3, #0]
 800c15c:	4608      	mov	r0, r1
 800c15e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c162:	4770      	bx	lr

0800c164 <__sfputs_r>:
 800c164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c166:	4606      	mov	r6, r0
 800c168:	460f      	mov	r7, r1
 800c16a:	4614      	mov	r4, r2
 800c16c:	18d5      	adds	r5, r2, r3
 800c16e:	42ac      	cmp	r4, r5
 800c170:	d101      	bne.n	800c176 <__sfputs_r+0x12>
 800c172:	2000      	movs	r0, #0
 800c174:	e007      	b.n	800c186 <__sfputs_r+0x22>
 800c176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c17a:	463a      	mov	r2, r7
 800c17c:	4630      	mov	r0, r6
 800c17e:	f7ff ffda 	bl	800c136 <__sfputc_r>
 800c182:	1c43      	adds	r3, r0, #1
 800c184:	d1f3      	bne.n	800c16e <__sfputs_r+0xa>
 800c186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c188 <_vfiprintf_r>:
 800c188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c18c:	460d      	mov	r5, r1
 800c18e:	b09d      	sub	sp, #116	@ 0x74
 800c190:	4614      	mov	r4, r2
 800c192:	4698      	mov	r8, r3
 800c194:	4606      	mov	r6, r0
 800c196:	b118      	cbz	r0, 800c1a0 <_vfiprintf_r+0x18>
 800c198:	6a03      	ldr	r3, [r0, #32]
 800c19a:	b90b      	cbnz	r3, 800c1a0 <_vfiprintf_r+0x18>
 800c19c:	f7fe f8f6 	bl	800a38c <__sinit>
 800c1a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1a2:	07d9      	lsls	r1, r3, #31
 800c1a4:	d405      	bmi.n	800c1b2 <_vfiprintf_r+0x2a>
 800c1a6:	89ab      	ldrh	r3, [r5, #12]
 800c1a8:	059a      	lsls	r2, r3, #22
 800c1aa:	d402      	bmi.n	800c1b2 <_vfiprintf_r+0x2a>
 800c1ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1ae:	f7fe fa14 	bl	800a5da <__retarget_lock_acquire_recursive>
 800c1b2:	89ab      	ldrh	r3, [r5, #12]
 800c1b4:	071b      	lsls	r3, r3, #28
 800c1b6:	d501      	bpl.n	800c1bc <_vfiprintf_r+0x34>
 800c1b8:	692b      	ldr	r3, [r5, #16]
 800c1ba:	b99b      	cbnz	r3, 800c1e4 <_vfiprintf_r+0x5c>
 800c1bc:	4629      	mov	r1, r5
 800c1be:	4630      	mov	r0, r6
 800c1c0:	f000 f938 	bl	800c434 <__swsetup_r>
 800c1c4:	b170      	cbz	r0, 800c1e4 <_vfiprintf_r+0x5c>
 800c1c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1c8:	07dc      	lsls	r4, r3, #31
 800c1ca:	d504      	bpl.n	800c1d6 <_vfiprintf_r+0x4e>
 800c1cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c1d0:	b01d      	add	sp, #116	@ 0x74
 800c1d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1d6:	89ab      	ldrh	r3, [r5, #12]
 800c1d8:	0598      	lsls	r0, r3, #22
 800c1da:	d4f7      	bmi.n	800c1cc <_vfiprintf_r+0x44>
 800c1dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1de:	f7fe f9fd 	bl	800a5dc <__retarget_lock_release_recursive>
 800c1e2:	e7f3      	b.n	800c1cc <_vfiprintf_r+0x44>
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1e8:	2320      	movs	r3, #32
 800c1ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c1ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1f2:	2330      	movs	r3, #48	@ 0x30
 800c1f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c3a4 <_vfiprintf_r+0x21c>
 800c1f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c1fc:	f04f 0901 	mov.w	r9, #1
 800c200:	4623      	mov	r3, r4
 800c202:	469a      	mov	sl, r3
 800c204:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c208:	b10a      	cbz	r2, 800c20e <_vfiprintf_r+0x86>
 800c20a:	2a25      	cmp	r2, #37	@ 0x25
 800c20c:	d1f9      	bne.n	800c202 <_vfiprintf_r+0x7a>
 800c20e:	ebba 0b04 	subs.w	fp, sl, r4
 800c212:	d00b      	beq.n	800c22c <_vfiprintf_r+0xa4>
 800c214:	465b      	mov	r3, fp
 800c216:	4622      	mov	r2, r4
 800c218:	4629      	mov	r1, r5
 800c21a:	4630      	mov	r0, r6
 800c21c:	f7ff ffa2 	bl	800c164 <__sfputs_r>
 800c220:	3001      	adds	r0, #1
 800c222:	f000 80a7 	beq.w	800c374 <_vfiprintf_r+0x1ec>
 800c226:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c228:	445a      	add	r2, fp
 800c22a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c22c:	f89a 3000 	ldrb.w	r3, [sl]
 800c230:	2b00      	cmp	r3, #0
 800c232:	f000 809f 	beq.w	800c374 <_vfiprintf_r+0x1ec>
 800c236:	2300      	movs	r3, #0
 800c238:	f04f 32ff 	mov.w	r2, #4294967295
 800c23c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c240:	f10a 0a01 	add.w	sl, sl, #1
 800c244:	9304      	str	r3, [sp, #16]
 800c246:	9307      	str	r3, [sp, #28]
 800c248:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c24c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c24e:	4654      	mov	r4, sl
 800c250:	2205      	movs	r2, #5
 800c252:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c256:	4853      	ldr	r0, [pc, #332]	@ (800c3a4 <_vfiprintf_r+0x21c>)
 800c258:	f7f3 ffda 	bl	8000210 <memchr>
 800c25c:	9a04      	ldr	r2, [sp, #16]
 800c25e:	b9d8      	cbnz	r0, 800c298 <_vfiprintf_r+0x110>
 800c260:	06d1      	lsls	r1, r2, #27
 800c262:	bf44      	itt	mi
 800c264:	2320      	movmi	r3, #32
 800c266:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c26a:	0713      	lsls	r3, r2, #28
 800c26c:	bf44      	itt	mi
 800c26e:	232b      	movmi	r3, #43	@ 0x2b
 800c270:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c274:	f89a 3000 	ldrb.w	r3, [sl]
 800c278:	2b2a      	cmp	r3, #42	@ 0x2a
 800c27a:	d015      	beq.n	800c2a8 <_vfiprintf_r+0x120>
 800c27c:	9a07      	ldr	r2, [sp, #28]
 800c27e:	4654      	mov	r4, sl
 800c280:	2000      	movs	r0, #0
 800c282:	f04f 0c0a 	mov.w	ip, #10
 800c286:	4621      	mov	r1, r4
 800c288:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c28c:	3b30      	subs	r3, #48	@ 0x30
 800c28e:	2b09      	cmp	r3, #9
 800c290:	d94b      	bls.n	800c32a <_vfiprintf_r+0x1a2>
 800c292:	b1b0      	cbz	r0, 800c2c2 <_vfiprintf_r+0x13a>
 800c294:	9207      	str	r2, [sp, #28]
 800c296:	e014      	b.n	800c2c2 <_vfiprintf_r+0x13a>
 800c298:	eba0 0308 	sub.w	r3, r0, r8
 800c29c:	fa09 f303 	lsl.w	r3, r9, r3
 800c2a0:	4313      	orrs	r3, r2
 800c2a2:	9304      	str	r3, [sp, #16]
 800c2a4:	46a2      	mov	sl, r4
 800c2a6:	e7d2      	b.n	800c24e <_vfiprintf_r+0xc6>
 800c2a8:	9b03      	ldr	r3, [sp, #12]
 800c2aa:	1d19      	adds	r1, r3, #4
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	9103      	str	r1, [sp, #12]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	bfbb      	ittet	lt
 800c2b4:	425b      	neglt	r3, r3
 800c2b6:	f042 0202 	orrlt.w	r2, r2, #2
 800c2ba:	9307      	strge	r3, [sp, #28]
 800c2bc:	9307      	strlt	r3, [sp, #28]
 800c2be:	bfb8      	it	lt
 800c2c0:	9204      	strlt	r2, [sp, #16]
 800c2c2:	7823      	ldrb	r3, [r4, #0]
 800c2c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c2c6:	d10a      	bne.n	800c2de <_vfiprintf_r+0x156>
 800c2c8:	7863      	ldrb	r3, [r4, #1]
 800c2ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2cc:	d132      	bne.n	800c334 <_vfiprintf_r+0x1ac>
 800c2ce:	9b03      	ldr	r3, [sp, #12]
 800c2d0:	1d1a      	adds	r2, r3, #4
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	9203      	str	r2, [sp, #12]
 800c2d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c2da:	3402      	adds	r4, #2
 800c2dc:	9305      	str	r3, [sp, #20]
 800c2de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c3b4 <_vfiprintf_r+0x22c>
 800c2e2:	7821      	ldrb	r1, [r4, #0]
 800c2e4:	2203      	movs	r2, #3
 800c2e6:	4650      	mov	r0, sl
 800c2e8:	f7f3 ff92 	bl	8000210 <memchr>
 800c2ec:	b138      	cbz	r0, 800c2fe <_vfiprintf_r+0x176>
 800c2ee:	9b04      	ldr	r3, [sp, #16]
 800c2f0:	eba0 000a 	sub.w	r0, r0, sl
 800c2f4:	2240      	movs	r2, #64	@ 0x40
 800c2f6:	4082      	lsls	r2, r0
 800c2f8:	4313      	orrs	r3, r2
 800c2fa:	3401      	adds	r4, #1
 800c2fc:	9304      	str	r3, [sp, #16]
 800c2fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c302:	4829      	ldr	r0, [pc, #164]	@ (800c3a8 <_vfiprintf_r+0x220>)
 800c304:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c308:	2206      	movs	r2, #6
 800c30a:	f7f3 ff81 	bl	8000210 <memchr>
 800c30e:	2800      	cmp	r0, #0
 800c310:	d03f      	beq.n	800c392 <_vfiprintf_r+0x20a>
 800c312:	4b26      	ldr	r3, [pc, #152]	@ (800c3ac <_vfiprintf_r+0x224>)
 800c314:	bb1b      	cbnz	r3, 800c35e <_vfiprintf_r+0x1d6>
 800c316:	9b03      	ldr	r3, [sp, #12]
 800c318:	3307      	adds	r3, #7
 800c31a:	f023 0307 	bic.w	r3, r3, #7
 800c31e:	3308      	adds	r3, #8
 800c320:	9303      	str	r3, [sp, #12]
 800c322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c324:	443b      	add	r3, r7
 800c326:	9309      	str	r3, [sp, #36]	@ 0x24
 800c328:	e76a      	b.n	800c200 <_vfiprintf_r+0x78>
 800c32a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c32e:	460c      	mov	r4, r1
 800c330:	2001      	movs	r0, #1
 800c332:	e7a8      	b.n	800c286 <_vfiprintf_r+0xfe>
 800c334:	2300      	movs	r3, #0
 800c336:	3401      	adds	r4, #1
 800c338:	9305      	str	r3, [sp, #20]
 800c33a:	4619      	mov	r1, r3
 800c33c:	f04f 0c0a 	mov.w	ip, #10
 800c340:	4620      	mov	r0, r4
 800c342:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c346:	3a30      	subs	r2, #48	@ 0x30
 800c348:	2a09      	cmp	r2, #9
 800c34a:	d903      	bls.n	800c354 <_vfiprintf_r+0x1cc>
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d0c6      	beq.n	800c2de <_vfiprintf_r+0x156>
 800c350:	9105      	str	r1, [sp, #20]
 800c352:	e7c4      	b.n	800c2de <_vfiprintf_r+0x156>
 800c354:	fb0c 2101 	mla	r1, ip, r1, r2
 800c358:	4604      	mov	r4, r0
 800c35a:	2301      	movs	r3, #1
 800c35c:	e7f0      	b.n	800c340 <_vfiprintf_r+0x1b8>
 800c35e:	ab03      	add	r3, sp, #12
 800c360:	9300      	str	r3, [sp, #0]
 800c362:	462a      	mov	r2, r5
 800c364:	4b12      	ldr	r3, [pc, #72]	@ (800c3b0 <_vfiprintf_r+0x228>)
 800c366:	a904      	add	r1, sp, #16
 800c368:	4630      	mov	r0, r6
 800c36a:	f7fd fbcb 	bl	8009b04 <_printf_float>
 800c36e:	4607      	mov	r7, r0
 800c370:	1c78      	adds	r0, r7, #1
 800c372:	d1d6      	bne.n	800c322 <_vfiprintf_r+0x19a>
 800c374:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c376:	07d9      	lsls	r1, r3, #31
 800c378:	d405      	bmi.n	800c386 <_vfiprintf_r+0x1fe>
 800c37a:	89ab      	ldrh	r3, [r5, #12]
 800c37c:	059a      	lsls	r2, r3, #22
 800c37e:	d402      	bmi.n	800c386 <_vfiprintf_r+0x1fe>
 800c380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c382:	f7fe f92b 	bl	800a5dc <__retarget_lock_release_recursive>
 800c386:	89ab      	ldrh	r3, [r5, #12]
 800c388:	065b      	lsls	r3, r3, #25
 800c38a:	f53f af1f 	bmi.w	800c1cc <_vfiprintf_r+0x44>
 800c38e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c390:	e71e      	b.n	800c1d0 <_vfiprintf_r+0x48>
 800c392:	ab03      	add	r3, sp, #12
 800c394:	9300      	str	r3, [sp, #0]
 800c396:	462a      	mov	r2, r5
 800c398:	4b05      	ldr	r3, [pc, #20]	@ (800c3b0 <_vfiprintf_r+0x228>)
 800c39a:	a904      	add	r1, sp, #16
 800c39c:	4630      	mov	r0, r6
 800c39e:	f7fd fe49 	bl	800a034 <_printf_i>
 800c3a2:	e7e4      	b.n	800c36e <_vfiprintf_r+0x1e6>
 800c3a4:	08020760 	.word	0x08020760
 800c3a8:	0802076a 	.word	0x0802076a
 800c3ac:	08009b05 	.word	0x08009b05
 800c3b0:	0800c165 	.word	0x0800c165
 800c3b4:	08020766 	.word	0x08020766

0800c3b8 <__swbuf_r>:
 800c3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ba:	460e      	mov	r6, r1
 800c3bc:	4614      	mov	r4, r2
 800c3be:	4605      	mov	r5, r0
 800c3c0:	b118      	cbz	r0, 800c3ca <__swbuf_r+0x12>
 800c3c2:	6a03      	ldr	r3, [r0, #32]
 800c3c4:	b90b      	cbnz	r3, 800c3ca <__swbuf_r+0x12>
 800c3c6:	f7fd ffe1 	bl	800a38c <__sinit>
 800c3ca:	69a3      	ldr	r3, [r4, #24]
 800c3cc:	60a3      	str	r3, [r4, #8]
 800c3ce:	89a3      	ldrh	r3, [r4, #12]
 800c3d0:	071a      	lsls	r2, r3, #28
 800c3d2:	d501      	bpl.n	800c3d8 <__swbuf_r+0x20>
 800c3d4:	6923      	ldr	r3, [r4, #16]
 800c3d6:	b943      	cbnz	r3, 800c3ea <__swbuf_r+0x32>
 800c3d8:	4621      	mov	r1, r4
 800c3da:	4628      	mov	r0, r5
 800c3dc:	f000 f82a 	bl	800c434 <__swsetup_r>
 800c3e0:	b118      	cbz	r0, 800c3ea <__swbuf_r+0x32>
 800c3e2:	f04f 37ff 	mov.w	r7, #4294967295
 800c3e6:	4638      	mov	r0, r7
 800c3e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3ea:	6823      	ldr	r3, [r4, #0]
 800c3ec:	6922      	ldr	r2, [r4, #16]
 800c3ee:	1a98      	subs	r0, r3, r2
 800c3f0:	6963      	ldr	r3, [r4, #20]
 800c3f2:	b2f6      	uxtb	r6, r6
 800c3f4:	4283      	cmp	r3, r0
 800c3f6:	4637      	mov	r7, r6
 800c3f8:	dc05      	bgt.n	800c406 <__swbuf_r+0x4e>
 800c3fa:	4621      	mov	r1, r4
 800c3fc:	4628      	mov	r0, r5
 800c3fe:	f7ff fd99 	bl	800bf34 <_fflush_r>
 800c402:	2800      	cmp	r0, #0
 800c404:	d1ed      	bne.n	800c3e2 <__swbuf_r+0x2a>
 800c406:	68a3      	ldr	r3, [r4, #8]
 800c408:	3b01      	subs	r3, #1
 800c40a:	60a3      	str	r3, [r4, #8]
 800c40c:	6823      	ldr	r3, [r4, #0]
 800c40e:	1c5a      	adds	r2, r3, #1
 800c410:	6022      	str	r2, [r4, #0]
 800c412:	701e      	strb	r6, [r3, #0]
 800c414:	6962      	ldr	r2, [r4, #20]
 800c416:	1c43      	adds	r3, r0, #1
 800c418:	429a      	cmp	r2, r3
 800c41a:	d004      	beq.n	800c426 <__swbuf_r+0x6e>
 800c41c:	89a3      	ldrh	r3, [r4, #12]
 800c41e:	07db      	lsls	r3, r3, #31
 800c420:	d5e1      	bpl.n	800c3e6 <__swbuf_r+0x2e>
 800c422:	2e0a      	cmp	r6, #10
 800c424:	d1df      	bne.n	800c3e6 <__swbuf_r+0x2e>
 800c426:	4621      	mov	r1, r4
 800c428:	4628      	mov	r0, r5
 800c42a:	f7ff fd83 	bl	800bf34 <_fflush_r>
 800c42e:	2800      	cmp	r0, #0
 800c430:	d0d9      	beq.n	800c3e6 <__swbuf_r+0x2e>
 800c432:	e7d6      	b.n	800c3e2 <__swbuf_r+0x2a>

0800c434 <__swsetup_r>:
 800c434:	b538      	push	{r3, r4, r5, lr}
 800c436:	4b29      	ldr	r3, [pc, #164]	@ (800c4dc <__swsetup_r+0xa8>)
 800c438:	4605      	mov	r5, r0
 800c43a:	6818      	ldr	r0, [r3, #0]
 800c43c:	460c      	mov	r4, r1
 800c43e:	b118      	cbz	r0, 800c448 <__swsetup_r+0x14>
 800c440:	6a03      	ldr	r3, [r0, #32]
 800c442:	b90b      	cbnz	r3, 800c448 <__swsetup_r+0x14>
 800c444:	f7fd ffa2 	bl	800a38c <__sinit>
 800c448:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c44c:	0719      	lsls	r1, r3, #28
 800c44e:	d422      	bmi.n	800c496 <__swsetup_r+0x62>
 800c450:	06da      	lsls	r2, r3, #27
 800c452:	d407      	bmi.n	800c464 <__swsetup_r+0x30>
 800c454:	2209      	movs	r2, #9
 800c456:	602a      	str	r2, [r5, #0]
 800c458:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c45c:	81a3      	strh	r3, [r4, #12]
 800c45e:	f04f 30ff 	mov.w	r0, #4294967295
 800c462:	e033      	b.n	800c4cc <__swsetup_r+0x98>
 800c464:	0758      	lsls	r0, r3, #29
 800c466:	d512      	bpl.n	800c48e <__swsetup_r+0x5a>
 800c468:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c46a:	b141      	cbz	r1, 800c47e <__swsetup_r+0x4a>
 800c46c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c470:	4299      	cmp	r1, r3
 800c472:	d002      	beq.n	800c47a <__swsetup_r+0x46>
 800c474:	4628      	mov	r0, r5
 800c476:	f7fe feff 	bl	800b278 <_free_r>
 800c47a:	2300      	movs	r3, #0
 800c47c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c47e:	89a3      	ldrh	r3, [r4, #12]
 800c480:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c484:	81a3      	strh	r3, [r4, #12]
 800c486:	2300      	movs	r3, #0
 800c488:	6063      	str	r3, [r4, #4]
 800c48a:	6923      	ldr	r3, [r4, #16]
 800c48c:	6023      	str	r3, [r4, #0]
 800c48e:	89a3      	ldrh	r3, [r4, #12]
 800c490:	f043 0308 	orr.w	r3, r3, #8
 800c494:	81a3      	strh	r3, [r4, #12]
 800c496:	6923      	ldr	r3, [r4, #16]
 800c498:	b94b      	cbnz	r3, 800c4ae <__swsetup_r+0x7a>
 800c49a:	89a3      	ldrh	r3, [r4, #12]
 800c49c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c4a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4a4:	d003      	beq.n	800c4ae <__swsetup_r+0x7a>
 800c4a6:	4621      	mov	r1, r4
 800c4a8:	4628      	mov	r0, r5
 800c4aa:	f000 f883 	bl	800c5b4 <__smakebuf_r>
 800c4ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4b2:	f013 0201 	ands.w	r2, r3, #1
 800c4b6:	d00a      	beq.n	800c4ce <__swsetup_r+0x9a>
 800c4b8:	2200      	movs	r2, #0
 800c4ba:	60a2      	str	r2, [r4, #8]
 800c4bc:	6962      	ldr	r2, [r4, #20]
 800c4be:	4252      	negs	r2, r2
 800c4c0:	61a2      	str	r2, [r4, #24]
 800c4c2:	6922      	ldr	r2, [r4, #16]
 800c4c4:	b942      	cbnz	r2, 800c4d8 <__swsetup_r+0xa4>
 800c4c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c4ca:	d1c5      	bne.n	800c458 <__swsetup_r+0x24>
 800c4cc:	bd38      	pop	{r3, r4, r5, pc}
 800c4ce:	0799      	lsls	r1, r3, #30
 800c4d0:	bf58      	it	pl
 800c4d2:	6962      	ldrpl	r2, [r4, #20]
 800c4d4:	60a2      	str	r2, [r4, #8]
 800c4d6:	e7f4      	b.n	800c4c2 <__swsetup_r+0x8e>
 800c4d8:	2000      	movs	r0, #0
 800c4da:	e7f7      	b.n	800c4cc <__swsetup_r+0x98>
 800c4dc:	20000018 	.word	0x20000018

0800c4e0 <_raise_r>:
 800c4e0:	291f      	cmp	r1, #31
 800c4e2:	b538      	push	{r3, r4, r5, lr}
 800c4e4:	4605      	mov	r5, r0
 800c4e6:	460c      	mov	r4, r1
 800c4e8:	d904      	bls.n	800c4f4 <_raise_r+0x14>
 800c4ea:	2316      	movs	r3, #22
 800c4ec:	6003      	str	r3, [r0, #0]
 800c4ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c4f2:	bd38      	pop	{r3, r4, r5, pc}
 800c4f4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c4f6:	b112      	cbz	r2, 800c4fe <_raise_r+0x1e>
 800c4f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c4fc:	b94b      	cbnz	r3, 800c512 <_raise_r+0x32>
 800c4fe:	4628      	mov	r0, r5
 800c500:	f000 f830 	bl	800c564 <_getpid_r>
 800c504:	4622      	mov	r2, r4
 800c506:	4601      	mov	r1, r0
 800c508:	4628      	mov	r0, r5
 800c50a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c50e:	f000 b817 	b.w	800c540 <_kill_r>
 800c512:	2b01      	cmp	r3, #1
 800c514:	d00a      	beq.n	800c52c <_raise_r+0x4c>
 800c516:	1c59      	adds	r1, r3, #1
 800c518:	d103      	bne.n	800c522 <_raise_r+0x42>
 800c51a:	2316      	movs	r3, #22
 800c51c:	6003      	str	r3, [r0, #0]
 800c51e:	2001      	movs	r0, #1
 800c520:	e7e7      	b.n	800c4f2 <_raise_r+0x12>
 800c522:	2100      	movs	r1, #0
 800c524:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c528:	4620      	mov	r0, r4
 800c52a:	4798      	blx	r3
 800c52c:	2000      	movs	r0, #0
 800c52e:	e7e0      	b.n	800c4f2 <_raise_r+0x12>

0800c530 <raise>:
 800c530:	4b02      	ldr	r3, [pc, #8]	@ (800c53c <raise+0xc>)
 800c532:	4601      	mov	r1, r0
 800c534:	6818      	ldr	r0, [r3, #0]
 800c536:	f7ff bfd3 	b.w	800c4e0 <_raise_r>
 800c53a:	bf00      	nop
 800c53c:	20000018 	.word	0x20000018

0800c540 <_kill_r>:
 800c540:	b538      	push	{r3, r4, r5, lr}
 800c542:	4d07      	ldr	r5, [pc, #28]	@ (800c560 <_kill_r+0x20>)
 800c544:	2300      	movs	r3, #0
 800c546:	4604      	mov	r4, r0
 800c548:	4608      	mov	r0, r1
 800c54a:	4611      	mov	r1, r2
 800c54c:	602b      	str	r3, [r5, #0]
 800c54e:	f7f6 fae7 	bl	8002b20 <_kill>
 800c552:	1c43      	adds	r3, r0, #1
 800c554:	d102      	bne.n	800c55c <_kill_r+0x1c>
 800c556:	682b      	ldr	r3, [r5, #0]
 800c558:	b103      	cbz	r3, 800c55c <_kill_r+0x1c>
 800c55a:	6023      	str	r3, [r4, #0]
 800c55c:	bd38      	pop	{r3, r4, r5, pc}
 800c55e:	bf00      	nop
 800c560:	20018e68 	.word	0x20018e68

0800c564 <_getpid_r>:
 800c564:	f7f6 bad4 	b.w	8002b10 <_getpid>

0800c568 <__swhatbuf_r>:
 800c568:	b570      	push	{r4, r5, r6, lr}
 800c56a:	460c      	mov	r4, r1
 800c56c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c570:	2900      	cmp	r1, #0
 800c572:	b096      	sub	sp, #88	@ 0x58
 800c574:	4615      	mov	r5, r2
 800c576:	461e      	mov	r6, r3
 800c578:	da0d      	bge.n	800c596 <__swhatbuf_r+0x2e>
 800c57a:	89a3      	ldrh	r3, [r4, #12]
 800c57c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c580:	f04f 0100 	mov.w	r1, #0
 800c584:	bf14      	ite	ne
 800c586:	2340      	movne	r3, #64	@ 0x40
 800c588:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c58c:	2000      	movs	r0, #0
 800c58e:	6031      	str	r1, [r6, #0]
 800c590:	602b      	str	r3, [r5, #0]
 800c592:	b016      	add	sp, #88	@ 0x58
 800c594:	bd70      	pop	{r4, r5, r6, pc}
 800c596:	466a      	mov	r2, sp
 800c598:	f000 f848 	bl	800c62c <_fstat_r>
 800c59c:	2800      	cmp	r0, #0
 800c59e:	dbec      	blt.n	800c57a <__swhatbuf_r+0x12>
 800c5a0:	9901      	ldr	r1, [sp, #4]
 800c5a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c5a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c5aa:	4259      	negs	r1, r3
 800c5ac:	4159      	adcs	r1, r3
 800c5ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c5b2:	e7eb      	b.n	800c58c <__swhatbuf_r+0x24>

0800c5b4 <__smakebuf_r>:
 800c5b4:	898b      	ldrh	r3, [r1, #12]
 800c5b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5b8:	079d      	lsls	r5, r3, #30
 800c5ba:	4606      	mov	r6, r0
 800c5bc:	460c      	mov	r4, r1
 800c5be:	d507      	bpl.n	800c5d0 <__smakebuf_r+0x1c>
 800c5c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c5c4:	6023      	str	r3, [r4, #0]
 800c5c6:	6123      	str	r3, [r4, #16]
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	6163      	str	r3, [r4, #20]
 800c5cc:	b003      	add	sp, #12
 800c5ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5d0:	ab01      	add	r3, sp, #4
 800c5d2:	466a      	mov	r2, sp
 800c5d4:	f7ff ffc8 	bl	800c568 <__swhatbuf_r>
 800c5d8:	9f00      	ldr	r7, [sp, #0]
 800c5da:	4605      	mov	r5, r0
 800c5dc:	4639      	mov	r1, r7
 800c5de:	4630      	mov	r0, r6
 800c5e0:	f7fe febe 	bl	800b360 <_malloc_r>
 800c5e4:	b948      	cbnz	r0, 800c5fa <__smakebuf_r+0x46>
 800c5e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5ea:	059a      	lsls	r2, r3, #22
 800c5ec:	d4ee      	bmi.n	800c5cc <__smakebuf_r+0x18>
 800c5ee:	f023 0303 	bic.w	r3, r3, #3
 800c5f2:	f043 0302 	orr.w	r3, r3, #2
 800c5f6:	81a3      	strh	r3, [r4, #12]
 800c5f8:	e7e2      	b.n	800c5c0 <__smakebuf_r+0xc>
 800c5fa:	89a3      	ldrh	r3, [r4, #12]
 800c5fc:	6020      	str	r0, [r4, #0]
 800c5fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c602:	81a3      	strh	r3, [r4, #12]
 800c604:	9b01      	ldr	r3, [sp, #4]
 800c606:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c60a:	b15b      	cbz	r3, 800c624 <__smakebuf_r+0x70>
 800c60c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c610:	4630      	mov	r0, r6
 800c612:	f000 f81d 	bl	800c650 <_isatty_r>
 800c616:	b128      	cbz	r0, 800c624 <__smakebuf_r+0x70>
 800c618:	89a3      	ldrh	r3, [r4, #12]
 800c61a:	f023 0303 	bic.w	r3, r3, #3
 800c61e:	f043 0301 	orr.w	r3, r3, #1
 800c622:	81a3      	strh	r3, [r4, #12]
 800c624:	89a3      	ldrh	r3, [r4, #12]
 800c626:	431d      	orrs	r5, r3
 800c628:	81a5      	strh	r5, [r4, #12]
 800c62a:	e7cf      	b.n	800c5cc <__smakebuf_r+0x18>

0800c62c <_fstat_r>:
 800c62c:	b538      	push	{r3, r4, r5, lr}
 800c62e:	4d07      	ldr	r5, [pc, #28]	@ (800c64c <_fstat_r+0x20>)
 800c630:	2300      	movs	r3, #0
 800c632:	4604      	mov	r4, r0
 800c634:	4608      	mov	r0, r1
 800c636:	4611      	mov	r1, r2
 800c638:	602b      	str	r3, [r5, #0]
 800c63a:	f7f6 fad1 	bl	8002be0 <_fstat>
 800c63e:	1c43      	adds	r3, r0, #1
 800c640:	d102      	bne.n	800c648 <_fstat_r+0x1c>
 800c642:	682b      	ldr	r3, [r5, #0]
 800c644:	b103      	cbz	r3, 800c648 <_fstat_r+0x1c>
 800c646:	6023      	str	r3, [r4, #0]
 800c648:	bd38      	pop	{r3, r4, r5, pc}
 800c64a:	bf00      	nop
 800c64c:	20018e68 	.word	0x20018e68

0800c650 <_isatty_r>:
 800c650:	b538      	push	{r3, r4, r5, lr}
 800c652:	4d06      	ldr	r5, [pc, #24]	@ (800c66c <_isatty_r+0x1c>)
 800c654:	2300      	movs	r3, #0
 800c656:	4604      	mov	r4, r0
 800c658:	4608      	mov	r0, r1
 800c65a:	602b      	str	r3, [r5, #0]
 800c65c:	f7f6 fad0 	bl	8002c00 <_isatty>
 800c660:	1c43      	adds	r3, r0, #1
 800c662:	d102      	bne.n	800c66a <_isatty_r+0x1a>
 800c664:	682b      	ldr	r3, [r5, #0]
 800c666:	b103      	cbz	r3, 800c66a <_isatty_r+0x1a>
 800c668:	6023      	str	r3, [r4, #0]
 800c66a:	bd38      	pop	{r3, r4, r5, pc}
 800c66c:	20018e68 	.word	0x20018e68

0800c670 <hypot>:
 800c670:	b508      	push	{r3, lr}
 800c672:	ed2d 8b06 	vpush	{d8-d10}
 800c676:	eeb0 aa40 	vmov.f32	s20, s0
 800c67a:	eef0 aa60 	vmov.f32	s21, s1
 800c67e:	eeb0 9a41 	vmov.f32	s18, s2
 800c682:	eef0 9a61 	vmov.f32	s19, s3
 800c686:	f000 f9d3 	bl	800ca30 <__ieee754_hypot>
 800c68a:	eeb0 8a40 	vmov.f32	s16, s0
 800c68e:	eef0 8a60 	vmov.f32	s17, s1
 800c692:	f000 f9c1 	bl	800ca18 <finite>
 800c696:	b998      	cbnz	r0, 800c6c0 <hypot+0x50>
 800c698:	eeb0 0a4a 	vmov.f32	s0, s20
 800c69c:	eef0 0a6a 	vmov.f32	s1, s21
 800c6a0:	f000 f9ba 	bl	800ca18 <finite>
 800c6a4:	b160      	cbz	r0, 800c6c0 <hypot+0x50>
 800c6a6:	eeb0 0a49 	vmov.f32	s0, s18
 800c6aa:	eef0 0a69 	vmov.f32	s1, s19
 800c6ae:	f000 f9b3 	bl	800ca18 <finite>
 800c6b2:	b128      	cbz	r0, 800c6c0 <hypot+0x50>
 800c6b4:	f7fd ff66 	bl	800a584 <__errno>
 800c6b8:	ed9f 8b05 	vldr	d8, [pc, #20]	@ 800c6d0 <hypot+0x60>
 800c6bc:	2322      	movs	r3, #34	@ 0x22
 800c6be:	6003      	str	r3, [r0, #0]
 800c6c0:	eeb0 0a48 	vmov.f32	s0, s16
 800c6c4:	eef0 0a68 	vmov.f32	s1, s17
 800c6c8:	ecbd 8b06 	vpop	{d8-d10}
 800c6cc:	bd08      	pop	{r3, pc}
 800c6ce:	bf00      	nop
 800c6d0:	00000000 	.word	0x00000000
 800c6d4:	7ff00000 	.word	0x7ff00000

0800c6d8 <atan>:
 800c6d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6dc:	ec55 4b10 	vmov	r4, r5, d0
 800c6e0:	4bbf      	ldr	r3, [pc, #764]	@ (800c9e0 <atan+0x308>)
 800c6e2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800c6e6:	429e      	cmp	r6, r3
 800c6e8:	46ab      	mov	fp, r5
 800c6ea:	d918      	bls.n	800c71e <atan+0x46>
 800c6ec:	4bbd      	ldr	r3, [pc, #756]	@ (800c9e4 <atan+0x30c>)
 800c6ee:	429e      	cmp	r6, r3
 800c6f0:	d801      	bhi.n	800c6f6 <atan+0x1e>
 800c6f2:	d109      	bne.n	800c708 <atan+0x30>
 800c6f4:	b144      	cbz	r4, 800c708 <atan+0x30>
 800c6f6:	4622      	mov	r2, r4
 800c6f8:	462b      	mov	r3, r5
 800c6fa:	4620      	mov	r0, r4
 800c6fc:	4629      	mov	r1, r5
 800c6fe:	f7f3 fde5 	bl	80002cc <__adddf3>
 800c702:	4604      	mov	r4, r0
 800c704:	460d      	mov	r5, r1
 800c706:	e006      	b.n	800c716 <atan+0x3e>
 800c708:	f1bb 0f00 	cmp.w	fp, #0
 800c70c:	f340 812b 	ble.w	800c966 <atan+0x28e>
 800c710:	a597      	add	r5, pc, #604	@ (adr r5, 800c970 <atan+0x298>)
 800c712:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c716:	ec45 4b10 	vmov	d0, r4, r5
 800c71a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c71e:	4bb2      	ldr	r3, [pc, #712]	@ (800c9e8 <atan+0x310>)
 800c720:	429e      	cmp	r6, r3
 800c722:	d813      	bhi.n	800c74c <atan+0x74>
 800c724:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800c728:	429e      	cmp	r6, r3
 800c72a:	d80c      	bhi.n	800c746 <atan+0x6e>
 800c72c:	a392      	add	r3, pc, #584	@ (adr r3, 800c978 <atan+0x2a0>)
 800c72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c732:	4620      	mov	r0, r4
 800c734:	4629      	mov	r1, r5
 800c736:	f7f3 fdc9 	bl	80002cc <__adddf3>
 800c73a:	4bac      	ldr	r3, [pc, #688]	@ (800c9ec <atan+0x314>)
 800c73c:	2200      	movs	r2, #0
 800c73e:	f7f4 fa0b 	bl	8000b58 <__aeabi_dcmpgt>
 800c742:	2800      	cmp	r0, #0
 800c744:	d1e7      	bne.n	800c716 <atan+0x3e>
 800c746:	f04f 3aff 	mov.w	sl, #4294967295
 800c74a:	e029      	b.n	800c7a0 <atan+0xc8>
 800c74c:	f000 f95c 	bl	800ca08 <fabs>
 800c750:	4ba7      	ldr	r3, [pc, #668]	@ (800c9f0 <atan+0x318>)
 800c752:	429e      	cmp	r6, r3
 800c754:	ec55 4b10 	vmov	r4, r5, d0
 800c758:	f200 80bc 	bhi.w	800c8d4 <atan+0x1fc>
 800c75c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800c760:	429e      	cmp	r6, r3
 800c762:	f200 809e 	bhi.w	800c8a2 <atan+0x1ca>
 800c766:	4622      	mov	r2, r4
 800c768:	462b      	mov	r3, r5
 800c76a:	4620      	mov	r0, r4
 800c76c:	4629      	mov	r1, r5
 800c76e:	f7f3 fdad 	bl	80002cc <__adddf3>
 800c772:	4b9e      	ldr	r3, [pc, #632]	@ (800c9ec <atan+0x314>)
 800c774:	2200      	movs	r2, #0
 800c776:	f7f3 fda7 	bl	80002c8 <__aeabi_dsub>
 800c77a:	2200      	movs	r2, #0
 800c77c:	4606      	mov	r6, r0
 800c77e:	460f      	mov	r7, r1
 800c780:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c784:	4620      	mov	r0, r4
 800c786:	4629      	mov	r1, r5
 800c788:	f7f3 fda0 	bl	80002cc <__adddf3>
 800c78c:	4602      	mov	r2, r0
 800c78e:	460b      	mov	r3, r1
 800c790:	4630      	mov	r0, r6
 800c792:	4639      	mov	r1, r7
 800c794:	f7f4 f87a 	bl	800088c <__aeabi_ddiv>
 800c798:	f04f 0a00 	mov.w	sl, #0
 800c79c:	4604      	mov	r4, r0
 800c79e:	460d      	mov	r5, r1
 800c7a0:	4622      	mov	r2, r4
 800c7a2:	462b      	mov	r3, r5
 800c7a4:	4620      	mov	r0, r4
 800c7a6:	4629      	mov	r1, r5
 800c7a8:	f7f3 ff46 	bl	8000638 <__aeabi_dmul>
 800c7ac:	4602      	mov	r2, r0
 800c7ae:	460b      	mov	r3, r1
 800c7b0:	4680      	mov	r8, r0
 800c7b2:	4689      	mov	r9, r1
 800c7b4:	f7f3 ff40 	bl	8000638 <__aeabi_dmul>
 800c7b8:	a371      	add	r3, pc, #452	@ (adr r3, 800c980 <atan+0x2a8>)
 800c7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7be:	4606      	mov	r6, r0
 800c7c0:	460f      	mov	r7, r1
 800c7c2:	f7f3 ff39 	bl	8000638 <__aeabi_dmul>
 800c7c6:	a370      	add	r3, pc, #448	@ (adr r3, 800c988 <atan+0x2b0>)
 800c7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7cc:	f7f3 fd7e 	bl	80002cc <__adddf3>
 800c7d0:	4632      	mov	r2, r6
 800c7d2:	463b      	mov	r3, r7
 800c7d4:	f7f3 ff30 	bl	8000638 <__aeabi_dmul>
 800c7d8:	a36d      	add	r3, pc, #436	@ (adr r3, 800c990 <atan+0x2b8>)
 800c7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7de:	f7f3 fd75 	bl	80002cc <__adddf3>
 800c7e2:	4632      	mov	r2, r6
 800c7e4:	463b      	mov	r3, r7
 800c7e6:	f7f3 ff27 	bl	8000638 <__aeabi_dmul>
 800c7ea:	a36b      	add	r3, pc, #428	@ (adr r3, 800c998 <atan+0x2c0>)
 800c7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f0:	f7f3 fd6c 	bl	80002cc <__adddf3>
 800c7f4:	4632      	mov	r2, r6
 800c7f6:	463b      	mov	r3, r7
 800c7f8:	f7f3 ff1e 	bl	8000638 <__aeabi_dmul>
 800c7fc:	a368      	add	r3, pc, #416	@ (adr r3, 800c9a0 <atan+0x2c8>)
 800c7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c802:	f7f3 fd63 	bl	80002cc <__adddf3>
 800c806:	4632      	mov	r2, r6
 800c808:	463b      	mov	r3, r7
 800c80a:	f7f3 ff15 	bl	8000638 <__aeabi_dmul>
 800c80e:	a366      	add	r3, pc, #408	@ (adr r3, 800c9a8 <atan+0x2d0>)
 800c810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c814:	f7f3 fd5a 	bl	80002cc <__adddf3>
 800c818:	4642      	mov	r2, r8
 800c81a:	464b      	mov	r3, r9
 800c81c:	f7f3 ff0c 	bl	8000638 <__aeabi_dmul>
 800c820:	a363      	add	r3, pc, #396	@ (adr r3, 800c9b0 <atan+0x2d8>)
 800c822:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c826:	4680      	mov	r8, r0
 800c828:	4689      	mov	r9, r1
 800c82a:	4630      	mov	r0, r6
 800c82c:	4639      	mov	r1, r7
 800c82e:	f7f3 ff03 	bl	8000638 <__aeabi_dmul>
 800c832:	a361      	add	r3, pc, #388	@ (adr r3, 800c9b8 <atan+0x2e0>)
 800c834:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c838:	f7f3 fd46 	bl	80002c8 <__aeabi_dsub>
 800c83c:	4632      	mov	r2, r6
 800c83e:	463b      	mov	r3, r7
 800c840:	f7f3 fefa 	bl	8000638 <__aeabi_dmul>
 800c844:	a35e      	add	r3, pc, #376	@ (adr r3, 800c9c0 <atan+0x2e8>)
 800c846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84a:	f7f3 fd3d 	bl	80002c8 <__aeabi_dsub>
 800c84e:	4632      	mov	r2, r6
 800c850:	463b      	mov	r3, r7
 800c852:	f7f3 fef1 	bl	8000638 <__aeabi_dmul>
 800c856:	a35c      	add	r3, pc, #368	@ (adr r3, 800c9c8 <atan+0x2f0>)
 800c858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c85c:	f7f3 fd34 	bl	80002c8 <__aeabi_dsub>
 800c860:	4632      	mov	r2, r6
 800c862:	463b      	mov	r3, r7
 800c864:	f7f3 fee8 	bl	8000638 <__aeabi_dmul>
 800c868:	a359      	add	r3, pc, #356	@ (adr r3, 800c9d0 <atan+0x2f8>)
 800c86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86e:	f7f3 fd2b 	bl	80002c8 <__aeabi_dsub>
 800c872:	4632      	mov	r2, r6
 800c874:	463b      	mov	r3, r7
 800c876:	f7f3 fedf 	bl	8000638 <__aeabi_dmul>
 800c87a:	4602      	mov	r2, r0
 800c87c:	460b      	mov	r3, r1
 800c87e:	4640      	mov	r0, r8
 800c880:	4649      	mov	r1, r9
 800c882:	f7f3 fd23 	bl	80002cc <__adddf3>
 800c886:	4622      	mov	r2, r4
 800c888:	462b      	mov	r3, r5
 800c88a:	f7f3 fed5 	bl	8000638 <__aeabi_dmul>
 800c88e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c892:	4602      	mov	r2, r0
 800c894:	460b      	mov	r3, r1
 800c896:	d148      	bne.n	800c92a <atan+0x252>
 800c898:	4620      	mov	r0, r4
 800c89a:	4629      	mov	r1, r5
 800c89c:	f7f3 fd14 	bl	80002c8 <__aeabi_dsub>
 800c8a0:	e72f      	b.n	800c702 <atan+0x2a>
 800c8a2:	4b52      	ldr	r3, [pc, #328]	@ (800c9ec <atan+0x314>)
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	4620      	mov	r0, r4
 800c8a8:	4629      	mov	r1, r5
 800c8aa:	f7f3 fd0d 	bl	80002c8 <__aeabi_dsub>
 800c8ae:	4b4f      	ldr	r3, [pc, #316]	@ (800c9ec <atan+0x314>)
 800c8b0:	4606      	mov	r6, r0
 800c8b2:	460f      	mov	r7, r1
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	4620      	mov	r0, r4
 800c8b8:	4629      	mov	r1, r5
 800c8ba:	f7f3 fd07 	bl	80002cc <__adddf3>
 800c8be:	4602      	mov	r2, r0
 800c8c0:	460b      	mov	r3, r1
 800c8c2:	4630      	mov	r0, r6
 800c8c4:	4639      	mov	r1, r7
 800c8c6:	f7f3 ffe1 	bl	800088c <__aeabi_ddiv>
 800c8ca:	f04f 0a01 	mov.w	sl, #1
 800c8ce:	4604      	mov	r4, r0
 800c8d0:	460d      	mov	r5, r1
 800c8d2:	e765      	b.n	800c7a0 <atan+0xc8>
 800c8d4:	4b47      	ldr	r3, [pc, #284]	@ (800c9f4 <atan+0x31c>)
 800c8d6:	429e      	cmp	r6, r3
 800c8d8:	d21c      	bcs.n	800c914 <atan+0x23c>
 800c8da:	4b47      	ldr	r3, [pc, #284]	@ (800c9f8 <atan+0x320>)
 800c8dc:	2200      	movs	r2, #0
 800c8de:	4620      	mov	r0, r4
 800c8e0:	4629      	mov	r1, r5
 800c8e2:	f7f3 fcf1 	bl	80002c8 <__aeabi_dsub>
 800c8e6:	4b44      	ldr	r3, [pc, #272]	@ (800c9f8 <atan+0x320>)
 800c8e8:	4606      	mov	r6, r0
 800c8ea:	460f      	mov	r7, r1
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	4620      	mov	r0, r4
 800c8f0:	4629      	mov	r1, r5
 800c8f2:	f7f3 fea1 	bl	8000638 <__aeabi_dmul>
 800c8f6:	4b3d      	ldr	r3, [pc, #244]	@ (800c9ec <atan+0x314>)
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	f7f3 fce7 	bl	80002cc <__adddf3>
 800c8fe:	4602      	mov	r2, r0
 800c900:	460b      	mov	r3, r1
 800c902:	4630      	mov	r0, r6
 800c904:	4639      	mov	r1, r7
 800c906:	f7f3 ffc1 	bl	800088c <__aeabi_ddiv>
 800c90a:	f04f 0a02 	mov.w	sl, #2
 800c90e:	4604      	mov	r4, r0
 800c910:	460d      	mov	r5, r1
 800c912:	e745      	b.n	800c7a0 <atan+0xc8>
 800c914:	4622      	mov	r2, r4
 800c916:	462b      	mov	r3, r5
 800c918:	4938      	ldr	r1, [pc, #224]	@ (800c9fc <atan+0x324>)
 800c91a:	2000      	movs	r0, #0
 800c91c:	f7f3 ffb6 	bl	800088c <__aeabi_ddiv>
 800c920:	f04f 0a03 	mov.w	sl, #3
 800c924:	4604      	mov	r4, r0
 800c926:	460d      	mov	r5, r1
 800c928:	e73a      	b.n	800c7a0 <atan+0xc8>
 800c92a:	4b35      	ldr	r3, [pc, #212]	@ (800ca00 <atan+0x328>)
 800c92c:	4e35      	ldr	r6, [pc, #212]	@ (800ca04 <atan+0x32c>)
 800c92e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c932:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c936:	f7f3 fcc7 	bl	80002c8 <__aeabi_dsub>
 800c93a:	4622      	mov	r2, r4
 800c93c:	462b      	mov	r3, r5
 800c93e:	f7f3 fcc3 	bl	80002c8 <__aeabi_dsub>
 800c942:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c946:	4602      	mov	r2, r0
 800c948:	460b      	mov	r3, r1
 800c94a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c94e:	f7f3 fcbb 	bl	80002c8 <__aeabi_dsub>
 800c952:	f1bb 0f00 	cmp.w	fp, #0
 800c956:	4604      	mov	r4, r0
 800c958:	460d      	mov	r5, r1
 800c95a:	f6bf aedc 	bge.w	800c716 <atan+0x3e>
 800c95e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c962:	461d      	mov	r5, r3
 800c964:	e6d7      	b.n	800c716 <atan+0x3e>
 800c966:	a51c      	add	r5, pc, #112	@ (adr r5, 800c9d8 <atan+0x300>)
 800c968:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c96c:	e6d3      	b.n	800c716 <atan+0x3e>
 800c96e:	bf00      	nop
 800c970:	54442d18 	.word	0x54442d18
 800c974:	3ff921fb 	.word	0x3ff921fb
 800c978:	8800759c 	.word	0x8800759c
 800c97c:	7e37e43c 	.word	0x7e37e43c
 800c980:	e322da11 	.word	0xe322da11
 800c984:	3f90ad3a 	.word	0x3f90ad3a
 800c988:	24760deb 	.word	0x24760deb
 800c98c:	3fa97b4b 	.word	0x3fa97b4b
 800c990:	a0d03d51 	.word	0xa0d03d51
 800c994:	3fb10d66 	.word	0x3fb10d66
 800c998:	c54c206e 	.word	0xc54c206e
 800c99c:	3fb745cd 	.word	0x3fb745cd
 800c9a0:	920083ff 	.word	0x920083ff
 800c9a4:	3fc24924 	.word	0x3fc24924
 800c9a8:	5555550d 	.word	0x5555550d
 800c9ac:	3fd55555 	.word	0x3fd55555
 800c9b0:	2c6a6c2f 	.word	0x2c6a6c2f
 800c9b4:	bfa2b444 	.word	0xbfa2b444
 800c9b8:	52defd9a 	.word	0x52defd9a
 800c9bc:	3fadde2d 	.word	0x3fadde2d
 800c9c0:	af749a6d 	.word	0xaf749a6d
 800c9c4:	3fb3b0f2 	.word	0x3fb3b0f2
 800c9c8:	fe231671 	.word	0xfe231671
 800c9cc:	3fbc71c6 	.word	0x3fbc71c6
 800c9d0:	9998ebc4 	.word	0x9998ebc4
 800c9d4:	3fc99999 	.word	0x3fc99999
 800c9d8:	54442d18 	.word	0x54442d18
 800c9dc:	bff921fb 	.word	0xbff921fb
 800c9e0:	440fffff 	.word	0x440fffff
 800c9e4:	7ff00000 	.word	0x7ff00000
 800c9e8:	3fdbffff 	.word	0x3fdbffff
 800c9ec:	3ff00000 	.word	0x3ff00000
 800c9f0:	3ff2ffff 	.word	0x3ff2ffff
 800c9f4:	40038000 	.word	0x40038000
 800c9f8:	3ff80000 	.word	0x3ff80000
 800c9fc:	bff00000 	.word	0xbff00000
 800ca00:	080208b8 	.word	0x080208b8
 800ca04:	080208d8 	.word	0x080208d8

0800ca08 <fabs>:
 800ca08:	ec51 0b10 	vmov	r0, r1, d0
 800ca0c:	4602      	mov	r2, r0
 800ca0e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ca12:	ec43 2b10 	vmov	d0, r2, r3
 800ca16:	4770      	bx	lr

0800ca18 <finite>:
 800ca18:	b082      	sub	sp, #8
 800ca1a:	ed8d 0b00 	vstr	d0, [sp]
 800ca1e:	9801      	ldr	r0, [sp, #4]
 800ca20:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800ca24:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800ca28:	0fc0      	lsrs	r0, r0, #31
 800ca2a:	b002      	add	sp, #8
 800ca2c:	4770      	bx	lr
	...

0800ca30 <__ieee754_hypot>:
 800ca30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca34:	ec51 0b10 	vmov	r0, r1, d0
 800ca38:	ec53 2b11 	vmov	r2, r3, d1
 800ca3c:	f021 4500 	bic.w	r5, r1, #2147483648	@ 0x80000000
 800ca40:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 800ca44:	42a5      	cmp	r5, r4
 800ca46:	b087      	sub	sp, #28
 800ca48:	da05      	bge.n	800ca56 <__ieee754_hypot+0x26>
 800ca4a:	462e      	mov	r6, r5
 800ca4c:	4625      	mov	r5, r4
 800ca4e:	4634      	mov	r4, r6
 800ca50:	4606      	mov	r6, r0
 800ca52:	4610      	mov	r0, r2
 800ca54:	4632      	mov	r2, r6
 800ca56:	1b2b      	subs	r3, r5, r4
 800ca58:	f1b3 7f70 	cmp.w	r3, #62914560	@ 0x3c00000
 800ca5c:	4629      	mov	r1, r5
 800ca5e:	4682      	mov	sl, r0
 800ca60:	46ab      	mov	fp, r5
 800ca62:	4616      	mov	r6, r2
 800ca64:	4627      	mov	r7, r4
 800ca66:	dd05      	ble.n	800ca74 <__ieee754_hypot+0x44>
 800ca68:	4623      	mov	r3, r4
 800ca6a:	f7f3 fc2f 	bl	80002cc <__adddf3>
 800ca6e:	4682      	mov	sl, r0
 800ca70:	468b      	mov	fp, r1
 800ca72:	e016      	b.n	800caa2 <__ieee754_hypot+0x72>
 800ca74:	4b75      	ldr	r3, [pc, #468]	@ (800cc4c <__ieee754_hypot+0x21c>)
 800ca76:	429d      	cmp	r5, r3
 800ca78:	f340 8096 	ble.w	800cba8 <__ieee754_hypot+0x178>
 800ca7c:	4b74      	ldr	r3, [pc, #464]	@ (800cc50 <__ieee754_hypot+0x220>)
 800ca7e:	429d      	cmp	r5, r3
 800ca80:	dd14      	ble.n	800caac <__ieee754_hypot+0x7c>
 800ca82:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800ca86:	4305      	orrs	r5, r0
 800ca88:	d004      	beq.n	800ca94 <__ieee754_hypot+0x64>
 800ca8a:	4623      	mov	r3, r4
 800ca8c:	f7f3 fc1e 	bl	80002cc <__adddf3>
 800ca90:	4682      	mov	sl, r0
 800ca92:	468b      	mov	fp, r1
 800ca94:	f084 44ff 	eor.w	r4, r4, #2139095040	@ 0x7f800000
 800ca98:	f484 04e0 	eor.w	r4, r4, #7340032	@ 0x700000
 800ca9c:	4334      	orrs	r4, r6
 800ca9e:	f000 80d2 	beq.w	800cc46 <__ieee754_hypot+0x216>
 800caa2:	ec4b ab10 	vmov	d0, sl, fp
 800caa6:	b007      	add	sp, #28
 800caa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caac:	f1a5 5516 	sub.w	r5, r5, #629145600	@ 0x25800000
 800cab0:	f1a4 5416 	sub.w	r4, r4, #629145600	@ 0x25800000
 800cab4:	46ab      	mov	fp, r5
 800cab6:	4627      	mov	r7, r4
 800cab8:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800cabc:	9301      	str	r3, [sp, #4]
 800cabe:	4b65      	ldr	r3, [pc, #404]	@ (800cc54 <__ieee754_hypot+0x224>)
 800cac0:	429c      	cmp	r4, r3
 800cac2:	dc19      	bgt.n	800caf8 <__ieee754_hypot+0xc8>
 800cac4:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800cac8:	da70      	bge.n	800cbac <__ieee754_hypot+0x17c>
 800caca:	4633      	mov	r3, r6
 800cacc:	4323      	orrs	r3, r4
 800cace:	d0e8      	beq.n	800caa2 <__ieee754_hypot+0x72>
 800cad0:	4b61      	ldr	r3, [pc, #388]	@ (800cc58 <__ieee754_hypot+0x228>)
 800cad2:	2200      	movs	r2, #0
 800cad4:	4630      	mov	r0, r6
 800cad6:	4639      	mov	r1, r7
 800cad8:	f7f3 fdae 	bl	8000638 <__aeabi_dmul>
 800cadc:	4b5e      	ldr	r3, [pc, #376]	@ (800cc58 <__ieee754_hypot+0x228>)
 800cade:	4606      	mov	r6, r0
 800cae0:	460f      	mov	r7, r1
 800cae2:	4650      	mov	r0, sl
 800cae4:	4659      	mov	r1, fp
 800cae6:	2200      	movs	r2, #0
 800cae8:	f7f3 fda6 	bl	8000638 <__aeabi_dmul>
 800caec:	9b01      	ldr	r3, [sp, #4]
 800caee:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800caf2:	4682      	mov	sl, r0
 800caf4:	468b      	mov	fp, r1
 800caf6:	9301      	str	r3, [sp, #4]
 800caf8:	4632      	mov	r2, r6
 800cafa:	463b      	mov	r3, r7
 800cafc:	4650      	mov	r0, sl
 800cafe:	4659      	mov	r1, fp
 800cb00:	f7f3 fbe2 	bl	80002c8 <__aeabi_dsub>
 800cb04:	4602      	mov	r2, r0
 800cb06:	460b      	mov	r3, r1
 800cb08:	4680      	mov	r8, r0
 800cb0a:	4689      	mov	r9, r1
 800cb0c:	4630      	mov	r0, r6
 800cb0e:	4639      	mov	r1, r7
 800cb10:	f7f4 f804 	bl	8000b1c <__aeabi_dcmplt>
 800cb14:	2200      	movs	r2, #0
 800cb16:	2800      	cmp	r0, #0
 800cb18:	d053      	beq.n	800cbc2 <__ieee754_hypot+0x192>
 800cb1a:	462b      	mov	r3, r5
 800cb1c:	4610      	mov	r0, r2
 800cb1e:	4629      	mov	r1, r5
 800cb20:	4614      	mov	r4, r2
 800cb22:	f7f3 fd89 	bl	8000638 <__aeabi_dmul>
 800cb26:	4632      	mov	r2, r6
 800cb28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cb2c:	463b      	mov	r3, r7
 800cb2e:	4630      	mov	r0, r6
 800cb30:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 800cb34:	f7f3 fd80 	bl	8000638 <__aeabi_dmul>
 800cb38:	4622      	mov	r2, r4
 800cb3a:	4606      	mov	r6, r0
 800cb3c:	460f      	mov	r7, r1
 800cb3e:	462b      	mov	r3, r5
 800cb40:	4650      	mov	r0, sl
 800cb42:	4659      	mov	r1, fp
 800cb44:	f7f3 fbc2 	bl	80002cc <__adddf3>
 800cb48:	4622      	mov	r2, r4
 800cb4a:	4680      	mov	r8, r0
 800cb4c:	4689      	mov	r9, r1
 800cb4e:	462b      	mov	r3, r5
 800cb50:	4650      	mov	r0, sl
 800cb52:	4659      	mov	r1, fp
 800cb54:	f7f3 fbb8 	bl	80002c8 <__aeabi_dsub>
 800cb58:	4602      	mov	r2, r0
 800cb5a:	460b      	mov	r3, r1
 800cb5c:	4640      	mov	r0, r8
 800cb5e:	4649      	mov	r1, r9
 800cb60:	f7f3 fd6a 	bl	8000638 <__aeabi_dmul>
 800cb64:	4602      	mov	r2, r0
 800cb66:	460b      	mov	r3, r1
 800cb68:	4630      	mov	r0, r6
 800cb6a:	4639      	mov	r1, r7
 800cb6c:	f7f3 fbac 	bl	80002c8 <__aeabi_dsub>
 800cb70:	4602      	mov	r2, r0
 800cb72:	460b      	mov	r3, r1
 800cb74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb78:	f7f3 fba6 	bl	80002c8 <__aeabi_dsub>
 800cb7c:	ec41 0b10 	vmov	d0, r0, r1
 800cb80:	f000 f86c 	bl	800cc5c <__ieee754_sqrt>
 800cb84:	9b01      	ldr	r3, [sp, #4]
 800cb86:	ec5b ab10 	vmov	sl, fp, d0
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d089      	beq.n	800caa2 <__ieee754_hypot+0x72>
 800cb8e:	051b      	lsls	r3, r3, #20
 800cb90:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800cb94:	2000      	movs	r0, #0
 800cb96:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800cb9a:	4602      	mov	r2, r0
 800cb9c:	460b      	mov	r3, r1
 800cb9e:	4650      	mov	r0, sl
 800cba0:	4659      	mov	r1, fp
 800cba2:	f7f3 fd49 	bl	8000638 <__aeabi_dmul>
 800cba6:	e762      	b.n	800ca6e <__ieee754_hypot+0x3e>
 800cba8:	2300      	movs	r3, #0
 800cbaa:	e787      	b.n	800cabc <__ieee754_hypot+0x8c>
 800cbac:	9b01      	ldr	r3, [sp, #4]
 800cbae:	f105 5516 	add.w	r5, r5, #629145600	@ 0x25800000
 800cbb2:	f104 5416 	add.w	r4, r4, #629145600	@ 0x25800000
 800cbb6:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 800cbba:	9301      	str	r3, [sp, #4]
 800cbbc:	46ab      	mov	fp, r5
 800cbbe:	4627      	mov	r7, r4
 800cbc0:	e79a      	b.n	800caf8 <__ieee754_hypot+0xc8>
 800cbc2:	4623      	mov	r3, r4
 800cbc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cbc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbcc:	2200      	movs	r2, #0
 800cbce:	f505 1380 	add.w	r3, r5, #1048576	@ 0x100000
 800cbd2:	4614      	mov	r4, r2
 800cbd4:	461d      	mov	r5, r3
 800cbd6:	f7f3 fd2f 	bl	8000638 <__aeabi_dmul>
 800cbda:	4642      	mov	r2, r8
 800cbdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cbe0:	464b      	mov	r3, r9
 800cbe2:	4640      	mov	r0, r8
 800cbe4:	f109 4100 	add.w	r1, r9, #2147483648	@ 0x80000000
 800cbe8:	f7f3 fd26 	bl	8000638 <__aeabi_dmul>
 800cbec:	4652      	mov	r2, sl
 800cbee:	465b      	mov	r3, fp
 800cbf0:	4680      	mov	r8, r0
 800cbf2:	4689      	mov	r9, r1
 800cbf4:	4650      	mov	r0, sl
 800cbf6:	4659      	mov	r1, fp
 800cbf8:	f7f3 fb68 	bl	80002cc <__adddf3>
 800cbfc:	4622      	mov	r2, r4
 800cbfe:	462b      	mov	r3, r5
 800cc00:	f7f3 fb62 	bl	80002c8 <__aeabi_dsub>
 800cc04:	4632      	mov	r2, r6
 800cc06:	463b      	mov	r3, r7
 800cc08:	f7f3 fd16 	bl	8000638 <__aeabi_dmul>
 800cc0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc10:	4682      	mov	sl, r0
 800cc12:	468b      	mov	fp, r1
 800cc14:	4630      	mov	r0, r6
 800cc16:	4639      	mov	r1, r7
 800cc18:	f7f3 fb56 	bl	80002c8 <__aeabi_dsub>
 800cc1c:	4622      	mov	r2, r4
 800cc1e:	462b      	mov	r3, r5
 800cc20:	f7f3 fd0a 	bl	8000638 <__aeabi_dmul>
 800cc24:	4602      	mov	r2, r0
 800cc26:	460b      	mov	r3, r1
 800cc28:	4650      	mov	r0, sl
 800cc2a:	4659      	mov	r1, fp
 800cc2c:	f7f3 fb4e 	bl	80002cc <__adddf3>
 800cc30:	4602      	mov	r2, r0
 800cc32:	460b      	mov	r3, r1
 800cc34:	4640      	mov	r0, r8
 800cc36:	4649      	mov	r1, r9
 800cc38:	f7f3 fb46 	bl	80002c8 <__aeabi_dsub>
 800cc3c:	4602      	mov	r2, r0
 800cc3e:	460b      	mov	r3, r1
 800cc40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc44:	e798      	b.n	800cb78 <__ieee754_hypot+0x148>
 800cc46:	46b2      	mov	sl, r6
 800cc48:	46bb      	mov	fp, r7
 800cc4a:	e72a      	b.n	800caa2 <__ieee754_hypot+0x72>
 800cc4c:	5f300000 	.word	0x5f300000
 800cc50:	7fefffff 	.word	0x7fefffff
 800cc54:	20afffff 	.word	0x20afffff
 800cc58:	7fd00000 	.word	0x7fd00000

0800cc5c <__ieee754_sqrt>:
 800cc5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc60:	4a68      	ldr	r2, [pc, #416]	@ (800ce04 <__ieee754_sqrt+0x1a8>)
 800cc62:	ec55 4b10 	vmov	r4, r5, d0
 800cc66:	43aa      	bics	r2, r5
 800cc68:	462b      	mov	r3, r5
 800cc6a:	4621      	mov	r1, r4
 800cc6c:	d110      	bne.n	800cc90 <__ieee754_sqrt+0x34>
 800cc6e:	4622      	mov	r2, r4
 800cc70:	4620      	mov	r0, r4
 800cc72:	4629      	mov	r1, r5
 800cc74:	f7f3 fce0 	bl	8000638 <__aeabi_dmul>
 800cc78:	4602      	mov	r2, r0
 800cc7a:	460b      	mov	r3, r1
 800cc7c:	4620      	mov	r0, r4
 800cc7e:	4629      	mov	r1, r5
 800cc80:	f7f3 fb24 	bl	80002cc <__adddf3>
 800cc84:	4604      	mov	r4, r0
 800cc86:	460d      	mov	r5, r1
 800cc88:	ec45 4b10 	vmov	d0, r4, r5
 800cc8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc90:	2d00      	cmp	r5, #0
 800cc92:	dc0e      	bgt.n	800ccb2 <__ieee754_sqrt+0x56>
 800cc94:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800cc98:	4322      	orrs	r2, r4
 800cc9a:	d0f5      	beq.n	800cc88 <__ieee754_sqrt+0x2c>
 800cc9c:	b19d      	cbz	r5, 800ccc6 <__ieee754_sqrt+0x6a>
 800cc9e:	4622      	mov	r2, r4
 800cca0:	4620      	mov	r0, r4
 800cca2:	4629      	mov	r1, r5
 800cca4:	f7f3 fb10 	bl	80002c8 <__aeabi_dsub>
 800cca8:	4602      	mov	r2, r0
 800ccaa:	460b      	mov	r3, r1
 800ccac:	f7f3 fdee 	bl	800088c <__aeabi_ddiv>
 800ccb0:	e7e8      	b.n	800cc84 <__ieee754_sqrt+0x28>
 800ccb2:	152a      	asrs	r2, r5, #20
 800ccb4:	d115      	bne.n	800cce2 <__ieee754_sqrt+0x86>
 800ccb6:	2000      	movs	r0, #0
 800ccb8:	e009      	b.n	800ccce <__ieee754_sqrt+0x72>
 800ccba:	0acb      	lsrs	r3, r1, #11
 800ccbc:	3a15      	subs	r2, #21
 800ccbe:	0549      	lsls	r1, r1, #21
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d0fa      	beq.n	800ccba <__ieee754_sqrt+0x5e>
 800ccc4:	e7f7      	b.n	800ccb6 <__ieee754_sqrt+0x5a>
 800ccc6:	462a      	mov	r2, r5
 800ccc8:	e7fa      	b.n	800ccc0 <__ieee754_sqrt+0x64>
 800ccca:	005b      	lsls	r3, r3, #1
 800cccc:	3001      	adds	r0, #1
 800ccce:	02dc      	lsls	r4, r3, #11
 800ccd0:	d5fb      	bpl.n	800ccca <__ieee754_sqrt+0x6e>
 800ccd2:	1e44      	subs	r4, r0, #1
 800ccd4:	1b12      	subs	r2, r2, r4
 800ccd6:	f1c0 0420 	rsb	r4, r0, #32
 800ccda:	fa21 f404 	lsr.w	r4, r1, r4
 800ccde:	4323      	orrs	r3, r4
 800cce0:	4081      	lsls	r1, r0
 800cce2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cce6:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800ccea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ccee:	07d2      	lsls	r2, r2, #31
 800ccf0:	bf5c      	itt	pl
 800ccf2:	005b      	lslpl	r3, r3, #1
 800ccf4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800ccf8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ccfc:	bf58      	it	pl
 800ccfe:	0049      	lslpl	r1, r1, #1
 800cd00:	2600      	movs	r6, #0
 800cd02:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800cd06:	106d      	asrs	r5, r5, #1
 800cd08:	0049      	lsls	r1, r1, #1
 800cd0a:	2016      	movs	r0, #22
 800cd0c:	4632      	mov	r2, r6
 800cd0e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800cd12:	1917      	adds	r7, r2, r4
 800cd14:	429f      	cmp	r7, r3
 800cd16:	bfde      	ittt	le
 800cd18:	193a      	addle	r2, r7, r4
 800cd1a:	1bdb      	suble	r3, r3, r7
 800cd1c:	1936      	addle	r6, r6, r4
 800cd1e:	0fcf      	lsrs	r7, r1, #31
 800cd20:	3801      	subs	r0, #1
 800cd22:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800cd26:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800cd2a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800cd2e:	d1f0      	bne.n	800cd12 <__ieee754_sqrt+0xb6>
 800cd30:	4604      	mov	r4, r0
 800cd32:	2720      	movs	r7, #32
 800cd34:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800cd38:	429a      	cmp	r2, r3
 800cd3a:	eb00 0e0c 	add.w	lr, r0, ip
 800cd3e:	db02      	blt.n	800cd46 <__ieee754_sqrt+0xea>
 800cd40:	d113      	bne.n	800cd6a <__ieee754_sqrt+0x10e>
 800cd42:	458e      	cmp	lr, r1
 800cd44:	d811      	bhi.n	800cd6a <__ieee754_sqrt+0x10e>
 800cd46:	f1be 0f00 	cmp.w	lr, #0
 800cd4a:	eb0e 000c 	add.w	r0, lr, ip
 800cd4e:	da42      	bge.n	800cdd6 <__ieee754_sqrt+0x17a>
 800cd50:	2800      	cmp	r0, #0
 800cd52:	db40      	blt.n	800cdd6 <__ieee754_sqrt+0x17a>
 800cd54:	f102 0801 	add.w	r8, r2, #1
 800cd58:	1a9b      	subs	r3, r3, r2
 800cd5a:	458e      	cmp	lr, r1
 800cd5c:	bf88      	it	hi
 800cd5e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800cd62:	eba1 010e 	sub.w	r1, r1, lr
 800cd66:	4464      	add	r4, ip
 800cd68:	4642      	mov	r2, r8
 800cd6a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800cd6e:	3f01      	subs	r7, #1
 800cd70:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800cd74:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800cd78:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800cd7c:	d1dc      	bne.n	800cd38 <__ieee754_sqrt+0xdc>
 800cd7e:	4319      	orrs	r1, r3
 800cd80:	d01b      	beq.n	800cdba <__ieee754_sqrt+0x15e>
 800cd82:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800ce08 <__ieee754_sqrt+0x1ac>
 800cd86:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800ce0c <__ieee754_sqrt+0x1b0>
 800cd8a:	e9da 0100 	ldrd	r0, r1, [sl]
 800cd8e:	e9db 2300 	ldrd	r2, r3, [fp]
 800cd92:	f7f3 fa99 	bl	80002c8 <__aeabi_dsub>
 800cd96:	e9da 8900 	ldrd	r8, r9, [sl]
 800cd9a:	4602      	mov	r2, r0
 800cd9c:	460b      	mov	r3, r1
 800cd9e:	4640      	mov	r0, r8
 800cda0:	4649      	mov	r1, r9
 800cda2:	f7f3 fec5 	bl	8000b30 <__aeabi_dcmple>
 800cda6:	b140      	cbz	r0, 800cdba <__ieee754_sqrt+0x15e>
 800cda8:	f1b4 3fff 	cmp.w	r4, #4294967295
 800cdac:	e9da 0100 	ldrd	r0, r1, [sl]
 800cdb0:	e9db 2300 	ldrd	r2, r3, [fp]
 800cdb4:	d111      	bne.n	800cdda <__ieee754_sqrt+0x17e>
 800cdb6:	3601      	adds	r6, #1
 800cdb8:	463c      	mov	r4, r7
 800cdba:	1072      	asrs	r2, r6, #1
 800cdbc:	0863      	lsrs	r3, r4, #1
 800cdbe:	07f1      	lsls	r1, r6, #31
 800cdc0:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800cdc4:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800cdc8:	bf48      	it	mi
 800cdca:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800cdce:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	e756      	b.n	800cc84 <__ieee754_sqrt+0x28>
 800cdd6:	4690      	mov	r8, r2
 800cdd8:	e7be      	b.n	800cd58 <__ieee754_sqrt+0xfc>
 800cdda:	f7f3 fa77 	bl	80002cc <__adddf3>
 800cdde:	e9da 8900 	ldrd	r8, r9, [sl]
 800cde2:	4602      	mov	r2, r0
 800cde4:	460b      	mov	r3, r1
 800cde6:	4640      	mov	r0, r8
 800cde8:	4649      	mov	r1, r9
 800cdea:	f7f3 fe97 	bl	8000b1c <__aeabi_dcmplt>
 800cdee:	b120      	cbz	r0, 800cdfa <__ieee754_sqrt+0x19e>
 800cdf0:	1ca0      	adds	r0, r4, #2
 800cdf2:	bf08      	it	eq
 800cdf4:	3601      	addeq	r6, #1
 800cdf6:	3402      	adds	r4, #2
 800cdf8:	e7df      	b.n	800cdba <__ieee754_sqrt+0x15e>
 800cdfa:	1c63      	adds	r3, r4, #1
 800cdfc:	f023 0401 	bic.w	r4, r3, #1
 800ce00:	e7db      	b.n	800cdba <__ieee754_sqrt+0x15e>
 800ce02:	bf00      	nop
 800ce04:	7ff00000 	.word	0x7ff00000
 800ce08:	200001e0 	.word	0x200001e0
 800ce0c:	200001d8 	.word	0x200001d8

0800ce10 <_init>:
 800ce10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce12:	bf00      	nop
 800ce14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce16:	bc08      	pop	{r3}
 800ce18:	469e      	mov	lr, r3
 800ce1a:	4770      	bx	lr

0800ce1c <_fini>:
 800ce1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce1e:	bf00      	nop
 800ce20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce22:	bc08      	pop	{r3}
 800ce24:	469e      	mov	lr, r3
 800ce26:	4770      	bx	lr
