[General]
CurrentVersion=103
[CACHEDOC|Aldec.Hde.HdePlugIn.7|c:\My_Designs\mixed_VHDL_Verilog\src\Testbench\run_rtl.do|]
CurrentLine=15
CurrentColumn=21
Bookmarks=-1
BookmarksLength=3
Frame=0
WindowWorkspaceInfo=2C0000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C0100007D0000004006000007030000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C8000000C80000000000000000000000C8000000C800000000000000000000000000000000000000090000000100000049
[CACHEDOC|Aldec.BDE.7|c:\My_Designs\mixed_VHDL_Verilog\src\crv.bde|]
SymbolsToolbox=0
Frame=0
WindowWorkspaceInfo=2C0000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C0100006200000040060000ED020000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C8000000C80000000000000000000000C8000000C800000000000000000000000000000000000000090000000100000013
ZOOMOFSETS_PAGES=1,1,1,2,-9,14,
[CACHEDOC|Aldec.BDE.7|c:\My_Designs\mixed_VHDL_Verilog\src\filter.bde|]
SymbolsToolbox=0
Frame=0
WindowWorkspaceInfo=2C0000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C0100006200000040060000ED020000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C8000000C80000000000000000000000C8000000C800000000000000000000000000000000000000090000000100000013
ZOOMOFSETS_PAGES=1,1,1,2,50,50,
PROBEBAL=0
PROBE_1935_530=080000000000000008
[CACHEDOC|Aldec.Hde.HdePlugIn.7|c:\My_Designs\mixed_VHDL_Verilog\compile\CRV.v|]
CurrentLine=0
CurrentColumn=0
Bookmarks=-1
BookmarksLength=3
Frame=0
WindowWorkspaceInfo=2C0000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C0100007D0000004006000007030000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C8000000C80000000000000000000000C8000000C800000000000000000000000000000000000000090000000100000049
[CACHEDOC|Aldec.Hde.HdePlugIn.7|c:\My_Designs\mixed_VHDL_Verilog\src\C2OR.vhd|]
CurrentLine=0
CurrentColumn=0
Bookmarks=-1
BookmarksLength=3
Frame=0
WindowWorkspaceInfo=2C0000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C0100007D0000004006000007030000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C8000000C80000000000000000000000C8000000C800000000000000000000000000000000000000090000000100000049
[CACHEDOC|Aldec.Hde.HdePlugIn.7|c:/My_Designs/mixed_VHDL_Verilog/compile/crv.v|]
CurrentLine=85
CurrentColumn=0
Bookmarks=-1
BookmarksLength=3
Frame=0
WindowWorkspaceInfo=2C0000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C0100007D0000004006000007030000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C8000000C80000000000000000000000C8000000C800000000000000000000000000000000000000090000000100000049
[CACHEDOC|Aldec.SE.7|lib:\VHDL\mixed_VHDL_Verilog\C2OR\C2OR|]
Frame=0
WindowWorkspaceInfo=2C0000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C0100006200000040060000ED020000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C8000000C80000000000000000000000C8000000C800000000000000000000000000000000000000090000000100000013
[CACHESIMPLE|Aldec.SymbolsCommands.7]
mixed_VHDL_Verilog=1
Built-in symbols=0
[CACHEDOC|Aldec.Project.Generic.7|c:\My_Designs\mixed_VHDL_Verilog\mixed_VHDL_Verilog.adf|]
Path=
[CACHEDOC|Aldec.Project.Generic.7|C:\SVN_DATA\active-hdl\trunk\ncsrc\samples_72SE\mixed_VHDL_Verilog\mixed_VHDL_Verilog.adf|]
Path=
[Gui config]
RunFor=100 ns
