//Store & LUI & AUIPC & ==EBREAK==


//initial begin
//mem[0]= 32'b000001111111_00000_000_00010_0010011 ;  // ADDI x2, x0, 2047
//mem[1]= 32'b000000001010_00000_000_00011_0010011;  // ADDI x3, x0, 10  
//mem[2] = 32'b0000000_00010_00000_010_00010_0100011 ; // SW x2, 2(x0)
//mem[3] = 32'b0000000_00010_00000_000_00010_0100011 ; // SB x2, 2(x0)
//mem[4] = 32'b0000000_00010_00000_001_00010_0100011 ; // SH x2, 2(x0)
//mem[5]= 32'b00010000000000000000_00001_0110111;  // LUI x1, 0x10000
//mem[6]= 32'b00010000000000000000_00001_0010111;  // AUIPC x1, 0x10000
//mem[7]= 32'b000000000001_00000_000_00000_1110011;  // EBREAK
//end