#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 30 16:26:02 2024
# Process ID: 19120
# Current directory: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22876 D:\NEW\TYUT\FPGA\Code\1_Learning\PL\3_GoldDivision\uart_ram_tft\uart_ram_tft.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/CrazyBird.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 806.594 ; gain = 184.250
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z015clg485-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../../CrazyBird.coe'
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/CrazyBird.coe}] [get_ips RAM_DISPLAY]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../../CrazyBird.coe'
generate_target all [get_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_DISPLAY'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_DISPLAY'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM_DISPLAY'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM_DISPLAY'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM_DISPLAY'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.004 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all RAM_DISPLAY] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM_DISPLAY, cache-ID = 6eede4b7e00f79c5; cache size = 4.678 MB.
catch { [ delete_ip_run [get_ips -all RAM_DISPLAY] ] }
INFO: [Project 1-386] Moving file 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci' from fileset 'RAM_DISPLAY' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci'
export_simulation -of_objects [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci] -directory D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/Vivado/Vivado_library} {questa=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci' is already up-to-date
[Sat Mar 30 16:27:43 2024] Launched synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci' is already up-to-date
[Sat Mar 30 16:28:47 2024] Launched synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../CrazyBird.coe'
set_property -dict [list CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/CrazyBird.coe}] [get_ips RAM_DISPLAY]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../CrazyBird.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci' is already up-to-date
[Sat Mar 30 16:30:40 2024] Launched synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../CrazyBird.coe'
set_property -dict [list CONFIG.Coe_File {d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/CrazyBird.coe}] [get_ips RAM_DISPLAY]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../CrazyBird.coe'
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci' is already up-to-date
[Sat Mar 30 16:31:34 2024] Launched synth_1...
Run output will be captured here: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 16:32:20 2024...
